<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p255" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_255{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_255{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_255{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_255{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_255{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t6_255{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t7_255{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t8_255{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t9_255{left:96px;bottom:953px;letter-spacing:0.14px;word-spacing:-0.57px;}
#ta_255{left:96px;bottom:913px;letter-spacing:0.12px;}
#tb_255{left:157px;bottom:913px;letter-spacing:0.16px;word-spacing:0.05px;}
#tc_255{left:96px;bottom:878px;letter-spacing:0.14px;word-spacing:-0.56px;}
#td_255{left:96px;bottom:856px;letter-spacing:0.13px;word-spacing:-0.43px;}
#te_255{left:96px;bottom:835px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_255{left:96px;bottom:814px;letter-spacing:-0.22px;word-spacing:0.49px;}
#tg_255{left:96px;bottom:774px;letter-spacing:0.14px;}
#th_255{left:173px;bottom:774px;letter-spacing:0.17px;word-spacing:0.05px;}
#ti_255{left:96px;bottom:740px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tj_255{left:96px;bottom:710px;}
#tk_255{left:124px;bottom:710px;letter-spacing:0.08px;word-spacing:-0.48px;}
#tl_255{left:96px;bottom:682px;}
#tm_255{left:124px;bottom:682px;letter-spacing:0.09px;word-spacing:-0.49px;}
#tn_255{left:96px;bottom:655px;}
#to_255{left:124px;bottom:655px;letter-spacing:0.07px;word-spacing:-0.34px;}
#tp_255{left:96px;bottom:627px;}
#tq_255{left:124px;bottom:627px;letter-spacing:0.08px;word-spacing:-0.36px;}
#tr_255{left:96px;bottom:600px;}
#ts_255{left:124px;bottom:600px;letter-spacing:0.08px;word-spacing:-0.48px;}
#tt_255{left:96px;bottom:572px;}
#tu_255{left:124px;bottom:572px;letter-spacing:0.09px;word-spacing:-0.37px;}
#tv_255{left:96px;bottom:545px;}
#tw_255{left:124px;bottom:545px;letter-spacing:0.08px;word-spacing:-0.36px;}
#tx_255{left:96px;bottom:517px;}
#ty_255{left:124px;bottom:517px;letter-spacing:0.09px;word-spacing:-0.31px;}
#tz_255{left:96px;bottom:490px;}
#t10_255{left:124px;bottom:490px;letter-spacing:0.1px;word-spacing:-0.5px;}
#t11_255{left:96px;bottom:462px;}
#t12_255{left:124px;bottom:462px;letter-spacing:0.1px;word-spacing:-0.37px;}
#t13_255{left:96px;bottom:435px;}
#t14_255{left:124px;bottom:435px;letter-spacing:0.1px;word-spacing:-0.41px;}
#t15_255{left:96px;bottom:400px;letter-spacing:0.1px;word-spacing:-0.38px;}
#t16_255{left:96px;bottom:369px;}
#t17_255{left:124px;bottom:369px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t18_255{left:124px;bottom:348px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t19_255{left:96px;bottom:320px;}
#t1a_255{left:124px;bottom:320px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t1b_255{left:124px;bottom:299px;letter-spacing:0.1px;word-spacing:-0.28px;}
#t1c_255{left:96px;bottom:264px;letter-spacing:0.12px;word-spacing:-0.35px;}
#t1d_255{left:96px;bottom:233px;}
#t1e_255{left:124px;bottom:233px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t1f_255{left:124px;bottom:212px;letter-spacing:0.11px;word-spacing:-0.22px;}
#t1g_255{left:96px;bottom:184px;}
#t1h_255{left:124px;bottom:184px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t1i_255{left:124px;bottom:163px;letter-spacing:0.15px;word-spacing:-0.42px;}
#t1j_255{left:96px;bottom:135px;}
#t1k_255{left:124px;bottom:135px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1l_255{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_255{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_255{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_255{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_255{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_255{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts255" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg255Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg255" style="-webkit-user-select: none;"><object width="935" height="1210" data="255/255.svg" type="image/svg+xml" id="pdf255" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_255" class="t s1_255">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_255" class="t s1_255">219 </span>
<span id="t3_255" class="t s1_255">24592—Rev. 3.23—October 2020 </span><span id="t4_255" class="t s1_255">AMD64 Technology </span>
<span id="t5_255" class="t s2_255">Although the SSE instructions and the x87 floating-point instructions each have certain exceptions </span>
<span id="t6_255" class="t s2_255">with the same names, the exception-reporting and exception-handling methods used by the two </span>
<span id="t7_255" class="t s2_255">instruction subsets are distinct and independent of each other. If procedures using both types of </span>
<span id="t8_255" class="t s2_255">instructions are run in the same operating environment, separate services routines should be provided </span>
<span id="t9_255" class="t s2_255">for the exceptions of each type of instruction subset. </span>
<span id="ta_255" class="t s3_255">4.10.1 </span><span id="tb_255" class="t s3_255">General-Purpose Exceptions </span>
<span id="tc_255" class="t s2_255">The sections below list general-purpose exceptions generated and not generated by SSE instructions. </span>
<span id="td_255" class="t s2_255">For a summary of the general-purpose exception mechanism, see “Interrupts and Exceptions” on </span>
<span id="te_255" class="t s2_255">page 91. For details about each exception and its potential causes, see “Exceptions and Interrupts” in </span>
<span id="tf_255" class="t s2_255">Volume 2. </span>
<span id="tg_255" class="t s3_255">4.10.1.1 </span><span id="th_255" class="t s3_255">Exceptions Generated </span>
<span id="ti_255" class="t s2_255">The SSE instructions can generate the following general-purpose exceptions: </span>
<span id="tj_255" class="t s4_255">• </span><span id="tk_255" class="t s2_255">#DB—Debug Exception (Vector 1) </span>
<span id="tl_255" class="t s4_255">• </span><span id="tm_255" class="t s2_255">#UD—Invalid-Opcode Exception (Vector 6) </span>
<span id="tn_255" class="t s4_255">• </span><span id="to_255" class="t s2_255">#NM—Device-Not-Available Exception (Vector 7) </span>
<span id="tp_255" class="t s4_255">• </span><span id="tq_255" class="t s2_255">#DF—Double-Fault Exception (Vector 8) </span>
<span id="tr_255" class="t s4_255">• </span><span id="ts_255" class="t s2_255">#SS—Stack Exception (Vector 12) </span>
<span id="tt_255" class="t s4_255">• </span><span id="tu_255" class="t s2_255">#GP—General-Protection Exception (Vector 13) </span>
<span id="tv_255" class="t s4_255">• </span><span id="tw_255" class="t s2_255">#PF—Page-Fault Exception (Vector 14) </span>
<span id="tx_255" class="t s4_255">• </span><span id="ty_255" class="t s2_255">#MF—x87 Floating-Point Exception-Pending (Vector 16) </span>
<span id="tz_255" class="t s4_255">• </span><span id="t10_255" class="t s2_255">#AC—Alignment-Check Exception (Vector 17) </span>
<span id="t11_255" class="t s4_255">• </span><span id="t12_255" class="t s2_255">#MC—Machine-Check Exception (Vector 18) </span>
<span id="t13_255" class="t s4_255">• </span><span id="t14_255" class="t s2_255">#XF—SIMD Floating-Point Exception (Vector 19) </span>
<span id="t15_255" class="t s2_255">A device not available exception (#NM) can occur if: </span>
<span id="t16_255" class="t s4_255">• </span><span id="t17_255" class="t s2_255">an attempt is made to execute a SSE instruction when the task switch bit (TS) of the control </span>
<span id="t18_255" class="t s2_255">register (CR0) is set to 1 (CR0.TS = 1), or </span>
<span id="t19_255" class="t s4_255">• </span><span id="t1a_255" class="t s2_255">an attempt is made to execute an FXSAVE or FXRSTOR instruction when the floating-point </span>
<span id="t1b_255" class="t s2_255">software-emulation (EM) bit in control register 0 is set to 1 (CR0.EM = 1). </span>
<span id="t1c_255" class="t s2_255">An invalid-opcode exception (#UD) can occur if: </span>
<span id="t1d_255" class="t s4_255">• </span><span id="t1e_255" class="t s2_255">a CPUID feature flag indicates that a feature is not supported (see “Feature Detection” on </span>
<span id="t1f_255" class="t s2_255">page 218), or </span>
<span id="t1g_255" class="t s4_255">• </span><span id="t1h_255" class="t s2_255">a SIMD floating-point exception occurs when the operating-system XMM exception support bit </span>
<span id="t1i_255" class="t s2_255">(OSXMMEXCPT) in control register 4 is cleared to 0 (CR4.OSXMMEXCPT = 0). </span>
<span id="t1j_255" class="t s4_255">• </span><span id="t1k_255" class="t s2_255">an instruction subset is supported but not enabled. </span>
<span id="t1l_255" class="t s5_255">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
