#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13b171b00 .scope module, "Counter_tb" "Counter_tb" 2 23;
 .timescale -9 -9;
v0x13b197c80_0 .var "clk", 0 0;
v0x13b197d10_0 .var "correct", 0 0;
v0x13b197da0_0 .var "count_enabled", 0 0;
v0x13b197e30_0 .var/i "count_sample", 31 0;
v0x13b197ec0_0 .var/i "expected_ones", 31 0;
v0x13b197f90_0 .var/i "expected_tens", 31 0;
v0x13b198030_0 .var "init_regs", 0 0;
v0x13b1980c0_0 .var "loop_was_skipped", 0 0;
v0x13b198150_0 .net "ones_seconds_wire", 3 0, L_0x13b1a45e0;  1 drivers
v0x13b198280_0 .var/i "os", 31 0;
v0x13b198330_0 .var/i "show_sample", 31 0;
v0x13b1983e0_0 .var/i "sync", 31 0;
v0x13b198490_0 .net "tens_seconds_wire", 3 0, L_0x13b1a4540;  1 drivers
v0x13b198540_0 .net "time_reading", 7 0, L_0x13b1a4420;  1 drivers
v0x13b198600_0 .var/i "ts", 31 0;
L_0x13b1a4540 .part L_0x13b1a4420, 4, 4;
L_0x13b1a45e0 .part L_0x13b1a4420, 0, 4;
S_0x13b16e790 .scope module, "uut" "Counter" 2 37, 3 22 0, S_0x13b171b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init_regs";
    .port_info 2 /INPUT 1 "count_enabled";
    .port_info 3 /OUTPUT 8 "time_reading";
P_0x13b15e770 .param/l "CLK_FREQ" 0 3 24, +C4<00000000000000000000000000001010>;
P_0x13b15e7b0 .param/l "ONES_WIDTH" 1 3 33, +C4<00000000000000000000000000000100>;
P_0x13b15e7f0 .param/l "TENS_WIDTH" 1 3 34, +C4<00000000000000000000000000000011>;
L_0x13b19eeb0 .functor AND 1, L_0x13b1a4300, v0x13b197da0_0, C4<1>, C4<1>;
L_0x13b1a4080 .functor AND 1, L_0x13b1a4300, v0x13b197da0_0, C4<1>, C4<1>;
L_0x13b1a4130 .functor AND 1, L_0x13b1a4080, L_0x13b19ee00, C4<1>, C4<1>;
L_0x140068688 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x13b196f60_0 .net/2u *"_ivl_10", 31 0, L_0x140068688;  1 drivers
L_0x1400686d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b197020_0 .net/2u *"_ivl_14", 0 0, L_0x1400686d0;  1 drivers
v0x13b1970c0_0 .net *"_ivl_3", 0 0, L_0x13b1a4080;  1 drivers
v0x13b197170_0 .net *"_ivl_6", 31 0, L_0x13b1a41e0;  1 drivers
L_0x140068640 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b197210_0 .net *"_ivl_9", 27 0, L_0x140068640;  1 drivers
v0x13b197300_0 .net "clk", 0 0, v0x13b197c80_0;  1 drivers
v0x13b1973a0_0 .var "clk_cnt", 3 0;
v0x13b197450_0 .net "count_enabled", 0 0, v0x13b197da0_0;  1 drivers
v0x13b1974f0_0 .net "init_regs", 0 0, v0x13b198030_0;  1 drivers
v0x13b197600_0 .net "one_second_enable", 0 0, L_0x13b1a4300;  1 drivers
v0x13b197690_0 .net "ones_co", 0 0, L_0x13b19ee00;  1 drivers
v0x13b197740_0 .net "ones_next", 3 0, L_0x13b19ec40;  1 drivers
v0x13b1977d0_0 .var "ones_seconds", 3 0;
v0x13b1978a0_0 .net "tens_co", 0 0, L_0x13b1a3fd0;  1 drivers
v0x13b197930_0 .net "tens_next", 2 0, L_0x13b1a3e10;  1 drivers
v0x13b1979c0_0 .var "tens_seconds", 2 0;
v0x13b197a90_0 .net "time_reading", 7 0, L_0x13b1a4420;  alias, 1 drivers
E_0x13b16cc70 .event posedge, v0x13b197300_0;
L_0x13b1a41e0 .concat [ 4 28 0 0], v0x13b1973a0_0, L_0x140068640;
L_0x13b1a4300 .cmp/eq 32, L_0x13b1a41e0, L_0x140068688;
L_0x13b1a4420 .concat [ 4 3 1 0], v0x13b1977d0_0, v0x13b1979c0_0, L_0x1400686d0;
S_0x13b166620 .scope module, "ones_inc" "Lim_Inc" 3 51, 4 23 0, S_0x13b16e790;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 1 "ci";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "co";
P_0x13b10b850 .param/l "L" 0 4 25, +C4<00000000000000000000000000001001>;
P_0x13b10b890 .param/l "N" 1 4 26, +C4<00000000000000000000000000000100>;
L_0x13b19eb90 .functor OR 1, L_0x13b19eab0, L_0x13b19e7f0, C4<0>, C4<0>;
L_0x13b19ee00 .functor BUFZ 1, L_0x13b19eb90, C4<0>, C4<0>, C4<0>;
L_0x140068328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13b18a280_0 .net/2u *"_ivl_12", 3 0, L_0x140068328;  1 drivers
v0x13b18a320_0 .net *"_ivl_2", 31 0, L_0x13b19ea10;  1 drivers
L_0x140068298 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b18a3c0_0 .net *"_ivl_5", 27 0, L_0x140068298;  1 drivers
L_0x1400682e0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x13b18a460_0 .net/2u *"_ivl_6", 31 0, L_0x1400682e0;  1 drivers
v0x13b18a510_0 .net *"_ivl_8", 0 0, L_0x13b19eab0;  1 drivers
v0x13b18a5f0_0 .net "a", 3 0, v0x13b1977d0_0;  1 drivers
v0x13b18a690_0 .net "ci", 0 0, L_0x13b19eeb0;  1 drivers
v0x13b18a7a0_0 .net "co", 0 0, L_0x13b19ee00;  alias, 1 drivers
v0x13b18a830_0 .net "co_temp", 0 0, L_0x13b19e7f0;  1 drivers
v0x13b18a940_0 .net "exceeds_limit", 0 0, L_0x13b19eb90;  1 drivers
v0x13b18a9d0_0 .net "sum", 3 0, L_0x13b19ec40;  alias, 1 drivers
v0x13b18aa60_0 .net "sum_temp", 3 0, L_0x13b19e750;  1 drivers
L_0x13b19ea10 .concat [ 4 28 0 0], L_0x13b19e750, L_0x140068298;
L_0x13b19eab0 .cmp/gt 32, L_0x13b19ea10, L_0x1400682e0;
L_0x13b19ec40 .functor MUXZ 4, L_0x13b19e750, L_0x140068328, L_0x13b19eb90, C4<>;
S_0x13b15c310 .scope module, "csa_inst" "CSA" 4 37, 5 22 0, S_0x13b166620;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b10e0b0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000010>;
P_0x13b10e0f0 .param/l "N" 0 5 24, +C4<00000000000000000000000000000100>;
v0x13b189ea0_0 .net "a", 3 0, v0x13b1977d0_0;  alias, 1 drivers
L_0x140068250 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13b189f30_0 .net "b", 3 0, L_0x140068250;  1 drivers
v0x13b189fd0_0 .net "ci", 0 0, L_0x13b19eeb0;  alias, 1 drivers
v0x13b18a080_0 .net "co", 0 0, L_0x13b19e7f0;  alias, 1 drivers
v0x13b18a110_0 .net "sum", 3 0, L_0x13b19e750;  alias, 1 drivers
L_0x13b19a470 .part v0x13b1977d0_0, 0, 2;
L_0x13b19a590 .part L_0x140068250, 0, 2;
L_0x13b19c3b0 .part v0x13b1977d0_0, 2, 2;
L_0x13b19c550 .part L_0x140068250, 2, 2;
L_0x13b19e350 .part v0x13b1977d0_0, 2, 2;
L_0x13b19e470 .part L_0x140068250, 2, 2;
S_0x13b158fb0 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x13b15c310;
 .timescale -9 -11;
P_0x13b162760 .param/l "M" 1 5 40, +C4<00000000000000000000000000000010>;
v0x13b189920_0 .net *"_ivl_10", 3 0, L_0x13b19e590;  1 drivers
v0x13b1899c0_0 .net *"_ivl_12", 3 0, L_0x13b19e630;  1 drivers
v0x13b189a60_0 .net "co_high_0", 0 0, L_0x13b19c1d0;  1 drivers
v0x13b189b10_0 .net "co_high_1", 0 0, L_0x13b19e170;  1 drivers
v0x13b189bc0_0 .net "co_low", 0 0, L_0x13b19a290;  1 drivers
v0x13b189c90_0 .net "sum_high_0", 1 0, L_0x13b19c0b0;  1 drivers
v0x13b189d40_0 .net "sum_high_1", 1 0, L_0x13b19e050;  1 drivers
v0x13b189df0_0 .net "sum_low", 1 0, L_0x13b19a170;  1 drivers
L_0x13b19e590 .concat [ 2 2 0 0], L_0x13b19a170, L_0x13b19e050;
L_0x13b19e630 .concat [ 2 2 0 0], L_0x13b19a170, L_0x13b19c0b0;
L_0x13b19e750 .functor MUXZ 4, L_0x13b19e630, L_0x13b19e590, L_0x13b19a290, C4<>;
L_0x13b19e7f0 .functor MUXZ 1, L_0x13b19c1d0, L_0x13b19e170, L_0x13b19a290, C4<>;
S_0x13b150e40 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x13b158fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b16d040 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x13b16d080 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x13b180100_0 .net "a", 1 0, L_0x13b19c3b0;  1 drivers
v0x13b180190_0 .net "b", 1 0, L_0x13b19c550;  1 drivers
L_0x140068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b180220_0 .net "ci", 0 0, L_0x140068130;  1 drivers
v0x13b1802f0_0 .net "co", 0 0, L_0x13b19c1d0;  alias, 1 drivers
v0x13b180380_0 .net "sum", 1 0, L_0x13b19c0b0;  alias, 1 drivers
L_0x13b19ac30 .part L_0x13b19c3b0, 0, 1;
L_0x13b19acd0 .part L_0x13b19c550, 0, 1;
L_0x13b19b450 .part L_0x13b19c3b0, 1, 1;
L_0x13b19b530 .part L_0x13b19c550, 1, 1;
L_0x13b19bcb0 .part L_0x13b19c3b0, 1, 1;
L_0x13b19bd50 .part L_0x13b19c550, 1, 1;
S_0x13b172290 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x13b150e40;
 .timescale -9 -11;
P_0x13b147460 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x13b17fa80_0 .net *"_ivl_10", 1 0, L_0x13b19bdf0;  1 drivers
v0x13b17fb40_0 .net *"_ivl_12", 1 0, L_0x13b19bf90;  1 drivers
v0x13b17fbe0_0 .net "co_high_0", 0 0, L_0x13b19b3a0;  1 drivers
v0x13b17fcb0_0 .net "co_high_1", 0 0, L_0x13b19bc00;  1 drivers
v0x13b17fd80_0 .net "co_low", 0 0, L_0x13b19ab40;  1 drivers
v0x13b17fe90_0 .net "sum_high_0", 0 0, L_0x13b19ae80;  1 drivers
v0x13b17ff60_0 .net "sum_high_1", 0 0, L_0x13b19b700;  1 drivers
v0x13b180030_0 .net "sum_low", 0 0, L_0x13b19a720;  1 drivers
L_0x13b19bdf0 .concat [ 1 1 0 0], L_0x13b19a720, L_0x13b19b700;
L_0x13b19bf90 .concat [ 1 1 0 0], L_0x13b19a720, L_0x13b19ae80;
L_0x13b19c0b0 .functor MUXZ 2, L_0x13b19bf90, L_0x13b19bdf0, L_0x13b19ab40, C4<>;
L_0x13b19c1d0 .functor MUXZ 1, L_0x13b19b3a0, L_0x13b19bc00, L_0x13b19ab40, C4<>;
S_0x13b171030 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x13b172290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b168b40 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b168b80 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b17d010_0 .net "a", 0 0, L_0x13b19b450;  1 drivers
v0x13b17d0a0_0 .net "b", 0 0, L_0x13b19b530;  1 drivers
L_0x1400680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b17d130_0 .net "ci", 0 0, L_0x1400680a0;  1 drivers
v0x13b17d200_0 .net "co", 0 0, L_0x13b19b3a0;  alias, 1 drivers
v0x13b17d2b0_0 .net "sum", 0 0, L_0x13b19ae80;  alias, 1 drivers
S_0x13b15b840 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b171030;
 .timescale -9 -11;
S_0x13b1434c0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b15b840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19ad70 .functor XOR 1, L_0x13b19b450, L_0x13b19b530, C4<0>, C4<0>;
L_0x13b19ae80 .functor XOR 1, L_0x13b19ad70, L_0x1400680a0, C4<0>, C4<0>;
L_0x13b19af70 .functor AND 1, L_0x13b19b450, L_0x13b19b530, C4<1>, C4<1>;
L_0x13b19afe0 .functor AND 1, L_0x13b19b450, L_0x1400680a0, C4<1>, C4<1>;
L_0x13b19b110 .functor OR 1, L_0x13b19af70, L_0x13b19afe0, C4<0>, C4<0>;
L_0x13b19b230 .functor AND 1, L_0x13b19b530, L_0x1400680a0, C4<1>, C4<1>;
L_0x13b19b3a0 .functor OR 1, L_0x13b19b110, L_0x13b19b230, C4<0>, C4<0>;
v0x13b16d0c0_0 .net *"_ivl_0", 0 0, L_0x13b19ad70;  1 drivers
v0x13b17c900_0 .net *"_ivl_10", 0 0, L_0x13b19b230;  1 drivers
v0x13b17c9b0_0 .net *"_ivl_4", 0 0, L_0x13b19af70;  1 drivers
v0x13b17ca70_0 .net *"_ivl_6", 0 0, L_0x13b19afe0;  1 drivers
v0x13b17cb20_0 .net *"_ivl_8", 0 0, L_0x13b19b110;  1 drivers
v0x13b17cc10_0 .net "a", 0 0, L_0x13b19b450;  alias, 1 drivers
v0x13b17ccb0_0 .net "b", 0 0, L_0x13b19b530;  alias, 1 drivers
v0x13b17cd50_0 .net "ci", 0 0, L_0x1400680a0;  alias, 1 drivers
v0x13b17cdf0_0 .net "co", 0 0, L_0x13b19b3a0;  alias, 1 drivers
v0x13b17cf00_0 .net "sum", 0 0, L_0x13b19ae80;  alias, 1 drivers
S_0x13b17d3b0 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x13b172290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b17d580 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b17d5c0 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b17e370_0 .net "a", 0 0, L_0x13b19bcb0;  1 drivers
v0x13b17e400_0 .net "b", 0 0, L_0x13b19bd50;  1 drivers
L_0x1400680e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13b17e490_0 .net "ci", 0 0, L_0x1400680e8;  1 drivers
v0x13b17e560_0 .net "co", 0 0, L_0x13b19bc00;  alias, 1 drivers
v0x13b17e610_0 .net "sum", 0 0, L_0x13b19b700;  alias, 1 drivers
S_0x13b17d7f0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b17d3b0;
 .timescale -9 -11;
S_0x13b17d9b0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b17d7f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19b610 .functor XOR 1, L_0x13b19bcb0, L_0x13b19bd50, C4<0>, C4<0>;
L_0x13b19b700 .functor XOR 1, L_0x13b19b610, L_0x1400680e8, C4<0>, C4<0>;
L_0x13b19b7f0 .functor AND 1, L_0x13b19bcb0, L_0x13b19bd50, C4<1>, C4<1>;
L_0x13b19b860 .functor AND 1, L_0x13b19bcb0, L_0x1400680e8, C4<1>, C4<1>;
L_0x13b19b970 .functor OR 1, L_0x13b19b7f0, L_0x13b19b860, C4<0>, C4<0>;
L_0x13b19ba90 .functor AND 1, L_0x13b19bd50, L_0x1400680e8, C4<1>, C4<1>;
L_0x13b19bc00 .functor OR 1, L_0x13b19b970, L_0x13b19ba90, C4<0>, C4<0>;
v0x13b17d640_0 .net *"_ivl_0", 0 0, L_0x13b19b610;  1 drivers
v0x13b17dc60_0 .net *"_ivl_10", 0 0, L_0x13b19ba90;  1 drivers
v0x13b17dd10_0 .net *"_ivl_4", 0 0, L_0x13b19b7f0;  1 drivers
v0x13b17ddd0_0 .net *"_ivl_6", 0 0, L_0x13b19b860;  1 drivers
v0x13b17de80_0 .net *"_ivl_8", 0 0, L_0x13b19b970;  1 drivers
v0x13b17df70_0 .net "a", 0 0, L_0x13b19bcb0;  alias, 1 drivers
v0x13b17e010_0 .net "b", 0 0, L_0x13b19bd50;  alias, 1 drivers
v0x13b17e0b0_0 .net "ci", 0 0, L_0x1400680e8;  alias, 1 drivers
v0x13b17e150_0 .net "co", 0 0, L_0x13b19bc00;  alias, 1 drivers
v0x13b17e260_0 .net "sum", 0 0, L_0x13b19b700;  alias, 1 drivers
S_0x13b17e710 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x13b172290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b17e8f0 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x13b17e930 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x13b17f6e0_0 .net "a", 0 0, L_0x13b19ac30;  1 drivers
v0x13b17f770_0 .net "b", 0 0, L_0x13b19acd0;  1 drivers
v0x13b17f800_0 .net "ci", 0 0, L_0x140068130;  alias, 1 drivers
v0x13b17f8d0_0 .net "co", 0 0, L_0x13b19ab40;  alias, 1 drivers
v0x13b17f980_0 .net "sum", 0 0, L_0x13b19a720;  alias, 1 drivers
S_0x13b17eb60 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b17e710;
 .timescale -9 -11;
S_0x13b17ed20 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b17eb60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19a6b0 .functor XOR 1, L_0x13b19ac30, L_0x13b19acd0, C4<0>, C4<0>;
L_0x13b19a720 .functor XOR 1, L_0x13b19a6b0, L_0x140068130, C4<0>, C4<0>;
L_0x13b19a790 .functor AND 1, L_0x13b19ac30, L_0x13b19acd0, C4<1>, C4<1>;
L_0x13b19a800 .functor AND 1, L_0x13b19ac30, L_0x140068130, C4<1>, C4<1>;
L_0x13b19a970 .functor OR 1, L_0x13b19a790, L_0x13b19a800, C4<0>, C4<0>;
L_0x13b19aa50 .functor AND 1, L_0x13b19acd0, L_0x140068130, C4<1>, C4<1>;
L_0x13b19ab40 .functor OR 1, L_0x13b19a970, L_0x13b19aa50, C4<0>, C4<0>;
v0x13b17e9b0_0 .net *"_ivl_0", 0 0, L_0x13b19a6b0;  1 drivers
v0x13b17efd0_0 .net *"_ivl_10", 0 0, L_0x13b19aa50;  1 drivers
v0x13b17f080_0 .net *"_ivl_4", 0 0, L_0x13b19a790;  1 drivers
v0x13b17f140_0 .net *"_ivl_6", 0 0, L_0x13b19a800;  1 drivers
v0x13b17f1f0_0 .net *"_ivl_8", 0 0, L_0x13b19a970;  1 drivers
v0x13b17f2e0_0 .net "a", 0 0, L_0x13b19ac30;  alias, 1 drivers
v0x13b17f380_0 .net "b", 0 0, L_0x13b19acd0;  alias, 1 drivers
v0x13b17f420_0 .net "ci", 0 0, L_0x140068130;  alias, 1 drivers
v0x13b17f4c0_0 .net "co", 0 0, L_0x13b19ab40;  alias, 1 drivers
v0x13b17f5d0_0 .net "sum", 0 0, L_0x13b19a720;  alias, 1 drivers
S_0x13b180480 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x13b158fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b180640 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x13b180680 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x13b184b70_0 .net "a", 1 0, L_0x13b19e350;  1 drivers
v0x13b184c00_0 .net "b", 1 0, L_0x13b19e470;  1 drivers
L_0x140068208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13b184c90_0 .net "ci", 0 0, L_0x140068208;  1 drivers
v0x13b184d60_0 .net "co", 0 0, L_0x13b19e170;  alias, 1 drivers
v0x13b184df0_0 .net "sum", 1 0, L_0x13b19e050;  alias, 1 drivers
L_0x13b19cbf0 .part L_0x13b19e350, 0, 1;
L_0x13b19cc90 .part L_0x13b19e470, 0, 1;
L_0x13b19d410 .part L_0x13b19e350, 1, 1;
L_0x13b19d4f0 .part L_0x13b19e470, 1, 1;
L_0x13b19dc50 .part L_0x13b19e350, 1, 1;
L_0x13b19dcf0 .part L_0x13b19e470, 1, 1;
S_0x13b1808b0 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x13b180480;
 .timescale -9 -11;
P_0x13b180a70 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x13b1844f0_0 .net *"_ivl_10", 1 0, L_0x13b19dd90;  1 drivers
v0x13b1845b0_0 .net *"_ivl_12", 1 0, L_0x13b19df30;  1 drivers
v0x13b184650_0 .net "co_high_0", 0 0, L_0x13b19d360;  1 drivers
v0x13b184720_0 .net "co_high_1", 0 0, L_0x13b19dba0;  1 drivers
v0x13b1847f0_0 .net "co_low", 0 0, L_0x13b19cb00;  1 drivers
v0x13b184900_0 .net "sum_high_0", 0 0, L_0x13b19ce40;  1 drivers
v0x13b1849d0_0 .net "sum_high_1", 0 0, L_0x13b19d6c0;  1 drivers
v0x13b184aa0_0 .net "sum_low", 0 0, L_0x13b19c6e0;  1 drivers
L_0x13b19dd90 .concat [ 1 1 0 0], L_0x13b19c6e0, L_0x13b19d6c0;
L_0x13b19df30 .concat [ 1 1 0 0], L_0x13b19c6e0, L_0x13b19ce40;
L_0x13b19e050 .functor MUXZ 2, L_0x13b19df30, L_0x13b19dd90, L_0x13b19cb00, C4<>;
L_0x13b19e170 .functor MUXZ 1, L_0x13b19d360, L_0x13b19dba0, L_0x13b19cb00, C4<>;
S_0x13b180b20 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x13b1808b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b180ce0 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b180d20 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b181a80_0 .net "a", 0 0, L_0x13b19d410;  1 drivers
v0x13b181b10_0 .net "b", 0 0, L_0x13b19d4f0;  1 drivers
L_0x140068178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b181ba0_0 .net "ci", 0 0, L_0x140068178;  1 drivers
v0x13b181c70_0 .net "co", 0 0, L_0x13b19d360;  alias, 1 drivers
v0x13b181d20_0 .net "sum", 0 0, L_0x13b19ce40;  alias, 1 drivers
S_0x13b180ef0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b180b20;
 .timescale -9 -11;
S_0x13b1810c0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b180ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19cd30 .functor XOR 1, L_0x13b19d410, L_0x13b19d4f0, C4<0>, C4<0>;
L_0x13b19ce40 .functor XOR 1, L_0x13b19cd30, L_0x140068178, C4<0>, C4<0>;
L_0x13b19cf30 .functor AND 1, L_0x13b19d410, L_0x13b19d4f0, C4<1>, C4<1>;
L_0x13b19cfa0 .functor AND 1, L_0x13b19d410, L_0x140068178, C4<1>, C4<1>;
L_0x13b19d0d0 .functor OR 1, L_0x13b19cf30, L_0x13b19cfa0, C4<0>, C4<0>;
L_0x13b19d1f0 .functor AND 1, L_0x13b19d4f0, L_0x140068178, C4<1>, C4<1>;
L_0x13b19d360 .functor OR 1, L_0x13b19d0d0, L_0x13b19d1f0, C4<0>, C4<0>;
v0x13b180700_0 .net *"_ivl_0", 0 0, L_0x13b19cd30;  1 drivers
v0x13b181370_0 .net *"_ivl_10", 0 0, L_0x13b19d1f0;  1 drivers
v0x13b181420_0 .net *"_ivl_4", 0 0, L_0x13b19cf30;  1 drivers
v0x13b1814e0_0 .net *"_ivl_6", 0 0, L_0x13b19cfa0;  1 drivers
v0x13b181590_0 .net *"_ivl_8", 0 0, L_0x13b19d0d0;  1 drivers
v0x13b181680_0 .net "a", 0 0, L_0x13b19d410;  alias, 1 drivers
v0x13b181720_0 .net "b", 0 0, L_0x13b19d4f0;  alias, 1 drivers
v0x13b1817c0_0 .net "ci", 0 0, L_0x140068178;  alias, 1 drivers
v0x13b181860_0 .net "co", 0 0, L_0x13b19d360;  alias, 1 drivers
v0x13b181970_0 .net "sum", 0 0, L_0x13b19ce40;  alias, 1 drivers
S_0x13b181e20 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x13b1808b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b181ff0 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b182030 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b182de0_0 .net "a", 0 0, L_0x13b19dc50;  1 drivers
v0x13b182e70_0 .net "b", 0 0, L_0x13b19dcf0;  1 drivers
L_0x1400681c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13b182f00_0 .net "ci", 0 0, L_0x1400681c0;  1 drivers
v0x13b182fd0_0 .net "co", 0 0, L_0x13b19dba0;  alias, 1 drivers
v0x13b183080_0 .net "sum", 0 0, L_0x13b19d6c0;  alias, 1 drivers
S_0x13b182260 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b181e20;
 .timescale -9 -11;
S_0x13b182420 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b182260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19d5d0 .functor XOR 1, L_0x13b19dc50, L_0x13b19dcf0, C4<0>, C4<0>;
L_0x13b19d6c0 .functor XOR 1, L_0x13b19d5d0, L_0x1400681c0, C4<0>, C4<0>;
L_0x13b19d7b0 .functor AND 1, L_0x13b19dc50, L_0x13b19dcf0, C4<1>, C4<1>;
L_0x13b19d820 .functor AND 1, L_0x13b19dc50, L_0x1400681c0, C4<1>, C4<1>;
L_0x13b19d910 .functor OR 1, L_0x13b19d7b0, L_0x13b19d820, C4<0>, C4<0>;
L_0x13b19da30 .functor AND 1, L_0x13b19dcf0, L_0x1400681c0, C4<1>, C4<1>;
L_0x13b19dba0 .functor OR 1, L_0x13b19d910, L_0x13b19da30, C4<0>, C4<0>;
v0x13b1820b0_0 .net *"_ivl_0", 0 0, L_0x13b19d5d0;  1 drivers
v0x13b1826d0_0 .net *"_ivl_10", 0 0, L_0x13b19da30;  1 drivers
v0x13b182780_0 .net *"_ivl_4", 0 0, L_0x13b19d7b0;  1 drivers
v0x13b182840_0 .net *"_ivl_6", 0 0, L_0x13b19d820;  1 drivers
v0x13b1828f0_0 .net *"_ivl_8", 0 0, L_0x13b19d910;  1 drivers
v0x13b1829e0_0 .net "a", 0 0, L_0x13b19dc50;  alias, 1 drivers
v0x13b182a80_0 .net "b", 0 0, L_0x13b19dcf0;  alias, 1 drivers
v0x13b182b20_0 .net "ci", 0 0, L_0x1400681c0;  alias, 1 drivers
v0x13b182bc0_0 .net "co", 0 0, L_0x13b19dba0;  alias, 1 drivers
v0x13b182cd0_0 .net "sum", 0 0, L_0x13b19d6c0;  alias, 1 drivers
S_0x13b183180 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x13b1808b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b183360 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x13b1833a0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x13b184150_0 .net "a", 0 0, L_0x13b19cbf0;  1 drivers
v0x13b1841e0_0 .net "b", 0 0, L_0x13b19cc90;  1 drivers
v0x13b184270_0 .net "ci", 0 0, L_0x140068208;  alias, 1 drivers
v0x13b184340_0 .net "co", 0 0, L_0x13b19cb00;  alias, 1 drivers
v0x13b1843f0_0 .net "sum", 0 0, L_0x13b19c6e0;  alias, 1 drivers
S_0x13b1835d0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b183180;
 .timescale -9 -11;
S_0x13b183790 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b1835d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19c670 .functor XOR 1, L_0x13b19cbf0, L_0x13b19cc90, C4<0>, C4<0>;
L_0x13b19c6e0 .functor XOR 1, L_0x13b19c670, L_0x140068208, C4<0>, C4<0>;
L_0x13b19c750 .functor AND 1, L_0x13b19cbf0, L_0x13b19cc90, C4<1>, C4<1>;
L_0x13b19c7c0 .functor AND 1, L_0x13b19cbf0, L_0x140068208, C4<1>, C4<1>;
L_0x13b19c930 .functor OR 1, L_0x13b19c750, L_0x13b19c7c0, C4<0>, C4<0>;
L_0x13b19ca10 .functor AND 1, L_0x13b19cc90, L_0x140068208, C4<1>, C4<1>;
L_0x13b19cb00 .functor OR 1, L_0x13b19c930, L_0x13b19ca10, C4<0>, C4<0>;
v0x13b183420_0 .net *"_ivl_0", 0 0, L_0x13b19c670;  1 drivers
v0x13b183a40_0 .net *"_ivl_10", 0 0, L_0x13b19ca10;  1 drivers
v0x13b183af0_0 .net *"_ivl_4", 0 0, L_0x13b19c750;  1 drivers
v0x13b183bb0_0 .net *"_ivl_6", 0 0, L_0x13b19c7c0;  1 drivers
v0x13b183c60_0 .net *"_ivl_8", 0 0, L_0x13b19c930;  1 drivers
v0x13b183d50_0 .net "a", 0 0, L_0x13b19cbf0;  alias, 1 drivers
v0x13b183df0_0 .net "b", 0 0, L_0x13b19cc90;  alias, 1 drivers
v0x13b183e90_0 .net "ci", 0 0, L_0x140068208;  alias, 1 drivers
v0x13b183f30_0 .net "co", 0 0, L_0x13b19cb00;  alias, 1 drivers
v0x13b184040_0 .net "sum", 0 0, L_0x13b19c6e0;  alias, 1 drivers
S_0x13b184ef0 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x13b158fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b1850b0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000001>;
P_0x13b1850f0 .param/l "N" 0 5 24, +C4<00000000000000000000000000000010>;
v0x13b1895a0_0 .net "a", 1 0, L_0x13b19a470;  1 drivers
v0x13b189630_0 .net "b", 1 0, L_0x13b19a590;  1 drivers
v0x13b1896c0_0 .net "ci", 0 0, L_0x13b19eeb0;  alias, 1 drivers
v0x13b189790_0 .net "co", 0 0, L_0x13b19a290;  alias, 1 drivers
v0x13b189820_0 .net "sum", 1 0, L_0x13b19a170;  alias, 1 drivers
L_0x13b198d10 .part L_0x13b19a470, 0, 1;
L_0x13b198db0 .part L_0x13b19a590, 0, 1;
L_0x13b199530 .part L_0x13b19a470, 1, 1;
L_0x13b199610 .part L_0x13b19a590, 1, 1;
L_0x13b199d70 .part L_0x13b19a470, 1, 1;
L_0x13b199e10 .part L_0x13b19a590, 1, 1;
S_0x13b185280 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x13b184ef0;
 .timescale -9 -11;
P_0x13b185440 .param/l "M" 1 5 40, +C4<00000000000000000000000000000001>;
v0x13b188f20_0 .net *"_ivl_10", 1 0, L_0x13b199eb0;  1 drivers
v0x13b188fe0_0 .net *"_ivl_12", 1 0, L_0x13b19a050;  1 drivers
v0x13b189080_0 .net "co_high_0", 0 0, L_0x13b199480;  1 drivers
v0x13b189150_0 .net "co_high_1", 0 0, L_0x13b199cc0;  1 drivers
v0x13b189220_0 .net "co_low", 0 0, L_0x13b198c20;  1 drivers
v0x13b189330_0 .net "sum_high_0", 0 0, L_0x13b198f60;  1 drivers
v0x13b189400_0 .net "sum_high_1", 0 0, L_0x13b1997e0;  1 drivers
v0x13b1894d0_0 .net "sum_low", 0 0, L_0x13b1987a0;  1 drivers
L_0x13b199eb0 .concat [ 1 1 0 0], L_0x13b1987a0, L_0x13b1997e0;
L_0x13b19a050 .concat [ 1 1 0 0], L_0x13b1987a0, L_0x13b198f60;
L_0x13b19a170 .functor MUXZ 2, L_0x13b19a050, L_0x13b199eb0, L_0x13b198c20, C4<>;
L_0x13b19a290 .functor MUXZ 1, L_0x13b199480, L_0x13b199cc0, L_0x13b198c20, C4<>;
S_0x13b185560 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x13b185280;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b1854c0 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x13b185500 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x13b1864d0_0 .net "a", 0 0, L_0x13b199530;  1 drivers
v0x13b186560_0 .net "b", 0 0, L_0x13b199610;  1 drivers
L_0x140068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b1865f0_0 .net "ci", 0 0, L_0x140068010;  1 drivers
v0x13b1866c0_0 .net "co", 0 0, L_0x13b199480;  alias, 1 drivers
v0x13b186770_0 .net "sum", 0 0, L_0x13b198f60;  alias, 1 drivers
S_0x13b185940 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b185560;
 .timescale -9 -11;
S_0x13b185b10 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b185940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b198e50 .functor XOR 1, L_0x13b199530, L_0x13b199610, C4<0>, C4<0>;
L_0x13b198f60 .functor XOR 1, L_0x13b198e50, L_0x140068010, C4<0>, C4<0>;
L_0x13b199050 .functor AND 1, L_0x13b199530, L_0x13b199610, C4<1>, C4<1>;
L_0x13b1990c0 .functor AND 1, L_0x13b199530, L_0x140068010, C4<1>, C4<1>;
L_0x13b1991f0 .functor OR 1, L_0x13b199050, L_0x13b1990c0, C4<0>, C4<0>;
L_0x13b199310 .functor AND 1, L_0x13b199610, L_0x140068010, C4<1>, C4<1>;
L_0x13b199480 .functor OR 1, L_0x13b1991f0, L_0x13b199310, C4<0>, C4<0>;
v0x13b185760_0 .net *"_ivl_0", 0 0, L_0x13b198e50;  1 drivers
v0x13b185dc0_0 .net *"_ivl_10", 0 0, L_0x13b199310;  1 drivers
v0x13b185e70_0 .net *"_ivl_4", 0 0, L_0x13b199050;  1 drivers
v0x13b185f30_0 .net *"_ivl_6", 0 0, L_0x13b1990c0;  1 drivers
v0x13b185fe0_0 .net *"_ivl_8", 0 0, L_0x13b1991f0;  1 drivers
v0x13b1860d0_0 .net "a", 0 0, L_0x13b199530;  alias, 1 drivers
v0x13b186170_0 .net "b", 0 0, L_0x13b199610;  alias, 1 drivers
v0x13b186210_0 .net "ci", 0 0, L_0x140068010;  alias, 1 drivers
v0x13b1862b0_0 .net "co", 0 0, L_0x13b199480;  alias, 1 drivers
v0x13b1863c0_0 .net "sum", 0 0, L_0x13b198f60;  alias, 1 drivers
S_0x13b186870 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x13b185280;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b186a40 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x13b186a80 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x13b187830_0 .net "a", 0 0, L_0x13b199d70;  1 drivers
v0x13b1878c0_0 .net "b", 0 0, L_0x13b199e10;  1 drivers
L_0x140068058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13b187950_0 .net "ci", 0 0, L_0x140068058;  1 drivers
v0x13b187a20_0 .net "co", 0 0, L_0x13b199cc0;  alias, 1 drivers
v0x13b187ad0_0 .net "sum", 0 0, L_0x13b1997e0;  alias, 1 drivers
S_0x13b186cb0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b186870;
 .timescale -9 -11;
S_0x13b186e70 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b186cb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b1996f0 .functor XOR 1, L_0x13b199d70, L_0x13b199e10, C4<0>, C4<0>;
L_0x13b1997e0 .functor XOR 1, L_0x13b1996f0, L_0x140068058, C4<0>, C4<0>;
L_0x13b1998d0 .functor AND 1, L_0x13b199d70, L_0x13b199e10, C4<1>, C4<1>;
L_0x13b199940 .functor AND 1, L_0x13b199d70, L_0x140068058, C4<1>, C4<1>;
L_0x13b199a30 .functor OR 1, L_0x13b1998d0, L_0x13b199940, C4<0>, C4<0>;
L_0x13b199b50 .functor AND 1, L_0x13b199e10, L_0x140068058, C4<1>, C4<1>;
L_0x13b199cc0 .functor OR 1, L_0x13b199a30, L_0x13b199b50, C4<0>, C4<0>;
v0x13b186b00_0 .net *"_ivl_0", 0 0, L_0x13b1996f0;  1 drivers
v0x13b187120_0 .net *"_ivl_10", 0 0, L_0x13b199b50;  1 drivers
v0x13b1871d0_0 .net *"_ivl_4", 0 0, L_0x13b1998d0;  1 drivers
v0x13b187290_0 .net *"_ivl_6", 0 0, L_0x13b199940;  1 drivers
v0x13b187340_0 .net *"_ivl_8", 0 0, L_0x13b199a30;  1 drivers
v0x13b187430_0 .net "a", 0 0, L_0x13b199d70;  alias, 1 drivers
v0x13b1874d0_0 .net "b", 0 0, L_0x13b199e10;  alias, 1 drivers
v0x13b187570_0 .net "ci", 0 0, L_0x140068058;  alias, 1 drivers
v0x13b187610_0 .net "co", 0 0, L_0x13b199cc0;  alias, 1 drivers
v0x13b187720_0 .net "sum", 0 0, L_0x13b1997e0;  alias, 1 drivers
S_0x13b187bd0 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x13b185280;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b187db0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000000>;
P_0x13b187df0 .param/l "N" 0 5 24, +C4<00000000000000000000000000000001>;
v0x13b188b80_0 .net "a", 0 0, L_0x13b198d10;  1 drivers
v0x13b188c10_0 .net "b", 0 0, L_0x13b198db0;  1 drivers
v0x13b188ca0_0 .net "ci", 0 0, L_0x13b19eeb0;  alias, 1 drivers
v0x13b188d70_0 .net "co", 0 0, L_0x13b198c20;  alias, 1 drivers
v0x13b188e20_0 .net "sum", 0 0, L_0x13b1987a0;  alias, 1 drivers
S_0x13b187f80 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b187bd0;
 .timescale -9 -11;
S_0x13b188140 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b187f80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b198690 .functor XOR 1, L_0x13b198d10, L_0x13b198db0, C4<0>, C4<0>;
L_0x13b1987a0 .functor XOR 1, L_0x13b198690, L_0x13b19eeb0, C4<0>, C4<0>;
L_0x13b198850 .functor AND 1, L_0x13b198d10, L_0x13b198db0, C4<1>, C4<1>;
L_0x13b1988e0 .functor AND 1, L_0x13b198d10, L_0x13b19eeb0, C4<1>, C4<1>;
L_0x13b198a10 .functor OR 1, L_0x13b198850, L_0x13b1988e0, C4<0>, C4<0>;
L_0x13b198b30 .functor AND 1, L_0x13b198db0, L_0x13b19eeb0, C4<1>, C4<1>;
L_0x13b198c20 .functor OR 1, L_0x13b198a10, L_0x13b198b30, C4<0>, C4<0>;
v0x13b1883b0_0 .net *"_ivl_0", 0 0, L_0x13b198690;  1 drivers
v0x13b188470_0 .net *"_ivl_10", 0 0, L_0x13b198b30;  1 drivers
v0x13b188520_0 .net *"_ivl_4", 0 0, L_0x13b198850;  1 drivers
v0x13b1885e0_0 .net *"_ivl_6", 0 0, L_0x13b1988e0;  1 drivers
v0x13b188690_0 .net *"_ivl_8", 0 0, L_0x13b198a10;  1 drivers
v0x13b188780_0 .net "a", 0 0, L_0x13b198d10;  alias, 1 drivers
v0x13b188820_0 .net "b", 0 0, L_0x13b198db0;  alias, 1 drivers
v0x13b1888c0_0 .net "ci", 0 0, L_0x13b19eeb0;  alias, 1 drivers
v0x13b188960_0 .net "co", 0 0, L_0x13b198c20;  alias, 1 drivers
v0x13b188a70_0 .net "sum", 0 0, L_0x13b1987a0;  alias, 1 drivers
S_0x13b18ab30 .scope module, "tens_inc" "Lim_Inc" 3 59, 4 23 0, S_0x13b16e790;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 1 "ci";
    .port_info 2 /OUTPUT 3 "sum";
    .port_info 3 /OUTPUT 1 "co";
P_0x13b18ad00 .param/l "L" 0 4 25, +C4<00000000000000000000000000000101>;
P_0x13b18ad40 .param/l "N" 1 4 26, +C4<00000000000000000000000000000011>;
L_0x13b1a3d60 .functor OR 1, L_0x13b1a3c80, L_0x13b1a3ac0, C4<0>, C4<0>;
L_0x13b1a3fd0 .functor BUFZ 1, L_0x13b1a3d60, C4<0>, C4<0>, C4<0>;
L_0x1400685f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13b1966f0_0 .net/2u *"_ivl_12", 2 0, L_0x1400685f8;  1 drivers
v0x13b196790_0 .net *"_ivl_2", 31 0, L_0x13b1a3be0;  1 drivers
L_0x140068568 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b196830_0 .net *"_ivl_5", 28 0, L_0x140068568;  1 drivers
L_0x1400685b0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x13b1968d0_0 .net/2u *"_ivl_6", 31 0, L_0x1400685b0;  1 drivers
v0x13b196980_0 .net *"_ivl_8", 0 0, L_0x13b1a3c80;  1 drivers
v0x13b196a60_0 .net "a", 2 0, v0x13b1979c0_0;  1 drivers
v0x13b196b00_0 .net "ci", 0 0, L_0x13b1a4130;  1 drivers
v0x13b196b90_0 .net "co", 0 0, L_0x13b1a3fd0;  alias, 1 drivers
v0x13b196c20_0 .net "co_temp", 0 0, L_0x13b1a3ac0;  1 drivers
v0x13b196d50_0 .net "exceeds_limit", 0 0, L_0x13b1a3d60;  1 drivers
v0x13b196de0_0 .net "sum", 2 0, L_0x13b1a3e10;  alias, 1 drivers
v0x13b196e70_0 .net "sum_temp", 2 0, L_0x13b1a39a0;  1 drivers
L_0x13b1a3be0 .concat [ 3 29 0 0], L_0x13b1a39a0, L_0x140068568;
L_0x13b1a3c80 .cmp/gt 32, L_0x13b1a3be0, L_0x1400685b0;
L_0x13b1a3e10 .functor MUXZ 3, L_0x13b1a39a0, L_0x1400685f8, L_0x13b1a3d60, C4<>;
S_0x13b18af20 .scope module, "csa_inst" "CSA" 4 37, 5 22 0, S_0x13b18ab30;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 3 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b18adc0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000001>;
P_0x13b18ae00 .param/l "N" 0 5 24, +C4<00000000000000000000000000000011>;
v0x13b1962f0_0 .net "a", 2 0, v0x13b1979c0_0;  alias, 1 drivers
L_0x140068520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13b196390_0 .net "b", 2 0, L_0x140068520;  1 drivers
v0x13b196430_0 .net "ci", 0 0, L_0x13b1a4130;  alias, 1 drivers
v0x13b196520_0 .net "co", 0 0, L_0x13b1a3ac0;  alias, 1 drivers
v0x13b1965b0_0 .net "sum", 2 0, L_0x13b1a39a0;  alias, 1 drivers
L_0x13b19f660 .part v0x13b1979c0_0, 0, 1;
L_0x13b19f700 .part L_0x140068520, 0, 1;
L_0x13b1a15a0 .part v0x13b1979c0_0, 1, 2;
L_0x13b1a1740 .part L_0x140068520, 1, 2;
L_0x13b1a35a0 .part v0x13b1979c0_0, 1, 2;
L_0x13b1a36c0 .part L_0x140068520, 1, 2;
S_0x13b18b250 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x13b18af20;
 .timescale -9 -11;
P_0x13b18b420 .param/l "M" 1 5 40, +C4<00000000000000000000000000000001>;
v0x13b195d30_0 .net *"_ivl_10", 2 0, L_0x13b1a37e0;  1 drivers
v0x13b195df0_0 .net *"_ivl_12", 2 0, L_0x13b1a3900;  1 drivers
v0x13b195e90_0 .net "co_high_0", 0 0, L_0x13b1a13c0;  1 drivers
v0x13b195f40_0 .net "co_high_1", 0 0, L_0x13b1a33c0;  1 drivers
v0x13b195ff0_0 .net "co_low", 0 0, L_0x13b19f570;  1 drivers
v0x13b196100_0 .net "sum_high_0", 1 0, L_0x13b1a12a0;  1 drivers
v0x13b196190_0 .net "sum_high_1", 1 0, L_0x13b1a32a0;  1 drivers
v0x13b196220_0 .net "sum_low", 0 0, L_0x13b19f0d0;  1 drivers
L_0x13b1a37e0 .concat [ 1 2 0 0], L_0x13b19f0d0, L_0x13b1a32a0;
L_0x13b1a3900 .concat [ 1 2 0 0], L_0x13b19f0d0, L_0x13b1a12a0;
L_0x13b1a39a0 .functor MUXZ 3, L_0x13b1a3900, L_0x13b1a37e0, L_0x13b19f570, C4<>;
L_0x13b1a3ac0 .functor MUXZ 1, L_0x13b1a13c0, L_0x13b1a33c0, L_0x13b19f570, C4<>;
S_0x13b18b540 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x13b18b250;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b18b4a0 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x13b18b4e0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x13b18fc10_0 .net "a", 1 0, L_0x13b1a15a0;  1 drivers
v0x13b18fca0_0 .net "b", 1 0, L_0x13b1a1740;  1 drivers
L_0x140068400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b18fd30_0 .net "ci", 0 0, L_0x140068400;  1 drivers
v0x13b18fe00_0 .net "co", 0 0, L_0x13b1a13c0;  alias, 1 drivers
v0x13b18fe90_0 .net "sum", 1 0, L_0x13b1a12a0;  alias, 1 drivers
L_0x13b19fe40 .part L_0x13b1a15a0, 0, 1;
L_0x13b19fee0 .part L_0x13b1a1740, 0, 1;
L_0x13b1a0660 .part L_0x13b1a15a0, 1, 1;
L_0x13b1a0740 .part L_0x13b1a1740, 1, 1;
L_0x13b1a0ea0 .part L_0x13b1a15a0, 1, 1;
L_0x13b1a0f40 .part L_0x13b1a1740, 1, 1;
S_0x13b18b930 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x13b18b540;
 .timescale -9 -11;
P_0x13b18bb00 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x13b18f590_0 .net *"_ivl_10", 1 0, L_0x13b1a0fe0;  1 drivers
v0x13b18f650_0 .net *"_ivl_12", 1 0, L_0x13b1a1180;  1 drivers
v0x13b18f6f0_0 .net "co_high_0", 0 0, L_0x13b1a05b0;  1 drivers
v0x13b18f7c0_0 .net "co_high_1", 0 0, L_0x13b1a0df0;  1 drivers
v0x13b18f890_0 .net "co_low", 0 0, L_0x13b19fd50;  1 drivers
v0x13b18f9a0_0 .net "sum_high_0", 0 0, L_0x13b1a0090;  1 drivers
v0x13b18fa70_0 .net "sum_high_1", 0 0, L_0x13b1a0910;  1 drivers
v0x13b18fb40_0 .net "sum_low", 0 0, L_0x13b19f890;  1 drivers
L_0x13b1a0fe0 .concat [ 1 1 0 0], L_0x13b19f890, L_0x13b1a0910;
L_0x13b1a1180 .concat [ 1 1 0 0], L_0x13b19f890, L_0x13b1a0090;
L_0x13b1a12a0 .functor MUXZ 2, L_0x13b1a1180, L_0x13b1a0fe0, L_0x13b19fd50, C4<>;
L_0x13b1a13c0 .functor MUXZ 1, L_0x13b1a05b0, L_0x13b1a0df0, L_0x13b19fd50, C4<>;
S_0x13b18bbb0 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x13b18b930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b18bd80 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b18bdc0 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b18cb20_0 .net "a", 0 0, L_0x13b1a0660;  1 drivers
v0x13b18cbb0_0 .net "b", 0 0, L_0x13b1a0740;  1 drivers
L_0x140068370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b18cc40_0 .net "ci", 0 0, L_0x140068370;  1 drivers
v0x13b18cd10_0 .net "co", 0 0, L_0x13b1a05b0;  alias, 1 drivers
v0x13b18cdc0_0 .net "sum", 0 0, L_0x13b1a0090;  alias, 1 drivers
S_0x13b18bf90 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b18bbb0;
 .timescale -9 -11;
S_0x13b18c160 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b18bf90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19ff80 .functor XOR 1, L_0x13b1a0660, L_0x13b1a0740, C4<0>, C4<0>;
L_0x13b1a0090 .functor XOR 1, L_0x13b19ff80, L_0x140068370, C4<0>, C4<0>;
L_0x13b1a0180 .functor AND 1, L_0x13b1a0660, L_0x13b1a0740, C4<1>, C4<1>;
L_0x13b1a01f0 .functor AND 1, L_0x13b1a0660, L_0x140068370, C4<1>, C4<1>;
L_0x13b1a0320 .functor OR 1, L_0x13b1a0180, L_0x13b1a01f0, C4<0>, C4<0>;
L_0x13b1a0440 .functor AND 1, L_0x13b1a0740, L_0x140068370, C4<1>, C4<1>;
L_0x13b1a05b0 .functor OR 1, L_0x13b1a0320, L_0x13b1a0440, C4<0>, C4<0>;
v0x13b18b750_0 .net *"_ivl_0", 0 0, L_0x13b19ff80;  1 drivers
v0x13b18c410_0 .net *"_ivl_10", 0 0, L_0x13b1a0440;  1 drivers
v0x13b18c4c0_0 .net *"_ivl_4", 0 0, L_0x13b1a0180;  1 drivers
v0x13b18c580_0 .net *"_ivl_6", 0 0, L_0x13b1a01f0;  1 drivers
v0x13b18c630_0 .net *"_ivl_8", 0 0, L_0x13b1a0320;  1 drivers
v0x13b18c720_0 .net "a", 0 0, L_0x13b1a0660;  alias, 1 drivers
v0x13b18c7c0_0 .net "b", 0 0, L_0x13b1a0740;  alias, 1 drivers
v0x13b18c860_0 .net "ci", 0 0, L_0x140068370;  alias, 1 drivers
v0x13b18c900_0 .net "co", 0 0, L_0x13b1a05b0;  alias, 1 drivers
v0x13b18ca10_0 .net "sum", 0 0, L_0x13b1a0090;  alias, 1 drivers
S_0x13b18cec0 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x13b18b930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b18d090 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b18d0d0 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b18de80_0 .net "a", 0 0, L_0x13b1a0ea0;  1 drivers
v0x13b18df10_0 .net "b", 0 0, L_0x13b1a0f40;  1 drivers
L_0x1400683b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13b18dfa0_0 .net "ci", 0 0, L_0x1400683b8;  1 drivers
v0x13b18e070_0 .net "co", 0 0, L_0x13b1a0df0;  alias, 1 drivers
v0x13b18e120_0 .net "sum", 0 0, L_0x13b1a0910;  alias, 1 drivers
S_0x13b18d300 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b18cec0;
 .timescale -9 -11;
S_0x13b18d4c0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b18d300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b1a0820 .functor XOR 1, L_0x13b1a0ea0, L_0x13b1a0f40, C4<0>, C4<0>;
L_0x13b1a0910 .functor XOR 1, L_0x13b1a0820, L_0x1400683b8, C4<0>, C4<0>;
L_0x13b1a0a00 .functor AND 1, L_0x13b1a0ea0, L_0x13b1a0f40, C4<1>, C4<1>;
L_0x13b1a0a70 .functor AND 1, L_0x13b1a0ea0, L_0x1400683b8, C4<1>, C4<1>;
L_0x13b1a0b60 .functor OR 1, L_0x13b1a0a00, L_0x13b1a0a70, C4<0>, C4<0>;
L_0x13b1a0c80 .functor AND 1, L_0x13b1a0f40, L_0x1400683b8, C4<1>, C4<1>;
L_0x13b1a0df0 .functor OR 1, L_0x13b1a0b60, L_0x13b1a0c80, C4<0>, C4<0>;
v0x13b18d150_0 .net *"_ivl_0", 0 0, L_0x13b1a0820;  1 drivers
v0x13b18d770_0 .net *"_ivl_10", 0 0, L_0x13b1a0c80;  1 drivers
v0x13b18d820_0 .net *"_ivl_4", 0 0, L_0x13b1a0a00;  1 drivers
v0x13b18d8e0_0 .net *"_ivl_6", 0 0, L_0x13b1a0a70;  1 drivers
v0x13b18d990_0 .net *"_ivl_8", 0 0, L_0x13b1a0b60;  1 drivers
v0x13b18da80_0 .net "a", 0 0, L_0x13b1a0ea0;  alias, 1 drivers
v0x13b18db20_0 .net "b", 0 0, L_0x13b1a0f40;  alias, 1 drivers
v0x13b18dbc0_0 .net "ci", 0 0, L_0x1400683b8;  alias, 1 drivers
v0x13b18dc60_0 .net "co", 0 0, L_0x13b1a0df0;  alias, 1 drivers
v0x13b18dd70_0 .net "sum", 0 0, L_0x13b1a0910;  alias, 1 drivers
S_0x13b18e220 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x13b18b930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b18e400 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x13b18e440 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x13b18f1f0_0 .net "a", 0 0, L_0x13b19fe40;  1 drivers
v0x13b18f280_0 .net "b", 0 0, L_0x13b19fee0;  1 drivers
v0x13b18f310_0 .net "ci", 0 0, L_0x140068400;  alias, 1 drivers
v0x13b18f3e0_0 .net "co", 0 0, L_0x13b19fd50;  alias, 1 drivers
v0x13b18f490_0 .net "sum", 0 0, L_0x13b19f890;  alias, 1 drivers
S_0x13b18e670 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b18e220;
 .timescale -9 -11;
S_0x13b18e830 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b18e670;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19f7a0 .functor XOR 1, L_0x13b19fe40, L_0x13b19fee0, C4<0>, C4<0>;
L_0x13b19f890 .functor XOR 1, L_0x13b19f7a0, L_0x140068400, C4<0>, C4<0>;
L_0x13b19f940 .functor AND 1, L_0x13b19fe40, L_0x13b19fee0, C4<1>, C4<1>;
L_0x13b19f9d0 .functor AND 1, L_0x13b19fe40, L_0x140068400, C4<1>, C4<1>;
L_0x13b19fb80 .functor OR 1, L_0x13b19f940, L_0x13b19f9d0, C4<0>, C4<0>;
L_0x13b19fc60 .functor AND 1, L_0x13b19fee0, L_0x140068400, C4<1>, C4<1>;
L_0x13b19fd50 .functor OR 1, L_0x13b19fb80, L_0x13b19fc60, C4<0>, C4<0>;
v0x13b18e4c0_0 .net *"_ivl_0", 0 0, L_0x13b19f7a0;  1 drivers
v0x13b18eae0_0 .net *"_ivl_10", 0 0, L_0x13b19fc60;  1 drivers
v0x13b18eb90_0 .net *"_ivl_4", 0 0, L_0x13b19f940;  1 drivers
v0x13b18ec50_0 .net *"_ivl_6", 0 0, L_0x13b19f9d0;  1 drivers
v0x13b18ed00_0 .net *"_ivl_8", 0 0, L_0x13b19fb80;  1 drivers
v0x13b18edf0_0 .net "a", 0 0, L_0x13b19fe40;  alias, 1 drivers
v0x13b18ee90_0 .net "b", 0 0, L_0x13b19fee0;  alias, 1 drivers
v0x13b18ef30_0 .net "ci", 0 0, L_0x140068400;  alias, 1 drivers
v0x13b18efd0_0 .net "co", 0 0, L_0x13b19fd50;  alias, 1 drivers
v0x13b18f0e0_0 .net "sum", 0 0, L_0x13b19f890;  alias, 1 drivers
S_0x13b18ff90 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x13b18b250;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b190150 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x13b190190 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x13b194680_0 .net "a", 1 0, L_0x13b1a35a0;  1 drivers
v0x13b194710_0 .net "b", 1 0, L_0x13b1a36c0;  1 drivers
L_0x1400684d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13b1947a0_0 .net "ci", 0 0, L_0x1400684d8;  1 drivers
v0x13b194870_0 .net "co", 0 0, L_0x13b1a33c0;  alias, 1 drivers
v0x13b194900_0 .net "sum", 1 0, L_0x13b1a32a0;  alias, 1 drivers
L_0x13b1a1da0 .part L_0x13b1a35a0, 0, 1;
L_0x13b1a1e40 .part L_0x13b1a36c0, 0, 1;
L_0x13b1a25e0 .part L_0x13b1a35a0, 1, 1;
L_0x13b1a26c0 .part L_0x13b1a36c0, 1, 1;
L_0x13b1a2e20 .part L_0x13b1a35a0, 1, 1;
L_0x13b1a2ec0 .part L_0x13b1a36c0, 1, 1;
S_0x13b1903c0 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x13b18ff90;
 .timescale -9 -11;
P_0x13b190580 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x13b194000_0 .net *"_ivl_10", 1 0, L_0x13b1a3060;  1 drivers
v0x13b1940c0_0 .net *"_ivl_12", 1 0, L_0x13b1a3180;  1 drivers
v0x13b194160_0 .net "co_high_0", 0 0, L_0x13b1a2530;  1 drivers
v0x13b194230_0 .net "co_high_1", 0 0, L_0x13b1a2d70;  1 drivers
v0x13b194300_0 .net "co_low", 0 0, L_0x13b1a1cf0;  1 drivers
v0x13b194410_0 .net "sum_high_0", 0 0, L_0x13b1a2010;  1 drivers
v0x13b1944e0_0 .net "sum_high_1", 0 0, L_0x13b1a2890;  1 drivers
v0x13b1945b0_0 .net "sum_low", 0 0, L_0x13b1a18d0;  1 drivers
L_0x13b1a3060 .concat [ 1 1 0 0], L_0x13b1a18d0, L_0x13b1a2890;
L_0x13b1a3180 .concat [ 1 1 0 0], L_0x13b1a18d0, L_0x13b1a2010;
L_0x13b1a32a0 .functor MUXZ 2, L_0x13b1a3180, L_0x13b1a3060, L_0x13b1a1cf0, C4<>;
L_0x13b1a33c0 .functor MUXZ 1, L_0x13b1a2530, L_0x13b1a2d70, L_0x13b1a1cf0, C4<>;
S_0x13b190630 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x13b1903c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b1907f0 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b190830 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b191590_0 .net "a", 0 0, L_0x13b1a25e0;  1 drivers
v0x13b191620_0 .net "b", 0 0, L_0x13b1a26c0;  1 drivers
L_0x140068448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13b1916b0_0 .net "ci", 0 0, L_0x140068448;  1 drivers
v0x13b191780_0 .net "co", 0 0, L_0x13b1a2530;  alias, 1 drivers
v0x13b191830_0 .net "sum", 0 0, L_0x13b1a2010;  alias, 1 drivers
S_0x13b190a00 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b190630;
 .timescale -9 -11;
S_0x13b190bd0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b190a00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b1a1ee0 .functor XOR 1, L_0x13b1a25e0, L_0x13b1a26c0, C4<0>, C4<0>;
L_0x13b1a2010 .functor XOR 1, L_0x13b1a1ee0, L_0x140068448, C4<0>, C4<0>;
L_0x13b1a2100 .functor AND 1, L_0x13b1a25e0, L_0x13b1a26c0, C4<1>, C4<1>;
L_0x13b1a2170 .functor AND 1, L_0x13b1a25e0, L_0x140068448, C4<1>, C4<1>;
L_0x13b1a22a0 .functor OR 1, L_0x13b1a2100, L_0x13b1a2170, C4<0>, C4<0>;
L_0x13b1a23c0 .functor AND 1, L_0x13b1a26c0, L_0x140068448, C4<1>, C4<1>;
L_0x13b1a2530 .functor OR 1, L_0x13b1a22a0, L_0x13b1a23c0, C4<0>, C4<0>;
v0x13b190210_0 .net *"_ivl_0", 0 0, L_0x13b1a1ee0;  1 drivers
v0x13b190e80_0 .net *"_ivl_10", 0 0, L_0x13b1a23c0;  1 drivers
v0x13b190f30_0 .net *"_ivl_4", 0 0, L_0x13b1a2100;  1 drivers
v0x13b190ff0_0 .net *"_ivl_6", 0 0, L_0x13b1a2170;  1 drivers
v0x13b1910a0_0 .net *"_ivl_8", 0 0, L_0x13b1a22a0;  1 drivers
v0x13b191190_0 .net "a", 0 0, L_0x13b1a25e0;  alias, 1 drivers
v0x13b191230_0 .net "b", 0 0, L_0x13b1a26c0;  alias, 1 drivers
v0x13b1912d0_0 .net "ci", 0 0, L_0x140068448;  alias, 1 drivers
v0x13b191370_0 .net "co", 0 0, L_0x13b1a2530;  alias, 1 drivers
v0x13b191480_0 .net "sum", 0 0, L_0x13b1a2010;  alias, 1 drivers
S_0x13b191930 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x13b1903c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b191b00 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x13b191b40 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x13b1928f0_0 .net "a", 0 0, L_0x13b1a2e20;  1 drivers
v0x13b192980_0 .net "b", 0 0, L_0x13b1a2ec0;  1 drivers
L_0x140068490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13b192a10_0 .net "ci", 0 0, L_0x140068490;  1 drivers
v0x13b192ae0_0 .net "co", 0 0, L_0x13b1a2d70;  alias, 1 drivers
v0x13b192b90_0 .net "sum", 0 0, L_0x13b1a2890;  alias, 1 drivers
S_0x13b191d70 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b191930;
 .timescale -9 -11;
S_0x13b191f30 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b191d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b1a27a0 .functor XOR 1, L_0x13b1a2e20, L_0x13b1a2ec0, C4<0>, C4<0>;
L_0x13b1a2890 .functor XOR 1, L_0x13b1a27a0, L_0x140068490, C4<0>, C4<0>;
L_0x13b1a2980 .functor AND 1, L_0x13b1a2e20, L_0x13b1a2ec0, C4<1>, C4<1>;
L_0x13b1a29f0 .functor AND 1, L_0x13b1a2e20, L_0x140068490, C4<1>, C4<1>;
L_0x13b1a2ae0 .functor OR 1, L_0x13b1a2980, L_0x13b1a29f0, C4<0>, C4<0>;
L_0x13b1a2c00 .functor AND 1, L_0x13b1a2ec0, L_0x140068490, C4<1>, C4<1>;
L_0x13b1a2d70 .functor OR 1, L_0x13b1a2ae0, L_0x13b1a2c00, C4<0>, C4<0>;
v0x13b191bc0_0 .net *"_ivl_0", 0 0, L_0x13b1a27a0;  1 drivers
v0x13b1921e0_0 .net *"_ivl_10", 0 0, L_0x13b1a2c00;  1 drivers
v0x13b192290_0 .net *"_ivl_4", 0 0, L_0x13b1a2980;  1 drivers
v0x13b192350_0 .net *"_ivl_6", 0 0, L_0x13b1a29f0;  1 drivers
v0x13b192400_0 .net *"_ivl_8", 0 0, L_0x13b1a2ae0;  1 drivers
v0x13b1924f0_0 .net "a", 0 0, L_0x13b1a2e20;  alias, 1 drivers
v0x13b192590_0 .net "b", 0 0, L_0x13b1a2ec0;  alias, 1 drivers
v0x13b192630_0 .net "ci", 0 0, L_0x140068490;  alias, 1 drivers
v0x13b1926d0_0 .net "co", 0 0, L_0x13b1a2d70;  alias, 1 drivers
v0x13b1927e0_0 .net "sum", 0 0, L_0x13b1a2890;  alias, 1 drivers
S_0x13b192c90 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x13b1903c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b192e70 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x13b192eb0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x13b193c60_0 .net "a", 0 0, L_0x13b1a1da0;  1 drivers
v0x13b193cf0_0 .net "b", 0 0, L_0x13b1a1e40;  1 drivers
v0x13b193d80_0 .net "ci", 0 0, L_0x1400684d8;  alias, 1 drivers
v0x13b193e50_0 .net "co", 0 0, L_0x13b1a1cf0;  alias, 1 drivers
v0x13b193f00_0 .net "sum", 0 0, L_0x13b1a18d0;  alias, 1 drivers
S_0x13b1930e0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b192c90;
 .timescale -9 -11;
S_0x13b1932a0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b1930e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b1a1860 .functor XOR 1, L_0x13b1a1da0, L_0x13b1a1e40, C4<0>, C4<0>;
L_0x13b1a18d0 .functor XOR 1, L_0x13b1a1860, L_0x1400684d8, C4<0>, C4<0>;
L_0x13b1a1940 .functor AND 1, L_0x13b1a1da0, L_0x13b1a1e40, C4<1>, C4<1>;
L_0x13b1a19b0 .functor AND 1, L_0x13b1a1da0, L_0x1400684d8, C4<1>, C4<1>;
L_0x13b1a1b20 .functor OR 1, L_0x13b1a1940, L_0x13b1a19b0, C4<0>, C4<0>;
L_0x13b1a1c00 .functor AND 1, L_0x13b1a1e40, L_0x1400684d8, C4<1>, C4<1>;
L_0x13b1a1cf0 .functor OR 1, L_0x13b1a1b20, L_0x13b1a1c00, C4<0>, C4<0>;
v0x13b192f30_0 .net *"_ivl_0", 0 0, L_0x13b1a1860;  1 drivers
v0x13b193550_0 .net *"_ivl_10", 0 0, L_0x13b1a1c00;  1 drivers
v0x13b193600_0 .net *"_ivl_4", 0 0, L_0x13b1a1940;  1 drivers
v0x13b1936c0_0 .net *"_ivl_6", 0 0, L_0x13b1a19b0;  1 drivers
v0x13b193770_0 .net *"_ivl_8", 0 0, L_0x13b1a1b20;  1 drivers
v0x13b193860_0 .net "a", 0 0, L_0x13b1a1da0;  alias, 1 drivers
v0x13b193900_0 .net "b", 0 0, L_0x13b1a1e40;  alias, 1 drivers
v0x13b1939a0_0 .net "ci", 0 0, L_0x1400684d8;  alias, 1 drivers
v0x13b193a40_0 .net "co", 0 0, L_0x13b1a1cf0;  alias, 1 drivers
v0x13b193b50_0 .net "sum", 0 0, L_0x13b1a18d0;  alias, 1 drivers
S_0x13b194a00 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x13b18b250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x13b194bc0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000000>;
P_0x13b194c00 .param/l "N" 0 5 24, +C4<00000000000000000000000000000001>;
v0x13b195990_0 .net "a", 0 0, L_0x13b19f660;  1 drivers
v0x13b195a20_0 .net "b", 0 0, L_0x13b19f700;  1 drivers
v0x13b195ab0_0 .net "ci", 0 0, L_0x13b1a4130;  alias, 1 drivers
v0x13b195b80_0 .net "co", 0 0, L_0x13b19f570;  alias, 1 drivers
v0x13b195c30_0 .net "sum", 0 0, L_0x13b19f0d0;  alias, 1 drivers
S_0x13b194d90 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x13b194a00;
 .timescale -9 -11;
S_0x13b194f50 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x13b194d90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x13b19f020 .functor XOR 1, L_0x13b19f660, L_0x13b19f700, C4<0>, C4<0>;
L_0x13b19f0d0 .functor XOR 1, L_0x13b19f020, L_0x13b1a4130, C4<0>, C4<0>;
L_0x13b19f200 .functor AND 1, L_0x13b19f660, L_0x13b19f700, C4<1>, C4<1>;
L_0x13b19f270 .functor AND 1, L_0x13b19f660, L_0x13b1a4130, C4<1>, C4<1>;
L_0x13b19f360 .functor OR 1, L_0x13b19f200, L_0x13b19f270, C4<0>, C4<0>;
L_0x13b19f480 .functor AND 1, L_0x13b19f700, L_0x13b1a4130, C4<1>, C4<1>;
L_0x13b19f570 .functor OR 1, L_0x13b19f360, L_0x13b19f480, C4<0>, C4<0>;
v0x13b1951c0_0 .net *"_ivl_0", 0 0, L_0x13b19f020;  1 drivers
v0x13b195280_0 .net *"_ivl_10", 0 0, L_0x13b19f480;  1 drivers
v0x13b195330_0 .net *"_ivl_4", 0 0, L_0x13b19f200;  1 drivers
v0x13b1953f0_0 .net *"_ivl_6", 0 0, L_0x13b19f270;  1 drivers
v0x13b1954a0_0 .net *"_ivl_8", 0 0, L_0x13b19f360;  1 drivers
v0x13b195590_0 .net "a", 0 0, L_0x13b19f660;  alias, 1 drivers
v0x13b195630_0 .net "b", 0 0, L_0x13b19f700;  alias, 1 drivers
v0x13b1956d0_0 .net "ci", 0 0, L_0x13b1a4130;  alias, 1 drivers
v0x13b195770_0 .net "co", 0 0, L_0x13b19f570;  alias, 1 drivers
v0x13b195880_0 .net "sum", 0 0, L_0x13b19f0d0;  alias, 1 drivers
    .scope S_0x13b16e790;
T_0 ;
    %wait E_0x13b16cc70;
    %load/vec4 v0x13b1974f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b1973a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b1977d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13b1979c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13b197450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13b1973a0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b1973a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x13b1973a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13b1973a0_0, 0;
T_0.5 ;
T_0.2 ;
    %load/vec4 v0x13b197600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x13b197450_0;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x13b197740_0;
    %assign/vec4 v0x13b1977d0_0, 0;
    %load/vec4 v0x13b197930_0;
    %assign/vec4 v0x13b1979c0_0, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13b171b00;
T_1 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b1983e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b197e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b198330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b197d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b1980c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b197c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b198030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b197da0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b198030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b197da0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b198600_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x13b198600_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b198280_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x13b198280_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v0x13b1983e0_0;
    %add;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x13b198280_0;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %store/vec4 v0x13b197f90_0, 0, 32;
    %load/vec4 v0x13b198280_0;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x13b197ec0_0, 0, 32;
    %load/vec4 v0x13b198490_0;
    %pad/u 32;
    %load/vec4 v0x13b197f90_0;
    %cmp/ne;
    %jmp/1 T_1.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x13b198150_0;
    %pad/u 32;
    %load/vec4 v0x13b197ec0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_1.6;
    %jmp/0xz  T_1.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b197d10_0, 0, 1;
    %vpi_call 2 75 "$display", "Error: At time %0d ns, expected %0d%d, got %0d%d", $time, v0x13b197f90_0, v0x13b197ec0_0, v0x13b198490_0, v0x13b198150_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 79 "$display", "OK: At time %0d ns, counter shows %0d%d", $time, v0x13b198490_0, v0x13b198150_0 {0 0 0};
T_1.5 ;
    %load/vec4 v0x13b1983e0_0;
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x13b1983e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b1980c0_0, 0, 1;
    %load/vec4 v0x13b198280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b198280_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x13b198600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b198600_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 500, 0;
    %load/vec4 v0x13b197d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x13b1980c0_0;
    %inv;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %vpi_call 2 90 "$display", "Test Passed - %m" {0 0 0};
    %jmp T_1.8;
T_1.7 ;
    %vpi_call 2 92 "$display", "Test Failed - %m" {0 0 0};
T_1.8 ;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13b171b00;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0x13b197c80_0;
    %inv;
    %store/vec4 v0x13b197c80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./test_benches/Counter_tb.v";
    "./models/Counter.v";
    "./models/Lim_Inc.v";
    "./models/CSA.v";
    "./models/FA.v";
