/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  reg [16:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  reg [6:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = in_data[17] ? celloutsig_0_8z : celloutsig_0_0z[16];
  assign celloutsig_0_18z = celloutsig_0_5z[2] ? celloutsig_0_3z : celloutsig_0_17z[2];
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_4z[5]);
  assign celloutsig_0_13z = !(celloutsig_0_11z[5] ? celloutsig_0_12z : celloutsig_0_7z);
  assign celloutsig_0_33z = ~celloutsig_0_2z;
  assign celloutsig_0_35z = ~celloutsig_0_19z;
  assign celloutsig_1_19z = ~celloutsig_1_11z[5];
  assign celloutsig_0_9z = ~in_data[67];
  assign celloutsig_0_8z = ~((celloutsig_0_5z[2] | celloutsig_0_6z) & celloutsig_0_1z);
  assign celloutsig_0_6z = celloutsig_0_4z[2] ^ in_data[91];
  assign celloutsig_0_12z = celloutsig_0_1z ^ celloutsig_0_4z[3];
  assign celloutsig_0_16z = celloutsig_0_1z ^ celloutsig_0_11z[7];
  assign celloutsig_0_2z = celloutsig_0_1z ^ celloutsig_0_0z[16];
  assign celloutsig_1_6z = { celloutsig_1_4z[7:6], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } + in_data[167:143];
  assign celloutsig_0_23z = celloutsig_0_22z[14:0] + { celloutsig_0_21z[12:1], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_43z = { celloutsig_0_11z[7:4], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, celloutsig_0_21z[4:0], celloutsig_0_28z };
  assign celloutsig_1_7z = celloutsig_1_3z[3:0] / { 1'h1, celloutsig_1_1z[8:6] };
  assign celloutsig_1_11z = celloutsig_1_4z[7:2] / { 1'h1, celloutsig_1_3z[4:0] };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_4z } / { 1'h1, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_21z = { in_data[26:22], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_14z } / { 1'h1, celloutsig_0_4z[3:1], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_30z = { celloutsig_0_23z[14:11], celloutsig_0_14z, celloutsig_0_3z } / { 1'h1, celloutsig_0_15z[3:0], celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z } >= celloutsig_0_11z;
  assign celloutsig_0_19z = { in_data[29:26], celloutsig_0_13z } >= { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_6z[24:19] > { celloutsig_1_3z[5:1], celloutsig_1_9z };
  assign celloutsig_1_9z = ! { celloutsig_1_1z[4:0], celloutsig_1_7z };
  assign celloutsig_0_28z = ! celloutsig_0_4z[5:1];
  assign celloutsig_1_2z = { in_data[132:129], celloutsig_1_0z, celloutsig_1_0z } || celloutsig_1_1z[6:1];
  assign celloutsig_1_0z = in_data[148] & ~(in_data[179]);
  assign celloutsig_1_5z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_0_1z = in_data[45] & ~(celloutsig_0_0z[11]);
  assign celloutsig_1_4z = { celloutsig_1_3z[1], celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[7:3], celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_42z = { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_33z } * { celloutsig_0_30z[1:0], celloutsig_0_35z, celloutsig_0_28z };
  assign celloutsig_0_3z = in_data[42:30] !== { in_data[93:87], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[29:7] - in_data[55:33];
  assign celloutsig_0_17z = { celloutsig_0_15z[6:2], celloutsig_0_1z, celloutsig_0_8z } - in_data[29:23];
  assign celloutsig_1_3z = celloutsig_1_1z[6:1] ~^ celloutsig_1_1z[7:2];
  assign celloutsig_1_1z = in_data[156:147] ^ { in_data[170:162], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = celloutsig_0_0z[22:16];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = celloutsig_0_4z[5:3];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_15z = celloutsig_0_0z[9:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_20z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_5z[1:0], celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_22z = { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_19z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
