INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:49:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 buffer5/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.660ns period=7.320ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.660ns period=7.320ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.320ns  (clk rise@7.320ns - clk rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 1.897ns (27.236%)  route 5.068ns (72.764%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.803 - 7.320 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2085, unset)         0.508     0.508    buffer5/control/clk
    SLICE_X25Y87         FDRE                                         r  buffer5/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer5/control/fullReg_reg/Q
                         net (fo=60, routed)          0.367     1.091    buffer5/control/fullReg_reg_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I1_O)        0.043     1.134 f  buffer5/control/dataReg[1]_i_1__2/O
                         net (fo=7, routed)           0.218     1.352    buffer5/control/dataReg_reg[1]
    SLICE_X25Y87         LUT6 (Prop_lut6_I1_O)        0.043     1.395 r  buffer5/control/result0_i_6/O
                         net (fo=4, routed)           0.094     1.489    buffer5/control/result0_i_6_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I5_O)        0.043     1.532 r  buffer5/control/result0_i_1/O
                         net (fo=1, routed)           0.267     1.799    cmpi0/Memory_reg[0][0][1]
    SLICE_X24Y86         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.254     2.053 r  cmpi0/result0/CO[2]
                         net (fo=16, routed)          0.256     2.309    buffer5/control/CO[0]
    SLICE_X24Y84         LUT5 (Prop_lut5_I0_O)        0.123     2.432 r  buffer5/control/dataReg[0]_i_2__3/O
                         net (fo=6, routed)           0.189     2.621    control_merge1/tehb/control/dataReg_reg[0]_4
    SLICE_X26Y83         LUT5 (Prop_lut5_I1_O)        0.043     2.664 f  control_merge1/tehb/control/transmitValue_i_3__9/O
                         net (fo=9, routed)           0.273     2.937    control_merge1/tehb/control/transmitValue_i_3__9_n_0
    SLICE_X26Y84         LUT4 (Prop_lut4_I2_O)        0.043     2.980 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=66, routed)          0.548     3.528    control_merge1/tehb/control/transmitValue_reg_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I2_O)        0.043     3.571 f  control_merge1/tehb/control/ltOp_carry__2_i_12/O
                         net (fo=8, routed)           0.490     4.061    control_merge1/tehb/control/dataReg_reg[28]
    SLICE_X26Y80         LUT6 (Prop_lut6_I3_O)        0.043     4.104 r  control_merge1/tehb/control/level4_c1[24]_i_4/O
                         net (fo=67, routed)          0.537     4.641    control_merge1/tehb/control/dataReg_reg[29]
    SLICE_X26Y82         LUT6 (Prop_lut6_I1_O)        0.043     4.684 r  control_merge1/tehb/control/ltOp_carry__1_i_2__0/O
                         net (fo=1, routed)           0.254     4.938    addf0/operator/ltOp_carry__2_0[2]
    SLICE_X25Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.129 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.129    addf0/operator/ltOp_carry__1_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.178 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.178    addf0/operator/ltOp_carry__2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.305 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.311     5.616    control_merge1/tehb/control/CO[0]
    SLICE_X22Y84         LUT2 (Prop_lut2_I0_O)        0.130     5.746 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.916    addf0/operator/p_1_in[0]
    SLICE_X23Y83         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     6.216 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.622     6.838    addf0/operator/RightShifterComponent/O[3]
    SLICE_X25Y85         LUT6 (Prop_lut6_I0_O)        0.120     6.958 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.193     7.151    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X26Y86         LUT4 (Prop_lut4_I0_O)        0.043     7.194 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.279     7.473    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X25Y88         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.320     7.320 r  
                                                      0.000     7.320 r  clk (IN)
                         net (fo=2085, unset)         0.483     7.803    addf0/operator/RightShifterComponent/clk
    SLICE_X25Y88         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.803    
                         clock uncertainty           -0.035     7.767    
    SLICE_X25Y88         FDRE (Setup_fdre_C_R)       -0.295     7.472    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 -0.001    




