

================================================================
== Vivado HLS Report for 'Blowfish_encipher'
================================================================
* Date:           Tue Nov 27 20:17:06 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        blowfish_encipher
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         4|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    288|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|    188|    296|
|Memory           |        4|      -|     31|      9|
|Multiplexer      |        -|      -|      -|     60|
|Register         |        -|      -|    207|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      0|    426|    653|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|      0|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Blowfish_encipher_AXILiteS_s_axi_U  |Blowfish_encipher_AXILiteS_s_axi  |        0|      0|  188|  296|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                               |                                  |        0|      0|  188|  296|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+----+------+-----+------+-------------+
    |P_U    |Blowfish_encipher_P   |        0|  31|   9|    18|   31|     1|          558|
    |S_0_U  |Blowfish_encipherbkb  |        1|   0|   0|   256|   31|     1|         7936|
    |S_1_U  |Blowfish_enciphercud  |        1|   0|   0|   256|   32|     1|         8192|
    |S_2_U  |Blowfish_encipherdEe  |        1|   0|   0|   256|   32|     1|         8192|
    |S_3_U  |Blowfish_enciphereOg  |        1|   0|   0|   256|   32|     1|         8192|
    +-------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                      |        4|  31|   9|  1042|  158|     5|        33070|
    +-------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_185_p2        |     +    |      0|  0|  15|           5|           1|
    |y_2_fu_312_p2        |     +    |      0|  0|  39|          32|          32|
    |y_fu_302_p2          |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_179_p2   |   icmp   |      0|  0|   3|           5|           6|
    |Xl_5_cast_fu_236_p2  |    xor   |      0|  0|  24|          24|          24|
    |Xl_5_fu_230_p2       |    xor   |      0|  0|  32|          32|          32|
    |Xr_5_fu_317_p2       |    xor   |      0|  0|  32|          32|          32|
    |d_fu_242_p2          |    xor   |      0|  0|   8|           8|           8|
    |xl_o                 |    xor   |      0|  0|  32|          32|          31|
    |xr_o                 |    xor   |      0|  0|  32|          32|          27|
    |y_1_fu_308_p2        |    xor   |      0|  0|  32|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 288|         266|         257|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |Xl_1_reg_148  |   9|          2|   32|         64|
    |ap_NS_fsm     |  33|          6|    1|          6|
    |i_reg_168     |   9|          2|    5|         10|
    |temp_reg_158  |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  60|         12|   70|        144|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |S_2_load_reg_376  |  32|   0|   32|          0|
    |S_3_load_reg_381  |  32|   0|   32|          0|
    |Xl_1_reg_148      |  32|   0|   32|          0|
    |Xl_5_reg_346      |  32|   0|   32|          0|
    |ap_CS_fsm         |   5|   0|    5|          0|
    |i_1_reg_336       |   5|   0|    5|          0|
    |i_reg_168         |   5|   0|    5|          0|
    |temp_reg_158      |  32|   0|   32|          0|
    |y_reg_371         |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 207|   0|  207|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS     |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | Blowfish_encipher | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | Blowfish_encipher | return value |
|interrupt               | out |    1| ap_ctrl_hs | Blowfish_encipher | return value |
+------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.77ns
ST_1: StgValue_6 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %xl) nounwind, !map !13

ST_1: StgValue_7 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %xr) nounwind, !map !19

ST_1: StgValue_8 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @Blowfish_encipher_st) nounwind

ST_1: StgValue_9 (11)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:41
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %xr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_10 (12)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:41
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %xl, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_11 (13)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:41
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: Xl (14)  [1/1] 1.00ns  loc: blowfish_encipher_ap_cntrl.c:47
:6  %Xl = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %xl) nounwind

ST_1: Xr (15)  [1/1] 1.00ns  loc: blowfish_encipher_ap_cntrl.c:48
:7  %Xr = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %xr) nounwind

ST_1: StgValue_14 (16)  [1/1] 1.77ns  loc: blowfish_encipher_ap_cntrl.c:50
:8  br label %1


 <State 2>: 3.31ns
ST_2: Xl_1 (18)  [1/1] 0.00ns
:0  %Xl_1 = phi i32 [ %Xr, %0 ], [ %Xl_5, %2 ]

ST_2: temp (19)  [1/1] 0.00ns
:1  %temp = phi i32 [ %Xl, %0 ], [ %Xr_5, %2 ]

ST_2: i (20)  [1/1] 0.00ns
:2  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (21)  [1/1] 3.31ns  loc: blowfish_encipher_ap_cntrl.c:50
:3  %exitcond = icmp eq i5 %i, -16

ST_2: empty (22)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: i_1 (23)  [1/1] 2.66ns  loc: blowfish_encipher_ap_cntrl.c:50
:5  %i_1 = add i5 %i, 1

ST_2: StgValue_21 (24)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:50
:6  br i1 %exitcond, label %3, label %2

ST_2: tmp (26)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:51
:0  %tmp = zext i5 %i to i32

ST_2: P_addr (27)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:51
:1  %P_addr = getelementptr [18 x i31]* @P, i32 0, i32 %tmp

ST_2: P_load (28)  [2/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:51
:2  %P_load = load i31* %P_addr, align 4

ST_2: Xr_2 (59)  [1/1] 2.07ns  loc: blowfish_encipher_ap_cntrl.c:63
:0  %Xr_2 = xor i32 %temp, 74911489

ST_2: Xl_2 (60)  [1/1] 2.07ns  loc: blowfish_encipher_ap_cntrl.c:64
:1  %Xl_2 = xor i32 %Xl_1, 1953788534

ST_2: StgValue_27 (61)  [1/1] 1.00ns  loc: blowfish_encipher_ap_cntrl.c:66
:2  call void @_ssdm_op_Write.s_axilite.i32P(i32* %xl, i32 %Xl_2) nounwind

ST_2: StgValue_28 (62)  [1/1] 1.00ns  loc: blowfish_encipher_ap_cntrl.c:67
:3  call void @_ssdm_op_Write.s_axilite.i32P(i32* %xr, i32 %Xr_2) nounwind

ST_2: StgValue_29 (63)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:68
:4  ret void


 <State 3>: 8.58ns
ST_3: P_load (28)  [1/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:51
:2  %P_load = load i31* %P_addr, align 4

ST_3: P_load_cast (29)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:51
:3  %P_load_cast = zext i31 %P_load to i32

ST_3: tmp_1 (30)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:24->blowfish_encipher_ap_cntrl.c:52
:4  %tmp_1 = trunc i31 %P_load to i8

ST_3: tmp_2 (31)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:24->blowfish_encipher_ap_cntrl.c:52
:5  %tmp_2 = trunc i32 %temp to i8

ST_3: tmp_3 (32)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:51
:6  %tmp_3 = trunc i31 %P_load to i24

ST_3: tmp_4 (33)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:47
:7  %tmp_4 = trunc i32 %temp to i24

ST_3: Xl_5 (34)  [1/1] 2.07ns  loc: blowfish_encipher_ap_cntrl.c:51
:8  %Xl_5 = xor i32 %P_load_cast, %temp

ST_3: Xl_5_cast (35)  [1/1] 2.07ns  loc: blowfish_encipher_ap_cntrl.c:51
:9  %Xl_5_cast = xor i24 %tmp_3, %tmp_4

ST_3: d (36)  [1/1] 2.07ns  loc: blowfish_encipher_ap_cntrl.c:24->blowfish_encipher_ap_cntrl.c:52
:10  %d = xor i8 %tmp_1, %tmp_2

ST_3: c (37)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:26->blowfish_encipher_ap_cntrl.c:52
:11  %c = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %Xl_5_cast, i32 8, i32 15)

ST_3: b (38)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:28->blowfish_encipher_ap_cntrl.c:52
:12  %b = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Xl_5, i32 16, i32 23)

ST_3: tmp_5 (39)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:30->blowfish_encipher_ap_cntrl.c:52
:13  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Xl_5, i32 24, i32 31)

ST_3: tmp_3_i (40)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:14  %tmp_3_i = zext i8 %tmp_5 to i32

ST_3: S_0_addr (41)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:15  %S_0_addr = getelementptr [256 x i31]* @S_0, i32 0, i32 %tmp_3_i

ST_3: S_0_load (42)  [2/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:16  %S_0_load = load i31* %S_0_addr, align 4

ST_3: tmp_4_i (44)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:18  %tmp_4_i = zext i8 %b to i32

ST_3: S_1_addr (45)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:19  %S_1_addr = getelementptr [256 x i32]* @S_1, i32 0, i32 %tmp_4_i

ST_3: S_1_load (46)  [2/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:20  %S_1_load = load i32* %S_1_addr, align 4

ST_3: tmp_5_i (48)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:33->blowfish_encipher_ap_cntrl.c:52
:22  %tmp_5_i = zext i8 %c to i32

ST_3: S_2_addr (49)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:33->blowfish_encipher_ap_cntrl.c:52
:23  %S_2_addr = getelementptr [256 x i32]* @S_2, i32 0, i32 %tmp_5_i

ST_3: S_2_load (50)  [2/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:33->blowfish_encipher_ap_cntrl.c:52
:24  %S_2_load = load i32* %S_2_addr, align 4

ST_3: tmp_6_i (52)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:34->blowfish_encipher_ap_cntrl.c:52
:26  %tmp_6_i = zext i8 %d to i32

ST_3: S_3_addr (53)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:34->blowfish_encipher_ap_cntrl.c:52
:27  %S_3_addr = getelementptr [256 x i32]* @S_3, i32 0, i32 %tmp_6_i

ST_3: S_3_load (54)  [2/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:34->blowfish_encipher_ap_cntrl.c:52
:28  %S_3_load = load i32* %S_3_addr, align 4


 <State 4>: 6.69ns
ST_4: S_0_load (42)  [1/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:16  %S_0_load = load i31* %S_0_addr, align 4

ST_4: S_0_load_cast (43)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:17  %S_0_load_cast = zext i31 %S_0_load to i32

ST_4: S_1_load (46)  [1/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:20  %S_1_load = load i32* %S_1_addr, align 4

ST_4: y (47)  [1/1] 3.44ns  loc: blowfish_encipher_ap_cntrl.c:32->blowfish_encipher_ap_cntrl.c:52
:21  %y = add i32 %S_0_load_cast, %S_1_load

ST_4: S_2_load (50)  [1/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:33->blowfish_encipher_ap_cntrl.c:52
:24  %S_2_load = load i32* %S_2_addr, align 4

ST_4: S_3_load (54)  [1/2] 3.25ns  loc: blowfish_encipher_ap_cntrl.c:34->blowfish_encipher_ap_cntrl.c:52
:28  %S_3_load = load i32* %S_3_addr, align 4


 <State 5>: 5.51ns
ST_5: y_1 (51)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:33->blowfish_encipher_ap_cntrl.c:52 (grouped into LUT with out node y_2)
:25  %y_1 = xor i32 %S_2_load, %y

ST_5: y_2 (55)  [1/1] 3.44ns  loc: blowfish_encipher_ap_cntrl.c:34->blowfish_encipher_ap_cntrl.c:52 (out node of the LUT)
:29  %y_2 = add i32 %S_3_load, %y_1

ST_5: Xr_5 (56)  [1/1] 2.07ns  loc: blowfish_encipher_ap_cntrl.c:52
:30  %Xr_5 = xor i32 %y_2, %Xl_1

ST_5: StgValue_63 (57)  [1/1] 0.00ns  loc: blowfish_encipher_ap_cntrl.c:50
:31  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ P]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6    (specbitsmap      ) [ 000000]
StgValue_7    (specbitsmap      ) [ 000000]
StgValue_8    (spectopmodule    ) [ 000000]
StgValue_9    (specinterface    ) [ 000000]
StgValue_10   (specinterface    ) [ 000000]
StgValue_11   (specinterface    ) [ 000000]
Xl            (read             ) [ 011111]
Xr            (read             ) [ 011111]
StgValue_14   (br               ) [ 011111]
Xl_1          (phi              ) [ 001111]
temp          (phi              ) [ 001100]
i             (phi              ) [ 001000]
exitcond      (icmp             ) [ 001111]
empty         (speclooptripcount) [ 000000]
i_1           (add              ) [ 011111]
StgValue_21   (br               ) [ 000000]
tmp           (zext             ) [ 000000]
P_addr        (getelementptr    ) [ 000100]
Xr_2          (xor              ) [ 000000]
Xl_2          (xor              ) [ 000000]
StgValue_27   (write            ) [ 000000]
StgValue_28   (write            ) [ 000000]
StgValue_29   (ret              ) [ 000000]
P_load        (load             ) [ 000000]
P_load_cast   (zext             ) [ 000000]
tmp_1         (trunc            ) [ 000000]
tmp_2         (trunc            ) [ 000000]
tmp_3         (trunc            ) [ 000000]
tmp_4         (trunc            ) [ 000000]
Xl_5          (xor              ) [ 011011]
Xl_5_cast     (xor              ) [ 000000]
d             (xor              ) [ 000000]
c             (partselect       ) [ 000000]
b             (partselect       ) [ 000000]
tmp_5         (partselect       ) [ 000000]
tmp_3_i       (zext             ) [ 000000]
S_0_addr      (getelementptr    ) [ 000010]
tmp_4_i       (zext             ) [ 000000]
S_1_addr      (getelementptr    ) [ 000010]
tmp_5_i       (zext             ) [ 000000]
S_2_addr      (getelementptr    ) [ 000010]
tmp_6_i       (zext             ) [ 000000]
S_3_addr      (getelementptr    ) [ 000010]
S_0_load      (load             ) [ 000000]
S_0_load_cast (zext             ) [ 000000]
S_1_load      (load             ) [ 000000]
y             (add              ) [ 000001]
S_2_load      (load             ) [ 000001]
S_3_load      (load             ) [ 000001]
y_1           (xor              ) [ 000000]
y_2           (add              ) [ 000000]
Xr_5          (xor              ) [ 011111]
StgValue_63   (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xl">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xl"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="S_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="S_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="S_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Blowfish_encipher_st"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="Xl_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Xl/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="Xr_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Xr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_27_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="StgValue_28_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="P_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="S_0_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_0_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="110" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_0_load/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="S_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_1_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_1_load/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="S_2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_2_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_2_load/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="S_3_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_3_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_3_load/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="Xl_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="3"/>
<pin id="150" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="Xl_1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="Xl_1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="32" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Xl_1/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="temp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="temp_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Xr_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Xr_2/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="Xl_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Xl_2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="P_load_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="P_load_cast/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="Xl_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Xl_5/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="Xl_5_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="0"/>
<pin id="239" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Xl_5_cast/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="d_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="0" index="3" bw="5" slack="0"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="b_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_3_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_4_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_5_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_6_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="S_0_load_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="S_0_load_cast/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="y_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="y_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_1/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="y_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="Xr_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="3"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Xr_5/5 "/>
</bind>
</comp>

<comp id="323" class="1005" name="Xl_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Xl "/>
</bind>
</comp>

<comp id="328" class="1005" name="Xr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Xr "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="P_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="1"/>
<pin id="343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="Xl_5_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Xl_5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="S_0_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_0_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="S_1_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_1_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="S_2_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_2_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="S_3_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_3_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="y_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="376" class="1005" name="S_2_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S_2_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="S_3_load_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S_3_load "/>
</bind>
</comp>

<comp id="386" class="1005" name="Xr_5_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Xr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="172" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="172" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="172" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="200"><net_src comp="161" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="81" pin=2"/></net>

<net id="207"><net_src comp="151" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="213"><net_src comp="95" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="95" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="158" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="95" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="158" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="210" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="158" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="222" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="226" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="214" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="218" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="230" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="230" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="281"><net_src comp="268" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="286"><net_src comp="258" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="291"><net_src comp="248" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="296"><net_src comp="242" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="301"><net_src comp="107" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="119" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="148" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="62" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="331"><net_src comp="68" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="339"><net_src comp="185" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="344"><net_src comp="88" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="349"><net_src comp="230" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="354"><net_src comp="100" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="359"><net_src comp="112" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="364"><net_src comp="124" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="369"><net_src comp="136" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="374"><net_src comp="302" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="379"><net_src comp="131" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="384"><net_src comp="143" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="389"><net_src comp="317" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xl | {2 }
	Port: xr | {2 }
 - Input state : 
	Port: Blowfish_encipher : xl | {1 }
	Port: Blowfish_encipher : xr | {1 }
	Port: Blowfish_encipher : P | {2 3 }
	Port: Blowfish_encipher : S_0 | {3 4 }
	Port: Blowfish_encipher : S_1 | {3 4 }
	Port: Blowfish_encipher : S_2 | {3 4 }
	Port: Blowfish_encipher : S_3 | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_21 : 2
		tmp : 1
		P_addr : 2
		P_load : 3
		Xr_2 : 1
		Xl_2 : 1
		StgValue_27 : 1
		StgValue_28 : 1
	State 3
		P_load_cast : 1
		tmp_1 : 1
		tmp_3 : 1
		Xl_5 : 2
		Xl_5_cast : 2
		d : 2
		c : 2
		b : 2
		tmp_5 : 2
		tmp_3_i : 3
		S_0_addr : 4
		S_0_load : 5
		tmp_4_i : 3
		S_1_addr : 4
		S_1_load : 5
		tmp_5_i : 3
		S_2_addr : 4
		S_2_load : 5
		tmp_6_i : 2
		S_3_addr : 3
		S_3_load : 4
	State 4
		S_0_load_cast : 1
		y : 2
	State 5
		Xr_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       Xr_2_fu_196       |    0    |    32   |
|          |       Xl_2_fu_203       |    0    |    32   |
|          |       Xl_5_fu_230       |    0    |    32   |
|    xor   |     Xl_5_cast_fu_236    |    0    |    24   |
|          |         d_fu_242        |    0    |    8    |
|          |        y_1_fu_308       |    0    |    32   |
|          |       Xr_5_fu_317       |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |        i_1_fu_185       |    0    |    15   |
|    add   |         y_fu_302        |    0    |    39   |
|          |        y_2_fu_312       |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |     exitcond_fu_179     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |      Xl_read_fu_62      |    0    |    0    |
|          |      Xr_read_fu_68      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_27_write_fu_74 |    0    |    0    |
|          | StgValue_28_write_fu_81 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_191       |    0    |    0    |
|          |    P_load_cast_fu_210   |    0    |    0    |
|          |      tmp_3_i_fu_278     |    0    |    0    |
|   zext   |      tmp_4_i_fu_283     |    0    |    0    |
|          |      tmp_5_i_fu_288     |    0    |    0    |
|          |      tmp_6_i_fu_293     |    0    |    0    |
|          |   S_0_load_cast_fu_298  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_214      |    0    |    0    |
|   trunc  |       tmp_2_fu_218      |    0    |    0    |
|          |       tmp_3_fu_222      |    0    |    0    |
|          |       tmp_4_fu_226      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |         c_fu_248        |    0    |    0    |
|partselect|         b_fu_258        |    0    |    0    |
|          |       tmp_5_fu_268      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   287   |
|----------|-------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  P |    0   |   31   |    9   |
| S_0|    1   |    0   |    0   |
| S_1|    1   |    0   |    0   |
| S_2|    1   |    0   |    0   |
| S_3|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    4   |   31   |    9   |
+----+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| P_addr_reg_341 |    5   |
|S_0_addr_reg_351|    8   |
|S_1_addr_reg_356|    8   |
|S_2_addr_reg_361|    8   |
|S_2_load_reg_376|   32   |
|S_3_addr_reg_366|    8   |
|S_3_load_reg_381|   32   |
|  Xl_1_reg_148  |   32   |
|  Xl_5_reg_346  |   32   |
|   Xl_reg_323   |   32   |
|  Xr_5_reg_386  |   32   |
|   Xr_reg_328   |   32   |
|   i_1_reg_336  |    5   |
|    i_reg_168   |    5   |
|  temp_reg_158  |   32   |
|    y_reg_371   |   32   |
+----------------+--------+
|      Total     |   335  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   287  |
|   Memory  |    4   |    -   |   31   |    9   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    8   |   366  |   341  |
+-----------+--------+--------+--------+--------+
