1. SISO :
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.ALL;

entity siso is
    Port ( in1 : in STD_LOGIC;
           clk : in STD_LOGIC;
           slow_clk : inout STD_LOGIC;
           out1 : out STD_LOGIC);
end siso;

architecture Behavioral of siso is
signal q : std_logic_vector(3 downto 0);
signal counter : std_logic_vector(1 downto 0):=(others =>'0');
begin
process(slow_clk,in1)
begin
    if(slow_clk'event and slow_clk='1')then
    q(3 downto 1) <= q(2 downto 0);
    q(0)<= in1;
    out1 <= q(3);
    end if;
end process;
process(clk)
begin
if (clk'event and clk='1')then
 counter <=counter+'1';
 end if;
 end process;
slow_clk <= counter(1);
end Behavioral; 

Testbench of SISO :
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.ALL;

entity siso is
    Port ( in1 : in STD_LOGIC;
           clk : in STD_LOGIC;
           slow_clk : inout STD_LOGIC;
           out1 : out STD_LOGIC);
end siso;

architecture Behavioral of siso is
signal q:std_logic_vector(3 downto 0);
signal counter: std_logic_vector(1 downto 0):=(others =>'0');
begin
process(slow_clk,in1)
begin
    if(slow_clk'event and slow_clk='1')then
    q(3 downto 1) <= q(2 downto 0);
    q(0)<= in1;
    out1 <= q(3);
    end if;
end process;
process(clk)
begin
if (clk'event and clk='1')then
 counter <=counter+'1';
 end if;
 end process;
slow_clk <= counter(1);
end Behavioral;




