<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(0) <= ((NOT Hex(1) AND Hex(2) AND NOT Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(1) AND NOT Hex(2) AND Hex(0)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(1) <= ((Hex(1) AND Hex(2) AND NOT Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(1) AND Hex(2) AND Hex(0)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(2) <= (Hex(1) AND NOT Hex(2) AND NOT Hex(0));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(3) <= ((Hex(1) AND Hex(2) AND Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(1) AND Hex(2) AND NOT Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(1) AND NOT Hex(2) AND Hex(0)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(4) <= ((Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(1) AND Hex(2)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(5) <= ((Hex(1) AND NOT Hex(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(2) AND Hex(0)));
</td></tr><tr><td>
</td></tr><tr><td>
D7S_S(6) <= ((NOT Hex(1) AND NOT Hex(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Hex(1) AND Hex(2) AND Hex(0)));
</td></tr><tr><td>
FTCPE_Hex0: FTCPE port map (Hex(0),Hex_T(0),CLK,Hex_CLR(0),'0',Hex_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_T(0) <= ((Hex(1) AND Hex(2) AND Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(1) AND NOT Hex(2) AND NOT Hex(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_CLR(0) <= (NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_CE(0) <= (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXN_9(2) AND XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
</td></tr><tr><td>
FDCPE_Hex1: FDCPE port map (Hex(1),Hex_D(1),CLK,Hex_CLR(1),'0',Hex_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_D(1) <= ((Hex(1) AND Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Hex(1) AND Hex(2)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_CLR(1) <= (NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_CE(1) <= (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXN_9(2) AND XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
</td></tr><tr><td>
FDCPE_Hex2: FDCPE port map (Hex(2),Hex_D(2),CLK,Hex_CLR(2),'0',Hex_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_D(2) <= ((NOT Hex(1) AND NOT Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Hex(2) AND NOT Hex(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Hex(1) AND NOT Hex(2) AND Hex(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_CLR(2) <= (NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Hex_CE(2) <= (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXN_9(2) AND XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
</td></tr><tr><td>
FDCPE_XLXI_2/Busy: FDCPE port map (XLXI_2/Busy,XLXI_2/Busy_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/Busy_D <= ((CLK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_2/Busy AND RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_2/sReg(0) AND NOT XLXI_2/Cnt(0) AND NOT XLXI_2/Cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(0) AND XLXN_9(1) AND XLXN_9(2) AND XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND XLXN_9(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/sReg(0) AND XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(3)));
</td></tr><tr><td>
FDCPE_XLXI_2/Cnt0: FDCPE port map (XLXI_2/Cnt(0),XLXI_2/Cnt_D(0),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/Cnt_D(0) <= (NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(0));
</td></tr><tr><td>
FDCPE_XLXI_2/Cnt1: FDCPE port map (XLXI_2/Cnt(1),XLXI_2/Cnt_D(1),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/Cnt_D(1) <= ((NOT CLK AND XLXI_2/Busy AND XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1)));
</td></tr><tr><td>
FDCPE_XLXI_2/Cnt2: FDCPE port map (XLXI_2/Cnt(2),XLXI_2/Cnt_D(2),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/Cnt_D(2) <= ((NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND XLXI_2/Busy AND XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND NOT XLXI_2/Cnt(2)));
</td></tr><tr><td>
FTCPE_XLXI_2/Cnt3: FTCPE port map (XLXI_2/Cnt(3),XLXI_2/Cnt_T(3),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/Cnt_T(3) <= ((CLK AND XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_2/Busy AND XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND XLXI_2/Busy AND XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2)));
</td></tr><tr><td>
FTCPE_XLXI_2/sReg0: FTCPE port map (XLXI_2/sReg(0),XLXI_2/sReg_T(0),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/sReg_T(0) <= ((CLK AND XLXI_2/sReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXI_2/sReg(0) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND XLXN_9(0) AND NOT XLXI_2/sReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND NOT XLXN_9(0) AND XLXI_2/sReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXN_9(0) AND XLXI_2/sReg(0) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FDCPE_XLXN_10: FDCPE port map (XLXN_10,XLXN_10_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_10_D <= (NOT XLXI_2/sReg(0) AND XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3));
</td></tr><tr><td>
FTCPE_XLXN_90: FTCPE port map (XLXN_9(0),XLXN_9_T(0),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(0) <= ((CLK AND XLXN_9(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(0) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(0) AND NOT XLXN_9(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FTCPE_XLXN_91: FTCPE port map (XLXN_9(1),XLXN_9_T(1),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(1) <= ((CLK AND XLXN_9(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(1) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(1) AND XLXN_9(2) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(1) AND NOT XLXN_9(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FTCPE_XLXN_92: FTCPE port map (XLXN_9(2),XLXN_9_T(2),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(2) <= ((CLK AND XLXN_9(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(2) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(2) AND XLXN_9(3) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(2) AND NOT XLXN_9(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(2) AND NOT XLXN_9(3) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FTCPE_XLXN_93: FTCPE port map (XLXN_9(3),XLXN_9_T(3),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(3) <= ((CLK AND XLXN_9(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(3) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(3) AND XLXN_9(4) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(3) AND NOT XLXN_9(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(3) AND NOT XLXN_9(4) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FTCPE_XLXN_94: FTCPE port map (XLXN_9(4),XLXN_9_T(4),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(4) <= ((CLK AND XLXN_9(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(4) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(4) AND XLXN_9(5) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(4) AND NOT XLXN_9(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(4) AND NOT XLXN_9(5) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FTCPE_XLXN_95: FTCPE port map (XLXN_9(5),XLXN_9_T(5),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(5) <= ((CLK AND XLXN_9(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(5) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(5) AND XLXN_9(6) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(5) AND NOT XLXN_9(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(5) AND NOT XLXN_9(6) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FTCPE_XLXN_96: FTCPE port map (XLXN_9(6),XLXN_9_T(6),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(6) <= ((CLK AND XLXN_9(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(6) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(6) AND XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(6) AND NOT XLXN_9(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_9(6) AND NOT XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));
</td></tr><tr><td>
FTCPE_XLXN_97: FTCPE port map (XLXN_9(7),XLXN_9_T(7),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_9_T(7) <= ((CLK AND XLXN_9(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(7) AND NOT RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLK AND NOT XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/Busy AND XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND NOT RS_RX));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
