{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478927159731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478927159731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 22:05:59 2016 " "Processing started: Fri Nov 11 22:05:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478927159731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478927159731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ServoController -c ServoController --generate_symbol=C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off ServoController -c ServoController --generate_symbol=C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478927159731 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 clockdivider.v(14) " "Verilog HDL Expression warning at clockdivider.v(14): truncated literal to match 8 bits" {  } { { "clockdivider.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockdivider.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1478927159937 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockdivider.v(11) " "Verilog HDL information at clockdivider.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "clockdivider.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockdivider.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1478927159937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478927159937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 22:05:59 2016 " "Processing ended: Fri Nov 11 22:05:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478927159937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478927159937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478927159937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478927159937 ""}
