/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [6:0] _08_;
  reg [6:0] _09_;
  wire [6:0] _10_;
  wire [8:0] _11_;
  reg [5:0] _12_;
  wire [5:0] _13_;
  wire [8:0] _14_;
  wire [10:0] _15_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [19:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_60z;
  wire [9:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire [7:0] celloutsig_0_65z;
  wire [27:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_11z[7] & celloutsig_1_6z);
  assign celloutsig_0_21z = ~(celloutsig_0_17z & celloutsig_0_18z);
  assign celloutsig_0_29z = ~(_00_ & celloutsig_0_20z);
  assign celloutsig_0_57z = celloutsig_0_44z | ~(celloutsig_0_55z);
  assign celloutsig_1_8z = celloutsig_1_4z | ~(celloutsig_1_1z);
  assign celloutsig_0_31z = celloutsig_0_30z | celloutsig_0_14z[0];
  assign celloutsig_1_1z = celloutsig_1_0z[9] | celloutsig_1_0z[5];
  assign celloutsig_0_15z = _01_ | celloutsig_0_13z;
  assign celloutsig_0_34z = ~(_03_ ^ _04_);
  assign celloutsig_0_48z = ~(celloutsig_0_37z ^ celloutsig_0_28z[4]);
  assign celloutsig_0_51z = ~(celloutsig_0_46z ^ celloutsig_0_35z[1]);
  assign celloutsig_0_7z = ~(_05_ ^ celloutsig_0_4z[2]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z ^ celloutsig_1_8z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z ^ celloutsig_1_0z[1]);
  assign celloutsig_0_10z = ~(_06_ ^ _07_);
  assign celloutsig_0_18z = ~(celloutsig_0_1z[2] ^ in_data[88]);
  assign celloutsig_0_17z = ~(celloutsig_0_0z ^ in_data[15]);
  assign celloutsig_0_30z = ~(_02_ ^ celloutsig_0_11z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 7'h00;
    else _09_ <= { _08_[6:5], _06_, _08_[3:0] };
  reg [6:0] _35_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _35_ <= 7'h00;
    else _35_ <= celloutsig_0_2z[7:1];
  assign { _10_[6:4], _07_, _10_[2:0] } = _35_;
  reg [8:0] _36_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _36_ <= 9'h000;
    else _36_ <= { celloutsig_0_2z[13:12], celloutsig_0_4z };
  assign { _08_[6:5], _06_, _08_[3:0], _05_, _11_[0] } = _36_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 6'h00;
    else _12_ <= in_data[106:101];
  reg [5:0] _38_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 6'h00;
    else _38_ <= { celloutsig_0_4z[6:2], celloutsig_0_7z };
  assign { _03_, _13_[4], _00_, _13_[2:1], _01_ } = _38_;
  reg [8:0] _39_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 9'h000;
    else _39_ <= celloutsig_0_2z[9:1];
  assign { _14_[8:3], _02_, _14_[1:0] } = _39_;
  reg [10:0] _40_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _40_ <= 11'h000;
    else _40_ <= { _06_, _08_[3:0], celloutsig_0_19z };
  assign { _15_[10:3], _04_, _15_[1:0] } = _40_;
  assign celloutsig_0_35z = celloutsig_0_28z / { 1'h1, in_data[60:56] };
  assign celloutsig_0_4z = { in_data[86:81], celloutsig_0_0z } / { 1'h1, in_data[52:50], celloutsig_0_1z };
  assign celloutsig_1_11z = { in_data[173:163], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z } / { 1'h1, celloutsig_1_3z[4:1], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_16z = { _06_, _08_[3:1], celloutsig_0_15z } / { 1'h1, _13_[4], _00_, _13_[2:1] };
  assign celloutsig_0_28z = { _14_[4:3], _02_, _14_[1:0], celloutsig_0_17z } / { 1'h1, celloutsig_0_14z[1:0], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_0_41z = { celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_22z } === { _10_[6:4], _07_, _10_[2:0], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_52z = { celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_44z, celloutsig_0_51z, celloutsig_0_21z, celloutsig_0_37z, celloutsig_0_23z } === { celloutsig_0_2z[7:2], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_38z, celloutsig_0_26z };
  assign celloutsig_0_60z = { celloutsig_0_1z[2:1], _09_, _15_[10:3], _04_, _15_[1:0], celloutsig_0_18z, celloutsig_0_13z } === { _10_[5:4], _07_, _10_[2:1], celloutsig_0_58z, celloutsig_0_2z[13:1], 1'h0, celloutsig_0_58z, celloutsig_0_7z };
  assign celloutsig_0_64z = { celloutsig_0_16z[2:1], celloutsig_0_20z, celloutsig_0_50z, celloutsig_0_61z } === { in_data[89:85], celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_58z, celloutsig_0_48z, celloutsig_0_13z, celloutsig_0_62z, celloutsig_0_17z, celloutsig_0_52z, celloutsig_0_62z };
  assign celloutsig_0_23z = celloutsig_0_4z[2:0] === { _10_[0], celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_25z = { _03_, _13_[4], celloutsig_0_10z, celloutsig_0_14z } === _14_[8:3];
  assign celloutsig_0_27z = { _13_[1], celloutsig_0_14z, _03_, _13_[4], _00_, _13_[2:1], _01_, celloutsig_0_19z } === { _14_[8:3], _02_, _14_[1:0], celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_36z = { _06_, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_20z } <= { in_data[21:17], _10_[6:4], _07_, _10_[2:0] };
  assign celloutsig_0_53z = { celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_41z, celloutsig_0_45z, _03_, _13_[4], _00_, _13_[2:1], _01_, celloutsig_0_4z } <= { celloutsig_0_11z, celloutsig_0_14z, _15_[10:3], _04_, _15_[1:0], celloutsig_0_46z, celloutsig_0_20z };
  assign celloutsig_0_58z = { celloutsig_0_35z[3:0], celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_50z, celloutsig_0_45z, celloutsig_0_54z } <= celloutsig_0_40z[13:0];
  assign celloutsig_0_62z = in_data[25:11] <= { celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_57z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_36z };
  assign celloutsig_0_13z = { _08_[2:0], celloutsig_0_2z[13:1], 1'h0, celloutsig_0_4z } <= { celloutsig_0_7z, _10_[6:4], _07_, _10_[2:0], celloutsig_0_4z, _14_[8:3], _02_, _14_[1:0] };
  assign celloutsig_0_61z = { celloutsig_0_60z, celloutsig_0_35z, celloutsig_0_50z, celloutsig_0_52z, celloutsig_0_53z } % { 1'h1, _15_[6:3], _04_, _15_[1:0], celloutsig_0_57z, celloutsig_0_52z };
  assign celloutsig_0_33z = { celloutsig_0_32z[5:4], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_32z } !== { in_data[76:61], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_37z = { celloutsig_0_4z[4], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_36z } !== celloutsig_0_35z[4:1];
  assign celloutsig_0_46z = { celloutsig_0_40z[0], celloutsig_0_35z } !== { celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_73z = { _15_[5:3], _04_, _15_[1] } !== { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_58z };
  assign celloutsig_1_4z = celloutsig_1_3z !== celloutsig_1_0z[8:2];
  assign celloutsig_1_6z = celloutsig_1_0z[7:1] !== in_data[161:155];
  assign celloutsig_0_11z = celloutsig_0_4z[4:1] !== celloutsig_0_4z[5:2];
  assign celloutsig_0_26z = _08_[3:0] !== celloutsig_0_2z[9:6];
  assign celloutsig_0_20z = | { celloutsig_0_19z, _01_ };
  assign celloutsig_0_0z = ~^ in_data[55:41];
  assign celloutsig_0_50z = ~^ { in_data[53:38], celloutsig_0_4z };
  assign celloutsig_0_55z = ~^ celloutsig_0_16z;
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = ~^ { _12_[4:2], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_65z = { celloutsig_0_35z[5:1], celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_15z } >> { celloutsig_0_40z[14:13], celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_62z, celloutsig_0_46z };
  assign celloutsig_1_0z = in_data[168:159] >> in_data[159:150];
  assign celloutsig_1_3z = in_data[122:116] >> { in_data[127], _12_ };
  assign celloutsig_0_8z = { _10_[5:4], _07_, _10_[2:0] } >> celloutsig_0_4z[6:1];
  assign celloutsig_0_1z = in_data[76:74] >> in_data[31:29];
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_17z } >> in_data[13:8];
  assign celloutsig_0_22z = { celloutsig_0_14z[1], celloutsig_0_21z, celloutsig_0_7z } >> { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_32z = { _14_[6:3], _02_, _14_[1] } ^ { celloutsig_0_4z[6:3], celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_0_38z = celloutsig_0_4z[4:0] ^ { _13_[4], _00_, _13_[2:1], _01_ };
  assign celloutsig_0_40z = { in_data[71:59], _10_[6:4], _07_, _10_[2:0] } ^ { in_data[77], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_25z };
  assign celloutsig_0_72z = { _14_[7:5], celloutsig_0_64z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_65z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_33z } ^ { celloutsig_0_40z[17:11], celloutsig_0_44z, celloutsig_0_36z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_55z, celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_1_5z = { celloutsig_1_0z[4:3], celloutsig_1_4z } ^ in_data[102:100];
  assign celloutsig_1_19z = celloutsig_1_0z[5:1] ^ { _12_[2:1], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_14z = { _14_[3], _02_, _14_[1] } ^ celloutsig_0_8z[2:0];
  assign celloutsig_0_44z = ~((celloutsig_0_1z[1] & celloutsig_0_16z[2]) | celloutsig_0_38z[1]);
  assign celloutsig_0_45z = ~((celloutsig_0_31z & celloutsig_0_36z) | celloutsig_0_29z);
  assign celloutsig_0_54z = ~((celloutsig_0_15z & celloutsig_0_40z[19]) | celloutsig_0_30z);
  assign celloutsig_0_2z[13:1] = in_data[54:42] ^ in_data[16:4];
  assign _08_[4] = _06_;
  assign _10_[3] = _07_;
  assign _11_[8:1] = { _08_[6:5], _06_, _08_[3:0], _05_ };
  assign { _13_[5], _13_[3], _13_[0] } = { _03_, _00_, _01_ };
  assign _14_[2] = _02_;
  assign _15_[2] = _04_;
  assign celloutsig_0_2z[0] = 1'h0;
  assign { out_data[128], out_data[100:96], out_data[59:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
