{"bio": "Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation project in EECS @UCBerkeley. RISC-V Clusters in the Cloud. Tweets by @karandikarsagar", "born": "", "followers": "809 Followers", "following": "258 Following", "handle": "@firesimproject", "joined": "Joined August 2017", "location": "Berkeley, CA", "name": "FireSim", "photo": "https://pbs.twimg.com/profile_images/905516771108519936/a4hAsIIR_400x400.jpg", "site": "fires.im", "tweets": ["FireSim 1.10 (with Multiclock!) and Chipyard 1.3 have been released. Check them out!\nhttps://github.com/firesim/firesim/releases/tag/1.10.0\u2026Release Chipyard 1.3.0 Release \u00b7 ucb-bar/chipyardA more detailed account of everything included is included in the dev to master PR for this release: #500 Added A new Top-level module, ChipTop, has been created. ChipTop instantiates a \"syst...github.com720", "Replying to @ogawa_tter=>\n\"SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine\", UCB, CARRV 2020, May 29 2020\nVideo (17:58) https://carrv.github.io/2020/videos/CARRV_15_Zhao.html\u2026\nPDF https://carrv.github.io/2020/papers/CARRV2020_paper_15_Zhao.pdf\u2026\n6.2 CoreMark/MHz\nSimulated on FireSim using AWS F1 FPGAs\nBOOM https://boom-core.org/index\nFireSim Quote TweetOGAWA, Tadashi@ogawa_tter \u00b7 Oct 13, 2019Replying to @ogawa_tter=>\nTutorial on FireSim and Chipyard, MICRO 2019, Oct 12, 2019 https://fires.im/micro-2019-tutorial/\u2026\nEnd-to-End Architecture Research with RISC-V SoC Generators\nIntroduction PDF (22 MB) https://fires.im/micro19-slides-pdf/01_tutorial_intro.pdf\u2026\nTotal: 12 PDFs\nChipyard Framework https://github.com/ucb-bar/chipyard\u2026\nDoc https://chipyard.readthedocs.io/en/latest/148", "New SonicBOOM features include auto-predication of short forward branches, a multi-load load/store unit, a TAGE-L (loop) predictor, RVC compressed support, RoCC co-processor support, and a FireSim/FPGA+Dromajo ISA model checker for verification (Fromajo )!1728", "BOOM hits a new milestone! Read about the new v3, SonicBOOM! Slightly higher IPC in SPECint17 and Coremark relative to the A72s in AWS Gravitonv1! Appearing virtually at the next CARRV workshop, this Friday May 29th. (https://carrv.github.io/2020/papers/CARRV2020_paper_15_Zhao.pdf\u2026). 32374", ""]}