<html><body><samp><pre>
<!@TC:1744648495>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: 5CG407221K

Implementation : impl1

# Written on Mon Apr 14 18:34:58 2025

##### DESIGN INFO #######################################################

Top View:                "sdram_controller"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                 Ending                   |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
sdram_controller|clk     sdram_controller|clk     |     12.500           |     No paths         |     No paths         |     No paths                         
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK33></a>Unconstrained Start/End Points</a>
******************************

p:ram_side_addr_port[0]
p:ram_side_addr_port[1]
p:ram_side_addr_port[2]
p:ram_side_addr_port[3]
p:ram_side_addr_port[4]
p:ram_side_addr_port[5]
p:ram_side_addr_port[6]
p:ram_side_addr_port[7]
p:ram_side_addr_port[8]
p:ram_side_addr_port[9]
p:ram_side_addr_port[10]
p:ram_side_addr_port[11]
p:ram_side_bank_addr_port[0]
p:ram_side_bank_addr_port[1]
p:ram_side_cas_n_port
p:ram_side_chip0_data_port[0] (bidir end point)
p:ram_side_chip0_data_port[0] (bidir start point)
p:ram_side_chip0_data_port[1] (bidir end point)
p:ram_side_chip0_data_port[1] (bidir start point)
p:ram_side_chip0_data_port[2] (bidir end point)
p:ram_side_chip0_data_port[2] (bidir start point)
p:ram_side_chip0_data_port[3] (bidir end point)
p:ram_side_chip0_data_port[3] (bidir start point)
p:ram_side_chip0_data_port[4] (bidir end point)
p:ram_side_chip0_data_port[4] (bidir start point)
p:ram_side_chip0_data_port[5] (bidir end point)
p:ram_side_chip0_data_port[5] (bidir start point)
p:ram_side_chip0_data_port[6] (bidir end point)
p:ram_side_chip0_data_port[6] (bidir start point)
p:ram_side_chip0_data_port[7] (bidir end point)
p:ram_side_chip0_data_port[7] (bidir start point)
p:ram_side_chip0_data_port[8] (bidir end point)
p:ram_side_chip0_data_port[8] (bidir start point)
p:ram_side_chip0_data_port[9] (bidir end point)
p:ram_side_chip0_data_port[9] (bidir start point)
p:ram_side_chip0_data_port[10] (bidir end point)
p:ram_side_chip0_data_port[10] (bidir start point)
p:ram_side_chip0_data_port[11] (bidir end point)
p:ram_side_chip0_data_port[11] (bidir start point)
p:ram_side_chip0_data_port[12] (bidir end point)
p:ram_side_chip0_data_port[12] (bidir start point)
p:ram_side_chip0_data_port[13] (bidir end point)
p:ram_side_chip0_data_port[13] (bidir start point)
p:ram_side_chip0_data_port[14] (bidir end point)
p:ram_side_chip0_data_port[14] (bidir start point)
p:ram_side_chip0_data_port[15] (bidir end point)
p:ram_side_chip0_data_port[15] (bidir start point)
p:ram_side_chip0_ldqm_port
p:ram_side_chip0_udqm_port
p:ram_side_chip1_data_port[0] (bidir end point)
p:ram_side_chip1_data_port[0] (bidir start point)
p:ram_side_chip1_data_port[1] (bidir end point)
p:ram_side_chip1_data_port[1] (bidir start point)
p:ram_side_chip1_data_port[2] (bidir end point)
p:ram_side_chip1_data_port[2] (bidir start point)
p:ram_side_chip1_data_port[3] (bidir end point)
p:ram_side_chip1_data_port[3] (bidir start point)
p:ram_side_chip1_data_port[4] (bidir end point)
p:ram_side_chip1_data_port[4] (bidir start point)
p:ram_side_chip1_data_port[5] (bidir end point)
p:ram_side_chip1_data_port[5] (bidir start point)
p:ram_side_chip1_data_port[6] (bidir end point)
p:ram_side_chip1_data_port[6] (bidir start point)
p:ram_side_chip1_data_port[7] (bidir end point)
p:ram_side_chip1_data_port[7] (bidir start point)
p:ram_side_chip1_data_port[8] (bidir end point)
p:ram_side_chip1_data_port[8] (bidir start point)
p:ram_side_chip1_data_port[9] (bidir end point)
p:ram_side_chip1_data_port[9] (bidir start point)
p:ram_side_chip1_data_port[10] (bidir end point)
p:ram_side_chip1_data_port[10] (bidir start point)
p:ram_side_chip1_data_port[11] (bidir end point)
p:ram_side_chip1_data_port[11] (bidir start point)
p:ram_side_chip1_data_port[12] (bidir end point)
p:ram_side_chip1_data_port[12] (bidir start point)
p:ram_side_chip1_data_port[13] (bidir end point)
p:ram_side_chip1_data_port[13] (bidir start point)
p:ram_side_chip1_data_port[14] (bidir end point)
p:ram_side_chip1_data_port[14] (bidir start point)
p:ram_side_chip1_data_port[15] (bidir end point)
p:ram_side_chip1_data_port[15] (bidir start point)
p:ram_side_chip1_ldqm_port
p:ram_side_chip1_udqm_port
p:ram_side_ck_en_port
p:ram_side_cs_n_port
p:ram_side_ras_n_port
p:ram_side_wr_en_port
p:reset_n_port
p:soc_side_addr_port[0]
p:soc_side_addr_port[1]
p:soc_side_addr_port[2]
p:soc_side_addr_port[3]
p:soc_side_addr_port[4]
p:soc_side_addr_port[5]
p:soc_side_addr_port[6]
p:soc_side_addr_port[7]
p:soc_side_addr_port[8]
p:soc_side_addr_port[9]
p:soc_side_addr_port[10]
p:soc_side_addr_port[11]
p:soc_side_addr_port[12]
p:soc_side_addr_port[13]
p:soc_side_addr_port[14]
p:soc_side_addr_port[15]
p:soc_side_addr_port[16]
p:soc_side_addr_port[17]
p:soc_side_addr_port[18]
p:soc_side_addr_port[19]
p:soc_side_addr_port[20]
p:soc_side_addr_port[21]
p:soc_side_addr_port[22]
p:soc_side_busy_port
p:soc_side_rd_data_port[0]
p:soc_side_rd_data_port[1]
p:soc_side_rd_data_port[2]
p:soc_side_rd_data_port[3]
p:soc_side_rd_data_port[4]
p:soc_side_rd_data_port[5]
p:soc_side_rd_data_port[6]
p:soc_side_rd_data_port[7]
p:soc_side_rd_data_port[8]
p:soc_side_rd_data_port[9]
p:soc_side_rd_data_port[10]
p:soc_side_rd_data_port[11]
p:soc_side_rd_data_port[12]
p:soc_side_rd_data_port[13]
p:soc_side_rd_data_port[14]
p:soc_side_rd_data_port[15]
p:soc_side_rd_data_port[16]
p:soc_side_rd_data_port[17]
p:soc_side_rd_data_port[18]
p:soc_side_rd_data_port[19]
p:soc_side_rd_data_port[20]
p:soc_side_rd_data_port[21]
p:soc_side_rd_data_port[22]
p:soc_side_rd_data_port[23]
p:soc_side_rd_data_port[24]
p:soc_side_rd_data_port[25]
p:soc_side_rd_data_port[26]
p:soc_side_rd_data_port[27]
p:soc_side_rd_data_port[28]
p:soc_side_rd_data_port[29]
p:soc_side_rd_data_port[30]
p:soc_side_rd_data_port[31]
p:soc_side_rd_en_port
p:soc_side_ready_port
p:soc_side_wr_data_port[0]
p:soc_side_wr_data_port[1]
p:soc_side_wr_data_port[2]
p:soc_side_wr_data_port[3]
p:soc_side_wr_data_port[4]
p:soc_side_wr_data_port[5]
p:soc_side_wr_data_port[6]
p:soc_side_wr_data_port[7]
p:soc_side_wr_data_port[8]
p:soc_side_wr_data_port[9]
p:soc_side_wr_data_port[10]
p:soc_side_wr_data_port[11]
p:soc_side_wr_data_port[12]
p:soc_side_wr_data_port[13]
p:soc_side_wr_data_port[14]
p:soc_side_wr_data_port[15]
p:soc_side_wr_data_port[16]
p:soc_side_wr_data_port[17]
p:soc_side_wr_data_port[18]
p:soc_side_wr_data_port[19]
p:soc_side_wr_data_port[20]
p:soc_side_wr_data_port[21]
p:soc_side_wr_data_port[22]
p:soc_side_wr_data_port[23]
p:soc_side_wr_data_port[24]
p:soc_side_wr_data_port[25]
p:soc_side_wr_data_port[26]
p:soc_side_wr_data_port[27]
p:soc_side_wr_data_port[28]
p:soc_side_wr_data_port[29]
p:soc_side_wr_data_port[30]
p:soc_side_wr_data_port[31]
p:soc_side_wr_en_port
p:soc_side_wr_mask_port[0]
p:soc_side_wr_mask_port[1]
p:soc_side_wr_mask_port[2]
p:soc_side_wr_mask_port[3]


<a name=InapplicableconstraintsCCK34></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK35></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK36></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK37></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
