[04/05 18:22:14      0s] 
[04/05 18:22:14      0s] Cadence Innovus(TM) Implementation System.
[04/05 18:22:14      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/05 18:22:14      0s] 
[04/05 18:22:14      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[04/05 18:22:14      0s] Options:	-init scripts/top.tcl -win 
[04/05 18:22:14      0s] Date:		Tue Apr  5 18:22:14 2022
[04/05 18:22:14      0s] Host:		EEX055 (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (7cores*14cpus*Common KVM processor 16384KB)
[04/05 18:22:14      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/05 18:22:14      0s] 
[04/05 18:22:14      0s] License:
[04/05 18:22:14      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/05 18:22:14      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/05 18:22:32     16s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[04/05 18:22:34     18s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/05 18:22:34     18s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[04/05 18:22:34     18s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/05 18:22:34     18s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[04/05 18:22:34     18s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[04/05 18:22:34     18s] @(#)CDS: CPE v20.10-p006
[04/05 18:22:34     18s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/05 18:22:34     18s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[04/05 18:22:34     18s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[04/05 18:22:34     18s] @(#)CDS: RCDB 11.15.0
[04/05 18:22:34     18s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[04/05 18:22:34     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ.

[04/05 18:22:34     18s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[04/05 18:22:36     20s] 
[04/05 18:22:36     20s] **INFO:  MMMC transition support version v31-84 
[04/05 18:22:36     20s] 
[04/05 18:22:36     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/05 18:22:36     20s] <CMD> suppressMessage ENCEXT-2799
[04/05 18:22:36     21s] Sourcing file "scripts/top.tcl" ...
[04/05 18:22:36     21s] <CMD> set init_verilog ../syn/results/bk_adder_32bit.mapped.v
[04/05 18:22:36     21s] <CMD> set init_mmmc_file scripts/mmc2.view
[04/05 18:22:36     21s] <CMD> set init_lef_file {/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef}
[04/05 18:22:36     21s] <CMD> set init_pwr_net VDD
[04/05 18:22:36     21s] <CMD> set init_gnd_net VSS
[04/05 18:22:36     21s] <CMD> init_design
[04/05 18:22:36     21s] #% Begin Load MMMC data ... (date=04/05 18:22:36, mem=553.5M)
[04/05 18:22:36     21s] #% End Load MMMC data ... (date=04/05 18:22:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=553.7M, current mem=553.7M)
[04/05 18:22:36     21s] 
[04/05 18:22:36     21s] Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...
[04/05 18:22:36     21s] 
[04/05 18:22:36     21s] Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
[04/05 18:22:36     21s] Set DBUPerIGU to M2 pitch 380.
[04/05 18:22:36     21s] 
[04/05 18:22:36     21s] viaInitial starts at Tue Apr  5 18:22:36 2022
viaInitial ends at Tue Apr  5 18:22:36 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/05 18:22:36     21s] Loading view definition file from scripts/mmc2.view
[04/05 18:22:36     21s] Reading lib_slow timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
[04/05 18:22:37     21s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/05 18:22:37     21s] Reading lib_fast timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib' ...
[04/05 18:22:37     22s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/05 18:22:37     22s] Ending "PreSetAnalysisView" (total cpu=0:00:01.2, real=0:00:01.0, peak res=627.0M, current mem=569.8M)
[04/05 18:22:37     22s] *** End library_loading (cpu=0.02min, real=0.02min, mem=18.0M, fe_cpu=0.37min, fe_real=0.38min, fe_mem=777.6M) ***
[04/05 18:22:38     22s] #% Begin Load netlist data ... (date=04/05 18:22:38, mem=569.8M)
[04/05 18:22:38     22s] *** Begin netlist parsing (mem=777.6M) ***
[04/05 18:22:38     22s] Created 134 new cells from 2 timing libraries.
[04/05 18:22:38     22s] Reading netlist ...
[04/05 18:22:38     22s] Backslashed names will retain backslash and a trailing blank character.
[04/05 18:22:38     22s] Reading verilog netlist '../syn/results/bk_adder_32bit.mapped.v'
[04/05 18:22:38     22s] 
[04/05 18:22:38     22s] *** Memory Usage v#1 (Current mem = 778.648M, initial mem = 268.238M) ***
[04/05 18:22:38     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=778.6M) ***
[04/05 18:22:38     22s] #% End Load netlist data ... (date=04/05 18:22:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.8M, current mem=574.8M)
[04/05 18:22:38     22s] Top level cell is bk_adder_32bit.
[04/05 18:22:38     22s] Hooked 268 DB cells to tlib cells.
[04/05 18:22:38     22s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=585.7M, current mem=585.7M)
[04/05 18:22:38     22s] Starting recursive module instantiation check.
[04/05 18:22:38     22s] No recursion found.
[04/05 18:22:38     22s] Building hierarchical netlist for Cell bk_adder_32bit ...
[04/05 18:22:38     22s] *** Netlist is unique.
[04/05 18:22:38     22s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/05 18:22:38     22s] ** info: there are 357 modules.
[04/05 18:22:38     22s] ** info: there are 233 stdCell insts.
[04/05 18:22:38     22s] 
[04/05 18:22:38     22s] *** Memory Usage v#1 (Current mem = 824.074M, initial mem = 268.238M) ***
[04/05 18:22:38     22s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/05 18:22:38     22s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/05 18:22:38     22s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/05 18:22:38     22s] Set Default Net Delay as 1000 ps.
[04/05 18:22:38     22s] Set Default Net Load as 0.5 pF. 
[04/05 18:22:38     22s] Set Default Input Pin Transition as 0.1 ps.
[04/05 18:22:39     23s] Extraction setup Started 
[04/05 18:22:39     23s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/05 18:22:39     23s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[04/05 18:22:39     23s] Type 'man IMPEXT-6202' for more detail.
[04/05 18:22:39     23s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl ...
[04/05 18:22:39     23s] Cap table was created using Encounter 13.13-s017_1.
[04/05 18:22:39     23s] Process name: FreePDK45.
[04/05 18:22:39     23s] Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl ...
[04/05 18:22:39     23s] Cap table was created using Encounter 13.13-s017_1.
[04/05 18:22:39     23s] Process name: FreePDK45.
[04/05 18:22:39     23s] Importing multi-corner RC tables ... 
[04/05 18:22:39     23s] Summary of Active RC-Corners : 
[04/05 18:22:39     23s]  
[04/05 18:22:39     23s]  Analysis View: analysis_slow
[04/05 18:22:39     23s]     RC-Corner Name        : rc_worst
[04/05 18:22:39     23s]     RC-Corner Index       : 0
[04/05 18:22:39     23s]     RC-Corner Temperature : 125 Celsius
[04/05 18:22:39     23s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl'
[04/05 18:22:39     23s]     RC-Corner PreRoute Res Factor         : 1.34
[04/05 18:22:39     23s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/05 18:22:39     23s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[04/05 18:22:39     23s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[04/05 18:22:39     23s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[04/05 18:22:39     23s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[04/05 18:22:39     23s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[04/05 18:22:39     23s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[04/05 18:22:39     23s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/05 18:22:39     23s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch'
[04/05 18:22:39     23s]  
[04/05 18:22:39     23s]  Analysis View: analysis_fast
[04/05 18:22:39     23s]     RC-Corner Name        : rc_best
[04/05 18:22:39     23s]     RC-Corner Index       : 1
[04/05 18:22:39     23s]     RC-Corner Temperature : 0 Celsius
[04/05 18:22:39     23s]     RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl'
[04/05 18:22:39     23s]     RC-Corner PreRoute Res Factor         : 1.34
[04/05 18:22:39     23s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/05 18:22:39     23s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[04/05 18:22:39     23s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[04/05 18:22:39     23s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[04/05 18:22:39     23s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[04/05 18:22:39     23s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[04/05 18:22:39     23s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[04/05 18:22:39     23s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/05 18:22:39     23s]     RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch'
[04/05 18:22:39     23s] Technology file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch' associated with first view 'analysis_slow' will be used as the primary corner for the multi-corner extraction.
[04/05 18:22:39     23s] LayerId::1 widthSet size::4
[04/05 18:22:39     23s] LayerId::2 widthSet size::4
[04/05 18:22:39     23s] LayerId::3 widthSet size::4
[04/05 18:22:39     23s] LayerId::4 widthSet size::4
[04/05 18:22:39     23s] LayerId::5 widthSet size::4
[04/05 18:22:39     23s] LayerId::6 widthSet size::4
[04/05 18:22:39     23s] LayerId::7 widthSet size::4
[04/05 18:22:39     23s] LayerId::8 widthSet size::4
[04/05 18:22:39     23s] LayerId::9 widthSet size::4
[04/05 18:22:39     23s] LayerId::10 widthSet size::3
[04/05 18:22:39     23s] Updating RC grid for preRoute extraction ...
[04/05 18:22:39     23s] Initializing multi-corner capacitance tables ... 
[04/05 18:22:39     23s] Initializing multi-corner resistance tables ...
[04/05 18:22:39     23s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:22:39     23s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:22:39     23s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[04/05 18:22:39     23s] *Info: initialize multi-corner CTS.
[04/05 18:22:39     23s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=762.9M, current mem=601.2M)
[04/05 18:22:39     23s] Reading timing constraints file '../syn/results/bk_adder_32bit.mapped.sdc' ...
[04/05 18:22:39     23s] Current (total cpu=0:00:23.8, real=0:00:25.0, peak res=777.2M, current mem=777.2M)
[04/05 18:22:39     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/results/bk_adder_32bit.mapped.sdc, Line 8).
[04/05 18:22:39     23s] 
[04/05 18:22:39     23s] INFO (CTE): Reading of timing constraints file ../syn/results/bk_adder_32bit.mapped.sdc completed, with 1 WARNING
[04/05 18:22:39     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=795.6M, current mem=795.6M)
[04/05 18:22:39     23s] Current (total cpu=0:00:23.9, real=0:00:25.0, peak res=795.6M, current mem=795.6M)
[04/05 18:22:39     23s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/05 18:22:39     23s] Creating Cell Server ...(0, 1, 1, 1)
[04/05 18:22:39     23s] Summary for sequential cells identification: 
[04/05 18:22:39     23s]   Identified SBFF number: 16
[04/05 18:22:39     23s]   Identified MBFF number: 0
[04/05 18:22:39     23s]   Identified SB Latch number: 0
[04/05 18:22:39     23s]   Identified MB Latch number: 0
[04/05 18:22:39     23s]   Not identified SBFF number: 0
[04/05 18:22:39     23s]   Not identified MBFF number: 0
[04/05 18:22:39     23s]   Not identified SB Latch number: 0
[04/05 18:22:39     23s]   Not identified MB Latch number: 0
[04/05 18:22:39     23s]   Number of sequential cells which are not FFs: 13
[04/05 18:22:39     23s] Total number of combinational cells: 99
[04/05 18:22:39     23s] Total number of sequential cells: 29
[04/05 18:22:39     23s] Total number of tristate cells: 6
[04/05 18:22:39     23s] Total number of level shifter cells: 0
[04/05 18:22:39     23s] Total number of power gating cells: 0
[04/05 18:22:39     23s] Total number of isolation cells: 0
[04/05 18:22:39     23s] Total number of power switch cells: 0
[04/05 18:22:39     23s] Total number of pulse generator cells: 0
[04/05 18:22:39     23s] Total number of always on buffers: 0
[04/05 18:22:39     23s] Total number of retention cells: 0
[04/05 18:22:39     23s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/05 18:22:39     23s] Total number of usable buffers: 9
[04/05 18:22:39     23s] List of unusable buffers:
[04/05 18:22:39     23s] Total number of unusable buffers: 0
[04/05 18:22:39     23s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/05 18:22:39     23s] Total number of usable inverters: 6
[04/05 18:22:39     23s] List of unusable inverters:
[04/05 18:22:39     23s] Total number of unusable inverters: 0
[04/05 18:22:39     23s] List of identified usable delay cells:
[04/05 18:22:39     23s] Total number of identified usable delay cells: 0
[04/05 18:22:39     23s] List of identified unusable delay cells:
[04/05 18:22:39     23s] Total number of identified unusable delay cells: 0
[04/05 18:22:39     23s] Creating Cell Server, finished. 
[04/05 18:22:39     23s] 
[04/05 18:22:39     23s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/05 18:22:39     24s] Deleting Cell Server ...
[04/05 18:22:39     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=817.2M, current mem=817.2M)
[04/05 18:22:39     24s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:22:39     24s] Summary for sequential cells identification: 
[04/05 18:22:39     24s]   Identified SBFF number: 16
[04/05 18:22:39     24s]   Identified MBFF number: 0
[04/05 18:22:39     24s]   Identified SB Latch number: 0
[04/05 18:22:39     24s]   Identified MB Latch number: 0
[04/05 18:22:39     24s]   Not identified SBFF number: 0
[04/05 18:22:39     24s]   Not identified MBFF number: 0
[04/05 18:22:39     24s]   Not identified SB Latch number: 0
[04/05 18:22:39     24s]   Not identified MB Latch number: 0
[04/05 18:22:39     24s]   Number of sequential cells which are not FFs: 13
[04/05 18:22:39     24s]  Visiting view : analysis_slow
[04/05 18:22:39     24s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:22:39     24s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:22:39     24s]  Visiting view : analysis_fast
[04/05 18:22:39     24s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:22:39     24s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:22:39     24s]  Setting StdDelay to 32.90
[04/05 18:22:39     24s] Creating Cell Server, finished. 
[04/05 18:22:39     24s] 
[04/05 18:22:39     24s] 
[04/05 18:22:39     24s] *** Summary of all messages that are not suppressed in this session:
[04/05 18:22:39     24s] Severity  ID               Count  Summary                                  
[04/05 18:22:39     24s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/05 18:22:39     24s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/05 18:22:39     24s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/05 18:22:39     24s] *** Message Summary: 3 warning(s), 0 error(s)
[04/05 18:22:39     24s] 
[04/05 18:22:39     24s] <CMD> setDesignMode -process 45
[04/05 18:22:39     24s] ##  Process: 45            (User Set)               
[04/05 18:22:39     24s] ##     Node: (not set)                           
[04/05 18:22:39     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/05 18:22:39     24s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/05 18:22:39     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/05 18:22:39     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/05 18:22:39     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/05 18:22:39     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[04/05 18:22:39     24s] <CMD> floorPlan -r 1 0.6 6 6 6 6
[04/05 18:22:39     24s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/05 18:22:39     24s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/05 18:22:39     24s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/05 18:22:39     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/05 18:22:39     24s] <CMD> loadIoFile scripts/bk_adder_32bit.ioc -noAdjustDieSize
[04/05 18:22:39     24s] Reading IO assignment file "scripts/bk_adder_32bit.ioc" ...
[04/05 18:22:39     24s] <CMD> saveDesign db/bk_adder_32bit_floorplan.enc
[04/05 18:22:39     24s] #% Begin save design ... (date=04/05 18:22:39, mem=819.9M)
[04/05 18:22:39     24s] % Begin Save ccopt configuration ... (date=04/05 18:22:39, mem=821.9M)
[04/05 18:22:39     24s] % End Save ccopt configuration ... (date=04/05 18:22:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=822.7M, current mem=822.7M)
[04/05 18:22:39     24s] % Begin Save netlist data ... (date=04/05 18:22:39, mem=822.7M)
[04/05 18:22:39     24s] Writing Binary DB to db/bk_adder_32bit_floorplan.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 18:22:39     24s] % End Save netlist data ... (date=04/05 18:22:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.0M, current mem=823.0M)
[04/05 18:22:39     24s] Saving symbol-table file ...
[04/05 18:22:40     24s] Saving congestion map file db/bk_adder_32bit_floorplan.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 18:22:41     24s] % Begin Save AAE data ... (date=04/05 18:22:41, mem=823.7M)
[04/05 18:22:41     24s] Saving AAE Data ...
[04/05 18:22:41     24s] % End Save AAE data ... (date=04/05 18:22:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.7M, current mem=823.7M)
[04/05 18:22:41     24s] Saving preference file db/bk_adder_32bit_floorplan.enc.dat.tmp/gui.pref.tcl ...
[04/05 18:22:41     24s] Saving mode setting ...
[04/05 18:22:41     24s] Saving global file ...
[04/05 18:22:42     24s] % Begin Save floorplan data ... (date=04/05 18:22:42, mem=827.1M)
[04/05 18:22:42     24s] Saving floorplan file ...
[04/05 18:22:42     24s] % End Save floorplan data ... (date=04/05 18:22:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=827.1M, current mem=827.1M)
[04/05 18:22:42     24s] Saving Drc markers ...
[04/05 18:22:42     24s] ... No Drc file written since there is no markers found.
[04/05 18:22:42     24s] % Begin Save placement data ... (date=04/05 18:22:42, mem=827.2M)
[04/05 18:22:42     24s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 18:22:42     24s] Save Adaptive View Pruning View Names to Binary file
[04/05 18:22:42     24s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1057.8M) ***
[04/05 18:22:42     24s] % End Save placement data ... (date=04/05 18:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.4M, current mem=827.4M)
[04/05 18:22:42     24s] % Begin Save routing data ... (date=04/05 18:22:42, mem=827.4M)
[04/05 18:22:42     24s] Saving route file ...
[04/05 18:22:43     24s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1058.8M) ***
[04/05 18:22:43     24s] % End Save routing data ... (date=04/05 18:22:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=831.6M, current mem=831.6M)
[04/05 18:22:43     24s] Saving property file db/bk_adder_32bit_floorplan.enc.dat.tmp/bk_adder_32bit.prop
[04/05 18:22:43     24s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1061.8M) ***
[04/05 18:22:43     24s] % Begin Save power constraints data ... (date=04/05 18:22:43, mem=832.2M)
[04/05 18:22:43     24s] % End Save power constraints data ... (date=04/05 18:22:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.3M, current mem=832.3M)
[04/05 18:22:49     29s] Generated self-contained design bk_adder_32bit_floorplan.enc.dat.tmp
[04/05 18:22:49     29s] #% End save design ... (date=04/05 18:22:49, total cpu=0:00:05.9, real=0:00:10.0, peak res=857.6M, current mem=835.9M)
[04/05 18:22:49     30s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all
[04/05 18:22:49     30s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all
[04/05 18:22:49     30s] <CMD> globalNetConnect VDD -type tiehi
[04/05 18:22:49     30s] <CMD> globalNetConnect VSS -type tielo
[04/05 18:22:49     30s] <CMD> addRing -center 1 -type core_rings -width 1.5 -spacing 0.9 -nets {VDD VSS} -layer {bottom metal10 right metal9 top metal10 left metal10}
[04/05 18:22:49     30s] #% Begin addRing (date=04/05 18:22:49, mem=836.0M)
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 18:22:49     30s] Ring generation is complete.
[04/05 18:22:49     30s] vias are now being generated.
[04/05 18:22:49     30s] addRing created 8 wires.
[04/05 18:22:49     30s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] |  Layer |     Created    |     Deleted    |
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] | metal9 |        2       |       NA       |
[04/05 18:22:49     30s] |  via9  |        4       |        0       |
[04/05 18:22:49     30s] | metal10|        6       |       NA       |
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] #% End addRing (date=04/05 18:22:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=838.0M, current mem=838.0M)
[04/05 18:22:49     30s] <CMD> addStripe -number_of_sets 1 -width 1.25 -spacing 0.9 -xleft_offset 20 -nets {VDD VSS} -layer metal10
[04/05 18:22:49     30s] #% Begin addStripe (date=04/05 18:22:49, mem=838.0M)
[04/05 18:22:49     30s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] Initialize fgc environment(mem: 1093.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 18:22:49     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 18:22:49     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 18:22:49     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1093.1M)
[04/05 18:22:49     30s] Starting stripe generation ...
[04/05 18:22:49     30s] Non-Default Mode Option Settings :
[04/05 18:22:49     30s]   NONE
[04/05 18:22:49     30s] Stripe generation is complete.
[04/05 18:22:49     30s] vias are now being generated.
[04/05 18:22:49     30s] addStripe created 1 wire.
[04/05 18:22:49     30s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] |  Layer |     Created    |     Deleted    |
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] | metal10|        1       |       NA       |
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] #% End addStripe (date=04/05 18:22:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=838.9M, current mem=838.9M)
[04/05 18:22:49     30s] <CMD> sroute -connect corePin -nets {VDD VSS} -layerChangeRange {metal1 metal10} -blockPinTarget nearestTarget -allowJogging 1 -crossoverViaLayerRange {metal1 metal10} -allowLayerChange 1 -targetViaLayerRange {metal1 metal10}
[04/05 18:22:49     30s] #% Begin sroute (date=04/05 18:22:49, mem=838.9M)
[04/05 18:22:49     30s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/05 18:22:49     30s] *** Begin SPECIAL ROUTE on Tue Apr  5 18:22:49 2022 ***
[04/05 18:22:49     30s] SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/bk_adder/layout
[04/05 18:22:49     30s] SPECIAL ROUTE ran on machine: EEX055 (Linux 3.10.0-1160.53.1.el7.x86_64 x86_64 2.89Ghz)
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] Begin option processing ...
[04/05 18:22:49     30s] srouteConnectPowerBump set to false
[04/05 18:22:49     30s] routeSelectNet set to "VDD VSS"
[04/05 18:22:49     30s] routeSpecial set to true
[04/05 18:22:49     30s] srouteBottomLayerLimit set to 1
[04/05 18:22:49     30s] srouteBottomTargetLayerLimit set to 1
[04/05 18:22:49     30s] srouteConnectBlockPin set to false
[04/05 18:22:49     30s] srouteConnectConverterPin set to false
[04/05 18:22:49     30s] srouteConnectPadPin set to false
[04/05 18:22:49     30s] srouteConnectStripe set to false
[04/05 18:22:49     30s] srouteCrossoverViaBottomLayer set to 1
[04/05 18:22:49     30s] srouteCrossoverViaTopLayer set to 10
[04/05 18:22:49     30s] srouteFollowCorePinEnd set to 3
[04/05 18:22:49     30s] srouteFollowPadPin set to false
[04/05 18:22:49     30s] srouteJogControl set to "preferWithChanges differentLayer"
[04/05 18:22:49     30s] sroutePadPinAllPorts set to true
[04/05 18:22:49     30s] sroutePreserveExistingRoutes set to true
[04/05 18:22:49     30s] srouteRoutePowerBarPortOnBothDir set to true
[04/05 18:22:49     30s] srouteStopBlockPin set to "nearestTarget"
[04/05 18:22:49     30s] srouteTopLayerLimit set to 10
[04/05 18:22:49     30s] srouteTopTargetLayerLimit set to 10
[04/05 18:22:49     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2173.00 megs.
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] Reading DB technology information...
[04/05 18:22:49     30s] Finished reading DB technology information.
[04/05 18:22:49     30s] Reading floorplan and netlist information...
[04/05 18:22:49     30s] Finished reading floorplan and netlist information.
[04/05 18:22:49     30s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/05 18:22:49     30s] Read in 134 macros, 4 used
[04/05 18:22:49     30s] Read in 4 components
[04/05 18:22:49     30s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[04/05 18:22:49     30s] Read in 98 physical pins
[04/05 18:22:49     30s]   98 physical pins: 0 unplaced, 0 placed, 98 fixed
[04/05 18:22:49     30s] Read in 98 nets
[04/05 18:22:49     30s] Read in 2 special nets, 2 routed
[04/05 18:22:49     30s] Read in 106 terminals
[04/05 18:22:49     30s] 2 nets selected.
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] Begin power routing ...
[04/05 18:22:49     30s] CPU time for FollowPin 0 seconds
[04/05 18:22:49     30s] CPU time for FollowPin 0 seconds
[04/05 18:22:49     30s]   Number of Core ports routed: 30
[04/05 18:22:49     30s]   Number of Followpin connections: 15
[04/05 18:22:49     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2179.00 megs.
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s]  Begin updating DB with routing results ...
[04/05 18:22:49     30s]  Updating DB with 98 io pins ...
[04/05 18:22:49     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/05 18:22:49     30s] Pin and blockage extraction finished
[04/05 18:22:49     30s] 
[04/05 18:22:49     30s] sroute created 45 wires.
[04/05 18:22:49     30s] ViaGen created 327 vias, deleted 0 via to avoid violation.
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] |  Layer |     Created    |     Deleted    |
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] | metal1 |       45       |       NA       |
[04/05 18:22:49     30s] |  via1  |       38       |        0       |
[04/05 18:22:49     30s] |  via2  |       38       |        0       |
[04/05 18:22:49     30s] |  via3  |       38       |        0       |
[04/05 18:22:49     30s] |  via4  |       38       |        0       |
[04/05 18:22:49     30s] |  via5  |       38       |        0       |
[04/05 18:22:49     30s] |  via6  |       38       |        0       |
[04/05 18:22:49     30s] |  via7  |       38       |        0       |
[04/05 18:22:49     30s] |  via8  |       38       |        0       |
[04/05 18:22:49     30s] |  via9  |       23       |        0       |
[04/05 18:22:49     30s] +--------+----------------+----------------+
[04/05 18:22:49     30s] #% End sroute (date=04/05 18:22:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=844.1M, current mem=844.1M)
[04/05 18:22:49     30s] <CMD> saveDesign db/bk_adder_32bit_powerplan.enc
[04/05 18:22:49     30s] #% Begin save design ... (date=04/05 18:22:49, mem=844.1M)
[04/05 18:22:50     30s] % Begin Save ccopt configuration ... (date=04/05 18:22:49, mem=844.1M)
[04/05 18:22:50     30s] % End Save ccopt configuration ... (date=04/05 18:22:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=844.1M, current mem=843.0M)
[04/05 18:22:50     30s] % Begin Save netlist data ... (date=04/05 18:22:50, mem=843.0M)
[04/05 18:22:50     30s] Writing Binary DB to db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 18:22:50     30s] % End Save netlist data ... (date=04/05 18:22:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=843.0M, current mem=843.0M)
[04/05 18:22:50     30s] Saving symbol-table file ...
[04/05 18:22:50     30s] Saving congestion map file db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 18:22:51     30s] % Begin Save AAE data ... (date=04/05 18:22:51, mem=843.0M)
[04/05 18:22:51     30s] Saving AAE Data ...
[04/05 18:22:51     30s] % End Save AAE data ... (date=04/05 18:22:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=843.0M, current mem=843.0M)
[04/05 18:22:51     30s] Saving preference file db/bk_adder_32bit_powerplan.enc.dat.tmp/gui.pref.tcl ...
[04/05 18:22:51     30s] Saving mode setting ...
[04/05 18:22:51     30s] Saving global file ...
[04/05 18:22:52     30s] % Begin Save floorplan data ... (date=04/05 18:22:52, mem=843.5M)
[04/05 18:22:52     30s] Saving floorplan file ...
[04/05 18:22:52     30s] % End Save floorplan data ... (date=04/05 18:22:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=843.5M, current mem=843.5M)
[04/05 18:22:52     30s] Saving PG file db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr  5 18:22:52 2022)
[04/05 18:22:53     30s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1098.0M) ***
[04/05 18:22:53     30s] Saving Drc markers ...
[04/05 18:22:53     30s] ... No Drc file written since there is no markers found.
[04/05 18:22:53     30s] % Begin Save placement data ... (date=04/05 18:22:53, mem=843.6M)
[04/05 18:22:53     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 18:22:53     30s] Save Adaptive View Pruning View Names to Binary file
[04/05 18:22:53     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1101.0M) ***
[04/05 18:22:53     30s] % End Save placement data ... (date=04/05 18:22:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=843.6M, current mem=843.6M)
[04/05 18:22:53     30s] % Begin Save routing data ... (date=04/05 18:22:53, mem=843.6M)
[04/05 18:22:53     30s] Saving route file ...
[04/05 18:22:54     31s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1098.0M) ***
[04/05 18:22:54     31s] % End Save routing data ... (date=04/05 18:22:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=843.6M, current mem=843.6M)
[04/05 18:22:54     31s] Saving property file db/bk_adder_32bit_powerplan.enc.dat.tmp/bk_adder_32bit.prop
[04/05 18:22:54     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1101.0M) ***
[04/05 18:22:54     31s] % Begin Save power constraints data ... (date=04/05 18:22:54, mem=843.6M)
[04/05 18:22:54     31s] % End Save power constraints data ... (date=04/05 18:22:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=843.6M, current mem=843.6M)
[04/05 18:22:59     36s] Generated self-contained design bk_adder_32bit_powerplan.enc.dat.tmp
[04/05 18:22:59     36s] #% End save design ... (date=04/05 18:22:59, total cpu=0:00:05.6, real=0:00:10.0, peak res=874.0M, current mem=845.4M)
[04/05 18:22:59     36s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 18:22:59     36s] 
[04/05 18:22:59     36s] <CMD> setPlaceMode -reset
[04/05 18:22:59     36s] <CMD> setPlaceMode -reorderScan 0
[04/05 18:22:59     36s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[04/05 18:22:59     36s] <CMD> report_message -start_cmd
[04/05 18:22:59     36s] <CMD> getRouteMode -maxRouteLayer -quiet
[04/05 18:22:59     36s] <CMD> getRouteMode -user -maxRouteLayer
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -maxRouteLayer
[04/05 18:22:59     36s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[04/05 18:22:59     36s] <CMD> getPlaceMode -timingDriven -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -adaptive -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/05 18:22:59     36s] <CMD> getPlaceMode -ignoreScan -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -ignoreScan
[04/05 18:22:59     36s] <CMD> getPlaceMode -repairPlace -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -repairPlace
[04/05 18:22:59     36s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/05 18:22:59     36s] <CMD> getDesignMode -quiet -siPrevention
[04/05 18:22:59     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:22:59     36s] <CMD> um::push_snapshot_stack
[04/05 18:22:59     36s] <CMD> getDesignMode -quiet -flowEffort
[04/05 18:22:59     36s] <CMD> getDesignMode -highSpeedCore -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -quiet -adaptive
[04/05 18:22:59     36s] <CMD> set spgFlowInInitialPlace 1
[04/05 18:22:59     36s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -softGuide -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -useSdpGroup -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 18:22:59     36s] <CMD> getPlaceMode -sdpPlace -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -sdpPlace -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[04/05 18:22:59     36s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[04/05 18:22:59     36s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -place_check_library -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -trimView -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/05 18:22:59     36s] <CMD> getPlaceMode -congEffort -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/05 18:22:59     36s] <CMD> getPlaceMode -ignoreScan -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -ignoreScan
[04/05 18:22:59     36s] <CMD> getPlaceMode -repairPlace -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -repairPlace
[04/05 18:22:59     36s] <CMD> getPlaceMode -congEffort -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -fp -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -timingDriven -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -user -timingDriven
[04/05 18:22:59     36s] <CMD> getPlaceMode -fastFp -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -clusterMode -quiet
[04/05 18:22:59     36s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/05 18:22:59     36s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/05 18:22:59     36s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -forceTiming -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -fp -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -fastfp -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -timingDriven -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -fp -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -fastfp -quiet
[04/05 18:22:59     36s] <CMD> getPlaceMode -powerDriven -quiet
[04/05 18:22:59     36s] <CMD> getExtractRCMode -quiet -engine
[04/05 18:22:59     36s] <CMD> getAnalysisMode -quiet -clkSrcPath
[04/05 18:22:59     36s] <CMD> getAnalysisMode -quiet -clockPropagation
[04/05 18:22:59     36s] <CMD> getAnalysisMode -quiet -cppr
[04/05 18:22:59     36s] <CMD> setExtractRCMode -engine preRoute
[04/05 18:22:59     36s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[04/05 18:23:00     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:00     36s] <CMD_INTERNAL> isAnalysisModeSetup
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[04/05 18:23:00     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -clusterMode
[04/05 18:23:00     36s] <CMD> getPlaceMode -wl_budget_mode -quiet
[04/05 18:23:00     36s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[04/05 18:23:00     36s] <CMD> getPlaceMode -wl_budget_mode -quiet
[04/05 18:23:00     36s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[04/05 18:23:00     36s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -user -resetCombineRFLevel
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[04/05 18:23:00     36s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[04/05 18:23:00     36s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[04/05 18:23:00     36s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -expNewFastMode
[04/05 18:23:00     36s] <CMD> setPlaceMode -expHiddenFastMode 1
[04/05 18:23:00     36s] <CMD> setPlaceMode -reset -ignoreScan
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[04/05 18:23:00     36s] <CMD_INTERNAL> colorizeGeometry
[04/05 18:23:00     36s] 
[04/05 18:23:00     36s] pdi colorize_geometry "" ""
[04/05 18:23:00     36s] 
[04/05 18:23:00     36s] ### Time Record (colorize_geometry) is installed.
[04/05 18:23:00     36s] #Start colorize_geometry on Tue Apr  5 18:23:00 2022
[04/05 18:23:00     36s] #
[04/05 18:23:00     36s] ### Time Record (Pre Callback) is installed.
[04/05 18:23:00     36s] ### Time Record (Pre Callback) is uninstalled.
[04/05 18:23:00     36s] ### Time Record (DB Import) is installed.
[04/05 18:23:00     36s] #create default rule from bind_ndr_rule rule=0x7f81f75afb30 0x7f81fb81e018
[04/05 18:23:00     36s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=1144108932 pin_access=1
[04/05 18:23:00     36s] ### Time Record (DB Import) is uninstalled.
[04/05 18:23:00     36s] ### Time Record (DB Export) is installed.
[04/05 18:23:00     36s] Extracting standard cell pins and blockage ...... 
[04/05 18:23:00     36s] Pin and blockage extraction finished
[04/05 18:23:00     36s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=1144108932 pin_access=1
[04/05 18:23:00     36s] ### Time Record (DB Export) is uninstalled.
[04/05 18:23:00     36s] ### Time Record (Post Callback) is installed.
[04/05 18:23:00     36s] ### Time Record (Post Callback) is uninstalled.
[04/05 18:23:00     36s] #
[04/05 18:23:00     36s] #colorize_geometry statistics:
[04/05 18:23:00     36s] #Cpu time = 00:00:00
[04/05 18:23:00     36s] #Elapsed time = 00:00:00
[04/05 18:23:00     36s] #Increased memory = 9.45 (MB)
[04/05 18:23:00     36s] #Total memory = 856.39 (MB)
[04/05 18:23:00     36s] #Peak memory = 874.00 (MB)
[04/05 18:23:00     36s] #Number of warnings = 0
[04/05 18:23:00     36s] #Total number of warnings = 0
[04/05 18:23:00     36s] #Number of fails = 0
[04/05 18:23:00     36s] #Total number of fails = 0
[04/05 18:23:00     36s] #Complete colorize_geometry on Tue Apr  5 18:23:00 2022
[04/05 18:23:00     36s] #
[04/05 18:23:00     36s] ### Time Record (colorize_geometry) is uninstalled.
[04/05 18:23:00     36s] ### 
[04/05 18:23:00     36s] ###   Scalability Statistics
[04/05 18:23:00     36s] ### 
[04/05 18:23:00     36s] ### ------------------------+----------------+----------------+----------------+
[04/05 18:23:00     36s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/05 18:23:00     36s] ### ------------------------+----------------+----------------+----------------+
[04/05 18:23:00     36s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/05 18:23:00     36s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/05 18:23:00     36s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/05 18:23:00     36s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/05 18:23:00     36s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[04/05 18:23:00     36s] ### ------------------------+----------------+----------------+----------------+
[04/05 18:23:00     36s] ### 
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[04/05 18:23:00     36s] *** Starting placeDesign default flow ***
[04/05 18:23:00     36s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/05 18:23:00     36s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[04/05 18:23:00     36s] <CMD> deleteBufferTree -decloneInv
[04/05 18:23:00     36s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:00     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.6 mem=1123.1M
[04/05 18:23:00     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.6 mem=1123.1M
[04/05 18:23:00     36s] *** Start deleteBufferTree ***
[04/05 18:23:00     36s] Info: Detect buffers to remove automatically.
[04/05 18:23:00     36s] Analyzing netlist ...
[04/05 18:23:00     36s] Updating netlist
[04/05 18:23:00     36s] 
[04/05 18:23:00     36s] *summary: 0 instances (buffers/inverters) removed
[04/05 18:23:00     36s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/05 18:23:00     36s] Deleting Cell Server ...
[04/05 18:23:00     36s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/05 18:23:00     36s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[04/05 18:23:00     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 18:23:00     36s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[04/05 18:23:00     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 18:23:00     36s] **INFO: Enable pre-place timing setting for timing analysis
[04/05 18:23:00     36s] Set Using Default Delay Limit as 101.
[04/05 18:23:00     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/05 18:23:00     36s] <CMD> set delaycal_use_default_delay_limit 101
[04/05 18:23:00     36s] Set Default Net Delay as 0 ps.
[04/05 18:23:00     36s] <CMD> set delaycal_default_net_delay 0
[04/05 18:23:00     36s] Set Default Net Load as 0 pF. 
[04/05 18:23:00     36s] <CMD> set delaycal_default_net_load 0
[04/05 18:23:00     36s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 18:23:00     36s] <CMD> getAnalysisMode -clkSrcPath -quiet
[04/05 18:23:00     36s] <CMD> getAnalysisMode -clockPropagation -quiet
[04/05 18:23:00     36s] <CMD> getAnalysisMode -checkType -quiet
[04/05 18:23:00     36s] <CMD> buildTimingGraph
[04/05 18:23:00     36s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 18:23:00     36s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 18:23:00     36s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[04/05 18:23:00     36s] **INFO: Analyzing IO path groups for slack adjustment
[04/05 18:23:00     36s] <CMD> get_global timing_enable_path_group_priority
[04/05 18:23:00     36s] <CMD> get_global timing_constraint_enable_group_path_resetting
[04/05 18:23:00     36s] <CMD> set_global timing_enable_path_group_priority false
[04/05 18:23:00     36s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[04/05 18:23:00     36s] **INFO: Disable pre-place timing setting for timing analysis
[04/05 18:23:00     36s] <CMD> setDelayCalMode -ignoreNetLoad false
[04/05 18:23:00     36s] Set Using Default Delay Limit as 1000.
[04/05 18:23:00     36s] <CMD> set delaycal_use_default_delay_limit 1000
[04/05 18:23:00     36s] Set Default Net Delay as 1000 ps.
[04/05 18:23:00     36s] <CMD> set delaycal_default_net_delay 1000ps
[04/05 18:23:00     36s] Set Default Net Load as 0.5 pF. 
[04/05 18:23:00     36s] <CMD> set delaycal_default_net_load 0.5pf
[04/05 18:23:00     36s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 18:23:00     36s] <CMD> all_setup_analysis_views
[04/05 18:23:00     36s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:00     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 18:23:00     36s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/05 18:23:00     36s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[04/05 18:23:00     36s] <CMD> getPlaceMode -quiet -expSkipGP
[04/05 18:23:00     36s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1134.7M
[04/05 18:23:00     36s] Deleted 0 physical inst  (cell - / prefix -).
[04/05 18:23:00     36s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1134.7M
[04/05 18:23:00     36s] INFO: #ExclusiveGroups=0
[04/05 18:23:00     36s] INFO: There are no Exclusive Groups.
[04/05 18:23:00     36s] *** Starting "NanoPlace(TM) placement v#2 (mem=1134.7M)" ...
[04/05 18:23:00     36s] <CMD> setDelayCalMode -engine feDc
[04/05 18:23:00     36s] Wait...
[04/05 18:23:01     38s] *** Build Buffered Sizing Timing Model
[04/05 18:23:01     38s] (cpu=0:00:01.2 mem=1134.7M) ***
[04/05 18:23:01     38s] *** Build Virtual Sizing Timing Model
[04/05 18:23:01     38s] (cpu=0:00:01.3 mem=1134.7M) ***
[04/05 18:23:01     38s] No user-set net weight.
[04/05 18:23:01     38s] Net fanout histogram:
[04/05 18:23:01     38s] 2		: 142 (47.7%) nets
[04/05 18:23:01     38s] 3		: 118 (39.6%) nets
[04/05 18:23:01     38s] 4     -	14	: 38 (12.8%) nets
[04/05 18:23:01     38s] 15    -	39	: 0 (0.0%) nets
[04/05 18:23:01     38s] 40    -	79	: 0 (0.0%) nets
[04/05 18:23:01     38s] 80    -	159	: 0 (0.0%) nets
[04/05 18:23:01     38s] 160   -	319	: 0 (0.0%) nets
[04/05 18:23:01     38s] 320   -	639	: 0 (0.0%) nets
[04/05 18:23:01     38s] 640   -	1279	: 0 (0.0%) nets
[04/05 18:23:01     38s] 1280  -	2559	: 0 (0.0%) nets
[04/05 18:23:01     38s] 2560  -	5119	: 0 (0.0%) nets
[04/05 18:23:01     38s] 5120+		: 0 (0.0%) nets
[04/05 18:23:01     38s] no activity file in design. spp won't run.
[04/05 18:23:01     38s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/05 18:23:01     38s] Scan chains were not defined.
[04/05 18:23:01     38s] #spOpts: N=45 
[04/05 18:23:01     38s] # Building bk_adder_32bit llgBox search-tree.
[04/05 18:23:01     38s] #std cell=233 (0 fixed + 233 movable) #buf cell=0 #inv cell=56 #block=0 (0 floating + 0 preplaced)
[04/05 18:23:01     38s] #ioInst=0 #net=298 #term=797 #term/net=2.67, #fixedIo=98, #floatIo=0, #fixedPin=98, #floatPin=0
[04/05 18:23:01     38s] stdCell: 233 single + 0 double + 0 multi
[04/05 18:23:01     38s] Total standard cell length = 0.1801 (mm), area = 0.0003 (mm^2)
[04/05 18:23:01     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1134.7M
[04/05 18:23:01     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1134.7M
[04/05 18:23:01     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:01     38s] Use non-trimmed site array because memory saving is not enough.
[04/05 18:23:01     38s] SiteArray: non-trimmed site array dimensions = 14 x 113
[04/05 18:23:01     38s] SiteArray: use 16,384 bytes
[04/05 18:23:01     38s] SiteArray: current memory after site array memory allocation 1150.7M
[04/05 18:23:01     38s] SiteArray: FP blocked sites are writable
[04/05 18:23:01     38s] Estimated cell power/ground rail width = 0.197 um
[04/05 18:23:01     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:01     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF: Starting pre-place ADS at level 1, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.003, MEM:1150.7M
[04/05 18:23:01     38s] ADSU 0.599 -> 0.606. GS 11.200
[04/05 18:23:01     38s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.005, MEM:1150.7M
[04/05 18:23:01     38s] Average module density = 0.606.
[04/05 18:23:01     38s] Density for the design = 0.606.
[04/05 18:23:01     38s]        = stdcell_area 948 sites (252 um^2) / alloc_area 1564 sites (416 um^2).
[04/05 18:23:01     38s] Pin Density = 0.5038.
[04/05 18:23:01     38s]             = total # of pins 797 / total area 1582.
[04/05 18:23:01     38s] OPERPROF: Starting spMPad at level 1, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:   Starting spContextMPad at level 2, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1150.7M
[04/05 18:23:01     38s] Initial padding reaches pin density 0.667 for top
[04/05 18:23:01     38s] InitPadU 0.606 -> 0.777 for top
[04/05 18:23:01     38s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1150.7M
[04/05 18:23:01     38s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.000, MEM:1150.7M
[04/05 18:23:01     38s] === lastAutoLevel = 5 
[04/05 18:23:01     38s] OPERPROF: Starting spInitNetWt at level 1, MEM:1150.7M
[04/05 18:23:01     38s] 0 delay mode for cte enabled initNetWt.
[04/05 18:23:01     38s] no activity file in design. spp won't run.
[04/05 18:23:01     38s] [spp] 0
[04/05 18:23:01     38s] [adp] 0:1:1:3
[04/05 18:23:02     38s] 0 delay mode for cte disabled initNetWt.
[04/05 18:23:02     38s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.176, MEM:1152.7M
[04/05 18:23:02     38s] Clock gating cells determined by native netlist tracing.
[04/05 18:23:02     38s] no activity file in design. spp won't run.
[04/05 18:23:02     38s] no activity file in design. spp won't run.
[04/05 18:23:02     38s] <CMD> createBasicPathGroups -quiet
[04/05 18:23:02     38s] OPERPROF: Starting npMain at level 1, MEM:1152.7M
[04/05 18:23:03     38s] OPERPROF:   Starting npPlace at level 2, MEM:1152.7M
[04/05 18:23:03     38s] Iteration  1: Total net bbox = 1.910e+03 (1.27e+03 6.39e+02)
[04/05 18:23:03     38s]               Est.  stn bbox = 1.933e+03 (1.29e+03 6.47e+02)
[04/05 18:23:03     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1122.7M
[04/05 18:23:03     38s] Iteration  2: Total net bbox = 1.910e+03 (1.27e+03 6.39e+02)
[04/05 18:23:03     38s]               Est.  stn bbox = 1.933e+03 (1.29e+03 6.47e+02)
[04/05 18:23:03     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1122.7M
[04/05 18:23:03     38s] exp_mt_sequential is set from setPlaceMode option to 1
[04/05 18:23:03     38s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/05 18:23:03     38s] place_exp_mt_interval set to default 32
[04/05 18:23:03     38s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/05 18:23:03     38s] Iteration  3: Total net bbox = 1.956e+03 (1.20e+03 7.59e+02)
[04/05 18:23:03     38s]               Est.  stn bbox = 1.976e+03 (1.21e+03 7.65e+02)
[04/05 18:23:03     38s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1124.1M
[04/05 18:23:03     38s] Total number of setup views is 1.
[04/05 18:23:03     38s] Total number of active setup views is 1.
[04/05 18:23:03     38s] Active setup views:
[04/05 18:23:03     38s]     analysis_slow
[04/05 18:23:03     38s] Iteration  4: Total net bbox = 2.031e+03 (1.21e+03 8.23e+02)
[04/05 18:23:03     38s]               Est.  stn bbox = 2.051e+03 (1.22e+03 8.30e+02)
[04/05 18:23:03     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1124.1M
[04/05 18:23:03     38s] Iteration  5: Total net bbox = 2.042e+03 (1.20e+03 8.41e+02)
[04/05 18:23:03     38s]               Est.  stn bbox = 2.062e+03 (1.21e+03 8.48e+02)
[04/05 18:23:03     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1124.1M
[04/05 18:23:03     38s] OPERPROF:   Finished npPlace at level 2, CPU:0.510, REAL:0.561, MEM:1124.1M
[04/05 18:23:03     38s] OPERPROF: Finished npMain at level 1, CPU:0.530, REAL:1.572, MEM:1124.1M
[04/05 18:23:03     38s] [adp] clock
[04/05 18:23:03     38s] [adp] weight, nr nets, wire length
[04/05 18:23:03     38s] [adp]      0        0  0.000000
[04/05 18:23:03     38s] [adp] data
[04/05 18:23:03     38s] [adp] weight, nr nets, wire length
[04/05 18:23:03     38s] [adp]      0      298  2016.897000
[04/05 18:23:03     38s] [adp] 0.000000|0.000000|0.000000
[04/05 18:23:03     38s] Iteration  6: Total net bbox = 2.017e+03 (1.16e+03 8.56e+02)
[04/05 18:23:03     38s]               Est.  stn bbox = 2.036e+03 (1.17e+03 8.63e+02)
[04/05 18:23:03     38s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1124.1M
[04/05 18:23:03     38s] *** cost = 2.017e+03 (1.16e+03 8.56e+02) (cpu for global=0:00:00.5) real=0:00:01.0***
[04/05 18:23:03     38s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[04/05 18:23:03     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1124.1M
[04/05 18:23:03     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1124.1M
[04/05 18:23:03     38s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[04/05 18:23:03     38s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[04/05 18:23:03     38s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1124.1M
[04/05 18:23:03     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1124.1M
[04/05 18:23:03     38s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:03     38s] All LLGs are deleted
[04/05 18:23:03     38s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1124.1M
[04/05 18:23:03     38s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1124.1M
[04/05 18:23:03     38s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1124.1M
[04/05 18:23:03     38s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1124.1M
[04/05 18:23:03     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:03     38s] Fast DP-INIT is on for default
[04/05 18:23:03     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:03     38s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.025, MEM:1140.1M
[04/05 18:23:03     38s] OPERPROF:       Starting CMU at level 4, MEM:1140.1M
[04/05 18:23:03     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 18:23:03     38s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:1140.1M
[04/05 18:23:03     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB).
[04/05 18:23:03     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.035, MEM:1140.1M
[04/05 18:23:03     38s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.036, MEM:1140.1M
[04/05 18:23:03     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27484.1
[04/05 18:23:03     38s] OPERPROF: Starting RefinePlace at level 1, MEM:1140.1M
[04/05 18:23:03     38s] *** Starting refinePlace (0:00:39.0 mem=1140.1M) ***
[04/05 18:23:03     38s] Total net bbox length = 2.017e+03 (1.161e+03 8.561e+02) (ext = 1.292e+03)
[04/05 18:23:03     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:03     38s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1140.1M
[04/05 18:23:03     38s] Starting refinePlace ...
[04/05 18:23:03     38s] ** Cut row section cpu time 0:00:00.0.
[04/05 18:23:03     38s]    Spread Effort: high, standalone mode, useDDP on.
[04/05 18:23:03     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB) @(0:00:39.0 - 0:00:39.0).
[04/05 18:23:03     38s] Move report: preRPlace moves 232 insts, mean move: 0.75 um, max move: 1.82 um
[04/05 18:23:03     38s] 	Max move on inst (PG_generate_21__PG/U1): (7.75, 19.34) --> (6.65, 18.62)
[04/05 18:23:03     38s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[04/05 18:23:03     38s] wireLenOptFixPriorityInst 0 inst fixed
[04/05 18:23:03     38s] Placement tweakage begins.
[04/05 18:23:03     38s] wire length = 2.160e+03
[04/05 18:23:03     39s] wire length = 2.099e+03
[04/05 18:23:03     39s] Placement tweakage ends.
[04/05 18:23:03     39s] Move report: tweak moves 76 insts, mean move: 1.02 um, max move: 2.54 um
[04/05 18:23:03     39s] 	Max move on inst (level1_dot_operator_forward_tree_23__DO1/U2): (11.21, 18.62) --> (12.35, 17.22)
[04/05 18:23:03     39s] 
[04/05 18:23:03     39s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 18:23:03     39s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:03     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB) @(0:00:39.1 - 0:00:39.1).
[04/05 18:23:03     39s] Move report: Detail placement moves 232 insts, mean move: 0.83 um, max move: 2.45 um
[04/05 18:23:03     39s] 	Max move on inst (PG_generate_21__PG/U2): (7.92, 19.41) --> (6.08, 20.02)
[04/05 18:23:03     39s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1140.1MB
[04/05 18:23:03     39s] Statistics of distance of Instance movement in refine placement:
[04/05 18:23:03     39s]   maximum (X+Y) =         2.45 um
[04/05 18:23:03     39s]   inst (PG_generate_21__PG/U2) with max move: (7.915, 19.405) -> (6.08, 20.02)
[04/05 18:23:03     39s]   mean    (X+Y) =         0.83 um
[04/05 18:23:03     39s] Summary Report:
[04/05 18:23:03     39s] Instances move: 232 (out of 233 movable)
[04/05 18:23:03     39s] Instances flipped: 0
[04/05 18:23:03     39s] Mean displacement: 0.83 um
[04/05 18:23:03     39s] Max displacement: 2.45 um (Instance: PG_generate_21__PG/U2) (7.915, 19.405) -> (6.08, 20.02)
[04/05 18:23:03     39s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[04/05 18:23:03     39s] Total instances moved : 232
[04/05 18:23:03     39s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.120, MEM:1140.1M
[04/05 18:23:03     39s] Total net bbox length = 2.067e+03 (1.170e+03 8.968e+02) (ext = 1.251e+03)
[04/05 18:23:03     39s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1140.1MB
[04/05 18:23:03     39s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1140.1MB) @(0:00:39.0 - 0:00:39.1).
[04/05 18:23:03     39s] *** Finished refinePlace (0:00:39.1 mem=1140.1M) ***
[04/05 18:23:03     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27484.1
[04/05 18:23:03     39s] OPERPROF: Finished RefinePlace at level 1, CPU:0.140, REAL:0.132, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 18:23:03     39s] All LLGs are deleted
[04/05 18:23:03     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1140.1M
[04/05 18:23:03     39s] *** End of Placement (cpu=0:00:02.3, real=0:00:03.0, mem=1140.1M) ***
[04/05 18:23:03     39s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:03     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1140.1M
[04/05 18:23:03     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:03     39s] Fast DP-INIT is on for default
[04/05 18:23:03     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:03     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.027, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 18:23:03     39s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[04/05 18:23:03     39s] Density distribution unevenness ratio = 2.696%
[04/05 18:23:03     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 18:23:03     39s] All LLGs are deleted
[04/05 18:23:03     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 18:23:03     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1140.1M
[04/05 18:23:03     39s] *** Free Virtual Timing Model ...(mem=1140.1M)
[04/05 18:23:03     39s] <CMD> setDelayCalMode -engine aae
[04/05 18:23:03     39s] <CMD> all_setup_analysis_views
[04/05 18:23:03     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:03     39s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[04/05 18:23:03     39s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/05 18:23:03     39s] <CMD> get_ccopt_clock_trees *
[04/05 18:23:03     39s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -timingEffort
[04/05 18:23:03     39s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 18:23:03     39s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[04/05 18:23:03     39s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/05 18:23:03     39s] **INFO: Enable pre-place timing setting for timing analysis
[04/05 18:23:03     39s] Set Using Default Delay Limit as 101.
[04/05 18:23:03     39s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/05 18:23:03     39s] <CMD> set delaycal_use_default_delay_limit 101
[04/05 18:23:03     39s] Set Default Net Delay as 0 ps.
[04/05 18:23:03     39s] <CMD> set delaycal_default_net_delay 0
[04/05 18:23:03     39s] Set Default Net Load as 0 pF. 
[04/05 18:23:03     39s] <CMD> set delaycal_default_net_load 0
[04/05 18:23:03     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 18:23:03     39s] <CMD> getAnalysisMode -clkSrcPath -quiet
[04/05 18:23:03     39s] <CMD> getAnalysisMode -clockPropagation -quiet
[04/05 18:23:03     39s] <CMD> getAnalysisMode -checkType -quiet
[04/05 18:23:03     39s] <CMD> buildTimingGraph
[04/05 18:23:03     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 18:23:03     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/05 18:23:03     39s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[04/05 18:23:03     39s] **INFO: Analyzing IO path groups for slack adjustment
[04/05 18:23:03     39s] <CMD> get_global timing_enable_path_group_priority
[04/05 18:23:03     39s] <CMD> get_global timing_constraint_enable_group_path_resetting
[04/05 18:23:03     39s] <CMD> set_global timing_enable_path_group_priority false
[04/05 18:23:03     39s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[04/05 18:23:03     39s] **INFO: Disable pre-place timing setting for timing analysis
[04/05 18:23:03     39s] <CMD> setDelayCalMode -ignoreNetLoad false
[04/05 18:23:03     39s] Set Using Default Delay Limit as 1000.
[04/05 18:23:03     39s] <CMD> set delaycal_use_default_delay_limit 1000
[04/05 18:23:03     39s] Set Default Net Delay as 1000 ps.
[04/05 18:23:03     39s] <CMD> set delaycal_default_net_delay 1000ps
[04/05 18:23:03     39s] Set Default Net Load as 0.5 pF. 
[04/05 18:23:03     39s] <CMD> set delaycal_default_net_load 0.5pf
[04/05 18:23:03     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/05 18:23:03     39s] <CMD> all_setup_analysis_views
[04/05 18:23:03     39s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[04/05 18:23:03     39s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 18:23:03     39s] <CMD> setPlaceMode -reset -improveWithPsp
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[04/05 18:23:03     39s] <CMD> getPlaceMode -congRepair -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -fp -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[04/05 18:23:03     39s] <CMD> getPlaceMode -user -congRepairMaxIter
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/05 18:23:03     39s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[04/05 18:23:03     39s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[04/05 18:23:03     39s] <CMD> setPlaceMode -congRepairMaxIter 1
[04/05 18:23:03     39s] <CMD> getPlaceMode -quickCTS -quiet
[04/05 18:23:03     39s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/05 18:23:03     39s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[04/05 18:23:03     39s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[04/05 18:23:03     39s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[04/05 18:23:03     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 18:23:03     39s] <CMD> congRepair
[04/05 18:23:03     39s] Info: Disable timing driven in postCTS congRepair.
[04/05 18:23:03     39s] 
[04/05 18:23:03     39s] Starting congRepair ...
[04/05 18:23:03     39s] User Input Parameters:
[04/05 18:23:03     39s] - Congestion Driven    : On
[04/05 18:23:03     39s] - Timing Driven        : Off
[04/05 18:23:03     39s] - Area-Violation Based : On
[04/05 18:23:03     39s] - Start Rollback Level : -5
[04/05 18:23:03     39s] - Legalized            : On
[04/05 18:23:03     39s] - Window Based         : Off
[04/05 18:23:03     39s] - eDen incr mode       : Off
[04/05 18:23:03     39s] - Small incr mode      : Off
[04/05 18:23:03     39s] 
[04/05 18:23:03     39s] Collecting buffer chain nets ...
[04/05 18:23:03     39s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1140.1M
[04/05 18:23:04     39s] Starting Early Global Route congestion estimation: mem = 1140.1M
[04/05 18:23:04     39s] (I)       Started Loading and Dumping File ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Reading DB...
[04/05 18:23:04     39s] (I)       Read data from FE... (mem=1140.1M)
[04/05 18:23:04     39s] (I)       Read nodes and places... (mem=1140.1M)
[04/05 18:23:04     39s] (I)       Done Read nodes and places (cpu=0.010s, mem=1140.1M)
[04/05 18:23:04     39s] (I)       Read nets... (mem=1140.1M)
[04/05 18:23:04     39s] (I)       Done Read nets (cpu=0.000s, mem=1140.1M)
[04/05 18:23:04     39s] (I)       Done Read data from FE (cpu=0.010s, mem=1140.1M)
[04/05 18:23:04     39s] (I)       before initializing RouteDB syMemory usage = 1140.1 MB
[04/05 18:23:04     39s] (I)       == Non-default Options ==
[04/05 18:23:04     39s] (I)       Maximum routing layer                              : 10
[04/05 18:23:04     39s] (I)       Use non-blocking free Dbs wires                    : false
[04/05 18:23:04     39s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 18:23:04     39s] (I)       Use row-based GCell size
[04/05 18:23:04     39s] (I)       GCell unit size  : 2800
[04/05 18:23:04     39s] (I)       GCell multiplier : 1
[04/05 18:23:04     39s] (I)       build grid graph
[04/05 18:23:04     39s] (I)       build grid graph start
[04/05 18:23:04     39s] [NR-eGR] Track table information for default rule: 
[04/05 18:23:04     39s] [NR-eGR] metal1 has no routable track
[04/05 18:23:04     39s] [NR-eGR] metal2 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal3 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal4 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal5 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal6 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal7 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal8 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal9 has single uniform track structure
[04/05 18:23:04     39s] [NR-eGR] metal10 has single uniform track structure
[04/05 18:23:04     39s] (I)       build grid graph end
[04/05 18:23:04     39s] (I)       ===========================================================================
[04/05 18:23:04     39s] (I)       == Report All Rule Vias ==
[04/05 18:23:04     39s] (I)       ===========================================================================
[04/05 18:23:04     39s] (I)        Via Rule : (Default)
[04/05 18:23:04     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 18:23:04     39s] (I)       ---------------------------------------------------------------------------
[04/05 18:23:04     39s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/05 18:23:04     39s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/05 18:23:04     39s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 18:23:04     39s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 18:23:04     39s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 18:23:04     39s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 18:23:04     39s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 18:23:04     39s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 18:23:04     39s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 18:23:04     39s] (I)       ===========================================================================
[04/05 18:23:04     39s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Num PG vias on layer 2 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 3 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 4 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 5 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 6 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 7 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 8 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 9 : 0
[04/05 18:23:04     39s] (I)       Num PG vias on layer 10 : 0
[04/05 18:23:04     39s] [NR-eGR] Read 633 PG shapes
[04/05 18:23:04     39s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] #Routing Blockages  : 0
[04/05 18:23:04     39s] [NR-eGR] #Instance Blockages : 0
[04/05 18:23:04     39s] [NR-eGR] #PG Blockages       : 633
[04/05 18:23:04     39s] [NR-eGR] #Halo Blockages     : 0
[04/05 18:23:04     39s] [NR-eGR] #Boundary Blockages : 0
[04/05 18:23:04     39s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 18:23:04     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 18:23:04     39s] (I)       readDataFromPlaceDB
[04/05 18:23:04     39s] (I)       Read net information..
[04/05 18:23:04     39s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 18:23:04     39s] (I)       Read testcase time = 0.000 seconds
[04/05 18:23:04     39s] 
[04/05 18:23:04     39s] (I)       early_global_route_priority property id does not exist.
[04/05 18:23:04     39s] (I)       Start initializing grid graph
[04/05 18:23:04     39s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 18:23:04     39s] (I)       End initializing grid graph
[04/05 18:23:04     39s] (I)       Model blockages into capacity
[04/05 18:23:04     39s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 18:23:04     39s] (I)       Started Modeling ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 18:23:04     39s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 18:23:04     39s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       -- layer congestion ratio --
[04/05 18:23:04     39s] (I)       Layer 1 : 0.100000
[04/05 18:23:04     39s] (I)       Layer 2 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 3 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 4 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 5 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 6 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 7 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 8 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 9 : 0.700000
[04/05 18:23:04     39s] (I)       Layer 10 : 0.700000
[04/05 18:23:04     39s] (I)       ----------------------------
[04/05 18:23:04     39s] (I)       Number of ignored nets = 0
[04/05 18:23:04     39s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 18:23:04     39s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 18:23:04     39s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 18:23:04     39s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 18:23:04     39s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 18:23:04     39s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 18:23:04     39s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 18:23:04     39s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 18:23:04     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 18:23:04     39s] (I)       Before initializing Early Global Route syMemory usage = 1140.1 MB
[04/05 18:23:04     39s] (I)       Ndr track 0 does not exist
[04/05 18:23:04     39s] (I)       ---------------------Grid Graph Info--------------------
[04/05 18:23:04     39s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 18:23:04     39s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 18:23:04     39s] (I)       Site width          :   380  (dbu)
[04/05 18:23:04     39s] (I)       Row height          :  2800  (dbu)
[04/05 18:23:04     39s] (I)       GCell width         :  2800  (dbu)
[04/05 18:23:04     39s] (I)       GCell height        :  2800  (dbu)
[04/05 18:23:04     39s] (I)       Grid                :    24    23    10
[04/05 18:23:04     39s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 18:23:04     39s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 18:23:04     39s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 18:23:04     39s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:04     39s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:04     39s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 18:23:04     39s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 18:23:04     39s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 18:23:04     39s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 18:23:04     39s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 18:23:04     39s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 18:23:04     39s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 18:23:04     39s] (I)       --------------------------------------------------------
[04/05 18:23:04     39s] 
[04/05 18:23:04     39s] [NR-eGR] ============ Routing rule table ============
[04/05 18:23:04     39s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 18:23:04     39s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 18:23:04     39s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 18:23:04     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:04     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:04     39s] [NR-eGR] ========================================
[04/05 18:23:04     39s] [NR-eGR] 
[04/05 18:23:04     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 18:23:04     39s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 18:23:04     39s] (I)       After initializing Early Global Route syMemory usage = 1140.1 MB
[04/05 18:23:04     39s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Reset routing kernel
[04/05 18:23:04     39s] (I)       Started Global Routing ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       ============= Initialization =============
[04/05 18:23:04     39s] (I)       totalPins=797  totalGlobalPin=706 (88.58%)
[04/05 18:23:04     39s] (I)       Started Net group 1 ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Started Build MST ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Generate topology with single threads
[04/05 18:23:04     39s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 18:23:04     39s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 18:23:04     39s] (I)       
[04/05 18:23:04     39s] (I)       ============  Phase 1a Route ============
[04/05 18:23:04     39s] (I)       Started Phase 1a ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Started Pattern routing ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:04     39s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       
[04/05 18:23:04     39s] (I)       ============  Phase 1b Route ============
[04/05 18:23:04     39s] (I)       Started Phase 1b ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:04     39s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 18:23:04     39s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       
[04/05 18:23:04     39s] (I)       ============  Phase 1c Route ============
[04/05 18:23:04     39s] (I)       Started Phase 1c ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:04     39s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       
[04/05 18:23:04     39s] (I)       ============  Phase 1d Route ============
[04/05 18:23:04     39s] (I)       Started Phase 1d ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:04     39s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       
[04/05 18:23:04     39s] (I)       ============  Phase 1e Route ============
[04/05 18:23:04     39s] (I)       Started Phase 1e ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Started Route legalization ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:04     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 18:23:04     39s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Started Layer assignment ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Running layer assignment with 1 threads
[04/05 18:23:04     39s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       
[04/05 18:23:04     39s] (I)       ============  Phase 1l Route ============
[04/05 18:23:04     39s] (I)       Started Phase 1l ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       
[04/05 18:23:04     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 18:23:04     39s] [NR-eGR]                        OverCon            
[04/05 18:23:04     39s] [NR-eGR]                         #Gcell     %Gcell
[04/05 18:23:04     39s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 18:23:04     39s] [NR-eGR] ----------------------------------------------
[04/05 18:23:04     39s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR] ----------------------------------------------
[04/05 18:23:04     39s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 18:23:04     39s] [NR-eGR] 
[04/05 18:23:04     39s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 18:23:04     39s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 18:23:04     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 18:23:04     39s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1140.1M
[04/05 18:23:04     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.090, REAL:0.084, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1140.1M
[04/05 18:23:04     39s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:04     39s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 18:23:04     39s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:04     39s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 18:23:04     39s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:04     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 18:23:04     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 18:23:04     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1140.1M
[04/05 18:23:04     39s] Skipped repairing congestion.
[04/05 18:23:04     39s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1140.1M
[04/05 18:23:04     39s] Starting Early Global Route wiring: mem = 1140.1M
[04/05 18:23:04     39s] (I)       ============= track Assignment ============
[04/05 18:23:04     39s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Started Track Assignment ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/05 18:23:04     39s] (I)       Running track assignment with 1 threads
[04/05 18:23:04     39s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] (I)       Run Multi-thread track assignment
[04/05 18:23:04     39s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] Started Export DB wires ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] Started Export all nets ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] Started Set wire vias ( Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1140.13 MB )
[04/05 18:23:04     39s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:04     39s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 699
[04/05 18:23:04     39s] [NR-eGR] metal2  (2V) length: 3.228450e+02um, number of vias: 759
[04/05 18:23:04     39s] [NR-eGR] metal3  (3H) length: 7.175650e+02um, number of vias: 276
[04/05 18:23:04     39s] [NR-eGR] metal4  (4V) length: 6.211250e+02um, number of vias: 100
[04/05 18:23:04     39s] [NR-eGR] metal5  (5H) length: 4.734600e+02um, number of vias: 61
[04/05 18:23:04     39s] [NR-eGR] metal6  (6V) length: 4.901500e+01um, number of vias: 4
[04/05 18:23:04     39s] [NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[04/05 18:23:04     39s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:04     39s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:04     39s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:04     39s] [NR-eGR] Total length: 2.184850e+03um, number of vias: 1899
[04/05 18:23:04     39s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:04     39s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/05 18:23:04     39s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:04     39s] Early Global Route wiring runtime: 0.03 seconds, mem = 1140.1M
[04/05 18:23:04     39s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.029, MEM:1140.1M
[04/05 18:23:04     39s] Tdgp not successfully inited but do clear! skip clearing
[04/05 18:23:04     39s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[04/05 18:23:04     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 18:23:04     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 18:23:04     39s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -congRepairMaxIter
[04/05 18:23:04     39s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 18:23:04     39s] <CMD> all_setup_analysis_views
[04/05 18:23:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:04     39s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[04/05 18:23:04     39s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[04/05 18:23:04     39s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -timingEffort
[04/05 18:23:04     39s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[04/05 18:23:04     39s] *** Finishing placeDesign default flow ***
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/05 18:23:04     39s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 5, mem = 1140.1M **
[04/05 18:23:04     39s] <CMD> getPlaceMode -trimView -quiet
[04/05 18:23:04     39s] <CMD> getOptMode -quiet -viewOptPolishing
[04/05 18:23:04     39s] <CMD> getOptMode -quiet -fastViewOpt
[04/05 18:23:04     39s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[04/05 18:23:04     39s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[04/05 18:23:04     39s] Tdgp not successfully inited but do clear! skip clearing
[04/05 18:23:04     39s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[04/05 18:23:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:04     39s] <CMD> setExtractRCMode -engine preRoute
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -ignoreScan
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -repairPlace
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[04/05 18:23:04     39s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[04/05 18:23:04     39s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[04/05 18:23:04     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -clusterMode
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[04/05 18:23:04     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/05 18:23:04     39s] <CMD> setPlaceMode -reset -expHiddenFastMode
[04/05 18:23:04     39s] <CMD> getPlaceMode -tcg2Pass -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/05 18:23:04     39s] <CMD> getPlaceMode -fp -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -fastfp -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -doRPlace -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[04/05 18:23:04     39s] <CMD> getPlaceMode -quickCTS -quiet
[04/05 18:23:04     39s] <CMD> set spgFlowInInitialPlace 0
[04/05 18:23:04     39s] <CMD> getPlaceMode -user -maxRouteLayer
[04/05 18:23:04     39s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[04/05 18:23:04     39s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/05 18:23:04     39s] <CMD> getDesignMode -quiet -flowEffort
[04/05 18:23:04     39s] <CMD> report_message -end_cmd
[04/05 18:23:04     39s] 
[04/05 18:23:04     39s] *** Summary of all messages that are not suppressed in this session:
[04/05 18:23:04     39s] Severity  ID               Count  Summary                                  
[04/05 18:23:04     39s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/05 18:23:04     39s] *** Message Summary: 2 warning(s), 0 error(s)
[04/05 18:23:04     39s] 
[04/05 18:23:04     39s] <CMD> um::create_snapshot -name final -auto min
[04/05 18:23:04     39s] <CMD> um::pop_snapshot_stack
[04/05 18:23:04     39s] <CMD> um::create_snapshot -name place_design
[04/05 18:23:04     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/05 18:23:04     39s] <CMD> setExtractRCMode -engine preRoute
[04/05 18:23:04     39s] <CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
[04/05 18:23:04     39s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 834.0M, totSessionCpu=0:00:39 **
[04/05 18:23:04     39s] Executing: place_opt_design -opt -out_dir reports/preCTSTimingReports
[04/05 18:23:04     39s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/05 18:23:04     39s] *** Starting GigaPlace ***
[04/05 18:23:04     39s] **INFO: User settings:
[04/05 18:23:04     39s] setDesignMode -process                   45
[04/05 18:23:04     39s] setExtractRCMode -coupling_c_th          0.1
[04/05 18:23:04     39s] setExtractRCMode -engine                 preRoute
[04/05 18:23:04     39s] setExtractRCMode -relative_c_th          1
[04/05 18:23:04     39s] setExtractRCMode -total_c_th             0
[04/05 18:23:04     39s] setDelayCalMode -engine                  aae
[04/05 18:23:04     39s] setDelayCalMode -ignoreNetLoad           false
[04/05 18:23:04     39s] setPlaceMode -place_global_reorder_scan  false
[04/05 18:23:04     39s] setAnalysisMode -analysisType            bcwc
[04/05 18:23:04     39s] setAnalysisMode -clkSrcPath              true
[04/05 18:23:04     39s] setAnalysisMode -clockPropagation        sdcControl
[04/05 18:23:04     39s] setAnalysisMode -virtualIPO              false
[04/05 18:23:04     39s] 
[04/05 18:23:04     39s] #optDebug: fT-E <X 2 3 1 0>
[04/05 18:23:04     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1140.1M
[04/05 18:23:04     39s] #spOpts: N=45 
[04/05 18:23:04     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1140.1M
[04/05 18:23:04     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:04     39s] SiteArray: non-trimmed site array dimensions = 14 x 113
[04/05 18:23:04     39s] SiteArray: use 16,384 bytes
[04/05 18:23:04     39s] SiteArray: current memory after site array memory allocation 1140.1M
[04/05 18:23:04     39s] SiteArray: FP blocked sites are writable
[04/05 18:23:04     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:04     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:     Starting CMU at level 3, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1140.1M
[04/05 18:23:04     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB).
[04/05 18:23:04     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1140.1M
[04/05 18:23:04     39s] All LLGs are deleted
[04/05 18:23:04     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1140.1M
[04/05 18:23:04     39s] VSMManager cleared!
[04/05 18:23:04     39s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 834.3M, totSessionCpu=0:00:40 **
[04/05 18:23:04     39s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/05 18:23:04     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:04     39s] GigaOpt running with 1 threads.
[04/05 18:23:04     39s] Info: 1 threads available for lower-level modules during optimization.
[04/05 18:23:04     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1140.1M
[04/05 18:23:04     39s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:04     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1140.1M
[04/05 18:23:04     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:04     39s] Fast DP-INIT is on for default
[04/05 18:23:04     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:04     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:     Starting CMU at level 3, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1140.1M
[04/05 18:23:04     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1140.1M
[04/05 18:23:04     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1140.1MB).
[04/05 18:23:04     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1140.1M
[04/05 18:23:04     39s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:04     39s] Summary for sequential cells identification: 
[04/05 18:23:04     39s]   Identified SBFF number: 16
[04/05 18:23:04     39s]   Identified MBFF number: 0
[04/05 18:23:04     39s]   Identified SB Latch number: 0
[04/05 18:23:04     39s]   Identified MB Latch number: 0
[04/05 18:23:04     39s]   Not identified SBFF number: 0
[04/05 18:23:04     39s]   Not identified MBFF number: 0
[04/05 18:23:04     39s]   Not identified SB Latch number: 0
[04/05 18:23:04     39s]   Not identified MB Latch number: 0
[04/05 18:23:04     39s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:04     39s]  Visiting view : analysis_slow
[04/05 18:23:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:04     39s]  Visiting view : analysis_fast
[04/05 18:23:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:04     39s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:04     39s]  Setting StdDelay to 32.90
[04/05 18:23:04     39s] Creating Cell Server, finished. 
[04/05 18:23:04     39s] 
[04/05 18:23:04     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:04     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:04     39s] LayerId::1 widthSet size::4
[04/05 18:23:04     39s] LayerId::2 widthSet size::4
[04/05 18:23:04     39s] LayerId::3 widthSet size::4
[04/05 18:23:04     39s] LayerId::4 widthSet size::4
[04/05 18:23:04     39s] LayerId::5 widthSet size::4
[04/05 18:23:04     39s] LayerId::6 widthSet size::4
[04/05 18:23:04     39s] LayerId::7 widthSet size::4
[04/05 18:23:04     39s] LayerId::8 widthSet size::4
[04/05 18:23:04     39s] LayerId::9 widthSet size::4
[04/05 18:23:04     39s] LayerId::10 widthSet size::3
[04/05 18:23:04     39s] Updating RC grid for preRoute extraction ...
[04/05 18:23:04     39s] Initializing multi-corner capacitance tables ... 
[04/05 18:23:04     39s] Initializing multi-corner resistance tables ...
[04/05 18:23:04     40s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:04     40s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:04     40s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.215373 ; uaWl: 1.000000 ; uaWlH: 0.523807 ; aWlH: 0.000000 ; Pmax: 0.908600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 18:23:04     40s] 
[04/05 18:23:04     40s] Creating Lib Analyzer ...
[04/05 18:23:04     40s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:04     40s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:04     40s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:04     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:04     40s] 
[04/05 18:23:04     40s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:05     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.5 mem=1147.1M
[04/05 18:23:05     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.6 mem=1147.1M
[04/05 18:23:05     40s] Creating Lib Analyzer, finished. 
[04/05 18:23:05     41s] AAE DB initialization (MEM=1171.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/05 18:23:05     41s] #optDebug: fT-S <1 2 3 1 0>
[04/05 18:23:05     41s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/05 18:23:05     41s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/05 18:23:05     41s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 867.0M, totSessionCpu=0:00:41 **
[04/05 18:23:05     41s] *** optDesign -preCTS ***
[04/05 18:23:05     41s] DRC Margin: user margin 0.0; extra margin 0.2
[04/05 18:23:05     41s] Setup Target Slack: user slack 0; extra slack 0.0
[04/05 18:23:05     41s] Hold Target Slack: user slack 0
[04/05 18:23:05     41s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/05 18:23:05     41s] Type 'man IMPOPT-3195' for more detail.
[04/05 18:23:05     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1173.0M
[04/05 18:23:05     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1174.0M
[04/05 18:23:05     41s] Multi-VT timing optimization disabled based on library information.
[04/05 18:23:05     41s] Deleting Cell Server ...
[04/05 18:23:05     41s] Deleting Lib Analyzer.
[04/05 18:23:05     41s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:05     41s] Summary for sequential cells identification: 
[04/05 18:23:05     41s]   Identified SBFF number: 16
[04/05 18:23:05     41s]   Identified MBFF number: 0
[04/05 18:23:05     41s]   Identified SB Latch number: 0
[04/05 18:23:05     41s]   Identified MB Latch number: 0
[04/05 18:23:05     41s]   Not identified SBFF number: 0
[04/05 18:23:05     41s]   Not identified MBFF number: 0
[04/05 18:23:05     41s]   Not identified SB Latch number: 0
[04/05 18:23:05     41s]   Not identified MB Latch number: 0
[04/05 18:23:05     41s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:05     41s]  Visiting view : analysis_slow
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:05     41s]  Visiting view : analysis_fast
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:05     41s]  Setting StdDelay to 32.90
[04/05 18:23:05     41s] Creating Cell Server, finished. 
[04/05 18:23:05     41s] 
[04/05 18:23:05     41s] Deleting Cell Server ...
[04/05 18:23:05     41s] 
[04/05 18:23:05     41s] Creating Lib Analyzer ...
[04/05 18:23:05     41s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:05     41s] Summary for sequential cells identification: 
[04/05 18:23:05     41s]   Identified SBFF number: 16
[04/05 18:23:05     41s]   Identified MBFF number: 0
[04/05 18:23:05     41s]   Identified SB Latch number: 0
[04/05 18:23:05     41s]   Identified MB Latch number: 0
[04/05 18:23:05     41s]   Not identified SBFF number: 0
[04/05 18:23:05     41s]   Not identified MBFF number: 0
[04/05 18:23:05     41s]   Not identified SB Latch number: 0
[04/05 18:23:05     41s]   Not identified MB Latch number: 0
[04/05 18:23:05     41s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:05     41s]  Visiting view : analysis_slow
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:05     41s]  Visiting view : analysis_fast
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:05     41s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:05     41s]  Setting StdDelay to 32.90
[04/05 18:23:05     41s] Creating Cell Server, finished. 
[04/05 18:23:05     41s] 
[04/05 18:23:05     41s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:05     41s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:05     41s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:05     41s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:05     41s] 
[04/05 18:23:05     41s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:06     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.5 mem=1174.0M
[04/05 18:23:06     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.5 mem=1174.0M
[04/05 18:23:06     41s] Creating Lib Analyzer, finished. 
[04/05 18:23:06     41s] All LLGs are deleted
[04/05 18:23:06     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1174.0M
[04/05 18:23:06     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1174.0M
[04/05 18:23:06     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.5 mem=1174.0M
[04/05 18:23:06     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.5 mem=1174.0M
[04/05 18:23:06     41s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Started Loading and Dumping File ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Reading DB...
[04/05 18:23:06     41s] (I)       Read data from FE... (mem=1174.0M)
[04/05 18:23:06     41s] (I)       Read nodes and places... (mem=1174.0M)
[04/05 18:23:06     41s] (I)       Number of ignored instance 0
[04/05 18:23:06     41s] (I)       Number of inbound cells 0
[04/05 18:23:06     41s] (I)       numMoveCells=233, numMacros=0  numPads=98  numMultiRowHeightInsts=0
[04/05 18:23:06     41s] (I)       cell height: 2800, count: 233
[04/05 18:23:06     41s] (I)       Done Read nodes and places (cpu=0.000s, mem=1174.0M)
[04/05 18:23:06     41s] (I)       Read nets... (mem=1174.0M)
[04/05 18:23:06     41s] (I)       Number of nets = 298 ( 0 ignored )
[04/05 18:23:06     41s] (I)       Done Read nets (cpu=0.000s, mem=1174.0M)
[04/05 18:23:06     41s] (I)       Read rows... (mem=1174.0M)
[04/05 18:23:06     41s] (I)       Done Read rows (cpu=0.000s, mem=1174.0M)
[04/05 18:23:06     41s] (I)       Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[04/05 18:23:06     41s] (I)       Read module constraints... (mem=1174.0M)
[04/05 18:23:06     41s] (I)       Done Read module constraints (cpu=0.000s, mem=1174.0M)
[04/05 18:23:06     41s] (I)       Done Read data from FE (cpu=0.000s, mem=1174.0M)
[04/05 18:23:06     41s] (I)       before initializing RouteDB syMemory usage = 1174.0 MB
[04/05 18:23:06     41s] (I)       == Non-default Options ==
[04/05 18:23:06     41s] (I)       Maximum routing layer                              : 10
[04/05 18:23:06     41s] (I)       Buffering-aware routing                            : true
[04/05 18:23:06     41s] (I)       Spread congestion away from blockages              : true
[04/05 18:23:06     41s] (I)       Overflow penalty cost                              : 10
[04/05 18:23:06     41s] (I)       Punch through distance                             : 550.160000
[04/05 18:23:06     41s] (I)       Source-to-sink ratio                               : 0.300000
[04/05 18:23:06     41s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 18:23:06     41s] (I)       Use row-based GCell size
[04/05 18:23:06     41s] (I)       GCell unit size  : 2800
[04/05 18:23:06     41s] (I)       GCell multiplier : 1
[04/05 18:23:06     41s] (I)       build grid graph
[04/05 18:23:06     41s] (I)       build grid graph start
[04/05 18:23:06     41s] [NR-eGR] Track table information for default rule: 
[04/05 18:23:06     41s] [NR-eGR] metal1 has no routable track
[04/05 18:23:06     41s] [NR-eGR] metal2 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal3 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal4 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal5 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal6 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal7 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal8 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal9 has single uniform track structure
[04/05 18:23:06     41s] [NR-eGR] metal10 has single uniform track structure
[04/05 18:23:06     41s] (I)       build grid graph end
[04/05 18:23:06     41s] (I)       ===========================================================================
[04/05 18:23:06     41s] (I)       == Report All Rule Vias ==
[04/05 18:23:06     41s] (I)       ===========================================================================
[04/05 18:23:06     41s] (I)        Via Rule : (Default)
[04/05 18:23:06     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 18:23:06     41s] (I)       ---------------------------------------------------------------------------
[04/05 18:23:06     41s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 18:23:06     41s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 18:23:06     41s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 18:23:06     41s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 18:23:06     41s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 18:23:06     41s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 18:23:06     41s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 18:23:06     41s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 18:23:06     41s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 18:23:06     41s] (I)       ===========================================================================
[04/05 18:23:06     41s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Num PG vias on layer 2 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 3 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 4 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 5 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 6 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 7 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 8 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 9 : 0
[04/05 18:23:06     41s] (I)       Num PG vias on layer 10 : 0
[04/05 18:23:06     41s] [NR-eGR] Read 633 PG shapes
[04/05 18:23:06     41s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] #Routing Blockages  : 0
[04/05 18:23:06     41s] [NR-eGR] #Instance Blockages : 0
[04/05 18:23:06     41s] [NR-eGR] #PG Blockages       : 633
[04/05 18:23:06     41s] [NR-eGR] #Halo Blockages     : 0
[04/05 18:23:06     41s] [NR-eGR] #Boundary Blockages : 0
[04/05 18:23:06     41s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 18:23:06     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 18:23:06     41s] (I)       readDataFromPlaceDB
[04/05 18:23:06     41s] (I)       Read net information..
[04/05 18:23:06     41s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 18:23:06     41s] (I)       Read testcase time = 0.000 seconds
[04/05 18:23:06     41s] 
[04/05 18:23:06     41s] (I)       early_global_route_priority property id does not exist.
[04/05 18:23:06     41s] (I)       Start initializing grid graph
[04/05 18:23:06     41s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 18:23:06     41s] (I)       End initializing grid graph
[04/05 18:23:06     41s] (I)       Model blockages into capacity
[04/05 18:23:06     41s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 18:23:06     41s] (I)       Started Modeling ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 18:23:06     41s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 18:23:06     41s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       -- layer congestion ratio --
[04/05 18:23:06     41s] (I)       Layer 1 : 0.100000
[04/05 18:23:06     41s] (I)       Layer 2 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 3 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 4 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 5 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 6 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 7 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 8 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 9 : 0.700000
[04/05 18:23:06     41s] (I)       Layer 10 : 0.700000
[04/05 18:23:06     41s] (I)       ----------------------------
[04/05 18:23:06     41s] (I)       Number of ignored nets = 0
[04/05 18:23:06     41s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 18:23:06     41s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 18:23:06     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 18:23:06     41s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 18:23:06     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 18:23:06     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 18:23:06     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 18:23:06     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 18:23:06     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 18:23:06     41s] (I)       Constructing bin map
[04/05 18:23:06     41s] (I)       Initialize bin information with width=5600 height=5600
[04/05 18:23:06     41s] (I)       Done constructing bin map
[04/05 18:23:06     41s] (I)       Before initializing Early Global Route syMemory usage = 1174.0 MB
[04/05 18:23:06     41s] (I)       Ndr track 0 does not exist
[04/05 18:23:06     41s] (I)       ---------------------Grid Graph Info--------------------
[04/05 18:23:06     41s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 18:23:06     41s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 18:23:06     41s] (I)       Site width          :   380  (dbu)
[04/05 18:23:06     41s] (I)       Row height          :  2800  (dbu)
[04/05 18:23:06     41s] (I)       GCell width         :  2800  (dbu)
[04/05 18:23:06     41s] (I)       GCell height        :  2800  (dbu)
[04/05 18:23:06     41s] (I)       Grid                :    24    23    10
[04/05 18:23:06     41s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 18:23:06     41s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 18:23:06     41s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 18:23:06     41s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:06     41s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:06     41s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 18:23:06     41s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 18:23:06     41s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 18:23:06     41s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 18:23:06     41s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 18:23:06     41s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 18:23:06     41s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 18:23:06     41s] (I)       --------------------------------------------------------
[04/05 18:23:06     41s] 
[04/05 18:23:06     41s] [NR-eGR] ============ Routing rule table ============
[04/05 18:23:06     41s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 18:23:06     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 18:23:06     41s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 18:23:06     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:06     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:06     41s] [NR-eGR] ========================================
[04/05 18:23:06     41s] [NR-eGR] 
[04/05 18:23:06     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 18:23:06     41s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 18:23:06     41s] (I)       After initializing Early Global Route syMemory usage = 1174.0 MB
[04/05 18:23:06     41s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Reset routing kernel
[04/05 18:23:06     41s] (I)       Started Global Routing ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       ============= Initialization =============
[04/05 18:23:06     41s] (I)       totalPins=797  totalGlobalPin=706 (88.58%)
[04/05 18:23:06     41s] (I)       Started Net group 1 ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Started Build MST ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Generate topology with single threads
[04/05 18:23:06     41s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 18:23:06     41s] (I)       #blocked areas for congestion spreading : 0
[04/05 18:23:06     41s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 18:23:06     41s] (I)       
[04/05 18:23:06     41s] (I)       ============  Phase 1a Route ============
[04/05 18:23:06     41s] (I)       Started Phase 1a ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Started Pattern routing ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 18:23:06     41s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       
[04/05 18:23:06     41s] (I)       ============  Phase 1b Route ============
[04/05 18:23:06     41s] (I)       Started Phase 1b ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 18:23:06     41s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 18:23:06     41s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       
[04/05 18:23:06     41s] (I)       ============  Phase 1c Route ============
[04/05 18:23:06     41s] (I)       Started Phase 1c ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 18:23:06     41s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       
[04/05 18:23:06     41s] (I)       ============  Phase 1d Route ============
[04/05 18:23:06     41s] (I)       Started Phase 1d ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 18:23:06     41s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       
[04/05 18:23:06     41s] (I)       ============  Phase 1e Route ============
[04/05 18:23:06     41s] (I)       Started Phase 1e ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Started Route legalization ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Usage: 1432 = (822 H, 610 V) = (9.29% H, 6.25% V) = (1.151e+03um H, 8.540e+02um V)
[04/05 18:23:06     41s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 18:23:06     41s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Started Layer assignment ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Running layer assignment with 1 threads
[04/05 18:23:06     41s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       
[04/05 18:23:06     41s] (I)       ============  Phase 1l Route ============
[04/05 18:23:06     41s] (I)       Started Phase 1l ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       
[04/05 18:23:06     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 18:23:06     41s] [NR-eGR]                        OverCon            
[04/05 18:23:06     41s] [NR-eGR]                         #Gcell     %Gcell
[04/05 18:23:06     41s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 18:23:06     41s] [NR-eGR] ----------------------------------------------
[04/05 18:23:06     41s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR] ----------------------------------------------
[04/05 18:23:06     41s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 18:23:06     41s] [NR-eGR] 
[04/05 18:23:06     41s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 18:23:06     41s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 18:23:06     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 18:23:06     41s] (I)       ============= track Assignment ============
[04/05 18:23:06     41s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Started Track Assignment ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/05 18:23:06     41s] (I)       Running track assignment with 1 threads
[04/05 18:23:06     41s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] (I)       Run Multi-thread track assignment
[04/05 18:23:06     41s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] Started Export DB wires ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] Started Export all nets ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] Started Set wire vias ( Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:06     41s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 699
[04/05 18:23:06     41s] [NR-eGR] metal2  (2V) length: 3.197950e+02um, number of vias: 768
[04/05 18:23:06     41s] [NR-eGR] metal3  (3H) length: 7.454350e+02um, number of vias: 275
[04/05 18:23:06     41s] [NR-eGR] metal4  (4V) length: 5.970450e+02um, number of vias: 100
[04/05 18:23:06     41s] [NR-eGR] metal5  (5H) length: 4.500400e+02um, number of vias: 59
[04/05 18:23:06     41s] [NR-eGR] metal6  (6V) length: 7.029500e+01um, number of vias: 4
[04/05 18:23:06     41s] [NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[04/05 18:23:06     41s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:06     41s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:06     41s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:06     41s] [NR-eGR] Total length: 2.183450e+03um, number of vias: 1905
[04/05 18:23:06     41s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:06     41s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/05 18:23:06     41s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:06     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1174.05 MB )
[04/05 18:23:06     41s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 18:23:06     41s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 18:23:06     41s] RC Extraction called in multi-corner(2) mode.
[04/05 18:23:06     41s] RCMode: PreRoute
[04/05 18:23:06     41s]       RC Corner Indexes            0       1   
[04/05 18:23:06     41s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 18:23:06     41s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:06     41s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 18:23:06     41s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:06     41s] Shrink Factor                : 1.00000
[04/05 18:23:06     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 18:23:06     41s] Using capacitance table file ...
[04/05 18:23:06     41s] LayerId::1 widthSet size::4
[04/05 18:23:06     41s] LayerId::2 widthSet size::4
[04/05 18:23:06     41s] LayerId::3 widthSet size::4
[04/05 18:23:06     41s] LayerId::4 widthSet size::4
[04/05 18:23:06     41s] LayerId::5 widthSet size::4
[04/05 18:23:06     41s] LayerId::6 widthSet size::4
[04/05 18:23:06     41s] LayerId::7 widthSet size::4
[04/05 18:23:06     41s] LayerId::8 widthSet size::4
[04/05 18:23:06     41s] LayerId::9 widthSet size::4
[04/05 18:23:06     41s] LayerId::10 widthSet size::3
[04/05 18:23:06     41s] Updating RC grid for preRoute extraction ...
[04/05 18:23:06     41s] Initializing multi-corner capacitance tables ... 
[04/05 18:23:06     41s] Initializing multi-corner resistance tables ...
[04/05 18:23:06     42s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:06     42s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 1.000000 ; uaWlH: 0.512134 ; aWlH: 0.000000 ; Pmax: 0.906100 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 18:23:06     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1174.047M)
[04/05 18:23:06     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1174.0M
[04/05 18:23:06     42s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1174.0M
[04/05 18:23:06     42s] Fast DP-INIT is on for default
[04/05 18:23:06     42s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1174.0M
[04/05 18:23:06     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1174.0M
[04/05 18:23:06     42s] Starting delay calculation for Setup views
[04/05 18:23:06     42s] #################################################################################
[04/05 18:23:06     42s] # Design Stage: PreRoute
[04/05 18:23:06     42s] # Design Name: bk_adder_32bit
[04/05 18:23:06     42s] # Design Mode: 45nm
[04/05 18:23:06     42s] # Analysis Mode: MMMC Non-OCV 
[04/05 18:23:06     42s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:06     42s] # Signoff Settings: SI Off 
[04/05 18:23:06     42s] #################################################################################
[04/05 18:23:06     42s] Calculate delays in BcWc mode...
[04/05 18:23:06     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1192.3M, InitMEM = 1191.3M)
[04/05 18:23:06     42s] Start delay calculation (fullDC) (1 T). (MEM=1192.27)
[04/05 18:23:06     42s] AAE_INFO: Cdb files are: 
[04/05 18:23:06     42s]  	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
[04/05 18:23:06     42s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
[04/05 18:23:06     42s]  
[04/05 18:23:06     42s] Start AAE Lib Loading. (MEM=1192.27)
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:07     42s] End AAE Lib Loading. (MEM=1254.9 CPU=0:00:00.6 Real=0:00:01.0)
[04/05 18:23:07     42s] End AAE Lib Interpolated Model. (MEM=1254.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:07     42s] First Iteration Infinite Tw... 
[04/05 18:23:07     42s] Total number of fetched objects 298
[04/05 18:23:07     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:07     42s] End delay calculation. (MEM=1278.59 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:07     43s] End delay calculation (fullDC). (MEM=1251.51 CPU=0:00:00.9 REAL=0:00:01.0)
[04/05 18:23:07     43s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1251.5M) ***
[04/05 18:23:07     43s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:43.1 mem=1251.5M)
[04/05 18:23:07     43s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 922.6M, totSessionCpu=0:00:43 **
[04/05 18:23:07     43s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/05 18:23:07     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:07     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.2 mem=1223.8M
[04/05 18:23:07     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1223.8M
[04/05 18:23:07     43s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:07     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1224.8M
[04/05 18:23:08     43s] OPERPROF:     Starting CMU at level 3, MEM:1224.8M
[04/05 18:23:08     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1224.8M
[04/05 18:23:08     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1224.8M
[04/05 18:23:08     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1224.8MB).
[04/05 18:23:08     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1224.8M
[04/05 18:23:08     43s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:08     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.2 mem=1224.8M
[04/05 18:23:08     43s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:08     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:08     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.2 mem=1224.8M
[04/05 18:23:08     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1224.8M
[04/05 18:23:08     43s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:08     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1224.8M
[04/05 18:23:08     43s] OPERPROF:     Starting CMU at level 3, MEM:1224.8M
[04/05 18:23:08     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1224.8M
[04/05 18:23:08     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1224.8M
[04/05 18:23:08     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1224.8MB).
[04/05 18:23:08     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1224.8M
[04/05 18:23:08     43s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:08     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.2 mem=1224.8M
[04/05 18:23:08     43s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:08     43s] *** Starting optimizing excluded clock nets MEM= 1224.8M) ***
[04/05 18:23:08     43s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1224.8M) ***
[04/05 18:23:08     43s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/05 18:23:08     43s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
The useful skew maximum allowed delay is: 0.15
[04/05 18:23:08     43s] Deleting Lib Analyzer.
[04/05 18:23:08     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.3 mem=1226.2M
[04/05 18:23:08     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.3 mem=1226.2M
[04/05 18:23:08     43s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/05 18:23:08     43s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.3/0:00:50.4 (0.9), mem = 1226.2M
[04/05 18:23:08     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.1
[04/05 18:23:08     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:08     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.3 mem=1234.2M
[04/05 18:23:08     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1234.2M
[04/05 18:23:08     43s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:08     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1234.2M
[04/05 18:23:08     43s] OPERPROF:     Starting CMU at level 3, MEM:1234.2M
[04/05 18:23:08     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1234.2M
[04/05 18:23:08     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1234.2M
[04/05 18:23:08     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1234.2MB).
[04/05 18:23:08     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1234.2M
[04/05 18:23:08     43s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:08     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.4 mem=1234.2M
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] 
[04/05 18:23:08     43s] Footprint cell information for calculating maxBufDist
[04/05 18:23:08     43s] *info: There are 9 candidate Buffer cells
[04/05 18:23:08     43s] *info: There are 6 candidate Inverter cells
[04/05 18:23:08     43s] 
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] 
[04/05 18:23:08     43s] Creating Lib Analyzer ...
[04/05 18:23:08     43s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:08     43s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:08     43s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:08     43s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:08     43s] 
[04/05 18:23:08     43s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:09     44s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:44.3 mem=1400.2M
[04/05 18:23:09     44s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:44.3 mem=1400.2M
[04/05 18:23:09     44s] Creating Lib Analyzer, finished. 
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 18:23:09     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1419.3M
[04/05 18:23:09     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1419.3M
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] Netlist preparation processing... 
[04/05 18:23:09     44s] Removed 0 instance
[04/05 18:23:09     44s] *info: Marking 0 isolation instances dont touch
[04/05 18:23:09     44s] *info: Marking 0 level shifter instances dont touch
[04/05 18:23:09     44s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:09     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.1
[04/05 18:23:09     44s] *** AreaOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:44.4/0:00:51.5 (0.9), mem = 1400.2M
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] =============================================================================================
[04/05 18:23:09     44s]  Step TAT Report for SimplifyNetlist #1
[04/05 18:23:09     44s] =============================================================================================
[04/05 18:23:09     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:09     44s] ---------------------------------------------------------------------------------------------
[04/05 18:23:09     44s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  45.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:09     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:09     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:23:09     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:09     44s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  40.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:23:09     44s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:09     44s] [ MISC                   ]          0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 18:23:09     44s] ---------------------------------------------------------------------------------------------
[04/05 18:23:09     44s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:23:09     44s] ---------------------------------------------------------------------------------------------
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] Active setup views:
[04/05 18:23:09     44s]  analysis_slow
[04/05 18:23:09     44s]   Dominating endpoints: 0
[04/05 18:23:09     44s]   Dominating TNS: -0.000
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] Deleting Lib Analyzer.
[04/05 18:23:09     44s] Begin: GigaOpt Global Optimization
[04/05 18:23:09     44s] *info: use new DP (enabled)
[04/05 18:23:09     44s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/05 18:23:09     44s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:44.5/0:00:51.5 (0.9), mem = 1319.2M
[04/05 18:23:09     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.2
[04/05 18:23:09     44s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:09     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.5 mem=1319.2M
[04/05 18:23:09     44s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:23:09     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1319.2M
[04/05 18:23:09     44s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:09     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1319.2M
[04/05 18:23:09     44s] OPERPROF:     Starting CMU at level 3, MEM:1319.2M
[04/05 18:23:09     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1319.2M
[04/05 18:23:09     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1319.2M
[04/05 18:23:09     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1319.2MB).
[04/05 18:23:09     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1319.2M
[04/05 18:23:09     44s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:09     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.5 mem=1319.2M
[04/05 18:23:09     44s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] Creating Lib Analyzer ...
[04/05 18:23:09     44s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:09     44s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:09     44s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:09     44s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:09     44s] 
[04/05 18:23:09     44s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:09     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.1 mem=1319.2M
[04/05 18:23:09     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.1 mem=1319.2M
[04/05 18:23:09     45s] Creating Lib Analyzer, finished. 
[04/05 18:23:09     45s] 
[04/05 18:23:09     45s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 18:23:10     45s] *info: 2 special nets excluded.
[04/05 18:23:10     45s] *info: 63 no-driver nets excluded.
[04/05 18:23:10     45s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1345.3M
[04/05 18:23:10     45s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1346.3M
[04/05 18:23:10     46s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/05 18:23:10     46s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 18:23:10     46s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|  End Point  |
[04/05 18:23:10     46s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 18:23:10     46s] |   0.000|   0.000|    59.92%|   0:00:00.0| 1346.3M|analysis_slow|       NA| NA          |
[04/05 18:23:10     46s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 18:23:10     46s] 
[04/05 18:23:10     46s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.3M) ***
[04/05 18:23:10     46s] 
[04/05 18:23:10     46s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.3M) ***
[04/05 18:23:10     46s] Bottom Preferred Layer:
[04/05 18:23:10     46s]     None
[04/05 18:23:10     46s] Via Pillar Rule:
[04/05 18:23:10     46s]     None
[04/05 18:23:10     46s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/05 18:23:10     46s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:10     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.2
[04/05 18:23:10     46s] *** SetupOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:46.1/0:00:53.2 (0.9), mem = 1327.2M
[04/05 18:23:10     46s] 
[04/05 18:23:10     46s] =============================================================================================
[04/05 18:23:10     46s]  Step TAT Report for GlobalOpt #1
[04/05 18:23:10     46s] =============================================================================================
[04/05 18:23:10     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:10     46s] ---------------------------------------------------------------------------------------------
[04/05 18:23:10     46s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    3.2
[04/05 18:23:10     46s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  39.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:23:10     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:10     46s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:23:10     46s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:23:10     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:10     46s] [ TransformInit          ]      1   0:00:00.8  (  46.0 % )     0:00:00.8 /  0:00:00.7    1.0
[04/05 18:23:10     46s] [ MISC                   ]          0:00:00.2  (  13.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:23:10     46s] ---------------------------------------------------------------------------------------------
[04/05 18:23:10     46s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/05 18:23:10     46s] ---------------------------------------------------------------------------------------------
[04/05 18:23:10     46s] 
[04/05 18:23:10     46s] End: GigaOpt Global Optimization
[04/05 18:23:10     46s] *** Check timing (0:00:00.0)
[04/05 18:23:10     46s] Deleting Lib Analyzer.
[04/05 18:23:10     46s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/05 18:23:10     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.2 mem=1325.2M
[04/05 18:23:10     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.2 mem=1325.2M
[04/05 18:23:10     46s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/05 18:23:10     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:10     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.2 mem=1344.3M
[04/05 18:23:10     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.3M
[04/05 18:23:10     46s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:10     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.3M
[04/05 18:23:10     46s] OPERPROF:     Starting CMU at level 3, MEM:1344.3M
[04/05 18:23:10     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1344.3M
[04/05 18:23:10     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1344.3M
[04/05 18:23:10     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.3MB).
[04/05 18:23:10     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:1344.3M
[04/05 18:23:10     46s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:10     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.2 mem=1344.3M
[04/05 18:23:10     46s] Begin: Area Reclaim Optimization
[04/05 18:23:10     46s] 
[04/05 18:23:10     46s] Creating Lib Analyzer ...
[04/05 18:23:10     46s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:11     46s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:11     46s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:11     46s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:11     46s] 
[04/05 18:23:11     46s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:11     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.7 mem=1346.3M
[04/05 18:23:11     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.7 mem=1346.3M
[04/05 18:23:11     46s] Creating Lib Analyzer, finished. 
[04/05 18:23:11     46s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:46.7/0:00:53.8 (0.9), mem = 1346.3M
[04/05 18:23:11     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.3
[04/05 18:23:11     46s] 
[04/05 18:23:11     46s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 18:23:11     46s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1346.3M
[04/05 18:23:11     46s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1346.3M
[04/05 18:23:11     46s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 18:23:11     46s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:11     46s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/05 18:23:11     46s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:11     46s] |    59.92%|        -|   0.000|   0.000|   0:00:00.0| 1346.3M|
[04/05 18:23:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1365.4M|
[04/05 18:23:11     46s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 18:23:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1365.4M|
[04/05 18:23:11     46s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1365.4M|
[04/05 18:23:11     47s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1365.4M|
[04/05 18:23:11     47s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 18:23:11     47s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1365.4M|
[04/05 18:23:11     47s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:11     47s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 18:23:11     47s] 
[04/05 18:23:11     47s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/05 18:23:11     47s] --------------------------------------------------------------
[04/05 18:23:11     47s] |                                   | Total     | Sequential |
[04/05 18:23:11     47s] --------------------------------------------------------------
[04/05 18:23:11     47s] | Num insts resized                 |       0  |       0    |
[04/05 18:23:11     47s] | Num insts undone                  |       0  |       0    |
[04/05 18:23:11     47s] | Num insts Downsized               |       0  |       0    |
[04/05 18:23:11     47s] | Num insts Samesized               |       0  |       0    |
[04/05 18:23:11     47s] | Num insts Upsized                 |       0  |       0    |
[04/05 18:23:11     47s] | Num multiple commits+uncommits    |       0  |       -    |
[04/05 18:23:11     47s] --------------------------------------------------------------
[04/05 18:23:11     47s] Bottom Preferred Layer:
[04/05 18:23:11     47s]     None
[04/05 18:23:11     47s] Via Pillar Rule:
[04/05 18:23:11     47s]     None
[04/05 18:23:11     47s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[04/05 18:23:11     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.3
[04/05 18:23:11     47s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:47.0/0:00:54.1 (0.9), mem = 1365.4M
[04/05 18:23:11     47s] 
[04/05 18:23:11     47s] =============================================================================================
[04/05 18:23:11     47s]  Step TAT Report for AreaOpt #1
[04/05 18:23:11     47s] =============================================================================================
[04/05 18:23:11     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:11     47s] ---------------------------------------------------------------------------------------------
[04/05 18:23:11     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:11     47s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  57.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:11     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:11     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:11     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:11     47s] [ OptSingleIteration     ]      5   0:00:00.0  (   5.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/05 18:23:11     47s] [ OptGetWeight           ]     48   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:11     47s] [ OptEval                ]     48   0:00:00.2  (  20.9 % )     0:00:00.2 /  0:00:00.2    1.1
[04/05 18:23:11     47s] [ OptCommit              ]     48   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:11     47s] [ PostCommitDelayCalc    ]     48   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:11     47s] [ MISC                   ]          0:00:00.1  (  13.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/05 18:23:11     47s] ---------------------------------------------------------------------------------------------
[04/05 18:23:11     47s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/05 18:23:11     47s] ---------------------------------------------------------------------------------------------
[04/05 18:23:11     47s] 
[04/05 18:23:11     47s] Executing incremental physical updates
[04/05 18:23:11     47s] Executing incremental physical updates
[04/05 18:23:11     47s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:11     47s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1327.33M, totSessionCpu=0:00:47).
[04/05 18:23:11     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1327.3M
[04/05 18:23:11     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1327.3M
[04/05 18:23:11     47s] **INFO: Flow update: Design is easy to close.
[04/05 18:23:11     47s] 
[04/05 18:23:11     47s] *** Start incrementalPlace ***
[04/05 18:23:11     47s] User Input Parameters:
[04/05 18:23:11     47s] - Congestion Driven    : On
[04/05 18:23:11     47s] - Timing Driven        : On
[04/05 18:23:11     47s] - Area-Violation Based : On
[04/05 18:23:11     47s] - Start Rollback Level : -5
[04/05 18:23:11     47s] - Legalized            : On
[04/05 18:23:11     47s] - Window Based         : Off
[04/05 18:23:11     47s] - eDen incr mode       : Off
[04/05 18:23:11     47s] - Small incr mode      : Off
[04/05 18:23:11     47s] 
[04/05 18:23:11     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] Collecting buffer chain nets ...
[04/05 18:23:12     47s] No Views given, use default active views for adaptive view pruning
[04/05 18:23:12     47s] SKP will enable view:
[04/05 18:23:12     47s]   analysis_slow
[04/05 18:23:12     47s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.008, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1329.3M
[04/05 18:23:12     47s] Starting Early Global Route congestion estimation: mem = 1329.3M
[04/05 18:23:12     47s] (I)       Started Loading and Dumping File ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Reading DB...
[04/05 18:23:12     47s] (I)       Read data from FE... (mem=1329.3M)
[04/05 18:23:12     47s] (I)       Read nodes and places... (mem=1329.3M)
[04/05 18:23:12     47s] (I)       Done Read nodes and places (cpu=0.000s, mem=1329.3M)
[04/05 18:23:12     47s] (I)       Read nets... (mem=1329.3M)
[04/05 18:23:12     47s] (I)       Done Read nets (cpu=0.000s, mem=1329.3M)
[04/05 18:23:12     47s] (I)       Done Read data from FE (cpu=0.000s, mem=1329.3M)
[04/05 18:23:12     47s] (I)       before initializing RouteDB syMemory usage = 1329.3 MB
[04/05 18:23:12     47s] (I)       == Non-default Options ==
[04/05 18:23:12     47s] (I)       Maximum routing layer                              : 10
[04/05 18:23:12     47s] (I)       Use non-blocking free Dbs wires                    : false
[04/05 18:23:12     47s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 18:23:12     47s] (I)       Use row-based GCell size
[04/05 18:23:12     47s] (I)       GCell unit size  : 2800
[04/05 18:23:12     47s] (I)       GCell multiplier : 1
[04/05 18:23:12     47s] (I)       build grid graph
[04/05 18:23:12     47s] (I)       build grid graph start
[04/05 18:23:12     47s] [NR-eGR] Track table information for default rule: 
[04/05 18:23:12     47s] [NR-eGR] metal1 has no routable track
[04/05 18:23:12     47s] [NR-eGR] metal2 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal3 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal4 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal5 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal6 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal7 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal8 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal9 has single uniform track structure
[04/05 18:23:12     47s] [NR-eGR] metal10 has single uniform track structure
[04/05 18:23:12     47s] (I)       build grid graph end
[04/05 18:23:12     47s] (I)       ===========================================================================
[04/05 18:23:12     47s] (I)       == Report All Rule Vias ==
[04/05 18:23:12     47s] (I)       ===========================================================================
[04/05 18:23:12     47s] (I)        Via Rule : (Default)
[04/05 18:23:12     47s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 18:23:12     47s] (I)       ---------------------------------------------------------------------------
[04/05 18:23:12     47s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 18:23:12     47s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 18:23:12     47s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 18:23:12     47s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 18:23:12     47s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 18:23:12     47s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 18:23:12     47s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 18:23:12     47s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 18:23:12     47s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 18:23:12     47s] (I)       ===========================================================================
[04/05 18:23:12     47s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Num PG vias on layer 2 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 3 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 4 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 5 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 6 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 7 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 8 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 9 : 0
[04/05 18:23:12     47s] (I)       Num PG vias on layer 10 : 0
[04/05 18:23:12     47s] [NR-eGR] Read 633 PG shapes
[04/05 18:23:12     47s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] [NR-eGR] #Routing Blockages  : 0
[04/05 18:23:12     47s] [NR-eGR] #Instance Blockages : 0
[04/05 18:23:12     47s] [NR-eGR] #PG Blockages       : 633
[04/05 18:23:12     47s] [NR-eGR] #Halo Blockages     : 0
[04/05 18:23:12     47s] [NR-eGR] #Boundary Blockages : 0
[04/05 18:23:12     47s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 18:23:12     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 18:23:12     47s] (I)       readDataFromPlaceDB
[04/05 18:23:12     47s] (I)       Read net information..
[04/05 18:23:12     47s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 18:23:12     47s] (I)       Read testcase time = 0.000 seconds
[04/05 18:23:12     47s] 
[04/05 18:23:12     47s] (I)       early_global_route_priority property id does not exist.
[04/05 18:23:12     47s] (I)       Start initializing grid graph
[04/05 18:23:12     47s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 18:23:12     47s] (I)       End initializing grid graph
[04/05 18:23:12     47s] (I)       Model blockages into capacity
[04/05 18:23:12     47s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 18:23:12     47s] (I)       Started Modeling ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 18:23:12     47s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 18:23:12     47s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       -- layer congestion ratio --
[04/05 18:23:12     47s] (I)       Layer 1 : 0.100000
[04/05 18:23:12     47s] (I)       Layer 2 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 3 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 4 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 5 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 6 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 7 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 8 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 9 : 0.700000
[04/05 18:23:12     47s] (I)       Layer 10 : 0.700000
[04/05 18:23:12     47s] (I)       ----------------------------
[04/05 18:23:12     47s] (I)       Number of ignored nets = 0
[04/05 18:23:12     47s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 18:23:12     47s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 18:23:12     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 18:23:12     47s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 18:23:12     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 18:23:12     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 18:23:12     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 18:23:12     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 18:23:12     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 18:23:12     47s] (I)       Before initializing Early Global Route syMemory usage = 1329.3 MB
[04/05 18:23:12     47s] (I)       Ndr track 0 does not exist
[04/05 18:23:12     47s] (I)       ---------------------Grid Graph Info--------------------
[04/05 18:23:12     47s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 18:23:12     47s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 18:23:12     47s] (I)       Site width          :   380  (dbu)
[04/05 18:23:12     47s] (I)       Row height          :  2800  (dbu)
[04/05 18:23:12     47s] (I)       GCell width         :  2800  (dbu)
[04/05 18:23:12     47s] (I)       GCell height        :  2800  (dbu)
[04/05 18:23:12     47s] (I)       Grid                :    24    23    10
[04/05 18:23:12     47s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 18:23:12     47s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 18:23:12     47s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 18:23:12     47s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:12     47s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:12     47s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 18:23:12     47s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 18:23:12     47s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 18:23:12     47s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 18:23:12     47s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 18:23:12     47s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 18:23:12     47s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 18:23:12     47s] (I)       --------------------------------------------------------
[04/05 18:23:12     47s] 
[04/05 18:23:12     47s] [NR-eGR] ============ Routing rule table ============
[04/05 18:23:12     47s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 18:23:12     47s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 18:23:12     47s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 18:23:12     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:12     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:12     47s] [NR-eGR] ========================================
[04/05 18:23:12     47s] [NR-eGR] 
[04/05 18:23:12     47s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 18:23:12     47s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 18:23:12     47s] (I)       After initializing Early Global Route syMemory usage = 1329.3 MB
[04/05 18:23:12     47s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Reset routing kernel
[04/05 18:23:12     47s] (I)       Started Global Routing ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       ============= Initialization =============
[04/05 18:23:12     47s] (I)       totalPins=797  totalGlobalPin=706 (88.58%)
[04/05 18:23:12     47s] (I)       Started Net group 1 ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Started Build MST ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Generate topology with single threads
[04/05 18:23:12     47s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 18:23:12     47s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 18:23:12     47s] (I)       
[04/05 18:23:12     47s] (I)       ============  Phase 1a Route ============
[04/05 18:23:12     47s] (I)       Started Phase 1a ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Started Pattern routing ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:12     47s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       
[04/05 18:23:12     47s] (I)       ============  Phase 1b Route ============
[04/05 18:23:12     47s] (I)       Started Phase 1b ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:12     47s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 18:23:12     47s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       
[04/05 18:23:12     47s] (I)       ============  Phase 1c Route ============
[04/05 18:23:12     47s] (I)       Started Phase 1c ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:12     47s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       
[04/05 18:23:12     47s] (I)       ============  Phase 1d Route ============
[04/05 18:23:12     47s] (I)       Started Phase 1d ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:12     47s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       
[04/05 18:23:12     47s] (I)       ============  Phase 1e Route ============
[04/05 18:23:12     47s] (I)       Started Phase 1e ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Started Route legalization ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Usage: 1432 = (818 H, 614 V) = (9.25% H, 6.29% V) = (1.145e+03um H, 8.596e+02um V)
[04/05 18:23:12     47s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.004800e+03um
[04/05 18:23:12     47s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Started Layer assignment ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Running layer assignment with 1 threads
[04/05 18:23:12     47s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       
[04/05 18:23:12     47s] (I)       ============  Phase 1l Route ============
[04/05 18:23:12     47s] (I)       Started Phase 1l ( Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       
[04/05 18:23:12     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 18:23:12     47s] [NR-eGR]                        OverCon            
[04/05 18:23:12     47s] [NR-eGR]                         #Gcell     %Gcell
[04/05 18:23:12     47s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 18:23:12     47s] [NR-eGR] ----------------------------------------------
[04/05 18:23:12     47s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR] ----------------------------------------------
[04/05 18:23:12     47s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 18:23:12     47s] [NR-eGR] 
[04/05 18:23:12     47s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1329.33 MB )
[04/05 18:23:12     47s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 18:23:12     47s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 18:23:12     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 18:23:12     47s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1329.3M
[04/05 18:23:12     47s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.080, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1329.3M
[04/05 18:23:12     47s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:12     47s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 18:23:12     47s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:12     47s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 18:23:12     47s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:12     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 18:23:12     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 18:23:12     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1329.3M
[04/05 18:23:12     47s] 
[04/05 18:23:12     47s] === incrementalPlace Internal Loop 1 ===
[04/05 18:23:12     47s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/05 18:23:12     47s] OPERPROF: Starting IPInitSPData at level 1, MEM:1329.3M
[04/05 18:23:12     47s] #spOpts: N=45 minPadR=1.1 
[04/05 18:23:12     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF:   Starting post-place ADS at level 2, MEM:1329.3M
[04/05 18:23:12     47s] ADSU 0.599 -> 0.599. GS 11.200
[04/05 18:23:12     47s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF:   Starting spMPad at level 2, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF:     Starting spContextMPad at level 3, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1329.3M
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] [spp] 0
[04/05 18:23:12     47s] [adp] 0:1:1:3
[04/05 18:23:12     47s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1329.3M
[04/05 18:23:12     47s] SP #FI/SF FL/PI 0/0 233/0
[04/05 18:23:12     47s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.021, MEM:1329.3M
[04/05 18:23:12     47s] PP off. flexM 0
[04/05 18:23:12     47s] OPERPROF: Starting CDPad at level 1, MEM:1329.3M
[04/05 18:23:12     47s] 3DP is on.
[04/05 18:23:12     47s] 3DP OF M2 0.000, M4 0.000. Diff 0
[04/05 18:23:12     47s] design sh 0.147.
[04/05 18:23:12     47s] design sh 0.147.
[04/05 18:23:12     47s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[04/05 18:23:12     47s] design sh 0.147.
[04/05 18:23:12     47s] CDPadU 0.806 -> 0.667. R=0.599, N=233, GS=1.400
[04/05 18:23:12     47s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.007, MEM:1329.3M
[04/05 18:23:12     47s] OPERPROF: Starting InitSKP at level 1, MEM:1329.3M
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[04/05 18:23:12     47s] SKP cleared!
[04/05 18:23:12     47s] OPERPROF: Finished InitSKP at level 1, CPU:0.070, REAL:0.071, MEM:1329.3M
[04/05 18:23:12     47s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] OPERPROF: Starting npPlace at level 1, MEM:1329.3M
[04/05 18:23:12     47s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[04/05 18:23:12     47s] No instances found in the vector
[04/05 18:23:12     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1329.3M, DRC: 0)
[04/05 18:23:12     47s] 0 (out of 0) MH cells were successfully legalized.
[04/05 18:23:12     47s] Iteration  4: Total net bbox = 2.019e+03 (1.20e+03 8.21e+02)
[04/05 18:23:12     47s]               Est.  stn bbox = 2.039e+03 (1.21e+03 8.28e+02)
[04/05 18:23:12     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.7M
[04/05 18:23:12     47s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.041, MEM:1330.7M
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] OPERPROF: Starting npPlace at level 1, MEM:1330.7M
[04/05 18:23:12     47s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[04/05 18:23:12     47s] No instances found in the vector
[04/05 18:23:12     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1330.7M, DRC: 0)
[04/05 18:23:12     47s] 0 (out of 0) MH cells were successfully legalized.
[04/05 18:23:12     47s] Iteration  5: Total net bbox = 1.978e+03 (1.15e+03 8.24e+02)
[04/05 18:23:12     47s]               Est.  stn bbox = 1.995e+03 (1.16e+03 8.30e+02)
[04/05 18:23:12     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.7M
[04/05 18:23:12     47s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.051, MEM:1330.7M
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] OPERPROF: Starting npPlace at level 1, MEM:1330.7M
[04/05 18:23:12     47s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/05 18:23:12     47s] No instances found in the vector
[04/05 18:23:12     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1330.7M, DRC: 0)
[04/05 18:23:12     47s] 0 (out of 0) MH cells were successfully legalized.
[04/05 18:23:12     47s] Iteration  6: Total net bbox = 2.017e+03 (1.17e+03 8.49e+02)
[04/05 18:23:12     47s]               Est.  stn bbox = 2.036e+03 (1.18e+03 8.56e+02)
[04/05 18:23:12     47s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1330.7M
[04/05 18:23:12     47s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.236, MEM:1330.7M
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] NP #FI/FS/SF FL/PI: 0/0/0 233/0
[04/05 18:23:12     47s] no activity file in design. spp won't run.
[04/05 18:23:12     47s] OPERPROF: Starting npPlace at level 1, MEM:1330.7M
[04/05 18:23:12     47s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/05 18:23:12     47s] No instances found in the vector
[04/05 18:23:12     47s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1330.7M, DRC: 0)
[04/05 18:23:12     47s] 0 (out of 0) MH cells were successfully legalized.
[04/05 18:23:12     48s] Iteration  7: Total net bbox = 2.100e+03 (1.21e+03 8.88e+02)
[04/05 18:23:12     48s]               Est.  stn bbox = 2.120e+03 (1.22e+03 8.95e+02)
[04/05 18:23:12     48s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1330.7M
[04/05 18:23:12     48s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.309, MEM:1330.7M
[04/05 18:23:12     48s] Move report: Timing Driven Placement moves 233 insts, mean move: 2.01 um, max move: 7.61 um
[04/05 18:23:12     48s] 	Max move on inst (RTDO6_6/U2): (24.70, 10.22) --> (18.45, 8.87)
[04/05 18:23:12     48s] no activity file in design. spp won't run.
[04/05 18:23:12     48s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.004, MEM:1330.7M
[04/05 18:23:12     48s] 
[04/05 18:23:12     48s] Finished Incremental Placement (cpu=0:00:00.7, real=0:00:00.0, mem=1330.7M)
[04/05 18:23:12     48s] CongRepair sets shifter mode to gplace
[04/05 18:23:12     48s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1330.7M
[04/05 18:23:12     48s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:12     48s] All LLGs are deleted
[04/05 18:23:12     48s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1330.7M
[04/05 18:23:12     48s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1330.7M
[04/05 18:23:12     48s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:12     48s] Fast DP-INIT is on for default
[04/05 18:23:12     48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:12     48s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.037, MEM:1323.5M
[04/05 18:23:12     48s] OPERPROF:         Starting CMU at level 5, MEM:1323.5M
[04/05 18:23:12     48s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1323.5M
[04/05 18:23:12     48s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.040, MEM:1323.5M
[04/05 18:23:12     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1323.5MB).
[04/05 18:23:12     48s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.045, MEM:1323.5M
[04/05 18:23:12     48s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.046, MEM:1323.5M
[04/05 18:23:12     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27484.2
[04/05 18:23:12     48s] OPERPROF:   Starting RefinePlace at level 2, MEM:1323.5M
[04/05 18:23:12     48s] *** Starting refinePlace (0:00:48.1 mem=1323.5M) ***
[04/05 18:23:12     48s] Total net bbox length = 2.090e+03 (1.175e+03 9.150e+02) (ext = 1.277e+03)
[04/05 18:23:12     48s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:12     48s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1323.5M
[04/05 18:23:12     48s] Starting refinePlace ...
[04/05 18:23:12     48s] ** Cut row section cpu time 0:00:00.0.
[04/05 18:23:12     48s]    Spread Effort: high, pre-route mode, useDDP on.
[04/05 18:23:12     48s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1323.5MB) @(0:00:48.1 - 0:00:48.1).
[04/05 18:23:12     48s] Move report: preRPlace moves 233 insts, mean move: 0.33 um, max move: 1.17 um
[04/05 18:23:12     48s] 	Max move on inst (PG_generate_18__PG/U2): (6.37, 16.53) --> (6.84, 17.22)
[04/05 18:23:12     48s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[04/05 18:23:12     48s] wireLenOptFixPriorityInst 0 inst fixed
[04/05 18:23:12     48s] Placement tweakage begins.
[04/05 18:23:12     48s] wire length = 2.161e+03
[04/05 18:23:13     48s] wire length = 2.113e+03
[04/05 18:23:13     48s] Placement tweakage ends.
[04/05 18:23:13     48s] Move report: tweak moves 22 insts, mean move: 0.85 um, max move: 1.52 um
[04/05 18:23:13     48s] 	Max move on inst (PG_generate_14__PG/U2): (10.64, 10.22) --> (9.12, 10.22)
[04/05 18:23:13     48s] 
[04/05 18:23:13     48s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 18:23:13     48s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:13     48s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1323.5MB) @(0:00:48.1 - 0:00:48.2).
[04/05 18:23:13     48s] Move report: Detail placement moves 233 insts, mean move: 0.38 um, max move: 1.92 um
[04/05 18:23:13     48s] 	Max move on inst (level1_dot_operator_forward_tree_19__DO1/U2): (8.72, 16.38) --> (10.07, 15.82)
[04/05 18:23:13     48s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1323.5MB
[04/05 18:23:13     48s] Statistics of distance of Instance movement in refine placement:
[04/05 18:23:13     48s]   maximum (X+Y) =         1.92 um
[04/05 18:23:13     48s]   inst (level1_dot_operator_forward_tree_19__DO1/U2) with max move: (8.719, 16.384) -> (10.07, 15.82)
[04/05 18:23:13     48s]   mean    (X+Y) =         0.38 um
[04/05 18:23:13     48s] Summary Report:
[04/05 18:23:13     48s] Instances move: 233 (out of 233 movable)
[04/05 18:23:13     48s] Instances flipped: 0
[04/05 18:23:13     48s] Mean displacement: 0.38 um
[04/05 18:23:13     48s] Max displacement: 1.92 um (Instance: level1_dot_operator_forward_tree_19__DO1/U2) (8.719, 16.384) -> (10.07, 15.82)
[04/05 18:23:13     48s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/05 18:23:13     48s] Total instances moved : 233
[04/05 18:23:13     48s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.070, REAL:0.070, MEM:1323.5M
[04/05 18:23:13     48s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:23:13     48s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1323.5MB
[04/05 18:23:13     48s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1323.5MB) @(0:00:48.1 - 0:00:48.2).
[04/05 18:23:13     48s] *** Finished refinePlace (0:00:48.2 mem=1323.5M) ***
[04/05 18:23:13     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27484.2
[04/05 18:23:13     48s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.080, MEM:1323.5M
[04/05 18:23:13     48s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.130, REAL:0.130, MEM:1323.5M
[04/05 18:23:13     48s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1323.5M
[04/05 18:23:13     48s] Starting Early Global Route congestion estimation: mem = 1323.5M
[04/05 18:23:13     48s] (I)       Started Loading and Dumping File ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Reading DB...
[04/05 18:23:13     48s] (I)       Read data from FE... (mem=1323.5M)
[04/05 18:23:13     48s] (I)       Read nodes and places... (mem=1323.5M)
[04/05 18:23:13     48s] (I)       Done Read nodes and places (cpu=0.000s, mem=1323.5M)
[04/05 18:23:13     48s] (I)       Read nets... (mem=1323.5M)
[04/05 18:23:13     48s] (I)       Done Read nets (cpu=0.000s, mem=1323.5M)
[04/05 18:23:13     48s] (I)       Done Read data from FE (cpu=0.000s, mem=1323.5M)
[04/05 18:23:13     48s] (I)       before initializing RouteDB syMemory usage = 1323.5 MB
[04/05 18:23:13     48s] (I)       == Non-default Options ==
[04/05 18:23:13     48s] (I)       Maximum routing layer                              : 10
[04/05 18:23:13     48s] (I)       Use non-blocking free Dbs wires                    : false
[04/05 18:23:13     48s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 18:23:13     48s] (I)       Use row-based GCell size
[04/05 18:23:13     48s] (I)       GCell unit size  : 2800
[04/05 18:23:13     48s] (I)       GCell multiplier : 1
[04/05 18:23:13     48s] (I)       build grid graph
[04/05 18:23:13     48s] (I)       build grid graph start
[04/05 18:23:13     48s] [NR-eGR] Track table information for default rule: 
[04/05 18:23:13     48s] [NR-eGR] metal1 has no routable track
[04/05 18:23:13     48s] [NR-eGR] metal2 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal3 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal4 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal5 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal6 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal7 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal8 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal9 has single uniform track structure
[04/05 18:23:13     48s] [NR-eGR] metal10 has single uniform track structure
[04/05 18:23:13     48s] (I)       build grid graph end
[04/05 18:23:13     48s] (I)       ===========================================================================
[04/05 18:23:13     48s] (I)       == Report All Rule Vias ==
[04/05 18:23:13     48s] (I)       ===========================================================================
[04/05 18:23:13     48s] (I)        Via Rule : (Default)
[04/05 18:23:13     48s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 18:23:13     48s] (I)       ---------------------------------------------------------------------------
[04/05 18:23:13     48s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 18:23:13     48s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 18:23:13     48s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 18:23:13     48s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 18:23:13     48s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 18:23:13     48s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 18:23:13     48s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 18:23:13     48s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 18:23:13     48s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 18:23:13     48s] (I)       ===========================================================================
[04/05 18:23:13     48s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Num PG vias on layer 2 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 3 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 4 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 5 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 6 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 7 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 8 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 9 : 0
[04/05 18:23:13     48s] (I)       Num PG vias on layer 10 : 0
[04/05 18:23:13     48s] [NR-eGR] Read 633 PG shapes
[04/05 18:23:13     48s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] #Routing Blockages  : 0
[04/05 18:23:13     48s] [NR-eGR] #Instance Blockages : 0
[04/05 18:23:13     48s] [NR-eGR] #PG Blockages       : 633
[04/05 18:23:13     48s] [NR-eGR] #Halo Blockages     : 0
[04/05 18:23:13     48s] [NR-eGR] #Boundary Blockages : 0
[04/05 18:23:13     48s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 18:23:13     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 18:23:13     48s] (I)       readDataFromPlaceDB
[04/05 18:23:13     48s] (I)       Read net information..
[04/05 18:23:13     48s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 18:23:13     48s] (I)       Read testcase time = 0.000 seconds
[04/05 18:23:13     48s] 
[04/05 18:23:13     48s] (I)       early_global_route_priority property id does not exist.
[04/05 18:23:13     48s] (I)       Start initializing grid graph
[04/05 18:23:13     48s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 18:23:13     48s] (I)       End initializing grid graph
[04/05 18:23:13     48s] (I)       Model blockages into capacity
[04/05 18:23:13     48s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 18:23:13     48s] (I)       Started Modeling ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 18:23:13     48s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 18:23:13     48s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       -- layer congestion ratio --
[04/05 18:23:13     48s] (I)       Layer 1 : 0.100000
[04/05 18:23:13     48s] (I)       Layer 2 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 3 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 4 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 5 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 6 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 7 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 8 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 9 : 0.700000
[04/05 18:23:13     48s] (I)       Layer 10 : 0.700000
[04/05 18:23:13     48s] (I)       ----------------------------
[04/05 18:23:13     48s] (I)       Number of ignored nets = 0
[04/05 18:23:13     48s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 18:23:13     48s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 18:23:13     48s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 18:23:13     48s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 18:23:13     48s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 18:23:13     48s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 18:23:13     48s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 18:23:13     48s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 18:23:13     48s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 18:23:13     48s] (I)       Before initializing Early Global Route syMemory usage = 1323.5 MB
[04/05 18:23:13     48s] (I)       Ndr track 0 does not exist
[04/05 18:23:13     48s] (I)       ---------------------Grid Graph Info--------------------
[04/05 18:23:13     48s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 18:23:13     48s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 18:23:13     48s] (I)       Site width          :   380  (dbu)
[04/05 18:23:13     48s] (I)       Row height          :  2800  (dbu)
[04/05 18:23:13     48s] (I)       GCell width         :  2800  (dbu)
[04/05 18:23:13     48s] (I)       GCell height        :  2800  (dbu)
[04/05 18:23:13     48s] (I)       Grid                :    24    23    10
[04/05 18:23:13     48s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 18:23:13     48s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 18:23:13     48s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 18:23:13     48s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:13     48s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:13     48s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 18:23:13     48s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 18:23:13     48s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 18:23:13     48s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 18:23:13     48s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 18:23:13     48s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 18:23:13     48s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 18:23:13     48s] (I)       --------------------------------------------------------
[04/05 18:23:13     48s] 
[04/05 18:23:13     48s] [NR-eGR] ============ Routing rule table ============
[04/05 18:23:13     48s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 18:23:13     48s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 18:23:13     48s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 18:23:13     48s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:13     48s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:13     48s] [NR-eGR] ========================================
[04/05 18:23:13     48s] [NR-eGR] 
[04/05 18:23:13     48s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 18:23:13     48s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 18:23:13     48s] (I)       After initializing Early Global Route syMemory usage = 1323.5 MB
[04/05 18:23:13     48s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Reset routing kernel
[04/05 18:23:13     48s] (I)       Started Global Routing ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       ============= Initialization =============
[04/05 18:23:13     48s] (I)       totalPins=797  totalGlobalPin=720 (90.34%)
[04/05 18:23:13     48s] (I)       Started Net group 1 ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Started Build MST ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Generate topology with single threads
[04/05 18:23:13     48s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 18:23:13     48s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 18:23:13     48s] (I)       
[04/05 18:23:13     48s] (I)       ============  Phase 1a Route ============
[04/05 18:23:13     48s] (I)       Started Phase 1a ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Started Pattern routing ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:13     48s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       
[04/05 18:23:13     48s] (I)       ============  Phase 1b Route ============
[04/05 18:23:13     48s] (I)       Started Phase 1b ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:13     48s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 18:23:13     48s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       
[04/05 18:23:13     48s] (I)       ============  Phase 1c Route ============
[04/05 18:23:13     48s] (I)       Started Phase 1c ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:13     48s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       
[04/05 18:23:13     48s] (I)       ============  Phase 1d Route ============
[04/05 18:23:13     48s] (I)       Started Phase 1d ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:13     48s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       
[04/05 18:23:13     48s] (I)       ============  Phase 1e Route ============
[04/05 18:23:13     48s] (I)       Started Phase 1e ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Started Route legalization ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:13     48s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 18:23:13     48s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Started Layer assignment ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Running layer assignment with 1 threads
[04/05 18:23:13     48s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       
[04/05 18:23:13     48s] (I)       ============  Phase 1l Route ============
[04/05 18:23:13     48s] (I)       Started Phase 1l ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       
[04/05 18:23:13     48s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 18:23:13     48s] [NR-eGR]                        OverCon            
[04/05 18:23:13     48s] [NR-eGR]                         #Gcell     %Gcell
[04/05 18:23:13     48s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 18:23:13     48s] [NR-eGR] ----------------------------------------------
[04/05 18:23:13     48s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR] ----------------------------------------------
[04/05 18:23:13     48s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 18:23:13     48s] [NR-eGR] 
[04/05 18:23:13     48s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 18:23:13     48s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 18:23:13     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 18:23:13     48s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1323.5M
[04/05 18:23:13     48s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.090, REAL:0.079, MEM:1323.5M
[04/05 18:23:13     48s] OPERPROF: Starting HotSpotCal at level 1, MEM:1323.5M
[04/05 18:23:13     48s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:13     48s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 18:23:13     48s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:13     48s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 18:23:13     48s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:13     48s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 18:23:13     48s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 18:23:13     48s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1323.5M
[04/05 18:23:13     48s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1323.5M
[04/05 18:23:13     48s] Starting Early Global Route wiring: mem = 1323.5M
[04/05 18:23:13     48s] (I)       ============= track Assignment ============
[04/05 18:23:13     48s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Started Track Assignment ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/05 18:23:13     48s] (I)       Running track assignment with 1 threads
[04/05 18:23:13     48s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] (I)       Run Multi-thread track assignment
[04/05 18:23:13     48s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] Started Export DB wires ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] Started Export all nets ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] Started Set wire vias ( Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1323.48 MB )
[04/05 18:23:13     48s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:13     48s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 699
[04/05 18:23:13     48s] [NR-eGR] metal2  (2V) length: 3.740500e+02um, number of vias: 775
[04/05 18:23:13     48s] [NR-eGR] metal3  (3H) length: 7.243100e+02um, number of vias: 233
[04/05 18:23:13     48s] [NR-eGR] metal4  (4V) length: 5.473700e+02um, number of vias: 100
[04/05 18:23:13     48s] [NR-eGR] metal5  (5H) length: 4.397850e+02um, number of vias: 70
[04/05 18:23:13     48s] [NR-eGR] metal6  (6V) length: 9.550500e+01um, number of vias: 2
[04/05 18:23:13     48s] [NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 0
[04/05 18:23:13     48s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:13     48s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:13     48s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:13     48s] [NR-eGR] Total length: 2.181300e+03um, number of vias: 1879
[04/05 18:23:13     48s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:13     48s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/05 18:23:13     48s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:13     48s] Early Global Route wiring runtime: 0.07 seconds, mem = 1304.3M
[04/05 18:23:13     48s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.077, MEM:1304.3M
[04/05 18:23:13     48s] Tdgp not successfully inited but do clear! skip clearing
[04/05 18:23:13     48s] 
[04/05 18:23:13     48s] *** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:02.0)***
[04/05 18:23:13     48s] All LLGs are deleted
[04/05 18:23:13     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1304.3M
[04/05 18:23:13     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1304.3M
[04/05 18:23:13     48s] Start to check current routing status for nets...
[04/05 18:23:13     48s] All nets are already routed correctly.
[04/05 18:23:13     48s] End to check current routing status for nets (mem=1304.3M)
[04/05 18:23:13     48s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 18:23:13     48s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 18:23:13     48s] RC Extraction called in multi-corner(2) mode.
[04/05 18:23:13     48s] RCMode: PreRoute
[04/05 18:23:13     48s]       RC Corner Indexes            0       1   
[04/05 18:23:13     48s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 18:23:13     48s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:13     48s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 18:23:13     48s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:13     48s] Shrink Factor                : 1.00000
[04/05 18:23:13     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 18:23:13     48s] Using capacitance table file ...
[04/05 18:23:13     48s] LayerId::1 widthSet size::4
[04/05 18:23:13     48s] LayerId::2 widthSet size::4
[04/05 18:23:13     48s] LayerId::3 widthSet size::4
[04/05 18:23:13     48s] LayerId::4 widthSet size::4
[04/05 18:23:13     48s] LayerId::5 widthSet size::4
[04/05 18:23:13     48s] LayerId::6 widthSet size::4
[04/05 18:23:13     48s] LayerId::7 widthSet size::4
[04/05 18:23:13     48s] LayerId::8 widthSet size::4
[04/05 18:23:13     48s] LayerId::9 widthSet size::4
[04/05 18:23:13     48s] LayerId::10 widthSet size::3
[04/05 18:23:13     48s] Updating RC grid for preRoute extraction ...
[04/05 18:23:13     48s] Initializing multi-corner capacitance tables ... 
[04/05 18:23:13     48s] Initializing multi-corner resistance tables ...
[04/05 18:23:13     48s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:13     48s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 1.000000 ; uaWlH: 0.496465 ; aWlH: 0.000000 ; Pmax: 0.902600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 18:23:13     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1304.277M)
[04/05 18:23:13     48s] Compute RC Scale Done ...
[04/05 18:23:13     48s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 989.6M, totSessionCpu=0:00:49 **
[04/05 18:23:13     48s] #################################################################################
[04/05 18:23:13     48s] # Design Stage: PreRoute
[04/05 18:23:13     48s] # Design Name: bk_adder_32bit
[04/05 18:23:13     48s] # Design Mode: 45nm
[04/05 18:23:13     48s] # Analysis Mode: MMMC Non-OCV 
[04/05 18:23:13     48s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:13     48s] # Signoff Settings: SI Off 
[04/05 18:23:13     48s] #################################################################################
[04/05 18:23:13     48s] Calculate delays in BcWc mode...
[04/05 18:23:13     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 1318.5M, InitMEM = 1318.5M)
[04/05 18:23:13     48s] Start delay calculation (fullDC) (1 T). (MEM=1318.48)
[04/05 18:23:13     48s] End AAE Lib Interpolated Model. (MEM=1318.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:13     49s] Total number of fetched objects 298
[04/05 18:23:13     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:13     49s] End delay calculation. (MEM=1334.17 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:13     49s] End delay calculation (fullDC). (MEM=1334.17 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:13     49s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1334.2M) ***
[04/05 18:23:14     49s] *** Check timing (0:00:00.0)
[04/05 18:23:14     49s] Deleting Lib Analyzer.
[04/05 18:23:14     49s] Begin: GigaOpt Optimization in WNS mode
[04/05 18:23:14     49s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/05 18:23:14     49s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:49.2/0:00:56.3 (0.9), mem = 1350.2M
[04/05 18:23:14     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.4
[04/05 18:23:14     49s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:14     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.2 mem=1350.2M
[04/05 18:23:14     49s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:23:14     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1350.2M
[04/05 18:23:14     49s] #spOpts: N=45 minPadR=1.1 
[04/05 18:23:14     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1350.2M
[04/05 18:23:14     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1350.2M
[04/05 18:23:14     49s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:14     49s] Fast DP-INIT is on for default
[04/05 18:23:14     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:14     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.034, MEM:1366.2M
[04/05 18:23:14     49s] OPERPROF:     Starting CMU at level 3, MEM:1366.2M
[04/05 18:23:14     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1366.2M
[04/05 18:23:14     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.037, MEM:1366.2M
[04/05 18:23:14     49s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1366.2MB).
[04/05 18:23:14     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1366.2M
[04/05 18:23:14     49s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:14     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.2 mem=1366.2M
[04/05 18:23:14     49s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:14     49s] 
[04/05 18:23:14     49s] Creating Lib Analyzer ...
[04/05 18:23:14     49s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:14     49s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:14     49s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:14     49s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:14     49s] 
[04/05 18:23:14     49s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:14     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.9 mem=1366.2M
[04/05 18:23:14     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.9 mem=1366.2M
[04/05 18:23:14     49s] Creating Lib Analyzer, finished. 
[04/05 18:23:14     49s] 
[04/05 18:23:14     49s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/05 18:23:14     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.9 mem=1366.2M
[04/05 18:23:14     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.9 mem=1366.2M
[04/05 18:23:15     50s] *info: 2 special nets excluded.
[04/05 18:23:15     50s] *info: 63 no-driver nets excluded.
[04/05 18:23:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.27484.1
[04/05 18:23:15     50s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 59.92
[04/05 18:23:15     50s] Bottom Preferred Layer:
[04/05 18:23:15     50s]     None
[04/05 18:23:15     50s] Via Pillar Rule:
[04/05 18:23:15     50s]     None
[04/05 18:23:15     50s] 
[04/05 18:23:15     50s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1385.3M) ***
[04/05 18:23:15     50s] 
[04/05 18:23:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.27484.1
[04/05 18:23:15     50s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.4
[04/05 18:23:15     50s] *** SetupOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:50.6/0:00:57.7 (0.9), mem = 1366.2M
[04/05 18:23:15     50s] 
[04/05 18:23:15     50s] =============================================================================================
[04/05 18:23:15     50s]  Step TAT Report for WnsOpt #1
[04/05 18:23:15     50s] =============================================================================================
[04/05 18:23:15     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:15     50s] ---------------------------------------------------------------------------------------------
[04/05 18:23:15     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:15     50s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  44.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:23:15     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:15     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    1.0
[04/05 18:23:15     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:23:15     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:15     50s] [ TransformInit          ]      1   0:00:00.7  (  50.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 18:23:15     50s] [ MISC                   ]          0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[04/05 18:23:15     50s] ---------------------------------------------------------------------------------------------
[04/05 18:23:15     50s]  WnsOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 18:23:15     50s] ---------------------------------------------------------------------------------------------
[04/05 18:23:15     50s] 
[04/05 18:23:15     50s] End: GigaOpt Optimization in WNS mode
[04/05 18:23:15     50s] *** Check timing (0:00:00.0)
[04/05 18:23:15     50s] Deleting Lib Analyzer.
[04/05 18:23:15     50s] Begin: GigaOpt Optimization in TNS mode
[04/05 18:23:15     50s] **INFO: Flow update: Low effort is not optimizable.
[04/05 18:23:15     50s] **INFO: Flow update: High effort is not optimizable.
[04/05 18:23:15     50s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[04/05 18:23:15     50s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:50.6/0:00:57.7 (0.9), mem = 1323.2M
[04/05 18:23:15     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.5
[04/05 18:23:15     50s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:15     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.6 mem=1323.2M
[04/05 18:23:15     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:23:15     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1323.2M
[04/05 18:23:15     50s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:15     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1323.2M
[04/05 18:23:15     50s] OPERPROF:     Starting CMU at level 3, MEM:1323.2M
[04/05 18:23:15     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1323.2M
[04/05 18:23:15     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1323.2M
[04/05 18:23:15     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1323.2MB).
[04/05 18:23:15     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1323.2M
[04/05 18:23:15     50s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:15     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.6 mem=1323.2M
[04/05 18:23:15     50s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:15     50s] 
[04/05 18:23:15     50s] Creating Lib Analyzer ...
[04/05 18:23:15     50s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:15     50s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:15     50s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:15     50s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:15     50s] 
[04/05 18:23:15     50s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:15     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.0 mem=1325.2M
[04/05 18:23:15     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.0 mem=1325.2M
[04/05 18:23:15     50s] Creating Lib Analyzer, finished. 
[04/05 18:23:15     50s] 
[04/05 18:23:15     50s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/05 18:23:15     50s] ### Creating LA Mngr. totSessionCpu=0:00:51.0 mem=1325.2M
[04/05 18:23:15     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.0 mem=1325.2M
[04/05 18:23:16     51s] *info: 2 special nets excluded.
[04/05 18:23:16     51s] *info: 63 no-driver nets excluded.
[04/05 18:23:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.27484.2
[04/05 18:23:16     51s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 59.92
[04/05 18:23:16     51s] Optimizer TNS Opt
[04/05 18:23:16     51s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[04/05 18:23:16     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1344.3M
[04/05 18:23:16     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1344.3M
[04/05 18:23:16     51s] 
[04/05 18:23:16     51s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1344.3M) ***
[04/05 18:23:16     51s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[04/05 18:23:16     51s] Bottom Preferred Layer:
[04/05 18:23:16     51s]     None
[04/05 18:23:16     51s] Via Pillar Rule:
[04/05 18:23:16     51s]     None
[04/05 18:23:16     51s] 
[04/05 18:23:16     51s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1344.3M) ***
[04/05 18:23:16     51s] 
[04/05 18:23:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.27484.2
[04/05 18:23:16     51s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.5
[04/05 18:23:16     51s] *** SetupOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:51.7/0:00:58.8 (0.9), mem = 1325.2M
[04/05 18:23:16     51s] 
[04/05 18:23:16     51s] =============================================================================================
[04/05 18:23:16     51s]  Step TAT Report for TnsOpt #1
[04/05 18:23:16     51s] =============================================================================================
[04/05 18:23:16     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:16     51s] ---------------------------------------------------------------------------------------------
[04/05 18:23:16     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     51s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  33.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:23:16     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[04/05 18:23:16     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:23:16     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     51s] [ TransformInit          ]      1   0:00:00.6  (  50.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:23:16     51s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     51s] [ MISC                   ]          0:00:00.2  (  15.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:23:16     51s] ---------------------------------------------------------------------------------------------
[04/05 18:23:16     51s]  TnsOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:23:16     51s] ---------------------------------------------------------------------------------------------
[04/05 18:23:16     51s] 
[04/05 18:23:16     51s] End: GigaOpt Optimization in TNS mode
[04/05 18:23:16     51s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/05 18:23:16     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.8 mem=1323.2M
[04/05 18:23:16     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.8 mem=1323.2M
[04/05 18:23:16     51s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:16     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.8 mem=1342.3M
[04/05 18:23:16     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1342.3M
[04/05 18:23:16     51s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:16     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1342.3M
[04/05 18:23:16     51s] OPERPROF:     Starting CMU at level 3, MEM:1342.3M
[04/05 18:23:16     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1342.3M
[04/05 18:23:16     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1342.3M
[04/05 18:23:16     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1342.3MB).
[04/05 18:23:16     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1342.3M
[04/05 18:23:16     51s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:16     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.8 mem=1342.3M
[04/05 18:23:16     51s] Begin: Area Reclaim Optimization
[04/05 18:23:16     51s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:51.8/0:00:58.9 (0.9), mem = 1342.3M
[04/05 18:23:16     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.6
[04/05 18:23:16     51s] 
[04/05 18:23:16     51s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 18:23:16     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.8 mem=1342.3M
[04/05 18:23:16     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.8 mem=1342.3M
[04/05 18:23:16     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1342.3M
[04/05 18:23:16     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1342.3M
[04/05 18:23:16     51s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 18:23:16     51s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:16     51s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/05 18:23:16     51s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:16     51s] |    59.92%|        -|   0.000|   0.000|   0:00:00.0| 1342.3M|
[04/05 18:23:16     51s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 18:23:16     51s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1343.3M|
[04/05 18:23:16     52s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1362.3M|
[04/05 18:23:16     52s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1362.3M|
[04/05 18:23:16     52s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 18:23:16     52s] |    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1362.3M|
[04/05 18:23:16     52s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:16     52s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.92
[04/05 18:23:16     52s] 
[04/05 18:23:16     52s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/05 18:23:16     52s] --------------------------------------------------------------
[04/05 18:23:16     52s] |                                   | Total     | Sequential |
[04/05 18:23:16     52s] --------------------------------------------------------------
[04/05 18:23:16     52s] | Num insts resized                 |       0  |       0    |
[04/05 18:23:16     52s] | Num insts undone                  |       0  |       0    |
[04/05 18:23:16     52s] | Num insts Downsized               |       0  |       0    |
[04/05 18:23:16     52s] | Num insts Samesized               |       0  |       0    |
[04/05 18:23:16     52s] | Num insts Upsized                 |       0  |       0    |
[04/05 18:23:16     52s] | Num multiple commits+uncommits    |       0  |       -    |
[04/05 18:23:16     52s] --------------------------------------------------------------
[04/05 18:23:16     52s] Bottom Preferred Layer:
[04/05 18:23:16     52s]     None
[04/05 18:23:16     52s] Via Pillar Rule:
[04/05 18:23:16     52s]     None
[04/05 18:23:16     52s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[04/05 18:23:16     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:       Starting CMU at level 4, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.000, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.015, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.016, MEM:1362.3M
[04/05 18:23:16     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27484.3
[04/05 18:23:16     52s] OPERPROF: Starting RefinePlace at level 1, MEM:1362.3M
[04/05 18:23:16     52s] *** Starting refinePlace (0:00:52.1 mem=1362.3M) ***
[04/05 18:23:16     52s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:23:16     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:16     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1362.3M
[04/05 18:23:16     52s] Starting refinePlace ...
[04/05 18:23:16     52s] 
[04/05 18:23:16     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 18:23:16     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:16     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1362.3MB) @(0:00:52.1 - 0:00:52.1).
[04/05 18:23:16     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:16     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.3MB
[04/05 18:23:16     52s] Statistics of distance of Instance movement in refine placement:
[04/05 18:23:16     52s]   maximum (X+Y) =         0.00 um
[04/05 18:23:16     52s]   mean    (X+Y) =         0.00 um
[04/05 18:23:16     52s] Summary Report:
[04/05 18:23:16     52s] Instances move: 0 (out of 233 movable)
[04/05 18:23:16     52s] Instances flipped: 0
[04/05 18:23:16     52s] Mean displacement: 0.00 um
[04/05 18:23:16     52s] Max displacement: 0.00 um 
[04/05 18:23:16     52s] Total instances moved : 0
[04/05 18:23:16     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.017, MEM:1362.3M
[04/05 18:23:16     52s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:23:16     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.3MB
[04/05 18:23:16     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1362.3MB) @(0:00:52.1 - 0:00:52.1).
[04/05 18:23:16     52s] *** Finished refinePlace (0:00:52.1 mem=1362.3M) ***
[04/05 18:23:16     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27484.3
[04/05 18:23:16     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.026, MEM:1362.3M
[04/05 18:23:16     52s] *** maximum move = 0.00 um ***
[04/05 18:23:16     52s] *** Finished re-routing un-routed nets (1362.3M) ***
[04/05 18:23:16     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:     Starting CMU at level 3, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1362.3M
[04/05 18:23:16     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:1362.3M
[04/05 18:23:16     52s] 
[04/05 18:23:16     52s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1362.3M) ***
[04/05 18:23:16     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.6
[04/05 18:23:16     52s] *** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:52.1/0:00:59.2 (0.9), mem = 1362.3M
[04/05 18:23:16     52s] 
[04/05 18:23:16     52s] =============================================================================================
[04/05 18:23:16     52s]  Step TAT Report for AreaOpt #2
[04/05 18:23:16     52s] =============================================================================================
[04/05 18:23:16     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:16     52s] ---------------------------------------------------------------------------------------------
[04/05 18:23:16     52s] [ RefinePlace            ]      1   0:00:00.1  (  24.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 18:23:16     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.6
[04/05 18:23:16     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     52s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.8 % )     0:00:00.1 /  0:00:00.1    0.8
[04/05 18:23:16     52s] [ OptGetWeight           ]     32   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    4.5
[04/05 18:23:16     52s] [ OptEval                ]     32   0:00:00.0  (  14.5 % )     0:00:00.0 /  0:00:00.0    0.4
[04/05 18:23:16     52s] [ OptCommit              ]     32   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    4.2
[04/05 18:23:16     52s] [ PostCommitDelayCalc    ]     33   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:16     52s] [ MISC                   ]          0:00:00.2  (  51.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:23:16     52s] ---------------------------------------------------------------------------------------------
[04/05 18:23:16     52s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/05 18:23:16     52s] ---------------------------------------------------------------------------------------------
[04/05 18:23:16     52s] 
[04/05 18:23:16     52s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:16     52s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1324.26M, totSessionCpu=0:00:52).
[04/05 18:23:17     52s] GigaOpt: WNS changes during reclaim: -922337203685477.625 -> -922337203685477.625 (bump 0.0, threshold 0.329) 1
[04/05 18:23:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[04/05 18:23:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 164.5) 1
[04/05 18:23:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[04/05 18:23:17     52s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 164.5) 1
[04/05 18:23:17     52s] Begin: GigaOpt postEco DRV Optimization
[04/05 18:23:17     52s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[04/05 18:23:17     52s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:52.2/0:00:59.3 (0.9), mem = 1324.3M
[04/05 18:23:17     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.7
[04/05 18:23:17     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:17     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.2 mem=1324.3M
[04/05 18:23:17     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1324.3M
[04/05 18:23:17     52s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/05 18:23:17     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1324.3M
[04/05 18:23:17     52s] OPERPROF:     Starting CMU at level 3, MEM:1324.3M
[04/05 18:23:17     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1324.3M
[04/05 18:23:17     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1324.3M
[04/05 18:23:17     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1324.3MB).
[04/05 18:23:17     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1324.3M
[04/05 18:23:17     52s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:17     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.2 mem=1324.3M
[04/05 18:23:17     52s] 
[04/05 18:23:17     52s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/05 18:23:17     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.2 mem=1324.3M
[04/05 18:23:17     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.2 mem=1324.3M
[04/05 18:23:17     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1343.3M
[04/05 18:23:17     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1343.3M
[04/05 18:23:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:17     52s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/05 18:23:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:17     52s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/05 18:23:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:17     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 18:23:17     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92|          |         |
[04/05 18:23:17     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 18:23:17     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92| 0:00:00.0|  1343.3M|
[04/05 18:23:17     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:17     52s] Bottom Preferred Layer:
[04/05 18:23:17     52s]     None
[04/05 18:23:17     52s] Via Pillar Rule:
[04/05 18:23:17     52s]     None
[04/05 18:23:17     52s] 
[04/05 18:23:17     52s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1343.3M) ***
[04/05 18:23:17     52s] 
[04/05 18:23:17     52s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:17     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.7
[04/05 18:23:17     52s] *** DrvOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:52.5/0:00:59.6 (0.9), mem = 1324.3M
[04/05 18:23:17     52s] 
[04/05 18:23:17     52s] =============================================================================================
[04/05 18:23:17     52s]  Step TAT Report for DrvOpt #1
[04/05 18:23:17     52s] =============================================================================================
[04/05 18:23:17     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:17     52s] ---------------------------------------------------------------------------------------------
[04/05 18:23:17     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:17     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:17     52s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    0.5
[04/05 18:23:17     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    2.6
[04/05 18:23:17     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:17     52s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:17     52s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:17     52s] [ MISC                   ]          0:00:00.3  (  88.5 % )     0:00:00.3 /  0:00:00.3    1.1
[04/05 18:23:17     52s] ---------------------------------------------------------------------------------------------
[04/05 18:23:17     52s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/05 18:23:17     52s] ---------------------------------------------------------------------------------------------
[04/05 18:23:17     52s] 
[04/05 18:23:17     52s] End: GigaOpt postEco DRV Optimization
[04/05 18:23:17     52s] 
[04/05 18:23:17     52s] Active setup views:
[04/05 18:23:17     52s]  analysis_slow
[04/05 18:23:17     52s]   Dominating endpoints: 0
[04/05 18:23:17     52s]   Dominating TNS: -0.000
[04/05 18:23:17     52s] 
[04/05 18:23:17     52s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 18:23:17     52s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 18:23:17     52s] RC Extraction called in multi-corner(2) mode.
[04/05 18:23:17     52s] RCMode: PreRoute
[04/05 18:23:17     52s]       RC Corner Indexes            0       1   
[04/05 18:23:17     52s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 18:23:17     52s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:17     52s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 18:23:17     52s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:17     52s] Shrink Factor                : 1.00000
[04/05 18:23:17     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 18:23:17     52s] Using capacitance table file ...
[04/05 18:23:17     52s] RC Grid backup saved.
[04/05 18:23:17     52s] LayerId::1 widthSet size::4
[04/05 18:23:17     52s] LayerId::2 widthSet size::4
[04/05 18:23:17     52s] LayerId::3 widthSet size::4
[04/05 18:23:17     52s] LayerId::4 widthSet size::4
[04/05 18:23:17     52s] LayerId::5 widthSet size::4
[04/05 18:23:17     52s] LayerId::6 widthSet size::4
[04/05 18:23:17     52s] LayerId::7 widthSet size::4
[04/05 18:23:17     52s] LayerId::8 widthSet size::4
[04/05 18:23:17     52s] LayerId::9 widthSet size::4
[04/05 18:23:17     52s] LayerId::10 widthSet size::3
[04/05 18:23:17     52s] Skipped RC grid update for preRoute extraction.
[04/05 18:23:17     52s] Initializing multi-corner capacitance tables ... 
[04/05 18:23:17     53s] Initializing multi-corner resistance tables ...
[04/05 18:23:17     53s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:17     53s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.902600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 18:23:17     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1310.059M)
[04/05 18:23:17     53s] Skewing Data Summary (End_of_FINAL)
[04/05 18:23:17     53s] --------------------------------------------------
[04/05 18:23:17     53s]  Total skewed count:0
[04/05 18:23:17     53s] --------------------------------------------------
[04/05 18:23:17     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Started Loading and Dumping File ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Reading DB...
[04/05 18:23:17     53s] (I)       Read data from FE... (mem=1310.1M)
[04/05 18:23:17     53s] (I)       Read nodes and places... (mem=1310.1M)
[04/05 18:23:17     53s] (I)       Done Read nodes and places (cpu=0.000s, mem=1310.1M)
[04/05 18:23:17     53s] (I)       Read nets... (mem=1310.1M)
[04/05 18:23:17     53s] (I)       Done Read nets (cpu=0.000s, mem=1310.1M)
[04/05 18:23:17     53s] (I)       Done Read data from FE (cpu=0.000s, mem=1310.1M)
[04/05 18:23:17     53s] (I)       before initializing RouteDB syMemory usage = 1310.1 MB
[04/05 18:23:17     53s] (I)       == Non-default Options ==
[04/05 18:23:17     53s] (I)       Build term to term wires                           : false
[04/05 18:23:17     53s] (I)       Maximum routing layer                              : 10
[04/05 18:23:17     53s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 18:23:17     53s] (I)       Use row-based GCell size
[04/05 18:23:17     53s] (I)       GCell unit size  : 2800
[04/05 18:23:17     53s] (I)       GCell multiplier : 1
[04/05 18:23:17     53s] (I)       build grid graph
[04/05 18:23:17     53s] (I)       build grid graph start
[04/05 18:23:17     53s] [NR-eGR] Track table information for default rule: 
[04/05 18:23:17     53s] [NR-eGR] metal1 has no routable track
[04/05 18:23:17     53s] [NR-eGR] metal2 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal3 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal4 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal5 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal6 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal7 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal8 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal9 has single uniform track structure
[04/05 18:23:17     53s] [NR-eGR] metal10 has single uniform track structure
[04/05 18:23:17     53s] (I)       build grid graph end
[04/05 18:23:17     53s] (I)       ===========================================================================
[04/05 18:23:17     53s] (I)       == Report All Rule Vias ==
[04/05 18:23:17     53s] (I)       ===========================================================================
[04/05 18:23:17     53s] (I)        Via Rule : (Default)
[04/05 18:23:17     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 18:23:17     53s] (I)       ---------------------------------------------------------------------------
[04/05 18:23:17     53s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 18:23:17     53s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 18:23:17     53s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 18:23:17     53s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 18:23:17     53s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 18:23:17     53s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 18:23:17     53s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 18:23:17     53s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 18:23:17     53s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 18:23:17     53s] (I)       ===========================================================================
[04/05 18:23:17     53s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Num PG vias on layer 2 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 3 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 4 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 5 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 6 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 7 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 8 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 9 : 0
[04/05 18:23:17     53s] (I)       Num PG vias on layer 10 : 0
[04/05 18:23:17     53s] [NR-eGR] Read 633 PG shapes
[04/05 18:23:17     53s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] [NR-eGR] #Routing Blockages  : 0
[04/05 18:23:17     53s] [NR-eGR] #Instance Blockages : 0
[04/05 18:23:17     53s] [NR-eGR] #PG Blockages       : 633
[04/05 18:23:17     53s] [NR-eGR] #Halo Blockages     : 0
[04/05 18:23:17     53s] [NR-eGR] #Boundary Blockages : 0
[04/05 18:23:17     53s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 18:23:17     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 18:23:17     53s] (I)       readDataFromPlaceDB
[04/05 18:23:17     53s] (I)       Read net information..
[04/05 18:23:17     53s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 18:23:17     53s] (I)       Read testcase time = 0.000 seconds
[04/05 18:23:17     53s] 
[04/05 18:23:17     53s] (I)       early_global_route_priority property id does not exist.
[04/05 18:23:17     53s] (I)       Start initializing grid graph
[04/05 18:23:17     53s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 18:23:17     53s] (I)       End initializing grid graph
[04/05 18:23:17     53s] (I)       Model blockages into capacity
[04/05 18:23:17     53s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 18:23:17     53s] (I)       Started Modeling ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 18:23:17     53s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 18:23:17     53s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       -- layer congestion ratio --
[04/05 18:23:17     53s] (I)       Layer 1 : 0.100000
[04/05 18:23:17     53s] (I)       Layer 2 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 3 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 4 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 5 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 6 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 7 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 8 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 9 : 0.700000
[04/05 18:23:17     53s] (I)       Layer 10 : 0.700000
[04/05 18:23:17     53s] (I)       ----------------------------
[04/05 18:23:17     53s] (I)       Number of ignored nets = 0
[04/05 18:23:17     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 18:23:17     53s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 18:23:17     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 18:23:17     53s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 18:23:17     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 18:23:17     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 18:23:17     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 18:23:17     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 18:23:17     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 18:23:17     53s] (I)       Before initializing Early Global Route syMemory usage = 1310.1 MB
[04/05 18:23:17     53s] (I)       Ndr track 0 does not exist
[04/05 18:23:17     53s] (I)       ---------------------Grid Graph Info--------------------
[04/05 18:23:17     53s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 18:23:17     53s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 18:23:17     53s] (I)       Site width          :   380  (dbu)
[04/05 18:23:17     53s] (I)       Row height          :  2800  (dbu)
[04/05 18:23:17     53s] (I)       GCell width         :  2800  (dbu)
[04/05 18:23:17     53s] (I)       GCell height        :  2800  (dbu)
[04/05 18:23:17     53s] (I)       Grid                :    24    23    10
[04/05 18:23:17     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 18:23:17     53s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 18:23:17     53s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 18:23:17     53s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:17     53s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:17     53s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 18:23:17     53s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 18:23:17     53s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 18:23:17     53s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 18:23:17     53s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 18:23:17     53s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 18:23:17     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 18:23:17     53s] (I)       --------------------------------------------------------
[04/05 18:23:17     53s] 
[04/05 18:23:17     53s] [NR-eGR] ============ Routing rule table ============
[04/05 18:23:17     53s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 18:23:17     53s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 18:23:17     53s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 18:23:17     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:17     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:17     53s] [NR-eGR] ========================================
[04/05 18:23:17     53s] [NR-eGR] 
[04/05 18:23:17     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 18:23:17     53s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 18:23:17     53s] (I)       After initializing Early Global Route syMemory usage = 1310.1 MB
[04/05 18:23:17     53s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Reset routing kernel
[04/05 18:23:17     53s] (I)       Started Global Routing ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       ============= Initialization =============
[04/05 18:23:17     53s] (I)       totalPins=797  totalGlobalPin=720 (90.34%)
[04/05 18:23:17     53s] (I)       Started Net group 1 ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Started Build MST ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Generate topology with single threads
[04/05 18:23:17     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 18:23:17     53s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 18:23:17     53s] (I)       
[04/05 18:23:17     53s] (I)       ============  Phase 1a Route ============
[04/05 18:23:17     53s] (I)       Started Phase 1a ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Started Pattern routing ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:17     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       
[04/05 18:23:17     53s] (I)       ============  Phase 1b Route ============
[04/05 18:23:17     53s] (I)       Started Phase 1b ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:17     53s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 18:23:17     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       
[04/05 18:23:17     53s] (I)       ============  Phase 1c Route ============
[04/05 18:23:17     53s] (I)       Started Phase 1c ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:17     53s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       
[04/05 18:23:17     53s] (I)       ============  Phase 1d Route ============
[04/05 18:23:17     53s] (I)       Started Phase 1d ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:17     53s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       
[04/05 18:23:17     53s] (I)       ============  Phase 1e Route ============
[04/05 18:23:17     53s] (I)       Started Phase 1e ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Started Route legalization ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:17     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 18:23:17     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Started Layer assignment ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Running layer assignment with 1 threads
[04/05 18:23:17     53s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       
[04/05 18:23:17     53s] (I)       ============  Phase 1l Route ============
[04/05 18:23:17     53s] (I)       Started Phase 1l ( Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       
[04/05 18:23:17     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 18:23:17     53s] [NR-eGR]                        OverCon            
[04/05 18:23:17     53s] [NR-eGR]                         #Gcell     %Gcell
[04/05 18:23:17     53s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 18:23:17     53s] [NR-eGR] ----------------------------------------------
[04/05 18:23:17     53s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR] ----------------------------------------------
[04/05 18:23:17     53s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 18:23:17     53s] [NR-eGR] 
[04/05 18:23:17     53s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 18:23:17     53s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 18:23:17     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 18:23:17     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1310.06 MB )
[04/05 18:23:17     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:1310.1M
[04/05 18:23:17     53s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:17     53s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 18:23:17     53s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:17     53s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 18:23:17     53s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:17     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 18:23:17     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 18:23:17     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1310.1M
[04/05 18:23:17     53s] Starting delay calculation for Setup views
[04/05 18:23:18     53s] #################################################################################
[04/05 18:23:18     53s] # Design Stage: PreRoute
[04/05 18:23:18     53s] # Design Name: bk_adder_32bit
[04/05 18:23:18     53s] # Design Mode: 45nm
[04/05 18:23:18     53s] # Analysis Mode: MMMC Non-OCV 
[04/05 18:23:18     53s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:18     53s] # Signoff Settings: SI Off 
[04/05 18:23:18     53s] #################################################################################
[04/05 18:23:18     53s] Calculate delays in BcWc mode...
[04/05 18:23:18     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1324.3M, InitMEM = 1324.3M)
[04/05 18:23:18     53s] Start delay calculation (fullDC) (1 T). (MEM=1324.26)
[04/05 18:23:18     53s] End AAE Lib Interpolated Model. (MEM=1324.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:18     53s] Total number of fetched objects 298
[04/05 18:23:18     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:18     53s] End delay calculation. (MEM=1339.95 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:18     53s] End delay calculation (fullDC). (MEM=1339.95 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:23:18     53s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1339.9M) ***
[04/05 18:23:18     53s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:53.5 mem=1339.9M)
[04/05 18:23:18     53s] Reported timing to dir reports/preCTSTimingReports
[04/05 18:23:18     53s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1014.0M, totSessionCpu=0:00:54 **
[04/05 18:23:18     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1294.0M
[04/05 18:23:18     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1294.0M
[04/05 18:23:23     53s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 1016.5M, totSessionCpu=0:00:54 **
[04/05 18:23:23     53s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/05 18:23:23     53s] Type 'man IMPOPT-3195' for more detail.
[04/05 18:23:23     53s] *** Finished optDesign ***
[04/05 18:23:23     53s] 
[04/05 18:23:23     53s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.9 real=0:00:21.6)
[04/05 18:23:23     53s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[04/05 18:23:23     53s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[04/05 18:23:23     53s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[04/05 18:23:23     53s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.6 real=0:00:01.7)
[04/05 18:23:23     53s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[04/05 18:23:23     53s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[04/05 18:23:23     53s] Info: pop threads available for lower-level modules during optimization.
[04/05 18:23:23     53s] Deleting Lib Analyzer.
[04/05 18:23:23     53s] clean pInstBBox. size 0
[04/05 18:23:23     53s] All LLGs are deleted
[04/05 18:23:23     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1308.2M
[04/05 18:23:23     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1308.2M
[04/05 18:23:23     53s] Deleting Cell Server ...
[04/05 18:23:23     53s] #optDebug: fT-D <X 1 0 0 0>
[04/05 18:23:23     53s] VSMManager cleared!
[04/05 18:23:23     53s] **place_opt_design ... cpu = 0:00:14, real = 0:00:19, mem = 1234.2M **
[04/05 18:23:23     53s] *** Finished GigaPlace ***
[04/05 18:23:23     53s] 
[04/05 18:23:23     53s] *** Summary of all messages that are not suppressed in this session:
[04/05 18:23:23     53s] Severity  ID               Count  Summary                                  
[04/05 18:23:23     53s] WARNING   IMPESI-3311       8760  Pin %s of Cell %s for timing library %s ...
[04/05 18:23:23     53s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/05 18:23:23     53s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/05 18:23:23     53s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[04/05 18:23:23     53s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[04/05 18:23:23     53s] *** Message Summary: 8764 warning(s), 1 error(s)
[04/05 18:23:23     53s] 
[04/05 18:23:23     53s] 
[04/05 18:23:23     53s] =============================================================================================
[04/05 18:23:23     53s]  Final TAT Report for place_opt_design
[04/05 18:23:23     53s] =============================================================================================
[04/05 18:23:23     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:23     53s] ---------------------------------------------------------------------------------------------
[04/05 18:23:23     53s] [ WnsOpt                 ]      1   0:00:01.4  (   7.3 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 18:23:23     53s] [ TnsOpt                 ]      1   0:00:01.1  (   6.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:23:23     53s] [ GlobalOpt              ]      1   0:00:01.6  (   8.6 % )     0:00:01.6 /  0:00:01.6    1.0
[04/05 18:23:23     53s] [ DrvOpt                 ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/05 18:23:23     53s] [ SimplifyNetlist        ]      1   0:00:01.1  (   5.6 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:23:23     53s] [ AreaOpt                ]      2   0:00:01.1  (   6.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 18:23:23     53s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:23:23     53s] [ IncrReplace            ]      1   0:00:01.7  (   8.9 % )     0:00:01.7 /  0:00:01.6    1.0
[04/05 18:23:23     53s] [ RefinePlace            ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 18:23:23     53s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:01.5 /  0:00:01.4    1.0
[04/05 18:23:23     53s] [ FullDelayCalc          ]      2   0:00:01.4  (   7.5 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 18:23:23     53s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.6 % )     0:00:05.9 /  0:00:01.3    0.2
[04/05 18:23:23     53s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/05 18:23:23     53s] [ DrvReport              ]      2   0:00:04.7  (  24.6 % )     0:00:04.7 /  0:00:00.1    0.0
[04/05 18:23:23     53s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/05 18:23:23     53s] [ MISC                   ]          0:00:04.3  (  22.4 % )     0:00:04.3 /  0:00:04.3    1.0
[04/05 18:23:23     53s] ---------------------------------------------------------------------------------------------
[04/05 18:23:23     53s]  place_opt_design TOTAL             0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:14.4    0.8
[04/05 18:23:23     53s] ---------------------------------------------------------------------------------------------
[04/05 18:23:23     53s] 
[04/05 18:23:23     53s] <CMD> saveDesign db/bk_adder_32bit_place.enc
[04/05 18:23:23     53s] #% Begin save design ... (date=04/05 18:23:23, mem=934.7M)
[04/05 18:23:23     53s] % Begin Save ccopt configuration ... (date=04/05 18:23:23, mem=934.7M)
[04/05 18:23:23     54s] % End Save ccopt configuration ... (date=04/05 18:23:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=934.9M)
[04/05 18:23:23     54s] % Begin Save netlist data ... (date=04/05 18:23:23, mem=934.9M)
[04/05 18:23:23     54s] Writing Binary DB to db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 18:23:23     54s] % End Save netlist data ... (date=04/05 18:23:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=934.9M)
[04/05 18:23:23     54s] Saving symbol-table file ...
[04/05 18:23:24     54s] Saving congestion map file db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 18:23:24     54s] % Begin Save AAE data ... (date=04/05 18:23:24, mem=935.2M)
[04/05 18:23:24     54s] Saving AAE Data ...
[04/05 18:23:24     54s] % End Save AAE data ... (date=04/05 18:23:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=935.2M, current mem=935.2M)
[04/05 18:23:24     54s] Saving preference file db/bk_adder_32bit_place.enc.dat.tmp/gui.pref.tcl ...
[04/05 18:23:24     54s] Saving mode setting ...
[04/05 18:23:24     54s] Saving global file ...
[04/05 18:23:25     54s] % Begin Save floorplan data ... (date=04/05 18:23:25, mem=935.7M)
[04/05 18:23:25     54s] Saving floorplan file ...
[04/05 18:23:26     54s] % End Save floorplan data ... (date=04/05 18:23:26, total cpu=0:00:00.1, real=0:00:01.0, peak res=935.7M, current mem=935.7M)
[04/05 18:23:26     54s] Saving PG file db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr  5 18:23:26 2022)
[04/05 18:23:26     54s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1234.8M) ***
[04/05 18:23:26     54s] Saving Drc markers ...
[04/05 18:23:26     54s] ... No Drc file written since there is no markers found.
[04/05 18:23:26     54s] % Begin Save placement data ... (date=04/05 18:23:26, mem=935.7M)
[04/05 18:23:26     54s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 18:23:26     54s] Save Adaptive View Pruning View Names to Binary file
[04/05 18:23:26     54s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1237.8M) ***
[04/05 18:23:26     54s] % End Save placement data ... (date=04/05 18:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=935.7M, current mem=935.7M)
[04/05 18:23:26     54s] % Begin Save routing data ... (date=04/05 18:23:26, mem=935.7M)
[04/05 18:23:26     54s] Saving route file ...
[04/05 18:23:27     54s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1234.8M) ***
[04/05 18:23:27     54s] % End Save routing data ... (date=04/05 18:23:27, total cpu=0:00:00.1, real=0:00:01.0, peak res=935.9M, current mem=935.9M)
[04/05 18:23:27     54s] Saving property file db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.prop
[04/05 18:23:27     54s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1237.8M) ***
[04/05 18:23:27     54s] Saving rc congestion map db/bk_adder_32bit_place.enc.dat.tmp/bk_adder_32bit.congmap.gz ...
[04/05 18:23:28     54s] % Begin Save power constraints data ... (date=04/05 18:23:28, mem=935.9M)
[04/05 18:23:28     54s] % End Save power constraints data ... (date=04/05 18:23:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=935.9M, current mem=935.9M)
[04/05 18:23:34     60s] Generated self-contained design bk_adder_32bit_place.enc.dat.tmp
[04/05 18:23:34     60s] #% End save design ... (date=04/05 18:23:34, total cpu=0:00:06.3, real=0:00:11.0, peak res=938.3M, current mem=938.3M)
[04/05 18:23:34     60s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 18:23:34     60s] 
[04/05 18:23:34     60s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/05 18:23:34     60s] <CMD> setAnalysisMode -cppr both
[04/05 18:23:34     60s] <CMD> optDesign -postCTS -outDir reports/postCTSTimingReports
[04/05 18:23:34     60s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 913.6M, totSessionCpu=0:01:00 **
[04/05 18:23:34     60s] **INFO: User settings:
[04/05 18:23:34     60s] setDesignMode -process                    45
[04/05 18:23:34     60s] setExtractRCMode -coupling_c_th           0.1
[04/05 18:23:34     60s] setExtractRCMode -engine                  preRoute
[04/05 18:23:34     60s] setExtractRCMode -relative_c_th           1
[04/05 18:23:34     60s] setExtractRCMode -total_c_th              0
[04/05 18:23:34     60s] setDelayCalMode -enable_high_fanout       true
[04/05 18:23:34     60s] setDelayCalMode -eng_copyNetPropToNewNet  true
[04/05 18:23:34     60s] setDelayCalMode -engine                   aae
[04/05 18:23:34     60s] setDelayCalMode -ignoreNetLoad            false
[04/05 18:23:34     60s] setOptMode -activeHoldViews               { analysis_fast }
[04/05 18:23:34     60s] setOptMode -activeSetupViews              { analysis_slow }
[04/05 18:23:34     60s] setOptMode -autoSetupViews                { analysis_slow}
[04/05 18:23:34     60s] setOptMode -autoTDGRSetupViews            { analysis_slow}
[04/05 18:23:34     60s] setOptMode -drcMargin                     0
[04/05 18:23:34     60s] setOptMode -fixDrc                        true
[04/05 18:23:34     60s] setOptMode -optimizeFF                    true
[04/05 18:23:34     60s] setOptMode -setupTargetSlack              0
[04/05 18:23:34     60s] setPlaceMode -place_global_reorder_scan   false
[04/05 18:23:34     60s] setAnalysisMode -analysisType             onChipVariation
[04/05 18:23:34     60s] setAnalysisMode -checkType                setup
[04/05 18:23:34     60s] setAnalysisMode -clkSrcPath               true
[04/05 18:23:34     60s] setAnalysisMode -clockPropagation         forcedIdeal
[04/05 18:23:34     60s] setAnalysisMode -cppr                     both
[04/05 18:23:34     60s] setAnalysisMode -usefulSkew               true
[04/05 18:23:34     60s] setAnalysisMode -virtualIPO               false
[04/05 18:23:34     60s] 
[04/05 18:23:34     60s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/05 18:23:34     60s] Need call spDPlaceInit before registerPrioInstLoc.
[04/05 18:23:34     60s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:34     60s] GigaOpt running with 1 threads.
[04/05 18:23:34     60s] Info: 1 threads available for lower-level modules during optimization.
[04/05 18:23:34     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1209.6M
[04/05 18:23:34     60s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:34     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1209.6M
[04/05 18:23:34     60s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1209.6M
[04/05 18:23:34     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:34     60s] Fast DP-INIT is on for default
[04/05 18:23:34     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:34     60s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.017, MEM:1226.4M
[04/05 18:23:34     60s] OPERPROF:     Starting CMU at level 3, MEM:1226.4M
[04/05 18:23:34     60s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1226.4M
[04/05 18:23:34     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1226.4M
[04/05 18:23:34     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1226.4MB).
[04/05 18:23:34     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1226.4M
[04/05 18:23:34     60s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:34     60s] Summary for sequential cells identification: 
[04/05 18:23:34     60s]   Identified SBFF number: 16
[04/05 18:23:34     60s]   Identified MBFF number: 0
[04/05 18:23:34     60s]   Identified SB Latch number: 0
[04/05 18:23:34     60s]   Identified MB Latch number: 0
[04/05 18:23:34     60s]   Not identified SBFF number: 0
[04/05 18:23:34     60s]   Not identified MBFF number: 0
[04/05 18:23:34     60s]   Not identified SB Latch number: 0
[04/05 18:23:34     60s]   Not identified MB Latch number: 0
[04/05 18:23:34     60s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:34     60s]  Visiting view : analysis_slow
[04/05 18:23:34     60s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:34     60s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:34     60s]  Visiting view : analysis_fast
[04/05 18:23:34     60s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:34     60s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:34     60s]  Setting StdDelay to 32.90
[04/05 18:23:34     60s] Creating Cell Server, finished. 
[04/05 18:23:34     60s] 
[04/05 18:23:34     60s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:34     60s] 
[04/05 18:23:34     60s] Creating Lib Analyzer ...
[04/05 18:23:34     60s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:34     60s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:34     60s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:34     60s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:34     60s] 
[04/05 18:23:34     60s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:35     60s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=1232.4M
[04/05 18:23:35     60s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=1232.4M
[04/05 18:23:35     60s] Creating Lib Analyzer, finished. 
[04/05 18:23:35     60s] Turning off fast DC mode./n**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 919.1M, totSessionCpu=0:01:01 **
[04/05 18:23:35     60s] *** optDesign -postCTS ***
[04/05 18:23:35     60s] DRC Margin: user margin 0.0; extra margin 0.2
[04/05 18:23:35     60s] Hold Target Slack: user slack 0
[04/05 18:23:35     60s] Setup Target Slack: user slack 0; extra slack 0.0
[04/05 18:23:35     60s] setUsefulSkewMode -ecoRoute false
[04/05 18:23:35     60s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/05 18:23:35     60s] Type 'man IMPOPT-3195' for more detail.
[04/05 18:23:35     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1234.4M
[04/05 18:23:35     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1234.4M
[04/05 18:23:35     60s] Multi-VT timing optimization disabled based on library information.
[04/05 18:23:35     60s] Deleting Cell Server ...
[04/05 18:23:35     60s] Deleting Lib Analyzer.
[04/05 18:23:35     60s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:35     60s] Summary for sequential cells identification: 
[04/05 18:23:35     60s]   Identified SBFF number: 16
[04/05 18:23:35     60s]   Identified MBFF number: 0
[04/05 18:23:35     60s]   Identified SB Latch number: 0
[04/05 18:23:35     60s]   Identified MB Latch number: 0
[04/05 18:23:35     60s]   Not identified SBFF number: 0
[04/05 18:23:35     60s]   Not identified MBFF number: 0
[04/05 18:23:35     60s]   Not identified SB Latch number: 0
[04/05 18:23:35     60s]   Not identified MB Latch number: 0
[04/05 18:23:35     60s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:35     60s]  Visiting view : analysis_slow
[04/05 18:23:35     60s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:35     60s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:35     60s]  Visiting view : analysis_fast
[04/05 18:23:35     60s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:35     60s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:35     60s]  Setting StdDelay to 32.90
[04/05 18:23:35     60s] Creating Cell Server, finished. 
[04/05 18:23:35     60s] 
[04/05 18:23:35     61s] Deleting Cell Server ...
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] All LLGs are deleted
[04/05 18:23:35     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1234.4M
[04/05 18:23:35     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1234.4M
[04/05 18:23:35     61s] Start to check current routing status for nets...
[04/05 18:23:35     61s] All nets are already routed correctly.
[04/05 18:23:35     61s] End to check current routing status for nets (mem=1234.4M)
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] AAE DB initialization (MEM=1263.01 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:35     61s] Compute RC Scale Done ...
[04/05 18:23:35     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1409.7M
[04/05 18:23:35     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1409.7M
[04/05 18:23:35     61s] Fast DP-INIT is on for default
[04/05 18:23:35     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1409.7M
[04/05 18:23:35     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1409.7M
[04/05 18:23:35     61s] Starting delay calculation for Setup views
[04/05 18:23:35     61s] #################################################################################
[04/05 18:23:35     61s] # Design Stage: PreRoute
[04/05 18:23:35     61s] # Design Name: bk_adder_32bit
[04/05 18:23:35     61s] # Design Mode: 45nm
[04/05 18:23:35     61s] # Analysis Mode: MMMC OCV 
[04/05 18:23:35     61s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:35     61s] # Signoff Settings: SI Off 
[04/05 18:23:35     61s] #################################################################################
[04/05 18:23:35     61s] Calculate early delays in OCV mode...
[04/05 18:23:35     61s] Calculate late delays in OCV mode...
[04/05 18:23:35     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 1423.9M, InitMEM = 1423.9M)
[04/05 18:23:35     61s] Start delay calculation (fullDC) (1 T). (MEM=1423.93)
[04/05 18:23:35     61s] AAE_INFO: Cdb files are: 
[04/05 18:23:35     61s]  	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
[04/05 18:23:35     61s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
[04/05 18:23:35     61s]  
[04/05 18:23:35     61s] Start AAE Lib Loading. (MEM=1423.93)
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:35     61s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:23:36     61s] End AAE Lib Loading. (MEM=1443 CPU=0:00:00.6 Real=0:00:01.0)
[04/05 18:23:36     61s] End AAE Lib Interpolated Model. (MEM=1443 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:36     61s] First Iteration Infinite Tw... 
[04/05 18:23:36     62s] Total number of fetched objects 298
[04/05 18:23:36     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:36     62s] End delay calculation. (MEM=1428.54 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:36     62s] End delay calculation (fullDC). (MEM=1401.46 CPU=0:00:00.9 REAL=0:00:01.0)
[04/05 18:23:36     62s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1401.5M) ***
[04/05 18:23:36     62s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:02 mem=1401.5M)
[04/05 18:23:36     62s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1040.5M, totSessionCpu=0:01:02 **
[04/05 18:23:36     62s] ** INFO : this run is activating low effort ccoptDesign flow
[04/05 18:23:36     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:36     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=1336.7M
[04/05 18:23:36     62s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:23:36     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1336.7M
[04/05 18:23:36     62s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:36     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1336.7M
[04/05 18:23:36     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1336.7M
[04/05 18:23:36     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1336.7MB).
[04/05 18:23:36     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1336.7M
[04/05 18:23:36     62s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:36     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=1336.7M
[04/05 18:23:36     62s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:36     62s] #optDebug: fT-E <X 2 0 0 1>
[04/05 18:23:36     62s] *** Starting optimizing excluded clock nets MEM= 1336.7M) ***
[04/05 18:23:36     62s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1336.7M) ***
[04/05 18:23:36     62s] *** Starting optimizing excluded clock nets MEM= 1336.7M) ***
[04/05 18:23:36     62s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1336.7M) ***
[04/05 18:23:36     62s] Begin: GigaOpt high fanout net optimization
[04/05 18:23:36     62s] GigaOpt HFN: use maxLocalDensity 1.2
[04/05 18:23:36     62s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/05 18:23:36     62s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:02.4/0:01:19.0 (0.8), mem = 1336.7M
[04/05 18:23:36     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.8
[04/05 18:23:36     62s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:36     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=1344.7M
[04/05 18:23:36     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.7M
[04/05 18:23:36     62s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:36     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.7M
[04/05 18:23:36     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1344.7M
[04/05 18:23:36     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.7MB).
[04/05 18:23:36     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1344.7M
[04/05 18:23:36     62s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:36     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=1344.7M
[04/05 18:23:36     62s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:36     62s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:36     62s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=1344.7M
[04/05 18:23:36     62s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:37     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1360.7M
[04/05 18:23:37     63s] 
[04/05 18:23:37     63s] Creating Lib Analyzer ...
[04/05 18:23:37     63s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:37     63s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:37     63s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:37     63s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:37     63s] 
[04/05 18:23:37     63s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:37     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=1360.7M
[04/05 18:23:37     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=1360.7M
[04/05 18:23:37     63s] Creating Lib Analyzer, finished. 
[04/05 18:23:37     63s] 
[04/05 18:23:37     63s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/05 18:23:37     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1360.7M
[04/05 18:23:37     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1360.7M
[04/05 18:23:38     63s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 18:23:38     63s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:38     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.8
[04/05 18:23:38     63s] *** DrvOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:03.9/0:01:20.5 (0.8), mem = 1360.7M
[04/05 18:23:38     63s] 
[04/05 18:23:38     63s] =============================================================================================
[04/05 18:23:38     63s]  Step TAT Report for DrvOpt #2
[04/05 18:23:38     63s] =============================================================================================
[04/05 18:23:38     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:38     63s] ---------------------------------------------------------------------------------------------
[04/05 18:23:38     63s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:23:38     63s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  79.7 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 18:23:38     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:38     63s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:23:38     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 18:23:38     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:38     63s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:38     63s] [ MISC                   ]          0:00:00.3  (  17.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/05 18:23:38     63s] ---------------------------------------------------------------------------------------------
[04/05 18:23:38     63s]  DrvOpt #2 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/05 18:23:38     63s] ---------------------------------------------------------------------------------------------
[04/05 18:23:38     63s] 
[04/05 18:23:38     63s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/05 18:23:38     63s] End: GigaOpt high fanout net optimization
[04/05 18:23:38     63s] Deleting Lib Analyzer.
[04/05 18:23:38     63s] Begin: GigaOpt Global Optimization
[04/05 18:23:38     63s] *info: use new DP (enabled)
[04/05 18:23:38     63s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/05 18:23:38     63s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.0/0:01:20.5 (0.8), mem = 1360.7M
[04/05 18:23:38     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.9
[04/05 18:23:38     63s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:38     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1360.7M
[04/05 18:23:38     63s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:23:38     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1360.7M
[04/05 18:23:38     63s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:38     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1360.7M
[04/05 18:23:38     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1360.7M
[04/05 18:23:38     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1360.7MB).
[04/05 18:23:38     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1360.7M
[04/05 18:23:38     63s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:38     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1360.7M
[04/05 18:23:38     63s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:38     63s] 
[04/05 18:23:38     63s] Creating Lib Analyzer ...
[04/05 18:23:38     63s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:38     63s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:38     63s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:38     63s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:38     63s] 
[04/05 18:23:38     63s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:38     64s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=1360.7M
[04/05 18:23:38     64s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=1360.7M
[04/05 18:23:38     64s] Creating Lib Analyzer, finished. 
[04/05 18:23:38     64s] 
[04/05 18:23:38     64s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 18:23:38     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1360.7M
[04/05 18:23:38     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1360.7M
[04/05 18:23:39     65s] *info: 2 special nets excluded.
[04/05 18:23:39     65s] *info: 63 no-driver nets excluded.
[04/05 18:23:39     65s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1386.8M
[04/05 18:23:39     65s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1386.8M
[04/05 18:23:39     65s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/05 18:23:39     65s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 18:23:39     65s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|  End Point  |
[04/05 18:23:39     65s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 18:23:39     65s] |   0.000|   0.000|    59.92%|   0:00:00.0| 1386.8M|analysis_slow|       NA| NA          |
[04/05 18:23:39     65s] +--------+--------+----------+------------+--------+-------------+---------+-------------+
[04/05 18:23:39     65s] 
[04/05 18:23:39     65s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1386.8M) ***
[04/05 18:23:39     65s] 
[04/05 18:23:39     65s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1386.8M) ***
[04/05 18:23:39     65s] Bottom Preferred Layer:
[04/05 18:23:39     65s]     None
[04/05 18:23:39     65s] Via Pillar Rule:
[04/05 18:23:39     65s]     None
[04/05 18:23:39     65s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/05 18:23:39     65s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:39     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.9
[04/05 18:23:39     65s] *** SetupOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:05.5/0:01:22.0 (0.8), mem = 1367.7M
[04/05 18:23:39     65s] 
[04/05 18:23:39     65s] =============================================================================================
[04/05 18:23:39     65s]  Step TAT Report for GlobalOpt #2
[04/05 18:23:39     65s] =============================================================================================
[04/05 18:23:39     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:39     65s] ---------------------------------------------------------------------------------------------
[04/05 18:23:39     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:39     65s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  35.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:39     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:39     65s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:23:39     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:39     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:39     65s] [ TransformInit          ]      1   0:00:00.7  (  48.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 18:23:39     65s] [ MISC                   ]          0:00:00.2  (  15.1 % )     0:00:00.2 /  0:00:00.2    1.1
[04/05 18:23:39     65s] ---------------------------------------------------------------------------------------------
[04/05 18:23:39     65s]  GlobalOpt #2 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/05 18:23:39     65s] ---------------------------------------------------------------------------------------------
[04/05 18:23:39     65s] 
[04/05 18:23:39     65s] End: GigaOpt Global Optimization
[04/05 18:23:39     65s] *** Check timing (0:00:00.0)
[04/05 18:23:39     65s] Deleting Lib Analyzer.
[04/05 18:23:39     65s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/05 18:23:39     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1365.7M
[04/05 18:23:39     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1365.7M
[04/05 18:23:39     65s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/05 18:23:39     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1365.7M
[04/05 18:23:39     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1365.7M
[04/05 18:23:39     65s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:39     65s] Begin: GigaOpt Optimization in WNS mode
[04/05 18:23:39     65s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/05 18:23:39     65s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:05.6/0:01:22.2 (0.8), mem = 1363.7M
[04/05 18:23:39     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.10
[04/05 18:23:39     65s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:39     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1363.7M
[04/05 18:23:39     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1363.7M
[04/05 18:23:39     65s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:39     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1363.7M
[04/05 18:23:39     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1363.7M
[04/05 18:23:39     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1363.7MB).
[04/05 18:23:39     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1363.7M
[04/05 18:23:39     65s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:39     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1363.7M
[04/05 18:23:39     65s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:39     65s] 
[04/05 18:23:39     65s] Creating Lib Analyzer ...
[04/05 18:23:39     65s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:39     65s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:39     65s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:39     65s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:39     65s] 
[04/05 18:23:39     65s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:40     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=1367.7M
[04/05 18:23:40     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=1367.7M
[04/05 18:23:40     66s] Creating Lib Analyzer, finished. 
[04/05 18:23:40     66s] 
[04/05 18:23:40     66s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/05 18:23:40     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1367.7M
[04/05 18:23:40     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1367.7M
[04/05 18:23:41     66s] *info: 2 special nets excluded.
[04/05 18:23:41     66s] *info: 63 no-driver nets excluded.
[04/05 18:23:41     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.27484.3
[04/05 18:23:41     66s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 59.92
[04/05 18:23:41     66s] Bottom Preferred Layer:
[04/05 18:23:41     66s]     None
[04/05 18:23:41     66s] Via Pillar Rule:
[04/05 18:23:41     66s]     None
[04/05 18:23:41     66s] 
[04/05 18:23:41     66s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1386.8M) ***
[04/05 18:23:41     66s] 
[04/05 18:23:41     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.27484.3
[04/05 18:23:41     66s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:41     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.10
[04/05 18:23:41     66s] *** SetupOpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:06.9/0:01:23.5 (0.8), mem = 1367.7M
[04/05 18:23:41     66s] 
[04/05 18:23:41     66s] =============================================================================================
[04/05 18:23:41     66s]  Step TAT Report for WnsOpt #2
[04/05 18:23:41     66s] =============================================================================================
[04/05 18:23:41     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:41     66s] ---------------------------------------------------------------------------------------------
[04/05 18:23:41     66s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:41     66s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  41.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:41     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:41     66s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:41     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.6    1.0
[04/05 18:23:41     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:41     66s] [ TransformInit          ]      1   0:00:00.7  (  56.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 18:23:41     66s] [ MISC                   ]          0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:23:41     66s] ---------------------------------------------------------------------------------------------
[04/05 18:23:41     66s]  WnsOpt #2 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/05 18:23:41     66s] ---------------------------------------------------------------------------------------------
[04/05 18:23:41     66s] 
[04/05 18:23:41     66s] End: GigaOpt Optimization in WNS mode
[04/05 18:23:41     66s] Deleting Lib Analyzer.
[04/05 18:23:41     66s] Begin: GigaOpt Optimization in TNS mode
[04/05 18:23:41     66s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[04/05 18:23:41     66s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:06.9/0:01:23.5 (0.8), mem = 1365.7M
[04/05 18:23:41     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.11
[04/05 18:23:41     66s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:41     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:07 mem=1365.7M
[04/05 18:23:41     66s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:23:41     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1365.7M
[04/05 18:23:41     66s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:41     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1365.7M
[04/05 18:23:41     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1365.7M
[04/05 18:23:41     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1365.7MB).
[04/05 18:23:41     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1365.7M
[04/05 18:23:41     66s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:41     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=1365.7M
[04/05 18:23:41     66s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:41     66s] 
[04/05 18:23:41     66s] Creating Lib Analyzer ...
[04/05 18:23:41     66s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:41     66s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:41     66s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:41     66s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:41     66s] 
[04/05 18:23:41     66s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:41     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=1367.8M
[04/05 18:23:41     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=1367.8M
[04/05 18:23:41     67s] Creating Lib Analyzer, finished. 
[04/05 18:23:41     67s] 
[04/05 18:23:41     67s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/05 18:23:41     67s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=1367.8M
[04/05 18:23:41     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=1367.8M
[04/05 18:23:42     67s] *info: 2 special nets excluded.
[04/05 18:23:42     67s] *info: 63 no-driver nets excluded.
[04/05 18:23:42     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.27484.4
[04/05 18:23:42     68s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 59.92
[04/05 18:23:42     68s] Optimizer TNS Opt
[04/05 18:23:42     68s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[04/05 18:23:42     68s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1386.8M
[04/05 18:23:42     68s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1386.8M
[04/05 18:23:42     68s] 
[04/05 18:23:42     68s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1386.8M) ***
[04/05 18:23:42     68s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[04/05 18:23:42     68s] Bottom Preferred Layer:
[04/05 18:23:42     68s]     None
[04/05 18:23:42     68s] Via Pillar Rule:
[04/05 18:23:42     68s]     None
[04/05 18:23:42     68s] 
[04/05 18:23:42     68s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1386.8M) ***
[04/05 18:23:42     68s] 
[04/05 18:23:42     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.27484.4
[04/05 18:23:42     68s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:42     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.11
[04/05 18:23:42     68s] *** SetupOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:08.3/0:01:24.9 (0.8), mem = 1367.8M
[04/05 18:23:42     68s] 
[04/05 18:23:42     68s] =============================================================================================
[04/05 18:23:42     68s]  Step TAT Report for TnsOpt #2
[04/05 18:23:42     68s] =============================================================================================
[04/05 18:23:42     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:42     68s] ---------------------------------------------------------------------------------------------
[04/05 18:23:42     68s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:42     68s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  34.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:42     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:42     68s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[04/05 18:23:42     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:42     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:42     68s] [ TransformInit          ]      1   0:00:00.7  (  51.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 18:23:42     68s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:42     68s] [ MISC                   ]          0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:23:42     68s] ---------------------------------------------------------------------------------------------
[04/05 18:23:42     68s]  TnsOpt #2 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 18:23:42     68s] ---------------------------------------------------------------------------------------------
[04/05 18:23:42     68s] 
[04/05 18:23:42     68s] End: GigaOpt Optimization in TNS mode
[04/05 18:23:42     68s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/05 18:23:42     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1365.8M
[04/05 18:23:42     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1365.8M
[04/05 18:23:42     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:42     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1384.8M
[04/05 18:23:42     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1384.8M
[04/05 18:23:42     68s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:42     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1384.8M
[04/05 18:23:42     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1384.8M
[04/05 18:23:42     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1384.8MB).
[04/05 18:23:42     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1384.8M
[04/05 18:23:42     68s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:42     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1384.8M
[04/05 18:23:42     68s] Begin: Area Reclaim Optimization
[04/05 18:23:42     68s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:08.4/0:01:25.0 (0.8), mem = 1384.8M
[04/05 18:23:42     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.12
[04/05 18:23:42     68s] 
[04/05 18:23:42     68s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/05 18:23:42     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1384.8M
[04/05 18:23:42     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1384.8M
[04/05 18:23:42     68s] Usable buffer cells for single buffer setup transform:
[04/05 18:23:42     68s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[04/05 18:23:42     68s] Number of usable buffer cells above: 9
[04/05 18:23:42     68s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1384.8M
[04/05 18:23:42     68s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1384.8M
[04/05 18:23:42     68s] Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 59.92
[04/05 18:23:42     68s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:42     68s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/05 18:23:42     68s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:42     68s] |    59.92%|        -|   0.066|   0.000|   0:00:00.0| 1384.8M|
[04/05 18:23:42     68s] |    59.92%|        0|   0.066|   0.000|   0:00:00.0| 1403.9M|
[04/05 18:23:42     68s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 18:23:42     68s] |    59.92%|        0|   0.066|   0.000|   0:00:00.0| 1403.9M|
[04/05 18:23:43     68s] |    59.92%|        0|   0.066|   0.000|   0:00:01.0| 1403.9M|
[04/05 18:23:43     68s] |    59.92%|        0|   0.066|   0.000|   0:00:00.0| 1403.9M|
[04/05 18:23:43     68s] #optDebug: <stH: 1.4000 MiSeL: 41.8970>
[04/05 18:23:43     68s] |    59.92%|        0|   0.066|   0.000|   0:00:00.0| 1403.9M|
[04/05 18:23:43     68s] +----------+---------+--------+--------+------------+--------+
[04/05 18:23:43     68s] Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 59.92
[04/05 18:23:43     68s] 
[04/05 18:23:43     68s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/05 18:23:43     68s] --------------------------------------------------------------
[04/05 18:23:43     68s] |                                   | Total     | Sequential |
[04/05 18:23:43     68s] --------------------------------------------------------------
[04/05 18:23:43     68s] | Num insts resized                 |       0  |       0    |
[04/05 18:23:43     68s] | Num insts undone                  |       0  |       0    |
[04/05 18:23:43     68s] | Num insts Downsized               |       0  |       0    |
[04/05 18:23:43     68s] | Num insts Samesized               |       0  |       0    |
[04/05 18:23:43     68s] | Num insts Upsized                 |       0  |       0    |
[04/05 18:23:43     68s] | Num multiple commits+uncommits    |       0  |       -    |
[04/05 18:23:43     68s] --------------------------------------------------------------
[04/05 18:23:43     68s] Bottom Preferred Layer:
[04/05 18:23:43     68s]     None
[04/05 18:23:43     68s] Via Pillar Rule:
[04/05 18:23:43     68s]     None
[04/05 18:23:43     68s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[04/05 18:23:43     68s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.016, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:1403.9M
[04/05 18:23:43     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27484.4
[04/05 18:23:43     68s] OPERPROF: Starting RefinePlace at level 1, MEM:1403.9M
[04/05 18:23:43     68s] *** Starting refinePlace (0:01:09 mem=1403.9M) ***
[04/05 18:23:43     68s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:23:43     68s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:43     68s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1403.9M
[04/05 18:23:43     68s] Starting refinePlace ...
[04/05 18:23:43     68s] 
[04/05 18:23:43     68s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 18:23:43     68s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:43     68s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1403.9MB) @(0:01:09 - 0:01:09).
[04/05 18:23:43     68s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:43     68s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.9MB
[04/05 18:23:43     68s] Statistics of distance of Instance movement in refine placement:
[04/05 18:23:43     68s]   maximum (X+Y) =         0.00 um
[04/05 18:23:43     68s]   mean    (X+Y) =         0.00 um
[04/05 18:23:43     68s] Summary Report:
[04/05 18:23:43     68s] Instances move: 0 (out of 233 movable)
[04/05 18:23:43     68s] Instances flipped: 0
[04/05 18:23:43     68s] Mean displacement: 0.00 um
[04/05 18:23:43     68s] Max displacement: 0.00 um 
[04/05 18:23:43     68s] Total instances moved : 0
[04/05 18:23:43     68s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.018, MEM:1403.9M
[04/05 18:23:43     68s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:23:43     68s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.9MB
[04/05 18:23:43     68s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1403.9MB) @(0:01:09 - 0:01:09).
[04/05 18:23:43     68s] *** Finished refinePlace (0:01:09 mem=1403.9M) ***
[04/05 18:23:43     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27484.4
[04/05 18:23:43     68s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.028, MEM:1403.9M
[04/05 18:23:43     68s] *** maximum move = 0.00 um ***
[04/05 18:23:43     68s] *** Finished re-routing un-routed nets (1403.9M) ***
[04/05 18:23:43     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1403.9M
[04/05 18:23:43     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1403.9M
[04/05 18:23:43     68s] 
[04/05 18:23:43     68s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1403.9M) ***
[04/05 18:23:43     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.12
[04/05 18:23:43     68s] *** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:08.9/0:01:25.4 (0.8), mem = 1403.9M
[04/05 18:23:43     68s] 
[04/05 18:23:43     68s] =============================================================================================
[04/05 18:23:43     68s]  Step TAT Report for AreaOpt #3
[04/05 18:23:43     68s] =============================================================================================
[04/05 18:23:43     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:43     68s] ---------------------------------------------------------------------------------------------
[04/05 18:23:43     68s] [ RefinePlace            ]      1   0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 18:23:43     68s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:43     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:43     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:43     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:43     68s] [ OptSingleIteration     ]      5   0:00:00.0  (   9.2 % )     0:00:00.2 /  0:00:00.3    1.0
[04/05 18:23:43     68s] [ OptGetWeight           ]     48   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    3.1
[04/05 18:23:43     68s] [ OptEval                ]     48   0:00:00.2  (  37.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:23:43     68s] [ OptCommit              ]     48   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.4
[04/05 18:23:43     68s] [ PostCommitDelayCalc    ]     49   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/05 18:23:43     68s] [ MISC                   ]          0:00:00.1  (  29.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/05 18:23:43     68s] ---------------------------------------------------------------------------------------------
[04/05 18:23:43     68s]  AreaOpt #3 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:43     68s] ---------------------------------------------------------------------------------------------
[04/05 18:23:43     68s] 
[04/05 18:23:43     68s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:43     68s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1365.83M, totSessionCpu=0:01:09).
[04/05 18:23:43     68s] All LLGs are deleted
[04/05 18:23:43     68s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1365.8M
[04/05 18:23:43     68s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1365.8M
[04/05 18:23:43     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=1365.8M
[04/05 18:23:43     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=1365.8M
[04/05 18:23:43     68s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Started Loading and Dumping File ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Reading DB...
[04/05 18:23:43     68s] (I)       Read data from FE... (mem=1365.8M)
[04/05 18:23:43     68s] (I)       Read nodes and places... (mem=1365.8M)
[04/05 18:23:43     68s] (I)       Done Read nodes and places (cpu=0.000s, mem=1365.8M)
[04/05 18:23:43     68s] (I)       Read nets... (mem=1365.8M)
[04/05 18:23:43     68s] (I)       Done Read nets (cpu=0.000s, mem=1365.8M)
[04/05 18:23:43     68s] (I)       Done Read data from FE (cpu=0.000s, mem=1365.8M)
[04/05 18:23:43     68s] (I)       before initializing RouteDB syMemory usage = 1365.8 MB
[04/05 18:23:43     68s] (I)       == Non-default Options ==
[04/05 18:23:43     68s] (I)       Maximum routing layer                              : 10
[04/05 18:23:43     68s] (I)       Counted 385 PG shapes. We will not process PG shapes layer by layer.
[04/05 18:23:43     68s] (I)       Use row-based GCell size
[04/05 18:23:43     68s] (I)       GCell unit size  : 2800
[04/05 18:23:43     68s] (I)       GCell multiplier : 1
[04/05 18:23:43     68s] (I)       build grid graph
[04/05 18:23:43     68s] (I)       build grid graph start
[04/05 18:23:43     68s] [NR-eGR] Track table information for default rule: 
[04/05 18:23:43     68s] [NR-eGR] metal1 has no routable track
[04/05 18:23:43     68s] [NR-eGR] metal2 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal3 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal4 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal5 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal6 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal7 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal8 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal9 has single uniform track structure
[04/05 18:23:43     68s] [NR-eGR] metal10 has single uniform track structure
[04/05 18:23:43     68s] (I)       build grid graph end
[04/05 18:23:43     68s] (I)       ===========================================================================
[04/05 18:23:43     68s] (I)       == Report All Rule Vias ==
[04/05 18:23:43     68s] (I)       ===========================================================================
[04/05 18:23:43     68s] (I)        Via Rule : (Default)
[04/05 18:23:43     68s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/05 18:23:43     68s] (I)       ---------------------------------------------------------------------------
[04/05 18:23:43     68s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/05 18:23:43     68s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/05 18:23:43     68s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/05 18:23:43     68s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/05 18:23:43     68s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/05 18:23:43     68s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/05 18:23:43     68s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/05 18:23:43     68s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/05 18:23:43     68s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/05 18:23:43     68s] (I)       ===========================================================================
[04/05 18:23:43     68s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Num PG vias on layer 2 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 3 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 4 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 5 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 6 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 7 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 8 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 9 : 0
[04/05 18:23:43     68s] (I)       Num PG vias on layer 10 : 0
[04/05 18:23:43     68s] [NR-eGR] Read 633 PG shapes
[04/05 18:23:43     68s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] [NR-eGR] #Routing Blockages  : 0
[04/05 18:23:43     68s] [NR-eGR] #Instance Blockages : 0
[04/05 18:23:43     68s] [NR-eGR] #PG Blockages       : 633
[04/05 18:23:43     68s] [NR-eGR] #Halo Blockages     : 0
[04/05 18:23:43     68s] [NR-eGR] #Boundary Blockages : 0
[04/05 18:23:43     68s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/05 18:23:43     68s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/05 18:23:43     68s] (I)       readDataFromPlaceDB
[04/05 18:23:43     68s] (I)       Read net information..
[04/05 18:23:43     68s] [NR-eGR] Read numTotalNets=298  numIgnoredNets=0
[04/05 18:23:43     68s] (I)       Read testcase time = 0.000 seconds
[04/05 18:23:43     68s] 
[04/05 18:23:43     68s] (I)       early_global_route_priority property id does not exist.
[04/05 18:23:43     68s] (I)       Start initializing grid graph
[04/05 18:23:43     68s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/05 18:23:43     68s] (I)       End initializing grid graph
[04/05 18:23:43     68s] (I)       Model blockages into capacity
[04/05 18:23:43     68s] (I)       Read Num Blocks=633  Num Prerouted Wires=0  Num CS=0
[04/05 18:23:43     68s] (I)       Started Modeling ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Layer 1 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 2 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 3 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 4 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 5 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 6 (H) : #blockages 76 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 7 (V) : #blockages 76 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 8 (H) : #blockages 67 : #preroutes 0
[04/05 18:23:43     68s] (I)       Layer 9 (V) : #blockages 34 : #preroutes 0
[04/05 18:23:43     68s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       -- layer congestion ratio --
[04/05 18:23:43     68s] (I)       Layer 1 : 0.100000
[04/05 18:23:43     68s] (I)       Layer 2 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 3 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 4 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 5 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 6 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 7 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 8 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 9 : 0.700000
[04/05 18:23:43     68s] (I)       Layer 10 : 0.700000
[04/05 18:23:43     68s] (I)       ----------------------------
[04/05 18:23:43     68s] (I)       Number of ignored nets = 0
[04/05 18:23:43     68s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/05 18:23:43     68s] (I)       Number of clock nets = 0.  Ignored: No
[04/05 18:23:43     68s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/05 18:23:43     68s] (I)       Number of special nets = 0.  Ignored: Yes
[04/05 18:23:43     68s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/05 18:23:43     68s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/05 18:23:43     68s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/05 18:23:43     68s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/05 18:23:43     68s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/05 18:23:43     68s] (I)       Before initializing Early Global Route syMemory usage = 1365.8 MB
[04/05 18:23:43     68s] (I)       Ndr track 0 does not exist
[04/05 18:23:43     68s] (I)       ---------------------Grid Graph Info--------------------
[04/05 18:23:43     68s] (I)       Routing area        : (0, 0) - (67260, 63280)
[04/05 18:23:43     68s] (I)       Core area           : (12160, 12040) - (55100, 51240)
[04/05 18:23:43     68s] (I)       Site width          :   380  (dbu)
[04/05 18:23:43     68s] (I)       Row height          :  2800  (dbu)
[04/05 18:23:43     68s] (I)       GCell width         :  2800  (dbu)
[04/05 18:23:43     68s] (I)       GCell height        :  2800  (dbu)
[04/05 18:23:43     68s] (I)       Grid                :    24    23    10
[04/05 18:23:43     68s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/05 18:23:43     68s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/05 18:23:43     68s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/05 18:23:43     68s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:43     68s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/05 18:23:43     68s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/05 18:23:43     68s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/05 18:23:43     68s] (I)       First track coord   :     0   190   140   590   420   590  2100  2270  2580  2270
[04/05 18:23:43     68s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/05 18:23:43     68s] (I)       Total num of tracks :     0   177   226   119   113   119    37    39    19    20
[04/05 18:23:43     68s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/05 18:23:43     68s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/05 18:23:43     68s] (I)       --------------------------------------------------------
[04/05 18:23:43     68s] 
[04/05 18:23:43     68s] [NR-eGR] ============ Routing rule table ============
[04/05 18:23:43     68s] [NR-eGR] Rule id: 0  Nets: 298 
[04/05 18:23:43     68s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/05 18:23:43     68s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/05 18:23:43     68s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:43     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/05 18:23:43     68s] [NR-eGR] ========================================
[04/05 18:23:43     68s] [NR-eGR] 
[04/05 18:23:43     68s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer2 : = 652 / 4071 (16.02%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer3 : = 152 / 5424 (2.80%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer4 : = 488 / 2737 (17.83%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer5 : = 152 / 2712 (5.60%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer6 : = 560 / 2737 (20.46%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer7 : = 174 / 888 (19.59%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer8 : = 228 / 897 (25.42%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer9 : = 179 / 456 (39.25%)
[04/05 18:23:43     68s] (I)       blocked tracks on layer10 : = 262 / 460 (56.96%)
[04/05 18:23:43     68s] (I)       After initializing Early Global Route syMemory usage = 1365.8 MB
[04/05 18:23:43     68s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Reset routing kernel
[04/05 18:23:43     68s] (I)       Started Global Routing ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       ============= Initialization =============
[04/05 18:23:43     68s] (I)       totalPins=797  totalGlobalPin=720 (90.34%)
[04/05 18:23:43     68s] (I)       Started Net group 1 ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Started Build MST ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Generate topology with single threads
[04/05 18:23:43     68s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       total 2D Cap : 18605 = (8847 H, 9758 V)
[04/05 18:23:43     68s] [NR-eGR] Layer group 1: route 298 net(s) in layer range [2, 10]
[04/05 18:23:43     68s] (I)       
[04/05 18:23:43     68s] (I)       ============  Phase 1a Route ============
[04/05 18:23:43     68s] (I)       Started Phase 1a ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Started Pattern routing ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:43     68s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       
[04/05 18:23:43     68s] (I)       ============  Phase 1b Route ============
[04/05 18:23:43     68s] (I)       Started Phase 1b ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:43     68s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 18:23:43     68s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       
[04/05 18:23:43     68s] (I)       ============  Phase 1c Route ============
[04/05 18:23:43     68s] (I)       Started Phase 1c ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:43     68s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       
[04/05 18:23:43     68s] (I)       ============  Phase 1d Route ============
[04/05 18:23:43     68s] (I)       Started Phase 1d ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:43     68s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       
[04/05 18:23:43     68s] (I)       ============  Phase 1e Route ============
[04/05 18:23:43     68s] (I)       Started Phase 1e ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Started Route legalization ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Usage: 1421 = (790 H, 631 V) = (8.93% H, 6.47% V) = (1.106e+03um H, 8.834e+02um V)
[04/05 18:23:43     68s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.989400e+03um
[04/05 18:23:43     68s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Started Layer assignment ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     68s] (I)       Running layer assignment with 1 threads
[04/05 18:23:43     69s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       
[04/05 18:23:43     69s] (I)       ============  Phase 1l Route ============
[04/05 18:23:43     69s] (I)       Started Phase 1l ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       
[04/05 18:23:43     69s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/05 18:23:43     69s] [NR-eGR]                        OverCon            
[04/05 18:23:43     69s] [NR-eGR]                         #Gcell     %Gcell
[04/05 18:23:43     69s] [NR-eGR]       Layer                (0)    OverCon 
[04/05 18:23:43     69s] [NR-eGR] ----------------------------------------------
[04/05 18:23:43     69s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR] ----------------------------------------------
[04/05 18:23:43     69s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/05 18:23:43     69s] [NR-eGR] 
[04/05 18:23:43     69s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       total 2D Cap : 18755 = (8913 H, 9842 V)
[04/05 18:23:43     69s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/05 18:23:43     69s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/05 18:23:43     69s] (I)       ============= track Assignment ============
[04/05 18:23:43     69s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       Started Track Assignment ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/05 18:23:43     69s] (I)       Running track assignment with 1 threads
[04/05 18:23:43     69s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] (I)       Run Multi-thread track assignment
[04/05 18:23:43     69s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] [NR-eGR] Started Export DB wires ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] [NR-eGR] Started Export all nets ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] [NR-eGR] Started Set wire vias ( Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1365.83 MB )
[04/05 18:23:43     69s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:43     69s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 699
[04/05 18:23:43     69s] [NR-eGR] metal2  (2V) length: 3.740500e+02um, number of vias: 775
[04/05 18:23:43     69s] [NR-eGR] metal3  (3H) length: 7.243100e+02um, number of vias: 233
[04/05 18:23:43     69s] [NR-eGR] metal4  (4V) length: 5.473700e+02um, number of vias: 100
[04/05 18:23:43     69s] [NR-eGR] metal5  (5H) length: 4.397850e+02um, number of vias: 70
[04/05 18:23:43     69s] [NR-eGR] metal6  (6V) length: 9.550500e+01um, number of vias: 2
[04/05 18:23:43     69s] [NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 0
[04/05 18:23:43     69s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:43     69s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:43     69s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/05 18:23:43     69s] [NR-eGR] Total length: 2.181300e+03um, number of vias: 1879
[04/05 18:23:43     69s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:43     69s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/05 18:23:43     69s] [NR-eGR] --------------------------------------------------------------------------
[04/05 18:23:43     69s] Saved RC grid cleaned up.
[04/05 18:23:43     69s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1349.62 MB )
[04/05 18:23:43     69s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 18:23:43     69s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 18:23:43     69s] RC Extraction called in multi-corner(2) mode.
[04/05 18:23:43     69s] RCMode: PreRoute
[04/05 18:23:43     69s]       RC Corner Indexes            0       1   
[04/05 18:23:43     69s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 18:23:43     69s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:43     69s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 18:23:43     69s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:43     69s] Shrink Factor                : 1.00000
[04/05 18:23:43     69s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 18:23:43     69s] Using capacitance table file ...
[04/05 18:23:43     69s] LayerId::1 widthSet size::4
[04/05 18:23:43     69s] LayerId::2 widthSet size::4
[04/05 18:23:43     69s] LayerId::3 widthSet size::4
[04/05 18:23:43     69s] LayerId::4 widthSet size::4
[04/05 18:23:43     69s] LayerId::5 widthSet size::4
[04/05 18:23:43     69s] LayerId::6 widthSet size::4
[04/05 18:23:43     69s] LayerId::7 widthSet size::4
[04/05 18:23:43     69s] LayerId::8 widthSet size::4
[04/05 18:23:43     69s] LayerId::9 widthSet size::4
[04/05 18:23:43     69s] LayerId::10 widthSet size::3
[04/05 18:23:43     69s] Updating RC grid for preRoute extraction ...
[04/05 18:23:43     69s] Initializing multi-corner capacitance tables ... 
[04/05 18:23:43     69s] Initializing multi-corner resistance tables ...
[04/05 18:23:43     69s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:43     69s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 1.000000 ; uaWlH: 0.496465 ; aWlH: 0.000000 ; Pmax: 0.902600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 18:23:43     69s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1349.625M)
[04/05 18:23:43     69s] Compute RC Scale Done ...
[04/05 18:23:43     69s] OPERPROF: Starting HotSpotCal at level 1, MEM:1349.6M
[04/05 18:23:43     69s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:43     69s] [hotspot] |            |   max hotspot | total hotspot |
[04/05 18:23:43     69s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:43     69s] [hotspot] | normalized |          0.00 |          0.00 |
[04/05 18:23:43     69s] [hotspot] +------------+---------------+---------------+
[04/05 18:23:43     69s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 18:23:43     69s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 18:23:43     69s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1349.6M
[04/05 18:23:43     69s] #################################################################################
[04/05 18:23:43     69s] # Design Stage: PreRoute
[04/05 18:23:43     69s] # Design Name: bk_adder_32bit
[04/05 18:23:43     69s] # Design Mode: 45nm
[04/05 18:23:43     69s] # Analysis Mode: MMMC OCV 
[04/05 18:23:43     69s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:43     69s] # Signoff Settings: SI Off 
[04/05 18:23:43     69s] #################################################################################
[04/05 18:23:43     69s] Calculate early delays in OCV mode...
[04/05 18:23:43     69s] Calculate late delays in OCV mode...
[04/05 18:23:43     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1366.3M, InitMEM = 1366.3M)
[04/05 18:23:43     69s] Start delay calculation (fullDC) (1 T). (MEM=1366.34)
[04/05 18:23:43     69s] End AAE Lib Interpolated Model. (MEM=1366.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:44     69s] Total number of fetched objects 298
[04/05 18:23:44     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:44     69s] End delay calculation. (MEM=1382.76 CPU=0:00:00.2 REAL=0:00:01.0)
[04/05 18:23:44     69s] End delay calculation (fullDC). (MEM=1382.76 CPU=0:00:00.2 REAL=0:00:01.0)
[04/05 18:23:44     69s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1382.8M) ***
[04/05 18:23:44     69s] Begin: GigaOpt postEco DRV Optimization
[04/05 18:23:44     69s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/05 18:23:44     69s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:09.8/0:01:26.4 (0.8), mem = 1382.8M
[04/05 18:23:44     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.13
[04/05 18:23:44     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:44     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1382.8M
[04/05 18:23:44     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1382.8M
[04/05 18:23:44     69s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:44     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1382.8M
[04/05 18:23:44     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1382.8M
[04/05 18:23:44     69s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:44     69s] Fast DP-INIT is on for default
[04/05 18:23:44     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:44     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.037, MEM:1414.8M
[04/05 18:23:44     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.039, MEM:1414.8M
[04/05 18:23:44     69s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1414.8MB).
[04/05 18:23:44     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.050, MEM:1414.8M
[04/05 18:23:44     69s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:44     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1414.8M
[04/05 18:23:44     69s] 
[04/05 18:23:44     69s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/05 18:23:44     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1414.8M
[04/05 18:23:44     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1414.8M
[04/05 18:23:44     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1433.8M
[04/05 18:23:44     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1433.8M
[04/05 18:23:44     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:44     70s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/05 18:23:44     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:44     70s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/05 18:23:44     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:44     70s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 18:23:44     70s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92|          |         |
[04/05 18:23:44     70s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 18:23:44     70s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92| 0:00:00.0|  1433.8M|
[04/05 18:23:44     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:23:44     70s] Bottom Preferred Layer:
[04/05 18:23:44     70s]     None
[04/05 18:23:44     70s] Via Pillar Rule:
[04/05 18:23:44     70s]     None
[04/05 18:23:44     70s] 
[04/05 18:23:44     70s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1433.8M) ***
[04/05 18:23:44     70s] 
[04/05 18:23:44     70s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:44     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.13
[04/05 18:23:44     70s] *** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:10.2/0:01:26.8 (0.8), mem = 1414.8M
[04/05 18:23:44     70s] 
[04/05 18:23:44     70s] =============================================================================================
[04/05 18:23:44     70s]  Step TAT Report for DrvOpt #3
[04/05 18:23:44     70s] =============================================================================================
[04/05 18:23:44     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:44     70s] ---------------------------------------------------------------------------------------------
[04/05 18:23:44     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:44     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:44     70s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/05 18:23:44     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.5
[04/05 18:23:44     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:44     70s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.7
[04/05 18:23:44     70s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:44     70s] [ MISC                   ]          0:00:00.4  (  84.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:23:44     70s] ---------------------------------------------------------------------------------------------
[04/05 18:23:44     70s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:23:44     70s] ---------------------------------------------------------------------------------------------
[04/05 18:23:44     70s] 
[04/05 18:23:44     70s] End: GigaOpt postEco DRV Optimization
[04/05 18:23:44     70s] Running refinePlace -preserveRouting true -hardFence false
[04/05 18:23:44     70s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1414.8M
[04/05 18:23:44     70s] #spOpts: N=45 
[04/05 18:23:44     70s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.005, MEM:1414.8M
[04/05 18:23:44     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1414.8MB).
[04/05 18:23:44     70s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.006, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.007, MEM:1414.8M
[04/05 18:23:44     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27484.5
[04/05 18:23:44     70s] OPERPROF:   Starting RefinePlace at level 2, MEM:1414.8M
[04/05 18:23:44     70s] *** Starting refinePlace (0:01:10 mem=1414.8M) ***
[04/05 18:23:44     70s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:23:44     70s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:1414.8M
[04/05 18:23:44     70s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[04/05 18:23:44     70s] Density distribution unevenness ratio = 10.834%
[04/05 18:23:44     70s] RPlace IncrNP Skipped
[04/05 18:23:44     70s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1414.8MB) @(0:01:10 - 0:01:10).
[04/05 18:23:44     70s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.002, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1414.8M
[04/05 18:23:44     70s] Starting refinePlace ...
[04/05 18:23:44     70s] ** Cut row section cpu time 0:00:00.0.
[04/05 18:23:44     70s]    Spread Effort: high, pre-route mode, useDDP on.
[04/05 18:23:44     70s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1414.8MB) @(0:01:10 - 0:01:10).
[04/05 18:23:44     70s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:44     70s] wireLenOptFixPriorityInst 0 inst fixed
[04/05 18:23:44     70s] 
[04/05 18:23:44     70s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 18:23:44     70s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:44     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1414.8MB) @(0:01:10 - 0:01:10).
[04/05 18:23:44     70s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:23:44     70s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1414.8MB
[04/05 18:23:44     70s] Statistics of distance of Instance movement in refine placement:
[04/05 18:23:44     70s]   maximum (X+Y) =         0.00 um
[04/05 18:23:44     70s]   mean    (X+Y) =         0.00 um
[04/05 18:23:44     70s] Summary Report:
[04/05 18:23:44     70s] Instances move: 0 (out of 233 movable)
[04/05 18:23:44     70s] Instances flipped: 0
[04/05 18:23:44     70s] Mean displacement: 0.00 um
[04/05 18:23:44     70s] Max displacement: 0.00 um 
[04/05 18:23:44     70s] Total instances moved : 0
[04/05 18:23:44     70s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.040, MEM:1414.8M
[04/05 18:23:44     70s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:23:44     70s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1414.8MB
[04/05 18:23:44     70s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1414.8MB) @(0:01:10 - 0:01:10).
[04/05 18:23:44     70s] *** Finished refinePlace (0:01:10 mem=1414.8M) ***
[04/05 18:23:44     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27484.5
[04/05 18:23:44     70s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.052, MEM:1414.8M
[04/05 18:23:44     70s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.090, REAL:0.062, MEM:1414.8M
[04/05 18:23:44     70s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[04/05 18:23:44     70s] GigaOpt: Skipping nonLegal postEco optimization
[04/05 18:23:44     70s] No multi-vt cells found. Aborting this optimization step
[04/05 18:23:44     70s] #optDebug: fT-D <X 1 0 0 0>
[04/05 18:23:44     70s] 
[04/05 18:23:44     70s] Active setup views:
[04/05 18:23:44     70s]  analysis_slow
[04/05 18:23:44     70s]   Dominating endpoints: 0
[04/05 18:23:44     70s]   Dominating TNS: -0.000
[04/05 18:23:44     70s] 
[04/05 18:23:44     70s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'preRoute' .
[04/05 18:23:44     70s] PreRoute RC Extraction called for design bk_adder_32bit.
[04/05 18:23:44     70s] RC Extraction called in multi-corner(2) mode.
[04/05 18:23:44     70s] RCMode: PreRoute
[04/05 18:23:44     70s]       RC Corner Indexes            0       1   
[04/05 18:23:44     70s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/05 18:23:44     70s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:44     70s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/05 18:23:44     70s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/05 18:23:44     70s] Shrink Factor                : 1.00000
[04/05 18:23:44     70s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/05 18:23:44     70s] Using capacitance table file ...
[04/05 18:23:44     70s] LayerId::1 widthSet size::4
[04/05 18:23:44     70s] LayerId::2 widthSet size::4
[04/05 18:23:44     70s] LayerId::3 widthSet size::4
[04/05 18:23:44     70s] LayerId::4 widthSet size::4
[04/05 18:23:44     70s] LayerId::5 widthSet size::4
[04/05 18:23:44     70s] LayerId::6 widthSet size::4
[04/05 18:23:44     70s] LayerId::7 widthSet size::4
[04/05 18:23:44     70s] LayerId::8 widthSet size::4
[04/05 18:23:44     70s] LayerId::9 widthSet size::4
[04/05 18:23:44     70s] LayerId::10 widthSet size::3
[04/05 18:23:44     70s] Updating RC grid for preRoute extraction ...
[04/05 18:23:44     70s] Initializing multi-corner capacitance tables ... 
[04/05 18:23:45     70s] Initializing multi-corner resistance tables ...
[04/05 18:23:45     70s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:45     70s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 1.000000 ; uaWlH: 0.496465 ; aWlH: 0.000000 ; Pmax: 0.902600 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 18:23:45     70s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1352.566M)
[04/05 18:23:45     70s] Starting delay calculation for Setup views
[04/05 18:23:45     70s] #################################################################################
[04/05 18:23:45     70s] # Design Stage: PreRoute
[04/05 18:23:45     70s] # Design Name: bk_adder_32bit
[04/05 18:23:45     70s] # Design Mode: 45nm
[04/05 18:23:45     70s] # Analysis Mode: MMMC OCV 
[04/05 18:23:45     70s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:45     70s] # Signoff Settings: SI Off 
[04/05 18:23:45     70s] #################################################################################
[04/05 18:23:45     70s] Calculate early delays in OCV mode...
[04/05 18:23:45     70s] Calculate late delays in OCV mode...
[04/05 18:23:45     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1369.3M, InitMEM = 1369.3M)
[04/05 18:23:45     70s] Start delay calculation (fullDC) (1 T). (MEM=1369.28)
[04/05 18:23:45     70s] End AAE Lib Interpolated Model. (MEM=1369.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:45     71s] Total number of fetched objects 298
[04/05 18:23:45     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:45     71s] End delay calculation. (MEM=1384.96 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:45     71s] End delay calculation (fullDC). (MEM=1384.96 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:45     71s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1385.0M) ***
[04/05 18:23:45     71s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:11 mem=1385.0M)
[04/05 18:23:45     71s] Reported timing to dir reports/postCTSTimingReports
[04/05 18:23:45     71s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1048.8M, totSessionCpu=0:01:11 **
[04/05 18:23:45     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1339.0M
[04/05 18:23:45     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1339.0M
[04/05 18:23:50     71s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 1051.2M, totSessionCpu=0:01:11 **
[04/05 18:23:50     71s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/05 18:23:50     71s] Type 'man IMPOPT-3195' for more detail.
[04/05 18:23:50     71s] *** Finished optDesign ***
[04/05 18:23:50     71s] 
[04/05 18:23:50     71s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.0 real=0:00:18.6)
[04/05 18:23:50     71s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[04/05 18:23:50     71s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.5 real=0:00:00.5)
[04/05 18:23:50     71s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[04/05 18:23:50     71s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[04/05 18:23:50     71s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[04/05 18:23:50     71s] Info: pop threads available for lower-level modules during optimization.
[04/05 18:23:50     71s] Deleting Lib Analyzer.
[04/05 18:23:50     71s] Info: Destroy the CCOpt slew target map.
[04/05 18:23:50     71s] clean pInstBBox. size 0
[04/05 18:23:50     71s] All LLGs are deleted
[04/05 18:23:50     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1354.2M
[04/05 18:23:50     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1354.2M
[04/05 18:23:50     71s] 
[04/05 18:23:50     71s] =============================================================================================
[04/05 18:23:50     71s]  Final TAT Report for optDesign
[04/05 18:23:50     71s] =============================================================================================
[04/05 18:23:50     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:50     71s] ---------------------------------------------------------------------------------------------
[04/05 18:23:50     71s] [ WnsOpt                 ]      1   0:00:01.3  (   8.2 % )     0:00:01.3 /  0:00:01.3    1.0
[04/05 18:23:50     71s] [ TnsOpt                 ]      1   0:00:01.4  (   9.1 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 18:23:50     71s] [ GlobalOpt              ]      1   0:00:01.5  (   9.7 % )     0:00:01.5 /  0:00:01.5    1.0
[04/05 18:23:50     71s] [ DrvOpt                 ]      2   0:00:01.9  (  12.3 % )     0:00:01.9 /  0:00:01.9    1.0
[04/05 18:23:50     71s] [ AreaOpt                ]      1   0:00:00.4  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:50     71s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:23:50     71s] [ RefinePlace            ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.2
[04/05 18:23:50     71s] [ TimingUpdate           ]      4   0:00:00.1  (   0.4 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 18:23:50     71s] [ FullDelayCalc          ]      2   0:00:01.4  (   8.7 % )     0:00:01.4 /  0:00:01.3    1.0
[04/05 18:23:50     71s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.6 % )     0:00:05.8 /  0:00:01.2    0.2
[04/05 18:23:50     71s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[04/05 18:23:50     71s] [ DrvReport              ]      2   0:00:04.6  (  29.4 % )     0:00:04.6 /  0:00:00.0    0.0
[04/05 18:23:50     71s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/05 18:23:50     71s] [ MISC                   ]          0:00:02.8  (  17.8 % )     0:00:02.8 /  0:00:02.8    1.0
[04/05 18:23:50     71s] ---------------------------------------------------------------------------------------------
[04/05 18:23:50     71s]  optDesign TOTAL                    0:00:15.7  ( 100.0 % )     0:00:15.7 /  0:00:11.1    0.7
[04/05 18:23:50     71s] ---------------------------------------------------------------------------------------------
[04/05 18:23:50     71s] 
[04/05 18:23:50     71s] Deleting Cell Server ...
[04/05 18:23:50     71s] <CMD> optDesign -postCTS -hold -outDir reports/postCTSTimingReports
[04/05 18:23:50     71s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 969.1M, totSessionCpu=0:01:11 **
[04/05 18:23:50     71s] **INFO: User settings:
[04/05 18:23:50     71s] setDesignMode -process                    45
[04/05 18:23:50     71s] setExtractRCMode -coupling_c_th           0.1
[04/05 18:23:50     71s] setExtractRCMode -engine                  preRoute
[04/05 18:23:50     71s] setExtractRCMode -relative_c_th           1
[04/05 18:23:50     71s] setExtractRCMode -total_c_th              0
[04/05 18:23:50     71s] setUsefulSkewMode -ecoRoute               false
[04/05 18:23:50     71s] setDelayCalMode -enable_high_fanout       true
[04/05 18:23:50     71s] setDelayCalMode -eng_copyNetPropToNewNet  true
[04/05 18:23:50     71s] setDelayCalMode -engine                   aae
[04/05 18:23:50     71s] setDelayCalMode -ignoreNetLoad            false
[04/05 18:23:50     71s] setOptMode -activeSetupViews              { analysis_slow }
[04/05 18:23:50     71s] setOptMode -autoSetupViews                { analysis_slow}
[04/05 18:23:50     71s] setOptMode -autoTDGRSetupViews            { analysis_slow}
[04/05 18:23:50     71s] setOptMode -drcMargin                     0
[04/05 18:23:50     71s] setOptMode -fixDrc                        true
[04/05 18:23:50     71s] setOptMode -optimizeFF                    true
[04/05 18:23:50     71s] setOptMode -setupTargetSlack              0
[04/05 18:23:50     71s] setPlaceMode -place_global_reorder_scan   false
[04/05 18:23:50     71s] setAnalysisMode -analysisType             onChipVariation
[04/05 18:23:50     71s] setAnalysisMode -checkType                setup
[04/05 18:23:50     71s] setAnalysisMode -clkSrcPath               true
[04/05 18:23:50     71s] setAnalysisMode -clockPropagation         sdcControl
[04/05 18:23:50     71s] setAnalysisMode -cppr                     both
[04/05 18:23:50     71s] setAnalysisMode -usefulSkew               true
[04/05 18:23:50     71s] setAnalysisMode -virtualIPO               false
[04/05 18:23:50     71s] 
[04/05 18:23:50     71s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/05 18:23:50     71s] GigaOpt running with 1 threads.
[04/05 18:23:50     71s] Info: 1 threads available for lower-level modules during optimization.
[04/05 18:23:50     71s] Need call spDPlaceInit before registerPrioInstLoc.
[04/05 18:23:50     71s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1279.2M
[04/05 18:23:50     71s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:50     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1279.2M
[04/05 18:23:50     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1279.2M
[04/05 18:23:50     71s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:50     71s] Fast DP-INIT is on for default
[04/05 18:23:50     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:50     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.028, MEM:1296.0M
[04/05 18:23:50     71s] OPERPROF:     Starting CMU at level 3, MEM:1296.0M
[04/05 18:23:50     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1296.0M
[04/05 18:23:50     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:1296.0M
[04/05 18:23:50     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1296.0MB).
[04/05 18:23:50     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:1296.0M
[04/05 18:23:50     71s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:50     71s] Summary for sequential cells identification: 
[04/05 18:23:50     71s]   Identified SBFF number: 16
[04/05 18:23:50     71s]   Identified MBFF number: 0
[04/05 18:23:50     71s]   Identified SB Latch number: 0
[04/05 18:23:50     71s]   Identified MB Latch number: 0
[04/05 18:23:50     71s]   Not identified SBFF number: 0
[04/05 18:23:50     71s]   Not identified MBFF number: 0
[04/05 18:23:50     71s]   Not identified SB Latch number: 0
[04/05 18:23:50     71s]   Not identified MB Latch number: 0
[04/05 18:23:50     71s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:50     71s]  Visiting view : analysis_slow
[04/05 18:23:50     71s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:50     71s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:50     71s]  Visiting view : analysis_fast
[04/05 18:23:50     71s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:50     71s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:50     71s]  Setting StdDelay to 32.90
[04/05 18:23:50     71s] Creating Cell Server, finished. 
[04/05 18:23:50     71s] 
[04/05 18:23:50     71s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     71s] 
[04/05 18:23:50     71s] Creating Lib Analyzer ...
[04/05 18:23:50     71s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     71s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:50     71s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:50     71s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:50     71s] 
[04/05 18:23:50     71s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:50     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=1302.0M
[04/05 18:23:50     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=1302.0M
[04/05 18:23:50     72s] Creating Lib Analyzer, finished. 
[04/05 18:23:50     72s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 974.4M, totSessionCpu=0:01:12 **
[04/05 18:23:50     72s] *** optDesign -postCTS ***
[04/05 18:23:50     72s] DRC Margin: user margin 0.0
[04/05 18:23:50     72s] Hold Target Slack: user slack 0
[04/05 18:23:50     72s] Setup Target Slack: user slack 0;
[04/05 18:23:50     72s] setUsefulSkewMode -ecoRoute false
[04/05 18:23:50     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1302.0M
[04/05 18:23:50     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1302.0M
[04/05 18:23:50     72s] Deleting Cell Server ...
[04/05 18:23:50     72s] Deleting Lib Analyzer.
[04/05 18:23:50     72s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:50     72s] Summary for sequential cells identification: 
[04/05 18:23:50     72s]   Identified SBFF number: 16
[04/05 18:23:50     72s]   Identified MBFF number: 0
[04/05 18:23:50     72s]   Identified SB Latch number: 0
[04/05 18:23:50     72s]   Identified MB Latch number: 0
[04/05 18:23:50     72s]   Not identified SBFF number: 0
[04/05 18:23:50     72s]   Not identified MBFF number: 0
[04/05 18:23:50     72s]   Not identified SB Latch number: 0
[04/05 18:23:50     72s]   Not identified MB Latch number: 0
[04/05 18:23:50     72s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:50     72s]  Visiting view : analysis_slow
[04/05 18:23:50     72s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:50     72s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:50     72s]  Visiting view : analysis_fast
[04/05 18:23:50     72s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:50     72s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:50     72s]  Setting StdDelay to 32.90
[04/05 18:23:50     72s] Creating Cell Server, finished. 
[04/05 18:23:50     72s] 
[04/05 18:23:50     72s] Deleting Cell Server ...
[04/05 18:23:50     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     72s] All LLGs are deleted
[04/05 18:23:50     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1302.0M
[04/05 18:23:50     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1302.0M
[04/05 18:23:50     72s] Start to check current routing status for nets...
[04/05 18:23:50     72s] All nets are already routed correctly.
[04/05 18:23:50     72s] End to check current routing status for nets (mem=1302.0M)
[04/05 18:23:50     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:50     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] Compute RC Scale Done ...
[04/05 18:23:51     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:23:51     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1457.8M
[04/05 18:23:51     72s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:23:51     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1457.8M
[04/05 18:23:51     72s] #spOpts: N=45 mergeVia=F 
[04/05 18:23:51     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1457.8M
[04/05 18:23:51     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1457.8M
[04/05 18:23:51     72s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:23:51     72s] Fast DP-INIT is on for default
[04/05 18:23:51     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:23:51     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1457.8M
[04/05 18:23:51     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1457.8M
[04/05 18:23:51     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1457.8MB).
[04/05 18:23:51     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1457.8M
[04/05 18:23:51     72s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:23:51     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1457.8M
[04/05 18:23:51     72s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:23:51     72s] GigaOpt Hold Optimizer is used
[04/05 18:23:51     72s] End AAE Lib Interpolated Model. (MEM=1457.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:51     72s] 
[04/05 18:23:51     72s] Creating Lib Analyzer ...
[04/05 18:23:51     72s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:51     72s] Summary for sequential cells identification: 
[04/05 18:23:51     72s]   Identified SBFF number: 16
[04/05 18:23:51     72s]   Identified MBFF number: 0
[04/05 18:23:51     72s]   Identified SB Latch number: 0
[04/05 18:23:51     72s]   Identified MB Latch number: 0
[04/05 18:23:51     72s]   Not identified SBFF number: 0
[04/05 18:23:51     72s]   Not identified MBFF number: 0
[04/05 18:23:51     72s]   Not identified SB Latch number: 0
[04/05 18:23:51     72s]   Not identified MB Latch number: 0
[04/05 18:23:51     72s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:51     72s]  Visiting view : analysis_slow
[04/05 18:23:51     72s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:51     72s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:51     72s]  Visiting view : analysis_fast
[04/05 18:23:51     72s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:51     72s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:51     72s]  Setting StdDelay to 32.90
[04/05 18:23:51     72s] Creating Cell Server, finished. 
[04/05 18:23:51     72s] 
[04/05 18:23:51     72s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:51     72s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:51     72s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:51     72s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:51     72s] 
[04/05 18:23:51     72s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:51     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=1457.8M
[04/05 18:23:51     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=1457.8M
[04/05 18:23:51     72s] Creating Lib Analyzer, finished. 
[04/05 18:23:51     72s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:13 mem=1457.8M ***
[04/05 18:23:51     72s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_IM1dX5/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_IM1dX5 -prefix timingGraph'
[04/05 18:23:52     73s] Done saveTimingGraph
[04/05 18:23:52     73s] Starting delay calculation for Hold views
[04/05 18:23:52     73s] #################################################################################
[04/05 18:23:52     73s] # Design Stage: PreRoute
[04/05 18:23:52     73s] # Design Name: bk_adder_32bit
[04/05 18:23:52     73s] # Design Mode: 45nm
[04/05 18:23:52     73s] # Analysis Mode: MMMC OCV 
[04/05 18:23:52     73s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:52     73s] # Signoff Settings: SI Off 
[04/05 18:23:52     73s] #################################################################################
[04/05 18:23:52     73s] Calculate late delays in OCV mode...
[04/05 18:23:52     73s] Calculate early delays in OCV mode...
[04/05 18:23:52     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 1457.8M, InitMEM = 1457.8M)
[04/05 18:23:52     73s] Start delay calculation (fullDC) (1 T). (MEM=1457.81)
[04/05 18:23:52     73s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/05 18:23:52     73s] End AAE Lib Interpolated Model. (MEM=1457.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:52     73s] Total number of fetched objects 298
[04/05 18:23:52     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:52     73s] End delay calculation. (MEM=1425.8 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:52     73s] End delay calculation (fullDC). (MEM=1425.8 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:52     73s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1425.8M) ***
[04/05 18:23:52     73s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:14 mem=1425.8M)
[04/05 18:23:52     73s] 
[04/05 18:23:52     73s] Active hold views:
[04/05 18:23:52     73s]  analysis_fast
[04/05 18:23:52     73s]   Dominating endpoints: 0
[04/05 18:23:52     73s]   Dominating TNS: -0.000
[04/05 18:23:52     73s] 
[04/05 18:23:52     73s] Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:14 mem=1441.1M ***
[04/05 18:23:52     73s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:14 mem=1441.1M ***
[04/05 18:23:52     73s] Running 'restoreTimingGraph -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_IM1dX5/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_IM1dX5 -prefix timingGraph'
[04/05 18:23:53     74s] Done restoreTimingGraph
[04/05 18:23:53     74s] Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:01:14 mem=1441.1M ***
[04/05 18:23:53     74s] *info: category slack lower bound [L 0.0] default
[04/05 18:23:53     74s] --------------------------------------------------- 
[04/05 18:23:53     74s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/05 18:23:53     74s] --------------------------------------------------- 
[04/05 18:23:53     74s]          WNS    reg2regWNS
[04/05 18:23:53     74s]  -922337203685477.625 ns   -922337203685477.625 ns
[04/05 18:23:53     74s] --------------------------------------------------- 
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] *Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
[04/05 18:23:53     74s] *Info: worst delay setup view: analysis_slow
[04/05 18:23:53     74s] Footprint list for hold buffering (delay unit: ps)
[04/05 18:23:53     74s] =================================================================
[04/05 18:23:53     74s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/05 18:23:53     74s] ------------------------------------------------------------------
[04/05 18:23:53     74s] *Info:       13.9       4.86    3.0  55.90 BUF_X1 (A,Z)
[04/05 18:23:53     74s] *Info:       18.4       4.55    3.0  68.89 CLKBUF_X1 (A,Z)
[04/05 18:23:53     74s] *Info:       14.4       4.63    4.0  27.86 BUF_X2 (A,Z)
[04/05 18:23:53     74s] *Info:       17.8       4.02    4.0  34.37 CLKBUF_X2 (A,Z)
[04/05 18:23:53     74s] *Info:       18.0       4.04    5.0  23.16 CLKBUF_X3 (A,Z)
[04/05 18:23:53     74s] *Info:       13.6       5.02    7.0  13.91 BUF_X4 (A,Z)
[04/05 18:23:53     74s] *Info:       14.5       4.66   13.0   6.97 BUF_X8 (A,Z)
[04/05 18:23:53     74s] *Info:       14.6       4.64   25.0   3.50 BUF_X16 (A,Z)
[04/05 18:23:53     74s] *Info:       15.1       4.62   49.0   1.77 BUF_X32 (A,Z)
[04/05 18:23:53     74s] =================================================================
[04/05 18:23:53     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1441.1M
[04/05 18:23:53     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1441.1M
[04/05 18:23:53     74s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow
Hold  views included:
 analysis_fast

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
------------------------------------------------------------
Deleting Cell Server ...
[04/05 18:23:53     74s] Deleting Lib Analyzer.
[04/05 18:23:53     74s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:53     74s] Summary for sequential cells identification: 
[04/05 18:23:53     74s]   Identified SBFF number: 16
[04/05 18:23:53     74s]   Identified MBFF number: 0
[04/05 18:23:53     74s]   Identified SB Latch number: 0
[04/05 18:23:53     74s]   Identified MB Latch number: 0
[04/05 18:23:53     74s]   Not identified SBFF number: 0
[04/05 18:23:53     74s]   Not identified MBFF number: 0
[04/05 18:23:53     74s]   Not identified SB Latch number: 0
[04/05 18:23:53     74s]   Not identified MB Latch number: 0
[04/05 18:23:53     74s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:53     74s]  Visiting view : analysis_slow
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:53     74s]  Visiting view : analysis_fast
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:53     74s]  Setting StdDelay to 32.90
[04/05 18:23:53     74s] Creating Cell Server, finished. 
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] Deleting Cell Server ...
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] Creating Lib Analyzer ...
[04/05 18:23:53     74s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:23:53     74s] Summary for sequential cells identification: 
[04/05 18:23:53     74s]   Identified SBFF number: 16
[04/05 18:23:53     74s]   Identified MBFF number: 0
[04/05 18:23:53     74s]   Identified SB Latch number: 0
[04/05 18:23:53     74s]   Identified MB Latch number: 0
[04/05 18:23:53     74s]   Not identified SBFF number: 0
[04/05 18:23:53     74s]   Not identified MBFF number: 0
[04/05 18:23:53     74s]   Not identified SB Latch number: 0
[04/05 18:23:53     74s]   Not identified MB Latch number: 0
[04/05 18:23:53     74s]   Number of sequential cells which are not FFs: 13
[04/05 18:23:53     74s]  Visiting view : analysis_slow
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:23:53     74s]  Visiting view : analysis_fast
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:53     74s]  Setting StdDelay to 32.90
[04/05 18:23:53     74s] Creating Cell Server, finished. 
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:23:53     74s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:23:53     74s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:23:53     74s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:23:53     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:15 mem=1457.1M
[04/05 18:23:53     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:15 mem=1457.1M
[04/05 18:23:53     74s] Creating Lib Analyzer, finished. 
[04/05 18:23:53     74s] Hold Timer stdDelay = 32.9ps
[04/05 18:23:53     74s]  Visiting view : analysis_fast
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:23:53     74s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:23:53     74s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1105.8M, totSessionCpu=0:01:15 **
[04/05 18:23:53     74s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:15.0/0:01:36.1 (0.8), mem = 1427.1M
[04/05 18:23:53     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.14
[04/05 18:23:53     74s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1427.1M
[04/05 18:23:53     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1427.1M
[04/05 18:23:53     74s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/05 18:23:53     74s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/05 18:23:53     74s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/05 18:23:53     74s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/05 18:23:53     74s] *info: Run optDesign holdfix with 1 thread.
[04/05 18:23:53     74s] --------------------------------------------------- 
[04/05 18:23:53     74s]    Hold Timing Summary  - Initial 
[04/05 18:23:53     74s] --------------------------------------------------- 
[04/05 18:23:53     74s]  Target slack:       0.0000 ns
[04/05 18:23:53     74s]  View: analysis_fast 
[04/05 18:23:53     74s]    WNS:  200000.0000
[04/05 18:23:53     74s]    TNS:       0.0000
[04/05 18:23:53     74s]    VP :            0
[04/05 18:23:53     74s]    Worst hold path end point: sum[23] 
[04/05 18:23:53     74s] --------------------------------------------------- 
[04/05 18:23:53     74s] *** Hold timing is met. Hold fixing is not needed 
[04/05 18:23:53     74s] **INFO: total 0 insts, 0 nets marked don't touch
[04/05 18:23:53     74s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/05 18:23:53     74s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] Capturing REF for hold ...
[04/05 18:23:53     74s]    Hold Timing Snapshot: (REF)
[04/05 18:23:53     74s]              All PG WNS: 0.000
[04/05 18:23:53     74s]              All PG TNS: 0.000
[04/05 18:23:53     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.14
[04/05 18:23:53     74s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:15.0/0:01:36.1 (0.8), mem = 1427.1M
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] =============================================================================================
[04/05 18:23:53     74s]  Step TAT Report for HoldOpt #1
[04/05 18:23:53     74s] =============================================================================================
[04/05 18:23:53     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:53     74s] ---------------------------------------------------------------------------------------------
[04/05 18:23:53     74s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[04/05 18:23:53     74s] [ TimingUpdate           ]      5   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/05 18:23:53     74s] [ FullDelayCalc          ]      1   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:23:53     74s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/05 18:23:53     74s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[04/05 18:23:53     74s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[04/05 18:23:53     74s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/05 18:23:53     74s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:23:53     74s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  43.7 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:23:53     74s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:23:53     74s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[04/05 18:23:53     74s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.9
[04/05 18:23:53     74s] [ MISC                   ]          0:00:01.0  (  39.7 % )     0:00:01.0 /  0:00:01.0    1.0
[04/05 18:23:53     74s] ---------------------------------------------------------------------------------------------
[04/05 18:23:53     74s]  HoldOpt #1 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/05 18:23:53     74s] ---------------------------------------------------------------------------------------------
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] Active setup views:
[04/05 18:23:53     74s]  analysis_slow
[04/05 18:23:53     74s]   Dominating endpoints: 0
[04/05 18:23:53     74s]   Dominating TNS: -0.000
[04/05 18:23:53     74s] 
[04/05 18:23:53     74s] Reported timing to dir reports/postCTSTimingReports
[04/05 18:23:53     74s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1107.8M, totSessionCpu=0:01:15 **
[04/05 18:23:53     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1427.1M
[04/05 18:23:53     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1427.1M
[04/05 18:23:53     75s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_kKAiBZ/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_kKAiBZ -prefix timingGraph'
[04/05 18:23:54     75s] Done saveTimingGraph
[04/05 18:23:54     75s] Starting delay calculation for Hold views
[04/05 18:23:54     75s] #################################################################################
[04/05 18:23:54     75s] # Design Stage: PreRoute
[04/05 18:23:54     75s] # Design Name: bk_adder_32bit
[04/05 18:23:54     75s] # Design Mode: 45nm
[04/05 18:23:54     75s] # Analysis Mode: MMMC OCV 
[04/05 18:23:54     75s] # Parasitics Mode: No SPEF/RCDB
[04/05 18:23:54     75s] # Signoff Settings: SI Off 
[04/05 18:23:54     75s] #################################################################################
[04/05 18:23:54     75s] Calculate late delays in OCV mode...
[04/05 18:23:54     75s] Calculate early delays in OCV mode...
[04/05 18:23:54     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 1457.6M, InitMEM = 1457.6M)
[04/05 18:23:54     75s] Start delay calculation (fullDC) (1 T). (MEM=1457.6)
[04/05 18:23:54     75s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/05 18:23:54     75s] End AAE Lib Interpolated Model. (MEM=1457.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:54     75s] Total number of fetched objects 298
[04/05 18:23:54     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:23:54     75s] End delay calculation. (MEM=1445.41 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:54     75s] End delay calculation (fullDC). (MEM=1445.41 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:23:54     75s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1445.4M) ***
[04/05 18:23:54     75s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:16 mem=1445.4M)
[04/05 18:23:54     75s] Running 'restoreTimingGraph -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_kKAiBZ/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_kKAiBZ -prefix timingGraph'
[04/05 18:23:55     76s] Done restoreTimingGraph
[04/05 18:23:59     76s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 
Hold  views included:
 analysis_fast

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.5, REAL=0:00:06.0, MEM=1412.2M
[04/05 18:23:59     76s] **optDesign ... cpu = 0:00:05, real = 0:00:09, mem = 1105.8M, totSessionCpu=0:01:16 **
[04/05 18:23:59     76s] *** Finished optDesign ***
[04/05 18:23:59     76s] 
[04/05 18:23:59     76s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:04.9 real=0:00:09.4)
[04/05 18:23:59     76s] Info: pop threads available for lower-level modules during optimization.
[04/05 18:23:59     76s] Deleting Lib Analyzer.
[04/05 18:23:59     76s] Info: Destroy the CCOpt slew target map.
[04/05 18:23:59     76s] clean pInstBBox. size 0
[04/05 18:23:59     76s] All LLGs are deleted
[04/05 18:23:59     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.2M
[04/05 18:23:59     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1412.2M
[04/05 18:23:59     76s] 
[04/05 18:23:59     76s] =============================================================================================
[04/05 18:23:59     76s]  Final TAT Report for optDesign
[04/05 18:23:59     76s] =============================================================================================
[04/05 18:23:59     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:23:59     76s] ---------------------------------------------------------------------------------------------
[04/05 18:23:59     76s] [ HoldOpt                ]      1   0:00:02.2  (  23.1 % )     0:00:02.6 /  0:00:02.6    1.0
[04/05 18:23:59     76s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[04/05 18:23:59     76s] [ TimingUpdate           ]      9   0:00:00.1  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:23:59     76s] [ FullDelayCalc          ]      2   0:00:00.5  (   5.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:23:59     76s] [ OptSummaryReport       ]      2   0:00:01.2  (  12.7 % )     0:00:06.0 /  0:00:01.5    0.3
[04/05 18:23:59     76s] [ TimingReport           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[04/05 18:23:59     76s] [ DrvReport              ]      2   0:00:04.5  (  46.8 % )     0:00:04.5 /  0:00:00.1    0.0
[04/05 18:23:59     76s] [ GenerateReports        ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:23:59     76s] [ MISC                   ]          0:00:01.0  (  10.6 % )     0:00:01.0 /  0:00:01.0    1.0
[04/05 18:23:59     76s] ---------------------------------------------------------------------------------------------
[04/05 18:23:59     76s]  optDesign TOTAL                    0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:05.0    0.5
[04/05 18:23:59     76s] ---------------------------------------------------------------------------------------------
[04/05 18:23:59     76s] 
[04/05 18:23:59     76s] Deleting Cell Server ...
[04/05 18:23:59     76s] <CMD> saveDesign db/bk_adder_32bit_cts.enc
[04/05 18:23:59     76s] #% Begin save design ... (date=04/05 18:23:59, mem=1021.7M)
[04/05 18:23:59     76s] % Begin Save ccopt configuration ... (date=04/05 18:23:59, mem=1021.7M)
[04/05 18:24:00     76s] % End Save ccopt configuration ... (date=04/05 18:23:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1021.8M, current mem=1021.8M)
[04/05 18:24:00     76s] % Begin Save netlist data ... (date=04/05 18:24:00, mem=1021.8M)
[04/05 18:24:00     76s] Writing Binary DB to db/bk_adder_32bit_cts.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 18:24:00     76s] % End Save netlist data ... (date=04/05 18:24:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.8M, current mem=1021.8M)
[04/05 18:24:00     76s] Saving symbol-table file ...
[04/05 18:24:00     76s] Saving congestion map file db/bk_adder_32bit_cts.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 18:24:01     76s] % Begin Save AAE data ... (date=04/05 18:24:01, mem=1022.1M)
[04/05 18:24:01     76s] Saving AAE Data ...
[04/05 18:24:01     76s] % End Save AAE data ... (date=04/05 18:24:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1022.1M, current mem=1022.1M)
[04/05 18:24:01     76s] Saving preference file db/bk_adder_32bit_cts.enc.dat.tmp/gui.pref.tcl ...
[04/05 18:24:01     76s] Saving mode setting ...
[04/05 18:24:01     76s] Saving global file ...
[04/05 18:24:02     76s] % Begin Save floorplan data ... (date=04/05 18:24:02, mem=1022.5M)
[04/05 18:24:02     76s] Saving floorplan file ...
[04/05 18:24:02     77s] % End Save floorplan data ... (date=04/05 18:24:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.5M, current mem=1022.5M)
[04/05 18:24:02     77s] Saving PG file db/bk_adder_32bit_cts.enc.dat.tmp/bk_adder_32bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr  5 18:24:02 2022)
[04/05 18:24:03     77s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1331.7M) ***
[04/05 18:24:03     77s] Saving Drc markers ...
[04/05 18:24:03     77s] ... No Drc file written since there is no markers found.
[04/05 18:24:03     77s] % Begin Save placement data ... (date=04/05 18:24:03, mem=1022.5M)
[04/05 18:24:03     77s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 18:24:03     77s] Save Adaptive View Pruning View Names to Binary file
[04/05 18:24:03     77s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1334.7M) ***
[04/05 18:24:03     77s] % End Save placement data ... (date=04/05 18:24:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1022.5M, current mem=1022.5M)
[04/05 18:24:03     77s] % Begin Save routing data ... (date=04/05 18:24:03, mem=1022.5M)
[04/05 18:24:03     77s] Saving route file ...
[04/05 18:24:04     77s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1331.7M) ***
[04/05 18:24:04     77s] % End Save routing data ... (date=04/05 18:24:04, total cpu=0:00:00.1, real=0:00:01.0, peak res=1022.7M, current mem=1022.7M)
[04/05 18:24:04     77s] Saving property file db/bk_adder_32bit_cts.enc.dat.tmp/bk_adder_32bit.prop
[04/05 18:24:04     77s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1334.7M) ***
[04/05 18:24:04     77s] % Begin Save power constraints data ... (date=04/05 18:24:04, mem=1022.7M)
[04/05 18:24:04     77s] % End Save power constraints data ... (date=04/05 18:24:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1022.7M, current mem=1022.7M)
[04/05 18:24:09     82s] Generated self-contained design bk_adder_32bit_cts.enc.dat.tmp
[04/05 18:24:09     82s] #% End save design ... (date=04/05 18:24:09, total cpu=0:00:05.7, real=0:00:10.0, peak res=1024.2M, current mem=1024.2M)
[04/05 18:24:09     82s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 18:24:09     82s] 
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/05 18:24:09     82s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/05 18:24:09     82s] <CMD> routeDesign -globalDetail
[04/05 18:24:09     82s] #% Begin routeDesign (date=04/05 18:24:09, mem=1024.2M)
[04/05 18:24:09     82s] ### Time Record (routeDesign) is installed.
[04/05 18:24:09     82s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.17 (MB), peak = 1145.38 (MB)
[04/05 18:24:09     82s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/05 18:24:09     82s] **INFO: User settings:
[04/05 18:24:09     82s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/05 18:24:09     82s] setNanoRouteMode -grouteExpTdStdDelay                           32.9
[04/05 18:24:09     82s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/05 18:24:09     82s] setNanoRouteMode -routeWithSiDriven                             true
[04/05 18:24:09     82s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[04/05 18:24:09     82s] setNanoRouteMode -routeWithTimingDriven                         true
[04/05 18:24:09     82s] setNanoRouteMode -timingEngine                                  {}
[04/05 18:24:09     82s] setDesignMode -process                                          45
[04/05 18:24:09     82s] setExtractRCMode -coupling_c_th                                 0.1
[04/05 18:24:09     82s] setExtractRCMode -engine                                        preRoute
[04/05 18:24:09     82s] setExtractRCMode -relative_c_th                                 1
[04/05 18:24:09     82s] setExtractRCMode -total_c_th                                    0
[04/05 18:24:09     82s] setDelayCalMode -enable_high_fanout                             true
[04/05 18:24:09     82s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[04/05 18:24:09     82s] setDelayCalMode -engine                                         aae
[04/05 18:24:09     82s] setDelayCalMode -ignoreNetLoad                                  false
[04/05 18:24:09     82s] setSIMode -separate_delta_delay_on_data                         true
[04/05 18:24:09     82s] 
[04/05 18:24:09     82s] #**INFO: setDesignMode -flowEffort standard
[04/05 18:24:09     82s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/05 18:24:09     82s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/05 18:24:09     82s] OPERPROF: Starting checkPlace at level 1, MEM:1335.7M
[04/05 18:24:09     82s] #spOpts: N=45 
[04/05 18:24:09     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1335.7M
[04/05 18:24:09     82s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1335.7M
[04/05 18:24:09     82s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:24:09     82s] SiteArray: non-trimmed site array dimensions = 14 x 113
[04/05 18:24:09     82s] SiteArray: use 16,384 bytes
[04/05 18:24:09     82s] SiteArray: current memory after site array memory allocation 1352.5M
[04/05 18:24:09     82s] SiteArray: FP blocked sites are writable
[04/05 18:24:09     82s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:1352.5M
[04/05 18:24:09     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1352.5M
[04/05 18:24:09     82s] Begin checking placement ... (start mem=1335.7M, init mem=1352.5M)
[04/05 18:24:09     82s] 
[04/05 18:24:09     82s] Running CheckPlace using 1 thread in normal mode...
[04/05 18:24:09     82s] 
[04/05 18:24:09     82s] ...checkPlace normal is done!
[04/05 18:24:09     82s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1352.5M
[04/05 18:24:09     82s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1352.5M
[04/05 18:24:09     82s] *info: Placed = 233           
[04/05 18:24:09     82s] *info: Unplaced = 0           
[04/05 18:24:09     82s] Placement Density:59.92%(252/421)
[04/05 18:24:09     82s] Placement Density (including fixed std cells):59.92%(252/421)
[04/05 18:24:09     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1352.5M
[04/05 18:24:09     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1352.5M
[04/05 18:24:09     82s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1352.5M)
[04/05 18:24:09     82s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.024, MEM:1352.5M
[04/05 18:24:09     82s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/05 18:24:09     82s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/05 18:24:09     82s] 
[04/05 18:24:09     82s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/05 18:24:09     82s] *** Changed status on (0) nets in Clock.
[04/05 18:24:09     82s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1352.5M) ***
[04/05 18:24:09     82s] % Begin globalDetailRoute (date=04/05 18:24:09, mem=1025.6M)
[04/05 18:24:09     82s] 
[04/05 18:24:09     82s] globalDetailRoute
[04/05 18:24:09     82s] 
[04/05 18:24:09     82s] ### Time Record (globalDetailRoute) is installed.
[04/05 18:24:09     82s] #Start globalDetailRoute on Tue Apr  5 18:24:09 2022
[04/05 18:24:09     82s] #
[04/05 18:24:09     82s] ### Time Record (Pre Callback) is installed.
[04/05 18:24:10     82s] ### Time Record (Pre Callback) is uninstalled.
[04/05 18:24:10     82s] ### Time Record (DB Import) is installed.
[04/05 18:24:10     82s] ### Time Record (Timing Data Generation) is installed.
[04/05 18:24:10     82s] #Generating timing data, please wait...
[04/05 18:24:10     82s] #298 total nets, 298 already routed, 298 will ignore in trialRoute
[04/05 18:24:10     82s] ### run_trial_route starts on Tue Apr  5 18:24:10 2022 with memory = 993.04 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     82s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:982.6 MB, peak:1.1 GB
[04/05 18:24:10     82s] ### dump_timing_file starts on Tue Apr  5 18:24:10 2022 with memory = 982.60 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     82s] ### extractRC starts on Tue Apr  5 18:24:10 2022 with memory = 982.60 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     82s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:10     82s] ### extractRC cpu:00:00:00, real:00:00:00, mem:995.6 MB, peak:1.1 GB
[04/05 18:24:10     82s] 0 out of 1 active views are pruned
[04/05 18:24:10     82s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.62 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     82s] ### generate_timing_data starts on Tue Apr  5 18:24:10 2022 with memory = 995.63 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     82s] #Reporting timing...
[04/05 18:24:10     82s] ### report_timing starts on Tue Apr  5 18:24:10 2022 with memory = 995.64 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     83s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1023.7 MB, peak:1.1 GB
[04/05 18:24:10     83s] #Normalized TNS: 0.00 -> -nan, r2r 0.00 -> -nan, unit 1000.00, clk period 0.00
[04/05 18:24:10     83s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.22 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     83s] #Library Standard Delay: 32.90ps
[04/05 18:24:10     83s] #Slack threshold: 65.80ps
[04/05 18:24:10     83s] ### generate_cdm_net_timing starts on Tue Apr  5 18:24:10 2022 with memory = 974.22 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     83s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:974.3 MB, peak:1.1 GB
[04/05 18:24:10     83s] #*** Analyzed 0 timing critical paths
[04/05 18:24:10     83s] ### PDTI_get_cap_violations starts on Tue Apr  5 18:24:10 2022 with memory = 974.42 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     83s] ### PDTI_get_cap_violations cpu:00:00:00, real:00:00:00, mem:974.5 MB, peak:1.1 GB
[04/05 18:24:10     83s] ### PDTI_get_max_trans_slack starts on Tue Apr  5 18:24:10 2022 with memory = 974.54 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     83s] ### PDTI_get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:974.6 MB, peak:1.1 GB
[04/05 18:24:10     83s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.44 (MB), peak = 1145.38 (MB)
[04/05 18:24:10     83s] ### Use bna from skp: 0
[04/05 18:24:10     83s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:11     83s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 979.79 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     83s] #Default setup view is reset to analysis_slow.
[04/05 18:24:11     83s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[04/05 18:24:11     83s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.81 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     83s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:979.8 MB, peak:1.1 GB
[04/05 18:24:11     83s] #Current view: analysis_slow 
[04/05 18:24:11     83s] #Current enabled view: analysis_slow 
[04/05 18:24:11     83s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 979.81 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     83s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:979.8 MB, peak:1.1 GB
[04/05 18:24:11     84s] #Done generating timing data.
[04/05 18:24:11     84s] ### Time Record (Timing Data Generation) is uninstalled.
[04/05 18:24:11     84s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/05 18:24:11     84s] ### Net info: total nets: 361
[04/05 18:24:11     84s] ### Net info: dirty nets: 0
[04/05 18:24:11     84s] ### Net info: marked as disconnected nets: 0
[04/05 18:24:11     84s] #num needed restored net=0
[04/05 18:24:11     84s] #need_extraction net=0 (total=361)
[04/05 18:24:11     84s] ### Net info: fully routed nets: 0
[04/05 18:24:11     84s] ### Net info: trivial (< 2 pins) nets: 63
[04/05 18:24:11     84s] ### Net info: unrouted nets: 298
[04/05 18:24:11     84s] ### Net info: re-extraction nets: 0
[04/05 18:24:11     84s] ### Net info: ignored nets: 0
[04/05 18:24:11     84s] ### Net info: skip routing nets: 0
[04/05 18:24:11     84s] ### import design signature (3): route=470107369 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1625966091 dirty_area=844088515, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1
[04/05 18:24:11     84s] ### Time Record (DB Import) is uninstalled.
[04/05 18:24:11     84s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[04/05 18:24:11     84s] #RTESIG:78da8dd3c16ec3200c00d09df71516ed219396cc181cc875d2aedb546dbb56a942d34809
[04/05 18:24:11     84s] #       9912f2ff43da39054e487e32c698c3f1e7ed0482b09258fe22eab384f713c58d542592d2
[04/05 18:24:11     84s] #       2f84e718fa7e158f87e3c7e79765826b3bae0e8acb3c8fcfb0ad6e81d58530f8fee9df34
[04/05 18:24:11     84s] #       4a4258b67b44a26e002b648c0b8aeb38b761071a02711bfa9b80620d4b8cec399b975022
[04/05 18:24:11     84s] #       25ab232993b78cc8808662f0c1f56ed9318450c6765688c9c2486be03c5883ac3803d604
[04/05 18:24:11     84s] #       9495d164f4c4aa0cc319a64e1a2539c398b48993a8a86ad21d503aa32ae6f454a81a414c
[04/05 18:24:11     84s] #       ae1bb62931b1ca60f248a6bce9e746815843ebbb76e9a2757e9bf6a406e167efee2a63d3
[04/05 18:24:11     84s] #       5fd8b2ce3075ba6596efbde4c31fd8726271
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is installed.
[04/05 18:24:11     84s] #RTESIG:78da8dd3bd4ec4300c0060669ec2cadd50245a1ce7a7e98ac40ae804aca7a2e67a95da14
[04/05 18:24:11     84s] #       b5e9fb13c1dc733245f2a7d8719cc3f1ebe50482b09258fe20eab384d713a58d542592d2
[04/05 18:24:11     84s] #       4f84e714fa7c16f787e3dbfb87330497765c3d14dff33c3ec2b6fa05561fe310fa877fd3
[04/05 18:24:11     84s] #       280971d96e1189ba01acd0605a505cc6b98d3bb02610d7a1bf0a28d6b8a4c89e7379074a
[04/05 18:24:11     84s] #       24b63a9292bd654235682886107def971d4308656a6785c816465a83c98316646532a025
[04/05 18:24:11     84s] #       a0ac13eb8c9e3895614c86b1ac51d264989a37691215550ddf01a533aa32869f0a6511c4
[04/05 18:24:11     84s] #       e4bb619b98895535b2290de54dbf69148835b6a16b972e591fb6694f6a10610efea6b2e4
[04/05 18:24:11     84s] #       40fcdd95495c3bfeaf3ba3338ce57bebccad27bffb05951b6f26
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is uninstalled.
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is installed.
[04/05 18:24:11     84s] #Start routing data preparation on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:11     84s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:11     84s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:11     84s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:11     84s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:11     84s] ### Time Record (Cell Pin Access) is installed.
[04/05 18:24:11     84s] ### Time Record (Cell Pin Access) is uninstalled.
[04/05 18:24:11     84s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/05 18:24:11     84s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/05 18:24:11     84s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/05 18:24:11     84s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:11     84s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:11     84s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:11     84s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:11     84s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:11     84s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/05 18:24:11     84s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/05 18:24:11     84s] #Monitoring time of adding inner blkg by smac
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 988.05 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #Regenerating Ggrids automatically.
[04/05 18:24:11     84s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:11     84s] #Using automatically generated G-grids.
[04/05 18:24:11     84s] #Done routing data preparation.
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.83 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is uninstalled.
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Summary of active signal nets routing constraints set by OPT:
[04/05 18:24:11     84s] #	preferred routing layers      : 0
[04/05 18:24:11     84s] #	preferred routing layer effort: 0
[04/05 18:24:11     84s] #	preferred extra space         : 0
[04/05 18:24:11     84s] #	preferred multi-cut via       : 0
[04/05 18:24:11     84s] #	avoid detour                  : 0
[04/05 18:24:11     84s] #	expansion ratio               : 0
[04/05 18:24:11     84s] #	net priority                  : 0
[04/05 18:24:11     84s] #	s2s control                   : 0
[04/05 18:24:11     84s] #	avoid chaining                : 0
[04/05 18:24:11     84s] #	inst-based stacking via       : 0
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Summary of active signal nets routing constraints set by USER:
[04/05 18:24:11     84s] #	preferred routing layers      : 0
[04/05 18:24:11     84s] #	preferred routing layer effort     : 0
[04/05 18:24:11     84s] #	preferred extra space              : 0
[04/05 18:24:11     84s] #	preferred multi-cut via            : 0
[04/05 18:24:11     84s] #	avoid detour                       : 0
[04/05 18:24:11     84s] #	net weight                         : 0
[04/05 18:24:11     84s] #	avoid chaining                     : 0
[04/05 18:24:11     84s] #	cell-based stacking via (required) : 0
[04/05 18:24:11     84s] #	cell-based stacking via (optional) : 0
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Start timing driven prevention iteration
[04/05 18:24:11     84s] ### td_prevention_read_timing_data starts on Tue Apr  5 18:24:11 2022 with memory = 989.85 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:989.9 MB, peak:1.1 GB
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #----------------------------------------------------
[04/05 18:24:11     84s] # Summary of active signal nets routing constraints
[04/05 18:24:11     84s] #+--------------------------+-----------+
[04/05 18:24:11     84s] #+--------------------------+-----------+
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #----------------------------------------------------
[04/05 18:24:11     84s] #Done timing-driven prevention
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.95 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is installed.
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Finished routing data preparation on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Cpu time = 00:00:00
[04/05 18:24:11     84s] #Elapsed time = 00:00:00
[04/05 18:24:11     84s] #Increased memory = 0.18 (MB)
[04/05 18:24:11     84s] #Total memory = 990.14 (MB)
[04/05 18:24:11     84s] #Peak memory = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is uninstalled.
[04/05 18:24:11     84s] ### Time Record (Global Routing) is installed.
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Start global routing on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Start global routing initialization on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Number of eco nets is 0
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Start global routing data preparation on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### build_merged_routing_blockage_rect_list starts on Tue Apr  5 18:24:11 2022 with memory = 990.22 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:990.2 MB, peak:1.1 GB
[04/05 18:24:11     84s] #Start routing resource analysis on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### init_is_bin_blocked starts on Tue Apr  5 18:24:11 2022 with memory = 990.25 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:990.2 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Apr  5 18:24:11 2022 with memory = 990.42 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### adjust_flow_cap starts on Tue Apr  5 18:24:11 2022 with memory = 990.60 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### adjust_partial_route_blockage starts on Tue Apr  5 18:24:11 2022 with memory = 990.60 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### set_via_blocked starts on Tue Apr  5 18:24:11 2022 with memory = 990.60 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### copy_flow starts on Tue Apr  5 18:24:11 2022 with memory = 990.60 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] #Routing resource analysis is done on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### report_flow_cap starts on Tue Apr  5 18:24:11 2022 with memory = 990.60 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #  Resource Analysis:
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/05 18:24:11     84s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/05 18:24:11     84s] #  --------------------------------------------------------------
[04/05 18:24:11     84s] #  metal1         H         226           0         240    31.25%
[04/05 18:24:11     84s] #  metal2         V         177           0         240     0.00%
[04/05 18:24:11     84s] #  metal3         H         226           0         240     0.00%
[04/05 18:24:11     84s] #  metal4         V         120           0         240     0.00%
[04/05 18:24:11     84s] #  metal5         H         113           0         240     0.00%
[04/05 18:24:11     84s] #  metal6         V         120           0         240     0.00%
[04/05 18:24:11     84s] #  metal7         H          37           0         240     9.17%
[04/05 18:24:11     84s] #  metal8         V          39           0         240    16.25%
[04/05 18:24:11     84s] #  metal9         H          15           0         240    35.42%
[04/05 18:24:11     84s] #  metal10        V          11           5         240    57.08%
[04/05 18:24:11     84s] #  --------------------------------------------------------------
[04/05 18:24:11     84s] #  Total                   1084       3.12%        2400    14.92%
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### analyze_m2_tracks starts on Tue Apr  5 18:24:11 2022 with memory = 990.61 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### report_initial_resource starts on Tue Apr  5 18:24:11 2022 with memory = 990.61 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### mark_pg_pins_accessibility starts on Tue Apr  5 18:24:11 2022 with memory = 990.62 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### set_net_region starts on Tue Apr  5 18:24:11 2022 with memory = 990.62 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Global routing data preparation is done on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.63 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### prepare_level starts on Tue Apr  5 18:24:11 2022 with memory = 990.64 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init level 1 starts on Tue Apr  5 18:24:11 2022 with memory = 990.65 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:990.6 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### Level 1 hgrid = 16 X 15
[04/05 18:24:11     84s] ### prepare_level_flow starts on Tue Apr  5 18:24:11 2022 with memory = 990.68 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:990.7 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:990.7 MB, peak:1.1 GB
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Global routing initialization is done on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.69 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Skip 1/3 round for no nets in the round...
[04/05 18:24:11     84s] #Skip 2/3 round for no nets in the round...
[04/05 18:24:11     84s] #Route nets in 3/3 round...
[04/05 18:24:11     84s] #start global routing iteration 1...
[04/05 18:24:11     84s] ### init_flow_edge starts on Tue Apr  5 18:24:11 2022 with memory = 990.75 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:994.1 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### cal_flow starts on Tue Apr  5 18:24:11 2022 with memory = 994.33 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:994.3 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### routing at level 1 (topmost level) iter 0
[04/05 18:24:11     84s] ### measure_qor starts on Tue Apr  5 18:24:11 2022 with memory = 995.13 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### measure_congestion starts on Tue Apr  5 18:24:11 2022 with memory = 995.13 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:995.1 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:995.1 MB, peak:1.1 GB
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.11 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #start global routing iteration 2...
[04/05 18:24:11     84s] ### routing at level 1 (topmost level) iter 1
[04/05 18:24:11     84s] ### measure_qor starts on Tue Apr  5 18:24:11 2022 with memory = 995.21 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### measure_congestion starts on Tue Apr  5 18:24:11 2022 with memory = 995.21 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:995.2 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:995.2 MB, peak:1.1 GB
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.21 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### route_end starts on Tue Apr  5 18:24:11 2022 with memory = 995.21 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Total number of trivial nets (e.g. < 2 pins) = 63 (skipped).
[04/05 18:24:11     84s] #Total number of routable nets = 298.
[04/05 18:24:11     84s] #Total number of nets in the design = 361.
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #298 routable nets have only global wires.
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Routed nets constraints summary:
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #        Rules   Unconstrained  
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #      Default             298  
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #        Total             298  
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Routing constraints summary of the whole design:
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #        Rules   Unconstrained  
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #      Default             298  
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #        Total             298  
[04/05 18:24:11     84s] #-----------------------------
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### cal_base_flow starts on Tue Apr  5 18:24:11 2022 with memory = 995.21 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init_flow_edge starts on Tue Apr  5 18:24:11 2022 with memory = 995.21 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:995.2 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### cal_flow starts on Tue Apr  5 18:24:11 2022 with memory = 995.32 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:995.3 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:995.3 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### report_overcon starts on Tue Apr  5 18:24:11 2022 with memory = 995.34 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #                 OverCon       OverCon       OverCon          
[04/05 18:24:11     84s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/05 18:24:11     84s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[04/05 18:24:11     84s] #  --------------------------------------------------------------------------
[04/05 18:24:11     84s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[04/05 18:24:11     84s] #  metal2        0(0.00%)      1(0.42%)      2(0.83%)   (1.25%)     0.35  
[04/05 18:24:11     84s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.21  
[04/05 18:24:11     84s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[04/05 18:24:11     84s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[04/05 18:24:11     84s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.19  
[04/05 18:24:11     84s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.21  
[04/05 18:24:11     84s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[04/05 18:24:11     84s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[04/05 18:24:11     84s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.33  
[04/05 18:24:11     84s] #  --------------------------------------------------------------------------
[04/05 18:24:11     84s] #     Total      0(0.00%)      1(0.04%)      2(0.09%)   (0.13%)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[04/05 18:24:11     84s] #  Overflow after GR: 0.00% H + 0.13% V
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:995.3 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### cal_base_flow starts on Tue Apr  5 18:24:11 2022 with memory = 995.35 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init_flow_edge starts on Tue Apr  5 18:24:11 2022 with memory = 995.35 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### cal_flow starts on Tue Apr  5 18:24:11 2022 with memory = 995.35 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### export_cong_map starts on Tue Apr  5 18:24:11 2022 with memory = 995.36 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### PDZT_Export::export_cong_map starts on Tue Apr  5 18:24:11 2022 with memory = 995.36 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### import_cong_map starts on Tue Apr  5 18:24:11 2022 with memory = 995.36 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #Hotspot report including placement blocked areas
[04/05 18:24:11     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:1307.9M
[04/05 18:24:11     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/05 18:24:11     84s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/05 18:24:11     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/05 18:24:11     84s] [hotspot] |   metal1(H)    |              2.00 |              2.00 |     5.59    11.20    16.80    16.80 |
[04/05 18:24:11     84s] [hotspot] |   metal2(V)    |              1.00 |              1.00 |    22.39    16.80    28.00    22.39 |
[04/05 18:24:11     84s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[04/05 18:24:11     84s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/05 18:24:11     84s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[04/05 18:24:11     84s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[04/05 18:24:11     84s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[04/05 18:24:11     84s] [hotspot] |   metal8(V)    |              2.00 |              2.00 |    33.59    11.20    33.63    22.39 |
[04/05 18:24:11     84s] [hotspot] |   metal9(H)    |             11.00 |             14.00 |    28.00    -0.01    33.63    31.64 |
[04/05 18:24:11     84s] [hotspot] |  metal10(V)    |              3.00 |              8.00 |     5.59    -0.01    22.39     5.59 |
[04/05 18:24:11     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/05 18:24:11     84s] [hotspot] |      worst     | (metal9)    11.00 | (metal9)    14.00 |                                     |
[04/05 18:24:11     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/05 18:24:11     84s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/05 18:24:11     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/05 18:24:11     84s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/05 18:24:11     84s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/05 18:24:11     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/05 18:24:11     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1307.9M
[04/05 18:24:11     84s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### update starts on Tue Apr  5 18:24:11 2022 with memory = 995.37 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #Complete Global Routing.
[04/05 18:24:11     84s] #Total wire length = 2088 um.
[04/05 18:24:11     84s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal1 = 0 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal2 = 463 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal3 = 664 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal4 = 301 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal5 = 534 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal6 = 126 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:11     84s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:11     84s] #Total number of vias = 1260
[04/05 18:24:11     84s] #Up-Via Summary (total 1260):
[04/05 18:24:11     84s] #           
[04/05 18:24:11     84s] #-----------------------
[04/05 18:24:11     84s] # metal1            647
[04/05 18:24:11     84s] # metal2            378
[04/05 18:24:11     84s] # metal3            104
[04/05 18:24:11     84s] # metal4             98
[04/05 18:24:11     84s] # metal5             33
[04/05 18:24:11     84s] #-----------------------
[04/05 18:24:11     84s] #                  1260 
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Total number of involved regular nets 81
[04/05 18:24:11     84s] #Maximum src to sink distance  27.9
[04/05 18:24:11     84s] #Average of max src_to_sink distance  14.4
[04/05 18:24:11     84s] #Average of ave src_to_sink distance  13.0
[04/05 18:24:11     84s] ### update cpu:00:00:00, real:00:00:00, mem:995.8 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### report_overcon starts on Tue Apr  5 18:24:11 2022 with memory = 995.81 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:995.8 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### report_overcon starts on Tue Apr  5 18:24:11 2022 with memory = 995.81 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #Max overcon = 3 tracks.
[04/05 18:24:11     84s] #Total overcon = 0.13%.
[04/05 18:24:11     84s] #Worst layer Gcell overcon rate = 0.00%.
[04/05 18:24:11     84s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:995.8 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### route_end cpu:00:00:00, real:00:00:00, mem:995.8 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### global_route design signature (6): route=1581026322 net_attr=1811396346
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Global routing statistics:
[04/05 18:24:11     84s] #Cpu time = 00:00:00
[04/05 18:24:11     84s] #Elapsed time = 00:00:00
[04/05 18:24:11     84s] #Increased memory = 5.24 (MB)
[04/05 18:24:11     84s] #Total memory = 995.38 (MB)
[04/05 18:24:11     84s] #Peak memory = 1145.38 (MB)
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #Finished global routing on Tue Apr  5 18:24:11 2022
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] #
[04/05 18:24:11     84s] ### Time Record (Global Routing) is uninstalled.
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is installed.
[04/05 18:24:11     84s] ### Time Record (Data Preparation) is uninstalled.
[04/05 18:24:11     84s] ### track-assign external-init starts on Tue Apr  5 18:24:11 2022 with memory = 995.39 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:11     84s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:11     84s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.41 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### track-assign engine-init starts on Tue Apr  5 18:24:11 2022 with memory = 995.41 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:11     84s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:995.4 MB, peak:1.1 GB
[04/05 18:24:11     84s] ### track-assign core-engine starts on Tue Apr  5 18:24:11 2022 with memory = 995.46 (MB), peak = 1145.38 (MB)
[04/05 18:24:11     84s] #Start Track Assignment.
[04/05 18:24:12     84s] #Done with 317 horizontal wires in 1 hboxes and 249 vertical wires in 1 hboxes.
[04/05 18:24:12     84s] #Done with 86 horizontal wires in 1 hboxes and 43 vertical wires in 1 hboxes.
[04/05 18:24:12     84s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/05 18:24:12     84s] #
[04/05 18:24:12     84s] #Track assignment summary:
[04/05 18:24:12     84s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/05 18:24:12     84s] #------------------------------------------------------------------------
[04/05 18:24:12     84s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal2       440.44 	  0.08%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal3       662.63 	  0.04%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal4       304.50 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal5       537.91 	  0.13%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal6       123.53 	  1.70%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:12     84s] #------------------------------------------------------------------------
[04/05 18:24:12     84s] # All        2069.01  	  0.17% 	  0.00% 	  0.00%
[04/05 18:24:12     84s] #Complete Track Assignment.
[04/05 18:24:12     84s] #Total wire length = 2178 um.
[04/05 18:24:12     84s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal1 = 70 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal2 = 434 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal3 = 728 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal4 = 298 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal5 = 529 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal6 = 120 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:12     84s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:12     84s] #Total number of vias = 1260
[04/05 18:24:12     84s] #Up-Via Summary (total 1260):
[04/05 18:24:12     84s] #           
[04/05 18:24:12     84s] #-----------------------
[04/05 18:24:12     84s] # metal1            647
[04/05 18:24:12     84s] # metal2            378
[04/05 18:24:12     84s] # metal3            104
[04/05 18:24:12     84s] # metal4             98
[04/05 18:24:12     84s] # metal5             33
[04/05 18:24:12     84s] #-----------------------
[04/05 18:24:12     84s] #                  1260 
[04/05 18:24:12     84s] #
[04/05 18:24:12     84s] ### track_assign design signature (9): route=1478764577
[04/05 18:24:12     84s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[04/05 18:24:12     84s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:12     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.63 (MB), peak = 1145.38 (MB)
[04/05 18:24:12     84s] #
[04/05 18:24:12     84s] #Start post global route fixing for timing critical nets ...
[04/05 18:24:12     84s] #
[04/05 18:24:12     84s] ### update_timing_after_routing starts on Tue Apr  5 18:24:12 2022 with memory = 995.63 (MB), peak = 1145.38 (MB)
[04/05 18:24:12     84s] ### Time Record (Timing Data Generation) is installed.
[04/05 18:24:12     84s] #* Updating design timing data...
[04/05 18:24:12     84s] #Extracting RC...
[04/05 18:24:12     84s] Un-suppress "**WARN ..." messages.
[04/05 18:24:12     84s] #
[04/05 18:24:12     84s] #Start tQuantus RC extraction...
[04/05 18:24:12     84s] #Extract in track assign mode
[04/05 18:24:12     84s] #Start building rc corner(s)...
[04/05 18:24:12     84s] #Number of RC Corner = 2
[04/05 18:24:12     84s] #Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
[04/05 18:24:12     84s] #Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
[04/05 18:24:12     84s] #metal1 -> metal1 (1)
[04/05 18:24:12     84s] #metal2 -> metal2 (2)
[04/05 18:24:12     84s] #metal3 -> metal3 (3)
[04/05 18:24:12     84s] #metal4 -> metal4 (4)
[04/05 18:24:12     84s] #metal5 -> metal5 (5)
[04/05 18:24:12     84s] #metal6 -> metal6 (6)
[04/05 18:24:12     84s] #metal7 -> metal7 (7)
[04/05 18:24:12     84s] #metal8 -> metal8 (8)
[04/05 18:24:12     84s] #metal9 -> metal9 (9)
[04/05 18:24:12     84s] #metal10 -> metal10 (10)
[04/05 18:24:12     84s] #SADV_On
[04/05 18:24:12     84s] # Corner(s) : 
[04/05 18:24:12     84s] #rc_best [ 0.00] 
[04/05 18:24:12     84s] #rc_worst [125.00]
[04/05 18:24:14     86s] # Corner id: 0
[04/05 18:24:14     86s] # Layout Scale: 1.000000
[04/05 18:24:14     86s] # Has Metal Fill model: yes
[04/05 18:24:14     86s] # Temperature was set
[04/05 18:24:14     86s] # Temperature : 0.000000
[04/05 18:24:14     86s] # Ref. Temp   : 25.000000
[04/05 18:24:14     86s] # Corner id: 1
[04/05 18:24:14     86s] # Layout Scale: 1.000000
[04/05 18:24:14     86s] # Has Metal Fill model: yes
[04/05 18:24:14     86s] # Temperature was set
[04/05 18:24:14     86s] # Temperature : 125.000000
[04/05 18:24:14     86s] # Ref. Temp   : 25.000000
[04/05 18:24:14     86s] #SADV_Off
[04/05 18:24:14     86s] #
[04/05 18:24:14     86s] #layer[1] tech width 140 != ict width 130.0
[04/05 18:24:14     86s] #total pattern=220 [20, 1210]
[04/05 18:24:14     86s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/05 18:24:14     86s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
[04/05 18:24:14     86s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
[04/05 18:24:14     86s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
[04/05 18:24:14     86s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
[04/05 18:24:14     86s] #number model r/c [2,2] [20,1210] read
[04/05 18:24:14     86s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1008.67 (MB), peak = 1145.38 (MB)
[04/05 18:24:16     88s] #Start init net ripin tree building
[04/05 18:24:16     88s] #Finish init net ripin tree building
[04/05 18:24:16     88s] #Cpu time = 00:00:00
[04/05 18:24:16     88s] #Elapsed time = 00:00:00
[04/05 18:24:16     88s] #Increased memory = 0.00 (MB)
[04/05 18:24:16     88s] #Total memory = 1017.13 (MB)
[04/05 18:24:16     88s] #Peak memory = 1145.38 (MB)
[04/05 18:24:16     88s] ### track-assign external-init starts on Tue Apr  5 18:24:16 2022 with memory = 1017.14 (MB), peak = 1145.38 (MB)
[04/05 18:24:16     88s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:16     88s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:16     88s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1017.1 MB, peak:1.1 GB
[04/05 18:24:16     88s] ### track-assign engine-init starts on Tue Apr  5 18:24:16 2022 with memory = 1017.14 (MB), peak = 1145.38 (MB)
[04/05 18:24:16     88s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:16     88s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1017.1 MB, peak:1.1 GB
[04/05 18:24:16     88s] #
[04/05 18:24:16     88s] #Start Post Track Assignment Wire Spread.
[04/05 18:24:16     88s] #Done with 65 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
[04/05 18:24:16     88s] #Complete Post Track Assignment Wire Spread.
[04/05 18:24:16     88s] #
[04/05 18:24:16     88s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:16     88s] #Length limit = 200 pitches
[04/05 18:24:16     88s] #opt mode = 2
[04/05 18:24:16     88s] #Init Design Signature = 1611706391
[04/05 18:24:16     88s] #Start generate extraction boxes.
[04/05 18:24:16     88s] #
[04/05 18:24:16     88s] #Extract using 30 x 30 Hboxes
[04/05 18:24:16     88s] #2x2 initial hboxes
[04/05 18:24:16     88s] #Use area based hbox pruning.
[04/05 18:24:16     88s] #0/0 hboxes pruned.
[04/05 18:24:16     88s] #Complete generating extraction boxes.
[04/05 18:24:16     88s] #Extract 1 hboxes with single thread on machine with  2.89GHz 16384KB Cache 14CPU...
[04/05 18:24:16     88s] #Process 0 special clock nets for rc extraction
[04/05 18:24:16     88s] #0 temporary NDR added
[04/05 18:24:16     88s] #Total 298 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/05 18:24:17     88s] #Run Statistics for Extraction:
[04/05 18:24:17     88s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:17     88s] #   Increased memory =     3.75 (MB), total memory =  1020.18 (MB), peak memory =  1145.38 (MB)
[04/05 18:24:17     88s] #
[04/05 18:24:17     88s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[04/05 18:24:17     88s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.81 (MB), peak = 1145.38 (MB)
[04/05 18:24:17     89s] #RC Statistics: 0 Res, 459 Ground Cap, 221 XCap (Edge to Edge)
[04/05 18:24:17     89s] #Start writing rcdb into /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d
[04/05 18:24:17     89s] #Finish writing rcdb with 1256 nodes, 958 edges, and 442 xcaps
[04/05 18:24:17     89s] #0 inserted nodes are removed
[04/05 18:24:17     89s] ### track-assign external-init starts on Tue Apr  5 18:24:17 2022 with memory = 1021.30 (MB), peak = 1145.38 (MB)
[04/05 18:24:17     89s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:17     89s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:17     89s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1021.3 MB, peak:1.1 GB
[04/05 18:24:17     89s] ### track-assign engine-init starts on Tue Apr  5 18:24:17 2022 with memory = 1021.30 (MB), peak = 1145.38 (MB)
[04/05 18:24:17     89s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:17     89s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1021.3 MB, peak:1.1 GB
[04/05 18:24:17     89s] #Remove Post Track Assignment Wire Spread
[04/05 18:24:17     89s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:17     89s] Restoring parasitic data from file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d' ...
[04/05 18:24:17     89s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d' for reading (mem: 1384.938M)
[04/05 18:24:17     89s] Reading RCDB with compressed RC data.
[04/05 18:24:17     89s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d' for content verification (mem: 1384.938M)
[04/05 18:24:17     89s] Reading RCDB with compressed RC data.
[04/05 18:24:17     89s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d': 0 access done (mem: 1384.938M)
[04/05 18:24:17     89s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d': 0 access done (mem: 1384.938M)
[04/05 18:24:17     89s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1384.938M)
[04/05 18:24:17     89s] Following multi-corner parasitics specified:
[04/05 18:24:17     89s] 	/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d (rcdb)
[04/05 18:24:17     89s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d' for reading (mem: 1384.938M)
[04/05 18:24:17     89s] Reading RCDB with compressed RC data.
[04/05 18:24:17     89s] 		Cell bk_adder_32bit has rcdb /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d specified
[04/05 18:24:17     89s] Cell bk_adder_32bit, hinst 
[04/05 18:24:17     89s] processing rcdb (/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d) for hinst (top) of cell (bk_adder_32bit);
[04/05 18:24:17     89s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_sCzZCk.rcdb.d': 0 access done (mem: 1384.938M)
[04/05 18:24:17     89s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1360.938M)
[04/05 18:24:17     89s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_ZZyBEr.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1360.938M)
[04/05 18:24:17     89s] Reading RCDB with compressed RC data.
[04/05 18:24:18     89s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_ZZyBEr.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1360.938M)
[04/05 18:24:18     89s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=1360.938M)
[04/05 18:24:18     89s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 1360.938M)
[04/05 18:24:18     89s] #
[04/05 18:24:18     89s] #Restore RCDB.
[04/05 18:24:18     89s] ### track-assign external-init starts on Tue Apr  5 18:24:18 2022 with memory = 1021.64 (MB), peak = 1145.38 (MB)
[04/05 18:24:18     89s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:18     89s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:18     89s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1021.6 MB, peak:1.1 GB
[04/05 18:24:18     89s] ### track-assign engine-init starts on Tue Apr  5 18:24:18 2022 with memory = 1021.64 (MB), peak = 1145.38 (MB)
[04/05 18:24:18     89s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:18     89s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1021.6 MB, peak:1.1 GB
[04/05 18:24:18     89s] #Remove Post Track Assignment Wire Spread
[04/05 18:24:18     89s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:18     89s] #Final Design Signature = 1379408224
[04/05 18:24:18     89s] #
[04/05 18:24:18     89s] #Complete tQuantus RC extraction.
[04/05 18:24:18     89s] #Cpu time = 00:00:05
[04/05 18:24:18     89s] #Elapsed time = 00:00:06
[04/05 18:24:18     89s] #Increased memory = 26.02 (MB)
[04/05 18:24:18     89s] #Total memory = 1021.66 (MB)
[04/05 18:24:18     89s] #Peak memory = 1145.38 (MB)
[04/05 18:24:18     89s] #
[04/05 18:24:18     89s] Un-suppress "**WARN ..." messages.
[04/05 18:24:18     89s] #RC Extraction Completed...
[04/05 18:24:18     89s] ### update_timing starts on Tue Apr  5 18:24:18 2022 with memory = 1021.66 (MB), peak = 1145.38 (MB)
[04/05 18:24:18     89s] ### generate_timing_data starts on Tue Apr  5 18:24:18 2022 with memory = 1007.45 (MB), peak = 1145.38 (MB)
[04/05 18:24:18     89s] #Reporting timing...
[04/05 18:24:18     89s] ### report_timing starts on Tue Apr  5 18:24:18 2022 with memory = 1007.45 (MB), peak = 1145.38 (MB)
[04/05 18:24:18     90s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1016.5 MB, peak:1.1 GB
[04/05 18:24:19     90s] #Normalized TNS: 0.00 -> -nan, r2r 0.00 -> -nan, unit 1000.00, clk period 0.00
[04/05 18:24:19     90s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1016.45 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] #Library Standard Delay: 32.90ps
[04/05 18:24:19     90s] #Slack threshold: 0.00ps
[04/05 18:24:19     90s] ### generate_cdm_net_timing starts on Tue Apr  5 18:24:19 2022 with memory = 1016.45 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1016.4 MB, peak:1.1 GB
[04/05 18:24:19     90s] #*** Analyzed 0 timing critical paths
[04/05 18:24:19     90s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.45 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] ### Use bna from skp: 0
[04/05 18:24:19     90s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.45 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[04/05 18:24:19     90s] Worst slack reported in the design = 9999999562023526247432192.000000 (early)
[04/05 18:24:19     90s] *** writeDesignTiming (0:00:00.0) ***
[04/05 18:24:19     90s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.65 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] Un-suppress "**WARN ..." messages.
[04/05 18:24:19     90s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1016.6 MB, peak:1.1 GB
[04/05 18:24:19     90s] #Number of victim nets: 0
[04/05 18:24:19     90s] #Number of aggressor nets: 0
[04/05 18:24:19     90s] #Number of weak nets: 0
[04/05 18:24:19     90s] #Number of critical nets: 0
[04/05 18:24:19     90s] #	level 1 [   0.0, -1000.0]: 0 nets
[04/05 18:24:19     90s] #	level 2 [   0.0, -1000.0]: 0 nets
[04/05 18:24:19     90s] #	level 3 [   0.0, -1000.0]: 0 nets
[04/05 18:24:19     90s] #Total number of nets: 298
[04/05 18:24:19     90s] ### update_timing cpu:00:00:01, real:00:00:01, mem:1016.7 MB, peak:1.1 GB
[04/05 18:24:19     90s] ### Time Record (Timing Data Generation) is uninstalled.
[04/05 18:24:19     90s] ### update_timing_after_routing cpu:00:00:06, real:00:00:07, mem:1016.7 MB, peak:1.1 GB
[04/05 18:24:19     90s] #Total number of significant detoured timing critical nets is 0
[04/05 18:24:19     90s] #Total number of selected detoured timing critical nets is 0
[04/05 18:24:19     90s] #
[04/05 18:24:19     90s] #----------------------------------------------------
[04/05 18:24:19     90s] # Summary of active signal nets routing constraints
[04/05 18:24:19     90s] #+--------------------------+-----------+
[04/05 18:24:19     90s] #+--------------------------+-----------+
[04/05 18:24:19     90s] #
[04/05 18:24:19     90s] #----------------------------------------------------
[04/05 18:24:19     90s] ### run_free_timing_graph starts on Tue Apr  5 18:24:19 2022 with memory = 1016.67 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] ### Time Record (Timing Data Generation) is installed.
[04/05 18:24:19     90s] ### Time Record (Timing Data Generation) is uninstalled.
[04/05 18:24:19     90s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1008.2 MB, peak:1.1 GB
[04/05 18:24:19     90s] ### run_build_timing_graph starts on Tue Apr  5 18:24:19 2022 with memory = 1008.20 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] ### Time Record (Timing Data Generation) is installed.
[04/05 18:24:19     90s] Current (total cpu=0:01:31, real=0:02:05, peak res=1145.4M, current mem=1026.8M)
[04/05 18:24:19     90s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1036.9M, current mem=1036.9M)
[04/05 18:24:19     90s] Current (total cpu=0:01:31, real=0:02:05, peak res=1145.4M, current mem=1036.9M)
[04/05 18:24:19     90s] ### Time Record (Timing Data Generation) is uninstalled.
[04/05 18:24:19     90s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/05 18:24:19     90s] ### track-assign external-init starts on Tue Apr  5 18:24:19 2022 with memory = 1036.94 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:19     90s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:19     90s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/05 18:24:19     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.94 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] #* Importing design timing data...
[04/05 18:24:19     90s] #Number of victim nets: 0
[04/05 18:24:19     90s] #Number of aggressor nets: 0
[04/05 18:24:19     90s] #Number of weak nets: 0
[04/05 18:24:19     90s] #Number of critical nets: 0
[04/05 18:24:19     90s] #	level 1 [   0.0, -1000.0]: 0 nets
[04/05 18:24:19     90s] #	level 2 [   0.0, -1000.0]: 0 nets
[04/05 18:24:19     90s] #	level 3 [   0.0, -1000.0]: 0 nets
[04/05 18:24:19     90s] #Total number of nets: 298
[04/05 18:24:19     90s] ### track-assign engine-init starts on Tue Apr  5 18:24:19 2022 with memory = 1036.95 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:19     90s] #
[04/05 18:24:19     90s] #timing driven effort level: 3
[04/05 18:24:19     90s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/05 18:24:19     90s] ### track-assign core-engine starts on Tue Apr  5 18:24:19 2022 with memory = 1036.95 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     90s] #Start Track Assignment With Timing Driven.
[04/05 18:24:19     90s] #Done with 9 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[04/05 18:24:19     90s] #Done with 1 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[04/05 18:24:19     91s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/05 18:24:19     91s] #
[04/05 18:24:19     91s] #Track assignment summary:
[04/05 18:24:19     91s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/05 18:24:19     91s] #------------------------------------------------------------------------
[04/05 18:24:19     91s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal2       432.46 	  0.03%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal3       661.70 	  0.04%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal4       304.50 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal5       537.91 	  0.09%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal6       123.53 	  1.70%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[04/05 18:24:19     91s] #------------------------------------------------------------------------
[04/05 18:24:19     91s] # All        2060.10  	  0.15% 	  0.00% 	  0.00%
[04/05 18:24:19     91s] #Complete Track Assignment With Timing Driven.
[04/05 18:24:19     91s] #Total wire length = 2169 um.
[04/05 18:24:19     91s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal1 = 76 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal2 = 426 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal3 = 720 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal4 = 298 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal5 = 529 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal6 = 121 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:19     91s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:19     91s] #Total number of vias = 1260
[04/05 18:24:19     91s] #Up-Via Summary (total 1260):
[04/05 18:24:19     91s] #           
[04/05 18:24:19     91s] #-----------------------
[04/05 18:24:19     91s] # metal1            647
[04/05 18:24:19     91s] # metal2            378
[04/05 18:24:19     91s] # metal3            104
[04/05 18:24:19     91s] # metal4             98
[04/05 18:24:19     91s] # metal5             33
[04/05 18:24:19     91s] #-----------------------
[04/05 18:24:19     91s] #                  1260 
[04/05 18:24:19     91s] #
[04/05 18:24:19     91s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/05 18:24:19     91s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:19     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.95 (MB), peak = 1145.38 (MB)
[04/05 18:24:19     91s] #
[04/05 18:24:19     91s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/05 18:24:19     91s] #Cpu time = 00:00:07
[04/05 18:24:19     91s] #Elapsed time = 00:00:08
[04/05 18:24:19     91s] #Increased memory = 54.66 (MB)
[04/05 18:24:19     91s] #Total memory = 1036.95 (MB)
[04/05 18:24:19     91s] #Peak memory = 1145.38 (MB)
[04/05 18:24:19     91s] ### Time Record (Detail Routing) is installed.
[04/05 18:24:19     91s] #Start reading timing information from file .timing_file_27484.tif.gz ...
[04/05 18:24:19     91s] #WARNING (NRDB-194) 
[04/05 18:24:19     91s] #No setup time constraints read in
[04/05 18:24:19     91s] #Read in timing information for 98 ports, 233 instances from timing file .timing_file_27484.tif.gz.
[04/05 18:24:19     91s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/05 18:24:20     91s] #
[04/05 18:24:20     91s] #Start Detail Routing..
[04/05 18:24:20     91s] #start initial detail routing ...
[04/05 18:24:20     91s] ### Design has 0 dirty nets, has valid drcs
[04/05 18:24:20     92s] #   number of violations = 0
[04/05 18:24:20     92s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1043.77 (MB), peak = 1145.38 (MB)
[04/05 18:24:20     92s] #Complete Detail Routing.
[04/05 18:24:20     92s] #Total wire length = 2102 um.
[04/05 18:24:20     92s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal1 = 100 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal2 = 574 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal3 = 610 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal4 = 358 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal5 = 396 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal6 = 65 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:20     92s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:20     92s] #Total number of vias = 1316
[04/05 18:24:20     92s] #Up-Via Summary (total 1316):
[04/05 18:24:20     92s] #           
[04/05 18:24:20     92s] #-----------------------
[04/05 18:24:20     92s] # metal1            681
[04/05 18:24:20     92s] # metal2            385
[04/05 18:24:20     92s] # metal3            111
[04/05 18:24:20     92s] # metal4            106
[04/05 18:24:20     92s] # metal5             33
[04/05 18:24:20     92s] #-----------------------
[04/05 18:24:20     92s] #                  1316 
[04/05 18:24:20     92s] #
[04/05 18:24:20     92s] #Total number of DRC violations = 0
[04/05 18:24:20     92s] ### Time Record (Detail Routing) is uninstalled.
[04/05 18:24:20     92s] #Cpu time = 00:00:01
[04/05 18:24:20     92s] #Elapsed time = 00:00:01
[04/05 18:24:20     92s] #Increased memory = 4.72 (MB)
[04/05 18:24:20     92s] #Total memory = 1041.67 (MB)
[04/05 18:24:20     92s] #Peak memory = 1145.38 (MB)
[04/05 18:24:20     92s] ### Time Record (Post Route Wire Spreading) is installed.
[04/05 18:24:20     92s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #Start Post Route wire spreading..
[04/05 18:24:21     92s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #Start DRC checking..
[04/05 18:24:21     92s] #   number of violations = 0
[04/05 18:24:21     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.59 (MB), peak = 1145.38 (MB)
[04/05 18:24:21     92s] #CELL_VIEW bk_adder_32bit,init has no DRC violation.
[04/05 18:24:21     92s] #Total number of DRC violations = 0
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #Start data preparation for wire spreading...
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #Data preparation is done on Tue Apr  5 18:24:21 2022
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] ### track-assign engine-init starts on Tue Apr  5 18:24:21 2022 with memory = 1044.59 (MB), peak = 1145.38 (MB)
[04/05 18:24:21     92s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #Start Post Route Wire Spread.
[04/05 18:24:21     92s] #Done with 36 horizontal wires in 1 hboxes and 19 vertical wires in 1 hboxes.
[04/05 18:24:21     92s] #Complete Post Route Wire Spread.
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #Total wire length = 2121 um.
[04/05 18:24:21     92s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal1 = 100 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal2 = 577 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal3 = 618 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal4 = 363 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal5 = 398 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal6 = 65 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:21     92s] #Total number of vias = 1316
[04/05 18:24:21     92s] #Up-Via Summary (total 1316):
[04/05 18:24:21     92s] #           
[04/05 18:24:21     92s] #-----------------------
[04/05 18:24:21     92s] # metal1            681
[04/05 18:24:21     92s] # metal2            385
[04/05 18:24:21     92s] # metal3            111
[04/05 18:24:21     92s] # metal4            106
[04/05 18:24:21     92s] # metal5             33
[04/05 18:24:21     92s] #-----------------------
[04/05 18:24:21     92s] #                  1316 
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #Start DRC checking..
[04/05 18:24:21     92s] #   number of violations = 0
[04/05 18:24:21     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1045.24 (MB), peak = 1145.38 (MB)
[04/05 18:24:21     92s] #CELL_VIEW bk_adder_32bit,init has no DRC violation.
[04/05 18:24:21     92s] #Total number of DRC violations = 0
[04/05 18:24:21     92s] #   number of violations = 0
[04/05 18:24:21     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1045.24 (MB), peak = 1145.38 (MB)
[04/05 18:24:21     92s] #CELL_VIEW bk_adder_32bit,init has no DRC violation.
[04/05 18:24:21     92s] #Total number of DRC violations = 0
[04/05 18:24:21     92s] #Post Route wire spread is done.
[04/05 18:24:21     92s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/05 18:24:21     92s] #Total wire length = 2121 um.
[04/05 18:24:21     92s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal1 = 100 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal2 = 577 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal3 = 618 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal4 = 363 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal5 = 398 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal6 = 65 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:21     92s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:21     92s] #Total number of vias = 1316
[04/05 18:24:21     92s] #Up-Via Summary (total 1316):
[04/05 18:24:21     92s] #           
[04/05 18:24:21     92s] #-----------------------
[04/05 18:24:21     92s] # metal1            681
[04/05 18:24:21     92s] # metal2            385
[04/05 18:24:21     92s] # metal3            111
[04/05 18:24:21     92s] # metal4            106
[04/05 18:24:21     92s] # metal5             33
[04/05 18:24:21     92s] #-----------------------
[04/05 18:24:21     92s] #                  1316 
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #detailRoute Statistics:
[04/05 18:24:21     92s] #Cpu time = 00:00:02
[04/05 18:24:21     92s] #Elapsed time = 00:00:02
[04/05 18:24:21     92s] #Increased memory = 6.17 (MB)
[04/05 18:24:21     92s] #Total memory = 1043.12 (MB)
[04/05 18:24:21     92s] #Peak memory = 1145.38 (MB)
[04/05 18:24:21     92s] ### global_detail_route design signature (36): route=1103083356 flt_obj=0 vio=1905142130 shield_wire=1
[04/05 18:24:21     92s] ### Time Record (DB Export) is installed.
[04/05 18:24:21     92s] ### export design design signature (37): route=1103083356 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1292227814 dirty_area=0, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1304119362
[04/05 18:24:21     92s] ### Time Record (DB Export) is uninstalled.
[04/05 18:24:21     92s] ### Time Record (Post Callback) is installed.
[04/05 18:24:21     92s] ### Time Record (Post Callback) is uninstalled.
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] #globalDetailRoute statistics:
[04/05 18:24:21     92s] #Cpu time = 00:00:10
[04/05 18:24:21     92s] #Elapsed time = 00:00:11
[04/05 18:24:21     92s] #Increased memory = 15.44 (MB)
[04/05 18:24:21     92s] #Total memory = 1041.12 (MB)
[04/05 18:24:21     92s] #Peak memory = 1145.38 (MB)
[04/05 18:24:21     92s] #Number of warnings = 2
[04/05 18:24:21     92s] #Total number of warnings = 4
[04/05 18:24:21     92s] #Number of fails = 0
[04/05 18:24:21     92s] #Total number of fails = 0
[04/05 18:24:21     92s] #Complete globalDetailRoute on Tue Apr  5 18:24:21 2022
[04/05 18:24:21     92s] #
[04/05 18:24:21     92s] ### Time Record (globalDetailRoute) is uninstalled.
[04/05 18:24:21     92s] % End globalDetailRoute (date=04/05 18:24:21, total cpu=0:00:10.3, real=0:00:12.0, peak res=1041.2M, current mem=1041.2M)
[04/05 18:24:21     92s] #Default setup view is reset to analysis_slow.
[04/05 18:24:21     92s] #Default setup view is reset to analysis_slow.
[04/05 18:24:21     92s] #routeDesign: cpu time = 00:00:11, elapsed time = 00:00:12, memory = 1029.50 (MB), peak = 1145.38 (MB)
[04/05 18:24:21     92s] 
[04/05 18:24:21     92s] *** Summary of all messages that are not suppressed in this session:
[04/05 18:24:21     92s] Severity  ID               Count  Summary                                  
[04/05 18:24:21     92s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/05 18:24:21     92s] WARNING   TCLCMD-1403          2  '%s'                                     
[04/05 18:24:21     92s] *** Message Summary: 3 warning(s), 0 error(s)
[04/05 18:24:21     92s] 
[04/05 18:24:21     92s] ### Time Record (routeDesign) is uninstalled.
[04/05 18:24:21     92s] ### 
[04/05 18:24:21     92s] ###   Scalability Statistics
[04/05 18:24:21     92s] ### 
[04/05 18:24:21     92s] ### --------------------------------+----------------+----------------+----------------+
[04/05 18:24:21     92s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/05 18:24:21     92s] ### --------------------------------+----------------+----------------+----------------+
[04/05 18:24:21     92s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     92s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     92s] ###   Timing Data Generation        |        00:00:08|        00:00:09|             0.9|
[04/05 18:24:21     92s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     92s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     92s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     92s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     92s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     93s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     93s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[04/05 18:24:21     93s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:21     93s] ###   Entire Command                |        00:00:11|        00:00:12|             0.9|
[04/05 18:24:21     93s] ### --------------------------------+----------------+----------------+----------------+
[04/05 18:24:21     93s] ### 
[04/05 18:24:22     93s] #% End routeDesign (date=04/05 18:24:21, total cpu=0:00:10.7, real=0:00:13.0, peak res=1041.2M, current mem=1029.5M)
[04/05 18:24:22     93s] <CMD> setExtractRCMode -engine postRoute
[04/05 18:24:22     93s] <CMD> setExtractRCMode -effortLevel medium
[04/05 18:24:22     93s] <CMD> setDelayCalMode -engine default -SIAware true
[04/05 18:24:22     93s] <CMD> optDesign -postRoute -outDir reports/postRouteTimingReports
[04/05 18:24:22     93s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1029.5M, totSessionCpu=0:01:33 **
[04/05 18:24:22     93s] **INFO: User settings:
[04/05 18:24:22     93s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/05 18:24:22     93s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/05 18:24:22     93s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/05 18:24:22     93s] setNanoRouteMode -grouteExpTdStdDelay                           32.9
[04/05 18:24:22     93s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/05 18:24:22     93s] setNanoRouteMode -routeWithSiDriven                             true
[04/05 18:24:22     93s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[04/05 18:24:22     93s] setNanoRouteMode -routeWithTimingDriven                         true
[04/05 18:24:22     93s] setNanoRouteMode -timingEngine                                  {}
[04/05 18:24:22     93s] setDesignMode -process                                          45
[04/05 18:24:22     93s] setExtractRCMode -coupled                                       true
[04/05 18:24:22     93s] setExtractRCMode -coupling_c_th                                 0.1
[04/05 18:24:22     93s] setExtractRCMode -effortLevel                                   medium
[04/05 18:24:22     93s] setExtractRCMode -engine                                        postRoute
[04/05 18:24:22     93s] setExtractRCMode -relative_c_th                                 1
[04/05 18:24:22     93s] setExtractRCMode -total_c_th                                    0
[04/05 18:24:22     93s] setUsefulSkewMode -ecoRoute                                     false
[04/05 18:24:22     93s] setDelayCalMode -enable_high_fanout                             true
[04/05 18:24:22     93s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[04/05 18:24:22     93s] setDelayCalMode -engine                                         aae
[04/05 18:24:22     93s] setDelayCalMode -ignoreNetLoad                                  false
[04/05 18:24:22     93s] setDelayCalMode -SIAware                                        true
[04/05 18:24:22     93s] setOptMode -activeHoldViews                                     { analysis_fast }
[04/05 18:24:22     93s] setOptMode -activeSetupViews                                    { analysis_slow }
[04/05 18:24:22     93s] setOptMode -autoHoldViews                                       { analysis_fast}
[04/05 18:24:22     93s] setOptMode -autoSetupViews                                      { analysis_slow}
[04/05 18:24:22     93s] setOptMode -autoTDGRSetupViews                                  { analysis_slow}
[04/05 18:24:22     93s] setOptMode -autoViewHoldTargetSlack                             0
[04/05 18:24:22     93s] setOptMode -drcMargin                                           0
[04/05 18:24:22     93s] setOptMode -fixDrc                                              true
[04/05 18:24:22     93s] setOptMode -optimizeFF                                          true
[04/05 18:24:22     93s] setOptMode -setupTargetSlack                                    0
[04/05 18:24:22     93s] setSIMode -separate_delta_delay_on_data                         true
[04/05 18:24:22     93s] setPlaceMode -place_global_reorder_scan                         false
[04/05 18:24:22     93s] setAnalysisMode -analysisType                                   onChipVariation
[04/05 18:24:22     93s] setAnalysisMode -checkType                                      setup
[04/05 18:24:22     93s] setAnalysisMode -clkSrcPath                                     true
[04/05 18:24:22     93s] setAnalysisMode -clockPropagation                               sdcControl
[04/05 18:24:22     93s] setAnalysisMode -cppr                                           both
[04/05 18:24:22     93s] setAnalysisMode -usefulSkew                                     true
[04/05 18:24:22     93s] setAnalysisMode -virtualIPO                                     false
[04/05 18:24:22     93s] 
[04/05 18:24:22     93s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/05 18:24:22     93s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/05 18:24:22     93s] Need call spDPlaceInit before registerPrioInstLoc.
[04/05 18:24:22     93s] GigaOpt running with 1 threads.
[04/05 18:24:22     93s] Info: 1 threads available for lower-level modules during optimization.
[04/05 18:24:22     93s] Deleting Lib Analyzer.
[04/05 18:24:22     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.3M
[04/05 18:24:22     93s] #spOpts: N=45 
[04/05 18:24:22     93s] All LLGs are deleted
[04/05 18:24:22     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.3M
[04/05 18:24:22     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1344.3M
[04/05 18:24:22     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.3M
[04/05 18:24:22     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1344.3M
[04/05 18:24:22     93s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:24:22     93s] SiteArray: non-trimmed site array dimensions = 14 x 113
[04/05 18:24:22     93s] SiteArray: use 16,384 bytes
[04/05 18:24:22     93s] SiteArray: current memory after site array memory allocation 1352.3M
[04/05 18:24:22     93s] SiteArray: FP blocked sites are writable
[04/05 18:24:22     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:24:22     93s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1352.3M
[04/05 18:24:22     93s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1352.3M
[04/05 18:24:22     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.017, MEM:1352.3M
[04/05 18:24:22     93s] OPERPROF:     Starting CMU at level 3, MEM:1352.3M
[04/05 18:24:22     93s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1352.3M
[04/05 18:24:22     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1352.3M
[04/05 18:24:22     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1352.3MB).
[04/05 18:24:22     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1352.3M
[04/05 18:24:22     93s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:22     93s] 
[04/05 18:24:22     93s] Creating Lib Analyzer ...
[04/05 18:24:22     93s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:22     93s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:24:22     93s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:24:22     93s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:24:22     93s] 
[04/05 18:24:22     93s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:22     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=1352.3M
[04/05 18:24:22     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=1352.3M
[04/05 18:24:22     93s] Creating Lib Analyzer, finished. 
[04/05 18:24:22     93s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1029.8M, totSessionCpu=0:01:34 **
[04/05 18:24:22     93s] Existing Dirty Nets : 0
[04/05 18:24:22     93s] New Signature Flow (optDesignCheckOptions) ....
[04/05 18:24:22     93s] #Taking db snapshot
[04/05 18:24:22     93s] #Taking db snapshot ... done
[04/05 18:24:22     93s] OPERPROF: Starting checkPlace at level 1, MEM:1354.3M
[04/05 18:24:22     93s] #spOpts: N=45 
[04/05 18:24:22     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1354.3M
[04/05 18:24:22     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1354.3M
[04/05 18:24:22     93s] Begin checking placement ... (start mem=1354.3M, init mem=1354.3M)
[04/05 18:24:22     93s] 
[04/05 18:24:22     93s] Running CheckPlace using 1 thread in normal mode...
[04/05 18:24:22     93s] 
[04/05 18:24:22     93s] ...checkPlace normal is done!
[04/05 18:24:22     93s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1354.3M
[04/05 18:24:22     93s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1354.3M
[04/05 18:24:22     93s] *info: Placed = 233           
[04/05 18:24:22     93s] *info: Unplaced = 0           
[04/05 18:24:22     93s] Placement Density:59.92%(252/421)
[04/05 18:24:22     93s] Placement Density (including fixed std cells):59.92%(252/421)
[04/05 18:24:22     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1354.3M
[04/05 18:24:22     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1354.3M
[04/05 18:24:22     93s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1354.3M)
[04/05 18:24:22     93s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.013, MEM:1354.3M
[04/05 18:24:22     93s]  Initial DC engine is -> aae
[04/05 18:24:22     93s]  
[04/05 18:24:22     93s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/05 18:24:22     93s]  
[04/05 18:24:22     93s]  
[04/05 18:24:22     93s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/05 18:24:22     93s]  
[04/05 18:24:22     93s] Reset EOS DB
[04/05 18:24:22     93s] Ignoring AAE DB Resetting ...
[04/05 18:24:22     93s]  Set Options for AAE Based Opt flow 
[04/05 18:24:22     93s] *** optDesign -postRoute ***
[04/05 18:24:22     93s] DRC Margin: user margin 0.0; extra margin 0
[04/05 18:24:22     93s] Setup Target Slack: user slack 0
[04/05 18:24:22     93s] Hold Target Slack: user slack 0
[04/05 18:24:22     93s] All LLGs are deleted
[04/05 18:24:22     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1354.3M
[04/05 18:24:22     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1354.3M
[04/05 18:24:22     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1354.3M
[04/05 18:24:22     93s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1354.3M
[04/05 18:24:22     93s] Fast DP-INIT is on for default
[04/05 18:24:22     93s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.025, MEM:1354.3M
[04/05 18:24:22     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.026, MEM:1354.3M
[04/05 18:24:22     93s] Multi-VT timing optimization disabled based on library information.
[04/05 18:24:22     93s] Deleting Cell Server ...
[04/05 18:24:22     93s] Deleting Lib Analyzer.
[04/05 18:24:22     93s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:24:22     93s] Summary for sequential cells identification: 
[04/05 18:24:22     93s]   Identified SBFF number: 16
[04/05 18:24:22     93s]   Identified MBFF number: 0
[04/05 18:24:22     93s]   Identified SB Latch number: 0
[04/05 18:24:22     93s]   Identified MB Latch number: 0
[04/05 18:24:22     93s]   Not identified SBFF number: 0
[04/05 18:24:22     93s]   Not identified MBFF number: 0
[04/05 18:24:22     93s]   Not identified SB Latch number: 0
[04/05 18:24:22     93s]   Not identified MB Latch number: 0
[04/05 18:24:22     93s]   Number of sequential cells which are not FFs: 13
[04/05 18:24:22     93s]  Visiting view : analysis_slow
[04/05 18:24:22     93s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:24:22     93s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:24:22     93s]  Visiting view : analysis_fast
[04/05 18:24:22     93s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:24:22     93s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:24:22     93s]  Setting StdDelay to 32.90
[04/05 18:24:22     93s] Creating Cell Server, finished. 
[04/05 18:24:22     93s] 
[04/05 18:24:22     93s] Deleting Cell Server ...
[04/05 18:24:22     93s] ** INFO : this run is activating 'postRoute' automaton
[04/05 18:24:22     94s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/05 18:24:22     94s] ### Net info: total nets: 361
[04/05 18:24:22     94s] ### Net info: dirty nets: 0
[04/05 18:24:22     94s] ### Net info: marked as disconnected nets: 0
[04/05 18:24:22     94s] #num needed restored net=0
[04/05 18:24:22     94s] #need_extraction net=0 (total=361)
[04/05 18:24:22     94s] ### Net info: fully routed nets: 298
[04/05 18:24:22     94s] ### Net info: trivial (< 2 pins) nets: 63
[04/05 18:24:22     94s] ### Net info: unrouted nets: 0
[04/05 18:24:22     94s] ### Net info: re-extraction nets: 0
[04/05 18:24:22     94s] ### Net info: ignored nets: 0
[04/05 18:24:22     94s] ### Net info: skip routing nets: 0
[04/05 18:24:22     94s] ### import design signature (38): route=1131290954 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1739532965 dirty_area=0, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1304119362
[04/05 18:24:22     94s] #Start routing data preparation on Tue Apr  5 18:24:22 2022
[04/05 18:24:22     94s] #
[04/05 18:24:23     94s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:23     94s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:23     94s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:23     94s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:23     94s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:23     94s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/05 18:24:23     94s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/05 18:24:23     94s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/05 18:24:23     94s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:23     94s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:23     94s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:23     94s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:23     94s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:23     94s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/05 18:24:23     94s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/05 18:24:23     94s] #Monitoring time of adding inner blkg by smac
[04/05 18:24:23     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.19 (MB), peak = 1145.38 (MB)
[04/05 18:24:23     94s] #Regenerating Ggrids automatically.
[04/05 18:24:23     94s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:23     94s] #Using automatically generated G-grids.
[04/05 18:24:23     94s] #Done routing data preparation.
[04/05 18:24:23     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.19 (MB), peak = 1145.38 (MB)
[04/05 18:24:23     94s] #Extract in post route mode
[04/05 18:24:23     94s] #
[04/05 18:24:23     94s] #Start tQuantus RC extraction...
[04/05 18:24:23     94s] #Start building rc corner(s)...
[04/05 18:24:23     94s] #Number of RC Corner = 2
[04/05 18:24:23     94s] #Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
[04/05 18:24:23     94s] #Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
[04/05 18:24:23     94s] #metal1 -> metal1 (1)
[04/05 18:24:23     94s] #metal2 -> metal2 (2)
[04/05 18:24:23     94s] #metal3 -> metal3 (3)
[04/05 18:24:23     94s] #metal4 -> metal4 (4)
[04/05 18:24:23     94s] #metal5 -> metal5 (5)
[04/05 18:24:23     94s] #metal6 -> metal6 (6)
[04/05 18:24:23     94s] #metal7 -> metal7 (7)
[04/05 18:24:23     94s] #metal8 -> metal8 (8)
[04/05 18:24:23     94s] #metal9 -> metal9 (9)
[04/05 18:24:23     94s] #metal10 -> metal10 (10)
[04/05 18:24:23     94s] #SADV_On
[04/05 18:24:23     94s] # Corner(s) : 
[04/05 18:24:23     94s] #rc_best [ 0.00] 
[04/05 18:24:23     94s] #rc_worst [125.00]
[04/05 18:24:24     95s] # Corner id: 0
[04/05 18:24:24     95s] # Layout Scale: 1.000000
[04/05 18:24:24     95s] # Has Metal Fill model: yes
[04/05 18:24:24     95s] # Temperature was set
[04/05 18:24:24     95s] # Temperature : 0.000000
[04/05 18:24:24     95s] # Ref. Temp   : 25.000000
[04/05 18:24:24     95s] # Corner id: 1
[04/05 18:24:24     95s] # Layout Scale: 1.000000
[04/05 18:24:24     95s] # Has Metal Fill model: yes
[04/05 18:24:24     95s] # Temperature was set
[04/05 18:24:24     95s] # Temperature : 125.000000
[04/05 18:24:24     95s] # Ref. Temp   : 25.000000
[04/05 18:24:24     95s] #SADV_Off
[04/05 18:24:24     95s] #
[04/05 18:24:24     95s] #layer[1] tech width 140 != ict width 130.0
[04/05 18:24:24     95s] #total pattern=220 [20, 1210]
[04/05 18:24:24     95s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/05 18:24:24     95s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
[04/05 18:24:24     95s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
[04/05 18:24:24     95s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
[04/05 18:24:24     95s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
[04/05 18:24:24     95s] #number model r/c [2,2] [20,1210] read
[04/05 18:24:25     95s] #0 rcmodel(s) requires rebuild
[04/05 18:24:25     95s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1038.25 (MB), peak = 1145.38 (MB)
[04/05 18:24:27     98s] #Start building rc corner(s)...
[04/05 18:24:27     98s] #Number of RC Corner = 2
[04/05 18:24:27     98s] #Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
[04/05 18:24:27     98s] #Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
[04/05 18:24:27     98s] #metal1 -> metal1 (1)
[04/05 18:24:27     98s] #metal2 -> metal2 (2)
[04/05 18:24:27     98s] #metal3 -> metal3 (3)
[04/05 18:24:27     98s] #metal4 -> metal4 (4)
[04/05 18:24:27     98s] #metal5 -> metal5 (5)
[04/05 18:24:27     98s] #metal6 -> metal6 (6)
[04/05 18:24:27     98s] #metal7 -> metal7 (7)
[04/05 18:24:27     98s] #metal8 -> metal8 (8)
[04/05 18:24:27     98s] #metal9 -> metal9 (9)
[04/05 18:24:27     98s] #metal10 -> metal10 (10)
[04/05 18:24:27     98s] #SADV_On
[04/05 18:24:27     98s] # Corner(s) : 
[04/05 18:24:27     98s] #rc_best [ 0.00] 
[04/05 18:24:27     98s] #rc_worst [125.00]
[04/05 18:24:29     99s] # Corner id: 0
[04/05 18:24:29     99s] # Layout Scale: 1.000000
[04/05 18:24:29     99s] # Has Metal Fill model: yes
[04/05 18:24:29     99s] # Temperature was set
[04/05 18:24:29     99s] # Temperature : 0.000000
[04/05 18:24:29     99s] # Ref. Temp   : 25.000000
[04/05 18:24:29     99s] # Corner id: 1
[04/05 18:24:29     99s] # Layout Scale: 1.000000
[04/05 18:24:29     99s] # Has Metal Fill model: yes
[04/05 18:24:29     99s] # Temperature was set
[04/05 18:24:29     99s] # Temperature : 125.000000
[04/05 18:24:29     99s] # Ref. Temp   : 25.000000
[04/05 18:24:29     99s] #SADV_Off
[04/05 18:24:29     99s] #
[04/05 18:24:29     99s] #layer[1] tech width 140 != ict width 130.0
[04/05 18:24:29     99s] #total pattern=220 [20, 1210]
[04/05 18:24:29     99s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/05 18:24:29     99s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
[04/05 18:24:29     99s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
[04/05 18:24:29     99s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
[04/05 18:24:29     99s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
[04/05 18:24:29     99s] #number model r/c [2,2] [20,1210] read
[04/05 18:24:29     99s] #0 rcmodel(s) requires rebuild
[04/05 18:24:29     99s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1038.13 (MB), peak = 1145.38 (MB)
[04/05 18:24:32    102s] #Start init net ripin tree building
[04/05 18:24:32    102s] #Finish init net ripin tree building
[04/05 18:24:32    102s] #Cpu time = 00:00:00
[04/05 18:24:32    102s] #Elapsed time = 00:00:00
[04/05 18:24:32    102s] #Increased memory = 0.23 (MB)
[04/05 18:24:32    102s] #Total memory = 1046.57 (MB)
[04/05 18:24:32    102s] #Peak memory = 1145.38 (MB)
[04/05 18:24:32    102s] #Length limit = 200 pitches
[04/05 18:24:32    102s] #opt mode = 2
[04/05 18:24:32    102s] #Start routing data preparation on Tue Apr  5 18:24:32 2022
[04/05 18:24:32    102s] #
[04/05 18:24:32    102s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:32    102s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:32    102s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:32    102s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:32    102s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:32    102s] #Regenerating Ggrids automatically.
[04/05 18:24:32    102s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:32    102s] #Using automatically generated G-grids.
[04/05 18:24:32    102s] #Done routing data preparation.
[04/05 18:24:32    102s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.63 (MB), peak = 1145.38 (MB)
[04/05 18:24:32    102s] #Start routing data preparation on Tue Apr  5 18:24:32 2022
[04/05 18:24:32    102s] #
[04/05 18:24:32    102s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:32    102s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:32    102s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:32    102s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:32    102s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:32    102s] #Regenerating Ggrids automatically.
[04/05 18:24:32    102s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:32    102s] #Using automatically generated G-grids.
[04/05 18:24:32    102s] #Done routing data preparation.
[04/05 18:24:32    102s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.63 (MB), peak = 1145.38 (MB)
[04/05 18:24:32    102s] #Init Design Signature = -1973337274
[04/05 18:24:32    102s] #Start generate extraction boxes.
[04/05 18:24:32    102s] #
[04/05 18:24:32    102s] #Extract using 30 x 30 Hboxes
[04/05 18:24:32    102s] #2x2 initial hboxes
[04/05 18:24:32    102s] #Use area based hbox pruning.
[04/05 18:24:32    102s] #0/0 hboxes pruned.
[04/05 18:24:32    102s] #Complete generating extraction boxes.
[04/05 18:24:32    102s] #Extract 1 hboxes with single thread on machine with  2.89GHz 16384KB Cache 14CPU...
[04/05 18:24:32    102s] #Process 0 special clock nets for rc extraction
[04/05 18:24:32    102s] #0 temporary NDR added
[04/05 18:24:32    102s] #Total 298 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/05 18:24:32    102s] #Run Statistics for Extraction:
[04/05 18:24:32    102s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:32    102s] #   Increased memory =     2.24 (MB), total memory =  1048.89 (MB), peak memory =  1145.38 (MB)
[04/05 18:24:32    102s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.89 (MB), peak = 1145.38 (MB)
[04/05 18:24:32    102s] #RC Statistics: 854 Res, 363 Ground Cap, 49 XCap (Edge to Edge)
[04/05 18:24:32    102s] #RC V/H edge ratio: 0.22, Avg V/H Edge Length: 2122.52 (365), Avg L-Edge Length: 8311.83 (333)
[04/05 18:24:32    102s] #Start writing rcdb into /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d
[04/05 18:24:33    102s] #Finish writing rcdb with 1160 nodes, 862 edges, and 98 xcaps
[04/05 18:24:33    102s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1051.09 (MB), peak = 1145.38 (MB)
[04/05 18:24:33    102s] Restoring parasitic data from file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d' ...
[04/05 18:24:33    102s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d' for reading (mem: 1367.078M)
[04/05 18:24:33    102s] Reading RCDB with compressed RC data.
[04/05 18:24:33    102s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d' for content verification (mem: 1367.078M)
[04/05 18:24:33    102s] Reading RCDB with compressed RC data.
[04/05 18:24:33    102s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d': 0 access done (mem: 1367.078M)
[04/05 18:24:33    102s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d': 0 access done (mem: 1367.078M)
[04/05 18:24:33    102s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1367.078M)
[04/05 18:24:33    102s] Following multi-corner parasitics specified:
[04/05 18:24:33    102s] 	/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d (rcdb)
[04/05 18:24:33    102s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d' for reading (mem: 1367.078M)
[04/05 18:24:33    102s] Reading RCDB with compressed RC data.
[04/05 18:24:33    102s] 		Cell bk_adder_32bit has rcdb /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d specified
[04/05 18:24:33    102s] Cell bk_adder_32bit, hinst 
[04/05 18:24:33    102s] processing rcdb (/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d) for hinst (top) of cell (bk_adder_32bit);
[04/05 18:24:33    102s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_K56bGs.rcdb.d': 0 access done (mem: 1367.078M)
[04/05 18:24:33    102s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1367.078M)
[04/05 18:24:33    102s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_04z17l.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1367.078M)
[04/05 18:24:33    102s] Reading RCDB with compressed RC data.
[04/05 18:24:33    103s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_04z17l.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1367.078M)
[04/05 18:24:33    103s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=1367.078M)
[04/05 18:24:33    103s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:00.0 mem: 1367.078M)
[04/05 18:24:33    103s] #
[04/05 18:24:33    103s] #Restore RCDB.
[04/05 18:24:33    103s] #
[04/05 18:24:33    103s] #Complete tQuantus RC extraction.
[04/05 18:24:33    103s] #Cpu time = 00:00:09
[04/05 18:24:33    103s] #Elapsed time = 00:00:11
[04/05 18:24:33    103s] #Increased memory = 20.89 (MB)
[04/05 18:24:33    103s] #Total memory = 1051.08 (MB)
[04/05 18:24:33    103s] #Peak memory = 1145.38 (MB)
[04/05 18:24:33    103s] #
[04/05 18:24:33    103s] #0 inserted nodes are removed
[04/05 18:24:33    103s] #Final Design Signature = -1973337274
[04/05 18:24:33    103s] ### export design design signature (40): route=264520858 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1255116539 dirty_area=0, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1304119362
[04/05 18:24:33    103s] #Start Inst Signature (0)
[04/05 18:24:33    103s] #Start Net Signature (2070657)
[04/05 18:24:33    103s] #Calculate SNet Signature in MT (23679701)
[04/05 18:24:33    103s] #Run time and memory report for RC extraction:
[04/05 18:24:33    103s] #RC extraction running on  2.89GHz 16384KB Cache 14CPU.
[04/05 18:24:33    103s] #Run Statistics for snet signature:
[04/05 18:24:33    103s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:33    103s] #   Increased memory =    -0.12 (MB), total memory =  1035.24 (MB), peak memory =  1145.38 (MB)
[04/05 18:24:33    103s] #Run Statistics for net signature:
[04/05 18:24:33    103s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:33    103s] #   Increased memory =     0.00 (MB), total memory =  1035.36 (MB), peak memory =  1145.38 (MB)
[04/05 18:24:33    103s] #Run Statistics for inst signature:
[04/05 18:24:33    103s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:33    103s] #   Increased memory =     0.00 (MB), total memory =  1035.35 (MB), peak memory =  1145.38 (MB)
[04/05 18:24:33    103s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_04z17l.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1351.070M)
[04/05 18:24:33    103s] Reading RCDB with compressed RC data.
[04/05 18:24:33    103s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1353.1M)
[04/05 18:24:33    103s] Starting delay calculation for Hold views
[04/05 18:24:33    103s] AAE DB initialization (MEM=1362.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/05 18:24:33    103s] #################################################################################
[04/05 18:24:33    103s] # Design Stage: PostRoute
[04/05 18:24:33    103s] # Design Name: bk_adder_32bit
[04/05 18:24:33    103s] # Design Mode: 45nm
[04/05 18:24:33    103s] # Analysis Mode: MMMC OCV 
[04/05 18:24:33    103s] # Parasitics Mode: SPEF/RCDB
[04/05 18:24:33    103s] # Signoff Settings: SI Off 
[04/05 18:24:33    103s] #################################################################################
[04/05 18:24:34    103s] Calculate late delays in OCV mode...
[04/05 18:24:34    103s] Calculate early delays in OCV mode...
[04/05 18:24:34    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 1378.8M, InitMEM = 1378.8M)
[04/05 18:24:34    103s] Start delay calculation (fullDC) (1 T). (MEM=1378.82)
[04/05 18:24:34    103s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/05 18:24:34    103s] AAE_INFO: Cdb files are: 
[04/05 18:24:34    103s]  	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
[04/05 18:24:34    103s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
[04/05 18:24:34    103s]  
[04/05 18:24:34    103s] Start AAE Lib Loading. (MEM=1378.82)
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    103s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:24:34    104s] End AAE Lib Loading. (MEM=1429.9 CPU=0:00:00.6 Real=0:00:00.0)
[04/05 18:24:34    104s] End AAE Lib Interpolated Model. (MEM=1429.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:34    104s] First Iteration Infinite Tw... 
[04/05 18:24:34    104s] Total number of fetched objects 298
[04/05 18:24:34    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:34    104s] End delay calculation. (MEM=1453.58 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:24:34    104s] End delay calculation (fullDC). (MEM=1426.5 CPU=0:00:00.9 REAL=0:00:00.0)
[04/05 18:24:34    104s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1426.5M) ***
[04/05 18:24:35    104s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:01:45 mem=1426.5M)
[04/05 18:24:35    104s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:45 mem=1426.5M ***
[04/05 18:24:35    104s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[04/05 18:24:35    104s] Starting delay calculation for Setup views
[04/05 18:24:35    104s] Starting SI iteration 1 using Infinite Timing Windows
[04/05 18:24:35    104s] #################################################################################
[04/05 18:24:35    104s] # Design Stage: PostRoute
[04/05 18:24:35    104s] # Design Name: bk_adder_32bit
[04/05 18:24:35    104s] # Design Mode: 45nm
[04/05 18:24:35    104s] # Analysis Mode: MMMC OCV 
[04/05 18:24:35    104s] # Parasitics Mode: SPEF/RCDB
[04/05 18:24:35    104s] # Signoff Settings: SI On 
[04/05 18:24:35    104s] #################################################################################
[04/05 18:24:35    104s] AAE_INFO: 1 threads acquired from CTE.
[04/05 18:24:35    104s] Setting infinite Tws ...
[04/05 18:24:35    104s] First Iteration Infinite Tw... 
[04/05 18:24:35    104s] Calculate early delays in OCV mode...
[04/05 18:24:35    104s] Calculate late delays in OCV mode...
[04/05 18:24:35    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 1441.9M, InitMEM = 1441.9M)
[04/05 18:24:35    104s] Start delay calculation (fullDC) (1 T). (MEM=1441.86)
[04/05 18:24:35    104s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[04/05 18:24:35    104s] End AAE Lib Interpolated Model. (MEM=1441.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:35    105s] Total number of fetched objects 298
[04/05 18:24:35    105s] AAE_INFO-618: Total number of nets in the design is 361,  89.5 percent of the nets selected for SI analysis
[04/05 18:24:35    105s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:35    105s] End delay calculation. (MEM=1426.6 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:24:35    105s] End delay calculation (fullDC). (MEM=1426.6 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:24:35    105s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1426.6M) ***
[04/05 18:24:35    105s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1426.6M)
[04/05 18:24:35    105s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/05 18:24:35    105s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1426.6M)
[04/05 18:24:35    105s] 
[04/05 18:24:35    105s] Executing IPO callback for view pruning ..
[04/05 18:24:35    105s] Starting SI iteration 2
[04/05 18:24:35    105s] Calculate early delays in OCV mode...
[04/05 18:24:35    105s] Calculate late delays in OCV mode...
[04/05 18:24:35    105s] Start delay calculation (fullDC) (1 T). (MEM=1330.5)
[04/05 18:24:35    105s] End AAE Lib Interpolated Model. (MEM=1330.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:35    105s] Glitch Analysis: View analysis_slow -- Total Number of Nets Skipped = 0. 
[04/05 18:24:35    105s] Glitch Analysis: View analysis_slow -- Total Number of Nets Analyzed = 298. 
[04/05 18:24:35    105s] Total number of fetched objects 298
[04/05 18:24:35    105s] AAE_INFO-618: Total number of nets in the design is 361,  0.0 percent of the nets selected for SI analysis
[04/05 18:24:35    105s] End delay calculation. (MEM=1369.67 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:24:35    105s] End delay calculation (fullDC). (MEM=1369.67 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:24:35    105s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1369.7M) ***
[04/05 18:24:35    105s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:45 mem=1369.7M)
[04/05 18:24:35    105s] End AAE Lib Interpolated Model. (MEM=1369.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:35    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1369.7M
[04/05 18:24:35    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1369.7M
[04/05 18:24:35    105s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1051.0M, totSessionCpu=0:01:45 **
[04/05 18:24:35    105s] Setting latch borrow mode to budget during optimization.
[04/05 18:24:35    105s] Glitch fixing enabled
[04/05 18:24:35    105s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/05 18:24:35    105s] **INFO: Start fixing DRV (Mem = 1356.47M) ...
[04/05 18:24:35    105s] Begin: GigaOpt DRV Optimization
[04/05 18:24:35    105s] Glitch fixing enabled
[04/05 18:24:35    105s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/05 18:24:35    105s] End AAE Lib Interpolated Model. (MEM=1356.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:35    105s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:45.4/0:02:18.1 (0.8), mem = 1356.5M
[04/05 18:24:35    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.15
[04/05 18:24:35    105s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:24:35    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=1356.5M
[04/05 18:24:35    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:1356.5M
[04/05 18:24:35    105s] #spOpts: N=45 mergeVia=F 
[04/05 18:24:35    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1356.5M
[04/05 18:24:35    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1356.5M
[04/05 18:24:35    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1356.5MB).
[04/05 18:24:35    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:1356.5M
[04/05 18:24:35    105s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:24:35    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=1356.5M
[04/05 18:24:35    105s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:35    105s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:36    105s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:36    105s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:36    105s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1520.5M
[04/05 18:24:36    105s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:36    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1536.5M
[04/05 18:24:36    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:24:36    106s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:36    106s] 
[04/05 18:24:36    106s] Creating Lib Analyzer ...
[04/05 18:24:36    106s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:36    106s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:24:36    106s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:24:36    106s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:24:36    106s] 
[04/05 18:24:36    106s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:37    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=1536.5M
[04/05 18:24:37    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=1536.5M
[04/05 18:24:37    106s] Creating Lib Analyzer, finished. 
[04/05 18:24:37    106s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[04/05 18:24:37    106s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1555.6M
[04/05 18:24:37    106s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1555.6M
[04/05 18:24:37    106s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:24:37    106s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/05 18:24:37    106s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:24:37    106s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/05 18:24:37    106s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:24:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 18:24:37    106s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92|          |         |
[04/05 18:24:37    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/05 18:24:37    106s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  59.92| 0:00:00.0|  1555.6M|
[04/05 18:24:37    106s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/05 18:24:37    106s] Bottom Preferred Layer:
[04/05 18:24:37    106s]     None
[04/05 18:24:37    106s] Via Pillar Rule:
[04/05 18:24:37    106s]     None
[04/05 18:24:37    106s] 
[04/05 18:24:37    106s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1555.6M) ***
[04/05 18:24:37    106s] 
[04/05 18:24:37    106s] Begin: glitch net info
[04/05 18:24:37    106s] glitch slack range: number of glitch nets
[04/05 18:24:37    106s] glitch slack < -0.32 : 0
[04/05 18:24:37    106s] -0.32 < glitch slack < -0.28 : 0
[04/05 18:24:37    106s] -0.28 < glitch slack < -0.24 : 0
[04/05 18:24:37    106s] -0.24 < glitch slack < -0.2 : 0
[04/05 18:24:37    106s] -0.2 < glitch slack < -0.16 : 0
[04/05 18:24:37    106s] -0.16 < glitch slack < -0.12 : 0
[04/05 18:24:37    106s] -0.12 < glitch slack < -0.08 : 0
[04/05 18:24:37    106s] -0.08 < glitch slack < -0.04 : 0
[04/05 18:24:37    106s] -0.04 < glitch slack : 0
[04/05 18:24:37    106s] End: glitch net info
[04/05 18:24:37    106s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:24:37    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.15
[04/05 18:24:37    106s] *** DrvOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:46.9/0:02:19.5 (0.8), mem = 1536.5M
[04/05 18:24:37    106s] 
[04/05 18:24:37    106s] =============================================================================================
[04/05 18:24:37    106s]  Step TAT Report for DrvOpt #4
[04/05 18:24:37    106s] =============================================================================================
[04/05 18:24:37    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:24:37    106s] ---------------------------------------------------------------------------------------------
[04/05 18:24:37    106s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:37    106s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    3.1
[04/05 18:24:37    106s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  73.7 % )     0:00:01.1 /  0:00:01.0    1.0
[04/05 18:24:37    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   17.2
[04/05 18:24:37    106s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:24:37    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.5    1.0
[04/05 18:24:37    106s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:24:37    106s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:37    106s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[04/05 18:24:37    106s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:37    106s] [ MISC                   ]          0:00:00.2  (  11.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:24:37    106s] ---------------------------------------------------------------------------------------------
[04/05 18:24:37    106s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/05 18:24:37    106s] ---------------------------------------------------------------------------------------------
[04/05 18:24:37    106s] 
[04/05 18:24:37    106s] drv optimizer changes nothing and skips refinePlace
[04/05 18:24:37    106s] End: GigaOpt DRV Optimization
[04/05 18:24:37    106s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1142.5M, totSessionCpu=0:01:47 **
[04/05 18:24:37    106s] *info:
[04/05 18:24:37    106s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1457.54M).
[04/05 18:24:37    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1457.5M
[04/05 18:24:37    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1457.5M
[04/05 18:24:37    106s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=1457.5M)                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1142.5M, totSessionCpu=0:01:47 **
[04/05 18:24:37    106s]   DRV Snapshot: (REF)
[04/05 18:24:37    106s]          Tran DRV: 0 (0)
[04/05 18:24:37    106s]           Cap DRV: 0 (0)
[04/05 18:24:37    106s]        Fanout DRV: 0 (0)
[04/05 18:24:37    106s]            Glitch: 0 (0)
[04/05 18:24:37    106s] *** Check timing (0:00:00.0)
[04/05 18:24:37    106s] Deleting Lib Analyzer.
[04/05 18:24:37    106s] Begin: GigaOpt Optimization in WNS mode
[04/05 18:24:37    106s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[04/05 18:24:37    106s] End AAE Lib Interpolated Model. (MEM=1448.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:37    106s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:46.9/0:02:19.6 (0.8), mem = 1448.0M
[04/05 18:24:37    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.16
[04/05 18:24:37    106s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:24:37    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=1448.0M
[04/05 18:24:37    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:24:37    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1448.0M
[04/05 18:24:37    106s] #spOpts: N=45 mergeVia=F 
[04/05 18:24:37    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1448.0M
[04/05 18:24:37    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1448.0M
[04/05 18:24:37    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB).
[04/05 18:24:37    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1448.0M
[04/05 18:24:37    106s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:24:37    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1448.0M
[04/05 18:24:37    106s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:37    106s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:37    106s] 
[04/05 18:24:37    106s] Creating Lib Analyzer ...
[04/05 18:24:37    106s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:37    106s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:24:37    106s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:24:37    106s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:24:37    106s] 
[04/05 18:24:37    106s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:37    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=1448.0M
[04/05 18:24:37    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=1448.0M
[04/05 18:24:37    107s] Creating Lib Analyzer, finished. 
[04/05 18:24:38    107s] *info: 2 special nets excluded.
[04/05 18:24:38    107s] *info: 63 no-driver nets excluded.
[04/05 18:24:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.27484.5
[04/05 18:24:38    108s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.92
[04/05 18:24:38    108s] Bottom Preferred Layer:
[04/05 18:24:38    108s]     None
[04/05 18:24:38    108s] Via Pillar Rule:
[04/05 18:24:38    108s]     None
[04/05 18:24:38    108s] 
[04/05 18:24:38    108s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1467.1M) ***
[04/05 18:24:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.27484.5
[04/05 18:24:38    108s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:24:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.16
[04/05 18:24:38    108s] *** SetupOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:48.0/0:02:20.7 (0.8), mem = 1448.0M
[04/05 18:24:38    108s] 
[04/05 18:24:38    108s] =============================================================================================
[04/05 18:24:38    108s]  Step TAT Report for WnsOpt #3
[04/05 18:24:38    108s] =============================================================================================
[04/05 18:24:38    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:24:38    108s] ---------------------------------------------------------------------------------------------
[04/05 18:24:38    108s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:38    108s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  51.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:24:38    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:38    108s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:38    108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    5.6
[04/05 18:24:38    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:38    108s] [ TransformInit          ]      1   0:00:00.5  (  44.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/05 18:24:38    108s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:38    108s] [ MISC                   ]          0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.3
[04/05 18:24:38    108s] ---------------------------------------------------------------------------------------------
[04/05 18:24:38    108s]  WnsOpt #3 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:24:38    108s] ---------------------------------------------------------------------------------------------
[04/05 18:24:38    108s] 
[04/05 18:24:38    108s] Running refinePlace -preserveRouting true -hardFence false
[04/05 18:24:38    108s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1448.0M
[04/05 18:24:38    108s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1448.0M
[04/05 18:24:38    108s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1448.0M
[04/05 18:24:38    108s] #spOpts: N=45 
[04/05 18:24:38    108s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1448.0M
[04/05 18:24:38    108s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1448.0M
[04/05 18:24:38    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB).
[04/05 18:24:38    108s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.006, MEM:1448.0M
[04/05 18:24:38    108s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.007, MEM:1448.0M
[04/05 18:24:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27484.6
[04/05 18:24:38    108s] OPERPROF:   Starting RefinePlace at level 2, MEM:1448.0M
[04/05 18:24:38    108s] *** Starting refinePlace (0:01:48 mem=1448.0M) ***
[04/05 18:24:38    108s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:24:38    108s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1448.0M
[04/05 18:24:38    108s] Starting refinePlace ...
[04/05 18:24:38    108s] ** Cut row section cpu time 0:00:00.0.
[04/05 18:24:38    108s]    Spread Effort: high, post-route mode, useDDP on.
[04/05 18:24:38    108s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB) @(0:01:48 - 0:01:48).
[04/05 18:24:38    108s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:24:38    108s] wireLenOptFixPriorityInst 0 inst fixed
[04/05 18:24:38    108s] 
[04/05 18:24:38    108s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 18:24:38    108s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:24:38    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB) @(0:01:48 - 0:01:48).
[04/05 18:24:38    108s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:24:38    108s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1448.0MB
[04/05 18:24:38    108s] Statistics of distance of Instance movement in refine placement:
[04/05 18:24:38    108s]   maximum (X+Y) =         0.00 um
[04/05 18:24:38    108s]   mean    (X+Y) =         0.00 um
[04/05 18:24:38    108s] Summary Report:
[04/05 18:24:38    108s] Instances move: 0 (out of 233 movable)
[04/05 18:24:38    108s] Instances flipped: 0
[04/05 18:24:38    108s] Mean displacement: 0.00 um
[04/05 18:24:38    108s] Max displacement: 0.00 um 
[04/05 18:24:38    108s] Total instances moved : 0
[04/05 18:24:38    108s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.011, MEM:1448.0M
[04/05 18:24:38    108s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:24:38    108s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1448.0MB
[04/05 18:24:38    108s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB) @(0:01:48 - 0:01:48).
[04/05 18:24:38    108s] *** Finished refinePlace (0:01:48 mem=1448.0M) ***
[04/05 18:24:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27484.6
[04/05 18:24:38    108s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1448.0M
[04/05 18:24:38    108s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.022, MEM:1448.0M
[04/05 18:24:38    108s] End: GigaOpt Optimization in WNS mode
[04/05 18:24:38    108s] Skipping post route harden opt
[04/05 18:24:38    108s] Deleting Lib Analyzer.
[04/05 18:24:38    108s] Begin: GigaOpt Optimization in TNS mode
[04/05 18:24:38    108s] End AAE Lib Interpolated Model. (MEM=1446.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:38    108s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:48.0/0:02:20.7 (0.8), mem = 1446.0M
[04/05 18:24:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.17
[04/05 18:24:38    108s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/05 18:24:38    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1446.0M
[04/05 18:24:38    108s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/05 18:24:38    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1446.0M
[04/05 18:24:38    108s] #spOpts: N=45 
[04/05 18:24:38    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1446.0M
[04/05 18:24:38    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1446.0M
[04/05 18:24:38    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1446.0MB).
[04/05 18:24:38    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1446.0M
[04/05 18:24:38    108s] TotalInstCnt at PhyDesignMc Initialization: 233
[04/05 18:24:38    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=1446.0M
[04/05 18:24:38    108s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:38    108s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:38    108s] 
[04/05 18:24:38    108s] Creating Lib Analyzer ...
[04/05 18:24:38    108s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:38    108s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:24:38    108s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:24:38    108s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:24:38    108s] 
[04/05 18:24:38    108s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:39    108s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:49 mem=1448.0M
[04/05 18:24:39    108s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:49 mem=1448.0M
[04/05 18:24:39    108s] Creating Lib Analyzer, finished. 
[04/05 18:24:39    109s] *info: 2 special nets excluded.
[04/05 18:24:39    109s] *info: 63 no-driver nets excluded.
[04/05 18:24:39    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.27484.6
[04/05 18:24:39    109s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.92
[04/05 18:24:39    109s] Optimizer TNS Opt
[04/05 18:24:39    109s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[04/05 18:24:39    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1467.1M
[04/05 18:24:39    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1467.1M
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1467.1M) ***
[04/05 18:24:39    109s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[04/05 18:24:39    109s] Bottom Preferred Layer:
[04/05 18:24:39    109s]     None
[04/05 18:24:39    109s] Via Pillar Rule:
[04/05 18:24:39    109s]     None
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1467.1M) ***
[04/05 18:24:39    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.27484.6
[04/05 18:24:39    109s] TotalInstCnt at PhyDesignMc Destruction: 233
[04/05 18:24:39    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.17
[04/05 18:24:39    109s] *** SetupOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:49.3/0:02:22.0 (0.8), mem = 1448.0M
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] =============================================================================================
[04/05 18:24:39    109s]  Step TAT Report for TnsOpt #3
[04/05 18:24:39    109s] =============================================================================================
[04/05 18:24:39    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:24:39    109s] ---------------------------------------------------------------------------------------------
[04/05 18:24:39    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:39    109s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  53.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 18:24:39    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:39    109s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.3
[04/05 18:24:39    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:39    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:39    109s] [ TransformInit          ]      1   0:00:00.4  (  29.3 % )     0:00:01.0 /  0:00:01.0    1.0
[04/05 18:24:39    109s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:39    109s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:39    109s] [ MISC                   ]          0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:24:39    109s] ---------------------------------------------------------------------------------------------
[04/05 18:24:39    109s]  TnsOpt #3 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 18:24:39    109s] ---------------------------------------------------------------------------------------------
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] Running refinePlace -preserveRouting true -hardFence false
[04/05 18:24:39    109s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1448.0M
[04/05 18:24:39    109s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1448.0M
[04/05 18:24:39    109s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1448.0M
[04/05 18:24:39    109s] #spOpts: N=45 
[04/05 18:24:39    109s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1448.0M
[04/05 18:24:39    109s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.012, MEM:1448.0M
[04/05 18:24:39    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB).
[04/05 18:24:39    109s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.016, MEM:1448.0M
[04/05 18:24:39    109s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.017, MEM:1448.0M
[04/05 18:24:39    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27484.7
[04/05 18:24:39    109s] OPERPROF:   Starting RefinePlace at level 2, MEM:1448.0M
[04/05 18:24:39    109s] *** Starting refinePlace (0:01:49 mem=1448.0M) ***
[04/05 18:24:39    109s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:24:39    109s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1448.0M
[04/05 18:24:39    109s] Starting refinePlace ...
[04/05 18:24:39    109s] ** Cut row section cpu time 0:00:00.0.
[04/05 18:24:39    109s]    Spread Effort: high, post-route mode, useDDP on.
[04/05 18:24:39    109s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB) @(0:01:49 - 0:01:49).
[04/05 18:24:39    109s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:24:39    109s] wireLenOptFixPriorityInst 0 inst fixed
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/05 18:24:39    109s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:24:39    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB) @(0:01:49 - 0:01:49).
[04/05 18:24:39    109s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/05 18:24:39    109s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1448.0MB
[04/05 18:24:39    109s] Statistics of distance of Instance movement in refine placement:
[04/05 18:24:39    109s]   maximum (X+Y) =         0.00 um
[04/05 18:24:39    109s]   mean    (X+Y) =         0.00 um
[04/05 18:24:39    109s] Summary Report:
[04/05 18:24:39    109s] Instances move: 0 (out of 233 movable)
[04/05 18:24:39    109s] Instances flipped: 0
[04/05 18:24:39    109s] Mean displacement: 0.00 um
[04/05 18:24:39    109s] Max displacement: 0.00 um 
[04/05 18:24:39    109s] Total instances moved : 0
[04/05 18:24:39    109s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.027, MEM:1448.0M
[04/05 18:24:39    109s] Total net bbox length = 2.071e+03 (1.137e+03 9.338e+02) (ext = 1.276e+03)
[04/05 18:24:39    109s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1448.0MB
[04/05 18:24:39    109s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1448.0MB) @(0:01:49 - 0:01:49).
[04/05 18:24:39    109s] *** Finished refinePlace (0:01:49 mem=1448.0M) ***
[04/05 18:24:39    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27484.7
[04/05 18:24:39    109s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.036, MEM:1448.0M
[04/05 18:24:39    109s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.056, MEM:1448.0M
[04/05 18:24:39    109s] End: GigaOpt Optimization in TNS mode
[04/05 18:24:39    109s]   Timing Snapshot: (REF)
[04/05 18:24:39    109s]      Weighted WNS: -922337203685477.625
[04/05 18:24:39    109s]       All  PG WNS: 0.000
[04/05 18:24:39    109s]       High PG WNS: 0.000
[04/05 18:24:39    109s]       All  PG TNS: 0.000
[04/05 18:24:39    109s]       High PG TNS: 0.000
[04/05 18:24:39    109s]    Category Slack: { }
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] Running postRoute recovery in preEcoRoute mode
[04/05 18:24:39    109s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1143.3M, totSessionCpu=0:01:49 **
[04/05 18:24:39    109s]   DRV Snapshot: (TGT)
[04/05 18:24:39    109s]          Tran DRV: 0 (0)
[04/05 18:24:39    109s]           Cap DRV: 0 (0)
[04/05 18:24:39    109s]        Fanout DRV: 0 (0)
[04/05 18:24:39    109s]            Glitch: 0 (0)
[04/05 18:24:39    109s] Checking DRV degradation...
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] Recovery Manager:
[04/05 18:24:39    109s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/05 18:24:39    109s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/05 18:24:39    109s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/05 18:24:39    109s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/05 18:24:39    109s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1446.02M, totSessionCpu=0:01:49).
[04/05 18:24:39    109s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1143.3M, totSessionCpu=0:01:49 **
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s]   DRV Snapshot: (REF)
[04/05 18:24:39    109s]          Tran DRV: 0 (0)
[04/05 18:24:39    109s]           Cap DRV: 0 (0)
[04/05 18:24:39    109s]        Fanout DRV: 0 (0)
[04/05 18:24:39    109s]            Glitch: 0 (0)
[04/05 18:24:39    109s] Skipping post route harden opt
[04/05 18:24:39    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=1446.0M
[04/05 18:24:39    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=1446.0M
[04/05 18:24:39    109s] Default Rule : ""
[04/05 18:24:39    109s] Non Default Rules :
[04/05 18:24:39    109s] Worst Slack : 214748.365 ns
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] Start Layer Assignment ...
[04/05 18:24:39    109s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] Select 0 cadidates out of 361.
[04/05 18:24:39    109s] No critical nets selected. Skipped !
[04/05 18:24:39    109s] GigaOpt: setting up router preferences
[04/05 18:24:39    109s] GigaOpt: 0 nets assigned router directives
[04/05 18:24:39    109s] 
[04/05 18:24:39    109s] Start Assign Priority Nets ...
[04/05 18:24:39    109s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/05 18:24:39    109s] Existing Priority Nets 0 (0.0%)
[04/05 18:24:39    109s] Assigned Priority Nets 0 (0.0%)
[04/05 18:24:39    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=1446.0M
[04/05 18:24:39    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=1446.0M
[04/05 18:24:40    109s] Default Rule : ""
[04/05 18:24:40    109s] Non Default Rules :
[04/05 18:24:40    109s] Worst Slack : 214748.365 ns
[04/05 18:24:40    109s] 
[04/05 18:24:40    109s] Start Layer Assignment ...
[04/05 18:24:40    109s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[04/05 18:24:40    109s] 
[04/05 18:24:40    109s] Select 0 cadidates out of 361.
[04/05 18:24:40    109s] No critical nets selected. Skipped !
[04/05 18:24:40    109s] GigaOpt: setting up router preferences
[04/05 18:24:40    109s] GigaOpt: 0 nets assigned router directives
[04/05 18:24:40    109s] 
[04/05 18:24:40    109s] Start Assign Priority Nets ...
[04/05 18:24:40    109s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/05 18:24:40    109s] Existing Priority Nets 0 (0.0%)
[04/05 18:24:40    109s] Assigned Priority Nets 0 (0.0%)
[04/05 18:24:40    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1515.0M
[04/05 18:24:40    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1515.0M
[04/05 18:24:40    109s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1067.4M, totSessionCpu=0:01:50 **
[04/05 18:24:40    109s] -routeWithEco false                       # bool, default=false
[04/05 18:24:40    109s] -routeWithEco true                        # bool, default=false, user setting
[04/05 18:24:40    109s] -routeSelectedNetOnly false               # bool, default=false
[04/05 18:24:40    109s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/05 18:24:40    109s] -routeWithTimingDriven false              # bool, default=false
[04/05 18:24:40    109s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/05 18:24:40    109s] -routeWithSiDriven false                  # bool, default=false, user setting
[04/05 18:24:40    109s] Existing Dirty Nets : 0
[04/05 18:24:40    109s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/05 18:24:40    109s] Reset Dirty Nets : 0
[04/05 18:24:40    109s] 
[04/05 18:24:40    109s] globalDetailRoute
[04/05 18:24:40    109s] 
[04/05 18:24:40    109s] ### Time Record (globalDetailRoute) is installed.
[04/05 18:24:40    109s] #Start globalDetailRoute on Tue Apr  5 18:24:40 2022
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] ### Time Record (Pre Callback) is installed.
[04/05 18:24:40    109s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_04z17l.rcdb.d/bk_adder_32bit.rcdb.d': 1192 access done (mem: 1375.953M)
[04/05 18:24:40    109s] ### Time Record (Pre Callback) is uninstalled.
[04/05 18:24:40    109s] ### Time Record (DB Import) is installed.
[04/05 18:24:40    109s] ### Time Record (Timing Data Generation) is installed.
[04/05 18:24:40    109s] ### Time Record (Timing Data Generation) is uninstalled.
[04/05 18:24:40    109s] ### Net info: total nets: 361
[04/05 18:24:40    109s] ### Net info: dirty nets: 0
[04/05 18:24:40    109s] ### Net info: marked as disconnected nets: 0
[04/05 18:24:40    109s] #num needed restored net=0
[04/05 18:24:40    109s] #need_extraction net=0 (total=361)
[04/05 18:24:40    109s] ### Net info: fully routed nets: 298
[04/05 18:24:40    109s] ### Net info: trivial (< 2 pins) nets: 63
[04/05 18:24:40    109s] ### Net info: unrouted nets: 0
[04/05 18:24:40    109s] ### Net info: re-extraction nets: 0
[04/05 18:24:40    109s] ### Net info: ignored nets: 0
[04/05 18:24:40    109s] ### Net info: skip routing nets: 0
[04/05 18:24:40    109s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[04/05 18:24:40    109s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/05 18:24:40    109s] ### import design signature (41): route=1131290954 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1739532965 dirty_area=0, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1304119362
[04/05 18:24:40    109s] ### Time Record (DB Import) is uninstalled.
[04/05 18:24:40    109s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[04/05 18:24:40    109s] #RTESIG:78da8dd24d4f0321100660cffe8a09ed614dec3a7cc3d5c4ab9a46bd6eb65dbadd640b06
[04/05 18:24:40    109s] #       d8ff2fc66bb7c88984272fcc0c9bedd7cb1e08c396e2ee1b5174145ef7ac6c28df21e3e2
[04/05 18:24:40    109s] #       8961578e3e9fc9fd66fbf6fea198821c1707cd2184f91196e4222497f3e4c7873fa2a506
[04/05 18:24:40    109s] #       4dad91c2203493cf6e74f1aa345c0089c7ee120637b787c91368528e055ce792c1a99fd3
[04/05 18:24:40    109s] #       adcb29e714386b2dfe2e684e73e8f38a94f21f711aeb48305e47d2722029f77ee8e3500a
[04/05 18:24:40    109s] #       757eb9acc9d2161fbcab285d9b04558a558d465a3716819ca7f17c7b40d40859cd2affa2
[04/05 18:24:40    109s] #       de2c23553dc85220ab0fbafb01476adc54
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #Skip comparing routing design signature in db-snapshot flow
[04/05 18:24:40    109s] ### Time Record (Data Preparation) is installed.
[04/05 18:24:40    109s] #RTESIG:78da8dd24d4fc420100660cffe8a09bb879ab875f886ab8957351bf5da742ddb6dd20503
[04/05 18:24:40    109s] #       f4ff8b7add2e7222e1c93bc3c066fbf1b407c2b0a5b8fb42141d85e73d2b1bca77c8b878
[04/05 18:24:40    109s] #       60d895a3f74772bbd9bebcbe29a620c7c541730861be8725b908c9e53cf9f1ee8f68a941
[04/05 18:24:40    109s] #       536ba43008cde4b31b5dbc280d1740e267770e839bdbc3e4093429c7022e73c9e0d8cfe9
[04/05 18:24:40    109s] #       5a71ca3905ce5a8b3f0b9ae31cfabc22a5fc479cc63a128cd791b41c48cabd1ffa38948b
[04/05 18:24:40    109s] #       3abf9cd764198b0fde5594aebd0455cc00f9edecfa64a952ac1aa691d68d4520a7693c55
[04/05 18:24:40    109s] #       ea1921ab59e503d5a76aa4aa07590a64b5a19b6fa1f7e909
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] ### Time Record (Data Preparation) is uninstalled.
[04/05 18:24:40    109s] ### Time Record (Data Preparation) is installed.
[04/05 18:24:40    109s] #Start routing data preparation on Tue Apr  5 18:24:40 2022
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:40    109s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:40    109s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:40    109s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:40    109s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:40    109s] ### Time Record (Cell Pin Access) is installed.
[04/05 18:24:40    109s] ### Time Record (Cell Pin Access) is uninstalled.
[04/05 18:24:40    109s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/05 18:24:40    109s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/05 18:24:40    109s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/05 18:24:40    109s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:40    109s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:40    109s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:40    109s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:40    109s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:40    109s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/05 18:24:40    109s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/05 18:24:40    109s] #Monitoring time of adding inner blkg by smac
[04/05 18:24:40    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1050.34 (MB), peak = 1151.12 (MB)
[04/05 18:24:40    109s] #Regenerating Ggrids automatically.
[04/05 18:24:40    109s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:40    109s] #Using automatically generated G-grids.
[04/05 18:24:40    109s] #Done routing data preparation.
[04/05 18:24:40    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1050.34 (MB), peak = 1151.12 (MB)
[04/05 18:24:40    109s] #Found 0 nets for post-route si or timing fixing.
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #Finished routing data preparation on Tue Apr  5 18:24:40 2022
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #Cpu time = 00:00:00
[04/05 18:24:40    109s] #Elapsed time = 00:00:00
[04/05 18:24:40    109s] #Increased memory = 3.77 (MB)
[04/05 18:24:40    109s] #Total memory = 1050.34 (MB)
[04/05 18:24:40    109s] #Peak memory = 1151.12 (MB)
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] ### Time Record (Data Preparation) is uninstalled.
[04/05 18:24:40    109s] ### Time Record (Global Routing) is installed.
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #Start global routing on Tue Apr  5 18:24:40 2022
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #Start global routing initialization on Tue Apr  5 18:24:40 2022
[04/05 18:24:40    109s] #
[04/05 18:24:40    109s] #WARNING (NRGR-22) Design is already detail routed.
[04/05 18:24:40    109s] ### Time Record (Global Routing) is uninstalled.
[04/05 18:24:40    109s] ### Time Record (Data Preparation) is installed.
[04/05 18:24:40    109s] ### Time Record (Data Preparation) is uninstalled.
[04/05 18:24:40    109s] ### track-assign external-init starts on Tue Apr  5 18:24:40 2022 with memory = 1050.34 (MB), peak = 1151.12 (MB)
[04/05 18:24:40    109s] ### Time Record (Track Assignment) is installed.
[04/05 18:24:40    109s] ### Time Record (Track Assignment) is uninstalled.
[04/05 18:24:40    109s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/05 18:24:40    109s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/05 18:24:40    109s] #Cpu time = 00:00:00
[04/05 18:24:40    109s] #Elapsed time = 00:00:00
[04/05 18:24:40    109s] #Increased memory = 3.77 (MB)
[04/05 18:24:40    109s] #Total memory = 1050.34 (MB)
[04/05 18:24:40    109s] #Peak memory = 1151.12 (MB)
[04/05 18:24:40    109s] ### Time Record (Detail Routing) is installed.
[04/05 18:24:40    109s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #Start Detail Routing..
[04/05 18:24:40    110s] #start initial detail routing ...
[04/05 18:24:40    110s] ### Design has 0 dirty nets, has valid drcs
[04/05 18:24:40    110s] #   number of violations = 0
[04/05 18:24:40    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.51 (MB), peak = 1151.12 (MB)
[04/05 18:24:40    110s] #Complete Detail Routing.
[04/05 18:24:40    110s] #Total wire length = 2121 um.
[04/05 18:24:40    110s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal1 = 100 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal2 = 577 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal3 = 618 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal4 = 363 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal5 = 398 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal6 = 65 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:40    110s] #Total number of vias = 1316
[04/05 18:24:40    110s] #Up-Via Summary (total 1316):
[04/05 18:24:40    110s] #           
[04/05 18:24:40    110s] #-----------------------
[04/05 18:24:40    110s] # metal1            681
[04/05 18:24:40    110s] # metal2            385
[04/05 18:24:40    110s] # metal3            111
[04/05 18:24:40    110s] # metal4            106
[04/05 18:24:40    110s] # metal5             33
[04/05 18:24:40    110s] #-----------------------
[04/05 18:24:40    110s] #                  1316 
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #Total number of DRC violations = 0
[04/05 18:24:40    110s] ### Time Record (Detail Routing) is uninstalled.
[04/05 18:24:40    110s] #Cpu time = 00:00:00
[04/05 18:24:40    110s] #Elapsed time = 00:00:00
[04/05 18:24:40    110s] #Increased memory = 0.04 (MB)
[04/05 18:24:40    110s] #Total memory = 1050.39 (MB)
[04/05 18:24:40    110s] #Peak memory = 1151.12 (MB)
[04/05 18:24:40    110s] ### Time Record (Post Route Wire Spreading) is installed.
[04/05 18:24:40    110s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #Start Post Route wire spreading..
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #Start data preparation for wire spreading...
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #Data preparation is done on Tue Apr  5 18:24:40 2022
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] ### track-assign engine-init starts on Tue Apr  5 18:24:40 2022 with memory = 1052.51 (MB), peak = 1151.12 (MB)
[04/05 18:24:40    110s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #Start Post Route Wire Spread.
[04/05 18:24:40    110s] #Done with 4 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/05 18:24:40    110s] #Complete Post Route Wire Spread.
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #Total wire length = 2121 um.
[04/05 18:24:40    110s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal1 = 100 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal2 = 577 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal3 = 618 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal4 = 363 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal5 = 398 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal6 = 65 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:40    110s] #Total number of vias = 1316
[04/05 18:24:40    110s] #Up-Via Summary (total 1316):
[04/05 18:24:40    110s] #           
[04/05 18:24:40    110s] #-----------------------
[04/05 18:24:40    110s] # metal1            681
[04/05 18:24:40    110s] # metal2            385
[04/05 18:24:40    110s] # metal3            111
[04/05 18:24:40    110s] # metal4            106
[04/05 18:24:40    110s] # metal5             33
[04/05 18:24:40    110s] #-----------------------
[04/05 18:24:40    110s] #                  1316 
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #   number of violations = 0
[04/05 18:24:40    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.23 (MB), peak = 1151.12 (MB)
[04/05 18:24:40    110s] #CELL_VIEW bk_adder_32bit,init has no DRC violation.
[04/05 18:24:40    110s] #Total number of DRC violations = 0
[04/05 18:24:40    110s] #Post Route wire spread is done.
[04/05 18:24:40    110s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/05 18:24:40    110s] #Total wire length = 2121 um.
[04/05 18:24:40    110s] #Total half perimeter of net bounding box = 2320 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal1 = 100 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal2 = 577 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal3 = 618 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal4 = 363 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal5 = 398 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal6 = 65 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal7 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal8 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal9 = 0 um.
[04/05 18:24:40    110s] #Total wire length on LAYER metal10 = 0 um.
[04/05 18:24:40    110s] #Total number of vias = 1316
[04/05 18:24:40    110s] #Up-Via Summary (total 1316):
[04/05 18:24:40    110s] #           
[04/05 18:24:40    110s] #-----------------------
[04/05 18:24:40    110s] # metal1            681
[04/05 18:24:40    110s] # metal2            385
[04/05 18:24:40    110s] # metal3            111
[04/05 18:24:40    110s] # metal4            106
[04/05 18:24:40    110s] # metal5             33
[04/05 18:24:40    110s] #-----------------------
[04/05 18:24:40    110s] #                  1316 
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #detailRoute Statistics:
[04/05 18:24:40    110s] #Cpu time = 00:00:00
[04/05 18:24:40    110s] #Elapsed time = 00:00:00
[04/05 18:24:40    110s] #Increased memory = -0.24 (MB)
[04/05 18:24:40    110s] #Total memory = 1050.11 (MB)
[04/05 18:24:40    110s] #Peak memory = 1151.12 (MB)
[04/05 18:24:40    110s] #Skip updating routing design signature in db-snapshot flow
[04/05 18:24:40    110s] ### global_detail_route design signature (54): route=893098479 flt_obj=0 vio=1905142130 shield_wire=1
[04/05 18:24:40    110s] ### Time Record (DB Export) is installed.
[04/05 18:24:40    110s] ### export design design signature (55): route=893098479 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1375159926 dirty_area=0, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1304119362
[04/05 18:24:40    110s] ### Time Record (DB Export) is uninstalled.
[04/05 18:24:40    110s] ### Time Record (Post Callback) is installed.
[04/05 18:24:40    110s] ### Time Record (Post Callback) is uninstalled.
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] #globalDetailRoute statistics:
[04/05 18:24:40    110s] #Cpu time = 00:00:01
[04/05 18:24:40    110s] #Elapsed time = 00:00:01
[04/05 18:24:40    110s] #Increased memory = -17.79 (MB)
[04/05 18:24:40    110s] #Total memory = 1049.61 (MB)
[04/05 18:24:40    110s] #Peak memory = 1151.12 (MB)
[04/05 18:24:40    110s] #Number of warnings = 1
[04/05 18:24:40    110s] #Total number of warnings = 5
[04/05 18:24:40    110s] #Number of fails = 0
[04/05 18:24:40    110s] #Total number of fails = 0
[04/05 18:24:40    110s] #Complete globalDetailRoute on Tue Apr  5 18:24:40 2022
[04/05 18:24:40    110s] #
[04/05 18:24:40    110s] ### Time Record (globalDetailRoute) is uninstalled.
[04/05 18:24:40    110s] ### 
[04/05 18:24:40    110s] ###   Scalability Statistics
[04/05 18:24:40    110s] ### 
[04/05 18:24:40    110s] ### --------------------------------+----------------+----------------+----------------+
[04/05 18:24:40    110s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/05 18:24:40    110s] ### --------------------------------+----------------+----------------+----------------+
[04/05 18:24:40    110s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/05 18:24:40    110s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[04/05 18:24:40    110s] ### --------------------------------+----------------+----------------+----------------+
[04/05 18:24:40    110s] ### 
[04/05 18:24:40    110s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1049.6M, totSessionCpu=0:01:50 **
[04/05 18:24:40    110s] 
[04/05 18:24:40    110s] =============================================================================================
[04/05 18:24:40    110s]  Step TAT Report for EcoRoute #1
[04/05 18:24:40    110s] =============================================================================================
[04/05 18:24:40    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:24:40    110s] ---------------------------------------------------------------------------------------------
[04/05 18:24:40    110s] [ GlobalRoute            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:24:40    110s] [ DetailRoute            ]      1   0:00:00.2  (  32.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:24:40    110s] [ MISC                   ]          0:00:00.4  (  67.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:24:40    110s] ---------------------------------------------------------------------------------------------
[04/05 18:24:40    110s]  EcoRoute #1 TOTAL                  0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 18:24:40    110s] ---------------------------------------------------------------------------------------------
[04/05 18:24:40    110s] 
[04/05 18:24:40    110s] -routeWithEco false                       # bool, default=false
[04/05 18:24:40    110s] -routeSelectedNetOnly false               # bool, default=false
[04/05 18:24:40    110s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/05 18:24:40    110s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/05 18:24:40    110s] New Signature Flow (restoreNanoRouteOptions) ....
[04/05 18:24:40    110s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/05 18:24:40    110s] LayerId::1 widthSet size::4
[04/05 18:24:40    110s] LayerId::2 widthSet size::4
[04/05 18:24:40    110s] LayerId::3 widthSet size::4
[04/05 18:24:40    110s] LayerId::4 widthSet size::4
[04/05 18:24:40    110s] LayerId::5 widthSet size::4
[04/05 18:24:40    110s] LayerId::6 widthSet size::4
[04/05 18:24:40    110s] LayerId::7 widthSet size::4
[04/05 18:24:40    110s] LayerId::8 widthSet size::4
[04/05 18:24:40    110s] LayerId::9 widthSet size::4
[04/05 18:24:40    110s] LayerId::10 widthSet size::3
[04/05 18:24:40    110s] Initializing multi-corner capacitance tables ... 
[04/05 18:24:41    111s] Initializing multi-corner resistance tables ...
[04/05 18:24:41    111s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.239143 ; uaWl: 1.000000 ; uaWlH: 0.388792 ; aWlH: 0.000000 ; Pmax: 0.875700 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/05 18:24:41    111s] ### Net info: total nets: 361
[04/05 18:24:41    111s] ### Net info: dirty nets: 0
[04/05 18:24:41    111s] ### Net info: marked as disconnected nets: 0
[04/05 18:24:41    111s] #num needed restored net=0
[04/05 18:24:41    111s] #need_extraction net=0 (total=361)
[04/05 18:24:41    111s] ### Net info: fully routed nets: 298
[04/05 18:24:41    111s] ### Net info: trivial (< 2 pins) nets: 63
[04/05 18:24:41    111s] ### Net info: unrouted nets: 0
[04/05 18:24:41    111s] ### Net info: re-extraction nets: 0
[04/05 18:24:41    111s] ### Net info: ignored nets: 0
[04/05 18:24:41    111s] ### Net info: skip routing nets: 0
[04/05 18:24:41    111s] ### import design signature (56): route=1004158119 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1739532965 dirty_area=0, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1304119362
[04/05 18:24:41    111s] #Start routing data preparation on Tue Apr  5 18:24:41 2022
[04/05 18:24:41    111s] #
[04/05 18:24:41    111s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:41    111s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:41    111s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:41    111s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:41    111s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:41    111s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/05 18:24:41    111s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/05 18:24:41    111s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/05 18:24:41    111s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:41    111s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:41    111s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/05 18:24:41    111s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:41    111s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/05 18:24:41    111s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/05 18:24:41    111s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/05 18:24:41    111s] #Monitoring time of adding inner blkg by smac
[04/05 18:24:41    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.72 (MB), peak = 1151.12 (MB)
[04/05 18:24:41    111s] #Regenerating Ggrids automatically.
[04/05 18:24:41    111s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:41    111s] #Using automatically generated G-grids.
[04/05 18:24:41    111s] #Done routing data preparation.
[04/05 18:24:41    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.46 (MB), peak = 1151.12 (MB)
[04/05 18:24:41    111s] #Extract in post route mode
[04/05 18:24:41    111s] #
[04/05 18:24:41    111s] #Start tQuantus RC extraction...
[04/05 18:24:41    111s] #Start building rc corner(s)...
[04/05 18:24:41    111s] #Number of RC Corner = 2
[04/05 18:24:41    111s] #Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
[04/05 18:24:41    111s] #Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
[04/05 18:24:41    111s] #metal1 -> metal1 (1)
[04/05 18:24:41    111s] #metal2 -> metal2 (2)
[04/05 18:24:41    111s] #metal3 -> metal3 (3)
[04/05 18:24:41    111s] #metal4 -> metal4 (4)
[04/05 18:24:41    111s] #metal5 -> metal5 (5)
[04/05 18:24:41    111s] #metal6 -> metal6 (6)
[04/05 18:24:41    111s] #metal7 -> metal7 (7)
[04/05 18:24:41    111s] #metal8 -> metal8 (8)
[04/05 18:24:41    111s] #metal9 -> metal9 (9)
[04/05 18:24:41    111s] #metal10 -> metal10 (10)
[04/05 18:24:41    111s] #SADV_On
[04/05 18:24:41    111s] # Corner(s) : 
[04/05 18:24:41    111s] #rc_best [ 0.00] 
[04/05 18:24:41    111s] #rc_worst [125.00]
[04/05 18:24:43    112s] # Corner id: 0
[04/05 18:24:43    112s] # Layout Scale: 1.000000
[04/05 18:24:43    112s] # Has Metal Fill model: yes
[04/05 18:24:43    112s] # Temperature was set
[04/05 18:24:43    112s] # Temperature : 0.000000
[04/05 18:24:43    112s] # Ref. Temp   : 25.000000
[04/05 18:24:43    112s] # Corner id: 1
[04/05 18:24:43    112s] # Layout Scale: 1.000000
[04/05 18:24:43    112s] # Has Metal Fill model: yes
[04/05 18:24:43    112s] # Temperature was set
[04/05 18:24:43    112s] # Temperature : 125.000000
[04/05 18:24:43    112s] # Ref. Temp   : 25.000000
[04/05 18:24:43    112s] #SADV_Off
[04/05 18:24:43    112s] #
[04/05 18:24:43    112s] #layer[1] tech width 140 != ict width 130.0
[04/05 18:24:43    112s] #total pattern=220 [20, 1210]
[04/05 18:24:43    112s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/05 18:24:43    112s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
[04/05 18:24:43    112s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
[04/05 18:24:43    112s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
[04/05 18:24:43    112s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
[04/05 18:24:43    112s] #number model r/c [2,2] [20,1210] read
[04/05 18:24:43    112s] #0 rcmodel(s) requires rebuild
[04/05 18:24:43    112s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1081.47 (MB), peak = 1151.12 (MB)
[04/05 18:24:46    115s] #Start building rc corner(s)...
[04/05 18:24:46    115s] #Number of RC Corner = 2
[04/05 18:24:46    115s] #Corner rc_best /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 (real) 
[04/05 18:24:46    115s] #Corner rc_worst /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 (real) 
[04/05 18:24:46    115s] #metal1 -> metal1 (1)
[04/05 18:24:46    115s] #metal2 -> metal2 (2)
[04/05 18:24:46    115s] #metal3 -> metal3 (3)
[04/05 18:24:46    115s] #metal4 -> metal4 (4)
[04/05 18:24:46    115s] #metal5 -> metal5 (5)
[04/05 18:24:46    115s] #metal6 -> metal6 (6)
[04/05 18:24:46    115s] #metal7 -> metal7 (7)
[04/05 18:24:46    115s] #metal8 -> metal8 (8)
[04/05 18:24:46    115s] #metal9 -> metal9 (9)
[04/05 18:24:46    115s] #metal10 -> metal10 (10)
[04/05 18:24:46    115s] #SADV_On
[04/05 18:24:46    115s] # Corner(s) : 
[04/05 18:24:46    115s] #rc_best [ 0.00] 
[04/05 18:24:46    115s] #rc_worst [125.00]
[04/05 18:24:47    116s] # Corner id: 0
[04/05 18:24:47    116s] # Layout Scale: 1.000000
[04/05 18:24:47    116s] # Has Metal Fill model: yes
[04/05 18:24:47    116s] # Temperature was set
[04/05 18:24:47    116s] # Temperature : 0.000000
[04/05 18:24:47    116s] # Ref. Temp   : 25.000000
[04/05 18:24:47    116s] # Corner id: 1
[04/05 18:24:47    116s] # Layout Scale: 1.000000
[04/05 18:24:47    116s] # Has Metal Fill model: yes
[04/05 18:24:47    116s] # Temperature was set
[04/05 18:24:47    116s] # Temperature : 125.000000
[04/05 18:24:47    116s] # Ref. Temp   : 25.000000
[04/05 18:24:47    116s] #SADV_Off
[04/05 18:24:47    116s] #
[04/05 18:24:47    116s] #layer[1] tech width 140 != ict width 130.0
[04/05 18:24:47    116s] #total pattern=220 [20, 1210]
[04/05 18:24:47    116s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/05 18:24:47    116s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch
[04/05 18:24:47    116s] #found CAPMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch
[04/05 18:24:47    116s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch 0.000000 
[04/05 18:24:47    116s] #found RESMODEL /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch 125.000000 
[04/05 18:24:47    116s] #number model r/c [2,2] [20,1210] read
[04/05 18:24:48    117s] #0 rcmodel(s) requires rebuild
[04/05 18:24:48    117s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1082.72 (MB), peak = 1151.12 (MB)
[04/05 18:24:50    119s] #Start init net ripin tree building
[04/05 18:24:50    119s] #Finish init net ripin tree building
[04/05 18:24:50    119s] #Cpu time = 00:00:00
[04/05 18:24:50    119s] #Elapsed time = 00:00:00
[04/05 18:24:50    119s] #Increased memory = 0.00 (MB)
[04/05 18:24:50    119s] #Total memory = 1091.16 (MB)
[04/05 18:24:50    119s] #Peak memory = 1151.12 (MB)
[04/05 18:24:50    119s] #Length limit = 200 pitches
[04/05 18:24:50    119s] #opt mode = 2
[04/05 18:24:50    119s] #Start routing data preparation on Tue Apr  5 18:24:50 2022
[04/05 18:24:50    119s] #
[04/05 18:24:50    119s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:50    119s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:50    119s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:50    119s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:50    119s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:50    119s] #Regenerating Ggrids automatically.
[04/05 18:24:50    119s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:50    119s] #Using automatically generated G-grids.
[04/05 18:24:50    119s] #Done routing data preparation.
[04/05 18:24:50    119s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.26 (MB), peak = 1151.12 (MB)
[04/05 18:24:50    119s] #Start routing data preparation on Tue Apr  5 18:24:50 2022
[04/05 18:24:50    119s] #
[04/05 18:24:50    119s] #Minimum voltage of a net in the design = 0.000.
[04/05 18:24:50    119s] #Maximum voltage of a net in the design = 1.250.
[04/05 18:24:50    119s] #Voltage range [0.000 - 1.250] has 329 nets.
[04/05 18:24:50    119s] #Voltage range [0.000 - 0.000] has 31 nets.
[04/05 18:24:50    119s] #Voltage range [0.950 - 1.250] has 1 net.
[04/05 18:24:50    119s] #Regenerating Ggrids automatically.
[04/05 18:24:50    119s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/05 18:24:50    119s] #Using automatically generated G-grids.
[04/05 18:24:50    119s] #Done routing data preparation.
[04/05 18:24:50    119s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.30 (MB), peak = 1151.12 (MB)
[04/05 18:24:50    119s] #Init Design Signature = -2021860668
[04/05 18:24:50    119s] #Start generate extraction boxes.
[04/05 18:24:50    119s] #
[04/05 18:24:50    119s] #Extract using 30 x 30 Hboxes
[04/05 18:24:50    119s] #2x2 initial hboxes
[04/05 18:24:50    119s] #Use area based hbox pruning.
[04/05 18:24:50    119s] #0/0 hboxes pruned.
[04/05 18:24:50    119s] #Complete generating extraction boxes.
[04/05 18:24:50    119s] #Extract 1 hboxes with single thread on machine with  2.89GHz 16384KB Cache 14CPU...
[04/05 18:24:50    119s] #Process 0 special clock nets for rc extraction
[04/05 18:24:50    119s] #0 temporary NDR added
[04/05 18:24:50    119s] #Total 298 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/05 18:24:50    119s] #Run Statistics for Extraction:
[04/05 18:24:50    119s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:50    119s] #   Increased memory =     2.93 (MB), total memory =  1094.25 (MB), peak memory =  1151.12 (MB)
[04/05 18:24:50    119s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.25 (MB), peak = 1151.12 (MB)
[04/05 18:24:50    119s] #RC Statistics: 854 Res, 363 Ground Cap, 49 XCap (Edge to Edge)
[04/05 18:24:50    119s] #RC V/H edge ratio: 0.22, Avg V/H Edge Length: 2122.52 (365), Avg L-Edge Length: 8311.83 (333)
[04/05 18:24:50    119s] #Start writing rcdb into /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d
[04/05 18:24:51    119s] #Finish writing rcdb with 1160 nodes, 862 edges, and 98 xcaps
[04/05 18:24:51    119s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1096.45 (MB), peak = 1151.12 (MB)
[04/05 18:24:51    119s] Restoring parasitic data from file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d' ...
[04/05 18:24:51    119s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d' for reading (mem: 1413.746M)
[04/05 18:24:51    119s] Reading RCDB with compressed RC data.
[04/05 18:24:51    119s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d' for content verification (mem: 1413.746M)
[04/05 18:24:51    119s] Reading RCDB with compressed RC data.
[04/05 18:24:51    119s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d': 0 access done (mem: 1413.746M)
[04/05 18:24:51    119s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d': 0 access done (mem: 1413.746M)
[04/05 18:24:51    119s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1413.746M)
[04/05 18:24:51    119s] Following multi-corner parasitics specified:
[04/05 18:24:51    119s] 	/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d (rcdb)
[04/05 18:24:51    119s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d' for reading (mem: 1413.746M)
[04/05 18:24:51    119s] Reading RCDB with compressed RC data.
[04/05 18:24:51    119s] 		Cell bk_adder_32bit has rcdb /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d specified
[04/05 18:24:51    119s] Cell bk_adder_32bit, hinst 
[04/05 18:24:51    119s] processing rcdb (/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d) for hinst (top) of cell (bk_adder_32bit);
[04/05 18:24:51    119s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/nr27484_OgVjv3.rcdb.d': 0 access done (mem: 1413.746M)
[04/05 18:24:51    119s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1413.746M)
[04/05 18:24:51    119s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1413.746M)
[04/05 18:24:51    119s] Reading RCDB with compressed RC data.
[04/05 18:24:52    120s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1413.746M)
[04/05 18:24:52    120s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=1413.746M)
[04/05 18:24:52    120s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 1413.746M)
[04/05 18:24:52    120s] #
[04/05 18:24:52    120s] #Restore RCDB.
[04/05 18:24:52    120s] #
[04/05 18:24:52    120s] #Complete tQuantus RC extraction.
[04/05 18:24:52    120s] #Cpu time = 00:00:09
[04/05 18:24:52    120s] #Elapsed time = 00:00:11
[04/05 18:24:52    120s] #Increased memory = 29.00 (MB)
[04/05 18:24:52    120s] #Total memory = 1096.46 (MB)
[04/05 18:24:52    120s] #Peak memory = 1151.12 (MB)
[04/05 18:24:52    120s] #
[04/05 18:24:52    120s] #0 inserted nodes are removed
[04/05 18:24:52    120s] #Final Design Signature = -1973337274
[04/05 18:24:52    120s] ### export design design signature (58): route=264520858 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1255116539 dirty_area=0, del_dirty_area=0 cell=1631929421 placement=603426888 pin_access=1304119362
[04/05 18:24:52    120s] #Start Inst Signature (0)
[04/05 18:24:52    120s] #Start Net Signature (2070657)
[04/05 18:24:52    120s] #Calculate SNet Signature in MT (23679701)
[04/05 18:24:52    120s] #Run time and memory report for RC extraction:
[04/05 18:24:52    120s] #RC extraction running on  2.89GHz 16384KB Cache 14CPU.
[04/05 18:24:52    120s] #Run Statistics for snet signature:
[04/05 18:24:52    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:52    120s] #   Increased memory =   -10.63 (MB), total memory =  1059.57 (MB), peak memory =  1151.12 (MB)
[04/05 18:24:52    120s] #Run Statistics for net signature:
[04/05 18:24:52    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:52    120s] #   Increased memory =     0.00 (MB), total memory =  1070.20 (MB), peak memory =  1151.12 (MB)
[04/05 18:24:52    120s] #Run Statistics for inst signature:
[04/05 18:24:52    120s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:52    120s] #   Increased memory =     0.00 (MB), total memory =  1070.20 (MB), peak memory =  1151.12 (MB)
[04/05 18:24:52    120s] **optDesign ... cpu = 0:00:27, real = 0:00:30, mem = 1059.6M, totSessionCpu=0:02:00 **
[04/05 18:24:52    120s] Starting delay calculation for Setup views
[04/05 18:24:52    120s] Starting SI iteration 1 using Infinite Timing Windows
[04/05 18:24:52    120s] #################################################################################
[04/05 18:24:52    120s] # Design Stage: PostRoute
[04/05 18:24:52    120s] # Design Name: bk_adder_32bit
[04/05 18:24:52    120s] # Design Mode: 45nm
[04/05 18:24:52    120s] # Analysis Mode: MMMC OCV 
[04/05 18:24:52    120s] # Parasitics Mode: SPEF/RCDB
[04/05 18:24:52    120s] # Signoff Settings: SI On 
[04/05 18:24:52    120s] #################################################################################
[04/05 18:24:52    120s] AAE_INFO: 1 threads acquired from CTE.
[04/05 18:24:52    120s] Setting infinite Tws ...
[04/05 18:24:52    120s] First Iteration Infinite Tw... 
[04/05 18:24:52    120s] Calculate early delays in OCV mode...
[04/05 18:24:52    120s] Calculate late delays in OCV mode...
[04/05 18:24:52    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 1397.3M, InitMEM = 1397.3M)
[04/05 18:24:52    120s] Start delay calculation (fullDC) (1 T). (MEM=1397.34)
[04/05 18:24:52    120s] End AAE Lib Interpolated Model. (MEM=1397.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:52    120s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1397.344M)
[04/05 18:24:52    120s] Reading RCDB with compressed RC data.
[04/05 18:24:52    120s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1390.1M)
[04/05 18:24:52    120s] Total number of fetched objects 298
[04/05 18:24:52    120s] AAE_INFO-618: Total number of nets in the design is 361,  89.5 percent of the nets selected for SI analysis
[04/05 18:24:52    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:52    120s] End delay calculation. (MEM=1405.76 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:24:52    120s] End delay calculation (fullDC). (MEM=1405.76 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:24:52    120s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1405.8M) ***
[04/05 18:24:52    120s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1405.8M)
[04/05 18:24:52    120s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/05 18:24:52    120s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1405.8M)
[04/05 18:24:52    120s] Starting SI iteration 2
[04/05 18:24:52    120s] Calculate early delays in OCV mode...
[04/05 18:24:52    120s] Calculate late delays in OCV mode...
[04/05 18:24:52    120s] Start delay calculation (fullDC) (1 T). (MEM=1362.67)
[04/05 18:24:52    120s] End AAE Lib Interpolated Model. (MEM=1362.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:52    120s] Glitch Analysis: View analysis_slow -- Total Number of Nets Skipped = 0. 
[04/05 18:24:52    120s] Glitch Analysis: View analysis_slow -- Total Number of Nets Analyzed = 298. 
[04/05 18:24:52    120s] Total number of fetched objects 298
[04/05 18:24:52    120s] AAE_INFO-618: Total number of nets in the design is 361,  0.0 percent of the nets selected for SI analysis
[04/05 18:24:52    120s] End delay calculation. (MEM=1401.83 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:24:52    120s] End delay calculation (fullDC). (MEM=1401.83 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:24:52    120s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1401.8M) ***
[04/05 18:24:52    120s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:01 mem=1401.8M)
[04/05 18:24:52    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1401.8M
[04/05 18:24:52    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1401.8M
[04/05 18:24:52    121s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:30, mem = 1080.6M, totSessionCpu=0:02:01 **
[04/05 18:24:53    121s] Executing marking Critical Nets1
[04/05 18:24:53    121s] Footprint XOR2_X1 has at least 2 pins...
[04/05 18:24:53    121s] Footprint XNOR2_X1 has at least 3 pins...
[04/05 18:24:53    121s] Footprint TLAT_X1 has at least 4 pins...
[04/05 18:24:53    121s] Footprint SDFF_X1 has at least 5 pins...
[04/05 18:24:53    121s] *** Number of Vt Cells Partition = 1
[04/05 18:24:53    121s] Running postRoute recovery in postEcoRoute mode
[04/05 18:24:53    121s] **optDesign ... cpu = 0:00:28, real = 0:00:31, mem = 1080.2M, totSessionCpu=0:02:01 **
[04/05 18:24:53    121s]   Timing/DRV Snapshot: (TGT)
[04/05 18:24:53    121s]      Weighted WNS: -922337203685477.625
[04/05 18:24:53    121s]       All  PG WNS: 0.000
[04/05 18:24:53    121s]       High PG WNS: 0.000
[04/05 18:24:53    121s]       All  PG TNS: 0.000
[04/05 18:24:53    121s]       High PG TNS: 0.000
[04/05 18:24:53    121s]          Tran DRV: 0 (0)
[04/05 18:24:53    121s]           Cap DRV: 0 (0)
[04/05 18:24:53    121s]        Fanout DRV: 0 (0)
[04/05 18:24:53    121s]            Glitch: 0 (0)
[04/05 18:24:53    121s]    Category Slack: { }
[04/05 18:24:53    121s] 
[04/05 18:24:53    121s] Checking setup slack degradation ...
[04/05 18:24:53    121s] 
[04/05 18:24:53    121s] Recovery Manager:
[04/05 18:24:53    121s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[04/05 18:24:53    121s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[04/05 18:24:53    121s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/05 18:24:53    121s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/05 18:24:53    121s] 
[04/05 18:24:53    121s] Checking DRV degradation...
[04/05 18:24:53    121s] 
[04/05 18:24:53    121s] Recovery Manager:
[04/05 18:24:53    121s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/05 18:24:53    121s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/05 18:24:53    121s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/05 18:24:53    121s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/05 18:24:53    121s] 
[04/05 18:24:53    121s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/05 18:24:53    121s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1379.10M, totSessionCpu=0:02:01).
[04/05 18:24:53    121s] **optDesign ... cpu = 0:00:28, real = 0:00:31, mem = 1080.2M, totSessionCpu=0:02:01 **
[04/05 18:24:53    121s] 
[04/05 18:24:53    121s] Latch borrow mode reset to max_borrow
[04/05 18:24:53    121s] Reported timing to dir reports/postRouteTimingReports
[04/05 18:24:53    121s] **optDesign ... cpu = 0:00:28, real = 0:00:31, mem = 1080.2M, totSessionCpu=0:02:01 **
[04/05 18:24:53    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1379.1M
[04/05 18:24:53    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1379.1M
[04/05 18:24:58    121s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:36, mem = 1080.3M, totSessionCpu=0:02:01 **
[04/05 18:24:58    121s]  ReSet Options after AAE Based Opt flow 
[04/05 18:24:58    121s] *** Finished optDesign ***
[04/05 18:24:58    121s] 
[04/05 18:24:58    121s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:28.6 real=0:00:36.7)
[04/05 18:24:58    121s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:24:58    121s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:19.4 real=0:00:22.3)
[04/05 18:24:58    121s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.9 real=0:00:02.0)
[04/05 18:24:58    121s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:24:58    121s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:24:58    121s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[04/05 18:24:58    121s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[04/05 18:24:58    121s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[04/05 18:24:58    121s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[04/05 18:24:58    121s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[04/05 18:24:58    121s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:24:58    121s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[04/05 18:24:58    121s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:24:58    121s] Info: pop threads available for lower-level modules during optimization.
[04/05 18:24:58    121s] Deleting Lib Analyzer.
[04/05 18:24:58    121s] Info: Destroy the CCOpt slew target map.
[04/05 18:24:58    121s] clean pInstBBox. size 0
[04/05 18:24:58    121s] All LLGs are deleted
[04/05 18:24:58    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1379.1M
[04/05 18:24:58    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1379.1M
[04/05 18:24:58    121s] 
[04/05 18:24:58    121s] =============================================================================================
[04/05 18:24:58    121s]  Final TAT Report for optDesign
[04/05 18:24:58    121s] =============================================================================================
[04/05 18:24:58    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:24:58    121s] ---------------------------------------------------------------------------------------------
[04/05 18:24:58    121s] [ WnsOpt                 ]      1   0:00:01.1  (   3.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:24:58    121s] [ TnsOpt                 ]      1   0:00:01.2  (   3.4 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 18:24:58    121s] [ DrvOpt                 ]      1   0:00:01.4  (   4.0 % )     0:00:01.4 /  0:00:01.5    1.0
[04/05 18:24:58    121s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[04/05 18:24:58    121s] [ CheckPlace             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[04/05 18:24:58    121s] [ RefinePlace            ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/05 18:24:58    121s] [ LayerAssignment        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:24:58    121s] [ EcoRoute               ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/05 18:24:58    121s] [ ExtractRC              ]      2   0:00:22.3  (  61.0 % )     0:00:22.3 /  0:00:19.4    0.9
[04/05 18:24:58    121s] [ TimingUpdate           ]     12   0:00:00.2  (   0.5 % )     0:00:02.3 /  0:00:02.2    1.0
[04/05 18:24:58    121s] [ FullDelayCalc          ]      3   0:00:02.1  (   5.7 % )     0:00:02.1 /  0:00:02.0    1.0
[04/05 18:24:58    121s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.4 % )     0:00:05.5 /  0:00:00.4    0.1
[04/05 18:24:58    121s] [ TimingReport           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:24:58    121s] [ DrvReport              ]      5   0:00:05.3  (  14.5 % )     0:00:05.3 /  0:00:00.2    0.0
[04/05 18:24:58    121s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[04/05 18:24:58    121s] [ MISC                   ]          0:00:01.7  (   4.6 % )     0:00:01.7 /  0:00:01.7    1.0
[04/05 18:24:58    121s] ---------------------------------------------------------------------------------------------
[04/05 18:24:58    121s]  optDesign TOTAL                    0:00:36.5  ( 100.0 % )     0:00:36.5 /  0:00:28.4    0.8
[04/05 18:24:58    121s] ---------------------------------------------------------------------------------------------
[04/05 18:24:58    121s] 
[04/05 18:24:58    121s] Deleting Cell Server ...
[04/05 18:24:58    121s] <CMD> optDesign -postRoute -hold -outDir reports/postRouteTimingReports
[04/05 18:24:58    121s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1076.4M, totSessionCpu=0:02:02 **
[04/05 18:24:58    121s] **INFO: User settings:
[04/05 18:24:58    121s] setNanoRouteMode -drouteAntennaFactor                           1
[04/05 18:24:58    121s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[04/05 18:24:58    121s] setNanoRouteMode -drouteStartIteration                          0
[04/05 18:24:58    121s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/05 18:24:58    121s] setNanoRouteMode -extractDesignSignature                        71985480
[04/05 18:24:58    121s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[04/05 18:24:58    121s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/05 18:24:58    121s] setNanoRouteMode -grouteExpTdStdDelay                           32.9
[04/05 18:24:58    121s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/05 18:24:58    121s] setNanoRouteMode -routeSiEffort                                 high
[04/05 18:24:58    121s] setNanoRouteMode -routeWithSiDriven                             true
[04/05 18:24:58    121s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[04/05 18:24:58    121s] setNanoRouteMode -routeWithTimingDriven                         true
[04/05 18:24:58    121s] setNanoRouteMode -timingEngine                                  {}
[04/05 18:24:58    121s] setDesignMode -process                                          45
[04/05 18:24:58    121s] setExtractRCMode -coupled                                       true
[04/05 18:24:58    121s] setExtractRCMode -coupling_c_th                                 0.1
[04/05 18:24:58    121s] setExtractRCMode -effortLevel                                   medium
[04/05 18:24:58    121s] setExtractRCMode -engine                                        postRoute
[04/05 18:24:58    121s] setExtractRCMode -noCleanRCDB                                   true
[04/05 18:24:58    121s] setExtractRCMode -nrNetInMemory                                 100000
[04/05 18:24:58    121s] setExtractRCMode -relative_c_th                                 1
[04/05 18:24:58    121s] setExtractRCMode -total_c_th                                    0
[04/05 18:24:58    121s] setUsefulSkewMode -ecoRoute                                     false
[04/05 18:24:58    121s] setDelayCalMode -enable_high_fanout                             true
[04/05 18:24:58    121s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[04/05 18:24:58    121s] setDelayCalMode -engine                                         aae
[04/05 18:24:58    121s] setDelayCalMode -ignoreNetLoad                                  false
[04/05 18:24:58    121s] setDelayCalMode -SIAware                                        true
[04/05 18:24:58    121s] setOptMode -activeSetupViews                                    { analysis_slow }
[04/05 18:24:58    121s] setOptMode -autoSetupViews                                      { analysis_slow}
[04/05 18:24:58    121s] setOptMode -autoTDGRSetupViews                                  { analysis_slow}
[04/05 18:24:58    121s] setOptMode -deleteInst                                          true
[04/05 18:24:58    121s] setOptMode -drcMargin                                           0
[04/05 18:24:58    121s] setOptMode -fixDrc                                              true
[04/05 18:24:58    121s] setOptMode -optimizeFF                                          true
[04/05 18:24:58    121s] setOptMode -setupTargetSlack                                    0
[04/05 18:24:58    121s] setSIMode -separate_delta_delay_on_data                         true
[04/05 18:24:58    121s] setPlaceMode -place_global_reorder_scan                         false
[04/05 18:24:58    121s] setAnalysisMode -analysisType                                   onChipVariation
[04/05 18:24:58    121s] setAnalysisMode -checkType                                      setup
[04/05 18:24:58    121s] setAnalysisMode -clkSrcPath                                     true
[04/05 18:24:58    121s] setAnalysisMode -clockPropagation                               sdcControl
[04/05 18:24:58    121s] setAnalysisMode -cppr                                           both
[04/05 18:24:58    121s] setAnalysisMode -usefulSkew                                     true
[04/05 18:24:58    121s] setAnalysisMode -virtualIPO                                     false
[04/05 18:24:58    121s] 
[04/05 18:24:58    121s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/05 18:24:58    121s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/05 18:24:58    121s] GigaOpt running with 1 threads.
[04/05 18:24:58    121s] Info: 1 threads available for lower-level modules during optimization.
[04/05 18:24:58    121s] Need call spDPlaceInit before registerPrioInstLoc.
[04/05 18:24:58    121s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:58    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1375.1M
[04/05 18:24:58    121s] #spOpts: N=45 mergeVia=F 
[04/05 18:24:58    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1375.1M
[04/05 18:24:58    121s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1375.1M
[04/05 18:24:58    121s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:24:58    121s] Fast DP-INIT is on for default
[04/05 18:24:58    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:24:58    121s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.028, MEM:1391.8M
[04/05 18:24:58    121s] OPERPROF:     Starting CMU at level 3, MEM:1391.8M
[04/05 18:24:58    121s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1391.8M
[04/05 18:24:58    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.030, MEM:1391.8M
[04/05 18:24:58    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1391.8MB).
[04/05 18:24:58    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.036, MEM:1391.8M
[04/05 18:24:58    121s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:24:58    121s] Summary for sequential cells identification: 
[04/05 18:24:58    121s]   Identified SBFF number: 16
[04/05 18:24:58    121s]   Identified MBFF number: 0
[04/05 18:24:58    121s]   Identified SB Latch number: 0
[04/05 18:24:58    121s]   Identified MB Latch number: 0
[04/05 18:24:58    121s]   Not identified SBFF number: 0
[04/05 18:24:58    121s]   Not identified MBFF number: 0
[04/05 18:24:58    121s]   Not identified SB Latch number: 0
[04/05 18:24:58    121s]   Not identified MB Latch number: 0
[04/05 18:24:58    121s]   Number of sequential cells which are not FFs: 13
[04/05 18:24:58    121s]  Visiting view : analysis_slow
[04/05 18:24:58    121s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:24:58    121s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:24:58    121s]  Visiting view : analysis_fast
[04/05 18:24:58    121s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:24:58    121s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:24:58    121s]  Setting StdDelay to 32.90
[04/05 18:24:58    121s] Creating Cell Server, finished. 
[04/05 18:24:58    121s] 
[04/05 18:24:58    121s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:58    121s] 
[04/05 18:24:58    121s] Creating Lib Analyzer ...
[04/05 18:24:58    121s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:58    121s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:24:58    121s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:24:58    121s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:24:58    121s] 
[04/05 18:24:58    121s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:59    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:02 mem=1397.9M
[04/05 18:24:59    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:02 mem=1397.9M
[04/05 18:24:59    122s] Creating Lib Analyzer, finished. 
[04/05 18:24:59    122s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1083.7M, totSessionCpu=0:02:02 **
[04/05 18:24:59    122s] Existing Dirty Nets : 0
[04/05 18:24:59    122s] New Signature Flow (optDesignCheckOptions) ....
[04/05 18:24:59    122s] #Taking db snapshot
[04/05 18:24:59    122s] #Taking db snapshot ... done
[04/05 18:24:59    122s] OPERPROF: Starting checkPlace at level 1, MEM:1397.9M
[04/05 18:24:59    122s] #spOpts: N=45 
[04/05 18:24:59    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1397.9M
[04/05 18:24:59    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1397.9M
[04/05 18:24:59    122s] Begin checking placement ... (start mem=1397.9M, init mem=1397.9M)
[04/05 18:24:59    122s] 
[04/05 18:24:59    122s] Running CheckPlace using 1 thread in normal mode...
[04/05 18:24:59    122s] 
[04/05 18:24:59    122s] ...checkPlace normal is done!
[04/05 18:24:59    122s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1397.9M
[04/05 18:24:59    122s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1397.9M
[04/05 18:24:59    122s] *info: Placed = 233           
[04/05 18:24:59    122s] *info: Unplaced = 0           
[04/05 18:24:59    122s] Placement Density:59.92%(252/421)
[04/05 18:24:59    122s] Placement Density (including fixed std cells):59.92%(252/421)
[04/05 18:24:59    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1397.9M
[04/05 18:24:59    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1397.9M
[04/05 18:24:59    122s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1397.9M)
[04/05 18:24:59    122s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:1397.9M
[04/05 18:24:59    122s]  Initial DC engine is -> aae
[04/05 18:24:59    122s]  
[04/05 18:24:59    122s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/05 18:24:59    122s]  
[04/05 18:24:59    122s]  
[04/05 18:24:59    122s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/05 18:24:59    122s]  
[04/05 18:24:59    122s] Reset EOS DB
[04/05 18:24:59    122s] Ignoring AAE DB Resetting ...
[04/05 18:24:59    122s]  Set Options for AAE Based Opt flow 
[04/05 18:24:59    122s] *** optDesign -postRoute ***
[04/05 18:24:59    122s] DRC Margin: user margin 0.0; extra margin 0
[04/05 18:24:59    122s] Setup Target Slack: user slack 0
[04/05 18:24:59    122s] Hold Target Slack: user slack 0
[04/05 18:24:59    122s] All LLGs are deleted
[04/05 18:24:59    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1397.9M
[04/05 18:24:59    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1397.9M
[04/05 18:24:59    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1397.9M
[04/05 18:24:59    122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1397.9M
[04/05 18:24:59    122s] Fast DP-INIT is on for default
[04/05 18:24:59    122s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:1397.9M
[04/05 18:24:59    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1397.9M
[04/05 18:24:59    122s] Deleting Cell Server ...
[04/05 18:24:59    122s] Deleting Lib Analyzer.
[04/05 18:24:59    122s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:24:59    122s] Summary for sequential cells identification: 
[04/05 18:24:59    122s]   Identified SBFF number: 16
[04/05 18:24:59    122s]   Identified MBFF number: 0
[04/05 18:24:59    122s]   Identified SB Latch number: 0
[04/05 18:24:59    122s]   Identified MB Latch number: 0
[04/05 18:24:59    122s]   Not identified SBFF number: 0
[04/05 18:24:59    122s]   Not identified MBFF number: 0
[04/05 18:24:59    122s]   Not identified SB Latch number: 0
[04/05 18:24:59    122s]   Not identified MB Latch number: 0
[04/05 18:24:59    122s]   Number of sequential cells which are not FFs: 13
[04/05 18:24:59    122s]  Visiting view : analysis_slow
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:24:59    122s]  Visiting view : analysis_fast
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:24:59    122s]  Setting StdDelay to 32.90
[04/05 18:24:59    122s] Creating Cell Server, finished. 
[04/05 18:24:59    122s] 
[04/05 18:24:59    122s] Deleting Cell Server ...
[04/05 18:24:59    122s] ** INFO : this run is activating 'postRoute' automaton
[04/05 18:24:59    122s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d': 298 access done (mem: 1397.863M)
[04/05 18:24:59    122s] tQuantus: Use design signature to decide re-extraction is ON
[04/05 18:24:59    122s] #Start Inst Signature (0)
[04/05 18:24:59    122s] #Start Net Signature (2070657)
[04/05 18:24:59    122s] #Calculate SNet Signature in MT (23679701)
[04/05 18:24:59    122s] #Run time and memory report for RC extraction:
[04/05 18:24:59    122s] #RC extraction running on  2.89GHz 16384KB Cache 14CPU.
[04/05 18:24:59    122s] #Run Statistics for snet signature:
[04/05 18:24:59    122s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:59    122s] #   Increased memory =    -6.01 (MB), total memory =  1077.67 (MB), peak memory =  1151.12 (MB)
[04/05 18:24:59    122s] #Run Statistics for net signature:
[04/05 18:24:59    122s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:59    122s] #   Increased memory =     0.00 (MB), total memory =  1083.68 (MB), peak memory =  1151.12 (MB)
[04/05 18:24:59    122s] #Run Statistics for inst signature:
[04/05 18:24:59    122s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/05 18:24:59    122s] #   Increased memory =     0.00 (MB), total memory =  1083.68 (MB), peak memory =  1151.12 (MB)
[04/05 18:24:59    122s] tQuantus: Original signature = 71985480, new signature = 71985480
[04/05 18:24:59    122s] tQuantus: Design is clean by design signature
[04/05 18:24:59    122s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1389.863M)
[04/05 18:24:59    122s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1389.863M)
[04/05 18:24:59    122s] The design is extracted. Skipping TQuantus.
[04/05 18:24:59    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1389.9M
[04/05 18:24:59    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1389.9M
[04/05 18:24:59    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1389.9M
[04/05 18:24:59    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1389.9M
[04/05 18:24:59    122s] GigaOpt Hold Optimizer is used
[04/05 18:24:59    122s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/05 18:24:59    122s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1389.863M)
[04/05 18:24:59    122s] Reading RCDB with compressed RC data.
[04/05 18:24:59    122s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1391.9M)
[04/05 18:24:59    122s] End AAE Lib Interpolated Model. (MEM=1391.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:24:59    122s] 
[04/05 18:24:59    122s] Creating Lib Analyzer ...
[04/05 18:24:59    122s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:24:59    122s] Summary for sequential cells identification: 
[04/05 18:24:59    122s]   Identified SBFF number: 16
[04/05 18:24:59    122s]   Identified MBFF number: 0
[04/05 18:24:59    122s]   Identified SB Latch number: 0
[04/05 18:24:59    122s]   Identified MB Latch number: 0
[04/05 18:24:59    122s]   Not identified SBFF number: 0
[04/05 18:24:59    122s]   Not identified MBFF number: 0
[04/05 18:24:59    122s]   Not identified SB Latch number: 0
[04/05 18:24:59    122s]   Not identified MB Latch number: 0
[04/05 18:24:59    122s]   Number of sequential cells which are not FFs: 13
[04/05 18:24:59    122s]  Visiting view : analysis_slow
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:24:59    122s]  Visiting view : analysis_fast
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:24:59    122s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:24:59    122s]  Setting StdDelay to 32.90
[04/05 18:24:59    122s] Creating Cell Server, finished. 
[04/05 18:24:59    122s] 
[04/05 18:24:59    122s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:24:59    122s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:24:59    122s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:24:59    122s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:24:59    122s] 
[04/05 18:24:59    122s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:24:59    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=1397.9M
[04/05 18:24:59    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=1397.9M
[04/05 18:24:59    122s] Creating Lib Analyzer, finished. 
[04/05 18:24:59    122s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:03 mem=1397.9M ***
[04/05 18:24:59    122s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_dybL5o/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_dybL5o -prefix timingGraph'
[04/05 18:25:00    123s] Done saveTimingGraph
[04/05 18:25:00    123s] Starting delay calculation for Hold views
[04/05 18:25:00    123s] Starting SI iteration 1 using Infinite Timing Windows
[04/05 18:25:00    123s] #################################################################################
[04/05 18:25:00    123s] # Design Stage: PostRoute
[04/05 18:25:00    123s] # Design Name: bk_adder_32bit
[04/05 18:25:00    123s] # Design Mode: 45nm
[04/05 18:25:00    123s] # Analysis Mode: MMMC OCV 
[04/05 18:25:00    123s] # Parasitics Mode: SPEF/RCDB
[04/05 18:25:00    123s] # Signoff Settings: SI On 
[04/05 18:25:00    123s] #################################################################################
[04/05 18:25:00    123s] AAE_INFO: 1 threads acquired from CTE.
[04/05 18:25:00    123s] Setting infinite Tws ...
[04/05 18:25:00    123s] First Iteration Infinite Tw... 
[04/05 18:25:00    123s] Calculate late delays in OCV mode...
[04/05 18:25:00    123s] Calculate early delays in OCV mode...
[04/05 18:25:00    123s] Topological Sorting (REAL = 0:00:00.0, MEM = 1430.5M, InitMEM = 1430.5M)
[04/05 18:25:00    123s] Start delay calculation (fullDC) (1 T). (MEM=1430.5)
[04/05 18:25:00    123s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/05 18:25:00    123s] End AAE Lib Interpolated Model. (MEM=1430.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:00    123s] Total number of fetched objects 298
[04/05 18:25:00    123s] AAE_INFO-618: Total number of nets in the design is 361,  89.5 percent of the nets selected for SI analysis
[04/05 18:25:00    123s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:00    123s] End delay calculation. (MEM=1417.57 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:25:00    123s] End delay calculation (fullDC). (MEM=1417.57 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:25:00    123s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1417.6M) ***
[04/05 18:25:00    123s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1417.6M)
[04/05 18:25:00    123s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/05 18:25:00    123s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1417.6M)
[04/05 18:25:00    123s] 
[04/05 18:25:00    123s] Executing IPO callback for view pruning ..
[04/05 18:25:00    123s] Starting SI iteration 2
[04/05 18:25:00    123s] Calculate late delays in OCV mode...
[04/05 18:25:00    123s] Calculate early delays in OCV mode...
[04/05 18:25:00    123s] Start delay calculation (fullDC) (1 T). (MEM=1368.47)
[04/05 18:25:00    123s] End AAE Lib Interpolated Model. (MEM=1368.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:00    123s] Glitch Analysis: View analysis_fast -- Total Number of Nets Skipped = 0. 
[04/05 18:25:00    123s] Glitch Analysis: View analysis_fast -- Total Number of Nets Analyzed = 298. 
[04/05 18:25:00    123s] Total number of fetched objects 298
[04/05 18:25:00    123s] AAE_INFO-618: Total number of nets in the design is 361,  0.0 percent of the nets selected for SI analysis
[04/05 18:25:00    123s] End delay calculation. (MEM=1407.64 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:25:00    123s] End delay calculation (fullDC). (MEM=1407.64 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:25:00    123s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1407.6M) ***
[04/05 18:25:00    123s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:04 mem=1407.6M)
[04/05 18:25:00    123s] 
[04/05 18:25:00    123s] Active hold views:
[04/05 18:25:00    123s]  analysis_fast
[04/05 18:25:00    123s]   Dominating endpoints: 0
[04/05 18:25:00    123s]   Dominating TNS: -0.000
[04/05 18:25:00    123s] 
[04/05 18:25:00    123s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:04 mem=1422.9M ***
[04/05 18:25:00    123s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:04 mem=1422.9M ***
[04/05 18:25:01    124s] Running 'restoreTimingGraph -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_dybL5o/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_dybL5o -prefix timingGraph'
[04/05 18:25:01    124s] Done restoreTimingGraph
[04/05 18:25:01    124s] Done building cte setup timing graph (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:02:04 mem=1467.4M ***
[04/05 18:25:01    124s] *info: category slack lower bound [L 0.0] default
[04/05 18:25:01    124s] --------------------------------------------------- 
[04/05 18:25:01    124s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/05 18:25:01    124s] --------------------------------------------------- 
[04/05 18:25:01    124s]          WNS    reg2regWNS
[04/05 18:25:01    124s]  -922337203685477.625 ns   -922337203685477.625 ns
[04/05 18:25:01    124s] --------------------------------------------------- 
[04/05 18:25:01    124s]   Timing/DRV Snapshot: (REF)
[04/05 18:25:01    124s]      Weighted WNS: -922337203685477.625
[04/05 18:25:01    124s]       All  PG WNS: 0.000
[04/05 18:25:01    124s]       High PG WNS: 0.000
[04/05 18:25:01    124s]       All  PG TNS: 0.000
[04/05 18:25:01    124s]       High PG TNS: 0.000
[04/05 18:25:01    124s]          Tran DRV: 0 (0)
[04/05 18:25:01    124s]           Cap DRV: 0 (0)
[04/05 18:25:01    124s]        Fanout DRV: 0 (0)
[04/05 18:25:01    124s]            Glitch: 0 (0)
[04/05 18:25:01    124s]    Category Slack: { }
[04/05 18:25:01    124s] 
[04/05 18:25:01    124s] 
[04/05 18:25:01    124s] *Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
[04/05 18:25:01    124s] *Info: worst delay setup view: analysis_slow
[04/05 18:25:01    124s] Footprint list for hold buffering (delay unit: ps)
[04/05 18:25:01    124s] =================================================================
[04/05 18:25:01    124s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/05 18:25:01    124s] ------------------------------------------------------------------
[04/05 18:25:01    124s] *Info:       13.9       4.86    3.0  55.90 BUF_X1 (A,Z)
[04/05 18:25:01    124s] *Info:       18.4       4.55    3.0  68.89 CLKBUF_X1 (A,Z)
[04/05 18:25:01    124s] *Info:       14.4       4.63    4.0  27.86 BUF_X2 (A,Z)
[04/05 18:25:01    124s] *Info:       17.8       4.02    4.0  34.37 CLKBUF_X2 (A,Z)
[04/05 18:25:01    124s] *Info:       18.0       4.04    5.0  23.16 CLKBUF_X3 (A,Z)
[04/05 18:25:01    124s] *Info:       13.6       5.02    7.0  13.91 BUF_X4 (A,Z)
[04/05 18:25:01    124s] *Info:       14.5       4.66   13.0   6.97 BUF_X8 (A,Z)
[04/05 18:25:01    124s] *Info:       14.6       4.64   25.0   3.50 BUF_X16 (A,Z)
[04/05 18:25:01    124s] *Info:       15.1       4.62   49.0   1.77 BUF_X32 (A,Z)
[04/05 18:25:01    124s] =================================================================
[04/05 18:25:01    124s] Setting latch borrow mode to budget during optimization.
[04/05 18:25:01    124s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1467.4M
[04/05 18:25:01    124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1467.4M
[04/05 18:25:01    124s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow
Hold  views included:
 analysis_fast

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Total number of glitch violations: 0
------------------------------------------------------------
Deleting Cell Server ...
[04/05 18:25:01    124s] Deleting Lib Analyzer.
[04/05 18:25:01    124s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:25:01    124s] Summary for sequential cells identification: 
[04/05 18:25:01    124s]   Identified SBFF number: 16
[04/05 18:25:01    124s]   Identified MBFF number: 0
[04/05 18:25:01    124s]   Identified SB Latch number: 0
[04/05 18:25:01    124s]   Identified MB Latch number: 0
[04/05 18:25:01    124s]   Not identified SBFF number: 0
[04/05 18:25:01    124s]   Not identified MBFF number: 0
[04/05 18:25:01    124s]   Not identified SB Latch number: 0
[04/05 18:25:01    124s]   Not identified MB Latch number: 0
[04/05 18:25:01    124s]   Number of sequential cells which are not FFs: 13
[04/05 18:25:01    124s]  Visiting view : analysis_slow
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:25:01    124s]  Visiting view : analysis_fast
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:25:01    124s]  Setting StdDelay to 32.90
[04/05 18:25:01    124s] Creating Cell Server, finished. 
[04/05 18:25:01    124s] 
[04/05 18:25:01    124s] Deleting Cell Server ...
[04/05 18:25:01    124s] 
[04/05 18:25:01    124s] Creating Lib Analyzer ...
[04/05 18:25:01    124s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:25:01    124s] Summary for sequential cells identification: 
[04/05 18:25:01    124s]   Identified SBFF number: 16
[04/05 18:25:01    124s]   Identified MBFF number: 0
[04/05 18:25:01    124s]   Identified SB Latch number: 0
[04/05 18:25:01    124s]   Identified MB Latch number: 0
[04/05 18:25:01    124s]   Not identified SBFF number: 0
[04/05 18:25:01    124s]   Not identified MBFF number: 0
[04/05 18:25:01    124s]   Not identified SB Latch number: 0
[04/05 18:25:01    124s]   Not identified MB Latch number: 0
[04/05 18:25:01    124s]   Number of sequential cells which are not FFs: 13
[04/05 18:25:01    124s]  Visiting view : analysis_slow
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:25:01    124s]  Visiting view : analysis_fast
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:25:01    124s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:25:01    124s]  Setting StdDelay to 32.90
[04/05 18:25:01    124s] Creating Cell Server, finished. 
[04/05 18:25:01    124s] 
[04/05 18:25:01    124s] **Info: Trial Route has Max Route Layer 15/10.
[04/05 18:25:01    124s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/05 18:25:01    124s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/05 18:25:01    124s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/05 18:25:01    124s] 
[04/05 18:25:01    124s] {RT rc_worst 0 10 10 {4 1} {7 0} {9 0} 3}
[04/05 18:25:02    125s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:05 mem=1483.5M
[04/05 18:25:02    125s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=1483.5M
[04/05 18:25:02    125s] Creating Lib Analyzer, finished. 
[04/05 18:25:02    125s] Hold Timer stdDelay = 32.9ps
[04/05 18:25:02    125s]  Visiting view : analysis_fast
[04/05 18:25:02    125s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:25:02    125s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:25:02    125s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1134.9M, totSessionCpu=0:02:05 **
[04/05 18:25:02    125s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:05.3/0:02:44.7 (0.8), mem = 1452.5M
[04/05 18:25:02    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27484.18
[04/05 18:25:02    125s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/05 18:25:02    125s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/05 18:25:02    125s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[04/05 18:25:02    125s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[04/05 18:25:02    125s] *info: Run optDesign holdfix with 1 thread.
[04/05 18:25:02    125s] --------------------------------------------------- 
[04/05 18:25:02    125s]    Hold Timing Summary  - Initial 
[04/05 18:25:02    125s] --------------------------------------------------- 
[04/05 18:25:02    125s]  Target slack:       0.0000 ns
[04/05 18:25:02    125s]  View: analysis_fast 
[04/05 18:25:02    125s]    WNS:  200000.0000
[04/05 18:25:02    125s]    TNS:       0.0000
[04/05 18:25:02    125s]    VP :            0
[04/05 18:25:02    125s]    Worst hold path end point: sum[23] 
[04/05 18:25:02    125s] --------------------------------------------------- 
[04/05 18:25:02    125s] *** Hold timing is met. Hold fixing is not needed 
[04/05 18:25:02    125s] **INFO: total 0 insts, 0 nets marked don't touch
[04/05 18:25:02    125s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/05 18:25:02    125s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/05 18:25:02    125s] 
[04/05 18:25:02    125s] Capturing REF for hold ...
[04/05 18:25:02    125s]    Hold Timing Snapshot: (REF)
[04/05 18:25:02    125s]              All PG WNS: 0.000
[04/05 18:25:02    125s]              All PG TNS: 0.000
[04/05 18:25:02    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27484.18
[04/05 18:25:02    125s] *** HoldOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:05.5/0:02:44.9 (0.8), mem = 1616.5M
[04/05 18:25:02    125s] 
[04/05 18:25:02    125s] =============================================================================================
[04/05 18:25:02    125s]  Step TAT Report for HoldOpt #2
[04/05 18:25:02    125s] =============================================================================================
[04/05 18:25:02    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:25:02    125s] ---------------------------------------------------------------------------------------------
[04/05 18:25:02    125s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[04/05 18:25:02    125s] [ TimingUpdate           ]      5   0:00:00.0  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/05 18:25:02    125s] [ FullDelayCalc          ]      1   0:00:00.6  (  17.1 % )     0:00:00.6 /  0:00:00.5    1.0
[04/05 18:25:02    125s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/05 18:25:02    125s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/05 18:25:02    125s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[04/05 18:25:02    125s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ CellServerInit         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:25:02    125s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  36.3 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 18:25:02    125s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/05 18:25:02    125s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:02    125s] [ GenerateDrvReportData  ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/05 18:25:02    125s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/05 18:25:02    125s] [ MISC                   ]          0:00:01.1  (  34.8 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:25:02    125s] ---------------------------------------------------------------------------------------------
[04/05 18:25:02    125s]  HoldOpt #2 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[04/05 18:25:02    125s] ---------------------------------------------------------------------------------------------
[04/05 18:25:02    125s] 
[04/05 18:25:02    125s] Latch borrow mode reset to max_borrow
[04/05 18:25:02    125s] Reported timing to dir reports/postRouteTimingReports
[04/05 18:25:02    125s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1213.1M, totSessionCpu=0:02:06 **
[04/05 18:25:02    125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1531.5M
[04/05 18:25:02    125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1531.5M
[04/05 18:25:02    125s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_4dDQWm/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_4dDQWm -prefix timingGraph'
[04/05 18:25:02    125s] Done saveTimingGraph
[04/05 18:25:03    125s] Starting delay calculation for Hold views
[04/05 18:25:03    125s] Starting SI iteration 1 using Infinite Timing Windows
[04/05 18:25:03    125s] #################################################################################
[04/05 18:25:03    125s] # Design Stage: PostRoute
[04/05 18:25:03    125s] # Design Name: bk_adder_32bit
[04/05 18:25:03    125s] # Design Mode: 45nm
[04/05 18:25:03    125s] # Analysis Mode: MMMC OCV 
[04/05 18:25:03    125s] # Parasitics Mode: SPEF/RCDB
[04/05 18:25:03    125s] # Signoff Settings: SI On 
[04/05 18:25:03    125s] #################################################################################
[04/05 18:25:03    125s] AAE_INFO: 1 threads acquired from CTE.
[04/05 18:25:03    125s] Setting infinite Tws ...
[04/05 18:25:03    125s] First Iteration Infinite Tw... 
[04/05 18:25:03    125s] Calculate late delays in OCV mode...
[04/05 18:25:03    125s] Calculate early delays in OCV mode...
[04/05 18:25:03    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1562.1M, InitMEM = 1562.1M)
[04/05 18:25:03    125s] Start delay calculation (fullDC) (1 T). (MEM=1562.14)
[04/05 18:25:03    125s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/05 18:25:03    125s] End AAE Lib Interpolated Model. (MEM=1562.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:03    126s] Total number of fetched objects 298
[04/05 18:25:03    126s] AAE_INFO-618: Total number of nets in the design is 361,  89.5 percent of the nets selected for SI analysis
[04/05 18:25:03    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:03    126s] End delay calculation. (MEM=1549.95 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:25:03    126s] End delay calculation (fullDC). (MEM=1549.95 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:25:03    126s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1549.9M) ***
[04/05 18:25:03    126s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1549.9M)
[04/05 18:25:03    126s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/05 18:25:03    126s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1549.9M)
[04/05 18:25:03    126s] Starting SI iteration 2
[04/05 18:25:03    126s] Calculate late delays in OCV mode...
[04/05 18:25:03    126s] Calculate early delays in OCV mode...
[04/05 18:25:03    126s] Start delay calculation (fullDC) (1 T). (MEM=1449.86)
[04/05 18:25:03    126s] End AAE Lib Interpolated Model. (MEM=1449.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:03    126s] Glitch Analysis: View analysis_fast -- Total Number of Nets Skipped = 0. 
[04/05 18:25:03    126s] Glitch Analysis: View analysis_fast -- Total Number of Nets Analyzed = 298. 
[04/05 18:25:03    126s] Total number of fetched objects 298
[04/05 18:25:03    126s] AAE_INFO-618: Total number of nets in the design is 361,  0.0 percent of the nets selected for SI analysis
[04/05 18:25:03    126s] End delay calculation. (MEM=1489.02 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:25:03    126s] End delay calculation (fullDC). (MEM=1489.02 CPU=0:00:00.0 REAL=0:00:00.0)
[04/05 18:25:03    126s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1489.0M) ***
[04/05 18:25:03    126s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:07 mem=1489.0M)
[04/05 18:25:03    126s] Running 'restoreTimingGraph -file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_4dDQWm/timingGraph.tgz -dir /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/opt_timing_graph_4dDQWm -prefix timingGraph'
[04/05 18:25:04    127s] Done restoreTimingGraph
[04/05 18:25:09    127s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 
Hold  views included:
 analysis_fast

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.6, REAL=0:00:07.0, MEM=1513.4M
[04/05 18:25:09    127s] **optDesign ... cpu = 0:00:06, real = 0:00:11, mem = 1214.0M, totSessionCpu=0:02:07 **
[04/05 18:25:09    127s]  ReSet Options after AAE Based Opt flow 
[04/05 18:25:09    127s] *** Finished optDesign ***
[04/05 18:25:09    127s] 
[04/05 18:25:09    127s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.6 real=0:00:11.0)
[04/05 18:25:09    127s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:25:09    127s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:25:09    127s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:25:09    127s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:03.2 real=0:00:03.3)
[04/05 18:25:09    127s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/05 18:25:09    127s] Info: pop threads available for lower-level modules during optimization.
[04/05 18:25:09    127s] Deleting Lib Analyzer.
[04/05 18:25:09    127s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1513.4M)
[04/05 18:25:09    127s] Info: Destroy the CCOpt slew target map.
[04/05 18:25:09    127s] clean pInstBBox. size 0
[04/05 18:25:09    127s] All LLGs are deleted
[04/05 18:25:09    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.4M
[04/05 18:25:09    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.4M
[04/05 18:25:09    127s] 
[04/05 18:25:09    127s] =============================================================================================
[04/05 18:25:09    127s]  Final TAT Report for optDesign
[04/05 18:25:09    127s] =============================================================================================
[04/05 18:25:09    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:25:09    127s] ---------------------------------------------------------------------------------------------
[04/05 18:25:09    127s] [ HoldOpt                ]      1   0:00:02.5  (  22.8 % )     0:00:03.2 /  0:00:03.2    1.0
[04/05 18:25:09    127s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/05 18:25:09    127s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/05 18:25:09    127s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:25:09    127s] [ TimingUpdate           ]      9   0:00:00.1  (   0.8 % )     0:00:01.2 /  0:00:01.2    1.0
[04/05 18:25:09    127s] [ FullDelayCalc          ]      2   0:00:01.1  (  10.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/05 18:25:09    127s] [ OptSummaryReport       ]      2   0:00:01.0  (   9.2 % )     0:00:07.0 /  0:00:01.7    0.2
[04/05 18:25:09    127s] [ TimingReport           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[04/05 18:25:09    127s] [ DrvReport              ]      2   0:00:05.4  (  48.3 % )     0:00:05.4 /  0:00:00.1    0.0
[04/05 18:25:09    127s] [ GenerateReports        ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/05 18:25:09    127s] [ MISC                   ]          0:00:00.9  (   8.1 % )     0:00:00.9 /  0:00:00.9    1.0
[04/05 18:25:09    127s] ---------------------------------------------------------------------------------------------
[04/05 18:25:09    127s]  optDesign TOTAL                    0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:05.7    0.5
[04/05 18:25:09    127s] ---------------------------------------------------------------------------------------------
[04/05 18:25:09    127s] 
[04/05 18:25:09    127s] Deleting Cell Server ...
[04/05 18:25:09    127s] <CMD> setDelayCalMode -SIAware false
[04/05 18:25:09    127s] <CMD> setDelayCalMode -engine AAE
[04/05 18:25:09    127s] <CMD> timeDesign -signoff -si -outDir reports/signoffTimingReports
[04/05 18:25:09    127s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[04/05 18:25:09    127s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[04/05 18:25:09    127s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[04/05 18:25:09    127s] **WARN: (IMPOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
[04/05 18:25:09    127s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[04/05 18:25:09    127s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[04/05 18:25:09    127s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:09    127s] Deleting AAE DB and timing data for delay calculations...
[04/05 18:25:09    127s] AAE DB initialization (MEM=1489.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/05 18:25:10    127s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:10    127s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:10    127s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_jgMgoT.rcdb.d/bk_adder_32bit.rcdb.d': 298 access done (mem: 1489.613M)
[04/05 18:25:10    127s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/05 18:25:10    127s] Type 'man IMPEXT-3493' for more detail.
[04/05 18:25:10    127s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'postRoute' at effort level 'signoff' .
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[04/05 18:25:13    127s] 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[04/05 18:25:13    127s] ---------------------------------------------------------------------------------------------------------------
[04/05 18:25:13    127s]                                   Copyright 2019 Cadence Design Systems,
[04/05 18:25:13    127s] Inc.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] extract \
[04/05 18:25:13    127s] 	 -selection "all" \
[04/05 18:25:13    127s] 	 -type "rc_decoupled"
[04/05 18:25:13    127s] extraction_setup \
[04/05 18:25:13    127s] 	 -max_fracture_length 50 \
[04/05 18:25:13    127s] 	 -promote_pin_pad "LOGICAL"
[04/05 18:25:13    127s] filter_coupling_cap \
[04/05 18:25:13    127s] 	 -cap_filtering_mode "absolute_and_relative" \
[04/05 18:25:13    127s] 	 -coupling_cap_threshold_absolute 0.1 \
[04/05 18:25:13    127s] 	 -coupling_cap_threshold_relative 1.0 \
[04/05 18:25:13    127s] 	 -total_cap_threshold 0.0
[04/05 18:25:13    127s] input_db -type def \
[04/05 18:25:13    127s] 	 -lef_file_list_file "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.leflist"
[04/05 18:25:13    127s] log_file \
[04/05 18:25:13    127s] 	 -dump_options true \
[04/05 18:25:13    127s] 	 -file_name "qrc_27484_20220405_18:25:10.log"
[04/05 18:25:13    127s] output_db -type spef \
[04/05 18:25:13    127s] 	 -short_incomplete_net_pins true \
[04/05 18:25:13    127s] 	 -subtype "STANDARD"
[04/05 18:25:13    127s] output_setup \
[04/05 18:25:13    127s] 	 -compressed true \
[04/05 18:25:13    127s] 	 -directory_name "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw" \
[04/05 18:25:13    127s] 	 -file_name "bk_adder_32bit" \
[04/05 18:25:13    127s] 	 -temporary_directory_name "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw"
[04/05 18:25:13    127s] process_technology \
[04/05 18:25:13    127s] 	 -technology_corner \
[04/05 18:25:13    127s] 		"rc_best" \
[04/05 18:25:13    127s] 		"rc_worst" \
[04/05 18:25:13    127s] 	 -technology_library_file "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/_qrc_techlib.defs" \
[04/05 18:25:13    127s] 	 -technology_name "_qrc_tech_" \
[04/05 18:25:13    127s] 	 -temperature \
[04/05 18:25:13    127s] 		0 \
[04/05 18:25:13    127s] 		125
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-102) : Starting at 2022-Apr-05 18:25:13 (2022-Apr-05 10:25:13 GMT) on host EEX055
[04/05 18:25:13    127s] with pid 30477.
[04/05 18:25:13    127s] Running binary as: 
[04/05 18:25:13    127s]  /usr/eelocal/cadence/ext191/tools/extraction/bin/64bit/qrc -cmd
[04/05 18:25:13    127s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.cmd
[04/05 18:25:13    127s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.def.gz  
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-142) : Command line arguments:
[04/05 18:25:13    127s] "-cmd"
[04/05 18:25:13    127s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.cmd"
[04/05 18:25:13    127s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.def.gz"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option log_file = "qrc_27484_20220405_18:25:10.log"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option max_error_messages = "100"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option message_detail_level = "10"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option tech_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option library_name = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option gray_data = "obs"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option use_macro_density = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_directory_name =
[04/05 18:25:13    127s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option user_comment = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[04/05 18:25:13    127s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/.qrctemp"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_file_name = "bk_adder_32bit"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option spef_define_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option reduce_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option debug_log = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option spef_output = "generic"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option dspf_output = "none"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option net_cc_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option rcdb_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option hierarchy_char = "/"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option bus_chars = "[]"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option pin_char = ":"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
[04/05 18:25:13    127s] multiple_partitions floating_resistors"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option layout_scale = "1.0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option dump_options = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option treat_special_chars = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option compressed_output = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option total_c_threshold = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option relative_c_threshold = "1"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option parallel_options = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option metal_fill_type = "floating"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option lic_queue = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option temperature = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option timeout = "300"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option num_of_trials = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_oa = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option report_details = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option report_shorts = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option compress_cache_files = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option disable_instances = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option disable_subnodes = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option dump_erosion_info = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option silicon_width_printing = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option add_explicit_vias = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option cap_ground_net = "0"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option top_cell = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option input_directory_name = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option binary_input = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option binary_output = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option bump_map_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_bump_instance = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option stitch_bump_model = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option eco_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option strict_error_reporting = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option report_outside_diearea_object = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option LEF files =
[04/05 18:25:13    127s] "/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/05 18:25:13    127s] /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option DEF files =
[04/05 18:25:13    127s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.def.gz"
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option GDSII files = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option SPICE files = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option ignored macros = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-143) : Option black macros = ""
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[04/05 18:25:13    127s] 
[04/05 18:25:13    127s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[04/05 18:25:14    127s] 
[04/05 18:25:14    127s] INFO (EXTHPY-253) : Extraction started at Tue Apr  5 18:25:14 2022.
[04/05 18:25:14    127s] 
[04/05 18:25:14    127s] INFO (EXTHPY-232) : Preprocessing stage started at Tue Apr  5 18:25:14 2022.
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.def.gz
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] WARNING (EXTGRMP-605) : Layer "poly" will not be extracted and will be ignored. 
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] WARNING (EXTGRMP-330) : LEF layer "active" is not mapped with any tech file layer. Ignoring its definition. 
[04/05 18:25:22    127s] An error will be issued if its definition is required.
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] WARNING (EXTGRMP-605) : Layer "active" will not be extracted and will be ignored. 
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 27 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
[04/05 18:25:22    127s]  ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 INV_X1 INV_X16 INV_X2
[04/05 18:25:22    127s] Check the library inputs and log files from library setup to determine whether there is a problem.
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-195) : Reading VIAS section.
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-195) : Reading PINS section.
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-195) : Reading NETS section.
[04/05 18:25:22    127s] 
[04/05 18:25:22    127s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[04/05 18:25:23    127s]   DEF/GDS/OASIS/LEF file 
[04/05 18:25:23    127s]     does NOT contain MetalFill data. 
[04/05 18:25:23    127s]   Techfile  
[04/05 18:25:23    127s]     does NOT contain WEE data.     
[04/05 18:25:23    127s]     does NOT contain Erosion data t=f( density ) 
[04/05 18:25:23    127s]     does NOT contain R(w) data.    
[04/05 18:25:23    127s]     does NOT contain R(w, s) data.  
[04/05 18:25:23    127s]     does NOT contain TC(w) data.    
[04/05 18:25:23    127s]     does NOT contain T/B enlargement data. 
[04/05 18:25:23    127s]     does     contain Floating Metal Fill models. 
[04/05 18:25:23    127s]     does NOT contain WBE data. 
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[04/05 18:25:23    127s]  MetalFill        : OFF 
[04/05 18:25:23    127s]  WEE Effects      : n/a 
[04/05 18:25:23    127s]  Erosion Effects  : n/a t=f(density) 
[04/05 18:25:23    127s]  T/B Enlargements : n/a 
[04/05 18:25:23    127s]  R(w) Effects     : n/a 
[04/05 18:25:23    127s]  R(w,s) Effects   : n/a 
[04/05 18:25:23    127s]  TC(w) Effects    : n/a 
[04/05 18:25:23    127s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-689) : CPU time for this stage is considerably lower than the clock  time.
[04/05 18:25:23    127s] Check disk/network slowness on the corresponding machine(s).
[04/05 18:25:23    127s] Consider using /tmp for the temporary_directory_name in the command file and copy the design and tech files to local directory.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[04/05 18:25:23    127s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/qrc.def.gz
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 10%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 20%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 30%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 40%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 50%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 60%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 70%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 80%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 90%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 1%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 2%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 3%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 4%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 5%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 6%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 7%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 8%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 9%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 11%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 12%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 13%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 14%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 15%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 16%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 17%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 18%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 19%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 21%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 22%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 23%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 24%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 25%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 26%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 27%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 28%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 29%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 31%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 32%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 33%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 34%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 35%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 36%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 37%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 38%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 39%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 41%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 42%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 43%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 44%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 45%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 46%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 47%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 48%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 49%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 51%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 52%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 53%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 54%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 55%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 56%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 57%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 58%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 59%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 61%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 62%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 63%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 64%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 65%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 66%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 67%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 68%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 69%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 71%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 72%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 73%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 74%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 75%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 76%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 77%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 78%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 79%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 81%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 82%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 83%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 84%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 85%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 86%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 87%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 88%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 89%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 91%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 92%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 93%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 94%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 95%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 96%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 97%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 98%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTSNZ-133) : 99%
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[04/05 18:25:23    127s] 
[04/05 18:25:23    127s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[04/05 18:25:25    127s] 
[04/05 18:25:25    127s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Apr  5 18:25:25 2022.
[04/05 18:25:25    127s] 
[04/05 18:25:25    127s] INFO (EXTHPY-247) : Preprocessing stage duration: 00:00:11.
[04/05 18:25:25    127s] 
[04/05 18:25:25    127s] INFO (EXTHPY-173) : Capacitance extraction started at Tue Apr  5 18:25:25 2022.
[04/05 18:25:25    127s] 
[04/05 18:25:25    127s] INFO (EXTHPY-103) : Extracting capacitance values.
[04/05 18:25:25    127s] 
[04/05 18:25:25    127s] INFO (EXTHPY-104) :    0%
[04/05 18:25:25    127s] 
[04/05 18:25:25    127s] INFO (EXTHPY-104) :    100%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Apr  5 18:25:26 2022.
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTHPY-248) : Capacitance extraction duration: 00:00:01.
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTHPY-175) : Output generation started at Tue Apr  5 18:25:26 2022.
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    0%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    10%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    20%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    30%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    40%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    50%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    60%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    70%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    80%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTSNZ-156) :    90%
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTHPY-176) : Output generation completed successfully at Tue Apr  5 18:25:26 2022.
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTHPY-249) : Output generation duration: 00:00:00.
[04/05 18:25:26    127s] 
[04/05 18:25:26    127s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[04/05 18:25:26    127s]  Preprocessing stage duration: 00:00:11.
[04/05 18:25:26    127s]  Capacitance extraction duration: 00:00:01.
[04/05 18:25:26    127s]  Output generation duration: 00:00:00.
[04/05 18:25:27    127s] 
[04/05 18:25:27    127s] INFO (EXTHPY-254) : Extraction completed successfully at Tue Apr  5 18:25:27 2022.
[04/05 18:25:28    127s] 
[04/05 18:25:28    127s] Ending at 2022-Apr-05 18:25:28 (2022-Apr-05 10:25:28 GMT).
[04/05 18:25:28    127s] 
[04/05 18:25:28    127s]  Tool:                    Cadence Quantus Extraction 64-bit
[04/05 18:25:28    127s]  Version:                 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[04/05 18:25:28    127s]  IR Build No:             062 
[04/05 18:25:28    127s]  Techfile:                
[04/05 18:25:28    127s]     rc_best
[04/05 18:25:28    127s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/_qrc_techdir/rc_best/qrcTechFile
[04/05 18:25:28    127s] ; version: 13.1.0-p102
[04/05 18:25:28    127s]     rc_worst
[04/05 18:25:28    127s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/_qrc_techdir/rc_worst/qrcTechFile
[04/05 18:25:28    127s] ; version: 13.1.0-p102 
[04/05 18:25:28    127s]  License(s) used:         1 of QTS300 
[04/05 18:25:28    127s]  User Name:               bxieaf
[04/05 18:25:28    127s]  Host Name:               EEX055
[04/05 18:25:28    127s]  Host OS Release:         Linux 3.10.0-1160.53.1.el7.x86_64
[04/05 18:25:28    127s]  Host OS Version:         #1 SMP Fri Jan 14 13:59:45 UTC 2022
[04/05 18:25:28    127s]  Run duration:            00:00:03 CPU time, 00:00:15 clock time
[04/05 18:25:28    127s]  Max (Total) memory used: 247 MB
[04/05 18:25:28    127s]  Max (CPU) memory used:   783 MB
[04/05 18:25:28    127s]  Max Temp-Directory used: 1 MB
[04/05 18:25:28    127s]  Nets/hour:               715K nets/CPU-hr, 143K nets/clock-hr
[04/05 18:25:28    127s]  Design data:
[04/05 18:25:28    127s]     Components:           233
[04/05 18:25:28    127s]     Phy components:       0
[04/05 18:25:28    127s]     Nets:                 596
[04/05 18:25:28    127s]     Unconnected pins:     0
[04/05 18:25:28    127s]  Warning messages:        5
[04/05 18:25:28    127s]  Error messages:          0
[04/05 18:25:28    127s] 
[04/05 18:25:28    127s] Exit code 0.
[04/05 18:25:28    127s] Cadence Quantus Extraction completed successfully at 2022-Apr-05 18:25:28
[04/05 18:25:28    127s] (2022-Apr-05 10:25:28 GMT).
[04/05 18:25:30    145s] *** qrc completed. ***
[04/05 18:25:30    145s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_best /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_best_0.spef.gz -rc_corner rc_worst /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_worst_125.spef.gz'...
[04/05 18:25:30    145s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1489.613M)
[04/05 18:25:30    145s] Following parasitics specified for RC corner rc_best:
[04/05 18:25:30    145s] 	/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_best_0.spef.gz (spef)
[04/05 18:25:30    145s] Following parasitics specified for RC corner rc_worst:
[04/05 18:25:30    145s] 	/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_worst_125.spef.gz (spef)
[04/05 18:25:31    145s] 		Cell bk_adder_32bit has spef /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_worst_125.spef.gz specified
[04/05 18:25:32    145s] 		Cell bk_adder_32bit has spef /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_best_0.spef.gz specified
[04/05 18:25:32    145s] spefIn Option :  /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_worst_125.spef.gz  -rc_corner rc_worst -starN -extended 
[04/05 18:25:32    145s] Spef available for 1 corner(s) but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[04/05 18:25:32    145s] spefIn Option :  /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_best_0.spef.gz  -rc_corner rc_best -starN -extended 
[04/05 18:25:33    145s] Start spef parsing (MEM=1489.61).
[04/05 18:25:33    145s] Number of corners: 2
[04/05 18:25:33    145s] Number of parallel threads processing the nets is: 1
[04/05 18:25:33    145s] Maximum backlog used in parser: 50.
[04/05 18:25:33    145s] Reading multiple SPEF files in parallel.
[04/05 18:25:33    145s] RCDB /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_TVp492.rcdb.d/bk_adder_32bit.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 1489.6M)
[04/05 18:25:33    146s] Creating parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_TVp492.rcdb.d/bk_adder_32bit.rcdb.d' for storing RC.
[04/05 18:25:33    146s] SPEF file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_worst_125.spef.gz.
[04/05 18:25:33    146s] Number of Resistors     : 2092
[04/05 18:25:33    146s] Number of Ground Caps   : 1069
[04/05 18:25:33    146s] Number of Coupling Caps : 0
[04/05 18:25:33    146s] 
[04/05 18:25:34    146s] SPEF file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_3n8DSw/bk_adder_32bit_rc_best_0.spef.gz.
[04/05 18:25:34    146s] Number of Resistors     : 2092
[04/05 18:25:34    146s] Number of Ground Caps   : 1068
[04/05 18:25:34    146s] Number of Coupling Caps : 0
[04/05 18:25:34    146s] 
[04/05 18:25:34    146s] RCDB /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_TVp492.rcdb.d/bk_adder_32bit.rcdb.d Creation Completed (CPU Time= 0:00:00.7  MEM= 1521.6M)
[04/05 18:25:34    146s] End spef parsing (MEM=1433.62 CPU=0:00:00.7 REAL=0:00:01.0).
[04/05 18:25:34    146s] Spef for RC Corner 'rc_worst' was previously specified. Dropping the previous specification.
[04/05 18:25:34    146s] Spef for RC Corner 'rc_best' was previously specified. Dropping the previous specification.
[04/05 18:25:34    146s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_TVp492.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1433.625M)
[04/05 18:25:34    146s] Cell bk_adder_32bit, hinst 
[04/05 18:25:34    146s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_TVp492.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1433.625M)
[04/05 18:25:34    146s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1433.625M)
[04/05 18:25:34    146s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_YYPdO8.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1433.625M)
[04/05 18:25:34    147s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_YYPdO8.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1426.363M)
[04/05 18:25:34    147s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=1426.363M)
[04/05 18:25:35    147s] Done read_parasitics... (cpu: 0:00:01.7 real: 0:00:05.0 mem: 1426.363M)
[04/05 18:25:35    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1428.4M
[04/05 18:25:35    147s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1428.4M
[04/05 18:25:35    147s] Fast DP-INIT is on for default
[04/05 18:25:35    147s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1428.4M
[04/05 18:25:35    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:1428.4M
[04/05 18:25:35    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1428.4M
[04/05 18:25:35    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1428.4M
[04/05 18:25:35    147s] Starting delay calculation for Setup views
[04/05 18:25:35    147s] #################################################################################
[04/05 18:25:35    147s] # Design Stage: PostRoute
[04/05 18:25:35    147s] # Design Name: bk_adder_32bit
[04/05 18:25:35    147s] # Design Mode: 45nm
[04/05 18:25:35    147s] # Analysis Mode: MMMC OCV 
[04/05 18:25:35    147s] # Parasitics Mode: SPEF/RCDB
[04/05 18:25:35    147s] # Signoff Settings: SI Off 
[04/05 18:25:35    147s] #################################################################################
[04/05 18:25:35    147s] Calculate early delays in OCV mode...
[04/05 18:25:35    147s] Calculate late delays in OCV mode...
[04/05 18:25:35    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 1445.1M, InitMEM = 1445.1M)
[04/05 18:25:35    147s] Start delay calculation (fullDC) (1 T). (MEM=1445.07)
[04/05 18:25:35    147s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[04/05 18:25:35    147s] AAE_INFO: Cdb files are: 
[04/05 18:25:35    147s]  	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
[04/05 18:25:35    147s] 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
[04/05 18:25:35    147s]  
[04/05 18:25:35    147s] Start AAE Lib Loading. (MEM=1445.07)
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
[04/05 18:25:35    147s] **WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
[04/05 18:25:35    147s] To increase the message display limit, refer to the product command reference manual.
[04/05 18:25:35    148s] End AAE Lib Loading. (MEM=1486.62 CPU=0:00:00.5 Real=0:00:00.0)
[04/05 18:25:35    148s] End AAE Lib Interpolated Model. (MEM=1486.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:35    148s] First Iteration Infinite Tw... 
[04/05 18:25:35    148s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_YYPdO8.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1486.617M)
[04/05 18:25:35    148s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1486.6M)
[04/05 18:25:36    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:25:36    148s] End delay calculation. (MEM=1481.69 CPU=0:00:00.2 REAL=0:00:01.0)
[04/05 18:25:36    148s] End delay calculation (fullDC). (MEM=1473.69 CPU=0:00:00.8 REAL=0:00:01.0)
[04/05 18:25:36    148s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1473.7M) ***
[04/05 18:25:36    148s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:29 mem=1473.7M)
[04/05 18:25:40    148s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.924%
------------------------------------------------------------
Reported timing to dir reports/signoffTimingReports
[04/05 18:25:40    148s] Total CPU time: 21.41 sec
[04/05 18:25:40    148s] Total Real time: 31.0 sec
[04/05 18:25:40    148s] Total Memory Usage: 1409.949219 Mbytes
[04/05 18:25:40    148s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:40    148s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:40    148s] 
[04/05 18:25:40    148s] =============================================================================================
[04/05 18:25:40    148s]  Final TAT Report for timeDesign
[04/05 18:25:40    148s] =============================================================================================
[04/05 18:25:40    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:25:40    148s] ---------------------------------------------------------------------------------------------
[04/05 18:25:40    148s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.0    1.0
[04/05 18:25:40    148s] [ FullDelayCalc          ]      1   0:00:01.0  (   3.3 % )     0:00:01.0 /  0:00:01.0    1.0
[04/05 18:25:40    148s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:05.7 /  0:00:01.2    0.2
[04/05 18:25:40    148s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:40    148s] [ DrvReport              ]      1   0:00:04.5  (  14.6 % )     0:00:04.6 /  0:00:00.0    0.0
[04/05 18:25:40    148s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[04/05 18:25:40    148s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:40    148s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:40    148s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[04/05 18:25:40    148s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:40    148s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/05 18:25:40    148s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/05 18:25:40    148s] [ MISC                   ]          0:00:25.4  (  81.6 % )     0:00:25.4 /  0:00:20.3    0.8
[04/05 18:25:40    148s] ---------------------------------------------------------------------------------------------
[04/05 18:25:40    148s]  timeDesign TOTAL                   0:00:31.1  ( 100.0 % )     0:00:31.1 /  0:00:21.4    0.7
[04/05 18:25:40    148s] ---------------------------------------------------------------------------------------------
[04/05 18:25:40    148s] 
[04/05 18:25:40    148s] Info: pop threads available for lower-level modules during optimization.
[04/05 18:25:40    148s] <CMD> timeDesign -signoff -si -hold -outDir reports/signoffTimingReports
[04/05 18:25:40    148s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[04/05 18:25:40    148s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[04/05 18:25:40    148s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[04/05 18:25:40    148s] **WARN: (IMPOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
[04/05 18:25:40    148s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:40    148s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:40    148s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:25:40    148s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_YYPdO8.rcdb.d/bk_adder_32bit.rcdb.d': 298 access done (mem: 1409.949M)
[04/05 18:25:40    148s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/05 18:25:40    148s] Type 'man IMPEXT-3493' for more detail.
[04/05 18:25:40    148s] Extraction called for design 'bk_adder_32bit' of instances=233 and nets=361 using extraction engine 'postRoute' at effort level 'signoff' .
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[04/05 18:25:44    148s] 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[04/05 18:25:44    148s] ---------------------------------------------------------------------------------------------------------------
[04/05 18:25:44    148s]                                   Copyright 2019 Cadence Design Systems,
[04/05 18:25:44    148s] Inc.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] extract \
[04/05 18:25:44    148s] 	 -selection "all" \
[04/05 18:25:44    148s] 	 -type "rc_decoupled"
[04/05 18:25:44    148s] extraction_setup \
[04/05 18:25:44    148s] 	 -max_fracture_length 50 \
[04/05 18:25:44    148s] 	 -promote_pin_pad "LOGICAL"
[04/05 18:25:44    148s] filter_coupling_cap \
[04/05 18:25:44    148s] 	 -cap_filtering_mode "absolute_and_relative" \
[04/05 18:25:44    148s] 	 -coupling_cap_threshold_absolute 0.1 \
[04/05 18:25:44    148s] 	 -coupling_cap_threshold_relative 1.0 \
[04/05 18:25:44    148s] 	 -total_cap_threshold 0.0
[04/05 18:25:44    148s] input_db -type def \
[04/05 18:25:44    148s] 	 -lef_file_list_file "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.leflist"
[04/05 18:25:44    148s] log_file \
[04/05 18:25:44    148s] 	 -dump_options true \
[04/05 18:25:44    148s] 	 -file_name "qrc_27484_20220405_18:25:40.log"
[04/05 18:25:44    148s] output_db -type spef \
[04/05 18:25:44    148s] 	 -short_incomplete_net_pins true \
[04/05 18:25:44    148s] 	 -subtype "STANDARD"
[04/05 18:25:44    148s] output_setup \
[04/05 18:25:44    148s] 	 -compressed true \
[04/05 18:25:44    148s] 	 -directory_name "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4" \
[04/05 18:25:44    148s] 	 -file_name "bk_adder_32bit" \
[04/05 18:25:44    148s] 	 -temporary_directory_name "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4"
[04/05 18:25:44    148s] process_technology \
[04/05 18:25:44    148s] 	 -technology_corner \
[04/05 18:25:44    148s] 		"rc_best" \
[04/05 18:25:44    148s] 		"rc_worst" \
[04/05 18:25:44    148s] 	 -technology_library_file "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/_qrc_techlib.defs" \
[04/05 18:25:44    148s] 	 -technology_name "_qrc_tech_" \
[04/05 18:25:44    148s] 	 -temperature \
[04/05 18:25:44    148s] 		0 \
[04/05 18:25:44    148s] 		125
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-102) : Starting at 2022-Apr-05 18:25:44 (2022-Apr-05 10:25:44 GMT) on host EEX055
[04/05 18:25:44    148s] with pid 31591.
[04/05 18:25:44    148s] Running binary as: 
[04/05 18:25:44    148s]  /usr/eelocal/cadence/ext191/tools/extraction/bin/64bit/qrc -cmd
[04/05 18:25:44    148s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.cmd
[04/05 18:25:44    148s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.def.gz  
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-142) : Command line arguments:
[04/05 18:25:44    148s] "-cmd"
[04/05 18:25:44    148s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.cmd"
[04/05 18:25:44    148s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.def.gz"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option log_file = "qrc_27484_20220405_18:25:40.log"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option max_error_messages = "100"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option message_detail_level = "10"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option tech_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option library_name = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option gray_data = "obs"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option use_macro_density = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_directory_name =
[04/05 18:25:44    148s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option user_comment = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[04/05 18:25:44    148s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/.qrctemp"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_file_name = "bk_adder_32bit"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option spef_define_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option reduce_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option debug_log = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option spef_output = "generic"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option dspf_output = "none"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option net_cc_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option rcdb_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option hierarchy_char = "/"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option bus_chars = "[]"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option pin_char = ":"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
[04/05 18:25:44    148s] multiple_partitions floating_resistors"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option layout_scale = "1.0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option dump_options = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option treat_special_chars = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option compressed_output = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option max_resistor_length = "50"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option total_c_threshold = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option relative_c_threshold = "1"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option parallel_options = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option metal_fill_type = "floating"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option lic_queue = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option temperature = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option timeout = "300"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option num_of_trials = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_oa = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option report_details = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option report_shorts = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option compress_cache_files = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option disable_instances = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option disable_subnodes = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option dump_erosion_info = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option silicon_width_printing = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option add_explicit_vias = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option cap_ground_net = "0"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option top_cell = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option input_directory_name = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option binary_input = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option binary_output = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option bump_map_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_bump_instance = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option stitch_bump_model = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option eco_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option strict_error_reporting = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option report_outside_diearea_object = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option LEF files =
[04/05 18:25:44    148s] "/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/05 18:25:44    148s] /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option DEF files =
[04/05 18:25:44    148s] "/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.def.gz"
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option GDSII files = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option SPICE files = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option ignored macros = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-143) : Option black macros = ""
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-155) : Layer mappings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTHPY-253) : Extraction started at Tue Apr  5 18:25:44 2022.
[04/05 18:25:44    148s] 
[04/05 18:25:44    148s] INFO (EXTHPY-232) : Preprocessing stage started at Tue Apr  5 18:25:44 2022.
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.def.gz
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] WARNING (EXTGRMP-605) : Layer "poly" will not be extracted and will be ignored. 
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] WARNING (EXTGRMP-330) : LEF layer "active" is not mapped with any tech file layer. Ignoring its definition. 
[04/05 18:25:53    148s] An error will be issued if its definition is required.
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] WARNING (EXTGRMP-605) : Layer "active" will not be extracted and will be ignored. 
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-338) : /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 27 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
[04/05 18:25:53    148s]  ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 INV_X1 INV_X16 INV_X2
[04/05 18:25:53    148s] Check the library inputs and log files from library setup to determine whether there is a problem.
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-195) : Reading VIAS section.
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-195) : Reading PINS section.
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-195) : Reading NETS section.
[04/05 18:25:53    148s] 
[04/05 18:25:53    148s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[04/05 18:25:54    148s]   DEF/GDS/OASIS/LEF file 
[04/05 18:25:54    148s]     does NOT contain MetalFill data. 
[04/05 18:25:54    148s]   Techfile  
[04/05 18:25:54    148s]     does NOT contain WEE data.     
[04/05 18:25:54    148s]     does NOT contain Erosion data t=f( density ) 
[04/05 18:25:54    148s]     does NOT contain R(w) data.    
[04/05 18:25:54    148s]     does NOT contain R(w, s) data.  
[04/05 18:25:54    148s]     does NOT contain TC(w) data.    
[04/05 18:25:54    148s]     does NOT contain T/B enlargement data. 
[04/05 18:25:54    148s]     does     contain Floating Metal Fill models. 
[04/05 18:25:54    148s]     does NOT contain WBE data. 
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[04/05 18:25:54    148s]  MetalFill        : OFF 
[04/05 18:25:54    148s]  WEE Effects      : n/a 
[04/05 18:25:54    148s]  Erosion Effects  : n/a t=f(density) 
[04/05 18:25:54    148s]  T/B Enlargements : n/a 
[04/05 18:25:54    148s]  R(w) Effects     : n/a 
[04/05 18:25:54    148s]  R(w,s) Effects   : n/a 
[04/05 18:25:54    148s]  TC(w) Effects    : n/a 
[04/05 18:25:54    148s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-689) : CPU time for this stage is considerably lower than the clock  time.
[04/05 18:25:54    148s] Check disk/network slowness on the corresponding machine(s).
[04/05 18:25:54    148s] Consider using /tmp for the temporary_directory_name in the command file and copy the design and tech files to local directory.
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[04/05 18:25:54    148s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/qrc.def.gz
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 10%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 20%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 30%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 40%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 50%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 60%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 70%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 80%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTSNZ-133) : 90%
[04/05 18:25:54    148s] 
[04/05 18:25:54    148s] INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 1%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 2%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 3%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 4%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 5%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 6%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 7%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 8%
[04/05 18:25:55    148s] 
[04/05 18:25:55    148s] INFO (EXTSNZ-133) : 9%
[04/05 18:25:55    148s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 11%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 12%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 13%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 14%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 15%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 16%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 17%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 18%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 19%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 21%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 22%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 23%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 24%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 25%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 26%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 27%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 28%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 29%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 31%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 32%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 33%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 34%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 35%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 36%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 37%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 38%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 39%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 41%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 42%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 43%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 44%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 45%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 46%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 47%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 48%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 49%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 51%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 52%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 53%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 54%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 55%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 56%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 57%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 58%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 59%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 61%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 62%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 63%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 64%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 65%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 66%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 67%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 68%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 69%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 71%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 72%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 73%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 74%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 75%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 76%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 77%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 78%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 79%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 81%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 82%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 83%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 84%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 85%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 86%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 87%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 88%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 89%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 91%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 92%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 93%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 94%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 95%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 96%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 97%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 98%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTSNZ-133) : 99%
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[04/05 18:25:55    149s] 
[04/05 18:25:55    149s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[04/05 18:25:56    149s] 
[04/05 18:25:56    149s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Apr  5 18:25:56 2022.
[04/05 18:25:56    149s] 
[04/05 18:25:56    149s] INFO (EXTHPY-247) : Preprocessing stage duration: 00:00:12.
[04/05 18:25:56    149s] 
[04/05 18:25:56    149s] INFO (EXTHPY-173) : Capacitance extraction started at Tue Apr  5 18:25:56 2022.
[04/05 18:25:56    149s] 
[04/05 18:25:56    149s] INFO (EXTHPY-103) : Extracting capacitance values.
[04/05 18:25:56    149s] 
[04/05 18:25:56    149s] INFO (EXTHPY-104) :    0%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTHPY-104) :    100%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Apr  5 18:25:57 2022.
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTHPY-248) : Capacitance extraction duration: 00:00:01.
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTHPY-175) : Output generation started at Tue Apr  5 18:25:57 2022.
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    0%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    10%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    20%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    30%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    40%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    50%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    60%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    70%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    80%
[04/05 18:25:57    149s] 
[04/05 18:25:57    149s] INFO (EXTSNZ-156) :    90%
[04/05 18:25:58    149s] 
[04/05 18:25:58    149s] INFO (EXTHPY-176) : Output generation completed successfully at Tue Apr  5 18:25:58 2022.
[04/05 18:25:58    149s] 
[04/05 18:25:58    149s] INFO (EXTHPY-249) : Output generation duration: 00:00:01.
[04/05 18:25:58    149s] 
[04/05 18:25:58    149s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[04/05 18:25:58    149s]  Preprocessing stage duration: 00:00:12.
[04/05 18:25:58    149s]  Capacitance extraction duration: 00:00:01.
[04/05 18:25:58    149s]  Output generation duration: 00:00:01.
[04/05 18:25:59    149s] 
[04/05 18:25:59    149s] INFO (EXTHPY-254) : Extraction completed successfully at Tue Apr  5 18:25:59 2022.
[04/05 18:26:00    149s] 
[04/05 18:26:00    149s] Ending at 2022-Apr-05 18:26:00 (2022-Apr-05 10:26:00 GMT).
[04/05 18:26:00    149s] 
[04/05 18:26:00    149s]  Tool:                    Cadence Quantus Extraction 64-bit
[04/05 18:26:00    149s]  Version:                 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
[04/05 18:26:00    149s]  IR Build No:             062 
[04/05 18:26:00    149s]  Techfile:                
[04/05 18:26:00    149s]     rc_best
[04/05 18:26:00    149s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/_qrc_techdir/rc_best/qrcTechFile
[04/05 18:26:00    149s] ; version: 13.1.0-p102
[04/05 18:26:00    149s]     rc_worst
[04/05 18:26:00    149s] /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/_qrc_techdir/rc_worst/qrcTechFile
[04/05 18:26:00    149s] ; version: 13.1.0-p102 
[04/05 18:26:00    149s]  License(s) used:         1 of QTS300 
[04/05 18:26:00    149s]  User Name:               bxieaf
[04/05 18:26:00    149s]  Host Name:               EEX055
[04/05 18:26:00    149s]  Host OS Release:         Linux 3.10.0-1160.53.1.el7.x86_64
[04/05 18:26:00    149s]  Host OS Version:         #1 SMP Fri Jan 14 13:59:45 UTC 2022
[04/05 18:26:00    149s]  Run duration:            00:00:03 CPU time, 00:00:16 clock time
[04/05 18:26:00    149s]  Max (Total) memory used: 245 MB
[04/05 18:26:00    149s]  Max (CPU) memory used:   783 MB
[04/05 18:26:00    149s]  Max Temp-Directory used: 1 MB
[04/05 18:26:00    149s]  Nets/hour:               715K nets/CPU-hr, 134K nets/clock-hr
[04/05 18:26:00    149s]  Design data:
[04/05 18:26:00    149s]     Components:           233
[04/05 18:26:00    149s]     Phy components:       0
[04/05 18:26:00    149s]     Nets:                 596
[04/05 18:26:00    149s]     Unconnected pins:     0
[04/05 18:26:00    149s]  Warning messages:        5
[04/05 18:26:00    149s]  Error messages:          0
[04/05 18:26:00    149s] 
[04/05 18:26:00    149s] Exit code 0.
[04/05 18:26:00    149s] Cadence Quantus Extraction completed successfully at 2022-Apr-05 18:26:00
[04/05 18:26:00    149s] (2022-Apr-05 10:26:00 GMT).
[04/05 18:26:01    168s] *** qrc completed. ***
[04/05 18:26:01    168s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner rc_best /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_best_0.spef.gz -rc_corner rc_worst /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_worst_125.spef.gz'...
[04/05 18:26:01    168s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1409.949M)
[04/05 18:26:01    168s] Following parasitics specified for RC corner rc_best:
[04/05 18:26:01    168s] 	/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_best_0.spef.gz (spef)
[04/05 18:26:01    168s] Following parasitics specified for RC corner rc_worst:
[04/05 18:26:01    168s] 	/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_worst_125.spef.gz (spef)
[04/05 18:26:02    168s] 		Cell bk_adder_32bit has spef /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_worst_125.spef.gz specified
[04/05 18:26:02    168s] 		Cell bk_adder_32bit has spef /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_best_0.spef.gz specified
[04/05 18:26:03    168s] spefIn Option :  /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_worst_125.spef.gz  -rc_corner rc_worst -starN -extended 
[04/05 18:26:03    168s] Spef available for 1 corner(s) but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[04/05 18:26:03    168s] spefIn Option :  /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_best_0.spef.gz  -rc_corner rc_best -starN -extended 
[04/05 18:26:04    168s] Start spef parsing (MEM=1395.75).
[04/05 18:26:04    168s] Number of corners: 2
[04/05 18:26:04    168s] Number of parallel threads processing the nets is: 1
[04/05 18:26:04    168s] Maximum backlog used in parser: 50.
[04/05 18:26:04    168s] Reading multiple SPEF files in parallel.
[04/05 18:26:04    168s] RCDB /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_qBPkES.rcdb.d/bk_adder_32bit.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 1395.7M)
[04/05 18:26:04    168s] Creating parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_qBPkES.rcdb.d/bk_adder_32bit.rcdb.d' for storing RC.
[04/05 18:26:04    168s] SPEF file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_best_0.spef.gz.
[04/05 18:26:04    168s] Number of Resistors     : 2092
[04/05 18:26:04    168s] Number of Ground Caps   : 1068
[04/05 18:26:04    168s] Number of Coupling Caps : 0
[04/05 18:26:04    168s] 
[04/05 18:26:05    169s] SPEF file /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/tmp_qrc_AuJuU4/bk_adder_32bit_rc_worst_125.spef.gz.
[04/05 18:26:05    169s] Number of Resistors     : 2092
[04/05 18:26:05    169s] Number of Ground Caps   : 1069
[04/05 18:26:05    169s] Number of Coupling Caps : 0
[04/05 18:26:05    169s] 
[04/05 18:26:05    169s] RCDB /tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_qBPkES.rcdb.d/bk_adder_32bit.rcdb.d Creation Completed (CPU Time= 0:00:00.8  MEM= 1451.8M)
[04/05 18:26:05    169s] End spef parsing (MEM=1415.76 CPU=0:00:00.8 REAL=0:00:01.0).
[04/05 18:26:05    169s] Spef for RC Corner 'rc_worst' was previously specified. Dropping the previous specification.
[04/05 18:26:05    169s] Spef for RC Corner 'rc_best' was previously specified. Dropping the previous specification.
[04/05 18:26:05    169s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_qBPkES.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1415.758M)
[04/05 18:26:05    169s] Cell bk_adder_32bit, hinst 
[04/05 18:26:05    169s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_qBPkES.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1415.758M)
[04/05 18:26:05    169s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1415.758M)
[04/05 18:26:05    169s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_MTy5Mo.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1415.758M)
[04/05 18:26:05    169s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_MTy5Mo.rcdb.d/bk_adder_32bit.rcdb.d': 0 access done (mem: 1408.496M)
[04/05 18:26:05    169s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=1408.496M)
[04/05 18:26:06    169s] Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:05.0 mem: 1408.496M)
[04/05 18:26:06    169s] All LLGs are deleted
[04/05 18:26:06    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1410.5M
[04/05 18:26:06    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1410.5M
[04/05 18:26:06    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1410.5M
[04/05 18:26:06    169s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1410.5M
[04/05 18:26:06    169s] Fast DP-INIT is on for default
[04/05 18:26:06    169s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1410.5M
[04/05 18:26:06    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.031, MEM:1410.5M
[04/05 18:26:06    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1410.5M
[04/05 18:26:06    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1410.5M
[04/05 18:26:06    169s] Starting delay calculation for Hold views
[04/05 18:26:06    169s] #################################################################################
[04/05 18:26:06    169s] # Design Stage: PostRoute
[04/05 18:26:06    169s] # Design Name: bk_adder_32bit
[04/05 18:26:06    169s] # Design Mode: 45nm
[04/05 18:26:06    169s] # Analysis Mode: MMMC OCV 
[04/05 18:26:06    169s] # Parasitics Mode: SPEF/RCDB
[04/05 18:26:06    169s] # Signoff Settings: SI Off 
[04/05 18:26:06    169s] #################################################################################
[04/05 18:26:06    170s] Calculate late delays in OCV mode...
[04/05 18:26:06    170s] Calculate early delays in OCV mode...
[04/05 18:26:06    170s] Topological Sorting (REAL = 0:00:00.0, MEM = 1427.2M, InitMEM = 1427.2M)
[04/05 18:26:06    170s] Start delay calculation (fullDC) (1 T). (MEM=1427.2)
[04/05 18:26:06    170s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[04/05 18:26:06    170s] End AAE Lib Interpolated Model. (MEM=1427.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:26:06    170s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_MTy5Mo.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1427.203M)
[04/05 18:26:06    170s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1427.2M)
[04/05 18:26:06    170s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:26:06    170s] End delay calculation. (MEM=1442.89 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:26:06    170s] End delay calculation (fullDC). (MEM=1442.89 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:26:06    170s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1442.9M) ***
[04/05 18:26:06    170s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:50 mem=1442.9M)
[04/05 18:26:06    170s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 analysis_fast 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 59.924%
------------------------------------------------------------
Reported timing to dir reports/signoffTimingReports
[04/05 18:26:06    170s] Total CPU time: 21.78 sec
[04/05 18:26:06    170s] Total Real time: 26.0 sec
[04/05 18:26:06    170s] Total Memory Usage: 1377.683594 Mbytes
[04/05 18:26:06    170s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:26:06    170s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/05 18:26:06    170s] 
[04/05 18:26:06    170s] =============================================================================================
[04/05 18:26:06    170s]  Final TAT Report for timeDesign
[04/05 18:26:06    170s] =============================================================================================
[04/05 18:26:06    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/05 18:26:06    170s] ---------------------------------------------------------------------------------------------
[04/05 18:26:06    170s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:26:06    170s] [ FullDelayCalc          ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/05 18:26:06    170s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/05 18:26:06    170s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[04/05 18:26:06    170s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/05 18:26:06    170s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/05 18:26:06    170s] [ MISC                   ]          0:00:25.2  (  97.9 % )     0:00:25.2 /  0:00:21.3    0.8
[04/05 18:26:06    170s] ---------------------------------------------------------------------------------------------
[04/05 18:26:06    170s]  timeDesign TOTAL                   0:00:25.8  ( 100.0 % )     0:00:25.8 /  0:00:21.8    0.8
[04/05 18:26:06    170s] ---------------------------------------------------------------------------------------------
[04/05 18:26:06    170s] 
[04/05 18:26:06    170s] <CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2  FILLCELL_X1}
[04/05 18:26:06    170s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/05 18:26:06    170s] Type 'man IMPSP-5217' for more detail.
[04/05 18:26:06    170s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1377.7M
[04/05 18:26:06    170s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1377.7M
[04/05 18:26:06    170s] #spOpts: N=45 
[04/05 18:26:06    170s] All LLGs are deleted
[04/05 18:26:06    170s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1377.7M
[04/05 18:26:06    170s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1377.7M
[04/05 18:26:06    170s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1377.7M
[04/05 18:26:06    170s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1377.7M
[04/05 18:26:06    170s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/05 18:26:06    170s] SiteArray: non-trimmed site array dimensions = 14 x 113
[04/05 18:26:06    170s] SiteArray: use 16,384 bytes
[04/05 18:26:06    170s] SiteArray: current memory after site array memory allocation 1409.7M
[04/05 18:26:06    170s] SiteArray: FP blocked sites are writable
[04/05 18:26:06    170s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/05 18:26:06    170s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1409.7M
[04/05 18:26:06    170s] Process 2681 wires and vias for routing blockage and capacity analysis
[04/05 18:26:06    170s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.023, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.024, MEM:1409.7M
[04/05 18:26:06    170s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1409.7MB).
[04/05 18:26:06    170s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.031, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1409.7M
[04/05 18:26:06    170s]   Signal wire search tree: 3101 elements. (cpu=0:00:00.0, mem=0.0M)
[04/05 18:26:06    170s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1409.7M
[04/05 18:26:06    170s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/05 18:26:06    170s] AddFiller main function time CPU:0.086, REAL:0.088
[04/05 18:26:06    170s] Filler instance commit time CPU:0.031, REAL:0.030
[04/05 18:26:06    170s] *INFO: Adding fillers to top-module.
[04/05 18:26:06    170s] *INFO:   Added 2 filler insts (cell FILLCELL_X32 / prefix FILLER).
[04/05 18:26:06    170s] *INFO:   Added 4 filler insts (cell FILLCELL_X16 / prefix FILLER).
[04/05 18:26:06    170s] *INFO:   Added 12 filler insts (cell FILLCELL_X8 / prefix FILLER).
[04/05 18:26:06    170s] *INFO:   Added 23 filler insts (cell FILLCELL_X4 / prefix FILLER).
[04/05 18:26:06    170s] *INFO:   Added 318 filler insts (cell FILLCELL_X1 / prefix FILLER).
[04/05 18:26:06    170s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[04/05 18:26:06    170s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.090, REAL:0.089, MEM:1409.7M
[04/05 18:26:06    170s] *INFO: Total 359 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[04/05 18:26:06    170s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.090, REAL:0.090, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1409.7M
[04/05 18:26:06    170s] For 359 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/05 18:26:06    170s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.001, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.100, REAL:0.091, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.100, REAL:0.091, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.7M
[04/05 18:26:06    170s] All LLGs are deleted
[04/05 18:26:06    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.7M
[04/05 18:26:06    170s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.150, REAL:0.127, MEM:1409.7M
[04/05 18:26:06    170s] <CMD> saveDesign db/bk_adder_32bit_postroute.enc
[04/05 18:26:06    170s] The in-memory database contained RC information but was not saved. To save 
[04/05 18:26:06    170s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/05 18:26:06    170s] so it should only be saved when it is really desired.
[04/05 18:26:06    170s] #% Begin save design ... (date=04/05 18:26:06, mem=1090.7M)
[04/05 18:26:07    170s] % Begin Save ccopt configuration ... (date=04/05 18:26:06, mem=1090.7M)
[04/05 18:26:07    170s] % End Save ccopt configuration ... (date=04/05 18:26:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.8M, current mem=1090.8M)
[04/05 18:26:07    170s] % Begin Save netlist data ... (date=04/05 18:26:07, mem=1090.8M)
[04/05 18:26:07    170s] Writing Binary DB to db/bk_adder_32bit_postroute.enc.dat.tmp/bk_adder_32bit.v.bin in single-threaded mode...
[04/05 18:26:07    170s] % End Save netlist data ... (date=04/05 18:26:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.8M, current mem=1090.8M)
[04/05 18:26:07    170s] Saving symbol-table file ...
[04/05 18:26:07    170s] Saving congestion map file db/bk_adder_32bit_postroute.enc.dat.tmp/bk_adder_32bit.route.congmap.gz ...
[04/05 18:26:08    171s] % Begin Save AAE data ... (date=04/05 18:26:08, mem=1090.8M)
[04/05 18:26:08    171s] Saving AAE Data ...
[04/05 18:26:08    171s] % End Save AAE data ... (date=04/05 18:26:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1090.8M, current mem=1090.8M)
[04/05 18:26:08    171s] Saving preference file db/bk_adder_32bit_postroute.enc.dat.tmp/gui.pref.tcl ...
[04/05 18:26:08    171s] Saving mode setting ...
[04/05 18:26:08    171s] Saving global file ...
[04/05 18:26:09    171s] % Begin Save floorplan data ... (date=04/05 18:26:09, mem=1091.0M)
[04/05 18:26:09    171s] Saving floorplan file ...
[04/05 18:26:09    171s] % End Save floorplan data ... (date=04/05 18:26:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1091.0M, current mem=1091.0M)
[04/05 18:26:09    171s] Saving PG file db/bk_adder_32bit_postroute.enc.dat.tmp/bk_adder_32bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr  5 18:26:09 2022)
[04/05 18:26:10    171s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1409.2M) ***
[04/05 18:26:10    171s] Saving Drc markers ...
[04/05 18:26:10    171s] ... No Drc file written since there is no markers found.
[04/05 18:26:10    171s] % Begin Save placement data ... (date=04/05 18:26:10, mem=1091.0M)
[04/05 18:26:10    171s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/05 18:26:10    171s] Save Adaptive View Pruning View Names to Binary file
[04/05 18:26:10    171s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1412.2M) ***
[04/05 18:26:10    171s] % End Save placement data ... (date=04/05 18:26:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.0M, current mem=1091.0M)
[04/05 18:26:10    171s] % Begin Save routing data ... (date=04/05 18:26:10, mem=1091.0M)
[04/05 18:26:10    171s] Saving route file ...
[04/05 18:26:11    171s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1409.2M) ***
[04/05 18:26:11    171s] % End Save routing data ... (date=04/05 18:26:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=1091.0M, current mem=1091.0M)
[04/05 18:26:11    171s] Saving property file db/bk_adder_32bit_postroute.enc.dat.tmp/bk_adder_32bit.prop
[04/05 18:26:11    171s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1412.2M) ***
[04/05 18:26:11    171s] #Saving pin access data to file db/bk_adder_32bit_postroute.enc.dat.tmp/bk_adder_32bit.apa ...
[04/05 18:26:11    171s] #
[04/05 18:26:12    171s] % Begin Save power constraints data ... (date=04/05 18:26:12, mem=1091.1M)
[04/05 18:26:12    171s] % End Save power constraints data ... (date=04/05 18:26:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1091.1M, current mem=1091.1M)
[04/05 18:26:18    177s] Generated self-contained design bk_adder_32bit_postroute.enc.dat.tmp
[04/05 18:26:18    177s] #% End save design ... (date=04/05 18:26:18, total cpu=0:00:07.1, real=0:00:12.0, peak res=1092.3M, current mem=1092.3M)
[04/05 18:26:18    177s] *** Message Summary: 0 warning(s), 0 error(s)
[04/05 18:26:18    177s] 
[04/05 18:26:18    177s]  *** Starting Verify Geometry (MEM: 1403.2) ***
[04/05 18:26:18    177s] 
[04/05 18:26:18    177s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[04/05 18:26:18    177s]   VERIFY GEOMETRY ...... Starting Verification
[04/05 18:26:18    177s]   VERIFY GEOMETRY ...... Initializing
[04/05 18:26:18    177s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/05 18:26:18    177s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/05 18:26:18    177s]                   ...... bin size: 2160
[04/05 18:26:18    177s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/05 18:26:19    178s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/05 18:26:19    178s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/05 18:26:19    178s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/05 18:26:19    178s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/05 18:26:19    178s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/05 18:26:19    178s] VG: elapsed time: 1.00
[04/05 18:26:19    178s] Begin Summary ...
[04/05 18:26:19    178s]   Cells       : 0
[04/05 18:26:19    178s]   SameNet     : 0
[04/05 18:26:19    178s]   Wiring      : 0
[04/05 18:26:19    178s]   Antenna     : 0
[04/05 18:26:19    178s]   Short       : 0
[04/05 18:26:19    178s]   Overlap     : 0
[04/05 18:26:19    178s] End Summary
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] **********End: VERIFY GEOMETRY**********
[04/05 18:26:19    178s]  *** verify geometry (CPU: 0:00:00.3  MEM: 105.0M)
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] <CMD> verifyConnectivity -type all -report reports/bk_adder_32bit.connectivity.rpt
[04/05 18:26:19    178s] VERIFY_CONNECTIVITY use new engine.
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] ******** Start: VERIFY CONNECTIVITY ********
[04/05 18:26:19    178s] Start Time: Tue Apr  5 18:26:19 2022
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Design Name: bk_adder_32bit
[04/05 18:26:19    178s] Database Units: 2000
[04/05 18:26:19    178s] Design Boundary: (0.0000, 0.0000) (33.6300, 31.6400)
[04/05 18:26:19    178s] Error Limit = 1000; Warning Limit = 50
[04/05 18:26:19    178s] Check all nets
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Begin Summary 
[04/05 18:26:19    178s]   Found no problems or warnings.
[04/05 18:26:19    178s] End Summary
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] End Time: Tue Apr  5 18:26:19 2022
[04/05 18:26:19    178s] Time Elapsed: 0:00:00.0
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] ******** End: VERIFY CONNECTIVITY ********
[04/05 18:26:19    178s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/05 18:26:19    178s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] <CMD> summaryReport -outdir reports/summaryReport
[04/05 18:26:19    178s] Start to collect the design information.
[04/05 18:26:19    178s] Build netlist information for Cell bk_adder_32bit.
[04/05 18:26:19    178s] Finished collecting the design information.
[04/05 18:26:19    178s] Generating standard cells used in the design report.
[04/05 18:26:19    178s] Analyze library ... 
[04/05 18:26:19    178s] Analyze netlist ... 
[04/05 18:26:19    178s] Generate no-driven nets information report.
[04/05 18:26:19    178s] Analyze timing ... 
[04/05 18:26:19    178s] Analyze floorplan/placement ... 
[04/05 18:26:19    178s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1508.3M
[04/05 18:26:19    178s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1508.3M
[04/05 18:26:19    178s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1508.3M
[04/05 18:26:19    178s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1508.3M
[04/05 18:26:19    178s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:1508.3M
[04/05 18:26:19    178s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1508.3M
[04/05 18:26:19    178s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1508.3M
[04/05 18:26:19    178s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1508.3M
[04/05 18:26:19    178s] Analysis Routing ...
[04/05 18:26:19    178s] Report saved in file reports/summaryReport/bk_adder_32bit.main.htm.ascii
[04/05 18:26:19    178s] <CMD> report_area -out_file reports/bk_adder_32bit.routed.area.rpt
[04/05 18:26:19    178s] <CMD> report_power -outfile reports/bk_adder_32bit.routed.power.rpt
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Power Net Detected:
[04/05 18:26:19    178s]         Voltage	    Name
[04/05 18:26:19    178s]              0V	    VSS
[04/05 18:26:19    178s]           0.95V	    VDD
[04/05 18:26:19    178s] #################################################################################
[04/05 18:26:19    178s] # Design Stage: PostRoute
[04/05 18:26:19    178s] # Design Name: bk_adder_32bit
[04/05 18:26:19    178s] # Design Mode: 45nm
[04/05 18:26:19    178s] # Analysis Mode: MMMC OCV 
[04/05 18:26:19    178s] # Parasitics Mode: SPEF/RCDB
[04/05 18:26:19    178s] # Signoff Settings: SI Off 
[04/05 18:26:19    178s] #################################################################################
[04/05 18:26:19    178s] Calculate early delays in OCV mode...
[04/05 18:26:19    178s] Calculate late delays in OCV mode...
[04/05 18:26:19    178s] Topological Sorting (REAL = 0:00:00.0, MEM = 1522.5M, InitMEM = 1522.5M)
[04/05 18:26:19    178s] Start delay calculation (fullDC) (1 T). (MEM=1522.46)
[04/05 18:26:19    178s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[04/05 18:26:19    178s] End AAE Lib Interpolated Model. (MEM=1522.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:26:19    178s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1522.5M)
[04/05 18:26:19    178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:26:19    178s] End delay calculation. (MEM=1538.15 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:26:19    178s] End delay calculation (fullDC). (MEM=1538.15 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:26:19    178s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1538.2M) ***
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Begin Power Analysis
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s]              0V	    VSS
[04/05 18:26:19    178s]           0.95V	    VDD
[04/05 18:26:19    178s] Begin Processing Timing Library for Power Calculation
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Begin Processing Timing Library for Power Calculation
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Begin Processing Power Net/Grid for Power Calculation
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1222.59MB/2725.52MB/1222.61MB)
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Begin Processing Timing Window Data for Power Calculation
[04/05 18:26:19    178s] 
[04/05 18:26:19    178s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1222.68MB/2725.52MB/1222.68MB)
[04/05 18:26:19    178s] 
[04/05 18:26:20    178s] Begin Processing User Attributes
[04/05 18:26:20    178s] 
[04/05 18:26:20    178s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1222.73MB/2725.52MB/1222.73MB)
[04/05 18:26:20    178s] 
[04/05 18:26:20    178s] Begin Processing Signal Activity
[04/05 18:26:20    178s] 
[04/05 18:26:20    179s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1223.00MB/2725.52MB/1223.00MB)
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] Begin Power Computation
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s]       ----------------------------------------------------------
[04/05 18:26:20    179s]       # of cell(s) missing both power/leakage table: 0
[04/05 18:26:20    179s]       # of cell(s) missing power table: 0
[04/05 18:26:20    179s]       # of cell(s) missing leakage table: 0
[04/05 18:26:20    179s]       # of MSMV cell(s) missing power_level: 0
[04/05 18:26:20    179s]       ----------------------------------------------------------
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1223.45MB/2725.52MB/1223.45MB)
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] Begin Processing User Attributes
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1223.45MB/2725.52MB/1223.52MB)
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1223.52MB/2725.52MB/1223.52MB)
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] *
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] Total Power
[04/05 18:26:20    179s] -----------------------------------------------------------------------------------------
[04/05 18:26:20    179s] Total Internal Power:        0.01179540 	   46.1471%%
[04/05 18:26:20    179s] Total Switching Power:       0.00982945 	   38.4557%%
[04/05 18:26:20    179s] Total Leakage Power:         0.00393560 	   15.3972%%
[04/05 18:26:20    179s] Total Power:                 0.02556045
[04/05 18:26:20    179s] -----------------------------------------------------------------------------------------
[04/05 18:26:20    179s] Processing average sequential pin duty cycle 
[04/05 18:26:20    179s] Creating Cell Server ...(0, 0, 0, 0)
[04/05 18:26:20    179s] Summary for sequential cells identification: 
[04/05 18:26:20    179s]   Identified SBFF number: 16
[04/05 18:26:20    179s]   Identified MBFF number: 0
[04/05 18:26:20    179s]   Identified SB Latch number: 0
[04/05 18:26:20    179s]   Identified MB Latch number: 0
[04/05 18:26:20    179s]   Not identified SBFF number: 0
[04/05 18:26:20    179s]   Not identified MBFF number: 0
[04/05 18:26:20    179s]   Not identified SB Latch number: 0
[04/05 18:26:20    179s]   Not identified MB Latch number: 0
[04/05 18:26:20    179s]   Number of sequential cells which are not FFs: 13
[04/05 18:26:20    179s]  Visiting view : analysis_slow
[04/05 18:26:20    179s]    : PowerDomain = none : Weighted F : unweighted  = 32.90 (1.000) with rcCorner = 0
[04/05 18:26:20    179s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = -1
[04/05 18:26:20    179s]  Visiting view : analysis_fast
[04/05 18:26:20    179s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 1
[04/05 18:26:20    179s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/05 18:26:20    179s]  Setting StdDelay to 32.90
[04/05 18:26:20    179s] Creating Cell Server, finished. 
[04/05 18:26:20    179s] 
[04/05 18:26:20    179s] <CMD> rcOut -spef results/bk_adder_32bit.spef -rc_corner rc_worst
[04/05 18:26:20    179s] Opening parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_MTy5Mo.rcdb.d/bk_adder_32bit.rcdb.d' for reading (mem: 1538.152M)
[04/05 18:26:20    179s] RC Out has the following PVT Info:
[04/05 18:26:20    179s]    RC:rc_worst, Operating temperature 125 C
[04/05 18:26:20    179s] Dumping Spef file.....
[04/05 18:26:20    179s] Printing D_NET...
[04/05 18:26:20    179s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1570.2M)
[04/05 18:26:20    179s] Closing parasitic data file '/tmp/innovus_temp_27484_EEX055_bxieaf_bKMAuZ/bk_adder_32bit_27484_MTy5Mo.rcdb.d/bk_adder_32bit.rcdb.d': 298 access done (mem: 1570.168M)
[04/05 18:26:20    179s] <CMD> write_sdf results/bk_adder_32bit.sdf
[04/05 18:26:20    179s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[04/05 18:26:20    179s] #################################################################################
[04/05 18:26:20    179s] # Design Stage: PostRoute
[04/05 18:26:20    179s] # Design Name: bk_adder_32bit
[04/05 18:26:20    179s] # Design Mode: 45nm
[04/05 18:26:20    179s] # Analysis Mode: MMMC OCV 
[04/05 18:26:20    179s] # Parasitics Mode: SPEF/RCDB
[04/05 18:26:20    179s] # Signoff Settings: SI Off 
[04/05 18:26:20    179s] #################################################################################
[04/05 18:26:20    179s] Calculate early delays in OCV mode...
[04/05 18:26:20    179s] Calculate late delays in OCV mode...
[04/05 18:26:20    179s] Calculate late delays in OCV mode...
[04/05 18:26:20    179s] Calculate early delays in OCV mode...
[04/05 18:26:20    179s] Topological Sorting (REAL = 0:00:00.0, MEM = 1570.3M, InitMEM = 1570.3M)
[04/05 18:26:20    179s] Start delay calculation (fullDC) (1 T). (MEM=1570.26)
[04/05 18:26:20    179s] End AAE Lib Interpolated Model. (MEM=1570.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:26:20    179s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1570.3M)
[04/05 18:26:20    179s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1538.2M)
[04/05 18:26:20    179s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1538.2M)
[04/05 18:26:20    179s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1538.2M)
[04/05 18:26:20    179s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:26:20    179s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:26:20    179s] End delay calculation. (MEM=1538.25 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:26:20    179s] End delay calculation (fullDC). (MEM=1538.25 CPU=0:00:00.3 REAL=0:00:00.0)
[04/05 18:26:20    179s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1538.2M) ***
[04/05 18:26:20    179s] <CMD> saveNetlist results/bk_adder_32bit.routed.v
[04/05 18:26:20    179s] Writing Netlist "results/bk_adder_32bit.routed.v" ...
[04/05 18:26:20    179s] <CMD> streamOut results/bk_adder_32bit.gds -mapFile streamOut.map -merge /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds -stripes 1 -units 10000 -mode ALL
[04/05 18:26:20    179s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/05 18:26:20    179s] Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has version number: 3
[04/05 18:26:20    179s] Parse flat map file...
[04/05 18:26:20    179s] Writing GDSII file ...
[04/05 18:26:20    179s] 	****** db unit per micron = 2000 ******
[04/05 18:26:20    179s] 	****** output gds2 file unit per micron = 10000 ******
[04/05 18:26:20    179s] 	****** unit scaling factor = 5 ******
[04/05 18:26:20    179s] Output for instance
[04/05 18:26:20    179s] Output for bump
[04/05 18:26:20    179s] Output for physical terminals
[04/05 18:26:21    179s] Output for logical terminals
[04/05 18:26:21    179s] Output for regular nets
[04/05 18:26:21    180s] Output for special nets and metal fills
[04/05 18:26:21    180s] Output for via structure generation total number 27
[04/05 18:26:21    180s] Statistics for GDS generated (version 3)
[04/05 18:26:21    180s] ----------------------------------------
[04/05 18:26:21    180s] Stream Out Layer Mapping Information:
[04/05 18:26:21    180s] GDS Layer Number          GDS Layer Name
[04/05 18:26:21    180s] ----------------------------------------
[04/05 18:26:21    180s]     205                             COMP
[04/05 18:26:21    180s]     206                          DIEAREA
[04/05 18:26:21    180s]     195                          metal10
[04/05 18:26:21    180s]     193                          metal10
[04/05 18:26:21    180s]     192                          metal10
[04/05 18:26:21    180s]     191                          metal10
[04/05 18:26:21    180s]     190                          metal10
[04/05 18:26:21    180s]     189                             via9
[04/05 18:26:21    180s]     188                             via9
[04/05 18:26:21    180s]     184                             via9
[04/05 18:26:21    180s]     174                           metal9
[04/05 18:26:21    180s]     172                           metal9
[04/05 18:26:21    180s]     171                           metal9
[04/05 18:26:21    180s]     170                           metal9
[04/05 18:26:21    180s]     169                           metal9
[04/05 18:26:21    180s]     168                             via8
[04/05 18:26:21    180s]     167                             via8
[04/05 18:26:21    180s]     163                             via8
[04/05 18:26:21    180s]     153                           metal8
[04/05 18:26:21    180s]     151                           metal8
[04/05 18:26:21    180s]     150                           metal8
[04/05 18:26:21    180s]     149                           metal8
[04/05 18:26:21    180s]     148                           metal8
[04/05 18:26:21    180s]     147                             via7
[04/05 18:26:21    180s]     146                             via7
[04/05 18:26:21    180s]     142                             via7
[04/05 18:26:21    180s]     136                           metal7
[04/05 18:26:21    180s]     135                           metal7
[04/05 18:26:21    180s]     134                           metal7
[04/05 18:26:21    180s]     133                           metal7
[04/05 18:26:21    180s]     132                           metal7
[04/05 18:26:21    180s]     131                           metal7
[04/05 18:26:21    180s]     130                           metal7
[04/05 18:26:21    180s]     129                           metal7
[04/05 18:26:21    180s]     128                           metal7
[04/05 18:26:21    180s]     127                           metal7
[04/05 18:26:21    180s]     126                             via6
[04/05 18:26:21    180s]     125                             via6
[04/05 18:26:21    180s]     124                             via6
[04/05 18:26:21    180s]     123                             via6
[04/05 18:26:21    180s]     122                             via6
[04/05 18:26:21    180s]     121                             via6
[04/05 18:26:21    180s]     196                          metal10
[04/05 18:26:21    180s]     58                              via3
[04/05 18:26:21    180s]     57                              via3
[04/05 18:26:21    180s]     50                            metal3
[04/05 18:26:21    180s]     107                           metal6
[04/05 18:26:21    180s]     46                            metal3
[04/05 18:26:21    180s]     45                            metal3
[04/05 18:26:21    180s]     44                            metal3
[04/05 18:26:21    180s]     63                              via3
[04/05 18:26:21    180s]     120                             via6
[04/05 18:26:21    180s]     43                            metal3
[04/05 18:26:21    180s]     199                          metal10
[04/05 18:26:21    180s]     62                              via3
[04/05 18:26:21    180s]     178                           metal9
[04/05 18:26:21    180s]     41                              via2
[04/05 18:26:21    180s]     22                            metal2
[04/05 18:26:21    180s]     173                           metal9
[04/05 18:26:21    180s]     40                              via2
[04/05 18:26:21    180s]     175                           metal9
[04/05 18:26:21    180s]     37                              via2
[04/05 18:26:21    180s]     36                              via2
[04/05 18:26:21    180s]     165                             via8
[04/05 18:26:21    180s]     31                            metal2
[04/05 18:26:21    180s]     88                            metal5
[04/05 18:26:21    180s]     29                            metal2
[04/05 18:26:21    180s]     86                            metal5
[04/05 18:26:21    180s]     105                             via5
[04/05 18:26:21    180s]     143                             via7
[04/05 18:26:21    180s]     9                             metal1
[04/05 18:26:21    180s]     66                            metal4
[04/05 18:26:21    180s]     42                              via2
[04/05 18:26:21    180s]     23                            metal2
[04/05 18:26:21    180s]     99                              via5
[04/05 18:26:21    180s]     152                           metal8
[04/05 18:26:21    180s]     19                              via1
[04/05 18:26:21    180s]     8                             metal1
[04/05 18:26:21    180s]     65                            metal4
[04/05 18:26:21    180s]     84                              via4
[04/05 18:26:21    180s]     164                             via8
[04/05 18:26:21    180s]     30                            metal2
[04/05 18:26:21    180s]     87                            metal5
[04/05 18:26:21    180s]     141                             via7
[04/05 18:26:21    180s]     7                             metal1
[04/05 18:26:21    180s]     145                             via7
[04/05 18:26:21    180s]     6                             metal1
[04/05 18:26:21    180s]     64                            metal4
[04/05 18:26:21    180s]     83                              via4
[04/05 18:26:21    180s]     177                           metal9
[04/05 18:26:21    180s]     39                              via2
[04/05 18:26:21    180s]     154                           metal8
[04/05 18:26:21    180s]     16                              via1
[04/05 18:26:21    180s]     5                             metal1
[04/05 18:26:21    180s]     81                              via4
[04/05 18:26:21    180s]     176                           metal9
[04/05 18:26:21    180s]     38                              via2
[04/05 18:26:21    180s]     15                              via1
[04/05 18:26:21    180s]     144                             via7
[04/05 18:26:21    180s]     10                            metal1
[04/05 18:26:21    180s]     67                            metal4
[04/05 18:26:21    180s]     185                             via9
[04/05 18:26:21    180s]     51                            metal3
[04/05 18:26:21    180s]     108                           metal6
[04/05 18:26:21    180s]     162                             via8
[04/05 18:26:21    180s]     28                            metal2
[04/05 18:26:21    180s]     1                             metal1
[04/05 18:26:21    180s]     157                           metal8
[04/05 18:26:21    180s]     20                              via1
[04/05 18:26:21    180s]     186                             via9
[04/05 18:26:21    180s]     52                            metal3
[04/05 18:26:21    180s]     109                           metal6
[04/05 18:26:21    180s]     2                             metal1
[04/05 18:26:21    180s]     21                              via1
[04/05 18:26:21    180s]     78                              via4
[04/05 18:26:21    180s]     166                             via8
[04/05 18:26:21    180s]     27                            metal2
[04/05 18:26:21    180s]     85                            metal5
[04/05 18:26:21    180s]     104                             via5
[04/05 18:26:21    180s]     4                             metal1
[04/05 18:26:21    180s]     155                           metal8
[04/05 18:26:21    180s]     17                              via1
[04/05 18:26:21    180s]     183                             via9
[04/05 18:26:21    180s]     49                            metal3
[04/05 18:26:21    180s]     156                           metal8
[04/05 18:26:21    180s]     18                              via1
[04/05 18:26:21    180s]     47                            metal3
[04/05 18:26:21    180s]     24                            metal2
[04/05 18:26:21    180s]     100                             via5
[04/05 18:26:21    180s]     187                             via9
[04/05 18:26:21    180s]     48                            metal3
[04/05 18:26:21    180s]     106                           metal6
[04/05 18:26:21    180s]     25                            metal2
[04/05 18:26:21    180s]     3                             metal1
[04/05 18:26:21    180s]     79                              via4
[04/05 18:26:21    180s]     26                            metal2
[04/05 18:26:21    180s]     102                             via5
[04/05 18:26:21    180s]     197                          metal10
[04/05 18:26:21    180s]     59                              via3
[04/05 18:26:21    180s]     198                          metal10
[04/05 18:26:21    180s]     60                              via3
[04/05 18:26:21    180s]     194                          metal10
[04/05 18:26:21    180s]     61                              via3
[04/05 18:26:21    180s]     68                            metal4
[04/05 18:26:21    180s]     69                            metal4
[04/05 18:26:21    180s]     70                            metal4
[04/05 18:26:21    180s]     71                            metal4
[04/05 18:26:21    180s]     72                            metal4
[04/05 18:26:21    180s]     73                            metal4
[04/05 18:26:21    180s]     80                              via4
[04/05 18:26:21    180s]     82                              via4
[04/05 18:26:21    180s]     89                            metal5
[04/05 18:26:21    180s]     90                            metal5
[04/05 18:26:21    180s]     91                            metal5
[04/05 18:26:21    180s]     92                            metal5
[04/05 18:26:21    180s]     93                            metal5
[04/05 18:26:21    180s]     94                            metal5
[04/05 18:26:21    180s]     101                             via5
[04/05 18:26:21    180s]     103                             via5
[04/05 18:26:21    180s]     110                           metal6
[04/05 18:26:21    180s]     111                           metal6
[04/05 18:26:21    180s]     112                           metal6
[04/05 18:26:21    180s]     113                           metal6
[04/05 18:26:21    180s]     114                           metal6
[04/05 18:26:21    180s]     115                           metal6
[04/05 18:26:21    180s]     203                          metal10
[04/05 18:26:21    180s]     202                          metal10
[04/05 18:26:21    180s]     201                          metal10
[04/05 18:26:21    180s]     200                          metal10
[04/05 18:26:21    180s]     182                           metal9
[04/05 18:26:21    180s]     181                           metal9
[04/05 18:26:21    180s]     180                           metal9
[04/05 18:26:21    180s]     179                           metal9
[04/05 18:26:21    180s]     161                           metal8
[04/05 18:26:21    180s]     160                           metal8
[04/05 18:26:21    180s]     159                           metal8
[04/05 18:26:21    180s]     158                           metal8
[04/05 18:26:21    180s]     140                           metal7
[04/05 18:26:21    180s]     139                           metal7
[04/05 18:26:21    180s]     138                           metal7
[04/05 18:26:21    180s]     137                           metal7
[04/05 18:26:21    180s]     117                           metal6
[04/05 18:26:21    180s]     56                            metal3
[04/05 18:26:21    180s]     55                            metal3
[04/05 18:26:21    180s]     54                            metal3
[04/05 18:26:21    180s]     53                            metal3
[04/05 18:26:21    180s]     32                            metal2
[04/05 18:26:21    180s]     98                            metal5
[04/05 18:26:21    180s]     96                            metal5
[04/05 18:26:21    180s]     76                            metal4
[04/05 18:26:21    180s]     33                            metal2
[04/05 18:26:21    180s]     75                            metal4
[04/05 18:26:21    180s]     97                            metal5
[04/05 18:26:21    180s]     74                            metal4
[04/05 18:26:21    180s]     77                            metal4
[04/05 18:26:21    180s]     118                           metal6
[04/05 18:26:21    180s]     11                            metal1
[04/05 18:26:21    180s]     119                           metal6
[04/05 18:26:21    180s]     12                            metal1
[04/05 18:26:21    180s]     95                            metal5
[04/05 18:26:21    180s]     14                            metal1
[04/05 18:26:21    180s]     34                            metal2
[04/05 18:26:21    180s]     116                           metal6
[04/05 18:26:21    180s]     35                            metal2
[04/05 18:26:21    180s]     13                            metal1
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Stream Out Information Processed for GDS version 3:
[04/05 18:26:21    180s] Units: 10000 DBU
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Object                             Count
[04/05 18:26:21    180s] ----------------------------------------
[04/05 18:26:21    180s] Instances                            592
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Ports/Pins                            98
[04/05 18:26:21    180s]     metal layer metal5                65
[04/05 18:26:21    180s]     metal layer metal6                33
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Nets                                1785
[04/05 18:26:21    180s]     metal layer metal1               206
[04/05 18:26:21    180s]     metal layer metal2               809
[04/05 18:26:21    180s]     metal layer metal3               417
[04/05 18:26:21    180s]     metal layer metal4               117
[04/05 18:26:21    180s]     metal layer metal5               167
[04/05 18:26:21    180s]     metal layer metal6                69
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s]     Via Instances                   1316
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Special Nets                          54
[04/05 18:26:21    180s]     metal layer metal1                45
[04/05 18:26:21    180s]     metal layer metal9                 2
[04/05 18:26:21    180s]     metal layer metal10                7
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s]     Via Instances                    331
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Metal Fills                            0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s]     Via Instances                      0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Metal FillOPCs                         0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s]     Via Instances                      0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Metal FillDRCs                         0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s]     Via Instances                      0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Text                                 398
[04/05 18:26:21    180s]     metal layer metal1                85
[04/05 18:26:21    180s]     metal layer metal2               130
[04/05 18:26:21    180s]     metal layer metal3                47
[04/05 18:26:21    180s]     metal layer metal4                 3
[04/05 18:26:21    180s]     metal layer metal5                67
[04/05 18:26:21    180s]     metal layer metal6                64
[04/05 18:26:21    180s]     metal layer metal10                2
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Blockages                              0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Custom Text                            0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Custom Box                             0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Trim Metal                             0
[04/05 18:26:21    180s] 
[04/05 18:26:21    180s] Scanning GDS file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds to register cell name ......
[04/05 18:26:21    180s] Merging GDS file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds ......
[04/05 18:26:21    180s] 	****** Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has version number: 3.
[04/05 18:26:21    180s] 	****** Merge file: /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/gds/NangateOpenCellLibrary.gds has units: 10000 per micron.
[04/05 18:26:21    180s] 	****** unit scaling factor = 1 ******
[04/05 18:26:21    180s] ######Streamout is finished!
[04/05 18:34:30    381s] <CMD> setLayerPreference block -isVisible 0
[04/05 18:34:52    390s] <CMD> fit
[04/05 18:35:41    411s] <CMD> setDrawView place
[04/05 18:35:45    412s] <CMD> setDrawView place
[04/05 18:35:46    413s] <CMD> setDrawView place
[04/05 18:35:49    414s] <CMD> setDrawView place
[04/05 18:35:51    415s] <CMD> setDrawView place
[04/05 18:35:52    415s] <CMD> setDrawView place
[04/05 18:35:54    416s] <CMD> setDrawView place
[04/05 18:37:55    465s] <CMD> getAnalysisMode -checkType
[04/05 18:37:55    465s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[04/05 18:47:15    696s] <CMD> get_time_unit
[04/05 18:47:15    696s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/05 18:47:15    697s] #################################################################################
[04/05 18:47:15    697s] # Design Stage: PostRoute
[04/05 18:47:15    697s] # Design Name: bk_adder_32bit
[04/05 18:47:15    697s] # Design Mode: 45nm
[04/05 18:47:15    697s] # Analysis Mode: MMMC OCV 
[04/05 18:47:15    697s] # Parasitics Mode: SPEF/RCDB
[04/05 18:47:15    697s] # Signoff Settings: SI Off 
[04/05 18:47:15    697s] #################################################################################
[04/05 18:47:15    697s] Calculate early delays in OCV mode...
[04/05 18:47:15    697s] Calculate late delays in OCV mode...
[04/05 18:47:15    697s] Topological Sorting (REAL = 0:00:00.0, MEM = 1538.2M, InitMEM = 1538.2M)
[04/05 18:47:15    697s] Start delay calculation (fullDC) (1 T). (MEM=1538.16)
[04/05 18:47:15    697s] End AAE Lib Interpolated Model. (MEM=1538.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:47:15    697s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1538.2M)
[04/05 18:47:15    697s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/05 18:47:15    697s] End delay calculation. (MEM=1538.16 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:47:15    697s] End delay calculation (fullDC). (MEM=1538.16 CPU=0:00:00.2 REAL=0:00:00.0)
[04/05 18:47:15    697s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1538.2M) ***
[04/05 18:47:15    697s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[04/05 18:47:15    697s] Parsing file top.mtarpt...
[04/05 18:47:15    697s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[04/05 18:47:15    697s] This could be because the report is not of the correct format,
[04/05 18:47:15    697s] or because it does not contain any paths (because there are no
[04/05 18:47:15    697s] failing paths in the design, for instance).
[04/05 18:47:15    697s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
<CMD> getAnalysisMode -checkType
[04/05 18:56:20    895s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[04/05 18:56:38    898s] <CMD> get_time_unit
[04/05 18:56:38    898s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/05 18:56:38    898s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[04/05 18:56:38    898s] Parsing file top.mtarpt...
[04/05 18:56:38    898s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[04/05 18:56:38    898s] This could be because the report is not of the correct format,
[04/05 18:56:38    898s] or because it does not contain any paths (because there are no
[04/05 18:56:38    898s] failing paths in the design, for instance).
[04/05 18:56:38    898s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.

--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr  5 19:07:44 2022
  Total CPU time:     0:20:20
  Total real time:    0:45:32
  Peak memory (main): 1232.92MB

[04/05 19:07:44   1170s] 
[04/05 19:07:44   1170s] *** Memory Usage v#1 (Current mem = 1538.152M, initial mem = 268.238M) ***
[04/05 19:07:44   1170s] 
[04/05 19:07:44   1170s] *** Summary of all messages that are not suppressed in this session:
[04/05 19:07:44   1170s] Severity  ID               Count  Summary                                  
[04/05 19:07:44   1170s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/05 19:07:44   1170s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/05 19:07:44   1170s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[04/05 19:07:44   1170s] ERROR     IMPGTD-223           2  load_timing_debug_report %s failed.      
[04/05 19:07:44   1170s] WARNING   IMPGTD-801           2  File (%s) does not contain any timing pa...
[04/05 19:07:44   1170s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/05 19:07:44   1170s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/05 19:07:44   1170s] WARNING   IMPESI-3311      35040  Pin %s of Cell %s for timing library %s ...
[04/05 19:07:44   1170s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[04/05 19:07:44   1170s] WARNING   IMPPP-4022           1  Option "-%s" is obsolete and has been re...
[04/05 19:07:44   1170s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[04/05 19:07:44   1170s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[04/05 19:07:44   1170s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/05 19:07:44   1170s] WARNING   IMPOPT-7250          2  Option -signOff for command timeDesign i...
[04/05 19:07:44   1170s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[04/05 19:07:44   1170s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[04/05 19:07:44   1170s] WARNING   IMPOPT-7058          2  The command 'timeDesign -signoff -si [-h...
[04/05 19:07:44   1170s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[04/05 19:07:44   1170s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/05 19:07:44   1170s] WARNING   GLOBAL-100          10  Global '%s' has become obsolete. It will...
[04/05 19:07:44   1170s] WARNING   SDF-808              1  The software is currently operating in a...
[04/05 19:07:44   1170s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[04/05 19:07:44   1170s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[04/05 19:07:44   1170s] WARNING   TCLCMD-1403          2  '%s'                                     
[04/05 19:07:44   1170s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/05 19:07:44   1170s] *** Message Summary: 35080 warning(s), 3 error(s)
[04/05 19:07:44   1170s] 
[04/05 19:07:44   1170s] --- Ending "Innovus" (totcpu=0:19:31, real=0:45:30, mem=1538.2M) ---
