
Black_Box.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a5c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab4  08009c00  08009c00  0000ac00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6b4  0800a6b4  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6b4  0800a6b4  0000b6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6bc  0800a6bc  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6bc  0800a6bc  0000b6bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6c0  0800a6c0  0000b6c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a6c4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001908  200001d4  0800a898  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001adc  0800a898  0000cadc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015683  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032d7  00000000  00000000  00021887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  00024b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f56  00000000  00000000  00025eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2df  00000000  00000000  00026e06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019673  00000000  00000000  000410e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f969  00000000  00000000  0005a758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa0c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006310  00000000  00000000  000fa104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00100414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009be4 	.word	0x08009be4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009be4 	.word	0x08009be4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f96:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000f98:	4a22      	ldr	r2, [pc, #136]	@ (8001024 <MX_ADC1_Init+0xa0>)
 8000f9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f9c:	4b20      	ldr	r3, [pc, #128]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000f9e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000fa2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fa4:	4b1e      	ldr	r3, [pc, #120]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000faa:	4b1d      	ldr	r3, [pc, #116]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000fbe:	4b18      	ldr	r3, [pc, #96]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000fc6:	4b16      	ldr	r3, [pc, #88]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fc8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fce:	4b14      	ldr	r3, [pc, #80]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fd4:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fda:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fe8:	480d      	ldr	r0, [pc, #52]	@ (8001020 <MX_ADC1_Init+0x9c>)
 8000fea:	f002 fae5 	bl	80035b8 <HAL_ADC_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000ff4:	f001 fca6 	bl	8002944 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001000:	2300      	movs	r3, #0
 8001002:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	463b      	mov	r3, r7
 8001006:	4619      	mov	r1, r3
 8001008:	4805      	ldr	r0, [pc, #20]	@ (8001020 <MX_ADC1_Init+0x9c>)
 800100a:	f002 fd8b 	bl	8003b24 <HAL_ADC_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001014:	f001 fc96 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001018:	bf00      	nop
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	200001f0 	.word	0x200001f0
 8001024:	40012000 	.word	0x40012000

08001028 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	@ 0x28
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a32      	ldr	r2, [pc, #200]	@ (8001110 <HAL_ADC_MspInit+0xe8>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d15e      	bne.n	8001108 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]
 800104e:	4b31      	ldr	r3, [pc, #196]	@ (8001114 <HAL_ADC_MspInit+0xec>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	4a30      	ldr	r2, [pc, #192]	@ (8001114 <HAL_ADC_MspInit+0xec>)
 8001054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001058:	6453      	str	r3, [r2, #68]	@ 0x44
 800105a:	4b2e      	ldr	r3, [pc, #184]	@ (8001114 <HAL_ADC_MspInit+0xec>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	4b2a      	ldr	r3, [pc, #168]	@ (8001114 <HAL_ADC_MspInit+0xec>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	4a29      	ldr	r2, [pc, #164]	@ (8001114 <HAL_ADC_MspInit+0xec>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6313      	str	r3, [r2, #48]	@ 0x30
 8001076:	4b27      	ldr	r3, [pc, #156]	@ (8001114 <HAL_ADC_MspInit+0xec>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6;
 8001082:	2362      	movs	r3, #98	@ 0x62
 8001084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001086:	2303      	movs	r3, #3
 8001088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	4619      	mov	r1, r3
 8001094:	4820      	ldr	r0, [pc, #128]	@ (8001118 <HAL_ADC_MspInit+0xf0>)
 8001096:	f003 fcf1 	bl	8004a7c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 800109c:	4a20      	ldr	r2, [pc, #128]	@ (8001120 <HAL_ADC_MspInit+0xf8>)
 800109e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ac:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010b2:	4b1a      	ldr	r3, [pc, #104]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010b8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010ba:	4b18      	ldr	r3, [pc, #96]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010c0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010c2:	4b16      	ldr	r3, [pc, #88]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010c8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80010ca:	4b14      	ldr	r3, [pc, #80]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010d0:	4b12      	ldr	r3, [pc, #72]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010d6:	4b11      	ldr	r3, [pc, #68]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010d8:	2200      	movs	r2, #0
 80010da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010dc:	480f      	ldr	r0, [pc, #60]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010de:	f003 f8ed 	bl	80042bc <HAL_DMA_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 80010e8:	f001 fc2c 	bl	8002944 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a0b      	ldr	r2, [pc, #44]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80010f2:	4a0a      	ldr	r2, [pc, #40]	@ (800111c <HAL_ADC_MspInit+0xf4>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2100      	movs	r1, #0
 80010fc:	2012      	movs	r0, #18
 80010fe:	f003 f8a6 	bl	800424e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001102:	2012      	movs	r0, #18
 8001104:	f003 f8bf 	bl	8004286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001108:	bf00      	nop
 800110a:	3728      	adds	r7, #40	@ 0x28
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40012000 	.word	0x40012000
 8001114:	40023800 	.word	0x40023800
 8001118:	40020000 	.word	0x40020000
 800111c:	20000238 	.word	0x20000238
 8001120:	40026410 	.word	0x40026410

08001124 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <MX_DMA_Init+0x3c>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	4a0b      	ldr	r2, [pc, #44]	@ (8001160 <MX_DMA_Init+0x3c>)
 8001134:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001138:	6313      	str	r3, [r2, #48]	@ 0x30
 800113a:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <MX_DMA_Init+0x3c>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2100      	movs	r1, #0
 800114a:	2038      	movs	r0, #56	@ 0x38
 800114c:	f003 f87f 	bl	800424e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001150:	2038      	movs	r0, #56	@ 0x38
 8001152:	f003 f898 	bl	8004286 <HAL_NVIC_EnableIRQ>

}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40023800 	.word	0x40023800

08001164 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	4b30      	ldr	r3, [pc, #192]	@ (8001240 <MX_GPIO_Init+0xdc>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	4a2f      	ldr	r2, [pc, #188]	@ (8001240 <MX_GPIO_Init+0xdc>)
 8001184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001188:	6313      	str	r3, [r2, #48]	@ 0x30
 800118a:	4b2d      	ldr	r3, [pc, #180]	@ (8001240 <MX_GPIO_Init+0xdc>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	4b29      	ldr	r3, [pc, #164]	@ (8001240 <MX_GPIO_Init+0xdc>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a28      	ldr	r2, [pc, #160]	@ (8001240 <MX_GPIO_Init+0xdc>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <MX_GPIO_Init+0xdc>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	603b      	str	r3, [r7, #0]
 80011b6:	4b22      	ldr	r3, [pc, #136]	@ (8001240 <MX_GPIO_Init+0xdc>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a21      	ldr	r2, [pc, #132]	@ (8001240 <MX_GPIO_Init+0xdc>)
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <MX_GPIO_Init+0xdc>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_PIN_Pin|GPIO_PIN_4|STEP2_PIN_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2191      	movs	r1, #145	@ 0x91
 80011d2:	481c      	ldr	r0, [pc, #112]	@ (8001244 <MX_GPIO_Init+0xe0>)
 80011d4:	f003 fdd6 	bl	8004d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80011d8:	2200      	movs	r2, #0
 80011da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011de:	481a      	ldr	r0, [pc, #104]	@ (8001248 <MX_GPIO_Init+0xe4>)
 80011e0:	f003 fdd0 	bl	8004d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STEP_PIN_Pin PA4 STEP2_PIN_Pin */
  GPIO_InitStruct.Pin = STEP_PIN_Pin|GPIO_PIN_4|STEP2_PIN_Pin;
 80011e4:	2391      	movs	r3, #145	@ 0x91
 80011e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	4619      	mov	r1, r3
 80011fa:	4812      	ldr	r0, [pc, #72]	@ (8001244 <MX_GPIO_Init+0xe0>)
 80011fc:	f003 fc3e 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_14;
 8001200:	f244 0302 	movw	r3, #16386	@ 0x4002
 8001204:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	4619      	mov	r1, r3
 8001214:	480c      	ldr	r0, [pc, #48]	@ (8001248 <MX_GPIO_Init+0xe4>)
 8001216:	f003 fc31 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800121a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800121e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122c:	f107 030c 	add.w	r3, r7, #12
 8001230:	4619      	mov	r1, r3
 8001232:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_GPIO_Init+0xe4>)
 8001234:	f003 fc22 	bl	8004a7c <HAL_GPIO_Init>

}
 8001238:	bf00      	nop
 800123a:	3720      	adds	r7, #32
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40023800 	.word	0x40023800
 8001244:	40020000 	.word	0x40020000
 8001248:	40020400 	.word	0x40020400

0800124c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001250:	4b12      	ldr	r3, [pc, #72]	@ (800129c <MX_I2C1_Init+0x50>)
 8001252:	4a13      	ldr	r2, [pc, #76]	@ (80012a0 <MX_I2C1_Init+0x54>)
 8001254:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <MX_I2C1_Init+0x50>)
 8001258:	4a12      	ldr	r2, [pc, #72]	@ (80012a4 <MX_I2C1_Init+0x58>)
 800125a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <MX_I2C1_Init+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <MX_I2C1_Init+0x50>)
 8001264:	2200      	movs	r2, #0
 8001266:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <MX_I2C1_Init+0x50>)
 800126a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800126e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001270:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <MX_I2C1_Init+0x50>)
 8001272:	2200      	movs	r2, #0
 8001274:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001276:	4b09      	ldr	r3, [pc, #36]	@ (800129c <MX_I2C1_Init+0x50>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127c:	4b07      	ldr	r3, [pc, #28]	@ (800129c <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001282:	4b06      	ldr	r3, [pc, #24]	@ (800129c <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001288:	4804      	ldr	r0, [pc, #16]	@ (800129c <MX_I2C1_Init+0x50>)
 800128a:	f003 fd95 	bl	8004db8 <HAL_I2C_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001294:	f001 fb56 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000298 	.word	0x20000298
 80012a0:	40005400 	.word	0x40005400
 80012a4:	000186a0 	.word	0x000186a0

080012a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08a      	sub	sp, #40	@ 0x28
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a19      	ldr	r2, [pc, #100]	@ (800132c <HAL_I2C_MspInit+0x84>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d12b      	bne.n	8001322 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <HAL_I2C_MspInit+0x88>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a17      	ldr	r2, [pc, #92]	@ (8001330 <HAL_I2C_MspInit+0x88>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <HAL_I2C_MspInit+0x88>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012e6:	23c0      	movs	r3, #192	@ 0xc0
 80012e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ea:	2312      	movs	r3, #18
 80012ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012f6:	2304      	movs	r3, #4
 80012f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	4619      	mov	r1, r3
 8001300:	480c      	ldr	r0, [pc, #48]	@ (8001334 <HAL_I2C_MspInit+0x8c>)
 8001302:	f003 fbbb 	bl	8004a7c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <HAL_I2C_MspInit+0x88>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	4a08      	ldr	r2, [pc, #32]	@ (8001330 <HAL_I2C_MspInit+0x88>)
 8001310:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001314:	6413      	str	r3, [r2, #64]	@ 0x40
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_I2C_MspInit+0x88>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001322:	bf00      	nop
 8001324:	3728      	adds	r7, #40	@ 0x28
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40005400 	.word	0x40005400
 8001330:	40023800 	.word	0x40023800
 8001334:	40020400 	.word	0x40020400

08001338 <HAL_ADC_ConvCpltCallback>:
float VPA1;
char message1[128];//
char message2[128];
char msg[40];
// DMA
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    measurement_done = 1;
 8001340:	4b04      	ldr	r3, [pc, #16]	@ (8001354 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
//	GPIO_Set_Low(GPIOA, GPIO_PIN_0);
//	GPIO_Set_Low(GPIOA, GPIO_PIN_4);
//	GPIO_Set_Low(GPIOA, GPIO_PIN_7);
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	20001340 	.word	0x20001340

08001358 <HAL_ADC_ErrorCallback>:
//DMA
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) {
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    if (hadc->ErrorCode & HAL_ADC_ERROR_DMA) {
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    }
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <black_box_test>:

//
void black_box_test(){
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
	GPIO_Set_Low(GPIOA, GPIO_PIN_0);
 8001376:	2101      	movs	r1, #1
 8001378:	4821      	ldr	r0, [pc, #132]	@ (8001400 <black_box_test+0x90>)
 800137a:	f000 f88f 	bl	800149c <GPIO_Set_Low>
	GPIO_Set_HighZ(GPIOA, GPIO_PIN_4);
 800137e:	2110      	movs	r1, #16
 8001380:	481f      	ldr	r0, [pc, #124]	@ (8001400 <black_box_test+0x90>)
 8001382:	f000 f841 	bl	8001408 <GPIO_Set_HighZ>
	GPIO_Set_Low(GPIOA, GPIO_PIN_7);
 8001386:	2180      	movs	r1, #128	@ 0x80
 8001388:	481d      	ldr	r0, [pc, #116]	@ (8001400 <black_box_test+0x90>)
 800138a:	f000 f887 	bl	800149c <GPIO_Set_Low>
	DMA_Measure();
 800138e:	f000 f8d5 	bl	800153c <DMA_Measure>
	Determine_black_box();
 8001392:	f000 f955 	bl	8001640 <Determine_black_box>
	black_box.detected_type=UNKNOWN;
 8001396:	4b1b      	ldr	r3, [pc, #108]	@ (8001404 <black_box_test+0x94>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++) {
 800139c:	2300      	movs	r3, #0
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	e023      	b.n	80013ea <black_box_test+0x7a>
		black_box.measurement[i].resistance = 0.0f;
 80013a2:	4918      	ldr	r1, [pc, #96]	@ (8001404 <black_box_test+0x94>)
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	440b      	add	r3, r1
 80013b0:	3304      	adds	r3, #4
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
		black_box.measurement[i].capacitance = 0.0f;
 80013b8:	4912      	ldr	r1, [pc, #72]	@ (8001404 <black_box_test+0x94>)
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	4613      	mov	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4413      	add	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	440b      	add	r3, r1
 80013c6:	3308      	adds	r3, #8
 80013c8:	f04f 0200 	mov.w	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
		black_box.measurement[i].inductance = 0.0f;
 80013ce:	490d      	ldr	r1, [pc, #52]	@ (8001404 <black_box_test+0x94>)
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	440b      	add	r3, r1
 80013dc:	330c      	adds	r3, #12
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 3; i++) {
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3301      	adds	r3, #1
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	ddd8      	ble.n	80013a2 <black_box_test+0x32>
	    }
	    // 0
	black_box.measurement_count = 0;
 80013f0:	4b04      	ldr	r3, [pc, #16]	@ (8001404 <black_box_test+0x94>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40020000 	.word	0x40020000
 8001404:	200002ec 	.word	0x200002ec

08001408 <GPIO_Set_HighZ>:

void GPIO_Set_HighZ(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	@ 0x28
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	4b1f      	ldr	r3, [pc, #124]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141c:	4a1e      	ldr	r2, [pc, #120]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 800141e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001422:	6313      	str	r3, [r2, #48]	@ 0x30
 8001424:	4b1c      	ldr	r3, [pc, #112]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 8001426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	4b18      	ldr	r3, [pc, #96]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 8001436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001438:	4a17      	ldr	r2, [pc, #92]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001440:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 8001442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001444:	f003 0301 	and.w	r3, r3, #1
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800144c:	2300      	movs	r3, #0
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 8001452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001454:	4a10      	ldr	r2, [pc, #64]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 8001456:	f043 0302 	orr.w	r3, r3, #2
 800145a:	6313      	str	r3, [r2, #48]	@ 0x30
 800145c:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <GPIO_Set_HighZ+0x90>)
 800145e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_Pin;
 8001478:	887b      	ldrh	r3, [r7, #2]
 800147a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;  // 
 800147c:	2300      	movs	r3, #0
 800147e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;      // /  
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4619      	mov	r1, r3
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f003 faf6 	bl	8004a7c <HAL_GPIO_Init>
}
 8001490:	bf00      	nop
 8001492:	3728      	adds	r7, #40	@ 0x28
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40023800 	.word	0x40023800

0800149c <GPIO_Set_Low>:
  * @brief  GPIO
  * @param  GPIOx: GPIO
  * @param  GPIO_Pin: 
  * @retval 
  */
void GPIO_Set_Low(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	@ 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	460b      	mov	r3, r1
 80014a6:	807b      	strh	r3, [r7, #2]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80014a8:	2300      	movs	r3, #0
 80014aa:	613b      	str	r3, [r7, #16]
 80014ac:	4b22      	ldr	r3, [pc, #136]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b0:	4a21      	ldr	r2, [pc, #132]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014ce:	f043 0301 	orr.w	r3, r3, #1
 80014d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d4:	4b18      	ldr	r3, [pc, #96]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80014e0:	2300      	movs	r3, #0
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e8:	4a13      	ldr	r2, [pc, #76]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014ea:	f043 0302 	orr.w	r3, r3, #2
 80014ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f0:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <GPIO_Set_Low+0x9c>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]
    // 
    GPIO_InitStruct.Pin = GPIO_Pin;
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;   // 
 8001510:	2301      	movs	r3, #1
 8001512:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4619      	mov	r1, r3
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f003 faac 	bl	8004a7c <HAL_GPIO_Init>

    // 
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8001524:	887b      	ldrh	r3, [r7, #2]
 8001526:	2200      	movs	r2, #0
 8001528:	4619      	mov	r1, r3
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f003 fc2a 	bl	8004d84 <HAL_GPIO_WritePin>
}
 8001530:	bf00      	nop
 8001532:	3728      	adds	r7, #40	@ 0x28
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40023800 	.word	0x40023800

0800153c <DMA_Measure>:
void DMA_Measure(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
    // 1. 
    HAL_Delay(50);  // 10ms
 8001542:	2032      	movs	r0, #50	@ 0x32
 8001544:	f002 f814 	bl	8003570 <HAL_Delay>

    // 2. DMA
    uint32_t start_tick = HAL_GetTick();
 8001548:	f002 f806 	bl	8003558 <HAL_GetTick>
 800154c:	60f8      	str	r0, [r7, #12]
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, BUFFER_SIZE);
 800154e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001552:	4932      	ldr	r1, [pc, #200]	@ (800161c <DMA_Measure+0xe0>)
 8001554:	4832      	ldr	r0, [pc, #200]	@ (8001620 <DMA_Measure+0xe4>)
 8001556:	f002 f983 	bl	8003860 <HAL_ADC_Start_DMA>
    measurement_done = 0;
 800155a:	4b32      	ldr	r3, [pc, #200]	@ (8001624 <DMA_Measure+0xe8>)
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]

    // 3. DMA
    //HAL_Delay(1);

        if(black_box.detected_type == UNKNOWN) {
 8001560:	4b31      	ldr	r3, [pc, #196]	@ (8001628 <DMA_Measure+0xec>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d105      	bne.n	8001574 <DMA_Measure+0x38>
            // STEP_PIN: 
        	HAL_GPIO_WritePin(GPIOA, STEP_PIN, GPIO_PIN_SET);
 8001568:	2201      	movs	r2, #1
 800156a:	2101      	movs	r1, #1
 800156c:	482f      	ldr	r0, [pc, #188]	@ (800162c <DMA_Measure+0xf0>)
 800156e:	f003 fc09 	bl	8004d84 <HAL_GPIO_WritePin>
 8001572:	e016      	b.n	80015a2 <DMA_Measure+0x66>
        }else if(black_box.detected_type == RC||black_box.detected_type==OR) {
 8001574:	4b2c      	ldr	r3, [pc, #176]	@ (8001628 <DMA_Measure+0xec>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b08      	cmp	r3, #8
 800157a:	d003      	beq.n	8001584 <DMA_Measure+0x48>
 800157c:	4b2a      	ldr	r3, [pc, #168]	@ (8001628 <DMA_Measure+0xec>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b07      	cmp	r3, #7
 8001582:	d105      	bne.n	8001590 <DMA_Measure+0x54>
            // STEP3_PIN: 
        	HAL_GPIO_WritePin(GPIOA, STEP3_PIN, GPIO_PIN_SET);
 8001584:	2201      	movs	r2, #1
 8001586:	2110      	movs	r1, #16
 8001588:	4828      	ldr	r0, [pc, #160]	@ (800162c <DMA_Measure+0xf0>)
 800158a:	f003 fbfb 	bl	8004d84 <HAL_GPIO_WritePin>
 800158e:	e008      	b.n	80015a2 <DMA_Measure+0x66>
        }
        else if(black_box.detected_type == RL) {
 8001590:	4b25      	ldr	r3, [pc, #148]	@ (8001628 <DMA_Measure+0xec>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b09      	cmp	r3, #9
 8001596:	d104      	bne.n	80015a2 <DMA_Measure+0x66>
            // STEP2_PIN: 
        	HAL_GPIO_WritePin(GPIOA, STEP2_PIN_Pin, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	2180      	movs	r1, #128	@ 0x80
 800159c:	4823      	ldr	r0, [pc, #140]	@ (800162c <DMA_Measure+0xf0>)
 800159e:	f003 fbf1 	bl	8004d84 <HAL_GPIO_WritePin>
        }

    // 5. 
    while (!measurement_done);
 80015a2:	bf00      	nop
 80015a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001624 <DMA_Measure+0xe8>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d0fa      	beq.n	80015a4 <DMA_Measure+0x68>
    HAL_ADC_Stop_DMA(&hadc1);
 80015ae:	481c      	ldr	r0, [pc, #112]	@ (8001620 <DMA_Measure+0xe4>)
 80015b0:	f002 fa4a 	bl	8003a48 <HAL_ADC_Stop_DMA>
    uint32_t end_tick = HAL_GetTick();
 80015b4:	f001 ffd0 	bl	8003558 <HAL_GetTick>
 80015b8:	60b8      	str	r0, [r7, #8]
    float actual_rate = (BUFFER_SIZE ) / (end_tick - start_tick);
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015d0:	edc7 7a01 	vstr	s15, [r7, #4]
    sprintf(msg, "Rate: %.1fkHz", actual_rate);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7fe ffbf 	bl	8000558 <__aeabi_f2d>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4914      	ldr	r1, [pc, #80]	@ (8001630 <DMA_Measure+0xf4>)
 80015e0:	4814      	ldr	r0, [pc, #80]	@ (8001634 <DMA_Measure+0xf8>)
 80015e2:	f005 ffbb 	bl	800755c <siprintf>
    HAL_Delay(50);
 80015e6:	2032      	movs	r0, #50	@ 0x32
 80015e8:	f001 ffc2 	bl	8003570 <HAL_Delay>
    VPA1=Sample_PA1_Average();
 80015ec:	f000 f91e 	bl	800182c <Sample_PA1_Average>
 80015f0:	eef0 7a40 	vmov.f32	s15, s0
 80015f4:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <DMA_Measure+0xfc>)
 80015f6:	edc3 7a00 	vstr	s15, [r3]
    GPIO_Set_Low(GPIOA, GPIO_PIN_0);
 80015fa:	2101      	movs	r1, #1
 80015fc:	480b      	ldr	r0, [pc, #44]	@ (800162c <DMA_Measure+0xf0>)
 80015fe:	f7ff ff4d 	bl	800149c <GPIO_Set_Low>
    GPIO_Set_Low(GPIOA, GPIO_PIN_4);
 8001602:	2110      	movs	r1, #16
 8001604:	4809      	ldr	r0, [pc, #36]	@ (800162c <DMA_Measure+0xf0>)
 8001606:	f7ff ff49 	bl	800149c <GPIO_Set_Low>
    GPIO_Set_Low(GPIOA, GPIO_PIN_7);
 800160a:	2180      	movs	r1, #128	@ 0x80
 800160c:	4807      	ldr	r0, [pc, #28]	@ (800162c <DMA_Measure+0xf0>)
 800160e:	f7ff ff45 	bl	800149c <GPIO_Set_Low>
    // 6. 
   // Analyze_ADC_Data();
}
 8001612:	bf00      	nop
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000318 	.word	0x20000318
 8001620:	200001f0 	.word	0x200001f0
 8001624:	20001340 	.word	0x20001340
 8001628:	200002ec 	.word	0x200002ec
 800162c:	40020000 	.word	0x40020000
 8001630:	08009c00 	.word	0x08009c00
 8001634:	20001448 	.word	0x20001448
 8001638:	20001344 	.word	0x20001344
 800163c:	00000000 	.word	0x00000000

08001640 <Determine_black_box>:

}


//
void Determine_black_box(void){
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b08b      	sub	sp, #44	@ 0x2c
 8001644:	af00      	add	r7, sp, #0
	float start_index;
	float MAX=0;
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
	float v_initial =adc_buffer[10]*VREF/4095.0f;
 800164c:	4b6e      	ldr	r3, [pc, #440]	@ (8001808 <Determine_black_box+0x1c8>)
 800164e:	8a9b      	ldrh	r3, [r3, #20]
 8001650:	ee07 3a90 	vmov	s15, r3
 8001654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001658:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 800180c <Determine_black_box+0x1cc>
 800165c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001660:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001810 <Determine_black_box+0x1d0>
 8001664:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001668:	edc7 7a08 	vstr	s15, [r7, #32]
	float v_steady=adc_buffer[BUFFER_SIZE-1]*VREF/4095.0f;
 800166c:	4b66      	ldr	r3, [pc, #408]	@ (8001808 <Determine_black_box+0x1c8>)
 800166e:	f8b3 3ffe 	ldrh.w	r3, [r3, #4094]	@ 0xffe
 8001672:	ee07 3a90 	vmov	s15, r3
 8001676:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167a:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 800180c <Determine_black_box+0x1cc>
 800167e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001682:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8001810 <Determine_black_box+0x1d0>
 8001686:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800168a:	edc7 7a05 	vstr	s15, [r7, #20]

    for (int i = 0; i < BUFFER_SIZE; i++) {
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
 8001692:	e027      	b.n	80016e4 <Determine_black_box+0xa4>
                float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 8001694:	4a5c      	ldr	r2, [pc, #368]	@ (8001808 <Determine_black_box+0x1c8>)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800169c:	ee07 3a90 	vmov	s15, r3
 80016a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800180c <Determine_black_box+0x1cc>
 80016a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016ac:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001810 <Determine_black_box+0x1d0>
 80016b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b4:	edc7 7a04 	vstr	s15, [r7, #16]
                if (voltage > MIN_VOLTAGE) {
 80016b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80016bc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001814 <Determine_black_box+0x1d4>
 80016c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c8:	dd09      	ble.n	80016de <Determine_black_box+0x9e>
                    start_index = i;
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	ee07 3a90 	vmov	s15, r3
 80016d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d4:	edc7 7a03 	vstr	s15, [r7, #12]
                    v_initial = voltage;
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	623b      	str	r3, [r7, #32]
                    break;
 80016dc:	e006      	b.n	80016ec <Determine_black_box+0xac>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3301      	adds	r3, #1
 80016e2:	61fb      	str	r3, [r7, #28]
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016ea:	dbd3      	blt.n	8001694 <Determine_black_box+0x54>
                }
    }
    //CESHI
    float index;
    for (int i = 0; i < BUFFER_SIZE; i++) {
 80016ec:	2300      	movs	r3, #0
 80016ee:	61bb      	str	r3, [r7, #24]
 80016f0:	e026      	b.n	8001740 <Determine_black_box+0x100>
                float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 80016f2:	4a45      	ldr	r2, [pc, #276]	@ (8001808 <Determine_black_box+0x1c8>)
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016fa:	ee07 3a90 	vmov	s15, r3
 80016fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001702:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800180c <Determine_black_box+0x1cc>
 8001706:	ee27 7a87 	vmul.f32	s14, s15, s14
 800170a:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001810 <Determine_black_box+0x1d0>
 800170e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001712:	edc7 7a01 	vstr	s15, [r7, #4]
                if (voltage > MAX) {
 8001716:	ed97 7a01 	vldr	s14, [r7, #4]
 800171a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800171e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001726:	dd08      	ble.n	800173a <Determine_black_box+0xfa>
                    index = i;
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001732:	edc7 7a00 	vstr	s15, [r7]
                    MAX = voltage;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 0; i < BUFFER_SIZE; i++) {
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	3301      	adds	r3, #1
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001746:	dbd4      	blt.n	80016f2 <Determine_black_box+0xb2>
                    //break;
                }
    }

    float chazhi=fabsf(v_initial-v_steady);
 8001748:	ed97 7a08 	vldr	s14, [r7, #32]
 800174c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001754:	eef0 7ae7 	vabs.f32	s15, s15
 8001758:	edc7 7a02 	vstr	s15, [r7, #8]
    if(chazhi<0.1 && !evaluate_voltage_slope()){
 800175c:	68b8      	ldr	r0, [r7, #8]
 800175e:	f7fe fefb 	bl	8000558 <__aeabi_f2d>
 8001762:	a327      	add	r3, pc, #156	@ (adr r3, 8001800 <Determine_black_box+0x1c0>)
 8001764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001768:	f7ff f9c0 	bl	8000aec <__aeabi_dcmplt>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d023      	beq.n	80017ba <Determine_black_box+0x17a>
 8001772:	f000 fdc1 	bl	80022f8 <evaluate_voltage_slope>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d11e      	bne.n	80017ba <Determine_black_box+0x17a>
    	black_box.detected_type=OR;
 800177c:	4b26      	ldr	r3, [pc, #152]	@ (8001818 <Determine_black_box+0x1d8>)
 800177e:	2207      	movs	r2, #7
 8001780:	701a      	strb	r2, [r3, #0]
    	if(BigRtest()==1){
 8001782:	f000 f8a9 	bl	80018d8 <BigRtest>
 8001786:	4603      	mov	r3, r0
 8001788:	2b01      	cmp	r3, #1
 800178a:	d106      	bne.n	800179a <Determine_black_box+0x15a>
    		strcpy(message2, "Pure Resistor");
 800178c:	4a23      	ldr	r2, [pc, #140]	@ (800181c <Determine_black_box+0x1dc>)
 800178e:	4b24      	ldr	r3, [pc, #144]	@ (8001820 <Determine_black_box+0x1e0>)
 8001790:	4614      	mov	r4, r2
 8001792:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001794:	c407      	stmia	r4!, {r0, r1, r2}
 8001796:	8023      	strh	r3, [r4, #0]
    	if(BigRtest()==1){
 8001798:	e02e      	b.n	80017f8 <Determine_black_box+0x1b8>
    	}else if(BigRtest()==0){
 800179a:	f000 f89d 	bl	80018d8 <BigRtest>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d105      	bne.n	80017b0 <Determine_black_box+0x170>
    		black_box.detected_type=RC;
 80017a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001818 <Determine_black_box+0x1d8>)
 80017a6:	2208      	movs	r2, #8
 80017a8:	701a      	strb	r2, [r3, #0]
    		Analyze_ADC_RC_TEST();
 80017aa:	f000 f931 	bl	8001a10 <Analyze_ADC_RC_TEST>
    	if(BigRtest()==1){
 80017ae:	e023      	b.n	80017f8 <Determine_black_box+0x1b8>
    	}else{
    		sprintf(msg, "no load");
 80017b0:	491c      	ldr	r1, [pc, #112]	@ (8001824 <Determine_black_box+0x1e4>)
 80017b2:	481d      	ldr	r0, [pc, #116]	@ (8001828 <Determine_black_box+0x1e8>)
 80017b4:	f005 fed2 	bl	800755c <siprintf>
    	if(BigRtest()==1){
 80017b8:	e01e      	b.n	80017f8 <Determine_black_box+0x1b8>
    	}

    }else if(v_steady>v_initial){
 80017ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80017be:	edd7 7a08 	vldr	s15, [r7, #32]
 80017c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ca:	dd05      	ble.n	80017d8 <Determine_black_box+0x198>
    	black_box.detected_type=RC;
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <Determine_black_box+0x1d8>)
 80017ce:	2208      	movs	r2, #8
 80017d0:	701a      	strb	r2, [r3, #0]
        Analyze_ADC_RC_TEST();
 80017d2:	f000 f91d 	bl	8001a10 <Analyze_ADC_RC_TEST>
    }else if(v_steady<v_initial){
    	black_box.detected_type=RL;
         Analyze_ADC_RL_TEST();
    }
}
 80017d6:	e00f      	b.n	80017f8 <Determine_black_box+0x1b8>
    }else if(v_steady<v_initial){
 80017d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80017dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80017e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e8:	d400      	bmi.n	80017ec <Determine_black_box+0x1ac>
}
 80017ea:	e005      	b.n	80017f8 <Determine_black_box+0x1b8>
    	black_box.detected_type=RL;
 80017ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <Determine_black_box+0x1d8>)
 80017ee:	2209      	movs	r2, #9
 80017f0:	701a      	strb	r2, [r3, #0]
         Analyze_ADC_RL_TEST();
 80017f2:	f000 fb8d 	bl	8001f10 <Analyze_ADC_RL_TEST>
}
 80017f6:	e7ff      	b.n	80017f8 <Determine_black_box+0x1b8>
 80017f8:	bf00      	nop
 80017fa:	372c      	adds	r7, #44	@ 0x2c
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd90      	pop	{r4, r7, pc}
 8001800:	9999999a 	.word	0x9999999a
 8001804:	3fb99999 	.word	0x3fb99999
 8001808:	20000318 	.word	0x20000318
 800180c:	40533333 	.word	0x40533333
 8001810:	457ff000 	.word	0x457ff000
 8001814:	3d4ccccd 	.word	0x3d4ccccd
 8001818:	200002ec 	.word	0x200002ec
 800181c:	200013c8 	.word	0x200013c8
 8001820:	08009c18 	.word	0x08009c18
 8001824:	08009c28 	.word	0x08009c28
 8001828:	20001448 	.word	0x20001448

0800182c <Sample_PA1_Average>:
// ADC
//
float Sample_PA1_Average(void) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0

	memset(adc_buffer2, 0, sizeof(adc_buffer2));
 8001832:	2228      	movs	r2, #40	@ 0x28
 8001834:	2100      	movs	r1, #0
 8001836:	4823      	ldr	r0, [pc, #140]	@ (80018c4 <Sample_PA1_Average+0x98>)
 8001838:	f005 ff05 	bl	8007646 <memset>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer2, BUFFER2_SIZE);
 800183c:	2214      	movs	r2, #20
 800183e:	4921      	ldr	r1, [pc, #132]	@ (80018c4 <Sample_PA1_Average+0x98>)
 8001840:	4821      	ldr	r0, [pc, #132]	@ (80018c8 <Sample_PA1_Average+0x9c>)
 8001842:	f002 f80d 	bl	8003860 <HAL_ADC_Start_DMA>
	measurement_done = 0;
 8001846:	4b21      	ldr	r3, [pc, #132]	@ (80018cc <Sample_PA1_Average+0xa0>)
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
	while (!measurement_done);
 800184c:	bf00      	nop
 800184e:	4b1f      	ldr	r3, [pc, #124]	@ (80018cc <Sample_PA1_Average+0xa0>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0fa      	beq.n	800184e <Sample_PA1_Average+0x22>
	HAL_ADC_Stop_DMA(&hadc1);
 8001858:	481b      	ldr	r0, [pc, #108]	@ (80018c8 <Sample_PA1_Average+0x9c>)
 800185a:	f002 f8f5 	bl	8003a48 <HAL_ADC_Stop_DMA>
    // 3.  20 
    float sum = 0.0f;
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < BUFFER2_SIZE; i++) {
 8001864:	2300      	movs	r3, #0
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	e01c      	b.n	80018a4 <Sample_PA1_Average+0x78>
    	 float voltage = (adc_buffer2[i] * VREF) / 4095.0f;
 800186a:	4a16      	ldr	r2, [pc, #88]	@ (80018c4 <Sample_PA1_Average+0x98>)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001872:	ee07 3a90 	vmov	s15, r3
 8001876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800187a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80018d0 <Sample_PA1_Average+0xa4>
 800187e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001882:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80018d4 <Sample_PA1_Average+0xa8>
 8001886:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800188a:	edc7 7a01 	vstr	s15, [r7, #4]
    	 sum=sum+voltage;
 800188e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001892:	edd7 7a01 	vldr	s15, [r7, #4]
 8001896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189a:	edc7 7a03 	vstr	s15, [r7, #12]
    for (int i = 0; i < BUFFER2_SIZE; i++) {
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	3301      	adds	r3, #1
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	2b13      	cmp	r3, #19
 80018a8:	dddf      	ble.n	800186a <Sample_PA1_Average+0x3e>
    }
    // 5. 
    return sum / BUFFER2_SIZE;
 80018aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80018ae:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80018b2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80018b6:	eef0 7a66 	vmov.f32	s15, s13
}
 80018ba:	eeb0 0a67 	vmov.f32	s0, s15
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20001318 	.word	0x20001318
 80018c8:	200001f0 	.word	0x200001f0
 80018cc:	20001340 	.word	0x20001340
 80018d0:	40533333 	.word	0x40533333
 80018d4:	457ff000 	.word	0x457ff000

080018d8 <BigRtest>:
//
void BigRtest(void){
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
	memset(adc_buffer, 0, sizeof(adc_buffer));
 80018de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018e2:	2100      	movs	r1, #0
 80018e4:	4846      	ldr	r0, [pc, #280]	@ (8001a00 <BigRtest+0x128>)
 80018e6:	f005 feae 	bl	8007646 <memset>
	float v_initial;
	float initial_index;
	float v_end;
	GPIO_Set_Low(GPIOA, GPIO_PIN_4);
 80018ea:	2110      	movs	r1, #16
 80018ec:	4845      	ldr	r0, [pc, #276]	@ (8001a04 <BigRtest+0x12c>)
 80018ee:	f7ff fdd5 	bl	800149c <GPIO_Set_Low>
	GPIO_Set_Low(GPIOA, GPIO_PIN_7);
 80018f2:	2180      	movs	r1, #128	@ 0x80
 80018f4:	4843      	ldr	r0, [pc, #268]	@ (8001a04 <BigRtest+0x12c>)
 80018f6:	f7ff fdd1 	bl	800149c <GPIO_Set_Low>
	GPIO_Set_HighZ(GPIOA, GPIO_PIN_0);
 80018fa:	2101      	movs	r1, #1
 80018fc:	4841      	ldr	r0, [pc, #260]	@ (8001a04 <BigRtest+0x12c>)
 80018fe:	f7ff fd83 	bl	8001408 <GPIO_Set_HighZ>
	DMA_Measure();
 8001902:	f7ff fe1b 	bl	800153c <DMA_Measure>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001906:	2300      	movs	r3, #0
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	e029      	b.n	8001960 <BigRtest+0x88>
                    float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 800190c:	4a3c      	ldr	r2, [pc, #240]	@ (8001a00 <BigRtest+0x128>)
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001914:	ee07 3a90 	vmov	s15, r3
 8001918:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800191c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001a08 <BigRtest+0x130>
 8001920:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001924:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8001a0c <BigRtest+0x134>
 8001928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192c:	edc7 7a03 	vstr	s15, [r7, #12]
                    if (voltage > 0.4) {
 8001930:	68f8      	ldr	r0, [r7, #12]
 8001932:	f7fe fe11 	bl	8000558 <__aeabi_f2d>
 8001936:	a32e      	add	r3, pc, #184	@ (adr r3, 80019f0 <BigRtest+0x118>)
 8001938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193c:	f7ff f8f4 	bl	8000b28 <__aeabi_dcmpgt>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d009      	beq.n	800195a <BigRtest+0x82>
                        initial_index = i;
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	ee07 3a90 	vmov	s15, r3
 800194c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001950:	edc7 7a02 	vstr	s15, [r7, #8]
                        v_initial = voltage;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	617b      	str	r3, [r7, #20]
                        break;
 8001958:	e006      	b.n	8001968 <BigRtest+0x90>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	3301      	adds	r3, #1
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001966:	dbd1      	blt.n	800190c <BigRtest+0x34>
                    }
        }
    v_end=(adc_buffer[BUFFER_SIZE-1]*VREF/4095.0f);
 8001968:	4b25      	ldr	r3, [pc, #148]	@ (8001a00 <BigRtest+0x128>)
 800196a:	f8b3 3ffe 	ldrh.w	r3, [r3, #4094]	@ 0xffe
 800196e:	ee07 3a90 	vmov	s15, r3
 8001972:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001976:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001a08 <BigRtest+0x130>
 800197a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800197e:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001a0c <BigRtest+0x134>
 8001982:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001986:	edc7 7a01 	vstr	s15, [r7, #4]
    if(fabsf(VREF-v_initial)<=0.1){
 800198a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001a08 <BigRtest+0x130>
 800198e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001992:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001996:	eef0 7ae7 	vabs.f32	s15, s15
 800199a:	ee17 0a90 	vmov	r0, s15
 800199e:	f7fe fddb 	bl	8000558 <__aeabi_f2d>
 80019a2:	a315      	add	r3, pc, #84	@ (adr r3, 80019f8 <BigRtest+0x120>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7ff f8aa 	bl	8000b00 <__aeabi_dcmple>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d115      	bne.n	80019de <BigRtest+0x106>
    	//sprintf(msg, "no load");
    	return 2;
    }
    float chazhi=fabsf(v_end-v_initial);
 80019b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80019b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80019ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019be:	eef0 7ae7 	vabs.f32	s15, s15
 80019c2:	edc7 7a00 	vstr	s15, [r7]
    if(chazhi<0.1){
 80019c6:	6838      	ldr	r0, [r7, #0]
 80019c8:	f7fe fdc6 	bl	8000558 <__aeabi_f2d>
 80019cc:	a30a      	add	r3, pc, #40	@ (adr r3, 80019f8 <BigRtest+0x120>)
 80019ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d2:	f7ff f88b 	bl	8000aec <__aeabi_dcmplt>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d102      	bne.n	80019e2 <BigRtest+0x10a>
    	//black_box.detected_type=RESISTOR;
    	return 1;
    }else{
    	//black_box.detected_type=RC;
    	return 0;
 80019dc:	e002      	b.n	80019e4 <BigRtest+0x10c>
    	return 2;
 80019de:	bf00      	nop
 80019e0:	e000      	b.n	80019e4 <BigRtest+0x10c>
    	return 1;
 80019e2:	bf00      	nop
    }

}
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	f3af 8000 	nop.w
 80019f0:	9999999a 	.word	0x9999999a
 80019f4:	3fd99999 	.word	0x3fd99999
 80019f8:	9999999a 	.word	0x9999999a
 80019fc:	3fb99999 	.word	0x3fb99999
 8001a00:	20000318 	.word	0x20000318
 8001a04:	40020000 	.word	0x40020000
 8001a08:	40533333 	.word	0x40533333
 8001a0c:	457ff000 	.word	0x457ff000

08001a10 <Analyze_ADC_RC_TEST>:
//RC5.1k
void Analyze_ADC_RC_TEST(){
 8001a10:	b5b0      	push	{r4, r5, r7, lr}
 8001a12:	b096      	sub	sp, #88	@ 0x58
 8001a14:	af00      	add	r7, sp, #0
	//ADC
	GPIO_Set_Low(GPIOA, GPIO_PIN_4);
 8001a16:	2110      	movs	r1, #16
 8001a18:	48af      	ldr	r0, [pc, #700]	@ (8001cd8 <Analyze_ADC_RC_TEST+0x2c8>)
 8001a1a:	f7ff fd3f 	bl	800149c <GPIO_Set_Low>
	GPIO_Set_Low(GPIOA, GPIO_PIN_7);
 8001a1e:	2180      	movs	r1, #128	@ 0x80
 8001a20:	48ad      	ldr	r0, [pc, #692]	@ (8001cd8 <Analyze_ADC_RC_TEST+0x2c8>)
 8001a22:	f7ff fd3b 	bl	800149c <GPIO_Set_Low>
	GPIO_Set_HighZ(GPIOA, GPIO_PIN_0);
 8001a26:	2101      	movs	r1, #1
 8001a28:	48ab      	ldr	r0, [pc, #684]	@ (8001cd8 <Analyze_ADC_RC_TEST+0x2c8>)
 8001a2a:	f7ff fced 	bl	8001408 <GPIO_Set_HighZ>
	DMA_Measure();
 8001a2e:	f7ff fd85 	bl	800153c <DMA_Measure>
	float start_index;
	float MAX=0;
 8001a32:	f04f 0300 	mov.w	r3, #0
 8001a36:	657b      	str	r3, [r7, #84]	@ 0x54
	float r_black;
	float c_black;
	float v_initial_RCS ;
	float v_initial_RCP;
	float v_end=adc_buffer[BUFFER_SIZE-1]*VREF/4095.0f;
 8001a38:	4ba8      	ldr	r3, [pc, #672]	@ (8001cdc <Analyze_ADC_RC_TEST+0x2cc>)
 8001a3a:	f8b3 3ffe 	ldrh.w	r3, [r3, #4094]	@ 0xffe
 8001a3e:	ee07 3a90 	vmov	s15, r3
 8001a42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a46:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8001ce0 <Analyze_ADC_RC_TEST+0x2d0>
 8001a4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a4e:	eddf 6aa5 	vldr	s13, [pc, #660]	@ 8001ce4 <Analyze_ADC_RC_TEST+0x2d4>
 8001a52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a56:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    //float v_start;
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a5e:	e029      	b.n	8001ab4 <Analyze_ADC_RC_TEST+0xa4>
                float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 8001a60:	4a9e      	ldr	r2, [pc, #632]	@ (8001cdc <Analyze_ADC_RC_TEST+0x2cc>)
 8001a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001a64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a68:	ee07 3a90 	vmov	s15, r3
 8001a6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a70:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8001ce0 <Analyze_ADC_RC_TEST+0x2d0>
 8001a74:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a78:	eddf 6a9a 	vldr	s13, [pc, #616]	@ 8001ce4 <Analyze_ADC_RC_TEST+0x2d4>
 8001a7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a80:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
                if (voltage > 0.4) {
 8001a84:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001a86:	f7fe fd67 	bl	8000558 <__aeabi_f2d>
 8001a8a:	a38d      	add	r3, pc, #564	@ (adr r3, 8001cc0 <Analyze_ADC_RC_TEST+0x2b0>)
 8001a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a90:	f7ff f84a 	bl	8000b28 <__aeabi_dcmpgt>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d009      	beq.n	8001aae <Analyze_ADC_RC_TEST+0x9e>
                    start_index = i;
 8001a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
                    v_initial_RCS = voltage;
 8001aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aaa:	653b      	str	r3, [r7, #80]	@ 0x50
                    break;
 8001aac:	e006      	b.n	8001abc <Analyze_ADC_RC_TEST+0xac>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ab6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001aba:	dbd1      	blt.n	8001a60 <Analyze_ADC_RC_TEST+0x50>
                }
    }
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001abc:	2300      	movs	r3, #0
 8001abe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ac0:	e029      	b.n	8001b16 <Analyze_ADC_RC_TEST+0x106>
                    float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 8001ac2:	4a86      	ldr	r2, [pc, #536]	@ (8001cdc <Analyze_ADC_RC_TEST+0x2cc>)
 8001ac4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001aca:	ee07 3a90 	vmov	s15, r3
 8001ace:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ad2:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8001ce0 <Analyze_ADC_RC_TEST+0x2d0>
 8001ad6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ada:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8001ce4 <Analyze_ADC_RC_TEST+0x2d4>
 8001ade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
                    if (voltage > 0.1) {
 8001ae6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001ae8:	f7fe fd36 	bl	8000558 <__aeabi_f2d>
 8001aec:	a376      	add	r3, pc, #472	@ (adr r3, 8001cc8 <Analyze_ADC_RC_TEST+0x2b8>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7ff f819 	bl	8000b28 <__aeabi_dcmpgt>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d009      	beq.n	8001b10 <Analyze_ADC_RC_TEST+0x100>
                        start_index = i;
 8001afc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b06:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
                        v_initial_RCP = voltage;
 8001b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b0c:	633b      	str	r3, [r7, #48]	@ 0x30
                        break;
 8001b0e:	e006      	b.n	8001b1e <Analyze_ADC_RC_TEST+0x10e>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001b10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b12:	3301      	adds	r3, #1
 8001b14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b1c:	dbd1      	blt.n	8001ac2 <Analyze_ADC_RC_TEST+0xb2>
                    }
        }
    //CESHI
    float index;
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001b1e:	2300      	movs	r3, #0
 8001b20:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b22:	e026      	b.n	8001b72 <Analyze_ADC_RC_TEST+0x162>
                float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 8001b24:	4a6d      	ldr	r2, [pc, #436]	@ (8001cdc <Analyze_ADC_RC_TEST+0x2cc>)
 8001b26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b34:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8001ce0 <Analyze_ADC_RC_TEST+0x2d0>
 8001b38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b3c:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8001ce4 <Analyze_ADC_RC_TEST+0x2d4>
 8001b40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b44:	edc7 7a02 	vstr	s15, [r7, #8]
                if (voltage > MAX) {
 8001b48:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b4c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	dd08      	ble.n	8001b6c <Analyze_ADC_RC_TEST+0x15c>
                    index = i;
 8001b5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b5c:	ee07 3a90 	vmov	s15, r3
 8001b60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b64:	edc7 7a01 	vstr	s15, [r7, #4]
                    MAX = voltage;
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	657b      	str	r3, [r7, #84]	@ 0x54
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b6e:	3301      	adds	r3, #1
 8001b70:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b78:	dbd4      	blt.n	8001b24 <Analyze_ADC_RC_TEST+0x114>
                    //break;
                }
    }
	if(v_initial_RCS+VPA1>=VREF){
 8001b7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ce8 <Analyze_ADC_RC_TEST+0x2d8>)
 8001b7c:	ed93 7a00 	vldr	s14, [r3]
 8001b80:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001b84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b88:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001ce0 <Analyze_ADC_RC_TEST+0x2d0>
 8001b8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b94:	db03      	blt.n	8001b9e <Analyze_ADC_RC_TEST+0x18e>
		black_box.detected_type=RC_SERIES;
 8001b96:	4b55      	ldr	r3, [pc, #340]	@ (8001cec <Analyze_ADC_RC_TEST+0x2dc>)
 8001b98:	2203      	movs	r2, #3
 8001b9a:	701a      	strb	r2, [r3, #0]
 8001b9c:	e002      	b.n	8001ba4 <Analyze_ADC_RC_TEST+0x194>

	}else{
		black_box.detected_type= RC_PARALLEL;
 8001b9e:	4b53      	ldr	r3, [pc, #332]	@ (8001cec <Analyze_ADC_RC_TEST+0x2dc>)
 8001ba0:	2204      	movs	r2, #4
 8001ba2:	701a      	strb	r2, [r3, #0]
	}
	if(evaluate_steady_state_fluctuation()){
 8001ba4:	f000 fb3c 	bl	8002220 <evaluate_steady_state_fluctuation>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	f000 80b0 	beq.w	8001d10 <Analyze_ADC_RC_TEST+0x300>
		 float tau=Find_tau();
 8001bb0:	f000 fd06 	bl	80025c0 <Find_tau>
 8001bb4:	ed87 0a03 	vstr	s0, [r7, #12]
	     if(Find_tau()){
 8001bb8:	f000 fd02 	bl	80025c0 <Find_tau>
 8001bbc:	eef0 7a40 	vmov.f32	s15, s0
 8001bc0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc8:	d075      	beq.n	8001cb6 <Analyze_ADC_RC_TEST+0x2a6>
	    	 //tauRC
	    	 if(black_box.detected_type==RC_SERIES){
 8001bca:	4b48      	ldr	r3, [pc, #288]	@ (8001cec <Analyze_ADC_RC_TEST+0x2dc>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d133      	bne.n	8001c3a <Analyze_ADC_RC_TEST+0x22a>
	    		 r_black=(v_initial_RCS * R_KNOWN2) / (VREF - v_initial_RCS);
 8001bd2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001bd6:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001cf0 <Analyze_ADC_RC_TEST+0x2e0>
 8001bda:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001bde:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001ce0 <Analyze_ADC_RC_TEST+0x2d0>
 8001be2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001be6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bee:	edc7 7a05 	vstr	s15, [r7, #20]
	    		 c_black=tau/(r_black+R_KNOWN2);
 8001bf2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bf6:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001cf0 <Analyze_ADC_RC_TEST+0x2e0>
 8001bfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001bfe:	edd7 6a03 	vldr	s13, [r7, #12]
 8001c02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c06:	edc7 7a04 	vstr	s15, [r7, #16]
	    		    sprintf(message1, "Rs=%.2f", r_black);
 8001c0a:	6978      	ldr	r0, [r7, #20]
 8001c0c:	f7fe fca4 	bl	8000558 <__aeabi_f2d>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4937      	ldr	r1, [pc, #220]	@ (8001cf4 <Analyze_ADC_RC_TEST+0x2e4>)
 8001c16:	4838      	ldr	r0, [pc, #224]	@ (8001cf8 <Analyze_ADC_RC_TEST+0x2e8>)
 8001c18:	f005 fca0 	bl	800755c <siprintf>
	    		    sprintf(message2, "Cs=%.4fuF", c_black*1e6);
 8001c1c:	6938      	ldr	r0, [r7, #16]
 8001c1e:	f7fe fc9b 	bl	8000558 <__aeabi_f2d>
 8001c22:	a32b      	add	r3, pc, #172	@ (adr r3, 8001cd0 <Analyze_ADC_RC_TEST+0x2c0>)
 8001c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c28:	f7fe fcee 	bl	8000608 <__aeabi_dmul>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4932      	ldr	r1, [pc, #200]	@ (8001cfc <Analyze_ADC_RC_TEST+0x2ec>)
 8001c32:	4833      	ldr	r0, [pc, #204]	@ (8001d00 <Analyze_ADC_RC_TEST+0x2f0>)
 8001c34:	f005 fc92 	bl	800755c <siprintf>
	    	 c_black=tau*(R_KNOWN2+r_black)/(r_black*R_KNOWN2);
	    	 sprintf(message1, "Rp=%.2f", r_black);
	    	 sprintf(message2, "Cp=%.4fuF", c_black*1e6);
	    	              }
        }
}
 8001c38:	e143      	b.n	8001ec2 <Analyze_ADC_RC_TEST+0x4b2>
		    	 r_black=fabsf(R_KNOWN2*v_end/(VREF-v_end));
 8001c3a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001c3e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001cf0 <Analyze_ADC_RC_TEST+0x2e0>
 8001c42:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001c46:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001ce0 <Analyze_ADC_RC_TEST+0x2d0>
 8001c4a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001c4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c56:	eef0 7ae7 	vabs.f32	s15, s15
 8001c5a:	edc7 7a05 	vstr	s15, [r7, #20]
		    	 c_black=tau*(R_KNOWN2+r_black)/(r_black*R_KNOWN2);
 8001c5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c62:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001cf0 <Analyze_ADC_RC_TEST+0x2e0>
 8001c66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001c6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c6e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c72:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c76:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001cf0 <Analyze_ADC_RC_TEST+0x2e0>
 8001c7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c82:	edc7 7a04 	vstr	s15, [r7, #16]
	 		    sprintf(message1, "Rp=%.2f", r_black);
 8001c86:	6978      	ldr	r0, [r7, #20]
 8001c88:	f7fe fc66 	bl	8000558 <__aeabi_f2d>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	491c      	ldr	r1, [pc, #112]	@ (8001d04 <Analyze_ADC_RC_TEST+0x2f4>)
 8001c92:	4819      	ldr	r0, [pc, #100]	@ (8001cf8 <Analyze_ADC_RC_TEST+0x2e8>)
 8001c94:	f005 fc62 	bl	800755c <siprintf>
	 		    sprintf(message2, "Cp=%.4fuF", c_black*1e6);
 8001c98:	6938      	ldr	r0, [r7, #16]
 8001c9a:	f7fe fc5d 	bl	8000558 <__aeabi_f2d>
 8001c9e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001cd0 <Analyze_ADC_RC_TEST+0x2c0>)
 8001ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca4:	f7fe fcb0 	bl	8000608 <__aeabi_dmul>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4916      	ldr	r1, [pc, #88]	@ (8001d08 <Analyze_ADC_RC_TEST+0x2f8>)
 8001cae:	4814      	ldr	r0, [pc, #80]	@ (8001d00 <Analyze_ADC_RC_TEST+0x2f0>)
 8001cb0:	f005 fc54 	bl	800755c <siprintf>
}
 8001cb4:	e105      	b.n	8001ec2 <Analyze_ADC_RC_TEST+0x4b2>
	    	 sprintf(message1, "too small");
 8001cb6:	4915      	ldr	r1, [pc, #84]	@ (8001d0c <Analyze_ADC_RC_TEST+0x2fc>)
 8001cb8:	480f      	ldr	r0, [pc, #60]	@ (8001cf8 <Analyze_ADC_RC_TEST+0x2e8>)
 8001cba:	f005 fc4f 	bl	800755c <siprintf>
}
 8001cbe:	e100      	b.n	8001ec2 <Analyze_ADC_RC_TEST+0x4b2>
 8001cc0:	9999999a 	.word	0x9999999a
 8001cc4:	3fd99999 	.word	0x3fd99999
 8001cc8:	9999999a 	.word	0x9999999a
 8001ccc:	3fb99999 	.word	0x3fb99999
 8001cd0:	00000000 	.word	0x00000000
 8001cd4:	412e8480 	.word	0x412e8480
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	20000318 	.word	0x20000318
 8001ce0:	40533333 	.word	0x40533333
 8001ce4:	457ff000 	.word	0x457ff000
 8001ce8:	20001344 	.word	0x20001344
 8001cec:	200002ec 	.word	0x200002ec
 8001cf0:	459f6000 	.word	0x459f6000
 8001cf4:	08009c30 	.word	0x08009c30
 8001cf8:	20001348 	.word	0x20001348
 8001cfc:	08009c3c 	.word	0x08009c3c
 8001d00:	200013c8 	.word	0x200013c8
 8001d04:	08009c48 	.word	0x08009c48
 8001d08:	08009c54 	.word	0x08009c54
 8001d0c:	08009c60 	.word	0x08009c60
		float v_target1=(adc_buffer[800] * VREF) / 4095.0f;;
 8001d10:	4b71      	ldr	r3, [pc, #452]	@ (8001ed8 <Analyze_ADC_RC_TEST+0x4c8>)
 8001d12:	f8b3 3640 	ldrh.w	r3, [r3, #1600]	@ 0x640
 8001d16:	ee07 3a90 	vmov	s15, r3
 8001d1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d1e:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8001edc <Analyze_ADC_RC_TEST+0x4cc>
 8001d22:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d26:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8001ee0 <Analyze_ADC_RC_TEST+0x4d0>
 8001d2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d2e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		int target1_index=800;
 8001d32:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8001d36:	62bb      	str	r3, [r7, #40]	@ 0x28
		float v_target2=(adc_buffer[1600] * VREF) / 4095.0f;;
 8001d38:	4b67      	ldr	r3, [pc, #412]	@ (8001ed8 <Analyze_ADC_RC_TEST+0x4c8>)
 8001d3a:	f8b3 3c80 	ldrh.w	r3, [r3, #3200]	@ 0xc80
 8001d3e:	ee07 3a90 	vmov	s15, r3
 8001d42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d46:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001edc <Analyze_ADC_RC_TEST+0x4cc>
 8001d4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d4e:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8001ee0 <Analyze_ADC_RC_TEST+0x4d0>
 8001d52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d56:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		int target2_index=1600;
 8001d5a:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001d5e:	623b      	str	r3, [r7, #32]
	    float delta_t = (target2_index - target1_index) / (float)SAMPLE_RATE;
 8001d60:	6a3a      	ldr	r2, [r7, #32]
 8001d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	ee07 3a90 	vmov	s15, r3
 8001d6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d6e:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8001ee4 <Analyze_ADC_RC_TEST+0x4d4>
 8001d72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d76:	edc7 7a07 	vstr	s15, [r7, #28]
	    float tau = delta_t / log((VPA1 - v_target1) / (VPA1 - v_target2));
 8001d7a:	69f8      	ldr	r0, [r7, #28]
 8001d7c:	f7fe fbec 	bl	8000558 <__aeabi_f2d>
 8001d80:	4604      	mov	r4, r0
 8001d82:	460d      	mov	r5, r1
 8001d84:	4b58      	ldr	r3, [pc, #352]	@ (8001ee8 <Analyze_ADC_RC_TEST+0x4d8>)
 8001d86:	ed93 7a00 	vldr	s14, [r3]
 8001d8a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d92:	4b55      	ldr	r3, [pc, #340]	@ (8001ee8 <Analyze_ADC_RC_TEST+0x4d8>)
 8001d94:	edd3 6a00 	vldr	s13, [r3]
 8001d98:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d9c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001da0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001da4:	ee16 0a90 	vmov	r0, s13
 8001da8:	f7fe fbd6 	bl	8000558 <__aeabi_f2d>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	ec43 2b10 	vmov	d0, r2, r3
 8001db4:	f007 fd18 	bl	80097e8 <log>
 8001db8:	ec53 2b10 	vmov	r2, r3, d0
 8001dbc:	4620      	mov	r0, r4
 8001dbe:	4629      	mov	r1, r5
 8001dc0:	f7fe fd4c 	bl	800085c <__aeabi_ddiv>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f7fe fef4 	bl	8000bb8 <__aeabi_d2f>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	61bb      	str	r3, [r7, #24]
	    if(black_box.detected_type==RC_SERIES){
 8001dd4:	4b45      	ldr	r3, [pc, #276]	@ (8001eec <Analyze_ADC_RC_TEST+0x4dc>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d133      	bne.n	8001e44 <Analyze_ADC_RC_TEST+0x434>
	    	    r_black=(v_initial_RCS * R_KNOWN2) / (VREF - v_initial_RCS);
 8001ddc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001de0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001ef0 <Analyze_ADC_RC_TEST+0x4e0>
 8001de4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001de8:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001edc <Analyze_ADC_RC_TEST+0x4cc>
 8001dec:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001df0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001df4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001df8:	edc7 7a05 	vstr	s15, [r7, #20]
	    	    c_black=tau/(r_black+R_KNOWN2);
 8001dfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e00:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001ef0 <Analyze_ADC_RC_TEST+0x4e0>
 8001e04:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001e08:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e10:	edc7 7a04 	vstr	s15, [r7, #16]
	    	    sprintf(message1, "Rs=%.2f", r_black);
 8001e14:	6978      	ldr	r0, [r7, #20]
 8001e16:	f7fe fb9f 	bl	8000558 <__aeabi_f2d>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4935      	ldr	r1, [pc, #212]	@ (8001ef4 <Analyze_ADC_RC_TEST+0x4e4>)
 8001e20:	4835      	ldr	r0, [pc, #212]	@ (8001ef8 <Analyze_ADC_RC_TEST+0x4e8>)
 8001e22:	f005 fb9b 	bl	800755c <siprintf>
	    	    sprintf(message2, "Cs=%.4fuF", c_black*1e6);
 8001e26:	6938      	ldr	r0, [r7, #16]
 8001e28:	f7fe fb96 	bl	8000558 <__aeabi_f2d>
 8001e2c:	a328      	add	r3, pc, #160	@ (adr r3, 8001ed0 <Analyze_ADC_RC_TEST+0x4c0>)
 8001e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e32:	f7fe fbe9 	bl	8000608 <__aeabi_dmul>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	4930      	ldr	r1, [pc, #192]	@ (8001efc <Analyze_ADC_RC_TEST+0x4ec>)
 8001e3c:	4830      	ldr	r0, [pc, #192]	@ (8001f00 <Analyze_ADC_RC_TEST+0x4f0>)
 8001e3e:	f005 fb8d 	bl	800755c <siprintf>
}
 8001e42:	e03e      	b.n	8001ec2 <Analyze_ADC_RC_TEST+0x4b2>
	    	 r_black=fabsf(R_KNOWN2*VPA1/(VREF-VPA1));
 8001e44:	4b28      	ldr	r3, [pc, #160]	@ (8001ee8 <Analyze_ADC_RC_TEST+0x4d8>)
 8001e46:	edd3 7a00 	vldr	s15, [r3]
 8001e4a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001ef0 <Analyze_ADC_RC_TEST+0x4e0>
 8001e4e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001e52:	4b25      	ldr	r3, [pc, #148]	@ (8001ee8 <Analyze_ADC_RC_TEST+0x4d8>)
 8001e54:	edd3 7a00 	vldr	s15, [r3]
 8001e58:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001edc <Analyze_ADC_RC_TEST+0x4cc>
 8001e5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e64:	eef0 7ae7 	vabs.f32	s15, s15
 8001e68:	edc7 7a05 	vstr	s15, [r7, #20]
	    	 c_black=tau*(R_KNOWN2+r_black)/(r_black*R_KNOWN2);
 8001e6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e70:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001ef0 <Analyze_ADC_RC_TEST+0x4e0>
 8001e74:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001e78:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e7c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001e80:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e84:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001ef0 <Analyze_ADC_RC_TEST+0x4e0>
 8001e88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e90:	edc7 7a04 	vstr	s15, [r7, #16]
	    	 sprintf(message1, "Rp=%.2f", r_black);
 8001e94:	6978      	ldr	r0, [r7, #20]
 8001e96:	f7fe fb5f 	bl	8000558 <__aeabi_f2d>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4919      	ldr	r1, [pc, #100]	@ (8001f04 <Analyze_ADC_RC_TEST+0x4f4>)
 8001ea0:	4815      	ldr	r0, [pc, #84]	@ (8001ef8 <Analyze_ADC_RC_TEST+0x4e8>)
 8001ea2:	f005 fb5b 	bl	800755c <siprintf>
	    	 sprintf(message2, "Cp=%.4fuF", c_black*1e6);
 8001ea6:	6938      	ldr	r0, [r7, #16]
 8001ea8:	f7fe fb56 	bl	8000558 <__aeabi_f2d>
 8001eac:	a308      	add	r3, pc, #32	@ (adr r3, 8001ed0 <Analyze_ADC_RC_TEST+0x4c0>)
 8001eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb2:	f7fe fba9 	bl	8000608 <__aeabi_dmul>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	4913      	ldr	r1, [pc, #76]	@ (8001f08 <Analyze_ADC_RC_TEST+0x4f8>)
 8001ebc:	4810      	ldr	r0, [pc, #64]	@ (8001f00 <Analyze_ADC_RC_TEST+0x4f0>)
 8001ebe:	f005 fb4d 	bl	800755c <siprintf>
}
 8001ec2:	bf00      	nop
 8001ec4:	3758      	adds	r7, #88	@ 0x58
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	f3af 8000 	nop.w
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	412e8480 	.word	0x412e8480
 8001ed8:	20000318 	.word	0x20000318
 8001edc:	40533333 	.word	0x40533333
 8001ee0:	457ff000 	.word	0x457ff000
 8001ee4:	48f42400 	.word	0x48f42400
 8001ee8:	20001344 	.word	0x20001344
 8001eec:	200002ec 	.word	0x200002ec
 8001ef0:	459f6000 	.word	0x459f6000
 8001ef4:	08009c30 	.word	0x08009c30
 8001ef8:	20001348 	.word	0x20001348
 8001efc:	08009c3c 	.word	0x08009c3c
 8001f00:	200013c8 	.word	0x200013c8
 8001f04:	08009c48 	.word	0x08009c48
 8001f08:	08009c54 	.word	0x08009c54
 8001f0c:	00000000 	.word	0x00000000

08001f10 <Analyze_ADC_RL_TEST>:

//RLB
void Analyze_ADC_RL_TEST(){
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08e      	sub	sp, #56	@ 0x38
 8001f14:	af00      	add	r7, sp, #0
	//ADC
    GPIO_Set_Low(GPIOA, GPIO_PIN_7);   // PA0
 8001f16:	2180      	movs	r1, #128	@ 0x80
 8001f18:	48b3      	ldr	r0, [pc, #716]	@ (80021e8 <Analyze_ADC_RL_TEST+0x2d8>)
 8001f1a:	f7ff fabf 	bl	800149c <GPIO_Set_Low>
	GPIO_Set_Low(GPIOA, GPIO_PIN_0);     // PB5
 8001f1e:	2101      	movs	r1, #1
 8001f20:	48b1      	ldr	r0, [pc, #708]	@ (80021e8 <Analyze_ADC_RL_TEST+0x2d8>)
 8001f22:	f7ff fabb 	bl	800149c <GPIO_Set_Low>
    GPIO_Set_HighZ(GPIOA, GPIO_PIN_4);  // PC13
 8001f26:	2110      	movs	r1, #16
 8001f28:	48af      	ldr	r0, [pc, #700]	@ (80021e8 <Analyze_ADC_RL_TEST+0x2d8>)
 8001f2a:	f7ff fa6d 	bl	8001408 <GPIO_Set_HighZ>
	DMA_Measure();
 8001f2e:	f7ff fb05 	bl	800153c <DMA_Measure>
	float start_index;
	float MAX=0;
 8001f32:	f04f 0300 	mov.w	r3, #0
 8001f36:	637b      	str	r3, [r7, #52]	@ 0x34
	float v_initial_RLS ;
	float v_initial_RLP;
	float v_steady=adc_buffer[BUFFER_SIZE-1]*VREF/4095.0f;
 8001f38:	4bac      	ldr	r3, [pc, #688]	@ (80021ec <Analyze_ADC_RL_TEST+0x2dc>)
 8001f3a:	f8b3 3ffe 	ldrh.w	r3, [r3, #4094]	@ 0xffe
 8001f3e:	ee07 3a90 	vmov	s15, r3
 8001f42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f46:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 80021f0 <Analyze_ADC_RL_TEST+0x2e0>
 8001f4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f4e:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 80021f4 <Analyze_ADC_RL_TEST+0x2e4>
 8001f52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f56:	edc7 7a08 	vstr	s15, [r7, #32]
	for (int i = 0; i < BUFFER_SIZE; i++) {
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f5e:	e029      	b.n	8001fb4 <Analyze_ADC_RL_TEST+0xa4>
					float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 8001f60:	4aa2      	ldr	r2, [pc, #648]	@ (80021ec <Analyze_ADC_RL_TEST+0x2dc>)
 8001f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f68:	ee07 3a90 	vmov	s15, r3
 8001f6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f70:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 80021f0 <Analyze_ADC_RL_TEST+0x2e0>
 8001f74:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f78:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80021f4 <Analyze_ADC_RL_TEST+0x2e4>
 8001f7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f80:	edc7 7a07 	vstr	s15, [r7, #28]
					if (voltage > 0.4) {
 8001f84:	69f8      	ldr	r0, [r7, #28]
 8001f86:	f7fe fae7 	bl	8000558 <__aeabi_f2d>
 8001f8a:	a393      	add	r3, pc, #588	@ (adr r3, 80021d8 <Analyze_ADC_RL_TEST+0x2c8>)
 8001f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f90:	f7fe fdca 	bl	8000b28 <__aeabi_dcmpgt>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d009      	beq.n	8001fae <Analyze_ADC_RL_TEST+0x9e>
						start_index = i;
 8001f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f9c:	ee07 3a90 	vmov	s15, r3
 8001fa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fa4:	edc7 7a06 	vstr	s15, [r7, #24]
						v_initial_RLP = voltage;
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	633b      	str	r3, [r7, #48]	@ 0x30
						break;
 8001fac:	e006      	b.n	8001fbc <Analyze_ADC_RL_TEST+0xac>
	for (int i = 0; i < BUFFER_SIZE; i++) {
 8001fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001fba:	dbd1      	blt.n	8001f60 <Analyze_ADC_RL_TEST+0x50>
					}
	}
	for (int i = 0; i < BUFFER_SIZE; i++) {
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fc0:	e029      	b.n	8002016 <Analyze_ADC_RL_TEST+0x106>
					float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 8001fc2:	4a8a      	ldr	r2, [pc, #552]	@ (80021ec <Analyze_ADC_RL_TEST+0x2dc>)
 8001fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fd2:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 80021f0 <Analyze_ADC_RL_TEST+0x2e0>
 8001fd6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fda:	eddf 6a86 	vldr	s13, [pc, #536]	@ 80021f4 <Analyze_ADC_RL_TEST+0x2e4>
 8001fde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe2:	edc7 7a05 	vstr	s15, [r7, #20]
					if (voltage > 0.1) {
 8001fe6:	6978      	ldr	r0, [r7, #20]
 8001fe8:	f7fe fab6 	bl	8000558 <__aeabi_f2d>
 8001fec:	a37c      	add	r3, pc, #496	@ (adr r3, 80021e0 <Analyze_ADC_RL_TEST+0x2d0>)
 8001fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff2:	f7fe fd99 	bl	8000b28 <__aeabi_dcmpgt>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d009      	beq.n	8002010 <Analyze_ADC_RL_TEST+0x100>
						start_index = i;
 8001ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ffe:	ee07 3a90 	vmov	s15, r3
 8002002:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002006:	edc7 7a06 	vstr	s15, [r7, #24]
						v_initial_RLS = voltage;
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	613b      	str	r3, [r7, #16]
						break;
 800200e:	e006      	b.n	800201e <Analyze_ADC_RL_TEST+0x10e>
	for (int i = 0; i < BUFFER_SIZE; i++) {
 8002010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002012:	3301      	adds	r3, #1
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002018:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800201c:	dbd1      	blt.n	8001fc2 <Analyze_ADC_RL_TEST+0xb2>
					}
		}
    //CESHI
    float index;
    for (int i = 0; i < BUFFER_SIZE; i++) {
 800201e:	2300      	movs	r3, #0
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
 8002022:	e026      	b.n	8002072 <Analyze_ADC_RL_TEST+0x162>
                float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 8002024:	4a71      	ldr	r2, [pc, #452]	@ (80021ec <Analyze_ADC_RL_TEST+0x2dc>)
 8002026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800202c:	ee07 3a90 	vmov	s15, r3
 8002030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002034:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 80021f0 <Analyze_ADC_RL_TEST+0x2e0>
 8002038:	ee27 7a87 	vmul.f32	s14, s15, s14
 800203c:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 80021f4 <Analyze_ADC_RL_TEST+0x2e4>
 8002040:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002044:	edc7 7a02 	vstr	s15, [r7, #8]
                if (voltage > MAX) {
 8002048:	ed97 7a02 	vldr	s14, [r7, #8]
 800204c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002050:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002058:	dd08      	ble.n	800206c <Analyze_ADC_RL_TEST+0x15c>
                    index = i;
 800205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205c:	ee07 3a90 	vmov	s15, r3
 8002060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002064:	edc7 7a01 	vstr	s15, [r7, #4]
                    MAX = voltage;
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	637b      	str	r3, [r7, #52]	@ 0x34
    for (int i = 0; i < BUFFER_SIZE; i++) {
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	3301      	adds	r3, #1
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002078:	dbd4      	blt.n	8002024 <Analyze_ADC_RL_TEST+0x114>
                    //break;
                }
    }
	if(v_initial_RLP+v_steady>=VREF){
 800207a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800207e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002086:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80021f0 <Analyze_ADC_RL_TEST+0x2e0>
 800208a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800208e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002092:	db03      	blt.n	800209c <Analyze_ADC_RL_TEST+0x18c>
		black_box.detected_type=RL_PARALLEL;
 8002094:	4b58      	ldr	r3, [pc, #352]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 8002096:	2206      	movs	r2, #6
 8002098:	701a      	strb	r2, [r3, #0]
 800209a:	e002      	b.n	80020a2 <Analyze_ADC_RL_TEST+0x192>
	}else{
		black_box.detected_type= RL_SERIES;
 800209c:	4b56      	ldr	r3, [pc, #344]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 800209e:	2205      	movs	r2, #5
 80020a0:	701a      	strb	r2, [r3, #0]
	}
	float tau=Find_tau();
 80020a2:	f000 fa8d 	bl	80025c0 <Find_tau>
 80020a6:	ed87 0a03 	vstr	s0, [r7, #12]
	if(tau){
 80020aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80020ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 80020b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b6:	f000 8087 	beq.w	80021c8 <Analyze_ADC_RL_TEST+0x2b8>
		//tauRL
		 if(black_box.detected_type==RL_SERIES){
 80020ba:	4b4f      	ldr	r3, [pc, #316]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b05      	cmp	r3, #5
 80020c0:	d13c      	bne.n	800213c <Analyze_ADC_RL_TEST+0x22c>
			 black_box.measurement[0].resistance=fabsf(R_KNOWN*(VREF-v_steady)/v_steady);
 80020c2:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80021f0 <Analyze_ADC_RL_TEST+0x2e0>
 80020c6:	edd7 7a08 	vldr	s15, [r7, #32]
 80020ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ce:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80021fc <Analyze_ADC_RL_TEST+0x2ec>
 80020d2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80020d6:	ed97 7a08 	vldr	s14, [r7, #32]
 80020da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020de:	eef0 7ae7 	vabs.f32	s15, s15
 80020e2:	4b45      	ldr	r3, [pc, #276]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 80020e4:	edc3 7a01 	vstr	s15, [r3, #4]
			 black_box.measurement[0].inductance=(tau*black_box.measurement[0].resistance+R_KNOWN);
 80020e8:	4b43      	ldr	r3, [pc, #268]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 80020ea:	ed93 7a01 	vldr	s14, [r3, #4]
 80020ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80020f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f6:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80021fc <Analyze_ADC_RL_TEST+0x2ec>
 80020fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020fe:	4b3e      	ldr	r3, [pc, #248]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 8002100:	edc3 7a03 	vstr	s15, [r3, #12]
			 sprintf(message1, "Rs=%.2f", black_box.measurement[0].resistance);
 8002104:	4b3c      	ldr	r3, [pc, #240]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe fa25 	bl	8000558 <__aeabi_f2d>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	493b      	ldr	r1, [pc, #236]	@ (8002200 <Analyze_ADC_RL_TEST+0x2f0>)
 8002114:	483b      	ldr	r0, [pc, #236]	@ (8002204 <Analyze_ADC_RL_TEST+0x2f4>)
 8002116:	f005 fa21 	bl	800755c <siprintf>
			 sprintf(message2, "Ls=%.4fmH", black_box.measurement[0].inductance*1e3);
 800211a:	4b37      	ldr	r3, [pc, #220]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fa1a 	bl	8000558 <__aeabi_f2d>
 8002124:	f04f 0200 	mov.w	r2, #0
 8002128:	4b37      	ldr	r3, [pc, #220]	@ (8002208 <Analyze_ADC_RL_TEST+0x2f8>)
 800212a:	f7fe fa6d 	bl	8000608 <__aeabi_dmul>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	4936      	ldr	r1, [pc, #216]	@ (800220c <Analyze_ADC_RL_TEST+0x2fc>)
 8002134:	4836      	ldr	r0, [pc, #216]	@ (8002210 <Analyze_ADC_RL_TEST+0x300>)
 8002136:	f005 fa11 	bl	800755c <siprintf>
			  }
	}else{
		sprintf(message1, "too small");
	}

}
 800213a:	e049      	b.n	80021d0 <Analyze_ADC_RL_TEST+0x2c0>
			 black_box.measurement[0].resistance=fabsf(R_KNOWN*(VREF-v_initial_RLP)/v_initial_RLP);
 800213c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80021f0 <Analyze_ADC_RL_TEST+0x2e0>
 8002140:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002144:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002148:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80021fc <Analyze_ADC_RL_TEST+0x2ec>
 800214c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002150:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002154:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002158:	eef0 7ae7 	vabs.f32	s15, s15
 800215c:	4b26      	ldr	r3, [pc, #152]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 800215e:	edc3 7a01 	vstr	s15, [r3, #4]
			 black_box.measurement[0].inductance=tau*(R_KNOWN*black_box.measurement[0].resistance)/(black_box.measurement[0].resistance+R_KNOWN);
 8002162:	4b25      	ldr	r3, [pc, #148]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 8002164:	edd3 7a01 	vldr	s15, [r3, #4]
 8002168:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80021fc <Analyze_ADC_RL_TEST+0x2ec>
 800216c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002170:	edd7 7a03 	vldr	s15, [r7, #12]
 8002174:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002178:	4b1f      	ldr	r3, [pc, #124]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 800217a:	edd3 7a01 	vldr	s15, [r3, #4]
 800217e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80021fc <Analyze_ADC_RL_TEST+0x2ec>
 8002182:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800218a:	4b1b      	ldr	r3, [pc, #108]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 800218c:	edc3 7a03 	vstr	s15, [r3, #12]
			 sprintf(message1, "Rp=%.2f", black_box.measurement[0].resistance);
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe f9df 	bl	8000558 <__aeabi_f2d>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	491d      	ldr	r1, [pc, #116]	@ (8002214 <Analyze_ADC_RL_TEST+0x304>)
 80021a0:	4818      	ldr	r0, [pc, #96]	@ (8002204 <Analyze_ADC_RL_TEST+0x2f4>)
 80021a2:	f005 f9db 	bl	800755c <siprintf>
			 sprintf(message2, "Lp=%.4fmH", black_box.measurement[0].inductance*1e3);
 80021a6:	4b14      	ldr	r3, [pc, #80]	@ (80021f8 <Analyze_ADC_RL_TEST+0x2e8>)
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe f9d4 	bl	8000558 <__aeabi_f2d>
 80021b0:	f04f 0200 	mov.w	r2, #0
 80021b4:	4b14      	ldr	r3, [pc, #80]	@ (8002208 <Analyze_ADC_RL_TEST+0x2f8>)
 80021b6:	f7fe fa27 	bl	8000608 <__aeabi_dmul>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	4916      	ldr	r1, [pc, #88]	@ (8002218 <Analyze_ADC_RL_TEST+0x308>)
 80021c0:	4813      	ldr	r0, [pc, #76]	@ (8002210 <Analyze_ADC_RL_TEST+0x300>)
 80021c2:	f005 f9cb 	bl	800755c <siprintf>
}
 80021c6:	e003      	b.n	80021d0 <Analyze_ADC_RL_TEST+0x2c0>
		sprintf(message1, "too small");
 80021c8:	4914      	ldr	r1, [pc, #80]	@ (800221c <Analyze_ADC_RL_TEST+0x30c>)
 80021ca:	480e      	ldr	r0, [pc, #56]	@ (8002204 <Analyze_ADC_RL_TEST+0x2f4>)
 80021cc:	f005 f9c6 	bl	800755c <siprintf>
}
 80021d0:	bf00      	nop
 80021d2:	3738      	adds	r7, #56	@ 0x38
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	9999999a 	.word	0x9999999a
 80021dc:	3fd99999 	.word	0x3fd99999
 80021e0:	9999999a 	.word	0x9999999a
 80021e4:	3fb99999 	.word	0x3fb99999
 80021e8:	40020000 	.word	0x40020000
 80021ec:	20000318 	.word	0x20000318
 80021f0:	40533333 	.word	0x40533333
 80021f4:	457ff000 	.word	0x457ff000
 80021f8:	200002ec 	.word	0x200002ec
 80021fc:	424c0000 	.word	0x424c0000
 8002200:	08009c30 	.word	0x08009c30
 8002204:	20001348 	.word	0x20001348
 8002208:	408f4000 	.word	0x408f4000
 800220c:	08009c6c 	.word	0x08009c6c
 8002210:	200013c8 	.word	0x200013c8
 8002214:	08009c48 	.word	0x08009c48
 8002218:	08009c78 	.word	0x08009c78
 800221c:	08009c60 	.word	0x08009c60

08002220 <evaluate_steady_state_fluctuation>:
// 10%
int evaluate_steady_state_fluctuation() {
 8002220:	b5b0      	push	{r4, r5, r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
    float v_end=(adc_buffer[BUFFER_SIZE-1] * VREF) / 4095.0f;
 8002226:	4b30      	ldr	r3, [pc, #192]	@ (80022e8 <evaluate_steady_state_fluctuation+0xc8>)
 8002228:	f8b3 3ffe 	ldrh.w	r3, [r3, #4094]	@ 0xffe
 800222c:	ee07 3a90 	vmov	s15, r3
 8002230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002234:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80022ec <evaluate_steady_state_fluctuation+0xcc>
 8002238:	ee27 7a87 	vmul.f32	s14, s15, s14
 800223c:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80022f0 <evaluate_steady_state_fluctuation+0xd0>
 8002240:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002244:	edc7 7a02 	vstr	s15, [r7, #8]
    int index=0;
 8002248:	2300      	movs	r3, #0
 800224a:	607b      	str	r3, [r7, #4]
    float voltage;
    for(int i=0;i<BUFFER_SIZE;i++){
 800224c:	2300      	movs	r3, #0
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	e020      	b.n	8002294 <evaluate_steady_state_fluctuation+0x74>
     voltage=(adc_buffer[i] * VREF) / 4095.0f;
 8002252:	4a25      	ldr	r2, [pc, #148]	@ (80022e8 <evaluate_steady_state_fluctuation+0xc8>)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800225a:	ee07 3a90 	vmov	s15, r3
 800225e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002262:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80022ec <evaluate_steady_state_fluctuation+0xcc>
 8002266:	ee27 7a87 	vmul.f32	s14, s15, s14
 800226a:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80022f0 <evaluate_steady_state_fluctuation+0xd0>
 800226e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002272:	edc7 7a00 	vstr	s15, [r7]
    	if(voltage>=v_end){
 8002276:	ed97 7a00 	vldr	s14, [r7]
 800227a:	edd7 7a02 	vldr	s15, [r7, #8]
 800227e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002286:	db02      	blt.n	800228e <evaluate_steady_state_fluctuation+0x6e>
    		index=i;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	607b      	str	r3, [r7, #4]
    		break;
 800228c:	e006      	b.n	800229c <evaluate_steady_state_fluctuation+0x7c>
    for(int i=0;i<BUFFER_SIZE;i++){
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	3301      	adds	r3, #1
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800229a:	dbda      	blt.n	8002252 <evaluate_steady_state_fluctuation+0x32>
    	}
    }
    if(v_end>=0.98*VPA1){
 800229c:	68b8      	ldr	r0, [r7, #8]
 800229e:	f7fe f95b 	bl	8000558 <__aeabi_f2d>
 80022a2:	4604      	mov	r4, r0
 80022a4:	460d      	mov	r5, r1
 80022a6:	4b13      	ldr	r3, [pc, #76]	@ (80022f4 <evaluate_steady_state_fluctuation+0xd4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe f954 	bl	8000558 <__aeabi_f2d>
 80022b0:	a30b      	add	r3, pc, #44	@ (adr r3, 80022e0 <evaluate_steady_state_fluctuation+0xc0>)
 80022b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b6:	f7fe f9a7 	bl	8000608 <__aeabi_dmul>
 80022ba:	4602      	mov	r2, r0
 80022bc:	460b      	mov	r3, r1
 80022be:	4620      	mov	r0, r4
 80022c0:	4629      	mov	r1, r5
 80022c2:	f7fe fc27 	bl	8000b14 <__aeabi_dcmpge>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <evaluate_steady_state_fluctuation+0xb0>
    	return 1;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e000      	b.n	80022d2 <evaluate_steady_state_fluctuation+0xb2>
    }else{
    	return 0;
 80022d0:	2300      	movs	r3, #0
    }
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bdb0      	pop	{r4, r5, r7, pc}
 80022da:	bf00      	nop
 80022dc:	f3af 8000 	nop.w
 80022e0:	f5c28f5c 	.word	0xf5c28f5c
 80022e4:	3fef5c28 	.word	0x3fef5c28
 80022e8:	20000318 	.word	0x20000318
 80022ec:	40533333 	.word	0x40533333
 80022f0:	457ff000 	.word	0x457ff000
 80022f4:	20001344 	.word	0x20001344

080022f8 <evaluate_voltage_slope>:
// 
int evaluate_voltage_slope() {
 80022f8:	b480      	push	{r7}
 80022fa:	b099      	sub	sp, #100	@ 0x64
 80022fc:	af00      	add	r7, sp, #0
    // 0.1V
    int start_index = -1;
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002302:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8002304:	2300      	movs	r3, #0
 8002306:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002308:	e020      	b.n	800234c <evaluate_voltage_slope+0x54>
        float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 800230a:	4aa6      	ldr	r2, [pc, #664]	@ (80025a4 <evaluate_voltage_slope+0x2ac>)
 800230c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800230e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002312:	ee07 3a90 	vmov	s15, r3
 8002316:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800231a:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 800231e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002322:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 80025ac <evaluate_voltage_slope+0x2b4>
 8002326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800232a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        if (voltage > 0.1f) {
 800232e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002332:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 80025b0 <evaluate_voltage_slope+0x2b8>
 8002336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800233a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233e:	dd02      	ble.n	8002346 <evaluate_voltage_slope+0x4e>
            start_index = i;
 8002340:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002342:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8002344:	e006      	b.n	8002354 <evaluate_voltage_slope+0x5c>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8002346:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002348:	3301      	adds	r3, #1
 800234a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800234c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800234e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002352:	dbda      	blt.n	800230a <evaluate_voltage_slope+0x12>
        }
    }
    if (start_index == -1 || start_index >= BUFFER_SIZE - 20) {
 8002354:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235a:	d004      	beq.n	8002366 <evaluate_voltage_slope+0x6e>
 800235c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800235e:	f240 72eb 	movw	r2, #2027	@ 0x7eb
 8002362:	4293      	cmp	r3, r2
 8002364:	dd01      	ble.n	800236a <evaluate_voltage_slope+0x72>
        return 1; // 
 8002366:	2301      	movs	r3, #1
 8002368:	e116      	b.n	8002598 <evaluate_voltage_slope+0x2a0>
    }

    // 
    int consistent_direction = 1; // 
 800236a:	2301      	movs	r3, #1
 800236c:	657b      	str	r3, [r7, #84]	@ 0x54
    int first_direction = 0;     // : 1=, -1=
 800236e:	2300      	movs	r3, #0
 8002370:	653b      	str	r3, [r7, #80]	@ 0x50
    float prev_voltage = (adc_buffer[start_index] * VREF) / 4095.0f;
 8002372:	4a8c      	ldr	r2, [pc, #560]	@ (80025a4 <evaluate_voltage_slope+0x2ac>)
 8002374:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800237a:	ee07 3a90 	vmov	s15, r3
 800237e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002382:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 8002386:	ee27 7a87 	vmul.f32	s14, s15, s14
 800238a:	eddf 6a88 	vldr	s13, [pc, #544]	@ 80025ac <evaluate_voltage_slope+0x2b4>
 800238e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002392:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float start_voltage = prev_voltage;
 8002396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002398:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int direction_changes = 0;   // 
 800239a:	2300      	movs	r3, #0
 800239c:	64bb      	str	r3, [r7, #72]	@ 0x48
    int significant_changes = 0; // 
 800239e:	2300      	movs	r3, #0
 80023a0:	647b      	str	r3, [r7, #68]	@ 0x44

    for (int i = start_index + 1; i < start_index + 20; i++) {
 80023a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023a4:	3301      	adds	r3, #1
 80023a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80023a8:	e052      	b.n	8002450 <evaluate_voltage_slope+0x158>
        float current_voltage = (adc_buffer[i] * VREF) / 4095.0f;
 80023aa:	4a7e      	ldr	r2, [pc, #504]	@ (80025a4 <evaluate_voltage_slope+0x2ac>)
 80023ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023b2:	ee07 3a90 	vmov	s15, r3
 80023b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023ba:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 80023be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80023c2:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 80025ac <evaluate_voltage_slope+0x2b4>
 80023c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023ca:	edc7 7a03 	vstr	s15, [r7, #12]
        float delta = current_voltage - prev_voltage;
 80023ce:	ed97 7a03 	vldr	s14, [r7, #12]
 80023d2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80023d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023da:	edc7 7a02 	vstr	s15, [r7, #8]

        // VREF
        float relative_delta = fabsf(delta) / VREF;
 80023de:	edd7 7a02 	vldr	s15, [r7, #8]
 80023e2:	eeb0 7ae7 	vabs.f32	s14, s15
 80023e6:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 80023ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023ee:	edc7 7a01 	vstr	s15, [r7, #4]

        // 0.05% VREF
        if (relative_delta < 0.0005f) {
 80023f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80023f6:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80025b4 <evaluate_voltage_slope+0x2bc>
 80023fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002402:	d502      	bpl.n	800240a <evaluate_voltage_slope+0x112>
            prev_voltage = current_voltage;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	64fb      	str	r3, [r7, #76]	@ 0x4c
            continue;
 8002408:	e01f      	b.n	800244a <evaluate_voltage_slope+0x152>
        }

        significant_changes++;
 800240a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800240c:	3301      	adds	r3, #1
 800240e:	647b      	str	r3, [r7, #68]	@ 0x44

        // 
        int current_direction = (delta > 0) ? 1 : -1;
 8002410:	edd7 7a02 	vldr	s15, [r7, #8]
 8002414:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241c:	dd01      	ble.n	8002422 <evaluate_voltage_slope+0x12a>
 800241e:	2301      	movs	r3, #1
 8002420:	e001      	b.n	8002426 <evaluate_voltage_slope+0x12e>
 8002422:	f04f 33ff 	mov.w	r3, #4294967295
 8002426:	603b      	str	r3, [r7, #0]

        // 
        if (first_direction == 0) {
 8002428:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800242a:	2b00      	cmp	r3, #0
 800242c:	d102      	bne.n	8002434 <evaluate_voltage_slope+0x13c>
            first_direction = current_direction;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	653b      	str	r3, [r7, #80]	@ 0x50
 8002432:	e008      	b.n	8002446 <evaluate_voltage_slope+0x14e>
        }
        // 
        else if (current_direction != first_direction) {
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002438:	429a      	cmp	r2, r3
 800243a:	d004      	beq.n	8002446 <evaluate_voltage_slope+0x14e>
            direction_changes++;
 800243c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800243e:	3301      	adds	r3, #1
 8002440:	64bb      	str	r3, [r7, #72]	@ 0x48
            consistent_direction = 0; // 
 8002442:	2300      	movs	r3, #0
 8002444:	657b      	str	r3, [r7, #84]	@ 0x54
        }

        prev_voltage = current_voltage;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = start_index + 1; i < start_index + 20; i++) {
 800244a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800244c:	3301      	adds	r3, #1
 800244e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002450:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002452:	3313      	adds	r3, #19
 8002454:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002456:	429a      	cmp	r2, r3
 8002458:	dda7      	ble.n	80023aa <evaluate_voltage_slope+0xb2>
    }

    float end_voltage = prev_voltage;
 800245a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800245c:	62bb      	str	r3, [r7, #40]	@ 0x28
    float total_change = fabsf(end_voltage - start_voltage);
 800245e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002462:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002466:	ee77 7a67 	vsub.f32	s15, s14, s15
 800246a:	eef0 7ae7 	vabs.f32	s15, s15
 800246e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float relative_total_change = total_change / VREF;
 8002472:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002476:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 800247a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800247e:	edc7 7a08 	vstr	s15, [r7, #32]

    // 
    float total_slope = 0;
 8002482:	f04f 0300 	mov.w	r3, #0
 8002486:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int num_slopes = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = start_index; i < start_index + 19; i++) {
 800248c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800248e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002490:	e038      	b.n	8002504 <evaluate_voltage_slope+0x20c>
        float v1 = (adc_buffer[i] * VREF) / 4095.0f;
 8002492:	4a44      	ldr	r2, [pc, #272]	@ (80025a4 <evaluate_voltage_slope+0x2ac>)
 8002494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002496:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800249a:	ee07 3a90 	vmov	s15, r3
 800249e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024a2:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 80024a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024aa:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80025ac <evaluate_voltage_slope+0x2b4>
 80024ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024b2:	edc7 7a05 	vstr	s15, [r7, #20]
        float v2 = (adc_buffer[i+1] * VREF) / 4095.0f;
 80024b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b8:	3301      	adds	r3, #1
 80024ba:	4a3a      	ldr	r2, [pc, #232]	@ (80025a4 <evaluate_voltage_slope+0x2ac>)
 80024bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024c0:	ee07 3a90 	vmov	s15, r3
 80024c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c8:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 80024cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024d0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80025ac <evaluate_voltage_slope+0x2b4>
 80024d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024d8:	edc7 7a04 	vstr	s15, [r7, #16]
        total_slope += fabsf(v2 - v1);
 80024dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80024e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80024e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024e8:	eef0 7ae7 	vabs.f32	s15, s15
 80024ec:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80024f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
        num_slopes++;
 80024f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024fa:	3301      	adds	r3, #1
 80024fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = start_index; i < start_index + 19; i++) {
 80024fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002500:	3301      	adds	r3, #1
 8002502:	637b      	str	r3, [r7, #52]	@ 0x34
 8002504:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002506:	3312      	adds	r3, #18
 8002508:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800250a:	429a      	cmp	r2, r3
 800250c:	ddc1      	ble.n	8002492 <evaluate_voltage_slope+0x19a>
    }
    float avg_slope = (num_slopes > 0) ? total_slope / num_slopes : 0;
 800250e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002510:	2b00      	cmp	r3, #0
 8002512:	dd09      	ble.n	8002528 <evaluate_voltage_slope+0x230>
 8002514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002516:	ee07 3a90 	vmov	s15, r3
 800251a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800251e:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8002522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002526:	e001      	b.n	800252c <evaluate_voltage_slope+0x234>
 8002528:	eddf 7a23 	vldr	s15, [pc, #140]	@ 80025b8 <evaluate_voltage_slope+0x2c0>
 800252c:	edc7 7a07 	vstr	s15, [r7, #28]
    float relative_avg_slope = avg_slope / VREF; // 
 8002530:	ed97 7a07 	vldr	s14, [r7, #28]
 8002534:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80025a8 <evaluate_voltage_slope+0x2b0>
 8002538:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800253c:	edc7 7a06 	vstr	s15, [r7, #24]

    // 
    // 1.   /
    // 2.   /
    // 3.   
    if (consistent_direction && first_direction == 1) {
 8002540:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002542:	2b00      	cmp	r3, #0
 8002544:	d019      	beq.n	800257a <evaluate_voltage_slope+0x282>
 8002546:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002548:	2b01      	cmp	r3, #1
 800254a:	d116      	bne.n	800257a <evaluate_voltage_slope+0x282>
        // 
        if (relative_total_change > 0.01f || (relative_avg_slope < 0.0005f && significant_changes > 15)) {
 800254c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002550:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80025bc <evaluate_voltage_slope+0x2c4>
 8002554:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255c:	dc0b      	bgt.n	8002576 <evaluate_voltage_slope+0x27e>
 800255e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002562:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80025b4 <evaluate_voltage_slope+0x2bc>
 8002566:	eef4 7ac7 	vcmpe.f32	s15, s14
 800256a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800256e:	d504      	bpl.n	800257a <evaluate_voltage_slope+0x282>
 8002570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002572:	2b0f      	cmp	r3, #15
 8002574:	dd01      	ble.n	800257a <evaluate_voltage_slope+0x282>
            return 1; // /
 8002576:	2301      	movs	r3, #1
 8002578:	e00e      	b.n	8002598 <evaluate_voltage_slope+0x2a0>
        }
    }

    // 
    return (consistent_direction && relative_avg_slope < 0.0005f) ? 1 : 0;
 800257a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00a      	beq.n	8002596 <evaluate_voltage_slope+0x29e>
 8002580:	edd7 7a06 	vldr	s15, [r7, #24]
 8002584:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80025b4 <evaluate_voltage_slope+0x2bc>
 8002588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800258c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002590:	d501      	bpl.n	8002596 <evaluate_voltage_slope+0x29e>
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <evaluate_voltage_slope+0x2a0>
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3764      	adds	r7, #100	@ 0x64
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	20000318 	.word	0x20000318
 80025a8:	40533333 	.word	0x40533333
 80025ac:	457ff000 	.word	0x457ff000
 80025b0:	3dcccccd 	.word	0x3dcccccd
 80025b4:	3a03126f 	.word	0x3a03126f
 80025b8:	00000000 	.word	0x00000000
 80025bc:	3c23d70a 	.word	0x3c23d70a

080025c0 <Find_tau>:
float Find_tau(){
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b090      	sub	sp, #64	@ 0x40
 80025c4:	af00      	add	r7, sp, #0
    float v_steady;
    float v_end;
    //float mid_index;
    //float v_mid;

    for (int i = 0; i < BUFFER_SIZE; i++) {
 80025c6:	2300      	movs	r3, #0
 80025c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ca:	e027      	b.n	800261c <Find_tau+0x5c>
                float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 80025cc:	4a7a      	ldr	r2, [pc, #488]	@ (80027b8 <Find_tau+0x1f8>)
 80025ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025d4:	ee07 3a90 	vmov	s15, r3
 80025d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025dc:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80027bc <Find_tau+0x1fc>
 80025e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025e4:	eddf 6a76 	vldr	s13, [pc, #472]	@ 80027c0 <Find_tau+0x200>
 80025e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                if (voltage > MIN_VOLTAGE) {
 80025f0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80025f4:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80027c4 <Find_tau+0x204>
 80025f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002600:	dd09      	ble.n	8002616 <Find_tau+0x56>
                    start_index = i;
 8002602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002604:	ee07 3a90 	vmov	s15, r3
 8002608:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800260c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
                    v_start=voltage;
 8002610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002612:	623b      	str	r3, [r7, #32]
                    break;
 8002614:	e006      	b.n	8002624 <Find_tau+0x64>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8002616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002618:	3301      	adds	r3, #1
 800261a:	637b      	str	r3, [r7, #52]	@ 0x34
 800261c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800261e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002622:	dbd3      	blt.n	80025cc <Find_tau+0xc>
                }
    }
    v_end=(adc_buffer[BUFFER_SIZE-1] * VREF) / 4095.0f;
 8002624:	4b64      	ldr	r3, [pc, #400]	@ (80027b8 <Find_tau+0x1f8>)
 8002626:	f8b3 3ffe 	ldrh.w	r3, [r3, #4094]	@ 0xffe
 800262a:	ee07 3a90 	vmov	s15, r3
 800262e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002632:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80027bc <Find_tau+0x1fc>
 8002636:	ee27 7a87 	vmul.f32	s14, s15, s14
 800263a:	eddf 6a61 	vldr	s13, [pc, #388]	@ 80027c0 <Find_tau+0x200>
 800263e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002642:	edc7 7a07 	vstr	s15, [r7, #28]
    for(int i=0;i<BUFFER_SIZE;i++){
 8002646:	2300      	movs	r3, #0
 8002648:	633b      	str	r3, [r7, #48]	@ 0x30
 800264a:	e026      	b.n	800269a <Find_tau+0xda>
    	float voltage=(adc_buffer[i] * VREF) / 4095.0f;
 800264c:	4a5a      	ldr	r2, [pc, #360]	@ (80027b8 <Find_tau+0x1f8>)
 800264e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002654:	ee07 3a90 	vmov	s15, r3
 8002658:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800265c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80027bc <Find_tau+0x1fc>
 8002660:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002664:	eddf 6a56 	vldr	s13, [pc, #344]	@ 80027c0 <Find_tau+0x200>
 8002668:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800266c:	edc7 7a01 	vstr	s15, [r7, #4]
    	if(voltage>=v_end){
 8002670:	ed97 7a01 	vldr	s14, [r7, #4]
 8002674:	edd7 7a07 	vldr	s15, [r7, #28]
 8002678:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800267c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002680:	db08      	blt.n	8002694 <Find_tau+0xd4>
    		v_steady=v_end;
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	63bb      	str	r3, [r7, #56]	@ 0x38
    		steady_index=i;
 8002686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002688:	ee07 3a90 	vmov	s15, r3
 800268c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002690:	edc7 7a00 	vstr	s15, [r7]
    for(int i=0;i<BUFFER_SIZE;i++){
 8002694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002696:	3301      	adds	r3, #1
 8002698:	633b      	str	r3, [r7, #48]	@ 0x30
 800269a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800269c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026a0:	dbd4      	blt.n	800264c <Find_tau+0x8c>
    	}
    }
    // 3. 
      float v_target1 = v_steady * 0.632;  // 63.2% VREF (1)
 80026a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80026a4:	f7fd ff58 	bl	8000558 <__aeabi_f2d>
 80026a8:	a33f      	add	r3, pc, #252	@ (adr r3, 80027a8 <Find_tau+0x1e8>)
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	f7fd ffab 	bl	8000608 <__aeabi_dmul>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f7fe fa7d 	bl	8000bb8 <__aeabi_d2f>
 80026be:	4603      	mov	r3, r0
 80026c0:	61bb      	str	r3, [r7, #24]
      float v_target2 = v_steady * 0.865;  // 86.5% VREF (2)
 80026c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80026c4:	f7fd ff48 	bl	8000558 <__aeabi_f2d>
 80026c8:	a339      	add	r3, pc, #228	@ (adr r3, 80027b0 <Find_tau+0x1f0>)
 80026ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ce:	f7fd ff9b 	bl	8000608 <__aeabi_dmul>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4610      	mov	r0, r2
 80026d8:	4619      	mov	r1, r3
 80026da:	f7fe fa6d 	bl	8000bb8 <__aeabi_d2f>
 80026de:	4603      	mov	r3, r0
 80026e0:	617b      	str	r3, [r7, #20]
       uint16_t index1 = 0, index2 = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80026e6:	2300      	movs	r3, #0
 80026e8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
       for (int i = start_index; i < BUFFER_SIZE; i++) {
 80026ea:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80026ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026f2:	ee17 3a90 	vmov	r3, s15
 80026f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026f8:	e031      	b.n	800275e <Find_tau+0x19e>
           float voltage = (adc_buffer[i] * VREF) / 4095.0f;
 80026fa:	4a2f      	ldr	r2, [pc, #188]	@ (80027b8 <Find_tau+0x1f8>)
 80026fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002702:	ee07 3a90 	vmov	s15, r3
 8002706:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800270a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80027bc <Find_tau+0x1fc>
 800270e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002712:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 80027c0 <Find_tau+0x200>
 8002716:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800271a:	edc7 7a04 	vstr	s15, [r7, #16]

           if (index1 == 0 && voltage >= v_target1) {
 800271e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10a      	bne.n	800273a <Find_tau+0x17a>
 8002724:	ed97 7a04 	vldr	s14, [r7, #16]
 8002728:	edd7 7a06 	vldr	s15, [r7, #24]
 800272c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002734:	db01      	blt.n	800273a <Find_tau+0x17a>
               index1 = i;
 8002736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002738:	85fb      	strh	r3, [r7, #46]	@ 0x2e
           }

           if (index2 == 0 && voltage >= v_target2) {
 800273a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10b      	bne.n	8002758 <Find_tau+0x198>
 8002740:	ed97 7a04 	vldr	s14, [r7, #16]
 8002744:	edd7 7a05 	vldr	s15, [r7, #20]
 8002748:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800274c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002750:	db02      	blt.n	8002758 <Find_tau+0x198>
               index2 = i;
 8002752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002754:	85bb      	strh	r3, [r7, #44]	@ 0x2c
               break;  // 
 8002756:	e006      	b.n	8002766 <Find_tau+0x1a6>
       for (int i = start_index; i < BUFFER_SIZE; i++) {
 8002758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800275a:	3301      	adds	r3, #1
 800275c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800275e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002760:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002764:	dbc9      	blt.n	80026fa <Find_tau+0x13a>
           }
       }

       // 4. 
       float delta_index = index2 - index1;
 8002766:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002768:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	ee07 3a90 	vmov	s15, r3
 8002770:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002774:	edc7 7a03 	vstr	s15, [r7, #12]
       float tau = delta_index * (1.0f / SAMPLE_RATE);  // 
 8002778:	edd7 7a03 	vldr	s15, [r7, #12]
 800277c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80027c8 <Find_tau+0x208>
 8002780:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002784:	edc7 7a02 	vstr	s15, [r7, #8]
//    		mid_index=i;
//    		break;
//    	}
//    }
//    float tau=(mid_index-start_index) * (1.0f / SAMPLE_RATE);
    if(index2-index1>10){
 8002788:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800278a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b0a      	cmp	r3, #10
 8002790:	dd01      	ble.n	8002796 <Find_tau+0x1d6>
    	return tau;
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	e001      	b.n	800279a <Find_tau+0x1da>
    }else{
    	return 0;
 8002796:	f04f 0300 	mov.w	r3, #0
    }
}
 800279a:	ee07 3a90 	vmov	s15, r3
 800279e:	eeb0 0a67 	vmov.f32	s0, s15
 80027a2:	3740      	adds	r7, #64	@ 0x40
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	10624dd3 	.word	0x10624dd3
 80027ac:	3fe43958 	.word	0x3fe43958
 80027b0:	7ae147ae 	.word	0x7ae147ae
 80027b4:	3febae14 	.word	0x3febae14
 80027b8:	20000318 	.word	0x20000318
 80027bc:	40533333 	.word	0x40533333
 80027c0:	457ff000 	.word	0x457ff000
 80027c4:	3d4ccccd 	.word	0x3d4ccccd
 80027c8:	360637bd 	.word	0x360637bd

080027cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027d2:	f000 fe5b 	bl	800348c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027d6:	f000 f84d 	bl	8002874 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027da:	f7fe fcc3 	bl	8001164 <MX_GPIO_Init>
  MX_DMA_Init();
 80027de:	f7fe fca1 	bl	8001124 <MX_DMA_Init>
  MX_ADC1_Init();
 80027e2:	f7fe fbcf 	bl	8000f84 <MX_ADC1_Init>
  MX_TIM3_Init();
 80027e6:	f000 fd47 	bl	8003278 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80027ea:	f000 fdb3 	bl	8003354 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80027ee:	f7fe fd2d 	bl	800124c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(30); // OLED,
 80027f2:	201e      	movs	r0, #30
 80027f4:	f000 febc 	bl	8003570 <HAL_Delay>
  OLED_Init();
 80027f8:	f000 f8d2 	bl	80029a0 <OLED_Init>

  //TIM3ADC
  TIM_HandleTypeDef* adc_timer = &htim3;
 80027fc:	4b18      	ldr	r3, [pc, #96]	@ (8002860 <main+0x94>)
 80027fe:	607b      	str	r3, [r7, #4]
  //  (500kHz)
  adc_timer->Instance->PSC = 100-1;   // 99 (CubeMX)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2263      	movs	r2, #99	@ 0x63
 8002806:	629a      	str	r2, [r3, #40]	@ 0x28
  adc_timer->Instance->ARR =2-1;// 9 (CubeMX)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2201      	movs	r2, #1
 800280e:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_TIM_Base_Start(adc_timer);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f003 fc17 	bl	8006044 <HAL_TIM_Base_Start>
//			  }
//	  }
//	  else{
//		  //HAL_DeInit(3000);
//	  }
	  black_box_test();
 8002816:	f7fe fdab 	bl	8001370 <black_box_test>
	  	       OLED_NewFrame();
 800281a:	f000 f91d 	bl	8002a58 <OLED_NewFrame>
	  	       OLED_PrintString(0, 0, message1, &font16x16, OLED_COLOR_NORMAL);
 800281e:	2300      	movs	r3, #0
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	4b10      	ldr	r3, [pc, #64]	@ (8002864 <main+0x98>)
 8002824:	4a10      	ldr	r2, [pc, #64]	@ (8002868 <main+0x9c>)
 8002826:	2100      	movs	r1, #0
 8002828:	2000      	movs	r0, #0
 800282a:	f000 fb3b 	bl	8002ea4 <OLED_PrintString>
	  	       OLED_PrintString(0, 20, message2, &font16x16, OLED_COLOR_NORMAL);
 800282e:	2300      	movs	r3, #0
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	4b0c      	ldr	r3, [pc, #48]	@ (8002864 <main+0x98>)
 8002834:	4a0d      	ldr	r2, [pc, #52]	@ (800286c <main+0xa0>)
 8002836:	2114      	movs	r1, #20
 8002838:	2000      	movs	r0, #0
 800283a:	f000 fb33 	bl	8002ea4 <OLED_PrintString>
	  	       OLED_PrintString(0, 40, msg, &font16x16, OLED_COLOR_NORMAL);
 800283e:	2300      	movs	r3, #0
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <main+0x98>)
 8002844:	4a0a      	ldr	r2, [pc, #40]	@ (8002870 <main+0xa4>)
 8002846:	2128      	movs	r1, #40	@ 0x28
 8002848:	2000      	movs	r0, #0
 800284a:	f000 fb2b 	bl	8002ea4 <OLED_PrintString>
	  	       OLED_ShowFrame();
 800284e:	f000 f90f 	bl	8002a70 <OLED_ShowFrame>
	  HAL_Delay(1500);  // 2
 8002852:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8002856:	f000 fe8b 	bl	8003570 <HAL_Delay>
	  black_box_test();
 800285a:	bf00      	nop
 800285c:	e7db      	b.n	8002816 <main+0x4a>
 800285e:	bf00      	nop
 8002860:	200018fc 	.word	0x200018fc
 8002864:	0800a30c 	.word	0x0800a30c
 8002868:	20001348 	.word	0x20001348
 800286c:	200013c8 	.word	0x200013c8
 8002870:	20001448 	.word	0x20001448

08002874 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b094      	sub	sp, #80	@ 0x50
 8002878:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800287a:	f107 0320 	add.w	r3, r7, #32
 800287e:	2230      	movs	r2, #48	@ 0x30
 8002880:	2100      	movs	r1, #0
 8002882:	4618      	mov	r0, r3
 8002884:	f004 fedf 	bl	8007646 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002888:	f107 030c 	add.w	r3, r7, #12
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002898:	2300      	movs	r3, #0
 800289a:	60bb      	str	r3, [r7, #8]
 800289c:	4b27      	ldr	r3, [pc, #156]	@ (800293c <SystemClock_Config+0xc8>)
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	4a26      	ldr	r2, [pc, #152]	@ (800293c <SystemClock_Config+0xc8>)
 80028a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80028a8:	4b24      	ldr	r3, [pc, #144]	@ (800293c <SystemClock_Config+0xc8>)
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028b4:	2300      	movs	r3, #0
 80028b6:	607b      	str	r3, [r7, #4]
 80028b8:	4b21      	ldr	r3, [pc, #132]	@ (8002940 <SystemClock_Config+0xcc>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a20      	ldr	r2, [pc, #128]	@ (8002940 <SystemClock_Config+0xcc>)
 80028be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002940 <SystemClock_Config+0xcc>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80028cc:	607b      	str	r3, [r7, #4]
 80028ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028d0:	2302      	movs	r3, #2
 80028d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028d4:	2301      	movs	r3, #1
 80028d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028d8:	2310      	movs	r3, #16
 80028da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028dc:	2302      	movs	r3, #2
 80028de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028e0:	2300      	movs	r3, #0
 80028e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028e4:	2308      	movs	r3, #8
 80028e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80028e8:	2364      	movs	r3, #100	@ 0x64
 80028ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028ec:	2302      	movs	r3, #2
 80028ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80028f0:	2304      	movs	r3, #4
 80028f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028f4:	f107 0320 	add.w	r3, r7, #32
 80028f8:	4618      	mov	r0, r3
 80028fa:	f002 fefb 	bl	80056f4 <HAL_RCC_OscConfig>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002904:	f000 f81e 	bl	8002944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002908:	230f      	movs	r3, #15
 800290a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800290c:	2302      	movs	r3, #2
 800290e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002910:	2300      	movs	r3, #0
 8002912:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002914:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002918:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800291a:	2300      	movs	r3, #0
 800291c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800291e:	f107 030c 	add.w	r3, r7, #12
 8002922:	2103      	movs	r1, #3
 8002924:	4618      	mov	r0, r3
 8002926:	f003 f95d 	bl	8005be4 <HAL_RCC_ClockConfig>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002930:	f000 f808 	bl	8002944 <Error_Handler>
  }
}
 8002934:	bf00      	nop
 8002936:	3750      	adds	r7, #80	@ 0x50
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	40007000 	.word	0x40007000

08002944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002948:	b672      	cpsid	i
}
 800294a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <Error_Handler+0x8>

08002950 <OLED_Send>:
 * @param len 
 * @return None
 * @note  
 */
void OLED_Send(uint8_t *data, uint8_t len)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af02      	add	r7, sp, #8
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, data, len, HAL_MAX_DELAY);
 800295c:	78fb      	ldrb	r3, [r7, #3]
 800295e:	b29b      	uxth	r3, r3
 8002960:	f04f 32ff 	mov.w	r2, #4294967295
 8002964:	9200      	str	r2, [sp, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	2178      	movs	r1, #120	@ 0x78
 800296a:	4803      	ldr	r0, [pc, #12]	@ (8002978 <OLED_Send+0x28>)
 800296c:	f002 fb68 	bl	8005040 <HAL_I2C_Master_Transmit>
}
 8002970:	bf00      	nop
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	20000298 	.word	0x20000298

0800297c <OLED_SendCmd>:

/**
 * @brief OLED
 */
void OLED_SendCmd(uint8_t cmd)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
  static uint8_t sendBuffer[2] = {0};
  sendBuffer[1] = cmd;
 8002986:	4a05      	ldr	r2, [pc, #20]	@ (800299c <OLED_SendCmd+0x20>)
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	7053      	strb	r3, [r2, #1]
  OLED_Send(sendBuffer, 2);
 800298c:	2102      	movs	r1, #2
 800298e:	4803      	ldr	r0, [pc, #12]	@ (800299c <OLED_SendCmd+0x20>)
 8002990:	f7ff ffde 	bl	8002950 <OLED_Send>
}
 8002994:	bf00      	nop
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	20001870 	.word	0x20001870

080029a0 <OLED_Init>:
/**
 * @brief OLED (SSD1306)
 * @note  
 */
void OLED_Init()
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  OLED_SendCmd(0xAE); /* display off*/
 80029a4:	20ae      	movs	r0, #174	@ 0xae
 80029a6:	f7ff ffe9 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0x20);
 80029aa:	2020      	movs	r0, #32
 80029ac:	f7ff ffe6 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0x10);
 80029b0:	2010      	movs	r0, #16
 80029b2:	f7ff ffe3 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xB0);
 80029b6:	20b0      	movs	r0, #176	@ 0xb0
 80029b8:	f7ff ffe0 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xC8);
 80029bc:	20c8      	movs	r0, #200	@ 0xc8
 80029be:	f7ff ffdd 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0x00);
 80029c2:	2000      	movs	r0, #0
 80029c4:	f7ff ffda 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0x10);
 80029c8:	2010      	movs	r0, #16
 80029ca:	f7ff ffd7 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0x40);
 80029ce:	2040      	movs	r0, #64	@ 0x40
 80029d0:	f7ff ffd4 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0x81);
 80029d4:	2081      	movs	r0, #129	@ 0x81
 80029d6:	f7ff ffd1 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xDF);
 80029da:	20df      	movs	r0, #223	@ 0xdf
 80029dc:	f7ff ffce 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0xA1);
 80029e0:	20a1      	movs	r0, #161	@ 0xa1
 80029e2:	f7ff ffcb 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xA6);
 80029e6:	20a6      	movs	r0, #166	@ 0xa6
 80029e8:	f7ff ffc8 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0xA8);
 80029ec:	20a8      	movs	r0, #168	@ 0xa8
 80029ee:	f7ff ffc5 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0x3F);
 80029f2:	203f      	movs	r0, #63	@ 0x3f
 80029f4:	f7ff ffc2 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xA4);
 80029f8:	20a4      	movs	r0, #164	@ 0xa4
 80029fa:	f7ff ffbf 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xD3);
 80029fe:	20d3      	movs	r0, #211	@ 0xd3
 8002a00:	f7ff ffbc 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0x00);
 8002a04:	2000      	movs	r0, #0
 8002a06:	f7ff ffb9 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xD5);
 8002a0a:	20d5      	movs	r0, #213	@ 0xd5
 8002a0c:	f7ff ffb6 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0xF0);
 8002a10:	20f0      	movs	r0, #240	@ 0xf0
 8002a12:	f7ff ffb3 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xD9);
 8002a16:	20d9      	movs	r0, #217	@ 0xd9
 8002a18:	f7ff ffb0 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0x22);
 8002a1c:	2022      	movs	r0, #34	@ 0x22
 8002a1e:	f7ff ffad 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xDA);
 8002a22:	20da      	movs	r0, #218	@ 0xda
 8002a24:	f7ff ffaa 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0x12);
 8002a28:	2012      	movs	r0, #18
 8002a2a:	f7ff ffa7 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0xDB);
 8002a2e:	20db      	movs	r0, #219	@ 0xdb
 8002a30:	f7ff ffa4 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0x20);
 8002a34:	2020      	movs	r0, #32
 8002a36:	f7ff ffa1 	bl	800297c <OLED_SendCmd>

  OLED_SendCmd(0x8D);
 8002a3a:	208d      	movs	r0, #141	@ 0x8d
 8002a3c:	f7ff ff9e 	bl	800297c <OLED_SendCmd>
  OLED_SendCmd(0x14);
 8002a40:	2014      	movs	r0, #20
 8002a42:	f7ff ff9b 	bl	800297c <OLED_SendCmd>

  OLED_NewFrame();
 8002a46:	f000 f807 	bl	8002a58 <OLED_NewFrame>
  OLED_ShowFrame();
 8002a4a:	f000 f811 	bl	8002a70 <OLED_ShowFrame>

  OLED_SendCmd(0xAF); /* display ON*/
 8002a4e:	20af      	movs	r0, #175	@ 0xaf
 8002a50:	f7ff ff94 	bl	800297c <OLED_SendCmd>
}
 8002a54:	bf00      	nop
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <OLED_NewFrame>:

/**
 * @brief  
 */
void OLED_NewFrame()
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  memset(OLED_GRAM, 0, sizeof(OLED_GRAM));
 8002a5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a60:	2100      	movs	r1, #0
 8002a62:	4802      	ldr	r0, [pc, #8]	@ (8002a6c <OLED_NewFrame+0x14>)
 8002a64:	f004 fdef 	bl	8007646 <memset>
}
 8002a68:	bf00      	nop
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	20001470 	.word	0x20001470

08002a70 <OLED_ShowFrame>:
/**
 * @brief 
 * @note  
 */
void OLED_ShowFrame()
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
  static uint8_t sendBuffer[OLED_COLUMN + 1];
  sendBuffer[0] = 0x40;
 8002a76:	4b15      	ldr	r3, [pc, #84]	@ (8002acc <OLED_ShowFrame+0x5c>)
 8002a78:	2240      	movs	r2, #64	@ 0x40
 8002a7a:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	71fb      	strb	r3, [r7, #7]
 8002a80:	e01b      	b.n	8002aba <OLED_ShowFrame+0x4a>
  {
    OLED_SendCmd(0xB0 + i); // 
 8002a82:	79fb      	ldrb	r3, [r7, #7]
 8002a84:	3b50      	subs	r3, #80	@ 0x50
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ff77 	bl	800297c <OLED_SendCmd>
    OLED_SendCmd(0x00);     // 4
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f7ff ff74 	bl	800297c <OLED_SendCmd>
    OLED_SendCmd(0x10);     // 4
 8002a94:	2010      	movs	r0, #16
 8002a96:	f7ff ff71 	bl	800297c <OLED_SendCmd>
    memcpy(sendBuffer + 1, OLED_GRAM[i], OLED_COLUMN);
 8002a9a:	480d      	ldr	r0, [pc, #52]	@ (8002ad0 <OLED_ShowFrame+0x60>)
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	01db      	lsls	r3, r3, #7
 8002aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8002ad4 <OLED_ShowFrame+0x64>)
 8002aa2:	4413      	add	r3, r2
 8002aa4:	2280      	movs	r2, #128	@ 0x80
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	f004 fe4d 	bl	8007746 <memcpy>
    OLED_Send(sendBuffer, OLED_COLUMN + 1);
 8002aac:	2181      	movs	r1, #129	@ 0x81
 8002aae:	4807      	ldr	r0, [pc, #28]	@ (8002acc <OLED_ShowFrame+0x5c>)
 8002ab0:	f7ff ff4e 	bl	8002950 <OLED_Send>
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	71fb      	strb	r3, [r7, #7]
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	2b07      	cmp	r3, #7
 8002abe:	d9e0      	bls.n	8002a82 <OLED_ShowFrame+0x12>
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20001874 	.word	0x20001874
 8002ad0:	20001875 	.word	0x20001875
 8002ad4:	20001470 	.word	0x20001470

08002ad8 <OLED_SetByte_Fine>:
 * @note startenddata
 * @note startend0-7, startend
 * @note OLED_SetByte_Fine
 */
void OLED_SetByte_Fine(uint8_t page, uint8_t column, uint8_t data, uint8_t start, uint8_t end, OLED_ColorMode color)
{
 8002ad8:	b490      	push	{r4, r7}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4604      	mov	r4, r0
 8002ae0:	4608      	mov	r0, r1
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4623      	mov	r3, r4
 8002ae8:	71fb      	strb	r3, [r7, #7]
 8002aea:	4603      	mov	r3, r0
 8002aec:	71bb      	strb	r3, [r7, #6]
 8002aee:	460b      	mov	r3, r1
 8002af0:	717b      	strb	r3, [r7, #5]
 8002af2:	4613      	mov	r3, r2
 8002af4:	713b      	strb	r3, [r7, #4]
  static uint8_t temp;
  if (page >= OLED_PAGE || column >= OLED_COLUMN)
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	2b07      	cmp	r3, #7
 8002afa:	d85f      	bhi.n	8002bbc <OLED_SetByte_Fine+0xe4>
 8002afc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	db5b      	blt.n	8002bbc <OLED_SetByte_Fine+0xe4>
    return;
  if (color)
 8002b04:	7d3b      	ldrb	r3, [r7, #20]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <OLED_SetByte_Fine+0x38>
    data = ~data;
 8002b0a:	797b      	ldrb	r3, [r7, #5]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	717b      	strb	r3, [r7, #5]

  temp = data | (0xff << (end + 1)) | (0xff >> (8 - start));
 8002b10:	7c3b      	ldrb	r3, [r7, #16]
 8002b12:	3301      	adds	r3, #1
 8002b14:	22ff      	movs	r2, #255	@ 0xff
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	b25a      	sxtb	r2, r3
 8002b1c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	b25a      	sxtb	r2, r3
 8002b24:	793b      	ldrb	r3, [r7, #4]
 8002b26:	f1c3 0308 	rsb	r3, r3, #8
 8002b2a:	21ff      	movs	r1, #255	@ 0xff
 8002b2c:	fa41 f303 	asr.w	r3, r1, r3
 8002b30:	b25b      	sxtb	r3, r3
 8002b32:	4313      	orrs	r3, r2
 8002b34:	b25b      	sxtb	r3, r3
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	4b23      	ldr	r3, [pc, #140]	@ (8002bc8 <OLED_SetByte_Fine+0xf0>)
 8002b3a:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] &= temp;
 8002b3c:	79fa      	ldrb	r2, [r7, #7]
 8002b3e:	79bb      	ldrb	r3, [r7, #6]
 8002b40:	4922      	ldr	r1, [pc, #136]	@ (8002bcc <OLED_SetByte_Fine+0xf4>)
 8002b42:	01d2      	lsls	r2, r2, #7
 8002b44:	440a      	add	r2, r1
 8002b46:	4413      	add	r3, r2
 8002b48:	7818      	ldrb	r0, [r3, #0]
 8002b4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc8 <OLED_SetByte_Fine+0xf0>)
 8002b4c:	7819      	ldrb	r1, [r3, #0]
 8002b4e:	79fa      	ldrb	r2, [r7, #7]
 8002b50:	79bb      	ldrb	r3, [r7, #6]
 8002b52:	4001      	ands	r1, r0
 8002b54:	b2c8      	uxtb	r0, r1
 8002b56:	491d      	ldr	r1, [pc, #116]	@ (8002bcc <OLED_SetByte_Fine+0xf4>)
 8002b58:	01d2      	lsls	r2, r2, #7
 8002b5a:	440a      	add	r2, r1
 8002b5c:	4413      	add	r3, r2
 8002b5e:	4602      	mov	r2, r0
 8002b60:	701a      	strb	r2, [r3, #0]
  temp = data & ~(0xff << (end + 1)) & ~(0xff >> (8 - start));
 8002b62:	7c3b      	ldrb	r3, [r7, #16]
 8002b64:	3301      	adds	r3, #1
 8002b66:	22ff      	movs	r2, #255	@ 0xff
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	b25b      	sxtb	r3, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	b25a      	sxtb	r2, r3
 8002b72:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002b76:	4013      	ands	r3, r2
 8002b78:	b25a      	sxtb	r2, r3
 8002b7a:	793b      	ldrb	r3, [r7, #4]
 8002b7c:	f1c3 0308 	rsb	r3, r3, #8
 8002b80:	f06f 01ff 	mvn.w	r1, #255	@ 0xff
 8002b84:	fa41 f303 	asr.w	r3, r1, r3
 8002b88:	b25b      	sxtb	r3, r3
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	b25b      	sxtb	r3, r3
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc8 <OLED_SetByte_Fine+0xf0>)
 8002b92:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] |= temp;
 8002b94:	79fa      	ldrb	r2, [r7, #7]
 8002b96:	79bb      	ldrb	r3, [r7, #6]
 8002b98:	490c      	ldr	r1, [pc, #48]	@ (8002bcc <OLED_SetByte_Fine+0xf4>)
 8002b9a:	01d2      	lsls	r2, r2, #7
 8002b9c:	440a      	add	r2, r1
 8002b9e:	4413      	add	r3, r2
 8002ba0:	7818      	ldrb	r0, [r3, #0]
 8002ba2:	4b09      	ldr	r3, [pc, #36]	@ (8002bc8 <OLED_SetByte_Fine+0xf0>)
 8002ba4:	7819      	ldrb	r1, [r3, #0]
 8002ba6:	79fa      	ldrb	r2, [r7, #7]
 8002ba8:	79bb      	ldrb	r3, [r7, #6]
 8002baa:	4301      	orrs	r1, r0
 8002bac:	b2c8      	uxtb	r0, r1
 8002bae:	4907      	ldr	r1, [pc, #28]	@ (8002bcc <OLED_SetByte_Fine+0xf4>)
 8002bb0:	01d2      	lsls	r2, r2, #7
 8002bb2:	440a      	add	r2, r1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	701a      	strb	r2, [r3, #0]
 8002bba:	e000      	b.n	8002bbe <OLED_SetByte_Fine+0xe6>
    return;
 8002bbc:	bf00      	nop
  // OLED_SetPixel
  // for (uint8_t i = start; i <= end; i++) {
  //   OLED_SetPixel(column, page * 8 + i, !((data >> i) & 0x01));
  // }
}
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc90      	pop	{r4, r7}
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	200018f5 	.word	0x200018f5
 8002bcc:	20001470 	.word	0x20001470

08002bd0 <OLED_SetBits_Fine>:
 * @note (x,y)lendata
 * @note len1-8
 * @note OLED_SetByte_Fine, ()
 */
void OLED_SetBits_Fine(uint8_t x, uint8_t y, uint8_t data, uint8_t len, OLED_ColorMode color)
{
 8002bd0:	b5b0      	push	{r4, r5, r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	4604      	mov	r4, r0
 8002bd8:	4608      	mov	r0, r1
 8002bda:	4611      	mov	r1, r2
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4623      	mov	r3, r4
 8002be0:	71fb      	strb	r3, [r7, #7]
 8002be2:	4603      	mov	r3, r0
 8002be4:	71bb      	strb	r3, [r7, #6]
 8002be6:	460b      	mov	r3, r1
 8002be8:	717b      	strb	r3, [r7, #5]
 8002bea:	4613      	mov	r3, r2
 8002bec:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 8002bee:	79bb      	ldrb	r3, [r7, #6]
 8002bf0:	08db      	lsrs	r3, r3, #3
 8002bf2:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 8002bf4:	79bb      	ldrb	r3, [r7, #6]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	73bb      	strb	r3, [r7, #14]
  if (bit + len > 8)
 8002bfc:	7bba      	ldrb	r2, [r7, #14]
 8002bfe:	793b      	ldrb	r3, [r7, #4]
 8002c00:	4413      	add	r3, r2
 8002c02:	2b08      	cmp	r3, #8
 8002c04:	dd29      	ble.n	8002c5a <OLED_SetBits_Fine+0x8a>
  {
    OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 8002c06:	797a      	ldrb	r2, [r7, #5]
 8002c08:	7bbb      	ldrb	r3, [r7, #14]
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	7bbc      	ldrb	r4, [r7, #14]
 8002c12:	79f9      	ldrb	r1, [r7, #7]
 8002c14:	7bf8      	ldrb	r0, [r7, #15]
 8002c16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c1a:	9301      	str	r3, [sp, #4]
 8002c1c:	2307      	movs	r3, #7
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	4623      	mov	r3, r4
 8002c22:	f7ff ff59 	bl	8002ad8 <OLED_SetByte_Fine>
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, len + bit - 1 - 8, color);
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	b2d8      	uxtb	r0, r3
 8002c2c:	797a      	ldrb	r2, [r7, #5]
 8002c2e:	7bbb      	ldrb	r3, [r7, #14]
 8002c30:	f1c3 0308 	rsb	r3, r3, #8
 8002c34:	fa42 f303 	asr.w	r3, r2, r3
 8002c38:	b2dc      	uxtb	r4, r3
 8002c3a:	793a      	ldrb	r2, [r7, #4]
 8002c3c:	7bbb      	ldrb	r3, [r7, #14]
 8002c3e:	4413      	add	r3, r2
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	3b09      	subs	r3, #9
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	79f9      	ldrb	r1, [r7, #7]
 8002c48:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002c4c:	9201      	str	r2, [sp, #4]
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	2300      	movs	r3, #0
 8002c52:	4622      	mov	r2, r4
 8002c54:	f7ff ff40 	bl	8002ad8 <OLED_SetByte_Fine>
  }
  // OLED_SetPixel
  // for (uint8_t i = 0; i < len; i++) {
  //   OLED_SetPixel(x, y + i, !((data >> i) & 0x01));
  // }
}
 8002c58:	e015      	b.n	8002c86 <OLED_SetBits_Fine+0xb6>
    OLED_SetByte_Fine(page, x, data << bit, bit, bit + len - 1, color);
 8002c5a:	797a      	ldrb	r2, [r7, #5]
 8002c5c:	7bbb      	ldrb	r3, [r7, #14]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	b2dc      	uxtb	r4, r3
 8002c64:	7bba      	ldrb	r2, [r7, #14]
 8002c66:	793b      	ldrb	r3, [r7, #4]
 8002c68:	4413      	add	r3, r2
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	7bbd      	ldrb	r5, [r7, #14]
 8002c72:	79f9      	ldrb	r1, [r7, #7]
 8002c74:	7bf8      	ldrb	r0, [r7, #15]
 8002c76:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002c7a:	9201      	str	r2, [sp, #4]
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	462b      	mov	r3, r5
 8002c80:	4622      	mov	r2, r4
 8002c82:	f7ff ff29 	bl	8002ad8 <OLED_SetByte_Fine>
}
 8002c86:	bf00      	nop
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bdb0      	pop	{r4, r5, r7, pc}

08002c8e <OLED_SetBits>:
 * @param color 
 * @note (x,y)8data
 * @note OLED_SetByte, ()
 */
void OLED_SetBits(uint8_t x, uint8_t y, uint8_t data, OLED_ColorMode color)
{
 8002c8e:	b590      	push	{r4, r7, lr}
 8002c90:	b087      	sub	sp, #28
 8002c92:	af02      	add	r7, sp, #8
 8002c94:	4604      	mov	r4, r0
 8002c96:	4608      	mov	r0, r1
 8002c98:	4611      	mov	r1, r2
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	4623      	mov	r3, r4
 8002c9e:	71fb      	strb	r3, [r7, #7]
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	71bb      	strb	r3, [r7, #6]
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	717b      	strb	r3, [r7, #5]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 8002cac:	79bb      	ldrb	r3, [r7, #6]
 8002cae:	08db      	lsrs	r3, r3, #3
 8002cb0:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 8002cb2:	79bb      	ldrb	r3, [r7, #6]
 8002cb4:	f003 0307 	and.w	r3, r3, #7
 8002cb8:	73bb      	strb	r3, [r7, #14]
  OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 8002cba:	797a      	ldrb	r2, [r7, #5]
 8002cbc:	7bbb      	ldrb	r3, [r7, #14]
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	7bbc      	ldrb	r4, [r7, #14]
 8002cc6:	79f9      	ldrb	r1, [r7, #7]
 8002cc8:	7bf8      	ldrb	r0, [r7, #15]
 8002cca:	793b      	ldrb	r3, [r7, #4]
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	2307      	movs	r3, #7
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	4623      	mov	r3, r4
 8002cd4:	f7ff ff00 	bl	8002ad8 <OLED_SetByte_Fine>
  if (bit)
 8002cd8:	7bbb      	ldrb	r3, [r7, #14]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d014      	beq.n	8002d08 <OLED_SetBits+0x7a>
  {
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, bit - 1, color);
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	b2d8      	uxtb	r0, r3
 8002ce4:	797a      	ldrb	r2, [r7, #5]
 8002ce6:	7bbb      	ldrb	r3, [r7, #14]
 8002ce8:	f1c3 0308 	rsb	r3, r3, #8
 8002cec:	fa42 f303 	asr.w	r3, r2, r3
 8002cf0:	b2dc      	uxtb	r4, r3
 8002cf2:	7bbb      	ldrb	r3, [r7, #14]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	79f9      	ldrb	r1, [r7, #7]
 8002cfa:	793a      	ldrb	r2, [r7, #4]
 8002cfc:	9201      	str	r2, [sp, #4]
 8002cfe:	9300      	str	r3, [sp, #0]
 8002d00:	2300      	movs	r3, #0
 8002d02:	4622      	mov	r2, r4
 8002d04:	f7ff fee8 	bl	8002ad8 <OLED_SetByte_Fine>
  }
}
 8002d08:	bf00      	nop
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd90      	pop	{r4, r7, pc}

08002d10 <OLED_SetBlock>:
 * @param color 
 * @note (x,y)w*hdata
 * @note data
 */
void OLED_SetBlock(uint8_t x, uint8_t y, const uint8_t *data, uint8_t w, uint8_t h, OLED_ColorMode color)
{
 8002d10:	b590      	push	{r4, r7, lr}
 8002d12:	b087      	sub	sp, #28
 8002d14:	af02      	add	r7, sp, #8
 8002d16:	603a      	str	r2, [r7, #0]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	71fb      	strb	r3, [r7, #7]
 8002d1e:	460b      	mov	r3, r1
 8002d20:	71bb      	strb	r3, [r7, #6]
 8002d22:	4613      	mov	r3, r2
 8002d24:	717b      	strb	r3, [r7, #5]
  uint8_t fullRow = h / 8; // 
 8002d26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d2a:	08db      	lsrs	r3, r3, #3
 8002d2c:	733b      	strb	r3, [r7, #12]
  uint8_t partBit = h % 8; // 
 8002d2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	72fb      	strb	r3, [r7, #11]
  for (uint8_t i = 0; i < w; i++)
 8002d38:	2300      	movs	r3, #0
 8002d3a:	73fb      	strb	r3, [r7, #15]
 8002d3c:	e025      	b.n	8002d8a <OLED_SetBlock+0x7a>
  {
    for (uint8_t j = 0; j < fullRow; j++)
 8002d3e:	2300      	movs	r3, #0
 8002d40:	73bb      	strb	r3, [r7, #14]
 8002d42:	e01b      	b.n	8002d7c <OLED_SetBlock+0x6c>
    {
      OLED_SetBits(x + i, y + j * 8, data[i + j * w], color);
 8002d44:	79fa      	ldrb	r2, [r7, #7]
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	4413      	add	r3, r2
 8002d4a:	b2d8      	uxtb	r0, r3
 8002d4c:	7bbb      	ldrb	r3, [r7, #14]
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	b2da      	uxtb	r2, r3
 8002d52:	79bb      	ldrb	r3, [r7, #6]
 8002d54:	4413      	add	r3, r2
 8002d56:	b2dc      	uxtb	r4, r3
 8002d58:	7bfa      	ldrb	r2, [r7, #15]
 8002d5a:	7bbb      	ldrb	r3, [r7, #14]
 8002d5c:	7979      	ldrb	r1, [r7, #5]
 8002d5e:	fb01 f303 	mul.w	r3, r1, r3
 8002d62:	4413      	add	r3, r2
 8002d64:	461a      	mov	r2, r3
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	4413      	add	r3, r2
 8002d6a:	781a      	ldrb	r2, [r3, #0]
 8002d6c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002d70:	4621      	mov	r1, r4
 8002d72:	f7ff ff8c 	bl	8002c8e <OLED_SetBits>
    for (uint8_t j = 0; j < fullRow; j++)
 8002d76:	7bbb      	ldrb	r3, [r7, #14]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	73bb      	strb	r3, [r7, #14]
 8002d7c:	7bba      	ldrb	r2, [r7, #14]
 8002d7e:	7b3b      	ldrb	r3, [r7, #12]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d3df      	bcc.n	8002d44 <OLED_SetBlock+0x34>
  for (uint8_t i = 0; i < w; i++)
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	3301      	adds	r3, #1
 8002d88:	73fb      	strb	r3, [r7, #15]
 8002d8a:	7bfa      	ldrb	r2, [r7, #15]
 8002d8c:	797b      	ldrb	r3, [r7, #5]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d3d5      	bcc.n	8002d3e <OLED_SetBlock+0x2e>
    }
  }
  if (partBit)
 8002d92:	7afb      	ldrb	r3, [r7, #11]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d028      	beq.n	8002dea <OLED_SetBlock+0xda>
  {
    uint16_t fullNum = w * fullRow; // 
 8002d98:	797b      	ldrb	r3, [r7, #5]
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	7b3b      	ldrb	r3, [r7, #12]
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	fb12 f303 	smulbb	r3, r2, r3
 8002da4:	813b      	strh	r3, [r7, #8]
    for (uint8_t i = 0; i < w; i++)
 8002da6:	2300      	movs	r3, #0
 8002da8:	737b      	strb	r3, [r7, #13]
 8002daa:	e01a      	b.n	8002de2 <OLED_SetBlock+0xd2>
    {
      OLED_SetBits_Fine(x + i, y + (fullRow * 8), data[fullNum + i], partBit, color);
 8002dac:	79fa      	ldrb	r2, [r7, #7]
 8002dae:	7b7b      	ldrb	r3, [r7, #13]
 8002db0:	4413      	add	r3, r2
 8002db2:	b2d8      	uxtb	r0, r3
 8002db4:	7b3b      	ldrb	r3, [r7, #12]
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	79bb      	ldrb	r3, [r7, #6]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b2d9      	uxtb	r1, r3
 8002dc0:	893a      	ldrh	r2, [r7, #8]
 8002dc2:	7b7b      	ldrb	r3, [r7, #13]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	4413      	add	r3, r2
 8002dcc:	781a      	ldrb	r2, [r3, #0]
 8002dce:	7afc      	ldrb	r4, [r7, #11]
 8002dd0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	4623      	mov	r3, r4
 8002dd8:	f7ff fefa 	bl	8002bd0 <OLED_SetBits_Fine>
    for (uint8_t i = 0; i < w; i++)
 8002ddc:	7b7b      	ldrb	r3, [r7, #13]
 8002dde:	3301      	adds	r3, #1
 8002de0:	737b      	strb	r3, [r7, #13]
 8002de2:	7b7a      	ldrb	r2, [r7, #13]
 8002de4:	797b      	ldrb	r3, [r7, #5]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d3e0      	bcc.n	8002dac <OLED_SetBlock+0x9c>
  //       if (j * 8 + k >= h) break; // (
  //       OLED_SetPixel(x + i, y + j * 8 + k, !((data[i + j * w] >> k) & 0x01));
  //     }
  //   }
  // }
}
 8002dea:	bf00      	nop
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd90      	pop	{r4, r7, pc}

08002df2 <OLED_PrintASCIIChar>:
 * @param ch 
 * @param font 
 * @param color 
 */
void OLED_PrintASCIIChar(uint8_t x, uint8_t y, char ch, const ASCIIFont *font, OLED_ColorMode color)
{
 8002df2:	b5b0      	push	{r4, r5, r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af02      	add	r7, sp, #8
 8002df8:	603b      	str	r3, [r7, #0]
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	71fb      	strb	r3, [r7, #7]
 8002dfe:	460b      	mov	r3, r1
 8002e00:	71bb      	strb	r3, [r7, #6]
 8002e02:	4613      	mov	r3, r2
 8002e04:	717b      	strb	r3, [r7, #5]
  OLED_SetBlock(x, y, font->chars + (ch - ' ') * (((font->h + 7) / 8) * font->w), font->w, font->h, color);
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	797b      	ldrb	r3, [r7, #5]
 8002e0c:	f1a3 0120 	sub.w	r1, r3, #32
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	3307      	adds	r3, #7
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	da00      	bge.n	8002e1c <OLED_PrintASCIIChar+0x2a>
 8002e1a:	3307      	adds	r3, #7
 8002e1c:	10db      	asrs	r3, r3, #3
 8002e1e:	4618      	mov	r0, r3
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	785b      	ldrb	r3, [r3, #1]
 8002e24:	fb00 f303 	mul.w	r3, r0, r3
 8002e28:	fb01 f303 	mul.w	r3, r1, r3
 8002e2c:	18d4      	adds	r4, r2, r3
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	785d      	ldrb	r5, [r3, #1]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	79b9      	ldrb	r1, [r7, #6]
 8002e38:	79f8      	ldrb	r0, [r7, #7]
 8002e3a:	7e3a      	ldrb	r2, [r7, #24]
 8002e3c:	9201      	str	r2, [sp, #4]
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	462b      	mov	r3, r5
 8002e42:	4622      	mov	r2, r4
 8002e44:	f7ff ff64 	bl	8002d10 <OLED_SetBlock>
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bdb0      	pop	{r4, r5, r7, pc}

08002e50 <_OLED_GetUTF8Len>:

/**
 * @brief UTF-8
 */
uint8_t _OLED_GetUTF8Len(char *string)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if ((string[0] & 0x80) == 0x00)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	b25b      	sxtb	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	db01      	blt.n	8002e66 <_OLED_GetUTF8Len+0x16>
  {
    return 1;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e018      	b.n	8002e98 <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xE0) == 0xC0)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8002e6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e70:	d101      	bne.n	8002e76 <_OLED_GetUTF8Len+0x26>
  {
    return 2;
 8002e72:	2302      	movs	r3, #2
 8002e74:	e010      	b.n	8002e98 <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF0) == 0xE0)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e7e:	2be0      	cmp	r3, #224	@ 0xe0
 8002e80:	d101      	bne.n	8002e86 <_OLED_GetUTF8Len+0x36>
  {
    return 3;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e008      	b.n	8002e98 <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF8) == 0xF0)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8002e8e:	2bf0      	cmp	r3, #240	@ 0xf0
 8002e90:	d101      	bne.n	8002e96 <_OLED_GetUTF8Len+0x46>
  {
    return 4;
 8002e92:	2304      	movs	r3, #4
 8002e94:	e000      	b.n	8002e98 <_OLED_GetUTF8Len+0x48>
  }
  return 0;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <OLED_PrintString>:
 * @note , :
 * 1. UTF-8
 * 2. LED(https://led.baud-dance.com)
 */
void OLED_PrintString(uint8_t x, uint8_t y, char *str, const Font *font, OLED_ColorMode color)
{
 8002ea4:	b5b0      	push	{r4, r5, r7, lr}
 8002ea6:	b08a      	sub	sp, #40	@ 0x28
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	60ba      	str	r2, [r7, #8]
 8002eac:	607b      	str	r3, [r7, #4]
 8002eae:	4603      	mov	r3, r0
 8002eb0:	73fb      	strb	r3, [r7, #15]
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	73bb      	strb	r3, [r7, #14]
  uint16_t i = 0;                                       // 
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	83fb      	strh	r3, [r7, #30]
  uint8_t oneLen = (((font->h + 7) / 8) * font->w) + 4; // 
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	3307      	adds	r3, #7
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	da00      	bge.n	8002ec6 <OLED_PrintString+0x22>
 8002ec4:	3307      	adds	r3, #7
 8002ec6:	10db      	asrs	r3, r3, #3
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	785b      	ldrb	r3, [r3, #1]
 8002ece:	fb12 f303 	smulbb	r3, r2, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	76fb      	strb	r3, [r7, #27]
  uint8_t found;                                        // 
  uint8_t utf8Len;                                      // UTF-8
  uint8_t *head;                                        // 
  while (str[i])
 8002ed8:	e07d      	b.n	8002fd6 <OLED_PrintString+0x132>
  {
    found = 0;
 8002eda:	2300      	movs	r3, #0
 8002edc:	777b      	strb	r3, [r7, #29]
    utf8Len = _OLED_GetUTF8Len(str + i);
 8002ede:	8bfb      	ldrh	r3, [r7, #30]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff ffb3 	bl	8002e50 <_OLED_GetUTF8Len>
 8002eea:	4603      	mov	r3, r0
 8002eec:	76bb      	strb	r3, [r7, #26]
    if (utf8Len == 0)
 8002eee:	7ebb      	ldrb	r3, [r7, #26]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d078      	beq.n	8002fe6 <OLED_PrintString+0x142>
      break; // UTF-8

    //   TODO , hash
    for (uint8_t j = 0; j < font->len; j++)
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	773b      	strb	r3, [r7, #28]
 8002ef8:	e032      	b.n	8002f60 <OLED_PrintString+0xbc>
    {
      head = (uint8_t *)(font->chars) + (j * oneLen);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	7f3a      	ldrb	r2, [r7, #28]
 8002f00:	7ef9      	ldrb	r1, [r7, #27]
 8002f02:	fb01 f202 	mul.w	r2, r1, r2
 8002f06:	4413      	add	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]
      if (memcmp(str + i, head, utf8Len) == 0)
 8002f0a:	8bfb      	ldrh	r3, [r7, #30]
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	4413      	add	r3, r2
 8002f10:	7eba      	ldrb	r2, [r7, #26]
 8002f12:	6979      	ldr	r1, [r7, #20]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f004 fb86 	bl	8007626 <memcmp>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d11c      	bne.n	8002f5a <OLED_PrintString+0xb6>
      {
        OLED_SetBlock(x, y, head + 4, font->w, font->h, color);
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	1d1c      	adds	r4, r3, #4
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	785d      	ldrb	r5, [r3, #1]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	7bb9      	ldrb	r1, [r7, #14]
 8002f2e:	7bf8      	ldrb	r0, [r7, #15]
 8002f30:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002f34:	9201      	str	r2, [sp, #4]
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	462b      	mov	r3, r5
 8002f3a:	4622      	mov	r2, r4
 8002f3c:	f7ff fee8 	bl	8002d10 <OLED_SetBlock>
        // 
        x += font->w;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	785a      	ldrb	r2, [r3, #1]
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	4413      	add	r3, r2
 8002f48:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8002f4a:	7ebb      	ldrb	r3, [r7, #26]
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	8bfb      	ldrh	r3, [r7, #30]
 8002f50:	4413      	add	r3, r2
 8002f52:	83fb      	strh	r3, [r7, #30]
        found = 1;
 8002f54:	2301      	movs	r3, #1
 8002f56:	777b      	strb	r3, [r7, #29]
        break;
 8002f58:	e007      	b.n	8002f6a <OLED_PrintString+0xc6>
    for (uint8_t j = 0; j < font->len; j++)
 8002f5a:	7f3b      	ldrb	r3, [r7, #28]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	773b      	strb	r3, [r7, #28]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	7a1b      	ldrb	r3, [r3, #8]
 8002f64:	7f3a      	ldrb	r2, [r7, #28]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d3c7      	bcc.n	8002efa <OLED_PrintString+0x56>
      }
    }

    // ,ASCII, ASCII
    if (found == 0)
 8002f6a:	7f7b      	ldrb	r3, [r7, #29]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d132      	bne.n	8002fd6 <OLED_PrintString+0x132>
    {
      if (utf8Len == 1)
 8002f70:	7ebb      	ldrb	r3, [r7, #26]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d119      	bne.n	8002faa <OLED_PrintString+0x106>
      {
        OLED_PrintASCIIChar(x, y, str[i], font->ascii, color);
 8002f76:	8bfb      	ldrh	r3, [r7, #30]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68dc      	ldr	r4, [r3, #12]
 8002f82:	7bb9      	ldrb	r1, [r7, #14]
 8002f84:	7bf8      	ldrb	r0, [r7, #15]
 8002f86:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	4623      	mov	r3, r4
 8002f8e:	f7ff ff30 	bl	8002df2 <OLED_PrintASCIIChar>
        // 
        x += font->ascii->w;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	785a      	ldrb	r2, [r3, #1]
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8002f9e:	7ebb      	ldrb	r3, [r7, #26]
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	8bfb      	ldrh	r3, [r7, #30]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	83fb      	strh	r3, [r7, #30]
 8002fa8:	e015      	b.n	8002fd6 <OLED_PrintString+0x132>
      }
      else
      {
        OLED_PrintASCIIChar(x, y, ' ', font->ascii, color);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	7bb9      	ldrb	r1, [r7, #14]
 8002fb0:	7bf8      	ldrb	r0, [r7, #15]
 8002fb2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002fb6:	9300      	str	r3, [sp, #0]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f7ff ff19 	bl	8002df2 <OLED_PrintASCIIChar>
        x += font->ascii->w;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	785a      	ldrb	r2, [r3, #1]
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
 8002fc8:	4413      	add	r3, r2
 8002fca:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8002fcc:	7ebb      	ldrb	r3, [r7, #26]
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	8bfb      	ldrh	r3, [r7, #30]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	83fb      	strh	r3, [r7, #30]
  while (str[i])
 8002fd6:	8bfb      	ldrh	r3, [r7, #30]
 8002fd8:	68ba      	ldr	r2, [r7, #8]
 8002fda:	4413      	add	r3, r2
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f47f af7b 	bne.w	8002eda <OLED_PrintString+0x36>
      }
    }
  }
}
 8002fe4:	e000      	b.n	8002fe8 <OLED_PrintString+0x144>
      break; // UTF-8
 8002fe6:	bf00      	nop
}
 8002fe8:	bf00      	nop
 8002fea:	3720      	adds	r7, #32
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bdb0      	pop	{r4, r5, r7, pc}

08002ff0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	607b      	str	r3, [r7, #4]
 8002ffa:	4b10      	ldr	r3, [pc, #64]	@ (800303c <HAL_MspInit+0x4c>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffe:	4a0f      	ldr	r2, [pc, #60]	@ (800303c <HAL_MspInit+0x4c>)
 8003000:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003004:	6453      	str	r3, [r2, #68]	@ 0x44
 8003006:	4b0d      	ldr	r3, [pc, #52]	@ (800303c <HAL_MspInit+0x4c>)
 8003008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800300e:	607b      	str	r3, [r7, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	603b      	str	r3, [r7, #0]
 8003016:	4b09      	ldr	r3, [pc, #36]	@ (800303c <HAL_MspInit+0x4c>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	4a08      	ldr	r2, [pc, #32]	@ (800303c <HAL_MspInit+0x4c>)
 800301c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003020:	6413      	str	r3, [r2, #64]	@ 0x40
 8003022:	4b06      	ldr	r3, [pc, #24]	@ (800303c <HAL_MspInit+0x4c>)
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302a:	603b      	str	r3, [r7, #0]
 800302c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40023800 	.word	0x40023800

08003040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003044:	bf00      	nop
 8003046:	e7fd      	b.n	8003044 <NMI_Handler+0x4>

08003048 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800304c:	bf00      	nop
 800304e:	e7fd      	b.n	800304c <HardFault_Handler+0x4>

08003050 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003054:	bf00      	nop
 8003056:	e7fd      	b.n	8003054 <MemManage_Handler+0x4>

08003058 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800305c:	bf00      	nop
 800305e:	e7fd      	b.n	800305c <BusFault_Handler+0x4>

08003060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003064:	bf00      	nop
 8003066:	e7fd      	b.n	8003064 <UsageFault_Handler+0x4>

08003068 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003096:	f000 fa4b 	bl	8003530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800309a:	bf00      	nop
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80030a4:	4802      	ldr	r0, [pc, #8]	@ (80030b0 <ADC_IRQHandler+0x10>)
 80030a6:	f000 faca 	bl	800363e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	200001f0 	.word	0x200001f0

080030b4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030b8:	4802      	ldr	r0, [pc, #8]	@ (80030c4 <DMA2_Stream0_IRQHandler+0x10>)
 80030ba:	f001 fa75 	bl	80045a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20000238 	.word	0x20000238

080030c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return 1;
 80030cc:	2301      	movs	r3, #1
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <_kill>:

int _kill(int pid, int sig)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030e2:	f004 fb03 	bl	80076ec <__errno>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2216      	movs	r2, #22
 80030ea:	601a      	str	r2, [r3, #0]
  return -1;
 80030ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <_exit>:

void _exit (int status)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003100:	f04f 31ff 	mov.w	r1, #4294967295
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f7ff ffe7 	bl	80030d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800310a:	bf00      	nop
 800310c:	e7fd      	b.n	800310a <_exit+0x12>

0800310e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b086      	sub	sp, #24
 8003112:	af00      	add	r7, sp, #0
 8003114:	60f8      	str	r0, [r7, #12]
 8003116:	60b9      	str	r1, [r7, #8]
 8003118:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800311a:	2300      	movs	r3, #0
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	e00a      	b.n	8003136 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003120:	f3af 8000 	nop.w
 8003124:	4601      	mov	r1, r0
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	60ba      	str	r2, [r7, #8]
 800312c:	b2ca      	uxtb	r2, r1
 800312e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	3301      	adds	r3, #1
 8003134:	617b      	str	r3, [r7, #20]
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	429a      	cmp	r2, r3
 800313c:	dbf0      	blt.n	8003120 <_read+0x12>
  }

  return len;
 800313e:	687b      	ldr	r3, [r7, #4]
}
 8003140:	4618      	mov	r0, r3
 8003142:	3718      	adds	r7, #24
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003154:	2300      	movs	r3, #0
 8003156:	617b      	str	r3, [r7, #20]
 8003158:	e009      	b.n	800316e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	1c5a      	adds	r2, r3, #1
 800315e:	60ba      	str	r2, [r7, #8]
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	3301      	adds	r3, #1
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	429a      	cmp	r2, r3
 8003174:	dbf1      	blt.n	800315a <_write+0x12>
  }
  return len;
 8003176:	687b      	ldr	r3, [r7, #4]
}
 8003178:	4618      	mov	r0, r3
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <_close>:

int _close(int file)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003188:	f04f 33ff 	mov.w	r3, #4294967295
}
 800318c:	4618      	mov	r0, r3
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031a8:	605a      	str	r2, [r3, #4]
  return 0;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <_isatty>:

int _isatty(int file)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031c0:	2301      	movs	r3, #1
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b085      	sub	sp, #20
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	60f8      	str	r0, [r7, #12]
 80031d6:	60b9      	str	r1, [r7, #8]
 80031d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031f0:	4a14      	ldr	r2, [pc, #80]	@ (8003244 <_sbrk+0x5c>)
 80031f2:	4b15      	ldr	r3, [pc, #84]	@ (8003248 <_sbrk+0x60>)
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031fc:	4b13      	ldr	r3, [pc, #76]	@ (800324c <_sbrk+0x64>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d102      	bne.n	800320a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003204:	4b11      	ldr	r3, [pc, #68]	@ (800324c <_sbrk+0x64>)
 8003206:	4a12      	ldr	r2, [pc, #72]	@ (8003250 <_sbrk+0x68>)
 8003208:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800320a:	4b10      	ldr	r3, [pc, #64]	@ (800324c <_sbrk+0x64>)
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4413      	add	r3, r2
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	429a      	cmp	r2, r3
 8003216:	d207      	bcs.n	8003228 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003218:	f004 fa68 	bl	80076ec <__errno>
 800321c:	4603      	mov	r3, r0
 800321e:	220c      	movs	r2, #12
 8003220:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003222:	f04f 33ff 	mov.w	r3, #4294967295
 8003226:	e009      	b.n	800323c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003228:	4b08      	ldr	r3, [pc, #32]	@ (800324c <_sbrk+0x64>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800322e:	4b07      	ldr	r3, [pc, #28]	@ (800324c <_sbrk+0x64>)
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4413      	add	r3, r2
 8003236:	4a05      	ldr	r2, [pc, #20]	@ (800324c <_sbrk+0x64>)
 8003238:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800323a:	68fb      	ldr	r3, [r7, #12]
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	20020000 	.word	0x20020000
 8003248:	00000400 	.word	0x00000400
 800324c:	200018f8 	.word	0x200018f8
 8003250:	20001ae0 	.word	0x20001ae0

08003254 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003258:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <SystemInit+0x20>)
 800325a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325e:	4a05      	ldr	r2, [pc, #20]	@ (8003274 <SystemInit+0x20>)
 8003260:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003264:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003268:	bf00      	nop
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	e000ed00 	.word	0xe000ed00

08003278 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800327e:	f107 0308 	add.w	r3, r7, #8
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	605a      	str	r2, [r3, #4]
 8003288:	609a      	str	r2, [r3, #8]
 800328a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800328c:	463b      	mov	r3, r7
 800328e:	2200      	movs	r2, #0
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003294:	4b1c      	ldr	r3, [pc, #112]	@ (8003308 <MX_TIM3_Init+0x90>)
 8003296:	4a1d      	ldr	r2, [pc, #116]	@ (800330c <MX_TIM3_Init+0x94>)
 8003298:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 800329a:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <MX_TIM3_Init+0x90>)
 800329c:	2263      	movs	r2, #99	@ 0x63
 800329e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032a0:	4b19      	ldr	r3, [pc, #100]	@ (8003308 <MX_TIM3_Init+0x90>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10-1;
 80032a6:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <MX_TIM3_Init+0x90>)
 80032a8:	2209      	movs	r2, #9
 80032aa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032ac:	4b16      	ldr	r3, [pc, #88]	@ (8003308 <MX_TIM3_Init+0x90>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b2:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <MX_TIM3_Init+0x90>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80032b8:	4813      	ldr	r0, [pc, #76]	@ (8003308 <MX_TIM3_Init+0x90>)
 80032ba:	f002 fe73 	bl	8005fa4 <HAL_TIM_Base_Init>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80032c4:	f7ff fb3e 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80032ce:	f107 0308 	add.w	r3, r7, #8
 80032d2:	4619      	mov	r1, r3
 80032d4:	480c      	ldr	r0, [pc, #48]	@ (8003308 <MX_TIM3_Init+0x90>)
 80032d6:	f002 ff0f 	bl	80060f8 <HAL_TIM_ConfigClockSource>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80032e0:	f7ff fb30 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80032e4:	2320      	movs	r3, #32
 80032e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e8:	2300      	movs	r3, #0
 80032ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80032ec:	463b      	mov	r3, r7
 80032ee:	4619      	mov	r1, r3
 80032f0:	4805      	ldr	r0, [pc, #20]	@ (8003308 <MX_TIM3_Init+0x90>)
 80032f2:	f003 f8e9 	bl	80064c8 <HAL_TIMEx_MasterConfigSynchronization>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80032fc:	f7ff fb22 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003300:	bf00      	nop
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	200018fc 	.word	0x200018fc
 800330c:	40000400 	.word	0x40000400

08003310 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a0b      	ldr	r2, [pc, #44]	@ (800334c <HAL_TIM_Base_MspInit+0x3c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d10d      	bne.n	800333e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003322:	2300      	movs	r3, #0
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <HAL_TIM_Base_MspInit+0x40>)
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	4a09      	ldr	r2, [pc, #36]	@ (8003350 <HAL_TIM_Base_MspInit+0x40>)
 800332c:	f043 0302 	orr.w	r3, r3, #2
 8003330:	6413      	str	r3, [r2, #64]	@ 0x40
 8003332:	4b07      	ldr	r3, [pc, #28]	@ (8003350 <HAL_TIM_Base_MspInit+0x40>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	60fb      	str	r3, [r7, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800333e:	bf00      	nop
 8003340:	3714      	adds	r7, #20
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	40000400 	.word	0x40000400
 8003350:	40023800 	.word	0x40023800

08003354 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003358:	4b11      	ldr	r3, [pc, #68]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 800335a:	4a12      	ldr	r2, [pc, #72]	@ (80033a4 <MX_USART1_UART_Init+0x50>)
 800335c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800335e:	4b10      	ldr	r3, [pc, #64]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 8003360:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003366:	4b0e      	ldr	r3, [pc, #56]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 8003368:	2200      	movs	r2, #0
 800336a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800336c:	4b0c      	ldr	r3, [pc, #48]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 800336e:	2200      	movs	r2, #0
 8003370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003372:	4b0b      	ldr	r3, [pc, #44]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 8003374:	2200      	movs	r2, #0
 8003376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003378:	4b09      	ldr	r3, [pc, #36]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 800337a:	220c      	movs	r2, #12
 800337c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800337e:	4b08      	ldr	r3, [pc, #32]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 8003380:	2200      	movs	r2, #0
 8003382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003384:	4b06      	ldr	r3, [pc, #24]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 8003386:	2200      	movs	r2, #0
 8003388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800338a:	4805      	ldr	r0, [pc, #20]	@ (80033a0 <MX_USART1_UART_Init+0x4c>)
 800338c:	f003 f90a 	bl	80065a4 <HAL_UART_Init>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003396:	f7ff fad5 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800339a:	bf00      	nop
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20001944 	.word	0x20001944
 80033a4:	40011000 	.word	0x40011000

080033a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	@ 0x28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b0:	f107 0314 	add.w	r3, r7, #20
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a19      	ldr	r2, [pc, #100]	@ (800342c <HAL_UART_MspInit+0x84>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d12c      	bne.n	8003424 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	613b      	str	r3, [r7, #16]
 80033ce:	4b18      	ldr	r3, [pc, #96]	@ (8003430 <HAL_UART_MspInit+0x88>)
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	4a17      	ldr	r2, [pc, #92]	@ (8003430 <HAL_UART_MspInit+0x88>)
 80033d4:	f043 0310 	orr.w	r3, r3, #16
 80033d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80033da:	4b15      	ldr	r3, [pc, #84]	@ (8003430 <HAL_UART_MspInit+0x88>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033de:	f003 0310 	and.w	r3, r3, #16
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	4b11      	ldr	r3, [pc, #68]	@ (8003430 <HAL_UART_MspInit+0x88>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	4a10      	ldr	r2, [pc, #64]	@ (8003430 <HAL_UART_MspInit+0x88>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003430 <HAL_UART_MspInit+0x88>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003402:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003408:	2302      	movs	r3, #2
 800340a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340c:	2300      	movs	r3, #0
 800340e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003410:	2303      	movs	r3, #3
 8003412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003414:	2307      	movs	r3, #7
 8003416:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	4619      	mov	r1, r3
 800341e:	4805      	ldr	r0, [pc, #20]	@ (8003434 <HAL_UART_MspInit+0x8c>)
 8003420:	f001 fb2c 	bl	8004a7c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003424:	bf00      	nop
 8003426:	3728      	adds	r7, #40	@ 0x28
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40011000 	.word	0x40011000
 8003430:	40023800 	.word	0x40023800
 8003434:	40020000 	.word	0x40020000

08003438 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003438:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003470 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800343c:	f7ff ff0a 	bl	8003254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003440:	480c      	ldr	r0, [pc, #48]	@ (8003474 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003442:	490d      	ldr	r1, [pc, #52]	@ (8003478 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003444:	4a0d      	ldr	r2, [pc, #52]	@ (800347c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003448:	e002      	b.n	8003450 <LoopCopyDataInit>

0800344a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800344a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800344c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800344e:	3304      	adds	r3, #4

08003450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003454:	d3f9      	bcc.n	800344a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003456:	4a0a      	ldr	r2, [pc, #40]	@ (8003480 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003458:	4c0a      	ldr	r4, [pc, #40]	@ (8003484 <LoopFillZerobss+0x22>)
  movs r3, #0
 800345a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800345c:	e001      	b.n	8003462 <LoopFillZerobss>

0800345e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800345e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003460:	3204      	adds	r2, #4

08003462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003464:	d3fb      	bcc.n	800345e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003466:	f004 f947 	bl	80076f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800346a:	f7ff f9af 	bl	80027cc <main>
  bx  lr    
 800346e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003470:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003478:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800347c:	0800a6c4 	.word	0x0800a6c4
  ldr r2, =_sbss
 8003480:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003484:	20001adc 	.word	0x20001adc

08003488 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003488:	e7fe      	b.n	8003488 <DMA1_Stream0_IRQHandler>
	...

0800348c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003490:	4b0e      	ldr	r3, [pc, #56]	@ (80034cc <HAL_Init+0x40>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a0d      	ldr	r2, [pc, #52]	@ (80034cc <HAL_Init+0x40>)
 8003496:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800349a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800349c:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <HAL_Init+0x40>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a0a      	ldr	r2, [pc, #40]	@ (80034cc <HAL_Init+0x40>)
 80034a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034a8:	4b08      	ldr	r3, [pc, #32]	@ (80034cc <HAL_Init+0x40>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a07      	ldr	r2, [pc, #28]	@ (80034cc <HAL_Init+0x40>)
 80034ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034b4:	2003      	movs	r0, #3
 80034b6:	f000 febf 	bl	8004238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034ba:	200f      	movs	r0, #15
 80034bc:	f000 f808 	bl	80034d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034c0:	f7ff fd96 	bl	8002ff0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	40023c00 	.word	0x40023c00

080034d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034d8:	4b12      	ldr	r3, [pc, #72]	@ (8003524 <HAL_InitTick+0x54>)
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	4b12      	ldr	r3, [pc, #72]	@ (8003528 <HAL_InitTick+0x58>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	4619      	mov	r1, r3
 80034e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80034ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fed7 	bl	80042a2 <HAL_SYSTICK_Config>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e00e      	b.n	800351c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b0f      	cmp	r3, #15
 8003502:	d80a      	bhi.n	800351a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003504:	2200      	movs	r2, #0
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	f04f 30ff 	mov.w	r0, #4294967295
 800350c:	f000 fe9f 	bl	800424e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003510:	4a06      	ldr	r2, [pc, #24]	@ (800352c <HAL_InitTick+0x5c>)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
 8003518:	e000      	b.n	800351c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
}
 800351c:	4618      	mov	r0, r3
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	20000000 	.word	0x20000000
 8003528:	20000008 	.word	0x20000008
 800352c:	20000004 	.word	0x20000004

08003530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003534:	4b06      	ldr	r3, [pc, #24]	@ (8003550 <HAL_IncTick+0x20>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	461a      	mov	r2, r3
 800353a:	4b06      	ldr	r3, [pc, #24]	@ (8003554 <HAL_IncTick+0x24>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4413      	add	r3, r2
 8003540:	4a04      	ldr	r2, [pc, #16]	@ (8003554 <HAL_IncTick+0x24>)
 8003542:	6013      	str	r3, [r2, #0]
}
 8003544:	bf00      	nop
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	20000008 	.word	0x20000008
 8003554:	2000198c 	.word	0x2000198c

08003558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  return uwTick;
 800355c:	4b03      	ldr	r3, [pc, #12]	@ (800356c <HAL_GetTick+0x14>)
 800355e:	681b      	ldr	r3, [r3, #0]
}
 8003560:	4618      	mov	r0, r3
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	2000198c 	.word	0x2000198c

08003570 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003578:	f7ff ffee 	bl	8003558 <HAL_GetTick>
 800357c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003588:	d005      	beq.n	8003596 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800358a:	4b0a      	ldr	r3, [pc, #40]	@ (80035b4 <HAL_Delay+0x44>)
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	461a      	mov	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4413      	add	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003596:	bf00      	nop
 8003598:	f7ff ffde 	bl	8003558 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d8f7      	bhi.n	8003598 <HAL_Delay+0x28>
  {
  }
}
 80035a8:	bf00      	nop
 80035aa:	bf00      	nop
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	20000008 	.word	0x20000008

080035b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035c0:	2300      	movs	r3, #0
 80035c2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e033      	b.n	8003636 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d109      	bne.n	80035ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7fd fd26 	bl	8001028 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	f003 0310 	and.w	r3, r3, #16
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d118      	bne.n	8003628 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80035fe:	f023 0302 	bic.w	r3, r3, #2
 8003602:	f043 0202 	orr.w	r2, r3, #2
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 fbbc 	bl	8003d88 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361a:	f023 0303 	bic.w	r3, r3, #3
 800361e:	f043 0201 	orr.w	r2, r3, #1
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	641a      	str	r2, [r3, #64]	@ 0x40
 8003626:	e001      	b.n	800362c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003634:	7bfb      	ldrb	r3, [r7, #15]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b086      	sub	sp, #24
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003646:	2300      	movs	r3, #0
 8003648:	617b      	str	r3, [r7, #20]
 800364a:	2300      	movs	r3, #0
 800364c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	f003 0320 	and.w	r3, r3, #32
 800366c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d049      	beq.n	8003708 <HAL_ADC_IRQHandler+0xca>
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d046      	beq.n	8003708 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	f003 0310 	and.w	r3, r3, #16
 8003682:	2b00      	cmp	r3, #0
 8003684:	d105      	bne.n	8003692 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d12b      	bne.n	80036f8 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d127      	bne.n	80036f8 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ae:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d006      	beq.n	80036c4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d119      	bne.n	80036f8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0220 	bic.w	r2, r2, #32
 80036d2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d105      	bne.n	80036f8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f0:	f043 0201 	orr.w	r2, r3, #1
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7fd fe1d 	bl	8001338 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f06f 0212 	mvn.w	r2, #18
 8003706:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003716:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d057      	beq.n	80037ce <HAL_ADC_IRQHandler+0x190>
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d054      	beq.n	80037ce <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b00      	cmp	r3, #0
 800372e:	d105      	bne.n	800373c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003734:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d139      	bne.n	80037be <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003750:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003754:	2b00      	cmp	r3, #0
 8003756:	d006      	beq.n	8003766 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003762:	2b00      	cmp	r3, #0
 8003764:	d12b      	bne.n	80037be <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003770:	2b00      	cmp	r3, #0
 8003772:	d124      	bne.n	80037be <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800377e:	2b00      	cmp	r3, #0
 8003780:	d11d      	bne.n	80037be <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003786:	2b00      	cmp	r3, #0
 8003788:	d119      	bne.n	80037be <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003798:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d105      	bne.n	80037be <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	f043 0201 	orr.w	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fc60 	bl	8004084 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f06f 020c 	mvn.w	r2, #12
 80037cc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037dc:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d017      	beq.n	8003814 <HAL_ADC_IRQHandler+0x1d6>
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d014      	beq.n	8003814 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d10d      	bne.n	8003814 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 f983 	bl	8003b10 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f06f 0201 	mvn.w	r2, #1
 8003812:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f003 0320 	and.w	r3, r3, #32
 800381a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003822:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d015      	beq.n	8003856 <HAL_ADC_IRQHandler+0x218>
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d012      	beq.n	8003856 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003834:	f043 0202 	orr.w	r2, r3, #2
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f06f 0220 	mvn.w	r2, #32
 8003844:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7fd fd86 	bl	8001358 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f06f 0220 	mvn.w	r2, #32
 8003854:	601a      	str	r2, [r3, #0]
  }
}
 8003856:	bf00      	nop
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003870:	2300      	movs	r3, #0
 8003872:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_ADC_Start_DMA+0x22>
 800387e:	2302      	movs	r3, #2
 8003880:	e0d0      	b.n	8003a24 <HAL_ADC_Start_DMA+0x1c4>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b01      	cmp	r3, #1
 8003896:	d018      	beq.n	80038ca <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f042 0201 	orr.w	r2, r2, #1
 80038a6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80038a8:	4b60      	ldr	r3, [pc, #384]	@ (8003a2c <HAL_ADC_Start_DMA+0x1cc>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a60      	ldr	r2, [pc, #384]	@ (8003a30 <HAL_ADC_Start_DMA+0x1d0>)
 80038ae:	fba2 2303 	umull	r2, r3, r2, r3
 80038b2:	0c9a      	lsrs	r2, r3, #18
 80038b4:	4613      	mov	r3, r2
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	4413      	add	r3, r2
 80038ba:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80038bc:	e002      	b.n	80038c4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	3b01      	subs	r3, #1
 80038c2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f9      	bne.n	80038be <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038d8:	d107      	bne.n	80038ea <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689a      	ldr	r2, [r3, #8]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038e8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	f040 8088 	bne.w	8003a0a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003902:	f023 0301 	bic.w	r3, r3, #1
 8003906:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003918:	2b00      	cmp	r3, #0
 800391a:	d007      	beq.n	800392c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003924:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003930:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003934:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003938:	d106      	bne.n	8003948 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393e:	f023 0206 	bic.w	r2, r3, #6
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	645a      	str	r2, [r3, #68]	@ 0x44
 8003946:	e002      	b.n	800394e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003956:	4b37      	ldr	r3, [pc, #220]	@ (8003a34 <HAL_ADC_Start_DMA+0x1d4>)
 8003958:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395e:	4a36      	ldr	r2, [pc, #216]	@ (8003a38 <HAL_ADC_Start_DMA+0x1d8>)
 8003960:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003966:	4a35      	ldr	r2, [pc, #212]	@ (8003a3c <HAL_ADC_Start_DMA+0x1dc>)
 8003968:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800396e:	4a34      	ldr	r2, [pc, #208]	@ (8003a40 <HAL_ADC_Start_DMA+0x1e0>)
 8003970:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800397a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685a      	ldr	r2, [r3, #4]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800398a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689a      	ldr	r2, [r3, #8]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800399a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	334c      	adds	r3, #76	@ 0x4c
 80039a6:	4619      	mov	r1, r3
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f000 fd34 	bl	8004418 <HAL_DMA_Start_IT>
 80039b0:	4603      	mov	r3, r0
 80039b2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f003 031f 	and.w	r3, r3, #31
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10f      	bne.n	80039e0 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d129      	bne.n	8003a22 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80039dc:	609a      	str	r2, [r3, #8]
 80039de:	e020      	b.n	8003a22 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a17      	ldr	r2, [pc, #92]	@ (8003a44 <HAL_ADC_Start_DMA+0x1e4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d11b      	bne.n	8003a22 <HAL_ADC_Start_DMA+0x1c2>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d114      	bne.n	8003a22 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689a      	ldr	r2, [r3, #8]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003a06:	609a      	str	r2, [r3, #8]
 8003a08:	e00b      	b.n	8003a22 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	f043 0210 	orr.w	r2, r3, #16
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1a:	f043 0201 	orr.w	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003a22:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3720      	adds	r7, #32
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	431bde83 	.word	0x431bde83
 8003a34:	40012300 	.word	0x40012300
 8003a38:	08003f81 	.word	0x08003f81
 8003a3c:	0800403b 	.word	0x0800403b
 8003a40:	08004057 	.word	0x08004057
 8003a44:	40012000 	.word	0x40012000

08003a48 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a50:	2300      	movs	r3, #0
 8003a52:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d101      	bne.n	8003a62 <HAL_ADC_Stop_DMA+0x1a>
 8003a5e:	2302      	movs	r3, #2
 8003a60:	e048      	b.n	8003af4 <HAL_ADC_Stop_DMA+0xac>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2201      	movs	r2, #1
 8003a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0201 	bic.w	r2, r2, #1
 8003a78:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d130      	bne.n	8003aea <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689a      	ldr	r2, [r3, #8]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a96:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d10f      	bne.n	8003ac6 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f000 fd0c 	bl	80044c8 <HAL_DMA_Abort>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d005      	beq.n	8003ac6 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003ad4:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003ade:	f023 0301 	bic.w	r3, r3, #1
 8003ae2:	f043 0201 	orr.w	r2, r3, #1
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b085      	sub	sp, #20
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_ADC_ConfigChannel+0x1c>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e113      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x244>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b09      	cmp	r3, #9
 8003b4e:	d925      	bls.n	8003b9c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68d9      	ldr	r1, [r3, #12]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4613      	mov	r3, r2
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	4413      	add	r3, r2
 8003b64:	3b1e      	subs	r3, #30
 8003b66:	2207      	movs	r2, #7
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	43da      	mvns	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	400a      	ands	r2, r1
 8003b74:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68d9      	ldr	r1, [r3, #12]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	4618      	mov	r0, r3
 8003b88:	4603      	mov	r3, r0
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	4403      	add	r3, r0
 8003b8e:	3b1e      	subs	r3, #30
 8003b90:	409a      	lsls	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	60da      	str	r2, [r3, #12]
 8003b9a:	e022      	b.n	8003be2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6919      	ldr	r1, [r3, #16]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4613      	mov	r3, r2
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	4413      	add	r3, r2
 8003bb0:	2207      	movs	r2, #7
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	43da      	mvns	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	400a      	ands	r2, r1
 8003bbe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6919      	ldr	r1, [r3, #16]
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	4403      	add	r3, r0
 8003bd8:	409a      	lsls	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	430a      	orrs	r2, r1
 8003be0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b06      	cmp	r3, #6
 8003be8:	d824      	bhi.n	8003c34 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	3b05      	subs	r3, #5
 8003bfc:	221f      	movs	r2, #31
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	43da      	mvns	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	400a      	ands	r2, r1
 8003c0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	4618      	mov	r0, r3
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	3b05      	subs	r3, #5
 8003c26:	fa00 f203 	lsl.w	r2, r0, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c32:	e04c      	b.n	8003cce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b0c      	cmp	r3, #12
 8003c3a:	d824      	bhi.n	8003c86 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	4613      	mov	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	4413      	add	r3, r2
 8003c4c:	3b23      	subs	r3, #35	@ 0x23
 8003c4e:	221f      	movs	r2, #31
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	43da      	mvns	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	400a      	ands	r2, r1
 8003c5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	3b23      	subs	r3, #35	@ 0x23
 8003c78:	fa00 f203 	lsl.w	r2, r0, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	430a      	orrs	r2, r1
 8003c82:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c84:	e023      	b.n	8003cce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	3b41      	subs	r3, #65	@ 0x41
 8003c98:	221f      	movs	r2, #31
 8003c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9e:	43da      	mvns	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	400a      	ands	r2, r1
 8003ca6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	4413      	add	r3, r2
 8003cc0:	3b41      	subs	r3, #65	@ 0x41
 8003cc2:	fa00 f203 	lsl.w	r2, r0, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cce:	4b29      	ldr	r3, [pc, #164]	@ (8003d74 <HAL_ADC_ConfigChannel+0x250>)
 8003cd0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a28      	ldr	r2, [pc, #160]	@ (8003d78 <HAL_ADC_ConfigChannel+0x254>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d10f      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x1d8>
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b12      	cmp	r3, #18
 8003ce2:	d10b      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a1d      	ldr	r2, [pc, #116]	@ (8003d78 <HAL_ADC_ConfigChannel+0x254>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d12b      	bne.n	8003d5e <HAL_ADC_ConfigChannel+0x23a>
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003d7c <HAL_ADC_ConfigChannel+0x258>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d003      	beq.n	8003d18 <HAL_ADC_ConfigChannel+0x1f4>
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2b11      	cmp	r3, #17
 8003d16:	d122      	bne.n	8003d5e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a11      	ldr	r2, [pc, #68]	@ (8003d7c <HAL_ADC_ConfigChannel+0x258>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d111      	bne.n	8003d5e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d3a:	4b11      	ldr	r3, [pc, #68]	@ (8003d80 <HAL_ADC_ConfigChannel+0x25c>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a11      	ldr	r2, [pc, #68]	@ (8003d84 <HAL_ADC_ConfigChannel+0x260>)
 8003d40:	fba2 2303 	umull	r2, r3, r2, r3
 8003d44:	0c9a      	lsrs	r2, r3, #18
 8003d46:	4613      	mov	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d50:	e002      	b.n	8003d58 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	3b01      	subs	r3, #1
 8003d56:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f9      	bne.n	8003d52 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3714      	adds	r7, #20
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	40012300 	.word	0x40012300
 8003d78:	40012000 	.word	0x40012000
 8003d7c:	10000012 	.word	0x10000012
 8003d80:	20000000 	.word	0x20000000
 8003d84:	431bde83 	.word	0x431bde83

08003d88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b085      	sub	sp, #20
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d90:	4b79      	ldr	r3, [pc, #484]	@ (8003f78 <ADC_Init+0x1f0>)
 8003d92:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	431a      	orrs	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685a      	ldr	r2, [r3, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003dbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6859      	ldr	r1, [r3, #4]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	021a      	lsls	r2, r3, #8
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003de0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6859      	ldr	r1, [r3, #4]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6899      	ldr	r1, [r3, #8]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	4a58      	ldr	r2, [pc, #352]	@ (8003f7c <ADC_Init+0x1f4>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d022      	beq.n	8003e66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6899      	ldr	r1, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	6899      	ldr	r1, [r3, #8]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	609a      	str	r2, [r3, #8]
 8003e64:	e00f      	b.n	8003e86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e84:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0202 	bic.w	r2, r2, #2
 8003e94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	6899      	ldr	r1, [r3, #8]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	7e1b      	ldrb	r3, [r3, #24]
 8003ea0:	005a      	lsls	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d01b      	beq.n	8003eec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ec2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003ed2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6859      	ldr	r1, [r3, #4]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	035a      	lsls	r2, r3, #13
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]
 8003eea:	e007      	b.n	8003efc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003efa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	051a      	lsls	r2, r3, #20
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003f30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6899      	ldr	r1, [r3, #8]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f3e:	025a      	lsls	r2, r3, #9
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	689a      	ldr	r2, [r3, #8]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6899      	ldr	r1, [r3, #8]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	029a      	lsls	r2, r3, #10
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	609a      	str	r2, [r3, #8]
}
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr
 8003f78:	40012300 	.word	0x40012300
 8003f7c:	0f000001 	.word	0x0f000001

08003f80 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f92:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d13c      	bne.n	8004014 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d12b      	bne.n	800400c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d127      	bne.n	800400c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d006      	beq.n	8003fd8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d119      	bne.n	800400c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 0220 	bic.w	r2, r2, #32
 8003fe6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d105      	bne.n	800400c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004004:	f043 0201 	orr.w	r2, r3, #1
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800400c:	68f8      	ldr	r0, [r7, #12]
 800400e:	f7fd f993 	bl	8001338 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004012:	e00e      	b.n	8004032 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004018:	f003 0310 	and.w	r3, r3, #16
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f7fd f999 	bl	8001358 <HAL_ADC_ErrorCallback>
}
 8004026:	e004      	b.n	8004032 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800402c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	4798      	blx	r3
}
 8004032:	bf00      	nop
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b084      	sub	sp, #16
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004046:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f7ff fd57 	bl	8003afc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800404e:	bf00      	nop
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004062:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2240      	movs	r2, #64	@ 0x40
 8004068:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800406e:	f043 0204 	orr.w	r2, r3, #4
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7fd f96e 	bl	8001358 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800407c:	bf00      	nop
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f003 0307 	and.w	r3, r3, #7
 80040a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040a8:	4b0c      	ldr	r3, [pc, #48]	@ (80040dc <__NVIC_SetPriorityGrouping+0x44>)
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040b4:	4013      	ands	r3, r2
 80040b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ca:	4a04      	ldr	r2, [pc, #16]	@ (80040dc <__NVIC_SetPriorityGrouping+0x44>)
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	60d3      	str	r3, [r2, #12]
}
 80040d0:	bf00      	nop
 80040d2:	3714      	adds	r7, #20
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	e000ed00 	.word	0xe000ed00

080040e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040e4:	4b04      	ldr	r3, [pc, #16]	@ (80040f8 <__NVIC_GetPriorityGrouping+0x18>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	0a1b      	lsrs	r3, r3, #8
 80040ea:	f003 0307 	and.w	r3, r3, #7
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	e000ed00 	.word	0xe000ed00

080040fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	4603      	mov	r3, r0
 8004104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410a:	2b00      	cmp	r3, #0
 800410c:	db0b      	blt.n	8004126 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800410e:	79fb      	ldrb	r3, [r7, #7]
 8004110:	f003 021f 	and.w	r2, r3, #31
 8004114:	4907      	ldr	r1, [pc, #28]	@ (8004134 <__NVIC_EnableIRQ+0x38>)
 8004116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411a:	095b      	lsrs	r3, r3, #5
 800411c:	2001      	movs	r0, #1
 800411e:	fa00 f202 	lsl.w	r2, r0, r2
 8004122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004126:	bf00      	nop
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	e000e100 	.word	0xe000e100

08004138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	4603      	mov	r3, r0
 8004140:	6039      	str	r1, [r7, #0]
 8004142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004148:	2b00      	cmp	r3, #0
 800414a:	db0a      	blt.n	8004162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	b2da      	uxtb	r2, r3
 8004150:	490c      	ldr	r1, [pc, #48]	@ (8004184 <__NVIC_SetPriority+0x4c>)
 8004152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004156:	0112      	lsls	r2, r2, #4
 8004158:	b2d2      	uxtb	r2, r2
 800415a:	440b      	add	r3, r1
 800415c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004160:	e00a      	b.n	8004178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	b2da      	uxtb	r2, r3
 8004166:	4908      	ldr	r1, [pc, #32]	@ (8004188 <__NVIC_SetPriority+0x50>)
 8004168:	79fb      	ldrb	r3, [r7, #7]
 800416a:	f003 030f 	and.w	r3, r3, #15
 800416e:	3b04      	subs	r3, #4
 8004170:	0112      	lsls	r2, r2, #4
 8004172:	b2d2      	uxtb	r2, r2
 8004174:	440b      	add	r3, r1
 8004176:	761a      	strb	r2, [r3, #24]
}
 8004178:	bf00      	nop
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr
 8004184:	e000e100 	.word	0xe000e100
 8004188:	e000ed00 	.word	0xe000ed00

0800418c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800418c:	b480      	push	{r7}
 800418e:	b089      	sub	sp, #36	@ 0x24
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	f1c3 0307 	rsb	r3, r3, #7
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	bf28      	it	cs
 80041aa:	2304      	movcs	r3, #4
 80041ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	3304      	adds	r3, #4
 80041b2:	2b06      	cmp	r3, #6
 80041b4:	d902      	bls.n	80041bc <NVIC_EncodePriority+0x30>
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	3b03      	subs	r3, #3
 80041ba:	e000      	b.n	80041be <NVIC_EncodePriority+0x32>
 80041bc:	2300      	movs	r3, #0
 80041be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041c0:	f04f 32ff 	mov.w	r2, #4294967295
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ca:	43da      	mvns	r2, r3
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	401a      	ands	r2, r3
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041d4:	f04f 31ff 	mov.w	r1, #4294967295
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	fa01 f303 	lsl.w	r3, r1, r3
 80041de:	43d9      	mvns	r1, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e4:	4313      	orrs	r3, r2
         );
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3724      	adds	r7, #36	@ 0x24
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
	...

080041f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	3b01      	subs	r3, #1
 8004200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004204:	d301      	bcc.n	800420a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004206:	2301      	movs	r3, #1
 8004208:	e00f      	b.n	800422a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800420a:	4a0a      	ldr	r2, [pc, #40]	@ (8004234 <SysTick_Config+0x40>)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3b01      	subs	r3, #1
 8004210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004212:	210f      	movs	r1, #15
 8004214:	f04f 30ff 	mov.w	r0, #4294967295
 8004218:	f7ff ff8e 	bl	8004138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800421c:	4b05      	ldr	r3, [pc, #20]	@ (8004234 <SysTick_Config+0x40>)
 800421e:	2200      	movs	r2, #0
 8004220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004222:	4b04      	ldr	r3, [pc, #16]	@ (8004234 <SysTick_Config+0x40>)
 8004224:	2207      	movs	r2, #7
 8004226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	e000e010 	.word	0xe000e010

08004238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ff29 	bl	8004098 <__NVIC_SetPriorityGrouping>
}
 8004246:	bf00      	nop
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800424e:	b580      	push	{r7, lr}
 8004250:	b086      	sub	sp, #24
 8004252:	af00      	add	r7, sp, #0
 8004254:	4603      	mov	r3, r0
 8004256:	60b9      	str	r1, [r7, #8]
 8004258:	607a      	str	r2, [r7, #4]
 800425a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800425c:	2300      	movs	r3, #0
 800425e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004260:	f7ff ff3e 	bl	80040e0 <__NVIC_GetPriorityGrouping>
 8004264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	68b9      	ldr	r1, [r7, #8]
 800426a:	6978      	ldr	r0, [r7, #20]
 800426c:	f7ff ff8e 	bl	800418c <NVIC_EncodePriority>
 8004270:	4602      	mov	r2, r0
 8004272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004276:	4611      	mov	r1, r2
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff ff5d 	bl	8004138 <__NVIC_SetPriority>
}
 800427e:	bf00      	nop
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b082      	sub	sp, #8
 800428a:	af00      	add	r7, sp, #0
 800428c:	4603      	mov	r3, r0
 800428e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004294:	4618      	mov	r0, r3
 8004296:	f7ff ff31 	bl	80040fc <__NVIC_EnableIRQ>
}
 800429a:	bf00      	nop
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b082      	sub	sp, #8
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f7ff ffa2 	bl	80041f4 <SysTick_Config>
 80042b0:	4603      	mov	r3, r0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b086      	sub	sp, #24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042c8:	f7ff f946 	bl	8003558 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e099      	b.n	800440c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0201 	bic.w	r2, r2, #1
 80042f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042f8:	e00f      	b.n	800431a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042fa:	f7ff f92d 	bl	8003558 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b05      	cmp	r3, #5
 8004306:	d908      	bls.n	800431a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2220      	movs	r2, #32
 800430c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2203      	movs	r2, #3
 8004312:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e078      	b.n	800440c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1e8      	bne.n	80042fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4b38      	ldr	r3, [pc, #224]	@ (8004414 <HAL_DMA_Init+0x158>)
 8004334:	4013      	ands	r3, r2
 8004336:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004346:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004352:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800435e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004370:	2b04      	cmp	r3, #4
 8004372:	d107      	bne.n	8004384 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437c:	4313      	orrs	r3, r2
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f023 0307 	bic.w	r3, r3, #7
 800439a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	d117      	bne.n	80043de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00e      	beq.n	80043de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 fadf 	bl	8004984 <DMA_CheckFifoParam>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2240      	movs	r2, #64	@ 0x40
 80043d0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80043da:	2301      	movs	r3, #1
 80043dc:	e016      	b.n	800440c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 fa96 	bl	8004918 <DMA_CalcBaseAndBitshift>
 80043ec:	4603      	mov	r3, r0
 80043ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f4:	223f      	movs	r2, #63	@ 0x3f
 80043f6:	409a      	lsls	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	f010803f 	.word	0xf010803f

08004418 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
 8004424:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004426:	2300      	movs	r3, #0
 8004428:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004436:	2b01      	cmp	r3, #1
 8004438:	d101      	bne.n	800443e <HAL_DMA_Start_IT+0x26>
 800443a:	2302      	movs	r3, #2
 800443c:	e040      	b.n	80044c0 <HAL_DMA_Start_IT+0xa8>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b01      	cmp	r3, #1
 8004450:	d12f      	bne.n	80044b2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2202      	movs	r2, #2
 8004456:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	68b9      	ldr	r1, [r7, #8]
 8004466:	68f8      	ldr	r0, [r7, #12]
 8004468:	f000 fa28 	bl	80048bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004470:	223f      	movs	r2, #63	@ 0x3f
 8004472:	409a      	lsls	r2, r3
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f042 0216 	orr.w	r2, r2, #22
 8004486:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448c:	2b00      	cmp	r3, #0
 800448e:	d007      	beq.n	80044a0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f042 0208 	orr.w	r2, r2, #8
 800449e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	e005      	b.n	80044be <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80044ba:	2302      	movs	r3, #2
 80044bc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80044be:	7dfb      	ldrb	r3, [r7, #23]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3718      	adds	r7, #24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80044d6:	f7ff f83f 	bl	8003558 <HAL_GetTick>
 80044da:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d008      	beq.n	80044fa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2280      	movs	r2, #128	@ 0x80
 80044ec:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e052      	b.n	80045a0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0216 	bic.w	r2, r2, #22
 8004508:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695a      	ldr	r2, [r3, #20]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004518:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451e:	2b00      	cmp	r3, #0
 8004520:	d103      	bne.n	800452a <HAL_DMA_Abort+0x62>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004526:	2b00      	cmp	r3, #0
 8004528:	d007      	beq.n	800453a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0208 	bic.w	r2, r2, #8
 8004538:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 0201 	bic.w	r2, r2, #1
 8004548:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800454a:	e013      	b.n	8004574 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800454c:	f7ff f804 	bl	8003558 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b05      	cmp	r3, #5
 8004558:	d90c      	bls.n	8004574 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2220      	movs	r2, #32
 800455e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2203      	movs	r2, #3
 8004564:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e015      	b.n	80045a0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1e4      	bne.n	800454c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004586:	223f      	movs	r2, #63	@ 0x3f
 8004588:	409a      	lsls	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045b4:	4b8e      	ldr	r3, [pc, #568]	@ (80047f0 <HAL_DMA_IRQHandler+0x248>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a8e      	ldr	r2, [pc, #568]	@ (80047f4 <HAL_DMA_IRQHandler+0x24c>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	0a9b      	lsrs	r3, r3, #10
 80045c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d2:	2208      	movs	r2, #8
 80045d4:	409a      	lsls	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4013      	ands	r3, r2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d01a      	beq.n	8004614 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d013      	beq.n	8004614 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0204 	bic.w	r2, r2, #4
 80045fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004600:	2208      	movs	r2, #8
 8004602:	409a      	lsls	r2, r3
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800460c:	f043 0201 	orr.w	r2, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004618:	2201      	movs	r2, #1
 800461a:	409a      	lsls	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4013      	ands	r3, r2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d012      	beq.n	800464a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004636:	2201      	movs	r2, #1
 8004638:	409a      	lsls	r2, r3
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004642:	f043 0202 	orr.w	r2, r3, #2
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800464e:	2204      	movs	r2, #4
 8004650:	409a      	lsls	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4013      	ands	r3, r2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d012      	beq.n	8004680 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00b      	beq.n	8004680 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466c:	2204      	movs	r2, #4
 800466e:	409a      	lsls	r2, r3
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	f043 0204 	orr.w	r2, r3, #4
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004684:	2210      	movs	r2, #16
 8004686:	409a      	lsls	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4013      	ands	r3, r2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d043      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0308 	and.w	r3, r3, #8
 800469a:	2b00      	cmp	r3, #0
 800469c:	d03c      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a2:	2210      	movs	r2, #16
 80046a4:	409a      	lsls	r2, r3
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d018      	beq.n	80046ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d108      	bne.n	80046d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d024      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	4798      	blx	r3
 80046d6:	e01f      	b.n	8004718 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d01b      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	4798      	blx	r3
 80046e8:	e016      	b.n	8004718 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d107      	bne.n	8004708 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0208 	bic.w	r2, r2, #8
 8004706:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471c:	2220      	movs	r2, #32
 800471e:	409a      	lsls	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4013      	ands	r3, r2
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 808f 	beq.w	8004848 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 8087 	beq.w	8004848 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473e:	2220      	movs	r2, #32
 8004740:	409a      	lsls	r2, r3
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b05      	cmp	r3, #5
 8004750:	d136      	bne.n	80047c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 0216 	bic.w	r2, r2, #22
 8004760:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695a      	ldr	r2, [r3, #20]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004770:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <HAL_DMA_IRQHandler+0x1da>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0208 	bic.w	r2, r2, #8
 8004790:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004796:	223f      	movs	r2, #63	@ 0x3f
 8004798:	409a      	lsls	r2, r3
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d07e      	beq.n	80048b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	4798      	blx	r3
        }
        return;
 80047be:	e079      	b.n	80048b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d01d      	beq.n	800480a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10d      	bne.n	80047f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d031      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	4798      	blx	r3
 80047ec:	e02c      	b.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
 80047ee:	bf00      	nop
 80047f0:	20000000 	.word	0x20000000
 80047f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d023      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	4798      	blx	r3
 8004808:	e01e      	b.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10f      	bne.n	8004838 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0210 	bic.w	r2, r2, #16
 8004826:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484c:	2b00      	cmp	r3, #0
 800484e:	d032      	beq.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	d022      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2205      	movs	r2, #5
 8004860:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0201 	bic.w	r2, r2, #1
 8004872:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	3301      	adds	r3, #1
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	429a      	cmp	r2, r3
 800487e:	d307      	bcc.n	8004890 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f2      	bne.n	8004874 <HAL_DMA_IRQHandler+0x2cc>
 800488e:	e000      	b.n	8004892 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004890:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	4798      	blx	r3
 80048b2:	e000      	b.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80048b4:	bf00      	nop
    }
  }
}
 80048b6:	3718      	adds	r7, #24
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
 80048c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80048d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	683a      	ldr	r2, [r7, #0]
 80048e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2b40      	cmp	r3, #64	@ 0x40
 80048e8:	d108      	bne.n	80048fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048fa:	e007      	b.n	800490c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	60da      	str	r2, [r3, #12]
}
 800490c:	bf00      	nop
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	b2db      	uxtb	r3, r3
 8004926:	3b10      	subs	r3, #16
 8004928:	4a14      	ldr	r2, [pc, #80]	@ (800497c <DMA_CalcBaseAndBitshift+0x64>)
 800492a:	fba2 2303 	umull	r2, r3, r2, r3
 800492e:	091b      	lsrs	r3, r3, #4
 8004930:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004932:	4a13      	ldr	r2, [pc, #76]	@ (8004980 <DMA_CalcBaseAndBitshift+0x68>)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	4413      	add	r3, r2
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	461a      	mov	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2b03      	cmp	r3, #3
 8004944:	d909      	bls.n	800495a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800494e:	f023 0303 	bic.w	r3, r3, #3
 8004952:	1d1a      	adds	r2, r3, #4
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	659a      	str	r2, [r3, #88]	@ 0x58
 8004958:	e007      	b.n	800496a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004962:	f023 0303 	bic.w	r3, r3, #3
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800496e:	4618      	mov	r0, r3
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	aaaaaaab 	.word	0xaaaaaaab
 8004980:	0800a334 	.word	0x0800a334

08004984 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800498c:	2300      	movs	r3, #0
 800498e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004994:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d11f      	bne.n	80049de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d856      	bhi.n	8004a52 <DMA_CheckFifoParam+0xce>
 80049a4:	a201      	add	r2, pc, #4	@ (adr r2, 80049ac <DMA_CheckFifoParam+0x28>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049bd 	.word	0x080049bd
 80049b0:	080049cf 	.word	0x080049cf
 80049b4:	080049bd 	.word	0x080049bd
 80049b8:	08004a53 	.word	0x08004a53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d046      	beq.n	8004a56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049cc:	e043      	b.n	8004a56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80049d6:	d140      	bne.n	8004a5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049dc:	e03d      	b.n	8004a5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049e6:	d121      	bne.n	8004a2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d837      	bhi.n	8004a5e <DMA_CheckFifoParam+0xda>
 80049ee:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <DMA_CheckFifoParam+0x70>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a05 	.word	0x08004a05
 80049f8:	08004a0b 	.word	0x08004a0b
 80049fc:	08004a05 	.word	0x08004a05
 8004a00:	08004a1d 	.word	0x08004a1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	73fb      	strb	r3, [r7, #15]
      break;
 8004a08:	e030      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d025      	beq.n	8004a62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1a:	e022      	b.n	8004a62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a20:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a24:	d11f      	bne.n	8004a66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a2a:	e01c      	b.n	8004a66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d903      	bls.n	8004a3a <DMA_CheckFifoParam+0xb6>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d003      	beq.n	8004a40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a38:	e018      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	73fb      	strb	r3, [r7, #15]
      break;
 8004a3e:	e015      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00e      	beq.n	8004a6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a50:	e00b      	b.n	8004a6a <DMA_CheckFifoParam+0xe6>
      break;
 8004a52:	bf00      	nop
 8004a54:	e00a      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a56:	bf00      	nop
 8004a58:	e008      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a5a:	bf00      	nop
 8004a5c:	e006      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a5e:	bf00      	nop
 8004a60:	e004      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a62:	bf00      	nop
 8004a64:	e002      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;   
 8004a66:	bf00      	nop
 8004a68:	e000      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a6a:	bf00      	nop
    }
  } 
  
  return status; 
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop

08004a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b089      	sub	sp, #36	@ 0x24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a92:	2300      	movs	r3, #0
 8004a94:	61fb      	str	r3, [r7, #28]
 8004a96:	e159      	b.n	8004d4c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a98:	2201      	movs	r2, #1
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	f040 8148 	bne.w	8004d46 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d005      	beq.n	8004ace <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d130      	bne.n	8004b30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	2203      	movs	r2, #3
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	43db      	mvns	r3, r3
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	fa02 f303 	lsl.w	r3, r2, r3
 8004af2:	69ba      	ldr	r2, [r7, #24]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b04:	2201      	movs	r2, #1
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	43db      	mvns	r3, r3
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	4013      	ands	r3, r2
 8004b12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	091b      	lsrs	r3, r3, #4
 8004b1a:	f003 0201 	and.w	r2, r3, #1
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	fa02 f303 	lsl.w	r3, r2, r3
 8004b24:	69ba      	ldr	r2, [r7, #24]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f003 0303 	and.w	r3, r3, #3
 8004b38:	2b03      	cmp	r3, #3
 8004b3a:	d017      	beq.n	8004b6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	2203      	movs	r2, #3
 8004b48:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4c:	43db      	mvns	r3, r3
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	4013      	ands	r3, r2
 8004b52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f003 0303 	and.w	r3, r3, #3
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d123      	bne.n	8004bc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	08da      	lsrs	r2, r3, #3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	3208      	adds	r2, #8
 8004b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	f003 0307 	and.w	r3, r3, #7
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	220f      	movs	r2, #15
 8004b90:	fa02 f303 	lsl.w	r3, r2, r3
 8004b94:	43db      	mvns	r3, r3
 8004b96:	69ba      	ldr	r2, [r7, #24]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	08da      	lsrs	r2, r3, #3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	3208      	adds	r2, #8
 8004bba:	69b9      	ldr	r1, [r7, #24]
 8004bbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	2203      	movs	r2, #3
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	43db      	mvns	r3, r3
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f003 0203 	and.w	r2, r3, #3
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	fa02 f303 	lsl.w	r3, r2, r3
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 80a2 	beq.w	8004d46 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	60fb      	str	r3, [r7, #12]
 8004c06:	4b57      	ldr	r3, [pc, #348]	@ (8004d64 <HAL_GPIO_Init+0x2e8>)
 8004c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0a:	4a56      	ldr	r2, [pc, #344]	@ (8004d64 <HAL_GPIO_Init+0x2e8>)
 8004c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c12:	4b54      	ldr	r3, [pc, #336]	@ (8004d64 <HAL_GPIO_Init+0x2e8>)
 8004c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c1e:	4a52      	ldr	r2, [pc, #328]	@ (8004d68 <HAL_GPIO_Init+0x2ec>)
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	089b      	lsrs	r3, r3, #2
 8004c24:	3302      	adds	r3, #2
 8004c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	220f      	movs	r2, #15
 8004c36:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3a:	43db      	mvns	r3, r3
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4013      	ands	r3, r2
 8004c40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a49      	ldr	r2, [pc, #292]	@ (8004d6c <HAL_GPIO_Init+0x2f0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d019      	beq.n	8004c7e <HAL_GPIO_Init+0x202>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a48      	ldr	r2, [pc, #288]	@ (8004d70 <HAL_GPIO_Init+0x2f4>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d013      	beq.n	8004c7a <HAL_GPIO_Init+0x1fe>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a47      	ldr	r2, [pc, #284]	@ (8004d74 <HAL_GPIO_Init+0x2f8>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d00d      	beq.n	8004c76 <HAL_GPIO_Init+0x1fa>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a46      	ldr	r2, [pc, #280]	@ (8004d78 <HAL_GPIO_Init+0x2fc>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d007      	beq.n	8004c72 <HAL_GPIO_Init+0x1f6>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a45      	ldr	r2, [pc, #276]	@ (8004d7c <HAL_GPIO_Init+0x300>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d101      	bne.n	8004c6e <HAL_GPIO_Init+0x1f2>
 8004c6a:	2304      	movs	r3, #4
 8004c6c:	e008      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c6e:	2307      	movs	r3, #7
 8004c70:	e006      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c72:	2303      	movs	r3, #3
 8004c74:	e004      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c76:	2302      	movs	r3, #2
 8004c78:	e002      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e000      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c7e:	2300      	movs	r3, #0
 8004c80:	69fa      	ldr	r2, [r7, #28]
 8004c82:	f002 0203 	and.w	r2, r2, #3
 8004c86:	0092      	lsls	r2, r2, #2
 8004c88:	4093      	lsls	r3, r2
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c90:	4935      	ldr	r1, [pc, #212]	@ (8004d68 <HAL_GPIO_Init+0x2ec>)
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	089b      	lsrs	r3, r3, #2
 8004c96:	3302      	adds	r3, #2
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c9e:	4b38      	ldr	r3, [pc, #224]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	43db      	mvns	r3, r3
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	4013      	ands	r3, r2
 8004cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004cc2:	4a2f      	ldr	r2, [pc, #188]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cc8:	4b2d      	ldr	r3, [pc, #180]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004ce4:	69ba      	ldr	r2, [r7, #24]
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004cec:	4a24      	ldr	r2, [pc, #144]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004cf2:	4b23      	ldr	r3, [pc, #140]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	43db      	mvns	r3, r3
 8004cfc:	69ba      	ldr	r2, [r7, #24]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d16:	4a1a      	ldr	r2, [pc, #104]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d1c:	4b18      	ldr	r3, [pc, #96]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	43db      	mvns	r3, r3
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4013      	ands	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d40:	4a0f      	ldr	r2, [pc, #60]	@ (8004d80 <HAL_GPIO_Init+0x304>)
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	3301      	adds	r3, #1
 8004d4a:	61fb      	str	r3, [r7, #28]
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	2b0f      	cmp	r3, #15
 8004d50:	f67f aea2 	bls.w	8004a98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d54:	bf00      	nop
 8004d56:	bf00      	nop
 8004d58:	3724      	adds	r7, #36	@ 0x24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	40023800 	.word	0x40023800
 8004d68:	40013800 	.word	0x40013800
 8004d6c:	40020000 	.word	0x40020000
 8004d70:	40020400 	.word	0x40020400
 8004d74:	40020800 	.word	0x40020800
 8004d78:	40020c00 	.word	0x40020c00
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	40013c00 	.word	0x40013c00

08004d84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	807b      	strh	r3, [r7, #2]
 8004d90:	4613      	mov	r3, r2
 8004d92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d94:	787b      	ldrb	r3, [r7, #1]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d003      	beq.n	8004da2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d9a:	887a      	ldrh	r2, [r7, #2]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004da0:	e003      	b.n	8004daa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004da2:	887b      	ldrh	r3, [r7, #2]
 8004da4:	041a      	lsls	r2, r3, #16
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	619a      	str	r2, [r3, #24]
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
	...

08004db8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e12b      	b.n	8005022 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d106      	bne.n	8004de4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7fc fa62 	bl	80012a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2224      	movs	r2, #36	@ 0x24
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 0201 	bic.w	r2, r2, #1
 8004dfa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e1c:	f001 f89a 	bl	8005f54 <HAL_RCC_GetPCLK1Freq>
 8004e20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	4a81      	ldr	r2, [pc, #516]	@ (800502c <HAL_I2C_Init+0x274>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d807      	bhi.n	8004e3c <HAL_I2C_Init+0x84>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	4a80      	ldr	r2, [pc, #512]	@ (8005030 <HAL_I2C_Init+0x278>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	bf94      	ite	ls
 8004e34:	2301      	movls	r3, #1
 8004e36:	2300      	movhi	r3, #0
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	e006      	b.n	8004e4a <HAL_I2C_Init+0x92>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4a7d      	ldr	r2, [pc, #500]	@ (8005034 <HAL_I2C_Init+0x27c>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	bf94      	ite	ls
 8004e44:	2301      	movls	r3, #1
 8004e46:	2300      	movhi	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e0e7      	b.n	8005022 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	4a78      	ldr	r2, [pc, #480]	@ (8005038 <HAL_I2C_Init+0x280>)
 8004e56:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5a:	0c9b      	lsrs	r3, r3, #18
 8004e5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	4a6a      	ldr	r2, [pc, #424]	@ (800502c <HAL_I2C_Init+0x274>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d802      	bhi.n	8004e8c <HAL_I2C_Init+0xd4>
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	e009      	b.n	8004ea0 <HAL_I2C_Init+0xe8>
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
 8004e96:	4a69      	ldr	r2, [pc, #420]	@ (800503c <HAL_I2C_Init+0x284>)
 8004e98:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9c:	099b      	lsrs	r3, r3, #6
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6812      	ldr	r2, [r2, #0]
 8004ea4:	430b      	orrs	r3, r1
 8004ea6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	69db      	ldr	r3, [r3, #28]
 8004eae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004eb2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	495c      	ldr	r1, [pc, #368]	@ (800502c <HAL_I2C_Init+0x274>)
 8004ebc:	428b      	cmp	r3, r1
 8004ebe:	d819      	bhi.n	8004ef4 <HAL_I2C_Init+0x13c>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1e59      	subs	r1, r3, #1
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	005b      	lsls	r3, r3, #1
 8004eca:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ece:	1c59      	adds	r1, r3, #1
 8004ed0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004ed4:	400b      	ands	r3, r1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00a      	beq.n	8004ef0 <HAL_I2C_Init+0x138>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	1e59      	subs	r1, r3, #1
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	005b      	lsls	r3, r3, #1
 8004ee4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ee8:	3301      	adds	r3, #1
 8004eea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eee:	e051      	b.n	8004f94 <HAL_I2C_Init+0x1dc>
 8004ef0:	2304      	movs	r3, #4
 8004ef2:	e04f      	b.n	8004f94 <HAL_I2C_Init+0x1dc>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d111      	bne.n	8004f20 <HAL_I2C_Init+0x168>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	1e58      	subs	r0, r3, #1
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6859      	ldr	r1, [r3, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	005b      	lsls	r3, r3, #1
 8004f08:	440b      	add	r3, r1
 8004f0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f0e:	3301      	adds	r3, #1
 8004f10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	e012      	b.n	8004f46 <HAL_I2C_Init+0x18e>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	1e58      	subs	r0, r3, #1
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6859      	ldr	r1, [r3, #4]
 8004f28:	460b      	mov	r3, r1
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	440b      	add	r3, r1
 8004f2e:	0099      	lsls	r1, r3, #2
 8004f30:	440b      	add	r3, r1
 8004f32:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f36:	3301      	adds	r3, #1
 8004f38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	bf0c      	ite	eq
 8004f40:	2301      	moveq	r3, #1
 8004f42:	2300      	movne	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d001      	beq.n	8004f4e <HAL_I2C_Init+0x196>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e022      	b.n	8004f94 <HAL_I2C_Init+0x1dc>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10e      	bne.n	8004f74 <HAL_I2C_Init+0x1bc>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	1e58      	subs	r0, r3, #1
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6859      	ldr	r1, [r3, #4]
 8004f5e:	460b      	mov	r3, r1
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	440b      	add	r3, r1
 8004f64:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f68:	3301      	adds	r3, #1
 8004f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f72:	e00f      	b.n	8004f94 <HAL_I2C_Init+0x1dc>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	1e58      	subs	r0, r3, #1
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6859      	ldr	r1, [r3, #4]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	440b      	add	r3, r1
 8004f82:	0099      	lsls	r1, r3, #2
 8004f84:	440b      	add	r3, r1
 8004f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	6809      	ldr	r1, [r1, #0]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	69da      	ldr	r2, [r3, #28]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a1b      	ldr	r3, [r3, #32]
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004fc2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6911      	ldr	r1, [r2, #16]
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	68d2      	ldr	r2, [r2, #12]
 8004fce:	4311      	orrs	r1, r2
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	6812      	ldr	r2, [r2, #0]
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	695a      	ldr	r2, [r3, #20]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	431a      	orrs	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	000186a0 	.word	0x000186a0
 8005030:	001e847f 	.word	0x001e847f
 8005034:	003d08ff 	.word	0x003d08ff
 8005038:	431bde83 	.word	0x431bde83
 800503c:	10624dd3 	.word	0x10624dd3

08005040 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b088      	sub	sp, #32
 8005044:	af02      	add	r7, sp, #8
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	607a      	str	r2, [r7, #4]
 800504a:	461a      	mov	r2, r3
 800504c:	460b      	mov	r3, r1
 800504e:	817b      	strh	r3, [r7, #10]
 8005050:	4613      	mov	r3, r2
 8005052:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005054:	f7fe fa80 	bl	8003558 <HAL_GetTick>
 8005058:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b20      	cmp	r3, #32
 8005064:	f040 80e0 	bne.w	8005228 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	2319      	movs	r3, #25
 800506e:	2201      	movs	r2, #1
 8005070:	4970      	ldr	r1, [pc, #448]	@ (8005234 <HAL_I2C_Master_Transmit+0x1f4>)
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 f964 	bl	8005340 <I2C_WaitOnFlagUntilTimeout>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800507e:	2302      	movs	r3, #2
 8005080:	e0d3      	b.n	800522a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005088:	2b01      	cmp	r3, #1
 800508a:	d101      	bne.n	8005090 <HAL_I2C_Master_Transmit+0x50>
 800508c:	2302      	movs	r3, #2
 800508e:	e0cc      	b.n	800522a <HAL_I2C_Master_Transmit+0x1ea>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d007      	beq.n	80050b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f042 0201 	orr.w	r2, r2, #1
 80050b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2221      	movs	r2, #33	@ 0x21
 80050ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2210      	movs	r2, #16
 80050d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	893a      	ldrh	r2, [r7, #8]
 80050e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	4a50      	ldr	r2, [pc, #320]	@ (8005238 <HAL_I2C_Master_Transmit+0x1f8>)
 80050f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80050f8:	8979      	ldrh	r1, [r7, #10]
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	6a3a      	ldr	r2, [r7, #32]
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f89c 	bl	800523c <I2C_MasterRequestWrite>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d001      	beq.n	800510e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e08d      	b.n	800522a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800510e:	2300      	movs	r3, #0
 8005110:	613b      	str	r3, [r7, #16]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	613b      	str	r3, [r7, #16]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	613b      	str	r3, [r7, #16]
 8005122:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005124:	e066      	b.n	80051f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005126:	697a      	ldr	r2, [r7, #20]
 8005128:	6a39      	ldr	r1, [r7, #32]
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f000 fa22 	bl	8005574 <I2C_WaitOnTXEFlagUntilTimeout>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00d      	beq.n	8005152 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800513a:	2b04      	cmp	r3, #4
 800513c:	d107      	bne.n	800514e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800514c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e06b      	b.n	800522a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	781a      	ldrb	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005162:	1c5a      	adds	r2, r3, #1
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	2b04      	cmp	r3, #4
 800518e:	d11b      	bne.n	80051c8 <HAL_I2C_Master_Transmit+0x188>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005194:	2b00      	cmp	r3, #0
 8005196:	d017      	beq.n	80051c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519c:	781a      	ldrb	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a8:	1c5a      	adds	r2, r3, #1
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	3b01      	subs	r3, #1
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c0:	3b01      	subs	r3, #1
 80051c2:	b29a      	uxth	r2, r3
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	6a39      	ldr	r1, [r7, #32]
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 fa19 	bl	8005604 <I2C_WaitOnBTFFlagUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00d      	beq.n	80051f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d107      	bne.n	80051f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e01a      	b.n	800522a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d194      	bne.n	8005126 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800520a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2220      	movs	r2, #32
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005224:	2300      	movs	r3, #0
 8005226:	e000      	b.n	800522a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005228:	2302      	movs	r3, #2
  }
}
 800522a:	4618      	mov	r0, r3
 800522c:	3718      	adds	r7, #24
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	00100002 	.word	0x00100002
 8005238:	ffff0000 	.word	0xffff0000

0800523c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b088      	sub	sp, #32
 8005240:	af02      	add	r7, sp, #8
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	607a      	str	r2, [r7, #4]
 8005246:	603b      	str	r3, [r7, #0]
 8005248:	460b      	mov	r3, r1
 800524a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2b08      	cmp	r3, #8
 8005256:	d006      	beq.n	8005266 <I2C_MasterRequestWrite+0x2a>
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d003      	beq.n	8005266 <I2C_MasterRequestWrite+0x2a>
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005264:	d108      	bne.n	8005278 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	e00b      	b.n	8005290 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527c:	2b12      	cmp	r3, #18
 800527e:	d107      	bne.n	8005290 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800528e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	9300      	str	r3, [sp, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f000 f84f 	bl	8005340 <I2C_WaitOnFlagUntilTimeout>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00d      	beq.n	80052c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052b6:	d103      	bne.n	80052c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e035      	b.n	8005330 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052cc:	d108      	bne.n	80052e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052ce:	897b      	ldrh	r3, [r7, #10]
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	461a      	mov	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80052dc:	611a      	str	r2, [r3, #16]
 80052de:	e01b      	b.n	8005318 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80052e0:	897b      	ldrh	r3, [r7, #10]
 80052e2:	11db      	asrs	r3, r3, #7
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	f003 0306 	and.w	r3, r3, #6
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	f063 030f 	orn	r3, r3, #15
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	490e      	ldr	r1, [pc, #56]	@ (8005338 <I2C_MasterRequestWrite+0xfc>)
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 f898 	bl	8005434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e010      	b.n	8005330 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800530e:	897b      	ldrh	r3, [r7, #10]
 8005310:	b2da      	uxtb	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	4907      	ldr	r1, [pc, #28]	@ (800533c <I2C_MasterRequestWrite+0x100>)
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	f000 f888 	bl	8005434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3718      	adds	r7, #24
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	00010008 	.word	0x00010008
 800533c:	00010002 	.word	0x00010002

08005340 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	603b      	str	r3, [r7, #0]
 800534c:	4613      	mov	r3, r2
 800534e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005350:	e048      	b.n	80053e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005358:	d044      	beq.n	80053e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800535a:	f7fe f8fd 	bl	8003558 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	429a      	cmp	r2, r3
 8005368:	d302      	bcc.n	8005370 <I2C_WaitOnFlagUntilTimeout+0x30>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d139      	bne.n	80053e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	0c1b      	lsrs	r3, r3, #16
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b01      	cmp	r3, #1
 8005378:	d10d      	bne.n	8005396 <I2C_WaitOnFlagUntilTimeout+0x56>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	43da      	mvns	r2, r3
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	4013      	ands	r3, r2
 8005386:	b29b      	uxth	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	bf0c      	ite	eq
 800538c:	2301      	moveq	r3, #1
 800538e:	2300      	movne	r3, #0
 8005390:	b2db      	uxtb	r3, r3
 8005392:	461a      	mov	r2, r3
 8005394:	e00c      	b.n	80053b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	43da      	mvns	r2, r3
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	4013      	ands	r3, r2
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	bf0c      	ite	eq
 80053a8:	2301      	moveq	r3, #1
 80053aa:	2300      	movne	r3, #0
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	461a      	mov	r2, r3
 80053b0:	79fb      	ldrb	r3, [r7, #7]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d116      	bne.n	80053e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d0:	f043 0220 	orr.w	r2, r3, #32
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e023      	b.n	800542c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	0c1b      	lsrs	r3, r3, #16
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d10d      	bne.n	800540a <I2C_WaitOnFlagUntilTimeout+0xca>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	43da      	mvns	r2, r3
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	4013      	ands	r3, r2
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	bf0c      	ite	eq
 8005400:	2301      	moveq	r3, #1
 8005402:	2300      	movne	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	e00c      	b.n	8005424 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	43da      	mvns	r2, r3
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	4013      	ands	r3, r2
 8005416:	b29b      	uxth	r3, r3
 8005418:	2b00      	cmp	r3, #0
 800541a:	bf0c      	ite	eq
 800541c:	2301      	moveq	r3, #1
 800541e:	2300      	movne	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	461a      	mov	r2, r3
 8005424:	79fb      	ldrb	r3, [r7, #7]
 8005426:	429a      	cmp	r2, r3
 8005428:	d093      	beq.n	8005352 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
 8005440:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005442:	e071      	b.n	8005528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800544e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005452:	d123      	bne.n	800549c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005462:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800546c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005488:	f043 0204 	orr.w	r2, r3, #4
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e067      	b.n	800556c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a2:	d041      	beq.n	8005528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054a4:	f7fe f858 	bl	8003558 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d302      	bcc.n	80054ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d136      	bne.n	8005528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	0c1b      	lsrs	r3, r3, #16
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d10c      	bne.n	80054de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	43da      	mvns	r2, r3
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	4013      	ands	r3, r2
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	bf14      	ite	ne
 80054d6:	2301      	movne	r3, #1
 80054d8:	2300      	moveq	r3, #0
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	e00b      	b.n	80054f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	43da      	mvns	r2, r3
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	4013      	ands	r3, r2
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	bf14      	ite	ne
 80054f0:	2301      	movne	r3, #1
 80054f2:	2300      	moveq	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d016      	beq.n	8005528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005514:	f043 0220 	orr.w	r2, r3, #32
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e021      	b.n	800556c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	0c1b      	lsrs	r3, r3, #16
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b01      	cmp	r3, #1
 8005530:	d10c      	bne.n	800554c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	695b      	ldr	r3, [r3, #20]
 8005538:	43da      	mvns	r2, r3
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	4013      	ands	r3, r2
 800553e:	b29b      	uxth	r3, r3
 8005540:	2b00      	cmp	r3, #0
 8005542:	bf14      	ite	ne
 8005544:	2301      	movne	r3, #1
 8005546:	2300      	moveq	r3, #0
 8005548:	b2db      	uxtb	r3, r3
 800554a:	e00b      	b.n	8005564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	43da      	mvns	r2, r3
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	4013      	ands	r3, r2
 8005558:	b29b      	uxth	r3, r3
 800555a:	2b00      	cmp	r3, #0
 800555c:	bf14      	ite	ne
 800555e:	2301      	movne	r3, #1
 8005560:	2300      	moveq	r3, #0
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	f47f af6d 	bne.w	8005444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005580:	e034      	b.n	80055ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f000 f886 	bl	8005694 <I2C_IsAcknowledgeFailed>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e034      	b.n	80055fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005598:	d028      	beq.n	80055ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800559a:	f7fd ffdd 	bl	8003558 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d302      	bcc.n	80055b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d11d      	bne.n	80055ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ba:	2b80      	cmp	r3, #128	@ 0x80
 80055bc:	d016      	beq.n	80055ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d8:	f043 0220 	orr.w	r2, r3, #32
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e007      	b.n	80055fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f6:	2b80      	cmp	r3, #128	@ 0x80
 80055f8:	d1c3      	bne.n	8005582 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3710      	adds	r7, #16
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005610:	e034      	b.n	800567c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005612:	68f8      	ldr	r0, [r7, #12]
 8005614:	f000 f83e 	bl	8005694 <I2C_IsAcknowledgeFailed>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e034      	b.n	800568c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005628:	d028      	beq.n	800567c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800562a:	f7fd ff95 	bl	8003558 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	429a      	cmp	r2, r3
 8005638:	d302      	bcc.n	8005640 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d11d      	bne.n	800567c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b04      	cmp	r3, #4
 800564c:	d016      	beq.n	800567c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2220      	movs	r2, #32
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005668:	f043 0220 	orr.w	r2, r3, #32
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e007      	b.n	800568c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	f003 0304 	and.w	r3, r3, #4
 8005686:	2b04      	cmp	r3, #4
 8005688:	d1c3      	bne.n	8005612 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3710      	adds	r7, #16
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056aa:	d11b      	bne.n	80056e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d0:	f043 0204 	orr.w	r2, r3, #4
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e000      	b.n	80056e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
	...

080056f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e267      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	2b00      	cmp	r3, #0
 8005710:	d075      	beq.n	80057fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005712:	4b88      	ldr	r3, [pc, #544]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 030c 	and.w	r3, r3, #12
 800571a:	2b04      	cmp	r3, #4
 800571c:	d00c      	beq.n	8005738 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800571e:	4b85      	ldr	r3, [pc, #532]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005726:	2b08      	cmp	r3, #8
 8005728:	d112      	bne.n	8005750 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800572a:	4b82      	ldr	r3, [pc, #520]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005732:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005736:	d10b      	bne.n	8005750 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005738:	4b7e      	ldr	r3, [pc, #504]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d05b      	beq.n	80057fc <HAL_RCC_OscConfig+0x108>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d157      	bne.n	80057fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e242      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005758:	d106      	bne.n	8005768 <HAL_RCC_OscConfig+0x74>
 800575a:	4b76      	ldr	r3, [pc, #472]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a75      	ldr	r2, [pc, #468]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	e01d      	b.n	80057a4 <HAL_RCC_OscConfig+0xb0>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005770:	d10c      	bne.n	800578c <HAL_RCC_OscConfig+0x98>
 8005772:	4b70      	ldr	r3, [pc, #448]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a6f      	ldr	r2, [pc, #444]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005778:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	4b6d      	ldr	r3, [pc, #436]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a6c      	ldr	r2, [pc, #432]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005788:	6013      	str	r3, [r2, #0]
 800578a:	e00b      	b.n	80057a4 <HAL_RCC_OscConfig+0xb0>
 800578c:	4b69      	ldr	r3, [pc, #420]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a68      	ldr	r2, [pc, #416]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	4b66      	ldr	r3, [pc, #408]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a65      	ldr	r2, [pc, #404]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 800579e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d013      	beq.n	80057d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ac:	f7fd fed4 	bl	8003558 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057b4:	f7fd fed0 	bl	8003558 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b64      	cmp	r3, #100	@ 0x64
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e207      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057c6:	4b5b      	ldr	r3, [pc, #364]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0f0      	beq.n	80057b4 <HAL_RCC_OscConfig+0xc0>
 80057d2:	e014      	b.n	80057fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057d4:	f7fd fec0 	bl	8003558 <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057dc:	f7fd febc 	bl	8003558 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b64      	cmp	r3, #100	@ 0x64
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e1f3      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ee:	4b51      	ldr	r3, [pc, #324]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f0      	bne.n	80057dc <HAL_RCC_OscConfig+0xe8>
 80057fa:	e000      	b.n	80057fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0302 	and.w	r3, r3, #2
 8005806:	2b00      	cmp	r3, #0
 8005808:	d063      	beq.n	80058d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800580a:	4b4a      	ldr	r3, [pc, #296]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 030c 	and.w	r3, r3, #12
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00b      	beq.n	800582e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005816:	4b47      	ldr	r3, [pc, #284]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800581e:	2b08      	cmp	r3, #8
 8005820:	d11c      	bne.n	800585c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005822:	4b44      	ldr	r3, [pc, #272]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d116      	bne.n	800585c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800582e:	4b41      	ldr	r3, [pc, #260]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d005      	beq.n	8005846 <HAL_RCC_OscConfig+0x152>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d001      	beq.n	8005846 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e1c7      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005846:	4b3b      	ldr	r3, [pc, #236]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	4937      	ldr	r1, [pc, #220]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005856:	4313      	orrs	r3, r2
 8005858:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800585a:	e03a      	b.n	80058d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d020      	beq.n	80058a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005864:	4b34      	ldr	r3, [pc, #208]	@ (8005938 <HAL_RCC_OscConfig+0x244>)
 8005866:	2201      	movs	r2, #1
 8005868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586a:	f7fd fe75 	bl	8003558 <HAL_GetTick>
 800586e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005872:	f7fd fe71 	bl	8003558 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e1a8      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005884:	4b2b      	ldr	r3, [pc, #172]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d0f0      	beq.n	8005872 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005890:	4b28      	ldr	r3, [pc, #160]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	00db      	lsls	r3, r3, #3
 800589e:	4925      	ldr	r1, [pc, #148]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	600b      	str	r3, [r1, #0]
 80058a4:	e015      	b.n	80058d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058a6:	4b24      	ldr	r3, [pc, #144]	@ (8005938 <HAL_RCC_OscConfig+0x244>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ac:	f7fd fe54 	bl	8003558 <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058b4:	f7fd fe50 	bl	8003558 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e187      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1f0      	bne.n	80058b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d036      	beq.n	800594c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d016      	beq.n	8005914 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058e6:	4b15      	ldr	r3, [pc, #84]	@ (800593c <HAL_RCC_OscConfig+0x248>)
 80058e8:	2201      	movs	r2, #1
 80058ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ec:	f7fd fe34 	bl	8003558 <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058f4:	f7fd fe30 	bl	8003558 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e167      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005906:	4b0b      	ldr	r3, [pc, #44]	@ (8005934 <HAL_RCC_OscConfig+0x240>)
 8005908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d0f0      	beq.n	80058f4 <HAL_RCC_OscConfig+0x200>
 8005912:	e01b      	b.n	800594c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005914:	4b09      	ldr	r3, [pc, #36]	@ (800593c <HAL_RCC_OscConfig+0x248>)
 8005916:	2200      	movs	r2, #0
 8005918:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800591a:	f7fd fe1d 	bl	8003558 <HAL_GetTick>
 800591e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005920:	e00e      	b.n	8005940 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005922:	f7fd fe19 	bl	8003558 <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d907      	bls.n	8005940 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e150      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
 8005934:	40023800 	.word	0x40023800
 8005938:	42470000 	.word	0x42470000
 800593c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005940:	4b88      	ldr	r3, [pc, #544]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005942:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005944:	f003 0302 	and.w	r3, r3, #2
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1ea      	bne.n	8005922 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0304 	and.w	r3, r3, #4
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 8097 	beq.w	8005a88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800595a:	2300      	movs	r3, #0
 800595c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800595e:	4b81      	ldr	r3, [pc, #516]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10f      	bne.n	800598a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800596a:	2300      	movs	r3, #0
 800596c:	60bb      	str	r3, [r7, #8]
 800596e:	4b7d      	ldr	r3, [pc, #500]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005972:	4a7c      	ldr	r2, [pc, #496]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005978:	6413      	str	r3, [r2, #64]	@ 0x40
 800597a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 800597c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005982:	60bb      	str	r3, [r7, #8]
 8005984:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005986:	2301      	movs	r3, #1
 8005988:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598a:	4b77      	ldr	r3, [pc, #476]	@ (8005b68 <HAL_RCC_OscConfig+0x474>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005992:	2b00      	cmp	r3, #0
 8005994:	d118      	bne.n	80059c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005996:	4b74      	ldr	r3, [pc, #464]	@ (8005b68 <HAL_RCC_OscConfig+0x474>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a73      	ldr	r2, [pc, #460]	@ (8005b68 <HAL_RCC_OscConfig+0x474>)
 800599c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059a2:	f7fd fdd9 	bl	8003558 <HAL_GetTick>
 80059a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a8:	e008      	b.n	80059bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059aa:	f7fd fdd5 	bl	8003558 <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d901      	bls.n	80059bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e10c      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059bc:	4b6a      	ldr	r3, [pc, #424]	@ (8005b68 <HAL_RCC_OscConfig+0x474>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0f0      	beq.n	80059aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d106      	bne.n	80059de <HAL_RCC_OscConfig+0x2ea>
 80059d0:	4b64      	ldr	r3, [pc, #400]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 80059d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d4:	4a63      	ldr	r2, [pc, #396]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 80059d6:	f043 0301 	orr.w	r3, r3, #1
 80059da:	6713      	str	r3, [r2, #112]	@ 0x70
 80059dc:	e01c      	b.n	8005a18 <HAL_RCC_OscConfig+0x324>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	2b05      	cmp	r3, #5
 80059e4:	d10c      	bne.n	8005a00 <HAL_RCC_OscConfig+0x30c>
 80059e6:	4b5f      	ldr	r3, [pc, #380]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 80059e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ea:	4a5e      	ldr	r2, [pc, #376]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 80059ec:	f043 0304 	orr.w	r3, r3, #4
 80059f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80059f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 80059f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 80059f8:	f043 0301 	orr.w	r3, r3, #1
 80059fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80059fe:	e00b      	b.n	8005a18 <HAL_RCC_OscConfig+0x324>
 8005a00:	4b58      	ldr	r3, [pc, #352]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a04:	4a57      	ldr	r2, [pc, #348]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a06:	f023 0301 	bic.w	r3, r3, #1
 8005a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a0c:	4b55      	ldr	r3, [pc, #340]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a10:	4a54      	ldr	r2, [pc, #336]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a12:	f023 0304 	bic.w	r3, r3, #4
 8005a16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d015      	beq.n	8005a4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a20:	f7fd fd9a 	bl	8003558 <HAL_GetTick>
 8005a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a26:	e00a      	b.n	8005a3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a28:	f7fd fd96 	bl	8003558 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d901      	bls.n	8005a3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e0cb      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a3e:	4b49      	ldr	r3, [pc, #292]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0ee      	beq.n	8005a28 <HAL_RCC_OscConfig+0x334>
 8005a4a:	e014      	b.n	8005a76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a4c:	f7fd fd84 	bl	8003558 <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a52:	e00a      	b.n	8005a6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a54:	f7fd fd80 	bl	8003558 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e0b5      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a6a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a6e:	f003 0302 	and.w	r3, r3, #2
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1ee      	bne.n	8005a54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a76:	7dfb      	ldrb	r3, [r7, #23]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d105      	bne.n	8005a88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a7c:	4b39      	ldr	r3, [pc, #228]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a80:	4a38      	ldr	r2, [pc, #224]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 80a1 	beq.w	8005bd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a92:	4b34      	ldr	r3, [pc, #208]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	f003 030c 	and.w	r3, r3, #12
 8005a9a:	2b08      	cmp	r3, #8
 8005a9c:	d05c      	beq.n	8005b58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	d141      	bne.n	8005b2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aa6:	4b31      	ldr	r3, [pc, #196]	@ (8005b6c <HAL_RCC_OscConfig+0x478>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aac:	f7fd fd54 	bl	8003558 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ab4:	f7fd fd50 	bl	8003558 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e087      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ac6:	4b27      	ldr	r3, [pc, #156]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d1f0      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	69da      	ldr	r2, [r3, #28]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	431a      	orrs	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae0:	019b      	lsls	r3, r3, #6
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae8:	085b      	lsrs	r3, r3, #1
 8005aea:	3b01      	subs	r3, #1
 8005aec:	041b      	lsls	r3, r3, #16
 8005aee:	431a      	orrs	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af4:	061b      	lsls	r3, r3, #24
 8005af6:	491b      	ldr	r1, [pc, #108]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005afc:	4b1b      	ldr	r3, [pc, #108]	@ (8005b6c <HAL_RCC_OscConfig+0x478>)
 8005afe:	2201      	movs	r2, #1
 8005b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b02:	f7fd fd29 	bl	8003558 <HAL_GetTick>
 8005b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b08:	e008      	b.n	8005b1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b0a:	f7fd fd25 	bl	8003558 <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d901      	bls.n	8005b1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e05c      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b1c:	4b11      	ldr	r3, [pc, #68]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d0f0      	beq.n	8005b0a <HAL_RCC_OscConfig+0x416>
 8005b28:	e054      	b.n	8005bd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b2a:	4b10      	ldr	r3, [pc, #64]	@ (8005b6c <HAL_RCC_OscConfig+0x478>)
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b30:	f7fd fd12 	bl	8003558 <HAL_GetTick>
 8005b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b36:	e008      	b.n	8005b4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b38:	f7fd fd0e 	bl	8003558 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d901      	bls.n	8005b4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e045      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b4a:	4b06      	ldr	r3, [pc, #24]	@ (8005b64 <HAL_RCC_OscConfig+0x470>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1f0      	bne.n	8005b38 <HAL_RCC_OscConfig+0x444>
 8005b56:	e03d      	b.n	8005bd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d107      	bne.n	8005b70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e038      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
 8005b64:	40023800 	.word	0x40023800
 8005b68:	40007000 	.word	0x40007000
 8005b6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b70:	4b1b      	ldr	r3, [pc, #108]	@ (8005be0 <HAL_RCC_OscConfig+0x4ec>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d028      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d121      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d11a      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ba6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d111      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb6:	085b      	lsrs	r3, r3, #1
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d107      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d001      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e000      	b.n	8005bd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	40023800 	.word	0x40023800

08005be4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e0cc      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bf8:	4b68      	ldr	r3, [pc, #416]	@ (8005d9c <HAL_RCC_ClockConfig+0x1b8>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0307 	and.w	r3, r3, #7
 8005c00:	683a      	ldr	r2, [r7, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d90c      	bls.n	8005c20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c06:	4b65      	ldr	r3, [pc, #404]	@ (8005d9c <HAL_RCC_ClockConfig+0x1b8>)
 8005c08:	683a      	ldr	r2, [r7, #0]
 8005c0a:	b2d2      	uxtb	r2, r2
 8005c0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c0e:	4b63      	ldr	r3, [pc, #396]	@ (8005d9c <HAL_RCC_ClockConfig+0x1b8>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	683a      	ldr	r2, [r7, #0]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d001      	beq.n	8005c20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e0b8      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d020      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0304 	and.w	r3, r3, #4
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d005      	beq.n	8005c44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c38:	4b59      	ldr	r3, [pc, #356]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	4a58      	ldr	r2, [pc, #352]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0308 	and.w	r3, r3, #8
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d005      	beq.n	8005c5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c50:	4b53      	ldr	r3, [pc, #332]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	4a52      	ldr	r2, [pc, #328]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005c56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c5c:	4b50      	ldr	r3, [pc, #320]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	494d      	ldr	r1, [pc, #308]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d044      	beq.n	8005d04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d107      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c82:	4b47      	ldr	r3, [pc, #284]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d119      	bne.n	8005cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e07f      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d003      	beq.n	8005ca2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c9e:	2b03      	cmp	r3, #3
 8005ca0:	d107      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ca2:	4b3f      	ldr	r3, [pc, #252]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d109      	bne.n	8005cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e06f      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cb2:	4b3b      	ldr	r3, [pc, #236]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d101      	bne.n	8005cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e067      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cc2:	4b37      	ldr	r3, [pc, #220]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f023 0203 	bic.w	r2, r3, #3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	4934      	ldr	r1, [pc, #208]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cd4:	f7fd fc40 	bl	8003558 <HAL_GetTick>
 8005cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cda:	e00a      	b.n	8005cf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cdc:	f7fd fc3c 	bl	8003558 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d901      	bls.n	8005cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e04f      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cf2:	4b2b      	ldr	r3, [pc, #172]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 020c 	and.w	r2, r3, #12
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d1eb      	bne.n	8005cdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d04:	4b25      	ldr	r3, [pc, #148]	@ (8005d9c <HAL_RCC_ClockConfig+0x1b8>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0307 	and.w	r3, r3, #7
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d20c      	bcs.n	8005d2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d12:	4b22      	ldr	r3, [pc, #136]	@ (8005d9c <HAL_RCC_ClockConfig+0x1b8>)
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	b2d2      	uxtb	r2, r2
 8005d18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d1a:	4b20      	ldr	r3, [pc, #128]	@ (8005d9c <HAL_RCC_ClockConfig+0x1b8>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0307 	and.w	r3, r3, #7
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d001      	beq.n	8005d2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e032      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0304 	and.w	r3, r3, #4
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d008      	beq.n	8005d4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d38:	4b19      	ldr	r3, [pc, #100]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	4916      	ldr	r1, [pc, #88]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d009      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d56:	4b12      	ldr	r3, [pc, #72]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	00db      	lsls	r3, r3, #3
 8005d64:	490e      	ldr	r1, [pc, #56]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d6a:	f000 f821 	bl	8005db0 <HAL_RCC_GetSysClockFreq>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	4b0b      	ldr	r3, [pc, #44]	@ (8005da0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	091b      	lsrs	r3, r3, #4
 8005d76:	f003 030f 	and.w	r3, r3, #15
 8005d7a:	490a      	ldr	r1, [pc, #40]	@ (8005da4 <HAL_RCC_ClockConfig+0x1c0>)
 8005d7c:	5ccb      	ldrb	r3, [r1, r3]
 8005d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d82:	4a09      	ldr	r2, [pc, #36]	@ (8005da8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d86:	4b09      	ldr	r3, [pc, #36]	@ (8005dac <HAL_RCC_ClockConfig+0x1c8>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fd fba0 	bl	80034d0 <HAL_InitTick>

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3710      	adds	r7, #16
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	40023c00 	.word	0x40023c00
 8005da0:	40023800 	.word	0x40023800
 8005da4:	0800a31c 	.word	0x0800a31c
 8005da8:	20000000 	.word	0x20000000
 8005dac:	20000004 	.word	0x20000004

08005db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005db4:	b090      	sub	sp, #64	@ 0x40
 8005db6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005dc8:	4b59      	ldr	r3, [pc, #356]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f003 030c 	and.w	r3, r3, #12
 8005dd0:	2b08      	cmp	r3, #8
 8005dd2:	d00d      	beq.n	8005df0 <HAL_RCC_GetSysClockFreq+0x40>
 8005dd4:	2b08      	cmp	r3, #8
 8005dd6:	f200 80a1 	bhi.w	8005f1c <HAL_RCC_GetSysClockFreq+0x16c>
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d002      	beq.n	8005de4 <HAL_RCC_GetSysClockFreq+0x34>
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d003      	beq.n	8005dea <HAL_RCC_GetSysClockFreq+0x3a>
 8005de2:	e09b      	b.n	8005f1c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005de4:	4b53      	ldr	r3, [pc, #332]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x184>)
 8005de6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005de8:	e09b      	b.n	8005f22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dea:	4b53      	ldr	r3, [pc, #332]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005dec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005dee:	e098      	b.n	8005f22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005df0:	4b4f      	ldr	r3, [pc, #316]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005df8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d028      	beq.n	8005e58 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e06:	4b4a      	ldr	r3, [pc, #296]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	099b      	lsrs	r3, r3, #6
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	623b      	str	r3, [r7, #32]
 8005e10:	627a      	str	r2, [r7, #36]	@ 0x24
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005e18:	2100      	movs	r1, #0
 8005e1a:	4b47      	ldr	r3, [pc, #284]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005e1c:	fb03 f201 	mul.w	r2, r3, r1
 8005e20:	2300      	movs	r3, #0
 8005e22:	fb00 f303 	mul.w	r3, r0, r3
 8005e26:	4413      	add	r3, r2
 8005e28:	4a43      	ldr	r2, [pc, #268]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005e2a:	fba0 1202 	umull	r1, r2, r0, r2
 8005e2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e30:	460a      	mov	r2, r1
 8005e32:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005e34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e36:	4413      	add	r3, r2
 8005e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	61bb      	str	r3, [r7, #24]
 8005e40:	61fa      	str	r2, [r7, #28]
 8005e42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005e4a:	f7fa ff05 	bl	8000c58 <__aeabi_uldivmod>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	460b      	mov	r3, r1
 8005e52:	4613      	mov	r3, r2
 8005e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e56:	e053      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e58:	4b35      	ldr	r3, [pc, #212]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	099b      	lsrs	r3, r3, #6
 8005e5e:	2200      	movs	r2, #0
 8005e60:	613b      	str	r3, [r7, #16]
 8005e62:	617a      	str	r2, [r7, #20]
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e6a:	f04f 0b00 	mov.w	fp, #0
 8005e6e:	4652      	mov	r2, sl
 8005e70:	465b      	mov	r3, fp
 8005e72:	f04f 0000 	mov.w	r0, #0
 8005e76:	f04f 0100 	mov.w	r1, #0
 8005e7a:	0159      	lsls	r1, r3, #5
 8005e7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e80:	0150      	lsls	r0, r2, #5
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	ebb2 080a 	subs.w	r8, r2, sl
 8005e8a:	eb63 090b 	sbc.w	r9, r3, fp
 8005e8e:	f04f 0200 	mov.w	r2, #0
 8005e92:	f04f 0300 	mov.w	r3, #0
 8005e96:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005e9a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005e9e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005ea2:	ebb2 0408 	subs.w	r4, r2, r8
 8005ea6:	eb63 0509 	sbc.w	r5, r3, r9
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	f04f 0300 	mov.w	r3, #0
 8005eb2:	00eb      	lsls	r3, r5, #3
 8005eb4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eb8:	00e2      	lsls	r2, r4, #3
 8005eba:	4614      	mov	r4, r2
 8005ebc:	461d      	mov	r5, r3
 8005ebe:	eb14 030a 	adds.w	r3, r4, sl
 8005ec2:	603b      	str	r3, [r7, #0]
 8005ec4:	eb45 030b 	adc.w	r3, r5, fp
 8005ec8:	607b      	str	r3, [r7, #4]
 8005eca:	f04f 0200 	mov.w	r2, #0
 8005ece:	f04f 0300 	mov.w	r3, #0
 8005ed2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	028b      	lsls	r3, r1, #10
 8005eda:	4621      	mov	r1, r4
 8005edc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ee0:	4621      	mov	r1, r4
 8005ee2:	028a      	lsls	r2, r1, #10
 8005ee4:	4610      	mov	r0, r2
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eea:	2200      	movs	r2, #0
 8005eec:	60bb      	str	r3, [r7, #8]
 8005eee:	60fa      	str	r2, [r7, #12]
 8005ef0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ef4:	f7fa feb0 	bl	8000c58 <__aeabi_uldivmod>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	460b      	mov	r3, r1
 8005efc:	4613      	mov	r3, r2
 8005efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f00:	4b0b      	ldr	r3, [pc, #44]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	0c1b      	lsrs	r3, r3, #16
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	005b      	lsls	r3, r3, #1
 8005f0e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005f10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f1a:	e002      	b.n	8005f22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f1c:	4b05      	ldr	r3, [pc, #20]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3740      	adds	r7, #64	@ 0x40
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f2e:	bf00      	nop
 8005f30:	40023800 	.word	0x40023800
 8005f34:	00f42400 	.word	0x00f42400
 8005f38:	017d7840 	.word	0x017d7840

08005f3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f40:	4b03      	ldr	r3, [pc, #12]	@ (8005f50 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f42:	681b      	ldr	r3, [r3, #0]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	20000000 	.word	0x20000000

08005f54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f58:	f7ff fff0 	bl	8005f3c <HAL_RCC_GetHCLKFreq>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	4b05      	ldr	r3, [pc, #20]	@ (8005f74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	0a9b      	lsrs	r3, r3, #10
 8005f64:	f003 0307 	and.w	r3, r3, #7
 8005f68:	4903      	ldr	r1, [pc, #12]	@ (8005f78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f6a:	5ccb      	ldrb	r3, [r1, r3]
 8005f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	40023800 	.word	0x40023800
 8005f78:	0800a32c 	.word	0x0800a32c

08005f7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f80:	f7ff ffdc 	bl	8005f3c <HAL_RCC_GetHCLKFreq>
 8005f84:	4602      	mov	r2, r0
 8005f86:	4b05      	ldr	r3, [pc, #20]	@ (8005f9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	0b5b      	lsrs	r3, r3, #13
 8005f8c:	f003 0307 	and.w	r3, r3, #7
 8005f90:	4903      	ldr	r1, [pc, #12]	@ (8005fa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f92:	5ccb      	ldrb	r3, [r1, r3]
 8005f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40023800 	.word	0x40023800
 8005fa0:	0800a32c 	.word	0x0800a32c

08005fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e041      	b.n	800603a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d106      	bne.n	8005fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7fd f9a0 	bl	8003310 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	3304      	adds	r3, #4
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	f000 f950 	bl	8006288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
	...

08006044 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b01      	cmp	r3, #1
 8006056:	d001      	beq.n	800605c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e03c      	b.n	80060d6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2202      	movs	r2, #2
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a1e      	ldr	r2, [pc, #120]	@ (80060e4 <HAL_TIM_Base_Start+0xa0>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d018      	beq.n	80060a0 <HAL_TIM_Base_Start+0x5c>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006076:	d013      	beq.n	80060a0 <HAL_TIM_Base_Start+0x5c>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a1a      	ldr	r2, [pc, #104]	@ (80060e8 <HAL_TIM_Base_Start+0xa4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00e      	beq.n	80060a0 <HAL_TIM_Base_Start+0x5c>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a19      	ldr	r2, [pc, #100]	@ (80060ec <HAL_TIM_Base_Start+0xa8>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d009      	beq.n	80060a0 <HAL_TIM_Base_Start+0x5c>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a17      	ldr	r2, [pc, #92]	@ (80060f0 <HAL_TIM_Base_Start+0xac>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d004      	beq.n	80060a0 <HAL_TIM_Base_Start+0x5c>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a16      	ldr	r2, [pc, #88]	@ (80060f4 <HAL_TIM_Base_Start+0xb0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d111      	bne.n	80060c4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f003 0307 	and.w	r3, r3, #7
 80060aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2b06      	cmp	r3, #6
 80060b0:	d010      	beq.n	80060d4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f042 0201 	orr.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c2:	e007      	b.n	80060d4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0201 	orr.w	r2, r2, #1
 80060d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3714      	adds	r7, #20
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	40010000 	.word	0x40010000
 80060e8:	40000400 	.word	0x40000400
 80060ec:	40000800 	.word	0x40000800
 80060f0:	40000c00 	.word	0x40000c00
 80060f4:	40014000 	.word	0x40014000

080060f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006102:	2300      	movs	r3, #0
 8006104:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800610c:	2b01      	cmp	r3, #1
 800610e:	d101      	bne.n	8006114 <HAL_TIM_ConfigClockSource+0x1c>
 8006110:	2302      	movs	r3, #2
 8006112:	e0b4      	b.n	800627e <HAL_TIM_ConfigClockSource+0x186>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2202      	movs	r2, #2
 8006120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006132:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800613a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800614c:	d03e      	beq.n	80061cc <HAL_TIM_ConfigClockSource+0xd4>
 800614e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006152:	f200 8087 	bhi.w	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 8006156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800615a:	f000 8086 	beq.w	800626a <HAL_TIM_ConfigClockSource+0x172>
 800615e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006162:	d87f      	bhi.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 8006164:	2b70      	cmp	r3, #112	@ 0x70
 8006166:	d01a      	beq.n	800619e <HAL_TIM_ConfigClockSource+0xa6>
 8006168:	2b70      	cmp	r3, #112	@ 0x70
 800616a:	d87b      	bhi.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 800616c:	2b60      	cmp	r3, #96	@ 0x60
 800616e:	d050      	beq.n	8006212 <HAL_TIM_ConfigClockSource+0x11a>
 8006170:	2b60      	cmp	r3, #96	@ 0x60
 8006172:	d877      	bhi.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 8006174:	2b50      	cmp	r3, #80	@ 0x50
 8006176:	d03c      	beq.n	80061f2 <HAL_TIM_ConfigClockSource+0xfa>
 8006178:	2b50      	cmp	r3, #80	@ 0x50
 800617a:	d873      	bhi.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 800617c:	2b40      	cmp	r3, #64	@ 0x40
 800617e:	d058      	beq.n	8006232 <HAL_TIM_ConfigClockSource+0x13a>
 8006180:	2b40      	cmp	r3, #64	@ 0x40
 8006182:	d86f      	bhi.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 8006184:	2b30      	cmp	r3, #48	@ 0x30
 8006186:	d064      	beq.n	8006252 <HAL_TIM_ConfigClockSource+0x15a>
 8006188:	2b30      	cmp	r3, #48	@ 0x30
 800618a:	d86b      	bhi.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 800618c:	2b20      	cmp	r3, #32
 800618e:	d060      	beq.n	8006252 <HAL_TIM_ConfigClockSource+0x15a>
 8006190:	2b20      	cmp	r3, #32
 8006192:	d867      	bhi.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
 8006194:	2b00      	cmp	r3, #0
 8006196:	d05c      	beq.n	8006252 <HAL_TIM_ConfigClockSource+0x15a>
 8006198:	2b10      	cmp	r3, #16
 800619a:	d05a      	beq.n	8006252 <HAL_TIM_ConfigClockSource+0x15a>
 800619c:	e062      	b.n	8006264 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061ae:	f000 f96b 	bl	8006488 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80061c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	609a      	str	r2, [r3, #8]
      break;
 80061ca:	e04f      	b.n	800626c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061dc:	f000 f954 	bl	8006488 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689a      	ldr	r2, [r3, #8]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061ee:	609a      	str	r2, [r3, #8]
      break;
 80061f0:	e03c      	b.n	800626c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061fe:	461a      	mov	r2, r3
 8006200:	f000 f8c8 	bl	8006394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2150      	movs	r1, #80	@ 0x50
 800620a:	4618      	mov	r0, r3
 800620c:	f000 f921 	bl	8006452 <TIM_ITRx_SetConfig>
      break;
 8006210:	e02c      	b.n	800626c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800621e:	461a      	mov	r2, r3
 8006220:	f000 f8e7 	bl	80063f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	2160      	movs	r1, #96	@ 0x60
 800622a:	4618      	mov	r0, r3
 800622c:	f000 f911 	bl	8006452 <TIM_ITRx_SetConfig>
      break;
 8006230:	e01c      	b.n	800626c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800623e:	461a      	mov	r2, r3
 8006240:	f000 f8a8 	bl	8006394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2140      	movs	r1, #64	@ 0x40
 800624a:	4618      	mov	r0, r3
 800624c:	f000 f901 	bl	8006452 <TIM_ITRx_SetConfig>
      break;
 8006250:	e00c      	b.n	800626c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4619      	mov	r1, r3
 800625c:	4610      	mov	r0, r2
 800625e:	f000 f8f8 	bl	8006452 <TIM_ITRx_SetConfig>
      break;
 8006262:	e003      	b.n	800626c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	73fb      	strb	r3, [r7, #15]
      break;
 8006268:	e000      	b.n	800626c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800626a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800627c:	7bfb      	ldrb	r3, [r7, #15]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a37      	ldr	r2, [pc, #220]	@ (8006378 <TIM_Base_SetConfig+0xf0>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d00f      	beq.n	80062c0 <TIM_Base_SetConfig+0x38>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a6:	d00b      	beq.n	80062c0 <TIM_Base_SetConfig+0x38>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a34      	ldr	r2, [pc, #208]	@ (800637c <TIM_Base_SetConfig+0xf4>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d007      	beq.n	80062c0 <TIM_Base_SetConfig+0x38>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a33      	ldr	r2, [pc, #204]	@ (8006380 <TIM_Base_SetConfig+0xf8>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d003      	beq.n	80062c0 <TIM_Base_SetConfig+0x38>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a32      	ldr	r2, [pc, #200]	@ (8006384 <TIM_Base_SetConfig+0xfc>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d108      	bne.n	80062d2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a28      	ldr	r2, [pc, #160]	@ (8006378 <TIM_Base_SetConfig+0xf0>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d01b      	beq.n	8006312 <TIM_Base_SetConfig+0x8a>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e0:	d017      	beq.n	8006312 <TIM_Base_SetConfig+0x8a>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a25      	ldr	r2, [pc, #148]	@ (800637c <TIM_Base_SetConfig+0xf4>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d013      	beq.n	8006312 <TIM_Base_SetConfig+0x8a>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a24      	ldr	r2, [pc, #144]	@ (8006380 <TIM_Base_SetConfig+0xf8>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d00f      	beq.n	8006312 <TIM_Base_SetConfig+0x8a>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a23      	ldr	r2, [pc, #140]	@ (8006384 <TIM_Base_SetConfig+0xfc>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d00b      	beq.n	8006312 <TIM_Base_SetConfig+0x8a>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a22      	ldr	r2, [pc, #136]	@ (8006388 <TIM_Base_SetConfig+0x100>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d007      	beq.n	8006312 <TIM_Base_SetConfig+0x8a>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a21      	ldr	r2, [pc, #132]	@ (800638c <TIM_Base_SetConfig+0x104>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d003      	beq.n	8006312 <TIM_Base_SetConfig+0x8a>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a20      	ldr	r2, [pc, #128]	@ (8006390 <TIM_Base_SetConfig+0x108>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d108      	bne.n	8006324 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006318:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	4313      	orrs	r3, r2
 8006322:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	695b      	ldr	r3, [r3, #20]
 800632e:	4313      	orrs	r3, r2
 8006330:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	689a      	ldr	r2, [r3, #8]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a0c      	ldr	r2, [pc, #48]	@ (8006378 <TIM_Base_SetConfig+0xf0>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d103      	bne.n	8006352 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	691a      	ldr	r2, [r3, #16]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f043 0204 	orr.w	r2, r3, #4
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	68fa      	ldr	r2, [r7, #12]
 8006368:	601a      	str	r2, [r3, #0]
}
 800636a:	bf00      	nop
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	40010000 	.word	0x40010000
 800637c:	40000400 	.word	0x40000400
 8006380:	40000800 	.word	0x40000800
 8006384:	40000c00 	.word	0x40000c00
 8006388:	40014000 	.word	0x40014000
 800638c:	40014400 	.word	0x40014400
 8006390:	40014800 	.word	0x40014800

08006394 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006394:	b480      	push	{r7}
 8006396:	b087      	sub	sp, #28
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6a1b      	ldr	r3, [r3, #32]
 80063a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6a1b      	ldr	r3, [r3, #32]
 80063aa:	f023 0201 	bic.w	r2, r3, #1
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	011b      	lsls	r3, r3, #4
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f023 030a 	bic.w	r3, r3, #10
 80063d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063d2:	697a      	ldr	r2, [r7, #20]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	693a      	ldr	r2, [r7, #16]
 80063de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	621a      	str	r2, [r3, #32]
}
 80063e6:	bf00      	nop
 80063e8:	371c      	adds	r7, #28
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b087      	sub	sp, #28
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	60f8      	str	r0, [r7, #12]
 80063fa:	60b9      	str	r1, [r7, #8]
 80063fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	f023 0210 	bic.w	r2, r3, #16
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800641c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	031b      	lsls	r3, r3, #12
 8006422:	693a      	ldr	r2, [r7, #16]
 8006424:	4313      	orrs	r3, r2
 8006426:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800642e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	4313      	orrs	r3, r2
 8006438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	621a      	str	r2, [r3, #32]
}
 8006446:	bf00      	nop
 8006448:	371c      	adds	r7, #28
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006452:	b480      	push	{r7}
 8006454:	b085      	sub	sp, #20
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
 800645a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006468:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800646a:	683a      	ldr	r2, [r7, #0]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	4313      	orrs	r3, r2
 8006470:	f043 0307 	orr.w	r3, r3, #7
 8006474:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	609a      	str	r2, [r3, #8]
}
 800647c:	bf00      	nop
 800647e:	3714      	adds	r7, #20
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006488:	b480      	push	{r7}
 800648a:	b087      	sub	sp, #28
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
 8006494:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	021a      	lsls	r2, r3, #8
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	431a      	orrs	r2, r3
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	697a      	ldr	r2, [r7, #20]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	609a      	str	r2, [r3, #8]
}
 80064bc:	bf00      	nop
 80064be:	371c      	adds	r7, #28
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d101      	bne.n	80064e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064dc:	2302      	movs	r3, #2
 80064de:	e050      	b.n	8006582 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006506:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	4313      	orrs	r3, r2
 8006510:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68fa      	ldr	r2, [r7, #12]
 8006518:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a1c      	ldr	r2, [pc, #112]	@ (8006590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d018      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652c:	d013      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a18      	ldr	r2, [pc, #96]	@ (8006594 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d00e      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a16      	ldr	r2, [pc, #88]	@ (8006598 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d009      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a15      	ldr	r2, [pc, #84]	@ (800659c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d004      	beq.n	8006556 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a13      	ldr	r2, [pc, #76]	@ (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d10c      	bne.n	8006570 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800655c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	4313      	orrs	r3, r2
 8006566:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	40010000 	.word	0x40010000
 8006594:	40000400 	.word	0x40000400
 8006598:	40000800 	.word	0x40000800
 800659c:	40000c00 	.word	0x40000c00
 80065a0:	40014000 	.word	0x40014000

080065a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e042      	b.n	800663c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d106      	bne.n	80065d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7fc feec 	bl	80033a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2224      	movs	r2, #36	@ 0x24
 80065d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68da      	ldr	r2, [r3, #12]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 f82b 	bl	8006644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	695a      	ldr	r2, [r3, #20]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800660c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68da      	ldr	r2, [r3, #12]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800661c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2220      	movs	r2, #32
 8006628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2220      	movs	r2, #32
 8006630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006648:	b0c0      	sub	sp, #256	@ 0x100
 800664a:	af00      	add	r7, sp, #0
 800664c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006660:	68d9      	ldr	r1, [r3, #12]
 8006662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	ea40 0301 	orr.w	r3, r0, r1
 800666c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800666e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006672:	689a      	ldr	r2, [r3, #8]
 8006674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	431a      	orrs	r2, r3
 800667c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	431a      	orrs	r2, r3
 8006684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	4313      	orrs	r3, r2
 800668c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800669c:	f021 010c 	bic.w	r1, r1, #12
 80066a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80066aa:	430b      	orrs	r3, r1
 80066ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80066ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066be:	6999      	ldr	r1, [r3, #24]
 80066c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	ea40 0301 	orr.w	r3, r0, r1
 80066ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	4b8f      	ldr	r3, [pc, #572]	@ (8006910 <UART_SetConfig+0x2cc>)
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d005      	beq.n	80066e4 <UART_SetConfig+0xa0>
 80066d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	4b8d      	ldr	r3, [pc, #564]	@ (8006914 <UART_SetConfig+0x2d0>)
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d104      	bne.n	80066ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066e4:	f7ff fc4a 	bl	8005f7c <HAL_RCC_GetPCLK2Freq>
 80066e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066ec:	e003      	b.n	80066f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066ee:	f7ff fc31 	bl	8005f54 <HAL_RCC_GetPCLK1Freq>
 80066f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006700:	f040 810c 	bne.w	800691c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006708:	2200      	movs	r2, #0
 800670a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800670e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006712:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006716:	4622      	mov	r2, r4
 8006718:	462b      	mov	r3, r5
 800671a:	1891      	adds	r1, r2, r2
 800671c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800671e:	415b      	adcs	r3, r3
 8006720:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006722:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006726:	4621      	mov	r1, r4
 8006728:	eb12 0801 	adds.w	r8, r2, r1
 800672c:	4629      	mov	r1, r5
 800672e:	eb43 0901 	adc.w	r9, r3, r1
 8006732:	f04f 0200 	mov.w	r2, #0
 8006736:	f04f 0300 	mov.w	r3, #0
 800673a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800673e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006746:	4690      	mov	r8, r2
 8006748:	4699      	mov	r9, r3
 800674a:	4623      	mov	r3, r4
 800674c:	eb18 0303 	adds.w	r3, r8, r3
 8006750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006754:	462b      	mov	r3, r5
 8006756:	eb49 0303 	adc.w	r3, r9, r3
 800675a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800675e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800676a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800676e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006772:	460b      	mov	r3, r1
 8006774:	18db      	adds	r3, r3, r3
 8006776:	653b      	str	r3, [r7, #80]	@ 0x50
 8006778:	4613      	mov	r3, r2
 800677a:	eb42 0303 	adc.w	r3, r2, r3
 800677e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006780:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006784:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006788:	f7fa fa66 	bl	8000c58 <__aeabi_uldivmod>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4b61      	ldr	r3, [pc, #388]	@ (8006918 <UART_SetConfig+0x2d4>)
 8006792:	fba3 2302 	umull	r2, r3, r3, r2
 8006796:	095b      	lsrs	r3, r3, #5
 8006798:	011c      	lsls	r4, r3, #4
 800679a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800679e:	2200      	movs	r2, #0
 80067a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80067a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80067ac:	4642      	mov	r2, r8
 80067ae:	464b      	mov	r3, r9
 80067b0:	1891      	adds	r1, r2, r2
 80067b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80067b4:	415b      	adcs	r3, r3
 80067b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80067bc:	4641      	mov	r1, r8
 80067be:	eb12 0a01 	adds.w	sl, r2, r1
 80067c2:	4649      	mov	r1, r9
 80067c4:	eb43 0b01 	adc.w	fp, r3, r1
 80067c8:	f04f 0200 	mov.w	r2, #0
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067dc:	4692      	mov	sl, r2
 80067de:	469b      	mov	fp, r3
 80067e0:	4643      	mov	r3, r8
 80067e2:	eb1a 0303 	adds.w	r3, sl, r3
 80067e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067ea:	464b      	mov	r3, r9
 80067ec:	eb4b 0303 	adc.w	r3, fp, r3
 80067f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006800:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006804:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006808:	460b      	mov	r3, r1
 800680a:	18db      	adds	r3, r3, r3
 800680c:	643b      	str	r3, [r7, #64]	@ 0x40
 800680e:	4613      	mov	r3, r2
 8006810:	eb42 0303 	adc.w	r3, r2, r3
 8006814:	647b      	str	r3, [r7, #68]	@ 0x44
 8006816:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800681a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800681e:	f7fa fa1b 	bl	8000c58 <__aeabi_uldivmod>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	4611      	mov	r1, r2
 8006828:	4b3b      	ldr	r3, [pc, #236]	@ (8006918 <UART_SetConfig+0x2d4>)
 800682a:	fba3 2301 	umull	r2, r3, r3, r1
 800682e:	095b      	lsrs	r3, r3, #5
 8006830:	2264      	movs	r2, #100	@ 0x64
 8006832:	fb02 f303 	mul.w	r3, r2, r3
 8006836:	1acb      	subs	r3, r1, r3
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800683e:	4b36      	ldr	r3, [pc, #216]	@ (8006918 <UART_SetConfig+0x2d4>)
 8006840:	fba3 2302 	umull	r2, r3, r3, r2
 8006844:	095b      	lsrs	r3, r3, #5
 8006846:	005b      	lsls	r3, r3, #1
 8006848:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800684c:	441c      	add	r4, r3
 800684e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006852:	2200      	movs	r2, #0
 8006854:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006858:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800685c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006860:	4642      	mov	r2, r8
 8006862:	464b      	mov	r3, r9
 8006864:	1891      	adds	r1, r2, r2
 8006866:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006868:	415b      	adcs	r3, r3
 800686a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800686c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006870:	4641      	mov	r1, r8
 8006872:	1851      	adds	r1, r2, r1
 8006874:	6339      	str	r1, [r7, #48]	@ 0x30
 8006876:	4649      	mov	r1, r9
 8006878:	414b      	adcs	r3, r1
 800687a:	637b      	str	r3, [r7, #52]	@ 0x34
 800687c:	f04f 0200 	mov.w	r2, #0
 8006880:	f04f 0300 	mov.w	r3, #0
 8006884:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006888:	4659      	mov	r1, fp
 800688a:	00cb      	lsls	r3, r1, #3
 800688c:	4651      	mov	r1, sl
 800688e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006892:	4651      	mov	r1, sl
 8006894:	00ca      	lsls	r2, r1, #3
 8006896:	4610      	mov	r0, r2
 8006898:	4619      	mov	r1, r3
 800689a:	4603      	mov	r3, r0
 800689c:	4642      	mov	r2, r8
 800689e:	189b      	adds	r3, r3, r2
 80068a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068a4:	464b      	mov	r3, r9
 80068a6:	460a      	mov	r2, r1
 80068a8:	eb42 0303 	adc.w	r3, r2, r3
 80068ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80068bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80068c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80068c4:	460b      	mov	r3, r1
 80068c6:	18db      	adds	r3, r3, r3
 80068c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068ca:	4613      	mov	r3, r2
 80068cc:	eb42 0303 	adc.w	r3, r2, r3
 80068d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80068da:	f7fa f9bd 	bl	8000c58 <__aeabi_uldivmod>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006918 <UART_SetConfig+0x2d4>)
 80068e4:	fba3 1302 	umull	r1, r3, r3, r2
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	2164      	movs	r1, #100	@ 0x64
 80068ec:	fb01 f303 	mul.w	r3, r1, r3
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	00db      	lsls	r3, r3, #3
 80068f4:	3332      	adds	r3, #50	@ 0x32
 80068f6:	4a08      	ldr	r2, [pc, #32]	@ (8006918 <UART_SetConfig+0x2d4>)
 80068f8:	fba2 2303 	umull	r2, r3, r2, r3
 80068fc:	095b      	lsrs	r3, r3, #5
 80068fe:	f003 0207 	and.w	r2, r3, #7
 8006902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4422      	add	r2, r4
 800690a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800690c:	e106      	b.n	8006b1c <UART_SetConfig+0x4d8>
 800690e:	bf00      	nop
 8006910:	40011000 	.word	0x40011000
 8006914:	40011400 	.word	0x40011400
 8006918:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800691c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006920:	2200      	movs	r2, #0
 8006922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006926:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800692a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800692e:	4642      	mov	r2, r8
 8006930:	464b      	mov	r3, r9
 8006932:	1891      	adds	r1, r2, r2
 8006934:	6239      	str	r1, [r7, #32]
 8006936:	415b      	adcs	r3, r3
 8006938:	627b      	str	r3, [r7, #36]	@ 0x24
 800693a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800693e:	4641      	mov	r1, r8
 8006940:	1854      	adds	r4, r2, r1
 8006942:	4649      	mov	r1, r9
 8006944:	eb43 0501 	adc.w	r5, r3, r1
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	f04f 0300 	mov.w	r3, #0
 8006950:	00eb      	lsls	r3, r5, #3
 8006952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006956:	00e2      	lsls	r2, r4, #3
 8006958:	4614      	mov	r4, r2
 800695a:	461d      	mov	r5, r3
 800695c:	4643      	mov	r3, r8
 800695e:	18e3      	adds	r3, r4, r3
 8006960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006964:	464b      	mov	r3, r9
 8006966:	eb45 0303 	adc.w	r3, r5, r3
 800696a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800696e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800697a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800697e:	f04f 0200 	mov.w	r2, #0
 8006982:	f04f 0300 	mov.w	r3, #0
 8006986:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800698a:	4629      	mov	r1, r5
 800698c:	008b      	lsls	r3, r1, #2
 800698e:	4621      	mov	r1, r4
 8006990:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006994:	4621      	mov	r1, r4
 8006996:	008a      	lsls	r2, r1, #2
 8006998:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800699c:	f7fa f95c 	bl	8000c58 <__aeabi_uldivmod>
 80069a0:	4602      	mov	r2, r0
 80069a2:	460b      	mov	r3, r1
 80069a4:	4b60      	ldr	r3, [pc, #384]	@ (8006b28 <UART_SetConfig+0x4e4>)
 80069a6:	fba3 2302 	umull	r2, r3, r3, r2
 80069aa:	095b      	lsrs	r3, r3, #5
 80069ac:	011c      	lsls	r4, r3, #4
 80069ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069b2:	2200      	movs	r2, #0
 80069b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80069b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80069bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80069c0:	4642      	mov	r2, r8
 80069c2:	464b      	mov	r3, r9
 80069c4:	1891      	adds	r1, r2, r2
 80069c6:	61b9      	str	r1, [r7, #24]
 80069c8:	415b      	adcs	r3, r3
 80069ca:	61fb      	str	r3, [r7, #28]
 80069cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069d0:	4641      	mov	r1, r8
 80069d2:	1851      	adds	r1, r2, r1
 80069d4:	6139      	str	r1, [r7, #16]
 80069d6:	4649      	mov	r1, r9
 80069d8:	414b      	adcs	r3, r1
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	f04f 0200 	mov.w	r2, #0
 80069e0:	f04f 0300 	mov.w	r3, #0
 80069e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069e8:	4659      	mov	r1, fp
 80069ea:	00cb      	lsls	r3, r1, #3
 80069ec:	4651      	mov	r1, sl
 80069ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069f2:	4651      	mov	r1, sl
 80069f4:	00ca      	lsls	r2, r1, #3
 80069f6:	4610      	mov	r0, r2
 80069f8:	4619      	mov	r1, r3
 80069fa:	4603      	mov	r3, r0
 80069fc:	4642      	mov	r2, r8
 80069fe:	189b      	adds	r3, r3, r2
 8006a00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a04:	464b      	mov	r3, r9
 8006a06:	460a      	mov	r2, r1
 8006a08:	eb42 0303 	adc.w	r3, r2, r3
 8006a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a1c:	f04f 0200 	mov.w	r2, #0
 8006a20:	f04f 0300 	mov.w	r3, #0
 8006a24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a28:	4649      	mov	r1, r9
 8006a2a:	008b      	lsls	r3, r1, #2
 8006a2c:	4641      	mov	r1, r8
 8006a2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a32:	4641      	mov	r1, r8
 8006a34:	008a      	lsls	r2, r1, #2
 8006a36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a3a:	f7fa f90d 	bl	8000c58 <__aeabi_uldivmod>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4611      	mov	r1, r2
 8006a44:	4b38      	ldr	r3, [pc, #224]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006a46:	fba3 2301 	umull	r2, r3, r3, r1
 8006a4a:	095b      	lsrs	r3, r3, #5
 8006a4c:	2264      	movs	r2, #100	@ 0x64
 8006a4e:	fb02 f303 	mul.w	r3, r2, r3
 8006a52:	1acb      	subs	r3, r1, r3
 8006a54:	011b      	lsls	r3, r3, #4
 8006a56:	3332      	adds	r3, #50	@ 0x32
 8006a58:	4a33      	ldr	r2, [pc, #204]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a5e:	095b      	lsrs	r3, r3, #5
 8006a60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a64:	441c      	add	r4, r3
 8006a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a74:	4642      	mov	r2, r8
 8006a76:	464b      	mov	r3, r9
 8006a78:	1891      	adds	r1, r2, r2
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	415b      	adcs	r3, r3
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a84:	4641      	mov	r1, r8
 8006a86:	1851      	adds	r1, r2, r1
 8006a88:	6039      	str	r1, [r7, #0]
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	414b      	adcs	r3, r1
 8006a8e:	607b      	str	r3, [r7, #4]
 8006a90:	f04f 0200 	mov.w	r2, #0
 8006a94:	f04f 0300 	mov.w	r3, #0
 8006a98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a9c:	4659      	mov	r1, fp
 8006a9e:	00cb      	lsls	r3, r1, #3
 8006aa0:	4651      	mov	r1, sl
 8006aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aa6:	4651      	mov	r1, sl
 8006aa8:	00ca      	lsls	r2, r1, #3
 8006aaa:	4610      	mov	r0, r2
 8006aac:	4619      	mov	r1, r3
 8006aae:	4603      	mov	r3, r0
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	189b      	adds	r3, r3, r2
 8006ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ab6:	464b      	mov	r3, r9
 8006ab8:	460a      	mov	r2, r1
 8006aba:	eb42 0303 	adc.w	r3, r2, r3
 8006abe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006aca:	667a      	str	r2, [r7, #100]	@ 0x64
 8006acc:	f04f 0200 	mov.w	r2, #0
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ad8:	4649      	mov	r1, r9
 8006ada:	008b      	lsls	r3, r1, #2
 8006adc:	4641      	mov	r1, r8
 8006ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ae2:	4641      	mov	r1, r8
 8006ae4:	008a      	lsls	r2, r1, #2
 8006ae6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006aea:	f7fa f8b5 	bl	8000c58 <__aeabi_uldivmod>
 8006aee:	4602      	mov	r2, r0
 8006af0:	460b      	mov	r3, r1
 8006af2:	4b0d      	ldr	r3, [pc, #52]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006af4:	fba3 1302 	umull	r1, r3, r3, r2
 8006af8:	095b      	lsrs	r3, r3, #5
 8006afa:	2164      	movs	r1, #100	@ 0x64
 8006afc:	fb01 f303 	mul.w	r3, r1, r3
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	011b      	lsls	r3, r3, #4
 8006b04:	3332      	adds	r3, #50	@ 0x32
 8006b06:	4a08      	ldr	r2, [pc, #32]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006b08:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0c:	095b      	lsrs	r3, r3, #5
 8006b0e:	f003 020f 	and.w	r2, r3, #15
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4422      	add	r2, r4
 8006b1a:	609a      	str	r2, [r3, #8]
}
 8006b1c:	bf00      	nop
 8006b1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b22:	46bd      	mov	sp, r7
 8006b24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b28:	51eb851f 	.word	0x51eb851f

08006b2c <__cvt>:
 8006b2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b30:	ec57 6b10 	vmov	r6, r7, d0
 8006b34:	2f00      	cmp	r7, #0
 8006b36:	460c      	mov	r4, r1
 8006b38:	4619      	mov	r1, r3
 8006b3a:	463b      	mov	r3, r7
 8006b3c:	bfbb      	ittet	lt
 8006b3e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006b42:	461f      	movlt	r7, r3
 8006b44:	2300      	movge	r3, #0
 8006b46:	232d      	movlt	r3, #45	@ 0x2d
 8006b48:	700b      	strb	r3, [r1, #0]
 8006b4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006b50:	4691      	mov	r9, r2
 8006b52:	f023 0820 	bic.w	r8, r3, #32
 8006b56:	bfbc      	itt	lt
 8006b58:	4632      	movlt	r2, r6
 8006b5a:	4616      	movlt	r6, r2
 8006b5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b60:	d005      	beq.n	8006b6e <__cvt+0x42>
 8006b62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006b66:	d100      	bne.n	8006b6a <__cvt+0x3e>
 8006b68:	3401      	adds	r4, #1
 8006b6a:	2102      	movs	r1, #2
 8006b6c:	e000      	b.n	8006b70 <__cvt+0x44>
 8006b6e:	2103      	movs	r1, #3
 8006b70:	ab03      	add	r3, sp, #12
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	ab02      	add	r3, sp, #8
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	ec47 6b10 	vmov	d0, r6, r7
 8006b7c:	4653      	mov	r3, sl
 8006b7e:	4622      	mov	r2, r4
 8006b80:	f000 fe7a 	bl	8007878 <_dtoa_r>
 8006b84:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006b88:	4605      	mov	r5, r0
 8006b8a:	d119      	bne.n	8006bc0 <__cvt+0x94>
 8006b8c:	f019 0f01 	tst.w	r9, #1
 8006b90:	d00e      	beq.n	8006bb0 <__cvt+0x84>
 8006b92:	eb00 0904 	add.w	r9, r0, r4
 8006b96:	2200      	movs	r2, #0
 8006b98:	2300      	movs	r3, #0
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	4639      	mov	r1, r7
 8006b9e:	f7f9 ff9b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ba2:	b108      	cbz	r0, 8006ba8 <__cvt+0x7c>
 8006ba4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ba8:	2230      	movs	r2, #48	@ 0x30
 8006baa:	9b03      	ldr	r3, [sp, #12]
 8006bac:	454b      	cmp	r3, r9
 8006bae:	d31e      	bcc.n	8006bee <__cvt+0xc2>
 8006bb0:	9b03      	ldr	r3, [sp, #12]
 8006bb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bb4:	1b5b      	subs	r3, r3, r5
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	6013      	str	r3, [r2, #0]
 8006bba:	b004      	add	sp, #16
 8006bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006bc4:	eb00 0904 	add.w	r9, r0, r4
 8006bc8:	d1e5      	bne.n	8006b96 <__cvt+0x6a>
 8006bca:	7803      	ldrb	r3, [r0, #0]
 8006bcc:	2b30      	cmp	r3, #48	@ 0x30
 8006bce:	d10a      	bne.n	8006be6 <__cvt+0xba>
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	4639      	mov	r1, r7
 8006bd8:	f7f9 ff7e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bdc:	b918      	cbnz	r0, 8006be6 <__cvt+0xba>
 8006bde:	f1c4 0401 	rsb	r4, r4, #1
 8006be2:	f8ca 4000 	str.w	r4, [sl]
 8006be6:	f8da 3000 	ldr.w	r3, [sl]
 8006bea:	4499      	add	r9, r3
 8006bec:	e7d3      	b.n	8006b96 <__cvt+0x6a>
 8006bee:	1c59      	adds	r1, r3, #1
 8006bf0:	9103      	str	r1, [sp, #12]
 8006bf2:	701a      	strb	r2, [r3, #0]
 8006bf4:	e7d9      	b.n	8006baa <__cvt+0x7e>

08006bf6 <__exponent>:
 8006bf6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bf8:	2900      	cmp	r1, #0
 8006bfa:	bfba      	itte	lt
 8006bfc:	4249      	neglt	r1, r1
 8006bfe:	232d      	movlt	r3, #45	@ 0x2d
 8006c00:	232b      	movge	r3, #43	@ 0x2b
 8006c02:	2909      	cmp	r1, #9
 8006c04:	7002      	strb	r2, [r0, #0]
 8006c06:	7043      	strb	r3, [r0, #1]
 8006c08:	dd29      	ble.n	8006c5e <__exponent+0x68>
 8006c0a:	f10d 0307 	add.w	r3, sp, #7
 8006c0e:	461d      	mov	r5, r3
 8006c10:	270a      	movs	r7, #10
 8006c12:	461a      	mov	r2, r3
 8006c14:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c18:	fb07 1416 	mls	r4, r7, r6, r1
 8006c1c:	3430      	adds	r4, #48	@ 0x30
 8006c1e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c22:	460c      	mov	r4, r1
 8006c24:	2c63      	cmp	r4, #99	@ 0x63
 8006c26:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	dcf1      	bgt.n	8006c12 <__exponent+0x1c>
 8006c2e:	3130      	adds	r1, #48	@ 0x30
 8006c30:	1e94      	subs	r4, r2, #2
 8006c32:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c36:	1c41      	adds	r1, r0, #1
 8006c38:	4623      	mov	r3, r4
 8006c3a:	42ab      	cmp	r3, r5
 8006c3c:	d30a      	bcc.n	8006c54 <__exponent+0x5e>
 8006c3e:	f10d 0309 	add.w	r3, sp, #9
 8006c42:	1a9b      	subs	r3, r3, r2
 8006c44:	42ac      	cmp	r4, r5
 8006c46:	bf88      	it	hi
 8006c48:	2300      	movhi	r3, #0
 8006c4a:	3302      	adds	r3, #2
 8006c4c:	4403      	add	r3, r0
 8006c4e:	1a18      	subs	r0, r3, r0
 8006c50:	b003      	add	sp, #12
 8006c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c54:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006c58:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006c5c:	e7ed      	b.n	8006c3a <__exponent+0x44>
 8006c5e:	2330      	movs	r3, #48	@ 0x30
 8006c60:	3130      	adds	r1, #48	@ 0x30
 8006c62:	7083      	strb	r3, [r0, #2]
 8006c64:	70c1      	strb	r1, [r0, #3]
 8006c66:	1d03      	adds	r3, r0, #4
 8006c68:	e7f1      	b.n	8006c4e <__exponent+0x58>
	...

08006c6c <_printf_float>:
 8006c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c70:	b08d      	sub	sp, #52	@ 0x34
 8006c72:	460c      	mov	r4, r1
 8006c74:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006c78:	4616      	mov	r6, r2
 8006c7a:	461f      	mov	r7, r3
 8006c7c:	4605      	mov	r5, r0
 8006c7e:	f000 fceb 	bl	8007658 <_localeconv_r>
 8006c82:	6803      	ldr	r3, [r0, #0]
 8006c84:	9304      	str	r3, [sp, #16]
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7f9 fafa 	bl	8000280 <strlen>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c90:	f8d8 3000 	ldr.w	r3, [r8]
 8006c94:	9005      	str	r0, [sp, #20]
 8006c96:	3307      	adds	r3, #7
 8006c98:	f023 0307 	bic.w	r3, r3, #7
 8006c9c:	f103 0208 	add.w	r2, r3, #8
 8006ca0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ca4:	f8d4 b000 	ldr.w	fp, [r4]
 8006ca8:	f8c8 2000 	str.w	r2, [r8]
 8006cac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006cb0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006cb4:	9307      	str	r3, [sp, #28]
 8006cb6:	f8cd 8018 	str.w	r8, [sp, #24]
 8006cba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006cbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cc2:	4b9c      	ldr	r3, [pc, #624]	@ (8006f34 <_printf_float+0x2c8>)
 8006cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cc8:	f7f9 ff38 	bl	8000b3c <__aeabi_dcmpun>
 8006ccc:	bb70      	cbnz	r0, 8006d2c <_printf_float+0xc0>
 8006cce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cd2:	4b98      	ldr	r3, [pc, #608]	@ (8006f34 <_printf_float+0x2c8>)
 8006cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd8:	f7f9 ff12 	bl	8000b00 <__aeabi_dcmple>
 8006cdc:	bb30      	cbnz	r0, 8006d2c <_printf_float+0xc0>
 8006cde:	2200      	movs	r2, #0
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	4640      	mov	r0, r8
 8006ce4:	4649      	mov	r1, r9
 8006ce6:	f7f9 ff01 	bl	8000aec <__aeabi_dcmplt>
 8006cea:	b110      	cbz	r0, 8006cf2 <_printf_float+0x86>
 8006cec:	232d      	movs	r3, #45	@ 0x2d
 8006cee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cf2:	4a91      	ldr	r2, [pc, #580]	@ (8006f38 <_printf_float+0x2cc>)
 8006cf4:	4b91      	ldr	r3, [pc, #580]	@ (8006f3c <_printf_float+0x2d0>)
 8006cf6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006cfa:	bf8c      	ite	hi
 8006cfc:	4690      	movhi	r8, r2
 8006cfe:	4698      	movls	r8, r3
 8006d00:	2303      	movs	r3, #3
 8006d02:	6123      	str	r3, [r4, #16]
 8006d04:	f02b 0304 	bic.w	r3, fp, #4
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	f04f 0900 	mov.w	r9, #0
 8006d0e:	9700      	str	r7, [sp, #0]
 8006d10:	4633      	mov	r3, r6
 8006d12:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006d14:	4621      	mov	r1, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 f9d2 	bl	80070c0 <_printf_common>
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	f040 808d 	bne.w	8006e3c <_printf_float+0x1d0>
 8006d22:	f04f 30ff 	mov.w	r0, #4294967295
 8006d26:	b00d      	add	sp, #52	@ 0x34
 8006d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d2c:	4642      	mov	r2, r8
 8006d2e:	464b      	mov	r3, r9
 8006d30:	4640      	mov	r0, r8
 8006d32:	4649      	mov	r1, r9
 8006d34:	f7f9 ff02 	bl	8000b3c <__aeabi_dcmpun>
 8006d38:	b140      	cbz	r0, 8006d4c <_printf_float+0xe0>
 8006d3a:	464b      	mov	r3, r9
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	bfbc      	itt	lt
 8006d40:	232d      	movlt	r3, #45	@ 0x2d
 8006d42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d46:	4a7e      	ldr	r2, [pc, #504]	@ (8006f40 <_printf_float+0x2d4>)
 8006d48:	4b7e      	ldr	r3, [pc, #504]	@ (8006f44 <_printf_float+0x2d8>)
 8006d4a:	e7d4      	b.n	8006cf6 <_printf_float+0x8a>
 8006d4c:	6863      	ldr	r3, [r4, #4]
 8006d4e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006d52:	9206      	str	r2, [sp, #24]
 8006d54:	1c5a      	adds	r2, r3, #1
 8006d56:	d13b      	bne.n	8006dd0 <_printf_float+0x164>
 8006d58:	2306      	movs	r3, #6
 8006d5a:	6063      	str	r3, [r4, #4]
 8006d5c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006d60:	2300      	movs	r3, #0
 8006d62:	6022      	str	r2, [r4, #0]
 8006d64:	9303      	str	r3, [sp, #12]
 8006d66:	ab0a      	add	r3, sp, #40	@ 0x28
 8006d68:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006d6c:	ab09      	add	r3, sp, #36	@ 0x24
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	6861      	ldr	r1, [r4, #4]
 8006d72:	ec49 8b10 	vmov	d0, r8, r9
 8006d76:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	f7ff fed6 	bl	8006b2c <__cvt>
 8006d80:	9b06      	ldr	r3, [sp, #24]
 8006d82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d84:	2b47      	cmp	r3, #71	@ 0x47
 8006d86:	4680      	mov	r8, r0
 8006d88:	d129      	bne.n	8006dde <_printf_float+0x172>
 8006d8a:	1cc8      	adds	r0, r1, #3
 8006d8c:	db02      	blt.n	8006d94 <_printf_float+0x128>
 8006d8e:	6863      	ldr	r3, [r4, #4]
 8006d90:	4299      	cmp	r1, r3
 8006d92:	dd41      	ble.n	8006e18 <_printf_float+0x1ac>
 8006d94:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d98:	fa5f fa8a 	uxtb.w	sl, sl
 8006d9c:	3901      	subs	r1, #1
 8006d9e:	4652      	mov	r2, sl
 8006da0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006da4:	9109      	str	r1, [sp, #36]	@ 0x24
 8006da6:	f7ff ff26 	bl	8006bf6 <__exponent>
 8006daa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dac:	1813      	adds	r3, r2, r0
 8006dae:	2a01      	cmp	r2, #1
 8006db0:	4681      	mov	r9, r0
 8006db2:	6123      	str	r3, [r4, #16]
 8006db4:	dc02      	bgt.n	8006dbc <_printf_float+0x150>
 8006db6:	6822      	ldr	r2, [r4, #0]
 8006db8:	07d2      	lsls	r2, r2, #31
 8006dba:	d501      	bpl.n	8006dc0 <_printf_float+0x154>
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	6123      	str	r3, [r4, #16]
 8006dc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d0a2      	beq.n	8006d0e <_printf_float+0xa2>
 8006dc8:	232d      	movs	r3, #45	@ 0x2d
 8006dca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dce:	e79e      	b.n	8006d0e <_printf_float+0xa2>
 8006dd0:	9a06      	ldr	r2, [sp, #24]
 8006dd2:	2a47      	cmp	r2, #71	@ 0x47
 8006dd4:	d1c2      	bne.n	8006d5c <_printf_float+0xf0>
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1c0      	bne.n	8006d5c <_printf_float+0xf0>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e7bd      	b.n	8006d5a <_printf_float+0xee>
 8006dde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006de2:	d9db      	bls.n	8006d9c <_printf_float+0x130>
 8006de4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006de8:	d118      	bne.n	8006e1c <_printf_float+0x1b0>
 8006dea:	2900      	cmp	r1, #0
 8006dec:	6863      	ldr	r3, [r4, #4]
 8006dee:	dd0b      	ble.n	8006e08 <_printf_float+0x19c>
 8006df0:	6121      	str	r1, [r4, #16]
 8006df2:	b913      	cbnz	r3, 8006dfa <_printf_float+0x18e>
 8006df4:	6822      	ldr	r2, [r4, #0]
 8006df6:	07d0      	lsls	r0, r2, #31
 8006df8:	d502      	bpl.n	8006e00 <_printf_float+0x194>
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	440b      	add	r3, r1
 8006dfe:	6123      	str	r3, [r4, #16]
 8006e00:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e02:	f04f 0900 	mov.w	r9, #0
 8006e06:	e7db      	b.n	8006dc0 <_printf_float+0x154>
 8006e08:	b913      	cbnz	r3, 8006e10 <_printf_float+0x1a4>
 8006e0a:	6822      	ldr	r2, [r4, #0]
 8006e0c:	07d2      	lsls	r2, r2, #31
 8006e0e:	d501      	bpl.n	8006e14 <_printf_float+0x1a8>
 8006e10:	3302      	adds	r3, #2
 8006e12:	e7f4      	b.n	8006dfe <_printf_float+0x192>
 8006e14:	2301      	movs	r3, #1
 8006e16:	e7f2      	b.n	8006dfe <_printf_float+0x192>
 8006e18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e1e:	4299      	cmp	r1, r3
 8006e20:	db05      	blt.n	8006e2e <_printf_float+0x1c2>
 8006e22:	6823      	ldr	r3, [r4, #0]
 8006e24:	6121      	str	r1, [r4, #16]
 8006e26:	07d8      	lsls	r0, r3, #31
 8006e28:	d5ea      	bpl.n	8006e00 <_printf_float+0x194>
 8006e2a:	1c4b      	adds	r3, r1, #1
 8006e2c:	e7e7      	b.n	8006dfe <_printf_float+0x192>
 8006e2e:	2900      	cmp	r1, #0
 8006e30:	bfd4      	ite	le
 8006e32:	f1c1 0202 	rsble	r2, r1, #2
 8006e36:	2201      	movgt	r2, #1
 8006e38:	4413      	add	r3, r2
 8006e3a:	e7e0      	b.n	8006dfe <_printf_float+0x192>
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	055a      	lsls	r2, r3, #21
 8006e40:	d407      	bmi.n	8006e52 <_printf_float+0x1e6>
 8006e42:	6923      	ldr	r3, [r4, #16]
 8006e44:	4642      	mov	r2, r8
 8006e46:	4631      	mov	r1, r6
 8006e48:	4628      	mov	r0, r5
 8006e4a:	47b8      	blx	r7
 8006e4c:	3001      	adds	r0, #1
 8006e4e:	d12b      	bne.n	8006ea8 <_printf_float+0x23c>
 8006e50:	e767      	b.n	8006d22 <_printf_float+0xb6>
 8006e52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e56:	f240 80dd 	bls.w	8007014 <_printf_float+0x3a8>
 8006e5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e5e:	2200      	movs	r2, #0
 8006e60:	2300      	movs	r3, #0
 8006e62:	f7f9 fe39 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e66:	2800      	cmp	r0, #0
 8006e68:	d033      	beq.n	8006ed2 <_printf_float+0x266>
 8006e6a:	4a37      	ldr	r2, [pc, #220]	@ (8006f48 <_printf_float+0x2dc>)
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	4631      	mov	r1, r6
 8006e70:	4628      	mov	r0, r5
 8006e72:	47b8      	blx	r7
 8006e74:	3001      	adds	r0, #1
 8006e76:	f43f af54 	beq.w	8006d22 <_printf_float+0xb6>
 8006e7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006e7e:	4543      	cmp	r3, r8
 8006e80:	db02      	blt.n	8006e88 <_printf_float+0x21c>
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	07d8      	lsls	r0, r3, #31
 8006e86:	d50f      	bpl.n	8006ea8 <_printf_float+0x23c>
 8006e88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e8c:	4631      	mov	r1, r6
 8006e8e:	4628      	mov	r0, r5
 8006e90:	47b8      	blx	r7
 8006e92:	3001      	adds	r0, #1
 8006e94:	f43f af45 	beq.w	8006d22 <_printf_float+0xb6>
 8006e98:	f04f 0900 	mov.w	r9, #0
 8006e9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ea0:	f104 0a1a 	add.w	sl, r4, #26
 8006ea4:	45c8      	cmp	r8, r9
 8006ea6:	dc09      	bgt.n	8006ebc <_printf_float+0x250>
 8006ea8:	6823      	ldr	r3, [r4, #0]
 8006eaa:	079b      	lsls	r3, r3, #30
 8006eac:	f100 8103 	bmi.w	80070b6 <_printf_float+0x44a>
 8006eb0:	68e0      	ldr	r0, [r4, #12]
 8006eb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eb4:	4298      	cmp	r0, r3
 8006eb6:	bfb8      	it	lt
 8006eb8:	4618      	movlt	r0, r3
 8006eba:	e734      	b.n	8006d26 <_printf_float+0xba>
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	4652      	mov	r2, sl
 8006ec0:	4631      	mov	r1, r6
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	47b8      	blx	r7
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	f43f af2b 	beq.w	8006d22 <_printf_float+0xb6>
 8006ecc:	f109 0901 	add.w	r9, r9, #1
 8006ed0:	e7e8      	b.n	8006ea4 <_printf_float+0x238>
 8006ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	dc39      	bgt.n	8006f4c <_printf_float+0x2e0>
 8006ed8:	4a1b      	ldr	r2, [pc, #108]	@ (8006f48 <_printf_float+0x2dc>)
 8006eda:	2301      	movs	r3, #1
 8006edc:	4631      	mov	r1, r6
 8006ede:	4628      	mov	r0, r5
 8006ee0:	47b8      	blx	r7
 8006ee2:	3001      	adds	r0, #1
 8006ee4:	f43f af1d 	beq.w	8006d22 <_printf_float+0xb6>
 8006ee8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006eec:	ea59 0303 	orrs.w	r3, r9, r3
 8006ef0:	d102      	bne.n	8006ef8 <_printf_float+0x28c>
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	07d9      	lsls	r1, r3, #31
 8006ef6:	d5d7      	bpl.n	8006ea8 <_printf_float+0x23c>
 8006ef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006efc:	4631      	mov	r1, r6
 8006efe:	4628      	mov	r0, r5
 8006f00:	47b8      	blx	r7
 8006f02:	3001      	adds	r0, #1
 8006f04:	f43f af0d 	beq.w	8006d22 <_printf_float+0xb6>
 8006f08:	f04f 0a00 	mov.w	sl, #0
 8006f0c:	f104 0b1a 	add.w	fp, r4, #26
 8006f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f12:	425b      	negs	r3, r3
 8006f14:	4553      	cmp	r3, sl
 8006f16:	dc01      	bgt.n	8006f1c <_printf_float+0x2b0>
 8006f18:	464b      	mov	r3, r9
 8006f1a:	e793      	b.n	8006e44 <_printf_float+0x1d8>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	465a      	mov	r2, fp
 8006f20:	4631      	mov	r1, r6
 8006f22:	4628      	mov	r0, r5
 8006f24:	47b8      	blx	r7
 8006f26:	3001      	adds	r0, #1
 8006f28:	f43f aefb 	beq.w	8006d22 <_printf_float+0xb6>
 8006f2c:	f10a 0a01 	add.w	sl, sl, #1
 8006f30:	e7ee      	b.n	8006f10 <_printf_float+0x2a4>
 8006f32:	bf00      	nop
 8006f34:	7fefffff 	.word	0x7fefffff
 8006f38:	0800a340 	.word	0x0800a340
 8006f3c:	0800a33c 	.word	0x0800a33c
 8006f40:	0800a348 	.word	0x0800a348
 8006f44:	0800a344 	.word	0x0800a344
 8006f48:	0800a34c 	.word	0x0800a34c
 8006f4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f52:	4553      	cmp	r3, sl
 8006f54:	bfa8      	it	ge
 8006f56:	4653      	movge	r3, sl
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	4699      	mov	r9, r3
 8006f5c:	dc36      	bgt.n	8006fcc <_printf_float+0x360>
 8006f5e:	f04f 0b00 	mov.w	fp, #0
 8006f62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f66:	f104 021a 	add.w	r2, r4, #26
 8006f6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f6c:	9306      	str	r3, [sp, #24]
 8006f6e:	eba3 0309 	sub.w	r3, r3, r9
 8006f72:	455b      	cmp	r3, fp
 8006f74:	dc31      	bgt.n	8006fda <_printf_float+0x36e>
 8006f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f78:	459a      	cmp	sl, r3
 8006f7a:	dc3a      	bgt.n	8006ff2 <_printf_float+0x386>
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	07da      	lsls	r2, r3, #31
 8006f80:	d437      	bmi.n	8006ff2 <_printf_float+0x386>
 8006f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f84:	ebaa 0903 	sub.w	r9, sl, r3
 8006f88:	9b06      	ldr	r3, [sp, #24]
 8006f8a:	ebaa 0303 	sub.w	r3, sl, r3
 8006f8e:	4599      	cmp	r9, r3
 8006f90:	bfa8      	it	ge
 8006f92:	4699      	movge	r9, r3
 8006f94:	f1b9 0f00 	cmp.w	r9, #0
 8006f98:	dc33      	bgt.n	8007002 <_printf_float+0x396>
 8006f9a:	f04f 0800 	mov.w	r8, #0
 8006f9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fa2:	f104 0b1a 	add.w	fp, r4, #26
 8006fa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fa8:	ebaa 0303 	sub.w	r3, sl, r3
 8006fac:	eba3 0309 	sub.w	r3, r3, r9
 8006fb0:	4543      	cmp	r3, r8
 8006fb2:	f77f af79 	ble.w	8006ea8 <_printf_float+0x23c>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	465a      	mov	r2, fp
 8006fba:	4631      	mov	r1, r6
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	47b8      	blx	r7
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	f43f aeae 	beq.w	8006d22 <_printf_float+0xb6>
 8006fc6:	f108 0801 	add.w	r8, r8, #1
 8006fca:	e7ec      	b.n	8006fa6 <_printf_float+0x33a>
 8006fcc:	4642      	mov	r2, r8
 8006fce:	4631      	mov	r1, r6
 8006fd0:	4628      	mov	r0, r5
 8006fd2:	47b8      	blx	r7
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	d1c2      	bne.n	8006f5e <_printf_float+0x2f2>
 8006fd8:	e6a3      	b.n	8006d22 <_printf_float+0xb6>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	4631      	mov	r1, r6
 8006fde:	4628      	mov	r0, r5
 8006fe0:	9206      	str	r2, [sp, #24]
 8006fe2:	47b8      	blx	r7
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	f43f ae9c 	beq.w	8006d22 <_printf_float+0xb6>
 8006fea:	9a06      	ldr	r2, [sp, #24]
 8006fec:	f10b 0b01 	add.w	fp, fp, #1
 8006ff0:	e7bb      	b.n	8006f6a <_printf_float+0x2fe>
 8006ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ff6:	4631      	mov	r1, r6
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	47b8      	blx	r7
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	d1c0      	bne.n	8006f82 <_printf_float+0x316>
 8007000:	e68f      	b.n	8006d22 <_printf_float+0xb6>
 8007002:	9a06      	ldr	r2, [sp, #24]
 8007004:	464b      	mov	r3, r9
 8007006:	4442      	add	r2, r8
 8007008:	4631      	mov	r1, r6
 800700a:	4628      	mov	r0, r5
 800700c:	47b8      	blx	r7
 800700e:	3001      	adds	r0, #1
 8007010:	d1c3      	bne.n	8006f9a <_printf_float+0x32e>
 8007012:	e686      	b.n	8006d22 <_printf_float+0xb6>
 8007014:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007018:	f1ba 0f01 	cmp.w	sl, #1
 800701c:	dc01      	bgt.n	8007022 <_printf_float+0x3b6>
 800701e:	07db      	lsls	r3, r3, #31
 8007020:	d536      	bpl.n	8007090 <_printf_float+0x424>
 8007022:	2301      	movs	r3, #1
 8007024:	4642      	mov	r2, r8
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	f43f ae78 	beq.w	8006d22 <_printf_float+0xb6>
 8007032:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007036:	4631      	mov	r1, r6
 8007038:	4628      	mov	r0, r5
 800703a:	47b8      	blx	r7
 800703c:	3001      	adds	r0, #1
 800703e:	f43f ae70 	beq.w	8006d22 <_printf_float+0xb6>
 8007042:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007046:	2200      	movs	r2, #0
 8007048:	2300      	movs	r3, #0
 800704a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800704e:	f7f9 fd43 	bl	8000ad8 <__aeabi_dcmpeq>
 8007052:	b9c0      	cbnz	r0, 8007086 <_printf_float+0x41a>
 8007054:	4653      	mov	r3, sl
 8007056:	f108 0201 	add.w	r2, r8, #1
 800705a:	4631      	mov	r1, r6
 800705c:	4628      	mov	r0, r5
 800705e:	47b8      	blx	r7
 8007060:	3001      	adds	r0, #1
 8007062:	d10c      	bne.n	800707e <_printf_float+0x412>
 8007064:	e65d      	b.n	8006d22 <_printf_float+0xb6>
 8007066:	2301      	movs	r3, #1
 8007068:	465a      	mov	r2, fp
 800706a:	4631      	mov	r1, r6
 800706c:	4628      	mov	r0, r5
 800706e:	47b8      	blx	r7
 8007070:	3001      	adds	r0, #1
 8007072:	f43f ae56 	beq.w	8006d22 <_printf_float+0xb6>
 8007076:	f108 0801 	add.w	r8, r8, #1
 800707a:	45d0      	cmp	r8, sl
 800707c:	dbf3      	blt.n	8007066 <_printf_float+0x3fa>
 800707e:	464b      	mov	r3, r9
 8007080:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007084:	e6df      	b.n	8006e46 <_printf_float+0x1da>
 8007086:	f04f 0800 	mov.w	r8, #0
 800708a:	f104 0b1a 	add.w	fp, r4, #26
 800708e:	e7f4      	b.n	800707a <_printf_float+0x40e>
 8007090:	2301      	movs	r3, #1
 8007092:	4642      	mov	r2, r8
 8007094:	e7e1      	b.n	800705a <_printf_float+0x3ee>
 8007096:	2301      	movs	r3, #1
 8007098:	464a      	mov	r2, r9
 800709a:	4631      	mov	r1, r6
 800709c:	4628      	mov	r0, r5
 800709e:	47b8      	blx	r7
 80070a0:	3001      	adds	r0, #1
 80070a2:	f43f ae3e 	beq.w	8006d22 <_printf_float+0xb6>
 80070a6:	f108 0801 	add.w	r8, r8, #1
 80070aa:	68e3      	ldr	r3, [r4, #12]
 80070ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070ae:	1a5b      	subs	r3, r3, r1
 80070b0:	4543      	cmp	r3, r8
 80070b2:	dcf0      	bgt.n	8007096 <_printf_float+0x42a>
 80070b4:	e6fc      	b.n	8006eb0 <_printf_float+0x244>
 80070b6:	f04f 0800 	mov.w	r8, #0
 80070ba:	f104 0919 	add.w	r9, r4, #25
 80070be:	e7f4      	b.n	80070aa <_printf_float+0x43e>

080070c0 <_printf_common>:
 80070c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070c4:	4616      	mov	r6, r2
 80070c6:	4698      	mov	r8, r3
 80070c8:	688a      	ldr	r2, [r1, #8]
 80070ca:	690b      	ldr	r3, [r1, #16]
 80070cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070d0:	4293      	cmp	r3, r2
 80070d2:	bfb8      	it	lt
 80070d4:	4613      	movlt	r3, r2
 80070d6:	6033      	str	r3, [r6, #0]
 80070d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070dc:	4607      	mov	r7, r0
 80070de:	460c      	mov	r4, r1
 80070e0:	b10a      	cbz	r2, 80070e6 <_printf_common+0x26>
 80070e2:	3301      	adds	r3, #1
 80070e4:	6033      	str	r3, [r6, #0]
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	0699      	lsls	r1, r3, #26
 80070ea:	bf42      	ittt	mi
 80070ec:	6833      	ldrmi	r3, [r6, #0]
 80070ee:	3302      	addmi	r3, #2
 80070f0:	6033      	strmi	r3, [r6, #0]
 80070f2:	6825      	ldr	r5, [r4, #0]
 80070f4:	f015 0506 	ands.w	r5, r5, #6
 80070f8:	d106      	bne.n	8007108 <_printf_common+0x48>
 80070fa:	f104 0a19 	add.w	sl, r4, #25
 80070fe:	68e3      	ldr	r3, [r4, #12]
 8007100:	6832      	ldr	r2, [r6, #0]
 8007102:	1a9b      	subs	r3, r3, r2
 8007104:	42ab      	cmp	r3, r5
 8007106:	dc26      	bgt.n	8007156 <_printf_common+0x96>
 8007108:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800710c:	6822      	ldr	r2, [r4, #0]
 800710e:	3b00      	subs	r3, #0
 8007110:	bf18      	it	ne
 8007112:	2301      	movne	r3, #1
 8007114:	0692      	lsls	r2, r2, #26
 8007116:	d42b      	bmi.n	8007170 <_printf_common+0xb0>
 8007118:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800711c:	4641      	mov	r1, r8
 800711e:	4638      	mov	r0, r7
 8007120:	47c8      	blx	r9
 8007122:	3001      	adds	r0, #1
 8007124:	d01e      	beq.n	8007164 <_printf_common+0xa4>
 8007126:	6823      	ldr	r3, [r4, #0]
 8007128:	6922      	ldr	r2, [r4, #16]
 800712a:	f003 0306 	and.w	r3, r3, #6
 800712e:	2b04      	cmp	r3, #4
 8007130:	bf02      	ittt	eq
 8007132:	68e5      	ldreq	r5, [r4, #12]
 8007134:	6833      	ldreq	r3, [r6, #0]
 8007136:	1aed      	subeq	r5, r5, r3
 8007138:	68a3      	ldr	r3, [r4, #8]
 800713a:	bf0c      	ite	eq
 800713c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007140:	2500      	movne	r5, #0
 8007142:	4293      	cmp	r3, r2
 8007144:	bfc4      	itt	gt
 8007146:	1a9b      	subgt	r3, r3, r2
 8007148:	18ed      	addgt	r5, r5, r3
 800714a:	2600      	movs	r6, #0
 800714c:	341a      	adds	r4, #26
 800714e:	42b5      	cmp	r5, r6
 8007150:	d11a      	bne.n	8007188 <_printf_common+0xc8>
 8007152:	2000      	movs	r0, #0
 8007154:	e008      	b.n	8007168 <_printf_common+0xa8>
 8007156:	2301      	movs	r3, #1
 8007158:	4652      	mov	r2, sl
 800715a:	4641      	mov	r1, r8
 800715c:	4638      	mov	r0, r7
 800715e:	47c8      	blx	r9
 8007160:	3001      	adds	r0, #1
 8007162:	d103      	bne.n	800716c <_printf_common+0xac>
 8007164:	f04f 30ff 	mov.w	r0, #4294967295
 8007168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800716c:	3501      	adds	r5, #1
 800716e:	e7c6      	b.n	80070fe <_printf_common+0x3e>
 8007170:	18e1      	adds	r1, r4, r3
 8007172:	1c5a      	adds	r2, r3, #1
 8007174:	2030      	movs	r0, #48	@ 0x30
 8007176:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800717a:	4422      	add	r2, r4
 800717c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007180:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007184:	3302      	adds	r3, #2
 8007186:	e7c7      	b.n	8007118 <_printf_common+0x58>
 8007188:	2301      	movs	r3, #1
 800718a:	4622      	mov	r2, r4
 800718c:	4641      	mov	r1, r8
 800718e:	4638      	mov	r0, r7
 8007190:	47c8      	blx	r9
 8007192:	3001      	adds	r0, #1
 8007194:	d0e6      	beq.n	8007164 <_printf_common+0xa4>
 8007196:	3601      	adds	r6, #1
 8007198:	e7d9      	b.n	800714e <_printf_common+0x8e>
	...

0800719c <_printf_i>:
 800719c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071a0:	7e0f      	ldrb	r7, [r1, #24]
 80071a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80071a4:	2f78      	cmp	r7, #120	@ 0x78
 80071a6:	4691      	mov	r9, r2
 80071a8:	4680      	mov	r8, r0
 80071aa:	460c      	mov	r4, r1
 80071ac:	469a      	mov	sl, r3
 80071ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80071b2:	d807      	bhi.n	80071c4 <_printf_i+0x28>
 80071b4:	2f62      	cmp	r7, #98	@ 0x62
 80071b6:	d80a      	bhi.n	80071ce <_printf_i+0x32>
 80071b8:	2f00      	cmp	r7, #0
 80071ba:	f000 80d1 	beq.w	8007360 <_printf_i+0x1c4>
 80071be:	2f58      	cmp	r7, #88	@ 0x58
 80071c0:	f000 80b8 	beq.w	8007334 <_printf_i+0x198>
 80071c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80071cc:	e03a      	b.n	8007244 <_printf_i+0xa8>
 80071ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80071d2:	2b15      	cmp	r3, #21
 80071d4:	d8f6      	bhi.n	80071c4 <_printf_i+0x28>
 80071d6:	a101      	add	r1, pc, #4	@ (adr r1, 80071dc <_printf_i+0x40>)
 80071d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071dc:	08007235 	.word	0x08007235
 80071e0:	08007249 	.word	0x08007249
 80071e4:	080071c5 	.word	0x080071c5
 80071e8:	080071c5 	.word	0x080071c5
 80071ec:	080071c5 	.word	0x080071c5
 80071f0:	080071c5 	.word	0x080071c5
 80071f4:	08007249 	.word	0x08007249
 80071f8:	080071c5 	.word	0x080071c5
 80071fc:	080071c5 	.word	0x080071c5
 8007200:	080071c5 	.word	0x080071c5
 8007204:	080071c5 	.word	0x080071c5
 8007208:	08007347 	.word	0x08007347
 800720c:	08007273 	.word	0x08007273
 8007210:	08007301 	.word	0x08007301
 8007214:	080071c5 	.word	0x080071c5
 8007218:	080071c5 	.word	0x080071c5
 800721c:	08007369 	.word	0x08007369
 8007220:	080071c5 	.word	0x080071c5
 8007224:	08007273 	.word	0x08007273
 8007228:	080071c5 	.word	0x080071c5
 800722c:	080071c5 	.word	0x080071c5
 8007230:	08007309 	.word	0x08007309
 8007234:	6833      	ldr	r3, [r6, #0]
 8007236:	1d1a      	adds	r2, r3, #4
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	6032      	str	r2, [r6, #0]
 800723c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007240:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007244:	2301      	movs	r3, #1
 8007246:	e09c      	b.n	8007382 <_printf_i+0x1e6>
 8007248:	6833      	ldr	r3, [r6, #0]
 800724a:	6820      	ldr	r0, [r4, #0]
 800724c:	1d19      	adds	r1, r3, #4
 800724e:	6031      	str	r1, [r6, #0]
 8007250:	0606      	lsls	r6, r0, #24
 8007252:	d501      	bpl.n	8007258 <_printf_i+0xbc>
 8007254:	681d      	ldr	r5, [r3, #0]
 8007256:	e003      	b.n	8007260 <_printf_i+0xc4>
 8007258:	0645      	lsls	r5, r0, #25
 800725a:	d5fb      	bpl.n	8007254 <_printf_i+0xb8>
 800725c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007260:	2d00      	cmp	r5, #0
 8007262:	da03      	bge.n	800726c <_printf_i+0xd0>
 8007264:	232d      	movs	r3, #45	@ 0x2d
 8007266:	426d      	negs	r5, r5
 8007268:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800726c:	4858      	ldr	r0, [pc, #352]	@ (80073d0 <_printf_i+0x234>)
 800726e:	230a      	movs	r3, #10
 8007270:	e011      	b.n	8007296 <_printf_i+0xfa>
 8007272:	6821      	ldr	r1, [r4, #0]
 8007274:	6833      	ldr	r3, [r6, #0]
 8007276:	0608      	lsls	r0, r1, #24
 8007278:	f853 5b04 	ldr.w	r5, [r3], #4
 800727c:	d402      	bmi.n	8007284 <_printf_i+0xe8>
 800727e:	0649      	lsls	r1, r1, #25
 8007280:	bf48      	it	mi
 8007282:	b2ad      	uxthmi	r5, r5
 8007284:	2f6f      	cmp	r7, #111	@ 0x6f
 8007286:	4852      	ldr	r0, [pc, #328]	@ (80073d0 <_printf_i+0x234>)
 8007288:	6033      	str	r3, [r6, #0]
 800728a:	bf14      	ite	ne
 800728c:	230a      	movne	r3, #10
 800728e:	2308      	moveq	r3, #8
 8007290:	2100      	movs	r1, #0
 8007292:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007296:	6866      	ldr	r6, [r4, #4]
 8007298:	60a6      	str	r6, [r4, #8]
 800729a:	2e00      	cmp	r6, #0
 800729c:	db05      	blt.n	80072aa <_printf_i+0x10e>
 800729e:	6821      	ldr	r1, [r4, #0]
 80072a0:	432e      	orrs	r6, r5
 80072a2:	f021 0104 	bic.w	r1, r1, #4
 80072a6:	6021      	str	r1, [r4, #0]
 80072a8:	d04b      	beq.n	8007342 <_printf_i+0x1a6>
 80072aa:	4616      	mov	r6, r2
 80072ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80072b0:	fb03 5711 	mls	r7, r3, r1, r5
 80072b4:	5dc7      	ldrb	r7, [r0, r7]
 80072b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80072ba:	462f      	mov	r7, r5
 80072bc:	42bb      	cmp	r3, r7
 80072be:	460d      	mov	r5, r1
 80072c0:	d9f4      	bls.n	80072ac <_printf_i+0x110>
 80072c2:	2b08      	cmp	r3, #8
 80072c4:	d10b      	bne.n	80072de <_printf_i+0x142>
 80072c6:	6823      	ldr	r3, [r4, #0]
 80072c8:	07df      	lsls	r7, r3, #31
 80072ca:	d508      	bpl.n	80072de <_printf_i+0x142>
 80072cc:	6923      	ldr	r3, [r4, #16]
 80072ce:	6861      	ldr	r1, [r4, #4]
 80072d0:	4299      	cmp	r1, r3
 80072d2:	bfde      	ittt	le
 80072d4:	2330      	movle	r3, #48	@ 0x30
 80072d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072de:	1b92      	subs	r2, r2, r6
 80072e0:	6122      	str	r2, [r4, #16]
 80072e2:	f8cd a000 	str.w	sl, [sp]
 80072e6:	464b      	mov	r3, r9
 80072e8:	aa03      	add	r2, sp, #12
 80072ea:	4621      	mov	r1, r4
 80072ec:	4640      	mov	r0, r8
 80072ee:	f7ff fee7 	bl	80070c0 <_printf_common>
 80072f2:	3001      	adds	r0, #1
 80072f4:	d14a      	bne.n	800738c <_printf_i+0x1f0>
 80072f6:	f04f 30ff 	mov.w	r0, #4294967295
 80072fa:	b004      	add	sp, #16
 80072fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007300:	6823      	ldr	r3, [r4, #0]
 8007302:	f043 0320 	orr.w	r3, r3, #32
 8007306:	6023      	str	r3, [r4, #0]
 8007308:	4832      	ldr	r0, [pc, #200]	@ (80073d4 <_printf_i+0x238>)
 800730a:	2778      	movs	r7, #120	@ 0x78
 800730c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007310:	6823      	ldr	r3, [r4, #0]
 8007312:	6831      	ldr	r1, [r6, #0]
 8007314:	061f      	lsls	r7, r3, #24
 8007316:	f851 5b04 	ldr.w	r5, [r1], #4
 800731a:	d402      	bmi.n	8007322 <_printf_i+0x186>
 800731c:	065f      	lsls	r7, r3, #25
 800731e:	bf48      	it	mi
 8007320:	b2ad      	uxthmi	r5, r5
 8007322:	6031      	str	r1, [r6, #0]
 8007324:	07d9      	lsls	r1, r3, #31
 8007326:	bf44      	itt	mi
 8007328:	f043 0320 	orrmi.w	r3, r3, #32
 800732c:	6023      	strmi	r3, [r4, #0]
 800732e:	b11d      	cbz	r5, 8007338 <_printf_i+0x19c>
 8007330:	2310      	movs	r3, #16
 8007332:	e7ad      	b.n	8007290 <_printf_i+0xf4>
 8007334:	4826      	ldr	r0, [pc, #152]	@ (80073d0 <_printf_i+0x234>)
 8007336:	e7e9      	b.n	800730c <_printf_i+0x170>
 8007338:	6823      	ldr	r3, [r4, #0]
 800733a:	f023 0320 	bic.w	r3, r3, #32
 800733e:	6023      	str	r3, [r4, #0]
 8007340:	e7f6      	b.n	8007330 <_printf_i+0x194>
 8007342:	4616      	mov	r6, r2
 8007344:	e7bd      	b.n	80072c2 <_printf_i+0x126>
 8007346:	6833      	ldr	r3, [r6, #0]
 8007348:	6825      	ldr	r5, [r4, #0]
 800734a:	6961      	ldr	r1, [r4, #20]
 800734c:	1d18      	adds	r0, r3, #4
 800734e:	6030      	str	r0, [r6, #0]
 8007350:	062e      	lsls	r6, r5, #24
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	d501      	bpl.n	800735a <_printf_i+0x1be>
 8007356:	6019      	str	r1, [r3, #0]
 8007358:	e002      	b.n	8007360 <_printf_i+0x1c4>
 800735a:	0668      	lsls	r0, r5, #25
 800735c:	d5fb      	bpl.n	8007356 <_printf_i+0x1ba>
 800735e:	8019      	strh	r1, [r3, #0]
 8007360:	2300      	movs	r3, #0
 8007362:	6123      	str	r3, [r4, #16]
 8007364:	4616      	mov	r6, r2
 8007366:	e7bc      	b.n	80072e2 <_printf_i+0x146>
 8007368:	6833      	ldr	r3, [r6, #0]
 800736a:	1d1a      	adds	r2, r3, #4
 800736c:	6032      	str	r2, [r6, #0]
 800736e:	681e      	ldr	r6, [r3, #0]
 8007370:	6862      	ldr	r2, [r4, #4]
 8007372:	2100      	movs	r1, #0
 8007374:	4630      	mov	r0, r6
 8007376:	f7f8 ff33 	bl	80001e0 <memchr>
 800737a:	b108      	cbz	r0, 8007380 <_printf_i+0x1e4>
 800737c:	1b80      	subs	r0, r0, r6
 800737e:	6060      	str	r0, [r4, #4]
 8007380:	6863      	ldr	r3, [r4, #4]
 8007382:	6123      	str	r3, [r4, #16]
 8007384:	2300      	movs	r3, #0
 8007386:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800738a:	e7aa      	b.n	80072e2 <_printf_i+0x146>
 800738c:	6923      	ldr	r3, [r4, #16]
 800738e:	4632      	mov	r2, r6
 8007390:	4649      	mov	r1, r9
 8007392:	4640      	mov	r0, r8
 8007394:	47d0      	blx	sl
 8007396:	3001      	adds	r0, #1
 8007398:	d0ad      	beq.n	80072f6 <_printf_i+0x15a>
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	079b      	lsls	r3, r3, #30
 800739e:	d413      	bmi.n	80073c8 <_printf_i+0x22c>
 80073a0:	68e0      	ldr	r0, [r4, #12]
 80073a2:	9b03      	ldr	r3, [sp, #12]
 80073a4:	4298      	cmp	r0, r3
 80073a6:	bfb8      	it	lt
 80073a8:	4618      	movlt	r0, r3
 80073aa:	e7a6      	b.n	80072fa <_printf_i+0x15e>
 80073ac:	2301      	movs	r3, #1
 80073ae:	4632      	mov	r2, r6
 80073b0:	4649      	mov	r1, r9
 80073b2:	4640      	mov	r0, r8
 80073b4:	47d0      	blx	sl
 80073b6:	3001      	adds	r0, #1
 80073b8:	d09d      	beq.n	80072f6 <_printf_i+0x15a>
 80073ba:	3501      	adds	r5, #1
 80073bc:	68e3      	ldr	r3, [r4, #12]
 80073be:	9903      	ldr	r1, [sp, #12]
 80073c0:	1a5b      	subs	r3, r3, r1
 80073c2:	42ab      	cmp	r3, r5
 80073c4:	dcf2      	bgt.n	80073ac <_printf_i+0x210>
 80073c6:	e7eb      	b.n	80073a0 <_printf_i+0x204>
 80073c8:	2500      	movs	r5, #0
 80073ca:	f104 0619 	add.w	r6, r4, #25
 80073ce:	e7f5      	b.n	80073bc <_printf_i+0x220>
 80073d0:	0800a34e 	.word	0x0800a34e
 80073d4:	0800a35f 	.word	0x0800a35f

080073d8 <std>:
 80073d8:	2300      	movs	r3, #0
 80073da:	b510      	push	{r4, lr}
 80073dc:	4604      	mov	r4, r0
 80073de:	e9c0 3300 	strd	r3, r3, [r0]
 80073e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80073e6:	6083      	str	r3, [r0, #8]
 80073e8:	8181      	strh	r1, [r0, #12]
 80073ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80073ec:	81c2      	strh	r2, [r0, #14]
 80073ee:	6183      	str	r3, [r0, #24]
 80073f0:	4619      	mov	r1, r3
 80073f2:	2208      	movs	r2, #8
 80073f4:	305c      	adds	r0, #92	@ 0x5c
 80073f6:	f000 f926 	bl	8007646 <memset>
 80073fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007430 <std+0x58>)
 80073fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80073fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007434 <std+0x5c>)
 8007400:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007402:	4b0d      	ldr	r3, [pc, #52]	@ (8007438 <std+0x60>)
 8007404:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007406:	4b0d      	ldr	r3, [pc, #52]	@ (800743c <std+0x64>)
 8007408:	6323      	str	r3, [r4, #48]	@ 0x30
 800740a:	4b0d      	ldr	r3, [pc, #52]	@ (8007440 <std+0x68>)
 800740c:	6224      	str	r4, [r4, #32]
 800740e:	429c      	cmp	r4, r3
 8007410:	d006      	beq.n	8007420 <std+0x48>
 8007412:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007416:	4294      	cmp	r4, r2
 8007418:	d002      	beq.n	8007420 <std+0x48>
 800741a:	33d0      	adds	r3, #208	@ 0xd0
 800741c:	429c      	cmp	r4, r3
 800741e:	d105      	bne.n	800742c <std+0x54>
 8007420:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007428:	f000 b98a 	b.w	8007740 <__retarget_lock_init_recursive>
 800742c:	bd10      	pop	{r4, pc}
 800742e:	bf00      	nop
 8007430:	080075a1 	.word	0x080075a1
 8007434:	080075c3 	.word	0x080075c3
 8007438:	080075fb 	.word	0x080075fb
 800743c:	0800761f 	.word	0x0800761f
 8007440:	20001990 	.word	0x20001990

08007444 <stdio_exit_handler>:
 8007444:	4a02      	ldr	r2, [pc, #8]	@ (8007450 <stdio_exit_handler+0xc>)
 8007446:	4903      	ldr	r1, [pc, #12]	@ (8007454 <stdio_exit_handler+0x10>)
 8007448:	4803      	ldr	r0, [pc, #12]	@ (8007458 <stdio_exit_handler+0x14>)
 800744a:	f000 b869 	b.w	8007520 <_fwalk_sglue>
 800744e:	bf00      	nop
 8007450:	2000000c 	.word	0x2000000c
 8007454:	080090c5 	.word	0x080090c5
 8007458:	2000001c 	.word	0x2000001c

0800745c <cleanup_stdio>:
 800745c:	6841      	ldr	r1, [r0, #4]
 800745e:	4b0c      	ldr	r3, [pc, #48]	@ (8007490 <cleanup_stdio+0x34>)
 8007460:	4299      	cmp	r1, r3
 8007462:	b510      	push	{r4, lr}
 8007464:	4604      	mov	r4, r0
 8007466:	d001      	beq.n	800746c <cleanup_stdio+0x10>
 8007468:	f001 fe2c 	bl	80090c4 <_fflush_r>
 800746c:	68a1      	ldr	r1, [r4, #8]
 800746e:	4b09      	ldr	r3, [pc, #36]	@ (8007494 <cleanup_stdio+0x38>)
 8007470:	4299      	cmp	r1, r3
 8007472:	d002      	beq.n	800747a <cleanup_stdio+0x1e>
 8007474:	4620      	mov	r0, r4
 8007476:	f001 fe25 	bl	80090c4 <_fflush_r>
 800747a:	68e1      	ldr	r1, [r4, #12]
 800747c:	4b06      	ldr	r3, [pc, #24]	@ (8007498 <cleanup_stdio+0x3c>)
 800747e:	4299      	cmp	r1, r3
 8007480:	d004      	beq.n	800748c <cleanup_stdio+0x30>
 8007482:	4620      	mov	r0, r4
 8007484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007488:	f001 be1c 	b.w	80090c4 <_fflush_r>
 800748c:	bd10      	pop	{r4, pc}
 800748e:	bf00      	nop
 8007490:	20001990 	.word	0x20001990
 8007494:	200019f8 	.word	0x200019f8
 8007498:	20001a60 	.word	0x20001a60

0800749c <global_stdio_init.part.0>:
 800749c:	b510      	push	{r4, lr}
 800749e:	4b0b      	ldr	r3, [pc, #44]	@ (80074cc <global_stdio_init.part.0+0x30>)
 80074a0:	4c0b      	ldr	r4, [pc, #44]	@ (80074d0 <global_stdio_init.part.0+0x34>)
 80074a2:	4a0c      	ldr	r2, [pc, #48]	@ (80074d4 <global_stdio_init.part.0+0x38>)
 80074a4:	601a      	str	r2, [r3, #0]
 80074a6:	4620      	mov	r0, r4
 80074a8:	2200      	movs	r2, #0
 80074aa:	2104      	movs	r1, #4
 80074ac:	f7ff ff94 	bl	80073d8 <std>
 80074b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80074b4:	2201      	movs	r2, #1
 80074b6:	2109      	movs	r1, #9
 80074b8:	f7ff ff8e 	bl	80073d8 <std>
 80074bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80074c0:	2202      	movs	r2, #2
 80074c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074c6:	2112      	movs	r1, #18
 80074c8:	f7ff bf86 	b.w	80073d8 <std>
 80074cc:	20001ac8 	.word	0x20001ac8
 80074d0:	20001990 	.word	0x20001990
 80074d4:	08007445 	.word	0x08007445

080074d8 <__sfp_lock_acquire>:
 80074d8:	4801      	ldr	r0, [pc, #4]	@ (80074e0 <__sfp_lock_acquire+0x8>)
 80074da:	f000 b932 	b.w	8007742 <__retarget_lock_acquire_recursive>
 80074de:	bf00      	nop
 80074e0:	20001ad1 	.word	0x20001ad1

080074e4 <__sfp_lock_release>:
 80074e4:	4801      	ldr	r0, [pc, #4]	@ (80074ec <__sfp_lock_release+0x8>)
 80074e6:	f000 b92d 	b.w	8007744 <__retarget_lock_release_recursive>
 80074ea:	bf00      	nop
 80074ec:	20001ad1 	.word	0x20001ad1

080074f0 <__sinit>:
 80074f0:	b510      	push	{r4, lr}
 80074f2:	4604      	mov	r4, r0
 80074f4:	f7ff fff0 	bl	80074d8 <__sfp_lock_acquire>
 80074f8:	6a23      	ldr	r3, [r4, #32]
 80074fa:	b11b      	cbz	r3, 8007504 <__sinit+0x14>
 80074fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007500:	f7ff bff0 	b.w	80074e4 <__sfp_lock_release>
 8007504:	4b04      	ldr	r3, [pc, #16]	@ (8007518 <__sinit+0x28>)
 8007506:	6223      	str	r3, [r4, #32]
 8007508:	4b04      	ldr	r3, [pc, #16]	@ (800751c <__sinit+0x2c>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d1f5      	bne.n	80074fc <__sinit+0xc>
 8007510:	f7ff ffc4 	bl	800749c <global_stdio_init.part.0>
 8007514:	e7f2      	b.n	80074fc <__sinit+0xc>
 8007516:	bf00      	nop
 8007518:	0800745d 	.word	0x0800745d
 800751c:	20001ac8 	.word	0x20001ac8

08007520 <_fwalk_sglue>:
 8007520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007524:	4607      	mov	r7, r0
 8007526:	4688      	mov	r8, r1
 8007528:	4614      	mov	r4, r2
 800752a:	2600      	movs	r6, #0
 800752c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007530:	f1b9 0901 	subs.w	r9, r9, #1
 8007534:	d505      	bpl.n	8007542 <_fwalk_sglue+0x22>
 8007536:	6824      	ldr	r4, [r4, #0]
 8007538:	2c00      	cmp	r4, #0
 800753a:	d1f7      	bne.n	800752c <_fwalk_sglue+0xc>
 800753c:	4630      	mov	r0, r6
 800753e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007542:	89ab      	ldrh	r3, [r5, #12]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d907      	bls.n	8007558 <_fwalk_sglue+0x38>
 8007548:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800754c:	3301      	adds	r3, #1
 800754e:	d003      	beq.n	8007558 <_fwalk_sglue+0x38>
 8007550:	4629      	mov	r1, r5
 8007552:	4638      	mov	r0, r7
 8007554:	47c0      	blx	r8
 8007556:	4306      	orrs	r6, r0
 8007558:	3568      	adds	r5, #104	@ 0x68
 800755a:	e7e9      	b.n	8007530 <_fwalk_sglue+0x10>

0800755c <siprintf>:
 800755c:	b40e      	push	{r1, r2, r3}
 800755e:	b510      	push	{r4, lr}
 8007560:	b09d      	sub	sp, #116	@ 0x74
 8007562:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007564:	9002      	str	r0, [sp, #8]
 8007566:	9006      	str	r0, [sp, #24]
 8007568:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800756c:	480a      	ldr	r0, [pc, #40]	@ (8007598 <siprintf+0x3c>)
 800756e:	9107      	str	r1, [sp, #28]
 8007570:	9104      	str	r1, [sp, #16]
 8007572:	490a      	ldr	r1, [pc, #40]	@ (800759c <siprintf+0x40>)
 8007574:	f853 2b04 	ldr.w	r2, [r3], #4
 8007578:	9105      	str	r1, [sp, #20]
 800757a:	2400      	movs	r4, #0
 800757c:	a902      	add	r1, sp, #8
 800757e:	6800      	ldr	r0, [r0, #0]
 8007580:	9301      	str	r3, [sp, #4]
 8007582:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007584:	f001 fc1e 	bl	8008dc4 <_svfiprintf_r>
 8007588:	9b02      	ldr	r3, [sp, #8]
 800758a:	701c      	strb	r4, [r3, #0]
 800758c:	b01d      	add	sp, #116	@ 0x74
 800758e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007592:	b003      	add	sp, #12
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop
 8007598:	20000018 	.word	0x20000018
 800759c:	ffff0208 	.word	0xffff0208

080075a0 <__sread>:
 80075a0:	b510      	push	{r4, lr}
 80075a2:	460c      	mov	r4, r1
 80075a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075a8:	f000 f87c 	bl	80076a4 <_read_r>
 80075ac:	2800      	cmp	r0, #0
 80075ae:	bfab      	itete	ge
 80075b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80075b2:	89a3      	ldrhlt	r3, [r4, #12]
 80075b4:	181b      	addge	r3, r3, r0
 80075b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80075ba:	bfac      	ite	ge
 80075bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80075be:	81a3      	strhlt	r3, [r4, #12]
 80075c0:	bd10      	pop	{r4, pc}

080075c2 <__swrite>:
 80075c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c6:	461f      	mov	r7, r3
 80075c8:	898b      	ldrh	r3, [r1, #12]
 80075ca:	05db      	lsls	r3, r3, #23
 80075cc:	4605      	mov	r5, r0
 80075ce:	460c      	mov	r4, r1
 80075d0:	4616      	mov	r6, r2
 80075d2:	d505      	bpl.n	80075e0 <__swrite+0x1e>
 80075d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075d8:	2302      	movs	r3, #2
 80075da:	2200      	movs	r2, #0
 80075dc:	f000 f850 	bl	8007680 <_lseek_r>
 80075e0:	89a3      	ldrh	r3, [r4, #12]
 80075e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075ea:	81a3      	strh	r3, [r4, #12]
 80075ec:	4632      	mov	r2, r6
 80075ee:	463b      	mov	r3, r7
 80075f0:	4628      	mov	r0, r5
 80075f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075f6:	f000 b867 	b.w	80076c8 <_write_r>

080075fa <__sseek>:
 80075fa:	b510      	push	{r4, lr}
 80075fc:	460c      	mov	r4, r1
 80075fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007602:	f000 f83d 	bl	8007680 <_lseek_r>
 8007606:	1c43      	adds	r3, r0, #1
 8007608:	89a3      	ldrh	r3, [r4, #12]
 800760a:	bf15      	itete	ne
 800760c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800760e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007612:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007616:	81a3      	strheq	r3, [r4, #12]
 8007618:	bf18      	it	ne
 800761a:	81a3      	strhne	r3, [r4, #12]
 800761c:	bd10      	pop	{r4, pc}

0800761e <__sclose>:
 800761e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007622:	f000 b81d 	b.w	8007660 <_close_r>

08007626 <memcmp>:
 8007626:	b510      	push	{r4, lr}
 8007628:	3901      	subs	r1, #1
 800762a:	4402      	add	r2, r0
 800762c:	4290      	cmp	r0, r2
 800762e:	d101      	bne.n	8007634 <memcmp+0xe>
 8007630:	2000      	movs	r0, #0
 8007632:	e005      	b.n	8007640 <memcmp+0x1a>
 8007634:	7803      	ldrb	r3, [r0, #0]
 8007636:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800763a:	42a3      	cmp	r3, r4
 800763c:	d001      	beq.n	8007642 <memcmp+0x1c>
 800763e:	1b18      	subs	r0, r3, r4
 8007640:	bd10      	pop	{r4, pc}
 8007642:	3001      	adds	r0, #1
 8007644:	e7f2      	b.n	800762c <memcmp+0x6>

08007646 <memset>:
 8007646:	4402      	add	r2, r0
 8007648:	4603      	mov	r3, r0
 800764a:	4293      	cmp	r3, r2
 800764c:	d100      	bne.n	8007650 <memset+0xa>
 800764e:	4770      	bx	lr
 8007650:	f803 1b01 	strb.w	r1, [r3], #1
 8007654:	e7f9      	b.n	800764a <memset+0x4>
	...

08007658 <_localeconv_r>:
 8007658:	4800      	ldr	r0, [pc, #0]	@ (800765c <_localeconv_r+0x4>)
 800765a:	4770      	bx	lr
 800765c:	20000158 	.word	0x20000158

08007660 <_close_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	4d06      	ldr	r5, [pc, #24]	@ (800767c <_close_r+0x1c>)
 8007664:	2300      	movs	r3, #0
 8007666:	4604      	mov	r4, r0
 8007668:	4608      	mov	r0, r1
 800766a:	602b      	str	r3, [r5, #0]
 800766c:	f7fb fd88 	bl	8003180 <_close>
 8007670:	1c43      	adds	r3, r0, #1
 8007672:	d102      	bne.n	800767a <_close_r+0x1a>
 8007674:	682b      	ldr	r3, [r5, #0]
 8007676:	b103      	cbz	r3, 800767a <_close_r+0x1a>
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	bd38      	pop	{r3, r4, r5, pc}
 800767c:	20001acc 	.word	0x20001acc

08007680 <_lseek_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4d07      	ldr	r5, [pc, #28]	@ (80076a0 <_lseek_r+0x20>)
 8007684:	4604      	mov	r4, r0
 8007686:	4608      	mov	r0, r1
 8007688:	4611      	mov	r1, r2
 800768a:	2200      	movs	r2, #0
 800768c:	602a      	str	r2, [r5, #0]
 800768e:	461a      	mov	r2, r3
 8007690:	f7fb fd9d 	bl	80031ce <_lseek>
 8007694:	1c43      	adds	r3, r0, #1
 8007696:	d102      	bne.n	800769e <_lseek_r+0x1e>
 8007698:	682b      	ldr	r3, [r5, #0]
 800769a:	b103      	cbz	r3, 800769e <_lseek_r+0x1e>
 800769c:	6023      	str	r3, [r4, #0]
 800769e:	bd38      	pop	{r3, r4, r5, pc}
 80076a0:	20001acc 	.word	0x20001acc

080076a4 <_read_r>:
 80076a4:	b538      	push	{r3, r4, r5, lr}
 80076a6:	4d07      	ldr	r5, [pc, #28]	@ (80076c4 <_read_r+0x20>)
 80076a8:	4604      	mov	r4, r0
 80076aa:	4608      	mov	r0, r1
 80076ac:	4611      	mov	r1, r2
 80076ae:	2200      	movs	r2, #0
 80076b0:	602a      	str	r2, [r5, #0]
 80076b2:	461a      	mov	r2, r3
 80076b4:	f7fb fd2b 	bl	800310e <_read>
 80076b8:	1c43      	adds	r3, r0, #1
 80076ba:	d102      	bne.n	80076c2 <_read_r+0x1e>
 80076bc:	682b      	ldr	r3, [r5, #0]
 80076be:	b103      	cbz	r3, 80076c2 <_read_r+0x1e>
 80076c0:	6023      	str	r3, [r4, #0]
 80076c2:	bd38      	pop	{r3, r4, r5, pc}
 80076c4:	20001acc 	.word	0x20001acc

080076c8 <_write_r>:
 80076c8:	b538      	push	{r3, r4, r5, lr}
 80076ca:	4d07      	ldr	r5, [pc, #28]	@ (80076e8 <_write_r+0x20>)
 80076cc:	4604      	mov	r4, r0
 80076ce:	4608      	mov	r0, r1
 80076d0:	4611      	mov	r1, r2
 80076d2:	2200      	movs	r2, #0
 80076d4:	602a      	str	r2, [r5, #0]
 80076d6:	461a      	mov	r2, r3
 80076d8:	f7fb fd36 	bl	8003148 <_write>
 80076dc:	1c43      	adds	r3, r0, #1
 80076de:	d102      	bne.n	80076e6 <_write_r+0x1e>
 80076e0:	682b      	ldr	r3, [r5, #0]
 80076e2:	b103      	cbz	r3, 80076e6 <_write_r+0x1e>
 80076e4:	6023      	str	r3, [r4, #0]
 80076e6:	bd38      	pop	{r3, r4, r5, pc}
 80076e8:	20001acc 	.word	0x20001acc

080076ec <__errno>:
 80076ec:	4b01      	ldr	r3, [pc, #4]	@ (80076f4 <__errno+0x8>)
 80076ee:	6818      	ldr	r0, [r3, #0]
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	20000018 	.word	0x20000018

080076f8 <__libc_init_array>:
 80076f8:	b570      	push	{r4, r5, r6, lr}
 80076fa:	4d0d      	ldr	r5, [pc, #52]	@ (8007730 <__libc_init_array+0x38>)
 80076fc:	4c0d      	ldr	r4, [pc, #52]	@ (8007734 <__libc_init_array+0x3c>)
 80076fe:	1b64      	subs	r4, r4, r5
 8007700:	10a4      	asrs	r4, r4, #2
 8007702:	2600      	movs	r6, #0
 8007704:	42a6      	cmp	r6, r4
 8007706:	d109      	bne.n	800771c <__libc_init_array+0x24>
 8007708:	4d0b      	ldr	r5, [pc, #44]	@ (8007738 <__libc_init_array+0x40>)
 800770a:	4c0c      	ldr	r4, [pc, #48]	@ (800773c <__libc_init_array+0x44>)
 800770c:	f002 fa6a 	bl	8009be4 <_init>
 8007710:	1b64      	subs	r4, r4, r5
 8007712:	10a4      	asrs	r4, r4, #2
 8007714:	2600      	movs	r6, #0
 8007716:	42a6      	cmp	r6, r4
 8007718:	d105      	bne.n	8007726 <__libc_init_array+0x2e>
 800771a:	bd70      	pop	{r4, r5, r6, pc}
 800771c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007720:	4798      	blx	r3
 8007722:	3601      	adds	r6, #1
 8007724:	e7ee      	b.n	8007704 <__libc_init_array+0xc>
 8007726:	f855 3b04 	ldr.w	r3, [r5], #4
 800772a:	4798      	blx	r3
 800772c:	3601      	adds	r6, #1
 800772e:	e7f2      	b.n	8007716 <__libc_init_array+0x1e>
 8007730:	0800a6bc 	.word	0x0800a6bc
 8007734:	0800a6bc 	.word	0x0800a6bc
 8007738:	0800a6bc 	.word	0x0800a6bc
 800773c:	0800a6c0 	.word	0x0800a6c0

08007740 <__retarget_lock_init_recursive>:
 8007740:	4770      	bx	lr

08007742 <__retarget_lock_acquire_recursive>:
 8007742:	4770      	bx	lr

08007744 <__retarget_lock_release_recursive>:
 8007744:	4770      	bx	lr

08007746 <memcpy>:
 8007746:	440a      	add	r2, r1
 8007748:	4291      	cmp	r1, r2
 800774a:	f100 33ff 	add.w	r3, r0, #4294967295
 800774e:	d100      	bne.n	8007752 <memcpy+0xc>
 8007750:	4770      	bx	lr
 8007752:	b510      	push	{r4, lr}
 8007754:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007758:	f803 4f01 	strb.w	r4, [r3, #1]!
 800775c:	4291      	cmp	r1, r2
 800775e:	d1f9      	bne.n	8007754 <memcpy+0xe>
 8007760:	bd10      	pop	{r4, pc}

08007762 <quorem>:
 8007762:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007766:	6903      	ldr	r3, [r0, #16]
 8007768:	690c      	ldr	r4, [r1, #16]
 800776a:	42a3      	cmp	r3, r4
 800776c:	4607      	mov	r7, r0
 800776e:	db7e      	blt.n	800786e <quorem+0x10c>
 8007770:	3c01      	subs	r4, #1
 8007772:	f101 0814 	add.w	r8, r1, #20
 8007776:	00a3      	lsls	r3, r4, #2
 8007778:	f100 0514 	add.w	r5, r0, #20
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007782:	9301      	str	r3, [sp, #4]
 8007784:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007788:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800778c:	3301      	adds	r3, #1
 800778e:	429a      	cmp	r2, r3
 8007790:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007794:	fbb2 f6f3 	udiv	r6, r2, r3
 8007798:	d32e      	bcc.n	80077f8 <quorem+0x96>
 800779a:	f04f 0a00 	mov.w	sl, #0
 800779e:	46c4      	mov	ip, r8
 80077a0:	46ae      	mov	lr, r5
 80077a2:	46d3      	mov	fp, sl
 80077a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80077a8:	b298      	uxth	r0, r3
 80077aa:	fb06 a000 	mla	r0, r6, r0, sl
 80077ae:	0c02      	lsrs	r2, r0, #16
 80077b0:	0c1b      	lsrs	r3, r3, #16
 80077b2:	fb06 2303 	mla	r3, r6, r3, r2
 80077b6:	f8de 2000 	ldr.w	r2, [lr]
 80077ba:	b280      	uxth	r0, r0
 80077bc:	b292      	uxth	r2, r2
 80077be:	1a12      	subs	r2, r2, r0
 80077c0:	445a      	add	r2, fp
 80077c2:	f8de 0000 	ldr.w	r0, [lr]
 80077c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80077d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80077d4:	b292      	uxth	r2, r2
 80077d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80077da:	45e1      	cmp	r9, ip
 80077dc:	f84e 2b04 	str.w	r2, [lr], #4
 80077e0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80077e4:	d2de      	bcs.n	80077a4 <quorem+0x42>
 80077e6:	9b00      	ldr	r3, [sp, #0]
 80077e8:	58eb      	ldr	r3, [r5, r3]
 80077ea:	b92b      	cbnz	r3, 80077f8 <quorem+0x96>
 80077ec:	9b01      	ldr	r3, [sp, #4]
 80077ee:	3b04      	subs	r3, #4
 80077f0:	429d      	cmp	r5, r3
 80077f2:	461a      	mov	r2, r3
 80077f4:	d32f      	bcc.n	8007856 <quorem+0xf4>
 80077f6:	613c      	str	r4, [r7, #16]
 80077f8:	4638      	mov	r0, r7
 80077fa:	f001 f97f 	bl	8008afc <__mcmp>
 80077fe:	2800      	cmp	r0, #0
 8007800:	db25      	blt.n	800784e <quorem+0xec>
 8007802:	4629      	mov	r1, r5
 8007804:	2000      	movs	r0, #0
 8007806:	f858 2b04 	ldr.w	r2, [r8], #4
 800780a:	f8d1 c000 	ldr.w	ip, [r1]
 800780e:	fa1f fe82 	uxth.w	lr, r2
 8007812:	fa1f f38c 	uxth.w	r3, ip
 8007816:	eba3 030e 	sub.w	r3, r3, lr
 800781a:	4403      	add	r3, r0
 800781c:	0c12      	lsrs	r2, r2, #16
 800781e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007822:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007826:	b29b      	uxth	r3, r3
 8007828:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800782c:	45c1      	cmp	r9, r8
 800782e:	f841 3b04 	str.w	r3, [r1], #4
 8007832:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007836:	d2e6      	bcs.n	8007806 <quorem+0xa4>
 8007838:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800783c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007840:	b922      	cbnz	r2, 800784c <quorem+0xea>
 8007842:	3b04      	subs	r3, #4
 8007844:	429d      	cmp	r5, r3
 8007846:	461a      	mov	r2, r3
 8007848:	d30b      	bcc.n	8007862 <quorem+0x100>
 800784a:	613c      	str	r4, [r7, #16]
 800784c:	3601      	adds	r6, #1
 800784e:	4630      	mov	r0, r6
 8007850:	b003      	add	sp, #12
 8007852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007856:	6812      	ldr	r2, [r2, #0]
 8007858:	3b04      	subs	r3, #4
 800785a:	2a00      	cmp	r2, #0
 800785c:	d1cb      	bne.n	80077f6 <quorem+0x94>
 800785e:	3c01      	subs	r4, #1
 8007860:	e7c6      	b.n	80077f0 <quorem+0x8e>
 8007862:	6812      	ldr	r2, [r2, #0]
 8007864:	3b04      	subs	r3, #4
 8007866:	2a00      	cmp	r2, #0
 8007868:	d1ef      	bne.n	800784a <quorem+0xe8>
 800786a:	3c01      	subs	r4, #1
 800786c:	e7ea      	b.n	8007844 <quorem+0xe2>
 800786e:	2000      	movs	r0, #0
 8007870:	e7ee      	b.n	8007850 <quorem+0xee>
 8007872:	0000      	movs	r0, r0
 8007874:	0000      	movs	r0, r0
	...

08007878 <_dtoa_r>:
 8007878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787c:	69c7      	ldr	r7, [r0, #28]
 800787e:	b097      	sub	sp, #92	@ 0x5c
 8007880:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007884:	ec55 4b10 	vmov	r4, r5, d0
 8007888:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800788a:	9107      	str	r1, [sp, #28]
 800788c:	4681      	mov	r9, r0
 800788e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007890:	9311      	str	r3, [sp, #68]	@ 0x44
 8007892:	b97f      	cbnz	r7, 80078b4 <_dtoa_r+0x3c>
 8007894:	2010      	movs	r0, #16
 8007896:	f000 fe09 	bl	80084ac <malloc>
 800789a:	4602      	mov	r2, r0
 800789c:	f8c9 001c 	str.w	r0, [r9, #28]
 80078a0:	b920      	cbnz	r0, 80078ac <_dtoa_r+0x34>
 80078a2:	4ba9      	ldr	r3, [pc, #676]	@ (8007b48 <_dtoa_r+0x2d0>)
 80078a4:	21ef      	movs	r1, #239	@ 0xef
 80078a6:	48a9      	ldr	r0, [pc, #676]	@ (8007b4c <_dtoa_r+0x2d4>)
 80078a8:	f001 fc5e 	bl	8009168 <__assert_func>
 80078ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80078b0:	6007      	str	r7, [r0, #0]
 80078b2:	60c7      	str	r7, [r0, #12]
 80078b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80078b8:	6819      	ldr	r1, [r3, #0]
 80078ba:	b159      	cbz	r1, 80078d4 <_dtoa_r+0x5c>
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	604a      	str	r2, [r1, #4]
 80078c0:	2301      	movs	r3, #1
 80078c2:	4093      	lsls	r3, r2
 80078c4:	608b      	str	r3, [r1, #8]
 80078c6:	4648      	mov	r0, r9
 80078c8:	f000 fee6 	bl	8008698 <_Bfree>
 80078cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80078d0:	2200      	movs	r2, #0
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	1e2b      	subs	r3, r5, #0
 80078d6:	bfb9      	ittee	lt
 80078d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80078dc:	9305      	strlt	r3, [sp, #20]
 80078de:	2300      	movge	r3, #0
 80078e0:	6033      	strge	r3, [r6, #0]
 80078e2:	9f05      	ldr	r7, [sp, #20]
 80078e4:	4b9a      	ldr	r3, [pc, #616]	@ (8007b50 <_dtoa_r+0x2d8>)
 80078e6:	bfbc      	itt	lt
 80078e8:	2201      	movlt	r2, #1
 80078ea:	6032      	strlt	r2, [r6, #0]
 80078ec:	43bb      	bics	r3, r7
 80078ee:	d112      	bne.n	8007916 <_dtoa_r+0x9e>
 80078f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80078f6:	6013      	str	r3, [r2, #0]
 80078f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80078fc:	4323      	orrs	r3, r4
 80078fe:	f000 855a 	beq.w	80083b6 <_dtoa_r+0xb3e>
 8007902:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007904:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007b64 <_dtoa_r+0x2ec>
 8007908:	2b00      	cmp	r3, #0
 800790a:	f000 855c 	beq.w	80083c6 <_dtoa_r+0xb4e>
 800790e:	f10a 0303 	add.w	r3, sl, #3
 8007912:	f000 bd56 	b.w	80083c2 <_dtoa_r+0xb4a>
 8007916:	ed9d 7b04 	vldr	d7, [sp, #16]
 800791a:	2200      	movs	r2, #0
 800791c:	ec51 0b17 	vmov	r0, r1, d7
 8007920:	2300      	movs	r3, #0
 8007922:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007926:	f7f9 f8d7 	bl	8000ad8 <__aeabi_dcmpeq>
 800792a:	4680      	mov	r8, r0
 800792c:	b158      	cbz	r0, 8007946 <_dtoa_r+0xce>
 800792e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007930:	2301      	movs	r3, #1
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007936:	b113      	cbz	r3, 800793e <_dtoa_r+0xc6>
 8007938:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800793a:	4b86      	ldr	r3, [pc, #536]	@ (8007b54 <_dtoa_r+0x2dc>)
 800793c:	6013      	str	r3, [r2, #0]
 800793e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007b68 <_dtoa_r+0x2f0>
 8007942:	f000 bd40 	b.w	80083c6 <_dtoa_r+0xb4e>
 8007946:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800794a:	aa14      	add	r2, sp, #80	@ 0x50
 800794c:	a915      	add	r1, sp, #84	@ 0x54
 800794e:	4648      	mov	r0, r9
 8007950:	f001 f984 	bl	8008c5c <__d2b>
 8007954:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007958:	9002      	str	r0, [sp, #8]
 800795a:	2e00      	cmp	r6, #0
 800795c:	d078      	beq.n	8007a50 <_dtoa_r+0x1d8>
 800795e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007960:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007968:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800796c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007970:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007974:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007978:	4619      	mov	r1, r3
 800797a:	2200      	movs	r2, #0
 800797c:	4b76      	ldr	r3, [pc, #472]	@ (8007b58 <_dtoa_r+0x2e0>)
 800797e:	f7f8 fc8b 	bl	8000298 <__aeabi_dsub>
 8007982:	a36b      	add	r3, pc, #428	@ (adr r3, 8007b30 <_dtoa_r+0x2b8>)
 8007984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007988:	f7f8 fe3e 	bl	8000608 <__aeabi_dmul>
 800798c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007b38 <_dtoa_r+0x2c0>)
 800798e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007992:	f7f8 fc83 	bl	800029c <__adddf3>
 8007996:	4604      	mov	r4, r0
 8007998:	4630      	mov	r0, r6
 800799a:	460d      	mov	r5, r1
 800799c:	f7f8 fdca 	bl	8000534 <__aeabi_i2d>
 80079a0:	a367      	add	r3, pc, #412	@ (adr r3, 8007b40 <_dtoa_r+0x2c8>)
 80079a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a6:	f7f8 fe2f 	bl	8000608 <__aeabi_dmul>
 80079aa:	4602      	mov	r2, r0
 80079ac:	460b      	mov	r3, r1
 80079ae:	4620      	mov	r0, r4
 80079b0:	4629      	mov	r1, r5
 80079b2:	f7f8 fc73 	bl	800029c <__adddf3>
 80079b6:	4604      	mov	r4, r0
 80079b8:	460d      	mov	r5, r1
 80079ba:	f7f9 f8d5 	bl	8000b68 <__aeabi_d2iz>
 80079be:	2200      	movs	r2, #0
 80079c0:	4607      	mov	r7, r0
 80079c2:	2300      	movs	r3, #0
 80079c4:	4620      	mov	r0, r4
 80079c6:	4629      	mov	r1, r5
 80079c8:	f7f9 f890 	bl	8000aec <__aeabi_dcmplt>
 80079cc:	b140      	cbz	r0, 80079e0 <_dtoa_r+0x168>
 80079ce:	4638      	mov	r0, r7
 80079d0:	f7f8 fdb0 	bl	8000534 <__aeabi_i2d>
 80079d4:	4622      	mov	r2, r4
 80079d6:	462b      	mov	r3, r5
 80079d8:	f7f9 f87e 	bl	8000ad8 <__aeabi_dcmpeq>
 80079dc:	b900      	cbnz	r0, 80079e0 <_dtoa_r+0x168>
 80079de:	3f01      	subs	r7, #1
 80079e0:	2f16      	cmp	r7, #22
 80079e2:	d852      	bhi.n	8007a8a <_dtoa_r+0x212>
 80079e4:	4b5d      	ldr	r3, [pc, #372]	@ (8007b5c <_dtoa_r+0x2e4>)
 80079e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80079f2:	f7f9 f87b 	bl	8000aec <__aeabi_dcmplt>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	d049      	beq.n	8007a8e <_dtoa_r+0x216>
 80079fa:	3f01      	subs	r7, #1
 80079fc:	2300      	movs	r3, #0
 80079fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a02:	1b9b      	subs	r3, r3, r6
 8007a04:	1e5a      	subs	r2, r3, #1
 8007a06:	bf45      	ittet	mi
 8007a08:	f1c3 0301 	rsbmi	r3, r3, #1
 8007a0c:	9300      	strmi	r3, [sp, #0]
 8007a0e:	2300      	movpl	r3, #0
 8007a10:	2300      	movmi	r3, #0
 8007a12:	9206      	str	r2, [sp, #24]
 8007a14:	bf54      	ite	pl
 8007a16:	9300      	strpl	r3, [sp, #0]
 8007a18:	9306      	strmi	r3, [sp, #24]
 8007a1a:	2f00      	cmp	r7, #0
 8007a1c:	db39      	blt.n	8007a92 <_dtoa_r+0x21a>
 8007a1e:	9b06      	ldr	r3, [sp, #24]
 8007a20:	970d      	str	r7, [sp, #52]	@ 0x34
 8007a22:	443b      	add	r3, r7
 8007a24:	9306      	str	r3, [sp, #24]
 8007a26:	2300      	movs	r3, #0
 8007a28:	9308      	str	r3, [sp, #32]
 8007a2a:	9b07      	ldr	r3, [sp, #28]
 8007a2c:	2b09      	cmp	r3, #9
 8007a2e:	d863      	bhi.n	8007af8 <_dtoa_r+0x280>
 8007a30:	2b05      	cmp	r3, #5
 8007a32:	bfc4      	itt	gt
 8007a34:	3b04      	subgt	r3, #4
 8007a36:	9307      	strgt	r3, [sp, #28]
 8007a38:	9b07      	ldr	r3, [sp, #28]
 8007a3a:	f1a3 0302 	sub.w	r3, r3, #2
 8007a3e:	bfcc      	ite	gt
 8007a40:	2400      	movgt	r4, #0
 8007a42:	2401      	movle	r4, #1
 8007a44:	2b03      	cmp	r3, #3
 8007a46:	d863      	bhi.n	8007b10 <_dtoa_r+0x298>
 8007a48:	e8df f003 	tbb	[pc, r3]
 8007a4c:	2b375452 	.word	0x2b375452
 8007a50:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007a54:	441e      	add	r6, r3
 8007a56:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007a5a:	2b20      	cmp	r3, #32
 8007a5c:	bfc1      	itttt	gt
 8007a5e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007a62:	409f      	lslgt	r7, r3
 8007a64:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007a68:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007a6c:	bfd6      	itet	le
 8007a6e:	f1c3 0320 	rsble	r3, r3, #32
 8007a72:	ea47 0003 	orrgt.w	r0, r7, r3
 8007a76:	fa04 f003 	lslle.w	r0, r4, r3
 8007a7a:	f7f8 fd4b 	bl	8000514 <__aeabi_ui2d>
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007a84:	3e01      	subs	r6, #1
 8007a86:	9212      	str	r2, [sp, #72]	@ 0x48
 8007a88:	e776      	b.n	8007978 <_dtoa_r+0x100>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e7b7      	b.n	80079fe <_dtoa_r+0x186>
 8007a8e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007a90:	e7b6      	b.n	8007a00 <_dtoa_r+0x188>
 8007a92:	9b00      	ldr	r3, [sp, #0]
 8007a94:	1bdb      	subs	r3, r3, r7
 8007a96:	9300      	str	r3, [sp, #0]
 8007a98:	427b      	negs	r3, r7
 8007a9a:	9308      	str	r3, [sp, #32]
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007aa0:	e7c3      	b.n	8007a2a <_dtoa_r+0x1b2>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007aa8:	eb07 0b03 	add.w	fp, r7, r3
 8007aac:	f10b 0301 	add.w	r3, fp, #1
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	9303      	str	r3, [sp, #12]
 8007ab4:	bfb8      	it	lt
 8007ab6:	2301      	movlt	r3, #1
 8007ab8:	e006      	b.n	8007ac8 <_dtoa_r+0x250>
 8007aba:	2301      	movs	r3, #1
 8007abc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007abe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	dd28      	ble.n	8007b16 <_dtoa_r+0x29e>
 8007ac4:	469b      	mov	fp, r3
 8007ac6:	9303      	str	r3, [sp, #12]
 8007ac8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007acc:	2100      	movs	r1, #0
 8007ace:	2204      	movs	r2, #4
 8007ad0:	f102 0514 	add.w	r5, r2, #20
 8007ad4:	429d      	cmp	r5, r3
 8007ad6:	d926      	bls.n	8007b26 <_dtoa_r+0x2ae>
 8007ad8:	6041      	str	r1, [r0, #4]
 8007ada:	4648      	mov	r0, r9
 8007adc:	f000 fd9c 	bl	8008618 <_Balloc>
 8007ae0:	4682      	mov	sl, r0
 8007ae2:	2800      	cmp	r0, #0
 8007ae4:	d142      	bne.n	8007b6c <_dtoa_r+0x2f4>
 8007ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8007b60 <_dtoa_r+0x2e8>)
 8007ae8:	4602      	mov	r2, r0
 8007aea:	f240 11af 	movw	r1, #431	@ 0x1af
 8007aee:	e6da      	b.n	80078a6 <_dtoa_r+0x2e>
 8007af0:	2300      	movs	r3, #0
 8007af2:	e7e3      	b.n	8007abc <_dtoa_r+0x244>
 8007af4:	2300      	movs	r3, #0
 8007af6:	e7d5      	b.n	8007aa4 <_dtoa_r+0x22c>
 8007af8:	2401      	movs	r4, #1
 8007afa:	2300      	movs	r3, #0
 8007afc:	9307      	str	r3, [sp, #28]
 8007afe:	9409      	str	r4, [sp, #36]	@ 0x24
 8007b00:	f04f 3bff 	mov.w	fp, #4294967295
 8007b04:	2200      	movs	r2, #0
 8007b06:	f8cd b00c 	str.w	fp, [sp, #12]
 8007b0a:	2312      	movs	r3, #18
 8007b0c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007b0e:	e7db      	b.n	8007ac8 <_dtoa_r+0x250>
 8007b10:	2301      	movs	r3, #1
 8007b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b14:	e7f4      	b.n	8007b00 <_dtoa_r+0x288>
 8007b16:	f04f 0b01 	mov.w	fp, #1
 8007b1a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007b1e:	465b      	mov	r3, fp
 8007b20:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007b24:	e7d0      	b.n	8007ac8 <_dtoa_r+0x250>
 8007b26:	3101      	adds	r1, #1
 8007b28:	0052      	lsls	r2, r2, #1
 8007b2a:	e7d1      	b.n	8007ad0 <_dtoa_r+0x258>
 8007b2c:	f3af 8000 	nop.w
 8007b30:	636f4361 	.word	0x636f4361
 8007b34:	3fd287a7 	.word	0x3fd287a7
 8007b38:	8b60c8b3 	.word	0x8b60c8b3
 8007b3c:	3fc68a28 	.word	0x3fc68a28
 8007b40:	509f79fb 	.word	0x509f79fb
 8007b44:	3fd34413 	.word	0x3fd34413
 8007b48:	0800a37d 	.word	0x0800a37d
 8007b4c:	0800a394 	.word	0x0800a394
 8007b50:	7ff00000 	.word	0x7ff00000
 8007b54:	0800a34d 	.word	0x0800a34d
 8007b58:	3ff80000 	.word	0x3ff80000
 8007b5c:	0800a4e8 	.word	0x0800a4e8
 8007b60:	0800a3ec 	.word	0x0800a3ec
 8007b64:	0800a379 	.word	0x0800a379
 8007b68:	0800a34c 	.word	0x0800a34c
 8007b6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b70:	6018      	str	r0, [r3, #0]
 8007b72:	9b03      	ldr	r3, [sp, #12]
 8007b74:	2b0e      	cmp	r3, #14
 8007b76:	f200 80a1 	bhi.w	8007cbc <_dtoa_r+0x444>
 8007b7a:	2c00      	cmp	r4, #0
 8007b7c:	f000 809e 	beq.w	8007cbc <_dtoa_r+0x444>
 8007b80:	2f00      	cmp	r7, #0
 8007b82:	dd33      	ble.n	8007bec <_dtoa_r+0x374>
 8007b84:	4b9c      	ldr	r3, [pc, #624]	@ (8007df8 <_dtoa_r+0x580>)
 8007b86:	f007 020f 	and.w	r2, r7, #15
 8007b8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b8e:	ed93 7b00 	vldr	d7, [r3]
 8007b92:	05f8      	lsls	r0, r7, #23
 8007b94:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007b98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007b9c:	d516      	bpl.n	8007bcc <_dtoa_r+0x354>
 8007b9e:	4b97      	ldr	r3, [pc, #604]	@ (8007dfc <_dtoa_r+0x584>)
 8007ba0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007ba4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ba8:	f7f8 fe58 	bl	800085c <__aeabi_ddiv>
 8007bac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bb0:	f004 040f 	and.w	r4, r4, #15
 8007bb4:	2603      	movs	r6, #3
 8007bb6:	4d91      	ldr	r5, [pc, #580]	@ (8007dfc <_dtoa_r+0x584>)
 8007bb8:	b954      	cbnz	r4, 8007bd0 <_dtoa_r+0x358>
 8007bba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007bbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bc2:	f7f8 fe4b 	bl	800085c <__aeabi_ddiv>
 8007bc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bca:	e028      	b.n	8007c1e <_dtoa_r+0x3a6>
 8007bcc:	2602      	movs	r6, #2
 8007bce:	e7f2      	b.n	8007bb6 <_dtoa_r+0x33e>
 8007bd0:	07e1      	lsls	r1, r4, #31
 8007bd2:	d508      	bpl.n	8007be6 <_dtoa_r+0x36e>
 8007bd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007bd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bdc:	f7f8 fd14 	bl	8000608 <__aeabi_dmul>
 8007be0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007be4:	3601      	adds	r6, #1
 8007be6:	1064      	asrs	r4, r4, #1
 8007be8:	3508      	adds	r5, #8
 8007bea:	e7e5      	b.n	8007bb8 <_dtoa_r+0x340>
 8007bec:	f000 80af 	beq.w	8007d4e <_dtoa_r+0x4d6>
 8007bf0:	427c      	negs	r4, r7
 8007bf2:	4b81      	ldr	r3, [pc, #516]	@ (8007df8 <_dtoa_r+0x580>)
 8007bf4:	4d81      	ldr	r5, [pc, #516]	@ (8007dfc <_dtoa_r+0x584>)
 8007bf6:	f004 020f 	and.w	r2, r4, #15
 8007bfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c06:	f7f8 fcff 	bl	8000608 <__aeabi_dmul>
 8007c0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c0e:	1124      	asrs	r4, r4, #4
 8007c10:	2300      	movs	r3, #0
 8007c12:	2602      	movs	r6, #2
 8007c14:	2c00      	cmp	r4, #0
 8007c16:	f040 808f 	bne.w	8007d38 <_dtoa_r+0x4c0>
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1d3      	bne.n	8007bc6 <_dtoa_r+0x34e>
 8007c1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c20:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 8094 	beq.w	8007d52 <_dtoa_r+0x4da>
 8007c2a:	4b75      	ldr	r3, [pc, #468]	@ (8007e00 <_dtoa_r+0x588>)
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	4620      	mov	r0, r4
 8007c30:	4629      	mov	r1, r5
 8007c32:	f7f8 ff5b 	bl	8000aec <__aeabi_dcmplt>
 8007c36:	2800      	cmp	r0, #0
 8007c38:	f000 808b 	beq.w	8007d52 <_dtoa_r+0x4da>
 8007c3c:	9b03      	ldr	r3, [sp, #12]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 8087 	beq.w	8007d52 <_dtoa_r+0x4da>
 8007c44:	f1bb 0f00 	cmp.w	fp, #0
 8007c48:	dd34      	ble.n	8007cb4 <_dtoa_r+0x43c>
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	4b6d      	ldr	r3, [pc, #436]	@ (8007e04 <_dtoa_r+0x58c>)
 8007c4e:	2200      	movs	r2, #0
 8007c50:	4629      	mov	r1, r5
 8007c52:	f7f8 fcd9 	bl	8000608 <__aeabi_dmul>
 8007c56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c5a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c5e:	3601      	adds	r6, #1
 8007c60:	465c      	mov	r4, fp
 8007c62:	4630      	mov	r0, r6
 8007c64:	f7f8 fc66 	bl	8000534 <__aeabi_i2d>
 8007c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c6c:	f7f8 fccc 	bl	8000608 <__aeabi_dmul>
 8007c70:	4b65      	ldr	r3, [pc, #404]	@ (8007e08 <_dtoa_r+0x590>)
 8007c72:	2200      	movs	r2, #0
 8007c74:	f7f8 fb12 	bl	800029c <__adddf3>
 8007c78:	4605      	mov	r5, r0
 8007c7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007c7e:	2c00      	cmp	r4, #0
 8007c80:	d16a      	bne.n	8007d58 <_dtoa_r+0x4e0>
 8007c82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c86:	4b61      	ldr	r3, [pc, #388]	@ (8007e0c <_dtoa_r+0x594>)
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f7f8 fb05 	bl	8000298 <__aeabi_dsub>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c96:	462a      	mov	r2, r5
 8007c98:	4633      	mov	r3, r6
 8007c9a:	f7f8 ff45 	bl	8000b28 <__aeabi_dcmpgt>
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	f040 8298 	bne.w	80081d4 <_dtoa_r+0x95c>
 8007ca4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ca8:	462a      	mov	r2, r5
 8007caa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007cae:	f7f8 ff1d 	bl	8000aec <__aeabi_dcmplt>
 8007cb2:	bb38      	cbnz	r0, 8007d04 <_dtoa_r+0x48c>
 8007cb4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007cb8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007cbc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f2c0 8157 	blt.w	8007f72 <_dtoa_r+0x6fa>
 8007cc4:	2f0e      	cmp	r7, #14
 8007cc6:	f300 8154 	bgt.w	8007f72 <_dtoa_r+0x6fa>
 8007cca:	4b4b      	ldr	r3, [pc, #300]	@ (8007df8 <_dtoa_r+0x580>)
 8007ccc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007cd0:	ed93 7b00 	vldr	d7, [r3]
 8007cd4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	ed8d 7b00 	vstr	d7, [sp]
 8007cdc:	f280 80e5 	bge.w	8007eaa <_dtoa_r+0x632>
 8007ce0:	9b03      	ldr	r3, [sp, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f300 80e1 	bgt.w	8007eaa <_dtoa_r+0x632>
 8007ce8:	d10c      	bne.n	8007d04 <_dtoa_r+0x48c>
 8007cea:	4b48      	ldr	r3, [pc, #288]	@ (8007e0c <_dtoa_r+0x594>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	ec51 0b17 	vmov	r0, r1, d7
 8007cf2:	f7f8 fc89 	bl	8000608 <__aeabi_dmul>
 8007cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cfa:	f7f8 ff0b 	bl	8000b14 <__aeabi_dcmpge>
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	f000 8266 	beq.w	80081d0 <_dtoa_r+0x958>
 8007d04:	2400      	movs	r4, #0
 8007d06:	4625      	mov	r5, r4
 8007d08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d0a:	4656      	mov	r6, sl
 8007d0c:	ea6f 0803 	mvn.w	r8, r3
 8007d10:	2700      	movs	r7, #0
 8007d12:	4621      	mov	r1, r4
 8007d14:	4648      	mov	r0, r9
 8007d16:	f000 fcbf 	bl	8008698 <_Bfree>
 8007d1a:	2d00      	cmp	r5, #0
 8007d1c:	f000 80bd 	beq.w	8007e9a <_dtoa_r+0x622>
 8007d20:	b12f      	cbz	r7, 8007d2e <_dtoa_r+0x4b6>
 8007d22:	42af      	cmp	r7, r5
 8007d24:	d003      	beq.n	8007d2e <_dtoa_r+0x4b6>
 8007d26:	4639      	mov	r1, r7
 8007d28:	4648      	mov	r0, r9
 8007d2a:	f000 fcb5 	bl	8008698 <_Bfree>
 8007d2e:	4629      	mov	r1, r5
 8007d30:	4648      	mov	r0, r9
 8007d32:	f000 fcb1 	bl	8008698 <_Bfree>
 8007d36:	e0b0      	b.n	8007e9a <_dtoa_r+0x622>
 8007d38:	07e2      	lsls	r2, r4, #31
 8007d3a:	d505      	bpl.n	8007d48 <_dtoa_r+0x4d0>
 8007d3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d40:	f7f8 fc62 	bl	8000608 <__aeabi_dmul>
 8007d44:	3601      	adds	r6, #1
 8007d46:	2301      	movs	r3, #1
 8007d48:	1064      	asrs	r4, r4, #1
 8007d4a:	3508      	adds	r5, #8
 8007d4c:	e762      	b.n	8007c14 <_dtoa_r+0x39c>
 8007d4e:	2602      	movs	r6, #2
 8007d50:	e765      	b.n	8007c1e <_dtoa_r+0x3a6>
 8007d52:	9c03      	ldr	r4, [sp, #12]
 8007d54:	46b8      	mov	r8, r7
 8007d56:	e784      	b.n	8007c62 <_dtoa_r+0x3ea>
 8007d58:	4b27      	ldr	r3, [pc, #156]	@ (8007df8 <_dtoa_r+0x580>)
 8007d5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d64:	4454      	add	r4, sl
 8007d66:	2900      	cmp	r1, #0
 8007d68:	d054      	beq.n	8007e14 <_dtoa_r+0x59c>
 8007d6a:	4929      	ldr	r1, [pc, #164]	@ (8007e10 <_dtoa_r+0x598>)
 8007d6c:	2000      	movs	r0, #0
 8007d6e:	f7f8 fd75 	bl	800085c <__aeabi_ddiv>
 8007d72:	4633      	mov	r3, r6
 8007d74:	462a      	mov	r2, r5
 8007d76:	f7f8 fa8f 	bl	8000298 <__aeabi_dsub>
 8007d7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007d7e:	4656      	mov	r6, sl
 8007d80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d84:	f7f8 fef0 	bl	8000b68 <__aeabi_d2iz>
 8007d88:	4605      	mov	r5, r0
 8007d8a:	f7f8 fbd3 	bl	8000534 <__aeabi_i2d>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d96:	f7f8 fa7f 	bl	8000298 <__aeabi_dsub>
 8007d9a:	3530      	adds	r5, #48	@ 0x30
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	460b      	mov	r3, r1
 8007da0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007da4:	f806 5b01 	strb.w	r5, [r6], #1
 8007da8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007dac:	f7f8 fe9e 	bl	8000aec <__aeabi_dcmplt>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d172      	bne.n	8007e9a <_dtoa_r+0x622>
 8007db4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007db8:	4911      	ldr	r1, [pc, #68]	@ (8007e00 <_dtoa_r+0x588>)
 8007dba:	2000      	movs	r0, #0
 8007dbc:	f7f8 fa6c 	bl	8000298 <__aeabi_dsub>
 8007dc0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007dc4:	f7f8 fe92 	bl	8000aec <__aeabi_dcmplt>
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	f040 80b4 	bne.w	8007f36 <_dtoa_r+0x6be>
 8007dce:	42a6      	cmp	r6, r4
 8007dd0:	f43f af70 	beq.w	8007cb4 <_dtoa_r+0x43c>
 8007dd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8007e04 <_dtoa_r+0x58c>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f7f8 fc14 	bl	8000608 <__aeabi_dmul>
 8007de0:	4b08      	ldr	r3, [pc, #32]	@ (8007e04 <_dtoa_r+0x58c>)
 8007de2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007de6:	2200      	movs	r2, #0
 8007de8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dec:	f7f8 fc0c 	bl	8000608 <__aeabi_dmul>
 8007df0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007df4:	e7c4      	b.n	8007d80 <_dtoa_r+0x508>
 8007df6:	bf00      	nop
 8007df8:	0800a4e8 	.word	0x0800a4e8
 8007dfc:	0800a4c0 	.word	0x0800a4c0
 8007e00:	3ff00000 	.word	0x3ff00000
 8007e04:	40240000 	.word	0x40240000
 8007e08:	401c0000 	.word	0x401c0000
 8007e0c:	40140000 	.word	0x40140000
 8007e10:	3fe00000 	.word	0x3fe00000
 8007e14:	4631      	mov	r1, r6
 8007e16:	4628      	mov	r0, r5
 8007e18:	f7f8 fbf6 	bl	8000608 <__aeabi_dmul>
 8007e1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007e20:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007e22:	4656      	mov	r6, sl
 8007e24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e28:	f7f8 fe9e 	bl	8000b68 <__aeabi_d2iz>
 8007e2c:	4605      	mov	r5, r0
 8007e2e:	f7f8 fb81 	bl	8000534 <__aeabi_i2d>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e3a:	f7f8 fa2d 	bl	8000298 <__aeabi_dsub>
 8007e3e:	3530      	adds	r5, #48	@ 0x30
 8007e40:	f806 5b01 	strb.w	r5, [r6], #1
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	42a6      	cmp	r6, r4
 8007e4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e4e:	f04f 0200 	mov.w	r2, #0
 8007e52:	d124      	bne.n	8007e9e <_dtoa_r+0x626>
 8007e54:	4baf      	ldr	r3, [pc, #700]	@ (8008114 <_dtoa_r+0x89c>)
 8007e56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e5a:	f7f8 fa1f 	bl	800029c <__adddf3>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e66:	f7f8 fe5f 	bl	8000b28 <__aeabi_dcmpgt>
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	d163      	bne.n	8007f36 <_dtoa_r+0x6be>
 8007e6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007e72:	49a8      	ldr	r1, [pc, #672]	@ (8008114 <_dtoa_r+0x89c>)
 8007e74:	2000      	movs	r0, #0
 8007e76:	f7f8 fa0f 	bl	8000298 <__aeabi_dsub>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e82:	f7f8 fe33 	bl	8000aec <__aeabi_dcmplt>
 8007e86:	2800      	cmp	r0, #0
 8007e88:	f43f af14 	beq.w	8007cb4 <_dtoa_r+0x43c>
 8007e8c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007e8e:	1e73      	subs	r3, r6, #1
 8007e90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e96:	2b30      	cmp	r3, #48	@ 0x30
 8007e98:	d0f8      	beq.n	8007e8c <_dtoa_r+0x614>
 8007e9a:	4647      	mov	r7, r8
 8007e9c:	e03b      	b.n	8007f16 <_dtoa_r+0x69e>
 8007e9e:	4b9e      	ldr	r3, [pc, #632]	@ (8008118 <_dtoa_r+0x8a0>)
 8007ea0:	f7f8 fbb2 	bl	8000608 <__aeabi_dmul>
 8007ea4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ea8:	e7bc      	b.n	8007e24 <_dtoa_r+0x5ac>
 8007eaa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007eae:	4656      	mov	r6, sl
 8007eb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	f7f8 fcd0 	bl	800085c <__aeabi_ddiv>
 8007ebc:	f7f8 fe54 	bl	8000b68 <__aeabi_d2iz>
 8007ec0:	4680      	mov	r8, r0
 8007ec2:	f7f8 fb37 	bl	8000534 <__aeabi_i2d>
 8007ec6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007eca:	f7f8 fb9d 	bl	8000608 <__aeabi_dmul>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	4629      	mov	r1, r5
 8007ed6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007eda:	f7f8 f9dd 	bl	8000298 <__aeabi_dsub>
 8007ede:	f806 4b01 	strb.w	r4, [r6], #1
 8007ee2:	9d03      	ldr	r5, [sp, #12]
 8007ee4:	eba6 040a 	sub.w	r4, r6, sl
 8007ee8:	42a5      	cmp	r5, r4
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	d133      	bne.n	8007f58 <_dtoa_r+0x6e0>
 8007ef0:	f7f8 f9d4 	bl	800029c <__adddf3>
 8007ef4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ef8:	4604      	mov	r4, r0
 8007efa:	460d      	mov	r5, r1
 8007efc:	f7f8 fe14 	bl	8000b28 <__aeabi_dcmpgt>
 8007f00:	b9c0      	cbnz	r0, 8007f34 <_dtoa_r+0x6bc>
 8007f02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f06:	4620      	mov	r0, r4
 8007f08:	4629      	mov	r1, r5
 8007f0a:	f7f8 fde5 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f0e:	b110      	cbz	r0, 8007f16 <_dtoa_r+0x69e>
 8007f10:	f018 0f01 	tst.w	r8, #1
 8007f14:	d10e      	bne.n	8007f34 <_dtoa_r+0x6bc>
 8007f16:	9902      	ldr	r1, [sp, #8]
 8007f18:	4648      	mov	r0, r9
 8007f1a:	f000 fbbd 	bl	8008698 <_Bfree>
 8007f1e:	2300      	movs	r3, #0
 8007f20:	7033      	strb	r3, [r6, #0]
 8007f22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007f24:	3701      	adds	r7, #1
 8007f26:	601f      	str	r7, [r3, #0]
 8007f28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 824b 	beq.w	80083c6 <_dtoa_r+0xb4e>
 8007f30:	601e      	str	r6, [r3, #0]
 8007f32:	e248      	b.n	80083c6 <_dtoa_r+0xb4e>
 8007f34:	46b8      	mov	r8, r7
 8007f36:	4633      	mov	r3, r6
 8007f38:	461e      	mov	r6, r3
 8007f3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f3e:	2a39      	cmp	r2, #57	@ 0x39
 8007f40:	d106      	bne.n	8007f50 <_dtoa_r+0x6d8>
 8007f42:	459a      	cmp	sl, r3
 8007f44:	d1f8      	bne.n	8007f38 <_dtoa_r+0x6c0>
 8007f46:	2230      	movs	r2, #48	@ 0x30
 8007f48:	f108 0801 	add.w	r8, r8, #1
 8007f4c:	f88a 2000 	strb.w	r2, [sl]
 8007f50:	781a      	ldrb	r2, [r3, #0]
 8007f52:	3201      	adds	r2, #1
 8007f54:	701a      	strb	r2, [r3, #0]
 8007f56:	e7a0      	b.n	8007e9a <_dtoa_r+0x622>
 8007f58:	4b6f      	ldr	r3, [pc, #444]	@ (8008118 <_dtoa_r+0x8a0>)
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f7f8 fb54 	bl	8000608 <__aeabi_dmul>
 8007f60:	2200      	movs	r2, #0
 8007f62:	2300      	movs	r3, #0
 8007f64:	4604      	mov	r4, r0
 8007f66:	460d      	mov	r5, r1
 8007f68:	f7f8 fdb6 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d09f      	beq.n	8007eb0 <_dtoa_r+0x638>
 8007f70:	e7d1      	b.n	8007f16 <_dtoa_r+0x69e>
 8007f72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f74:	2a00      	cmp	r2, #0
 8007f76:	f000 80ea 	beq.w	800814e <_dtoa_r+0x8d6>
 8007f7a:	9a07      	ldr	r2, [sp, #28]
 8007f7c:	2a01      	cmp	r2, #1
 8007f7e:	f300 80cd 	bgt.w	800811c <_dtoa_r+0x8a4>
 8007f82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f84:	2a00      	cmp	r2, #0
 8007f86:	f000 80c1 	beq.w	800810c <_dtoa_r+0x894>
 8007f8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007f8e:	9c08      	ldr	r4, [sp, #32]
 8007f90:	9e00      	ldr	r6, [sp, #0]
 8007f92:	9a00      	ldr	r2, [sp, #0]
 8007f94:	441a      	add	r2, r3
 8007f96:	9200      	str	r2, [sp, #0]
 8007f98:	9a06      	ldr	r2, [sp, #24]
 8007f9a:	2101      	movs	r1, #1
 8007f9c:	441a      	add	r2, r3
 8007f9e:	4648      	mov	r0, r9
 8007fa0:	9206      	str	r2, [sp, #24]
 8007fa2:	f000 fc2d 	bl	8008800 <__i2b>
 8007fa6:	4605      	mov	r5, r0
 8007fa8:	b166      	cbz	r6, 8007fc4 <_dtoa_r+0x74c>
 8007faa:	9b06      	ldr	r3, [sp, #24]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	dd09      	ble.n	8007fc4 <_dtoa_r+0x74c>
 8007fb0:	42b3      	cmp	r3, r6
 8007fb2:	9a00      	ldr	r2, [sp, #0]
 8007fb4:	bfa8      	it	ge
 8007fb6:	4633      	movge	r3, r6
 8007fb8:	1ad2      	subs	r2, r2, r3
 8007fba:	9200      	str	r2, [sp, #0]
 8007fbc:	9a06      	ldr	r2, [sp, #24]
 8007fbe:	1af6      	subs	r6, r6, r3
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	9306      	str	r3, [sp, #24]
 8007fc4:	9b08      	ldr	r3, [sp, #32]
 8007fc6:	b30b      	cbz	r3, 800800c <_dtoa_r+0x794>
 8007fc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f000 80c6 	beq.w	800815c <_dtoa_r+0x8e4>
 8007fd0:	2c00      	cmp	r4, #0
 8007fd2:	f000 80c0 	beq.w	8008156 <_dtoa_r+0x8de>
 8007fd6:	4629      	mov	r1, r5
 8007fd8:	4622      	mov	r2, r4
 8007fda:	4648      	mov	r0, r9
 8007fdc:	f000 fcc8 	bl	8008970 <__pow5mult>
 8007fe0:	9a02      	ldr	r2, [sp, #8]
 8007fe2:	4601      	mov	r1, r0
 8007fe4:	4605      	mov	r5, r0
 8007fe6:	4648      	mov	r0, r9
 8007fe8:	f000 fc20 	bl	800882c <__multiply>
 8007fec:	9902      	ldr	r1, [sp, #8]
 8007fee:	4680      	mov	r8, r0
 8007ff0:	4648      	mov	r0, r9
 8007ff2:	f000 fb51 	bl	8008698 <_Bfree>
 8007ff6:	9b08      	ldr	r3, [sp, #32]
 8007ff8:	1b1b      	subs	r3, r3, r4
 8007ffa:	9308      	str	r3, [sp, #32]
 8007ffc:	f000 80b1 	beq.w	8008162 <_dtoa_r+0x8ea>
 8008000:	9a08      	ldr	r2, [sp, #32]
 8008002:	4641      	mov	r1, r8
 8008004:	4648      	mov	r0, r9
 8008006:	f000 fcb3 	bl	8008970 <__pow5mult>
 800800a:	9002      	str	r0, [sp, #8]
 800800c:	2101      	movs	r1, #1
 800800e:	4648      	mov	r0, r9
 8008010:	f000 fbf6 	bl	8008800 <__i2b>
 8008014:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008016:	4604      	mov	r4, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	f000 81d8 	beq.w	80083ce <_dtoa_r+0xb56>
 800801e:	461a      	mov	r2, r3
 8008020:	4601      	mov	r1, r0
 8008022:	4648      	mov	r0, r9
 8008024:	f000 fca4 	bl	8008970 <__pow5mult>
 8008028:	9b07      	ldr	r3, [sp, #28]
 800802a:	2b01      	cmp	r3, #1
 800802c:	4604      	mov	r4, r0
 800802e:	f300 809f 	bgt.w	8008170 <_dtoa_r+0x8f8>
 8008032:	9b04      	ldr	r3, [sp, #16]
 8008034:	2b00      	cmp	r3, #0
 8008036:	f040 8097 	bne.w	8008168 <_dtoa_r+0x8f0>
 800803a:	9b05      	ldr	r3, [sp, #20]
 800803c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008040:	2b00      	cmp	r3, #0
 8008042:	f040 8093 	bne.w	800816c <_dtoa_r+0x8f4>
 8008046:	9b05      	ldr	r3, [sp, #20]
 8008048:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800804c:	0d1b      	lsrs	r3, r3, #20
 800804e:	051b      	lsls	r3, r3, #20
 8008050:	b133      	cbz	r3, 8008060 <_dtoa_r+0x7e8>
 8008052:	9b00      	ldr	r3, [sp, #0]
 8008054:	3301      	adds	r3, #1
 8008056:	9300      	str	r3, [sp, #0]
 8008058:	9b06      	ldr	r3, [sp, #24]
 800805a:	3301      	adds	r3, #1
 800805c:	9306      	str	r3, [sp, #24]
 800805e:	2301      	movs	r3, #1
 8008060:	9308      	str	r3, [sp, #32]
 8008062:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008064:	2b00      	cmp	r3, #0
 8008066:	f000 81b8 	beq.w	80083da <_dtoa_r+0xb62>
 800806a:	6923      	ldr	r3, [r4, #16]
 800806c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008070:	6918      	ldr	r0, [r3, #16]
 8008072:	f000 fb79 	bl	8008768 <__hi0bits>
 8008076:	f1c0 0020 	rsb	r0, r0, #32
 800807a:	9b06      	ldr	r3, [sp, #24]
 800807c:	4418      	add	r0, r3
 800807e:	f010 001f 	ands.w	r0, r0, #31
 8008082:	f000 8082 	beq.w	800818a <_dtoa_r+0x912>
 8008086:	f1c0 0320 	rsb	r3, r0, #32
 800808a:	2b04      	cmp	r3, #4
 800808c:	dd73      	ble.n	8008176 <_dtoa_r+0x8fe>
 800808e:	9b00      	ldr	r3, [sp, #0]
 8008090:	f1c0 001c 	rsb	r0, r0, #28
 8008094:	4403      	add	r3, r0
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	9b06      	ldr	r3, [sp, #24]
 800809a:	4403      	add	r3, r0
 800809c:	4406      	add	r6, r0
 800809e:	9306      	str	r3, [sp, #24]
 80080a0:	9b00      	ldr	r3, [sp, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	dd05      	ble.n	80080b2 <_dtoa_r+0x83a>
 80080a6:	9902      	ldr	r1, [sp, #8]
 80080a8:	461a      	mov	r2, r3
 80080aa:	4648      	mov	r0, r9
 80080ac:	f000 fcba 	bl	8008a24 <__lshift>
 80080b0:	9002      	str	r0, [sp, #8]
 80080b2:	9b06      	ldr	r3, [sp, #24]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	dd05      	ble.n	80080c4 <_dtoa_r+0x84c>
 80080b8:	4621      	mov	r1, r4
 80080ba:	461a      	mov	r2, r3
 80080bc:	4648      	mov	r0, r9
 80080be:	f000 fcb1 	bl	8008a24 <__lshift>
 80080c2:	4604      	mov	r4, r0
 80080c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d061      	beq.n	800818e <_dtoa_r+0x916>
 80080ca:	9802      	ldr	r0, [sp, #8]
 80080cc:	4621      	mov	r1, r4
 80080ce:	f000 fd15 	bl	8008afc <__mcmp>
 80080d2:	2800      	cmp	r0, #0
 80080d4:	da5b      	bge.n	800818e <_dtoa_r+0x916>
 80080d6:	2300      	movs	r3, #0
 80080d8:	9902      	ldr	r1, [sp, #8]
 80080da:	220a      	movs	r2, #10
 80080dc:	4648      	mov	r0, r9
 80080de:	f000 fafd 	bl	80086dc <__multadd>
 80080e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080e4:	9002      	str	r0, [sp, #8]
 80080e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f000 8177 	beq.w	80083de <_dtoa_r+0xb66>
 80080f0:	4629      	mov	r1, r5
 80080f2:	2300      	movs	r3, #0
 80080f4:	220a      	movs	r2, #10
 80080f6:	4648      	mov	r0, r9
 80080f8:	f000 faf0 	bl	80086dc <__multadd>
 80080fc:	f1bb 0f00 	cmp.w	fp, #0
 8008100:	4605      	mov	r5, r0
 8008102:	dc6f      	bgt.n	80081e4 <_dtoa_r+0x96c>
 8008104:	9b07      	ldr	r3, [sp, #28]
 8008106:	2b02      	cmp	r3, #2
 8008108:	dc49      	bgt.n	800819e <_dtoa_r+0x926>
 800810a:	e06b      	b.n	80081e4 <_dtoa_r+0x96c>
 800810c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800810e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008112:	e73c      	b.n	8007f8e <_dtoa_r+0x716>
 8008114:	3fe00000 	.word	0x3fe00000
 8008118:	40240000 	.word	0x40240000
 800811c:	9b03      	ldr	r3, [sp, #12]
 800811e:	1e5c      	subs	r4, r3, #1
 8008120:	9b08      	ldr	r3, [sp, #32]
 8008122:	42a3      	cmp	r3, r4
 8008124:	db09      	blt.n	800813a <_dtoa_r+0x8c2>
 8008126:	1b1c      	subs	r4, r3, r4
 8008128:	9b03      	ldr	r3, [sp, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	f6bf af30 	bge.w	8007f90 <_dtoa_r+0x718>
 8008130:	9b00      	ldr	r3, [sp, #0]
 8008132:	9a03      	ldr	r2, [sp, #12]
 8008134:	1a9e      	subs	r6, r3, r2
 8008136:	2300      	movs	r3, #0
 8008138:	e72b      	b.n	8007f92 <_dtoa_r+0x71a>
 800813a:	9b08      	ldr	r3, [sp, #32]
 800813c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800813e:	9408      	str	r4, [sp, #32]
 8008140:	1ae3      	subs	r3, r4, r3
 8008142:	441a      	add	r2, r3
 8008144:	9e00      	ldr	r6, [sp, #0]
 8008146:	9b03      	ldr	r3, [sp, #12]
 8008148:	920d      	str	r2, [sp, #52]	@ 0x34
 800814a:	2400      	movs	r4, #0
 800814c:	e721      	b.n	8007f92 <_dtoa_r+0x71a>
 800814e:	9c08      	ldr	r4, [sp, #32]
 8008150:	9e00      	ldr	r6, [sp, #0]
 8008152:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008154:	e728      	b.n	8007fa8 <_dtoa_r+0x730>
 8008156:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800815a:	e751      	b.n	8008000 <_dtoa_r+0x788>
 800815c:	9a08      	ldr	r2, [sp, #32]
 800815e:	9902      	ldr	r1, [sp, #8]
 8008160:	e750      	b.n	8008004 <_dtoa_r+0x78c>
 8008162:	f8cd 8008 	str.w	r8, [sp, #8]
 8008166:	e751      	b.n	800800c <_dtoa_r+0x794>
 8008168:	2300      	movs	r3, #0
 800816a:	e779      	b.n	8008060 <_dtoa_r+0x7e8>
 800816c:	9b04      	ldr	r3, [sp, #16]
 800816e:	e777      	b.n	8008060 <_dtoa_r+0x7e8>
 8008170:	2300      	movs	r3, #0
 8008172:	9308      	str	r3, [sp, #32]
 8008174:	e779      	b.n	800806a <_dtoa_r+0x7f2>
 8008176:	d093      	beq.n	80080a0 <_dtoa_r+0x828>
 8008178:	9a00      	ldr	r2, [sp, #0]
 800817a:	331c      	adds	r3, #28
 800817c:	441a      	add	r2, r3
 800817e:	9200      	str	r2, [sp, #0]
 8008180:	9a06      	ldr	r2, [sp, #24]
 8008182:	441a      	add	r2, r3
 8008184:	441e      	add	r6, r3
 8008186:	9206      	str	r2, [sp, #24]
 8008188:	e78a      	b.n	80080a0 <_dtoa_r+0x828>
 800818a:	4603      	mov	r3, r0
 800818c:	e7f4      	b.n	8008178 <_dtoa_r+0x900>
 800818e:	9b03      	ldr	r3, [sp, #12]
 8008190:	2b00      	cmp	r3, #0
 8008192:	46b8      	mov	r8, r7
 8008194:	dc20      	bgt.n	80081d8 <_dtoa_r+0x960>
 8008196:	469b      	mov	fp, r3
 8008198:	9b07      	ldr	r3, [sp, #28]
 800819a:	2b02      	cmp	r3, #2
 800819c:	dd1e      	ble.n	80081dc <_dtoa_r+0x964>
 800819e:	f1bb 0f00 	cmp.w	fp, #0
 80081a2:	f47f adb1 	bne.w	8007d08 <_dtoa_r+0x490>
 80081a6:	4621      	mov	r1, r4
 80081a8:	465b      	mov	r3, fp
 80081aa:	2205      	movs	r2, #5
 80081ac:	4648      	mov	r0, r9
 80081ae:	f000 fa95 	bl	80086dc <__multadd>
 80081b2:	4601      	mov	r1, r0
 80081b4:	4604      	mov	r4, r0
 80081b6:	9802      	ldr	r0, [sp, #8]
 80081b8:	f000 fca0 	bl	8008afc <__mcmp>
 80081bc:	2800      	cmp	r0, #0
 80081be:	f77f ada3 	ble.w	8007d08 <_dtoa_r+0x490>
 80081c2:	4656      	mov	r6, sl
 80081c4:	2331      	movs	r3, #49	@ 0x31
 80081c6:	f806 3b01 	strb.w	r3, [r6], #1
 80081ca:	f108 0801 	add.w	r8, r8, #1
 80081ce:	e59f      	b.n	8007d10 <_dtoa_r+0x498>
 80081d0:	9c03      	ldr	r4, [sp, #12]
 80081d2:	46b8      	mov	r8, r7
 80081d4:	4625      	mov	r5, r4
 80081d6:	e7f4      	b.n	80081c2 <_dtoa_r+0x94a>
 80081d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80081dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f000 8101 	beq.w	80083e6 <_dtoa_r+0xb6e>
 80081e4:	2e00      	cmp	r6, #0
 80081e6:	dd05      	ble.n	80081f4 <_dtoa_r+0x97c>
 80081e8:	4629      	mov	r1, r5
 80081ea:	4632      	mov	r2, r6
 80081ec:	4648      	mov	r0, r9
 80081ee:	f000 fc19 	bl	8008a24 <__lshift>
 80081f2:	4605      	mov	r5, r0
 80081f4:	9b08      	ldr	r3, [sp, #32]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d05c      	beq.n	80082b4 <_dtoa_r+0xa3c>
 80081fa:	6869      	ldr	r1, [r5, #4]
 80081fc:	4648      	mov	r0, r9
 80081fe:	f000 fa0b 	bl	8008618 <_Balloc>
 8008202:	4606      	mov	r6, r0
 8008204:	b928      	cbnz	r0, 8008212 <_dtoa_r+0x99a>
 8008206:	4b82      	ldr	r3, [pc, #520]	@ (8008410 <_dtoa_r+0xb98>)
 8008208:	4602      	mov	r2, r0
 800820a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800820e:	f7ff bb4a 	b.w	80078a6 <_dtoa_r+0x2e>
 8008212:	692a      	ldr	r2, [r5, #16]
 8008214:	3202      	adds	r2, #2
 8008216:	0092      	lsls	r2, r2, #2
 8008218:	f105 010c 	add.w	r1, r5, #12
 800821c:	300c      	adds	r0, #12
 800821e:	f7ff fa92 	bl	8007746 <memcpy>
 8008222:	2201      	movs	r2, #1
 8008224:	4631      	mov	r1, r6
 8008226:	4648      	mov	r0, r9
 8008228:	f000 fbfc 	bl	8008a24 <__lshift>
 800822c:	f10a 0301 	add.w	r3, sl, #1
 8008230:	9300      	str	r3, [sp, #0]
 8008232:	eb0a 030b 	add.w	r3, sl, fp
 8008236:	9308      	str	r3, [sp, #32]
 8008238:	9b04      	ldr	r3, [sp, #16]
 800823a:	f003 0301 	and.w	r3, r3, #1
 800823e:	462f      	mov	r7, r5
 8008240:	9306      	str	r3, [sp, #24]
 8008242:	4605      	mov	r5, r0
 8008244:	9b00      	ldr	r3, [sp, #0]
 8008246:	9802      	ldr	r0, [sp, #8]
 8008248:	4621      	mov	r1, r4
 800824a:	f103 3bff 	add.w	fp, r3, #4294967295
 800824e:	f7ff fa88 	bl	8007762 <quorem>
 8008252:	4603      	mov	r3, r0
 8008254:	3330      	adds	r3, #48	@ 0x30
 8008256:	9003      	str	r0, [sp, #12]
 8008258:	4639      	mov	r1, r7
 800825a:	9802      	ldr	r0, [sp, #8]
 800825c:	9309      	str	r3, [sp, #36]	@ 0x24
 800825e:	f000 fc4d 	bl	8008afc <__mcmp>
 8008262:	462a      	mov	r2, r5
 8008264:	9004      	str	r0, [sp, #16]
 8008266:	4621      	mov	r1, r4
 8008268:	4648      	mov	r0, r9
 800826a:	f000 fc63 	bl	8008b34 <__mdiff>
 800826e:	68c2      	ldr	r2, [r0, #12]
 8008270:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008272:	4606      	mov	r6, r0
 8008274:	bb02      	cbnz	r2, 80082b8 <_dtoa_r+0xa40>
 8008276:	4601      	mov	r1, r0
 8008278:	9802      	ldr	r0, [sp, #8]
 800827a:	f000 fc3f 	bl	8008afc <__mcmp>
 800827e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008280:	4602      	mov	r2, r0
 8008282:	4631      	mov	r1, r6
 8008284:	4648      	mov	r0, r9
 8008286:	920c      	str	r2, [sp, #48]	@ 0x30
 8008288:	9309      	str	r3, [sp, #36]	@ 0x24
 800828a:	f000 fa05 	bl	8008698 <_Bfree>
 800828e:	9b07      	ldr	r3, [sp, #28]
 8008290:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008292:	9e00      	ldr	r6, [sp, #0]
 8008294:	ea42 0103 	orr.w	r1, r2, r3
 8008298:	9b06      	ldr	r3, [sp, #24]
 800829a:	4319      	orrs	r1, r3
 800829c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800829e:	d10d      	bne.n	80082bc <_dtoa_r+0xa44>
 80082a0:	2b39      	cmp	r3, #57	@ 0x39
 80082a2:	d027      	beq.n	80082f4 <_dtoa_r+0xa7c>
 80082a4:	9a04      	ldr	r2, [sp, #16]
 80082a6:	2a00      	cmp	r2, #0
 80082a8:	dd01      	ble.n	80082ae <_dtoa_r+0xa36>
 80082aa:	9b03      	ldr	r3, [sp, #12]
 80082ac:	3331      	adds	r3, #49	@ 0x31
 80082ae:	f88b 3000 	strb.w	r3, [fp]
 80082b2:	e52e      	b.n	8007d12 <_dtoa_r+0x49a>
 80082b4:	4628      	mov	r0, r5
 80082b6:	e7b9      	b.n	800822c <_dtoa_r+0x9b4>
 80082b8:	2201      	movs	r2, #1
 80082ba:	e7e2      	b.n	8008282 <_dtoa_r+0xa0a>
 80082bc:	9904      	ldr	r1, [sp, #16]
 80082be:	2900      	cmp	r1, #0
 80082c0:	db04      	blt.n	80082cc <_dtoa_r+0xa54>
 80082c2:	9807      	ldr	r0, [sp, #28]
 80082c4:	4301      	orrs	r1, r0
 80082c6:	9806      	ldr	r0, [sp, #24]
 80082c8:	4301      	orrs	r1, r0
 80082ca:	d120      	bne.n	800830e <_dtoa_r+0xa96>
 80082cc:	2a00      	cmp	r2, #0
 80082ce:	ddee      	ble.n	80082ae <_dtoa_r+0xa36>
 80082d0:	9902      	ldr	r1, [sp, #8]
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	2201      	movs	r2, #1
 80082d6:	4648      	mov	r0, r9
 80082d8:	f000 fba4 	bl	8008a24 <__lshift>
 80082dc:	4621      	mov	r1, r4
 80082de:	9002      	str	r0, [sp, #8]
 80082e0:	f000 fc0c 	bl	8008afc <__mcmp>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	9b00      	ldr	r3, [sp, #0]
 80082e8:	dc02      	bgt.n	80082f0 <_dtoa_r+0xa78>
 80082ea:	d1e0      	bne.n	80082ae <_dtoa_r+0xa36>
 80082ec:	07da      	lsls	r2, r3, #31
 80082ee:	d5de      	bpl.n	80082ae <_dtoa_r+0xa36>
 80082f0:	2b39      	cmp	r3, #57	@ 0x39
 80082f2:	d1da      	bne.n	80082aa <_dtoa_r+0xa32>
 80082f4:	2339      	movs	r3, #57	@ 0x39
 80082f6:	f88b 3000 	strb.w	r3, [fp]
 80082fa:	4633      	mov	r3, r6
 80082fc:	461e      	mov	r6, r3
 80082fe:	3b01      	subs	r3, #1
 8008300:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008304:	2a39      	cmp	r2, #57	@ 0x39
 8008306:	d04e      	beq.n	80083a6 <_dtoa_r+0xb2e>
 8008308:	3201      	adds	r2, #1
 800830a:	701a      	strb	r2, [r3, #0]
 800830c:	e501      	b.n	8007d12 <_dtoa_r+0x49a>
 800830e:	2a00      	cmp	r2, #0
 8008310:	dd03      	ble.n	800831a <_dtoa_r+0xaa2>
 8008312:	2b39      	cmp	r3, #57	@ 0x39
 8008314:	d0ee      	beq.n	80082f4 <_dtoa_r+0xa7c>
 8008316:	3301      	adds	r3, #1
 8008318:	e7c9      	b.n	80082ae <_dtoa_r+0xa36>
 800831a:	9a00      	ldr	r2, [sp, #0]
 800831c:	9908      	ldr	r1, [sp, #32]
 800831e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008322:	428a      	cmp	r2, r1
 8008324:	d028      	beq.n	8008378 <_dtoa_r+0xb00>
 8008326:	9902      	ldr	r1, [sp, #8]
 8008328:	2300      	movs	r3, #0
 800832a:	220a      	movs	r2, #10
 800832c:	4648      	mov	r0, r9
 800832e:	f000 f9d5 	bl	80086dc <__multadd>
 8008332:	42af      	cmp	r7, r5
 8008334:	9002      	str	r0, [sp, #8]
 8008336:	f04f 0300 	mov.w	r3, #0
 800833a:	f04f 020a 	mov.w	r2, #10
 800833e:	4639      	mov	r1, r7
 8008340:	4648      	mov	r0, r9
 8008342:	d107      	bne.n	8008354 <_dtoa_r+0xadc>
 8008344:	f000 f9ca 	bl	80086dc <__multadd>
 8008348:	4607      	mov	r7, r0
 800834a:	4605      	mov	r5, r0
 800834c:	9b00      	ldr	r3, [sp, #0]
 800834e:	3301      	adds	r3, #1
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	e777      	b.n	8008244 <_dtoa_r+0x9cc>
 8008354:	f000 f9c2 	bl	80086dc <__multadd>
 8008358:	4629      	mov	r1, r5
 800835a:	4607      	mov	r7, r0
 800835c:	2300      	movs	r3, #0
 800835e:	220a      	movs	r2, #10
 8008360:	4648      	mov	r0, r9
 8008362:	f000 f9bb 	bl	80086dc <__multadd>
 8008366:	4605      	mov	r5, r0
 8008368:	e7f0      	b.n	800834c <_dtoa_r+0xad4>
 800836a:	f1bb 0f00 	cmp.w	fp, #0
 800836e:	bfcc      	ite	gt
 8008370:	465e      	movgt	r6, fp
 8008372:	2601      	movle	r6, #1
 8008374:	4456      	add	r6, sl
 8008376:	2700      	movs	r7, #0
 8008378:	9902      	ldr	r1, [sp, #8]
 800837a:	9300      	str	r3, [sp, #0]
 800837c:	2201      	movs	r2, #1
 800837e:	4648      	mov	r0, r9
 8008380:	f000 fb50 	bl	8008a24 <__lshift>
 8008384:	4621      	mov	r1, r4
 8008386:	9002      	str	r0, [sp, #8]
 8008388:	f000 fbb8 	bl	8008afc <__mcmp>
 800838c:	2800      	cmp	r0, #0
 800838e:	dcb4      	bgt.n	80082fa <_dtoa_r+0xa82>
 8008390:	d102      	bne.n	8008398 <_dtoa_r+0xb20>
 8008392:	9b00      	ldr	r3, [sp, #0]
 8008394:	07db      	lsls	r3, r3, #31
 8008396:	d4b0      	bmi.n	80082fa <_dtoa_r+0xa82>
 8008398:	4633      	mov	r3, r6
 800839a:	461e      	mov	r6, r3
 800839c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083a0:	2a30      	cmp	r2, #48	@ 0x30
 80083a2:	d0fa      	beq.n	800839a <_dtoa_r+0xb22>
 80083a4:	e4b5      	b.n	8007d12 <_dtoa_r+0x49a>
 80083a6:	459a      	cmp	sl, r3
 80083a8:	d1a8      	bne.n	80082fc <_dtoa_r+0xa84>
 80083aa:	2331      	movs	r3, #49	@ 0x31
 80083ac:	f108 0801 	add.w	r8, r8, #1
 80083b0:	f88a 3000 	strb.w	r3, [sl]
 80083b4:	e4ad      	b.n	8007d12 <_dtoa_r+0x49a>
 80083b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80083b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008414 <_dtoa_r+0xb9c>
 80083bc:	b11b      	cbz	r3, 80083c6 <_dtoa_r+0xb4e>
 80083be:	f10a 0308 	add.w	r3, sl, #8
 80083c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80083c4:	6013      	str	r3, [r2, #0]
 80083c6:	4650      	mov	r0, sl
 80083c8:	b017      	add	sp, #92	@ 0x5c
 80083ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ce:	9b07      	ldr	r3, [sp, #28]
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	f77f ae2e 	ble.w	8008032 <_dtoa_r+0x7ba>
 80083d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083d8:	9308      	str	r3, [sp, #32]
 80083da:	2001      	movs	r0, #1
 80083dc:	e64d      	b.n	800807a <_dtoa_r+0x802>
 80083de:	f1bb 0f00 	cmp.w	fp, #0
 80083e2:	f77f aed9 	ble.w	8008198 <_dtoa_r+0x920>
 80083e6:	4656      	mov	r6, sl
 80083e8:	9802      	ldr	r0, [sp, #8]
 80083ea:	4621      	mov	r1, r4
 80083ec:	f7ff f9b9 	bl	8007762 <quorem>
 80083f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80083f4:	f806 3b01 	strb.w	r3, [r6], #1
 80083f8:	eba6 020a 	sub.w	r2, r6, sl
 80083fc:	4593      	cmp	fp, r2
 80083fe:	ddb4      	ble.n	800836a <_dtoa_r+0xaf2>
 8008400:	9902      	ldr	r1, [sp, #8]
 8008402:	2300      	movs	r3, #0
 8008404:	220a      	movs	r2, #10
 8008406:	4648      	mov	r0, r9
 8008408:	f000 f968 	bl	80086dc <__multadd>
 800840c:	9002      	str	r0, [sp, #8]
 800840e:	e7eb      	b.n	80083e8 <_dtoa_r+0xb70>
 8008410:	0800a3ec 	.word	0x0800a3ec
 8008414:	0800a370 	.word	0x0800a370

08008418 <_free_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4605      	mov	r5, r0
 800841c:	2900      	cmp	r1, #0
 800841e:	d041      	beq.n	80084a4 <_free_r+0x8c>
 8008420:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008424:	1f0c      	subs	r4, r1, #4
 8008426:	2b00      	cmp	r3, #0
 8008428:	bfb8      	it	lt
 800842a:	18e4      	addlt	r4, r4, r3
 800842c:	f000 f8e8 	bl	8008600 <__malloc_lock>
 8008430:	4a1d      	ldr	r2, [pc, #116]	@ (80084a8 <_free_r+0x90>)
 8008432:	6813      	ldr	r3, [r2, #0]
 8008434:	b933      	cbnz	r3, 8008444 <_free_r+0x2c>
 8008436:	6063      	str	r3, [r4, #4]
 8008438:	6014      	str	r4, [r2, #0]
 800843a:	4628      	mov	r0, r5
 800843c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008440:	f000 b8e4 	b.w	800860c <__malloc_unlock>
 8008444:	42a3      	cmp	r3, r4
 8008446:	d908      	bls.n	800845a <_free_r+0x42>
 8008448:	6820      	ldr	r0, [r4, #0]
 800844a:	1821      	adds	r1, r4, r0
 800844c:	428b      	cmp	r3, r1
 800844e:	bf01      	itttt	eq
 8008450:	6819      	ldreq	r1, [r3, #0]
 8008452:	685b      	ldreq	r3, [r3, #4]
 8008454:	1809      	addeq	r1, r1, r0
 8008456:	6021      	streq	r1, [r4, #0]
 8008458:	e7ed      	b.n	8008436 <_free_r+0x1e>
 800845a:	461a      	mov	r2, r3
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	b10b      	cbz	r3, 8008464 <_free_r+0x4c>
 8008460:	42a3      	cmp	r3, r4
 8008462:	d9fa      	bls.n	800845a <_free_r+0x42>
 8008464:	6811      	ldr	r1, [r2, #0]
 8008466:	1850      	adds	r0, r2, r1
 8008468:	42a0      	cmp	r0, r4
 800846a:	d10b      	bne.n	8008484 <_free_r+0x6c>
 800846c:	6820      	ldr	r0, [r4, #0]
 800846e:	4401      	add	r1, r0
 8008470:	1850      	adds	r0, r2, r1
 8008472:	4283      	cmp	r3, r0
 8008474:	6011      	str	r1, [r2, #0]
 8008476:	d1e0      	bne.n	800843a <_free_r+0x22>
 8008478:	6818      	ldr	r0, [r3, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	6053      	str	r3, [r2, #4]
 800847e:	4408      	add	r0, r1
 8008480:	6010      	str	r0, [r2, #0]
 8008482:	e7da      	b.n	800843a <_free_r+0x22>
 8008484:	d902      	bls.n	800848c <_free_r+0x74>
 8008486:	230c      	movs	r3, #12
 8008488:	602b      	str	r3, [r5, #0]
 800848a:	e7d6      	b.n	800843a <_free_r+0x22>
 800848c:	6820      	ldr	r0, [r4, #0]
 800848e:	1821      	adds	r1, r4, r0
 8008490:	428b      	cmp	r3, r1
 8008492:	bf04      	itt	eq
 8008494:	6819      	ldreq	r1, [r3, #0]
 8008496:	685b      	ldreq	r3, [r3, #4]
 8008498:	6063      	str	r3, [r4, #4]
 800849a:	bf04      	itt	eq
 800849c:	1809      	addeq	r1, r1, r0
 800849e:	6021      	streq	r1, [r4, #0]
 80084a0:	6054      	str	r4, [r2, #4]
 80084a2:	e7ca      	b.n	800843a <_free_r+0x22>
 80084a4:	bd38      	pop	{r3, r4, r5, pc}
 80084a6:	bf00      	nop
 80084a8:	20001ad8 	.word	0x20001ad8

080084ac <malloc>:
 80084ac:	4b02      	ldr	r3, [pc, #8]	@ (80084b8 <malloc+0xc>)
 80084ae:	4601      	mov	r1, r0
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	f000 b825 	b.w	8008500 <_malloc_r>
 80084b6:	bf00      	nop
 80084b8:	20000018 	.word	0x20000018

080084bc <sbrk_aligned>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	4e0f      	ldr	r6, [pc, #60]	@ (80084fc <sbrk_aligned+0x40>)
 80084c0:	460c      	mov	r4, r1
 80084c2:	6831      	ldr	r1, [r6, #0]
 80084c4:	4605      	mov	r5, r0
 80084c6:	b911      	cbnz	r1, 80084ce <sbrk_aligned+0x12>
 80084c8:	f000 fe3e 	bl	8009148 <_sbrk_r>
 80084cc:	6030      	str	r0, [r6, #0]
 80084ce:	4621      	mov	r1, r4
 80084d0:	4628      	mov	r0, r5
 80084d2:	f000 fe39 	bl	8009148 <_sbrk_r>
 80084d6:	1c43      	adds	r3, r0, #1
 80084d8:	d103      	bne.n	80084e2 <sbrk_aligned+0x26>
 80084da:	f04f 34ff 	mov.w	r4, #4294967295
 80084de:	4620      	mov	r0, r4
 80084e0:	bd70      	pop	{r4, r5, r6, pc}
 80084e2:	1cc4      	adds	r4, r0, #3
 80084e4:	f024 0403 	bic.w	r4, r4, #3
 80084e8:	42a0      	cmp	r0, r4
 80084ea:	d0f8      	beq.n	80084de <sbrk_aligned+0x22>
 80084ec:	1a21      	subs	r1, r4, r0
 80084ee:	4628      	mov	r0, r5
 80084f0:	f000 fe2a 	bl	8009148 <_sbrk_r>
 80084f4:	3001      	adds	r0, #1
 80084f6:	d1f2      	bne.n	80084de <sbrk_aligned+0x22>
 80084f8:	e7ef      	b.n	80084da <sbrk_aligned+0x1e>
 80084fa:	bf00      	nop
 80084fc:	20001ad4 	.word	0x20001ad4

08008500 <_malloc_r>:
 8008500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008504:	1ccd      	adds	r5, r1, #3
 8008506:	f025 0503 	bic.w	r5, r5, #3
 800850a:	3508      	adds	r5, #8
 800850c:	2d0c      	cmp	r5, #12
 800850e:	bf38      	it	cc
 8008510:	250c      	movcc	r5, #12
 8008512:	2d00      	cmp	r5, #0
 8008514:	4606      	mov	r6, r0
 8008516:	db01      	blt.n	800851c <_malloc_r+0x1c>
 8008518:	42a9      	cmp	r1, r5
 800851a:	d904      	bls.n	8008526 <_malloc_r+0x26>
 800851c:	230c      	movs	r3, #12
 800851e:	6033      	str	r3, [r6, #0]
 8008520:	2000      	movs	r0, #0
 8008522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008526:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085fc <_malloc_r+0xfc>
 800852a:	f000 f869 	bl	8008600 <__malloc_lock>
 800852e:	f8d8 3000 	ldr.w	r3, [r8]
 8008532:	461c      	mov	r4, r3
 8008534:	bb44      	cbnz	r4, 8008588 <_malloc_r+0x88>
 8008536:	4629      	mov	r1, r5
 8008538:	4630      	mov	r0, r6
 800853a:	f7ff ffbf 	bl	80084bc <sbrk_aligned>
 800853e:	1c43      	adds	r3, r0, #1
 8008540:	4604      	mov	r4, r0
 8008542:	d158      	bne.n	80085f6 <_malloc_r+0xf6>
 8008544:	f8d8 4000 	ldr.w	r4, [r8]
 8008548:	4627      	mov	r7, r4
 800854a:	2f00      	cmp	r7, #0
 800854c:	d143      	bne.n	80085d6 <_malloc_r+0xd6>
 800854e:	2c00      	cmp	r4, #0
 8008550:	d04b      	beq.n	80085ea <_malloc_r+0xea>
 8008552:	6823      	ldr	r3, [r4, #0]
 8008554:	4639      	mov	r1, r7
 8008556:	4630      	mov	r0, r6
 8008558:	eb04 0903 	add.w	r9, r4, r3
 800855c:	f000 fdf4 	bl	8009148 <_sbrk_r>
 8008560:	4581      	cmp	r9, r0
 8008562:	d142      	bne.n	80085ea <_malloc_r+0xea>
 8008564:	6821      	ldr	r1, [r4, #0]
 8008566:	1a6d      	subs	r5, r5, r1
 8008568:	4629      	mov	r1, r5
 800856a:	4630      	mov	r0, r6
 800856c:	f7ff ffa6 	bl	80084bc <sbrk_aligned>
 8008570:	3001      	adds	r0, #1
 8008572:	d03a      	beq.n	80085ea <_malloc_r+0xea>
 8008574:	6823      	ldr	r3, [r4, #0]
 8008576:	442b      	add	r3, r5
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	f8d8 3000 	ldr.w	r3, [r8]
 800857e:	685a      	ldr	r2, [r3, #4]
 8008580:	bb62      	cbnz	r2, 80085dc <_malloc_r+0xdc>
 8008582:	f8c8 7000 	str.w	r7, [r8]
 8008586:	e00f      	b.n	80085a8 <_malloc_r+0xa8>
 8008588:	6822      	ldr	r2, [r4, #0]
 800858a:	1b52      	subs	r2, r2, r5
 800858c:	d420      	bmi.n	80085d0 <_malloc_r+0xd0>
 800858e:	2a0b      	cmp	r2, #11
 8008590:	d917      	bls.n	80085c2 <_malloc_r+0xc2>
 8008592:	1961      	adds	r1, r4, r5
 8008594:	42a3      	cmp	r3, r4
 8008596:	6025      	str	r5, [r4, #0]
 8008598:	bf18      	it	ne
 800859a:	6059      	strne	r1, [r3, #4]
 800859c:	6863      	ldr	r3, [r4, #4]
 800859e:	bf08      	it	eq
 80085a0:	f8c8 1000 	streq.w	r1, [r8]
 80085a4:	5162      	str	r2, [r4, r5]
 80085a6:	604b      	str	r3, [r1, #4]
 80085a8:	4630      	mov	r0, r6
 80085aa:	f000 f82f 	bl	800860c <__malloc_unlock>
 80085ae:	f104 000b 	add.w	r0, r4, #11
 80085b2:	1d23      	adds	r3, r4, #4
 80085b4:	f020 0007 	bic.w	r0, r0, #7
 80085b8:	1ac2      	subs	r2, r0, r3
 80085ba:	bf1c      	itt	ne
 80085bc:	1a1b      	subne	r3, r3, r0
 80085be:	50a3      	strne	r3, [r4, r2]
 80085c0:	e7af      	b.n	8008522 <_malloc_r+0x22>
 80085c2:	6862      	ldr	r2, [r4, #4]
 80085c4:	42a3      	cmp	r3, r4
 80085c6:	bf0c      	ite	eq
 80085c8:	f8c8 2000 	streq.w	r2, [r8]
 80085cc:	605a      	strne	r2, [r3, #4]
 80085ce:	e7eb      	b.n	80085a8 <_malloc_r+0xa8>
 80085d0:	4623      	mov	r3, r4
 80085d2:	6864      	ldr	r4, [r4, #4]
 80085d4:	e7ae      	b.n	8008534 <_malloc_r+0x34>
 80085d6:	463c      	mov	r4, r7
 80085d8:	687f      	ldr	r7, [r7, #4]
 80085da:	e7b6      	b.n	800854a <_malloc_r+0x4a>
 80085dc:	461a      	mov	r2, r3
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	42a3      	cmp	r3, r4
 80085e2:	d1fb      	bne.n	80085dc <_malloc_r+0xdc>
 80085e4:	2300      	movs	r3, #0
 80085e6:	6053      	str	r3, [r2, #4]
 80085e8:	e7de      	b.n	80085a8 <_malloc_r+0xa8>
 80085ea:	230c      	movs	r3, #12
 80085ec:	6033      	str	r3, [r6, #0]
 80085ee:	4630      	mov	r0, r6
 80085f0:	f000 f80c 	bl	800860c <__malloc_unlock>
 80085f4:	e794      	b.n	8008520 <_malloc_r+0x20>
 80085f6:	6005      	str	r5, [r0, #0]
 80085f8:	e7d6      	b.n	80085a8 <_malloc_r+0xa8>
 80085fa:	bf00      	nop
 80085fc:	20001ad8 	.word	0x20001ad8

08008600 <__malloc_lock>:
 8008600:	4801      	ldr	r0, [pc, #4]	@ (8008608 <__malloc_lock+0x8>)
 8008602:	f7ff b89e 	b.w	8007742 <__retarget_lock_acquire_recursive>
 8008606:	bf00      	nop
 8008608:	20001ad0 	.word	0x20001ad0

0800860c <__malloc_unlock>:
 800860c:	4801      	ldr	r0, [pc, #4]	@ (8008614 <__malloc_unlock+0x8>)
 800860e:	f7ff b899 	b.w	8007744 <__retarget_lock_release_recursive>
 8008612:	bf00      	nop
 8008614:	20001ad0 	.word	0x20001ad0

08008618 <_Balloc>:
 8008618:	b570      	push	{r4, r5, r6, lr}
 800861a:	69c6      	ldr	r6, [r0, #28]
 800861c:	4604      	mov	r4, r0
 800861e:	460d      	mov	r5, r1
 8008620:	b976      	cbnz	r6, 8008640 <_Balloc+0x28>
 8008622:	2010      	movs	r0, #16
 8008624:	f7ff ff42 	bl	80084ac <malloc>
 8008628:	4602      	mov	r2, r0
 800862a:	61e0      	str	r0, [r4, #28]
 800862c:	b920      	cbnz	r0, 8008638 <_Balloc+0x20>
 800862e:	4b18      	ldr	r3, [pc, #96]	@ (8008690 <_Balloc+0x78>)
 8008630:	4818      	ldr	r0, [pc, #96]	@ (8008694 <_Balloc+0x7c>)
 8008632:	216b      	movs	r1, #107	@ 0x6b
 8008634:	f000 fd98 	bl	8009168 <__assert_func>
 8008638:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800863c:	6006      	str	r6, [r0, #0]
 800863e:	60c6      	str	r6, [r0, #12]
 8008640:	69e6      	ldr	r6, [r4, #28]
 8008642:	68f3      	ldr	r3, [r6, #12]
 8008644:	b183      	cbz	r3, 8008668 <_Balloc+0x50>
 8008646:	69e3      	ldr	r3, [r4, #28]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800864e:	b9b8      	cbnz	r0, 8008680 <_Balloc+0x68>
 8008650:	2101      	movs	r1, #1
 8008652:	fa01 f605 	lsl.w	r6, r1, r5
 8008656:	1d72      	adds	r2, r6, #5
 8008658:	0092      	lsls	r2, r2, #2
 800865a:	4620      	mov	r0, r4
 800865c:	f000 fda2 	bl	80091a4 <_calloc_r>
 8008660:	b160      	cbz	r0, 800867c <_Balloc+0x64>
 8008662:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008666:	e00e      	b.n	8008686 <_Balloc+0x6e>
 8008668:	2221      	movs	r2, #33	@ 0x21
 800866a:	2104      	movs	r1, #4
 800866c:	4620      	mov	r0, r4
 800866e:	f000 fd99 	bl	80091a4 <_calloc_r>
 8008672:	69e3      	ldr	r3, [r4, #28]
 8008674:	60f0      	str	r0, [r6, #12]
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1e4      	bne.n	8008646 <_Balloc+0x2e>
 800867c:	2000      	movs	r0, #0
 800867e:	bd70      	pop	{r4, r5, r6, pc}
 8008680:	6802      	ldr	r2, [r0, #0]
 8008682:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008686:	2300      	movs	r3, #0
 8008688:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800868c:	e7f7      	b.n	800867e <_Balloc+0x66>
 800868e:	bf00      	nop
 8008690:	0800a37d 	.word	0x0800a37d
 8008694:	0800a3fd 	.word	0x0800a3fd

08008698 <_Bfree>:
 8008698:	b570      	push	{r4, r5, r6, lr}
 800869a:	69c6      	ldr	r6, [r0, #28]
 800869c:	4605      	mov	r5, r0
 800869e:	460c      	mov	r4, r1
 80086a0:	b976      	cbnz	r6, 80086c0 <_Bfree+0x28>
 80086a2:	2010      	movs	r0, #16
 80086a4:	f7ff ff02 	bl	80084ac <malloc>
 80086a8:	4602      	mov	r2, r0
 80086aa:	61e8      	str	r0, [r5, #28]
 80086ac:	b920      	cbnz	r0, 80086b8 <_Bfree+0x20>
 80086ae:	4b09      	ldr	r3, [pc, #36]	@ (80086d4 <_Bfree+0x3c>)
 80086b0:	4809      	ldr	r0, [pc, #36]	@ (80086d8 <_Bfree+0x40>)
 80086b2:	218f      	movs	r1, #143	@ 0x8f
 80086b4:	f000 fd58 	bl	8009168 <__assert_func>
 80086b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086bc:	6006      	str	r6, [r0, #0]
 80086be:	60c6      	str	r6, [r0, #12]
 80086c0:	b13c      	cbz	r4, 80086d2 <_Bfree+0x3a>
 80086c2:	69eb      	ldr	r3, [r5, #28]
 80086c4:	6862      	ldr	r2, [r4, #4]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086cc:	6021      	str	r1, [r4, #0]
 80086ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086d2:	bd70      	pop	{r4, r5, r6, pc}
 80086d4:	0800a37d 	.word	0x0800a37d
 80086d8:	0800a3fd 	.word	0x0800a3fd

080086dc <__multadd>:
 80086dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086e0:	690d      	ldr	r5, [r1, #16]
 80086e2:	4607      	mov	r7, r0
 80086e4:	460c      	mov	r4, r1
 80086e6:	461e      	mov	r6, r3
 80086e8:	f101 0c14 	add.w	ip, r1, #20
 80086ec:	2000      	movs	r0, #0
 80086ee:	f8dc 3000 	ldr.w	r3, [ip]
 80086f2:	b299      	uxth	r1, r3
 80086f4:	fb02 6101 	mla	r1, r2, r1, r6
 80086f8:	0c1e      	lsrs	r6, r3, #16
 80086fa:	0c0b      	lsrs	r3, r1, #16
 80086fc:	fb02 3306 	mla	r3, r2, r6, r3
 8008700:	b289      	uxth	r1, r1
 8008702:	3001      	adds	r0, #1
 8008704:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008708:	4285      	cmp	r5, r0
 800870a:	f84c 1b04 	str.w	r1, [ip], #4
 800870e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008712:	dcec      	bgt.n	80086ee <__multadd+0x12>
 8008714:	b30e      	cbz	r6, 800875a <__multadd+0x7e>
 8008716:	68a3      	ldr	r3, [r4, #8]
 8008718:	42ab      	cmp	r3, r5
 800871a:	dc19      	bgt.n	8008750 <__multadd+0x74>
 800871c:	6861      	ldr	r1, [r4, #4]
 800871e:	4638      	mov	r0, r7
 8008720:	3101      	adds	r1, #1
 8008722:	f7ff ff79 	bl	8008618 <_Balloc>
 8008726:	4680      	mov	r8, r0
 8008728:	b928      	cbnz	r0, 8008736 <__multadd+0x5a>
 800872a:	4602      	mov	r2, r0
 800872c:	4b0c      	ldr	r3, [pc, #48]	@ (8008760 <__multadd+0x84>)
 800872e:	480d      	ldr	r0, [pc, #52]	@ (8008764 <__multadd+0x88>)
 8008730:	21ba      	movs	r1, #186	@ 0xba
 8008732:	f000 fd19 	bl	8009168 <__assert_func>
 8008736:	6922      	ldr	r2, [r4, #16]
 8008738:	3202      	adds	r2, #2
 800873a:	f104 010c 	add.w	r1, r4, #12
 800873e:	0092      	lsls	r2, r2, #2
 8008740:	300c      	adds	r0, #12
 8008742:	f7ff f800 	bl	8007746 <memcpy>
 8008746:	4621      	mov	r1, r4
 8008748:	4638      	mov	r0, r7
 800874a:	f7ff ffa5 	bl	8008698 <_Bfree>
 800874e:	4644      	mov	r4, r8
 8008750:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008754:	3501      	adds	r5, #1
 8008756:	615e      	str	r6, [r3, #20]
 8008758:	6125      	str	r5, [r4, #16]
 800875a:	4620      	mov	r0, r4
 800875c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008760:	0800a3ec 	.word	0x0800a3ec
 8008764:	0800a3fd 	.word	0x0800a3fd

08008768 <__hi0bits>:
 8008768:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800876c:	4603      	mov	r3, r0
 800876e:	bf36      	itet	cc
 8008770:	0403      	lslcc	r3, r0, #16
 8008772:	2000      	movcs	r0, #0
 8008774:	2010      	movcc	r0, #16
 8008776:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800877a:	bf3c      	itt	cc
 800877c:	021b      	lslcc	r3, r3, #8
 800877e:	3008      	addcc	r0, #8
 8008780:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008784:	bf3c      	itt	cc
 8008786:	011b      	lslcc	r3, r3, #4
 8008788:	3004      	addcc	r0, #4
 800878a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878e:	bf3c      	itt	cc
 8008790:	009b      	lslcc	r3, r3, #2
 8008792:	3002      	addcc	r0, #2
 8008794:	2b00      	cmp	r3, #0
 8008796:	db05      	blt.n	80087a4 <__hi0bits+0x3c>
 8008798:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800879c:	f100 0001 	add.w	r0, r0, #1
 80087a0:	bf08      	it	eq
 80087a2:	2020      	moveq	r0, #32
 80087a4:	4770      	bx	lr

080087a6 <__lo0bits>:
 80087a6:	6803      	ldr	r3, [r0, #0]
 80087a8:	4602      	mov	r2, r0
 80087aa:	f013 0007 	ands.w	r0, r3, #7
 80087ae:	d00b      	beq.n	80087c8 <__lo0bits+0x22>
 80087b0:	07d9      	lsls	r1, r3, #31
 80087b2:	d421      	bmi.n	80087f8 <__lo0bits+0x52>
 80087b4:	0798      	lsls	r0, r3, #30
 80087b6:	bf49      	itett	mi
 80087b8:	085b      	lsrmi	r3, r3, #1
 80087ba:	089b      	lsrpl	r3, r3, #2
 80087bc:	2001      	movmi	r0, #1
 80087be:	6013      	strmi	r3, [r2, #0]
 80087c0:	bf5c      	itt	pl
 80087c2:	6013      	strpl	r3, [r2, #0]
 80087c4:	2002      	movpl	r0, #2
 80087c6:	4770      	bx	lr
 80087c8:	b299      	uxth	r1, r3
 80087ca:	b909      	cbnz	r1, 80087d0 <__lo0bits+0x2a>
 80087cc:	0c1b      	lsrs	r3, r3, #16
 80087ce:	2010      	movs	r0, #16
 80087d0:	b2d9      	uxtb	r1, r3
 80087d2:	b909      	cbnz	r1, 80087d8 <__lo0bits+0x32>
 80087d4:	3008      	adds	r0, #8
 80087d6:	0a1b      	lsrs	r3, r3, #8
 80087d8:	0719      	lsls	r1, r3, #28
 80087da:	bf04      	itt	eq
 80087dc:	091b      	lsreq	r3, r3, #4
 80087de:	3004      	addeq	r0, #4
 80087e0:	0799      	lsls	r1, r3, #30
 80087e2:	bf04      	itt	eq
 80087e4:	089b      	lsreq	r3, r3, #2
 80087e6:	3002      	addeq	r0, #2
 80087e8:	07d9      	lsls	r1, r3, #31
 80087ea:	d403      	bmi.n	80087f4 <__lo0bits+0x4e>
 80087ec:	085b      	lsrs	r3, r3, #1
 80087ee:	f100 0001 	add.w	r0, r0, #1
 80087f2:	d003      	beq.n	80087fc <__lo0bits+0x56>
 80087f4:	6013      	str	r3, [r2, #0]
 80087f6:	4770      	bx	lr
 80087f8:	2000      	movs	r0, #0
 80087fa:	4770      	bx	lr
 80087fc:	2020      	movs	r0, #32
 80087fe:	4770      	bx	lr

08008800 <__i2b>:
 8008800:	b510      	push	{r4, lr}
 8008802:	460c      	mov	r4, r1
 8008804:	2101      	movs	r1, #1
 8008806:	f7ff ff07 	bl	8008618 <_Balloc>
 800880a:	4602      	mov	r2, r0
 800880c:	b928      	cbnz	r0, 800881a <__i2b+0x1a>
 800880e:	4b05      	ldr	r3, [pc, #20]	@ (8008824 <__i2b+0x24>)
 8008810:	4805      	ldr	r0, [pc, #20]	@ (8008828 <__i2b+0x28>)
 8008812:	f240 1145 	movw	r1, #325	@ 0x145
 8008816:	f000 fca7 	bl	8009168 <__assert_func>
 800881a:	2301      	movs	r3, #1
 800881c:	6144      	str	r4, [r0, #20]
 800881e:	6103      	str	r3, [r0, #16]
 8008820:	bd10      	pop	{r4, pc}
 8008822:	bf00      	nop
 8008824:	0800a3ec 	.word	0x0800a3ec
 8008828:	0800a3fd 	.word	0x0800a3fd

0800882c <__multiply>:
 800882c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008830:	4617      	mov	r7, r2
 8008832:	690a      	ldr	r2, [r1, #16]
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	429a      	cmp	r2, r3
 8008838:	bfa8      	it	ge
 800883a:	463b      	movge	r3, r7
 800883c:	4689      	mov	r9, r1
 800883e:	bfa4      	itt	ge
 8008840:	460f      	movge	r7, r1
 8008842:	4699      	movge	r9, r3
 8008844:	693d      	ldr	r5, [r7, #16]
 8008846:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	6879      	ldr	r1, [r7, #4]
 800884e:	eb05 060a 	add.w	r6, r5, sl
 8008852:	42b3      	cmp	r3, r6
 8008854:	b085      	sub	sp, #20
 8008856:	bfb8      	it	lt
 8008858:	3101      	addlt	r1, #1
 800885a:	f7ff fedd 	bl	8008618 <_Balloc>
 800885e:	b930      	cbnz	r0, 800886e <__multiply+0x42>
 8008860:	4602      	mov	r2, r0
 8008862:	4b41      	ldr	r3, [pc, #260]	@ (8008968 <__multiply+0x13c>)
 8008864:	4841      	ldr	r0, [pc, #260]	@ (800896c <__multiply+0x140>)
 8008866:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800886a:	f000 fc7d 	bl	8009168 <__assert_func>
 800886e:	f100 0414 	add.w	r4, r0, #20
 8008872:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008876:	4623      	mov	r3, r4
 8008878:	2200      	movs	r2, #0
 800887a:	4573      	cmp	r3, lr
 800887c:	d320      	bcc.n	80088c0 <__multiply+0x94>
 800887e:	f107 0814 	add.w	r8, r7, #20
 8008882:	f109 0114 	add.w	r1, r9, #20
 8008886:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800888a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800888e:	9302      	str	r3, [sp, #8]
 8008890:	1beb      	subs	r3, r5, r7
 8008892:	3b15      	subs	r3, #21
 8008894:	f023 0303 	bic.w	r3, r3, #3
 8008898:	3304      	adds	r3, #4
 800889a:	3715      	adds	r7, #21
 800889c:	42bd      	cmp	r5, r7
 800889e:	bf38      	it	cc
 80088a0:	2304      	movcc	r3, #4
 80088a2:	9301      	str	r3, [sp, #4]
 80088a4:	9b02      	ldr	r3, [sp, #8]
 80088a6:	9103      	str	r1, [sp, #12]
 80088a8:	428b      	cmp	r3, r1
 80088aa:	d80c      	bhi.n	80088c6 <__multiply+0x9a>
 80088ac:	2e00      	cmp	r6, #0
 80088ae:	dd03      	ble.n	80088b8 <__multiply+0x8c>
 80088b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d055      	beq.n	8008964 <__multiply+0x138>
 80088b8:	6106      	str	r6, [r0, #16]
 80088ba:	b005      	add	sp, #20
 80088bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c0:	f843 2b04 	str.w	r2, [r3], #4
 80088c4:	e7d9      	b.n	800887a <__multiply+0x4e>
 80088c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80088ca:	f1ba 0f00 	cmp.w	sl, #0
 80088ce:	d01f      	beq.n	8008910 <__multiply+0xe4>
 80088d0:	46c4      	mov	ip, r8
 80088d2:	46a1      	mov	r9, r4
 80088d4:	2700      	movs	r7, #0
 80088d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80088da:	f8d9 3000 	ldr.w	r3, [r9]
 80088de:	fa1f fb82 	uxth.w	fp, r2
 80088e2:	b29b      	uxth	r3, r3
 80088e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80088e8:	443b      	add	r3, r7
 80088ea:	f8d9 7000 	ldr.w	r7, [r9]
 80088ee:	0c12      	lsrs	r2, r2, #16
 80088f0:	0c3f      	lsrs	r7, r7, #16
 80088f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80088f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008900:	4565      	cmp	r5, ip
 8008902:	f849 3b04 	str.w	r3, [r9], #4
 8008906:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800890a:	d8e4      	bhi.n	80088d6 <__multiply+0xaa>
 800890c:	9b01      	ldr	r3, [sp, #4]
 800890e:	50e7      	str	r7, [r4, r3]
 8008910:	9b03      	ldr	r3, [sp, #12]
 8008912:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008916:	3104      	adds	r1, #4
 8008918:	f1b9 0f00 	cmp.w	r9, #0
 800891c:	d020      	beq.n	8008960 <__multiply+0x134>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	4647      	mov	r7, r8
 8008922:	46a4      	mov	ip, r4
 8008924:	f04f 0a00 	mov.w	sl, #0
 8008928:	f8b7 b000 	ldrh.w	fp, [r7]
 800892c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008930:	fb09 220b 	mla	r2, r9, fp, r2
 8008934:	4452      	add	r2, sl
 8008936:	b29b      	uxth	r3, r3
 8008938:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800893c:	f84c 3b04 	str.w	r3, [ip], #4
 8008940:	f857 3b04 	ldr.w	r3, [r7], #4
 8008944:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008948:	f8bc 3000 	ldrh.w	r3, [ip]
 800894c:	fb09 330a 	mla	r3, r9, sl, r3
 8008950:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008954:	42bd      	cmp	r5, r7
 8008956:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800895a:	d8e5      	bhi.n	8008928 <__multiply+0xfc>
 800895c:	9a01      	ldr	r2, [sp, #4]
 800895e:	50a3      	str	r3, [r4, r2]
 8008960:	3404      	adds	r4, #4
 8008962:	e79f      	b.n	80088a4 <__multiply+0x78>
 8008964:	3e01      	subs	r6, #1
 8008966:	e7a1      	b.n	80088ac <__multiply+0x80>
 8008968:	0800a3ec 	.word	0x0800a3ec
 800896c:	0800a3fd 	.word	0x0800a3fd

08008970 <__pow5mult>:
 8008970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008974:	4615      	mov	r5, r2
 8008976:	f012 0203 	ands.w	r2, r2, #3
 800897a:	4607      	mov	r7, r0
 800897c:	460e      	mov	r6, r1
 800897e:	d007      	beq.n	8008990 <__pow5mult+0x20>
 8008980:	4c25      	ldr	r4, [pc, #148]	@ (8008a18 <__pow5mult+0xa8>)
 8008982:	3a01      	subs	r2, #1
 8008984:	2300      	movs	r3, #0
 8008986:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800898a:	f7ff fea7 	bl	80086dc <__multadd>
 800898e:	4606      	mov	r6, r0
 8008990:	10ad      	asrs	r5, r5, #2
 8008992:	d03d      	beq.n	8008a10 <__pow5mult+0xa0>
 8008994:	69fc      	ldr	r4, [r7, #28]
 8008996:	b97c      	cbnz	r4, 80089b8 <__pow5mult+0x48>
 8008998:	2010      	movs	r0, #16
 800899a:	f7ff fd87 	bl	80084ac <malloc>
 800899e:	4602      	mov	r2, r0
 80089a0:	61f8      	str	r0, [r7, #28]
 80089a2:	b928      	cbnz	r0, 80089b0 <__pow5mult+0x40>
 80089a4:	4b1d      	ldr	r3, [pc, #116]	@ (8008a1c <__pow5mult+0xac>)
 80089a6:	481e      	ldr	r0, [pc, #120]	@ (8008a20 <__pow5mult+0xb0>)
 80089a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80089ac:	f000 fbdc 	bl	8009168 <__assert_func>
 80089b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089b4:	6004      	str	r4, [r0, #0]
 80089b6:	60c4      	str	r4, [r0, #12]
 80089b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80089bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80089c0:	b94c      	cbnz	r4, 80089d6 <__pow5mult+0x66>
 80089c2:	f240 2171 	movw	r1, #625	@ 0x271
 80089c6:	4638      	mov	r0, r7
 80089c8:	f7ff ff1a 	bl	8008800 <__i2b>
 80089cc:	2300      	movs	r3, #0
 80089ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80089d2:	4604      	mov	r4, r0
 80089d4:	6003      	str	r3, [r0, #0]
 80089d6:	f04f 0900 	mov.w	r9, #0
 80089da:	07eb      	lsls	r3, r5, #31
 80089dc:	d50a      	bpl.n	80089f4 <__pow5mult+0x84>
 80089de:	4631      	mov	r1, r6
 80089e0:	4622      	mov	r2, r4
 80089e2:	4638      	mov	r0, r7
 80089e4:	f7ff ff22 	bl	800882c <__multiply>
 80089e8:	4631      	mov	r1, r6
 80089ea:	4680      	mov	r8, r0
 80089ec:	4638      	mov	r0, r7
 80089ee:	f7ff fe53 	bl	8008698 <_Bfree>
 80089f2:	4646      	mov	r6, r8
 80089f4:	106d      	asrs	r5, r5, #1
 80089f6:	d00b      	beq.n	8008a10 <__pow5mult+0xa0>
 80089f8:	6820      	ldr	r0, [r4, #0]
 80089fa:	b938      	cbnz	r0, 8008a0c <__pow5mult+0x9c>
 80089fc:	4622      	mov	r2, r4
 80089fe:	4621      	mov	r1, r4
 8008a00:	4638      	mov	r0, r7
 8008a02:	f7ff ff13 	bl	800882c <__multiply>
 8008a06:	6020      	str	r0, [r4, #0]
 8008a08:	f8c0 9000 	str.w	r9, [r0]
 8008a0c:	4604      	mov	r4, r0
 8008a0e:	e7e4      	b.n	80089da <__pow5mult+0x6a>
 8008a10:	4630      	mov	r0, r6
 8008a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a16:	bf00      	nop
 8008a18:	0800a4b0 	.word	0x0800a4b0
 8008a1c:	0800a37d 	.word	0x0800a37d
 8008a20:	0800a3fd 	.word	0x0800a3fd

08008a24 <__lshift>:
 8008a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a28:	460c      	mov	r4, r1
 8008a2a:	6849      	ldr	r1, [r1, #4]
 8008a2c:	6923      	ldr	r3, [r4, #16]
 8008a2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a32:	68a3      	ldr	r3, [r4, #8]
 8008a34:	4607      	mov	r7, r0
 8008a36:	4691      	mov	r9, r2
 8008a38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a3c:	f108 0601 	add.w	r6, r8, #1
 8008a40:	42b3      	cmp	r3, r6
 8008a42:	db0b      	blt.n	8008a5c <__lshift+0x38>
 8008a44:	4638      	mov	r0, r7
 8008a46:	f7ff fde7 	bl	8008618 <_Balloc>
 8008a4a:	4605      	mov	r5, r0
 8008a4c:	b948      	cbnz	r0, 8008a62 <__lshift+0x3e>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	4b28      	ldr	r3, [pc, #160]	@ (8008af4 <__lshift+0xd0>)
 8008a52:	4829      	ldr	r0, [pc, #164]	@ (8008af8 <__lshift+0xd4>)
 8008a54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008a58:	f000 fb86 	bl	8009168 <__assert_func>
 8008a5c:	3101      	adds	r1, #1
 8008a5e:	005b      	lsls	r3, r3, #1
 8008a60:	e7ee      	b.n	8008a40 <__lshift+0x1c>
 8008a62:	2300      	movs	r3, #0
 8008a64:	f100 0114 	add.w	r1, r0, #20
 8008a68:	f100 0210 	add.w	r2, r0, #16
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	4553      	cmp	r3, sl
 8008a70:	db33      	blt.n	8008ada <__lshift+0xb6>
 8008a72:	6920      	ldr	r0, [r4, #16]
 8008a74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a78:	f104 0314 	add.w	r3, r4, #20
 8008a7c:	f019 091f 	ands.w	r9, r9, #31
 8008a80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008a88:	d02b      	beq.n	8008ae2 <__lshift+0xbe>
 8008a8a:	f1c9 0e20 	rsb	lr, r9, #32
 8008a8e:	468a      	mov	sl, r1
 8008a90:	2200      	movs	r2, #0
 8008a92:	6818      	ldr	r0, [r3, #0]
 8008a94:	fa00 f009 	lsl.w	r0, r0, r9
 8008a98:	4310      	orrs	r0, r2
 8008a9a:	f84a 0b04 	str.w	r0, [sl], #4
 8008a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aa2:	459c      	cmp	ip, r3
 8008aa4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008aa8:	d8f3      	bhi.n	8008a92 <__lshift+0x6e>
 8008aaa:	ebac 0304 	sub.w	r3, ip, r4
 8008aae:	3b15      	subs	r3, #21
 8008ab0:	f023 0303 	bic.w	r3, r3, #3
 8008ab4:	3304      	adds	r3, #4
 8008ab6:	f104 0015 	add.w	r0, r4, #21
 8008aba:	4560      	cmp	r0, ip
 8008abc:	bf88      	it	hi
 8008abe:	2304      	movhi	r3, #4
 8008ac0:	50ca      	str	r2, [r1, r3]
 8008ac2:	b10a      	cbz	r2, 8008ac8 <__lshift+0xa4>
 8008ac4:	f108 0602 	add.w	r6, r8, #2
 8008ac8:	3e01      	subs	r6, #1
 8008aca:	4638      	mov	r0, r7
 8008acc:	612e      	str	r6, [r5, #16]
 8008ace:	4621      	mov	r1, r4
 8008ad0:	f7ff fde2 	bl	8008698 <_Bfree>
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ada:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ade:	3301      	adds	r3, #1
 8008ae0:	e7c5      	b.n	8008a6e <__lshift+0x4a>
 8008ae2:	3904      	subs	r1, #4
 8008ae4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ae8:	f841 2f04 	str.w	r2, [r1, #4]!
 8008aec:	459c      	cmp	ip, r3
 8008aee:	d8f9      	bhi.n	8008ae4 <__lshift+0xc0>
 8008af0:	e7ea      	b.n	8008ac8 <__lshift+0xa4>
 8008af2:	bf00      	nop
 8008af4:	0800a3ec 	.word	0x0800a3ec
 8008af8:	0800a3fd 	.word	0x0800a3fd

08008afc <__mcmp>:
 8008afc:	690a      	ldr	r2, [r1, #16]
 8008afe:	4603      	mov	r3, r0
 8008b00:	6900      	ldr	r0, [r0, #16]
 8008b02:	1a80      	subs	r0, r0, r2
 8008b04:	b530      	push	{r4, r5, lr}
 8008b06:	d10e      	bne.n	8008b26 <__mcmp+0x2a>
 8008b08:	3314      	adds	r3, #20
 8008b0a:	3114      	adds	r1, #20
 8008b0c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b10:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b1c:	4295      	cmp	r5, r2
 8008b1e:	d003      	beq.n	8008b28 <__mcmp+0x2c>
 8008b20:	d205      	bcs.n	8008b2e <__mcmp+0x32>
 8008b22:	f04f 30ff 	mov.w	r0, #4294967295
 8008b26:	bd30      	pop	{r4, r5, pc}
 8008b28:	42a3      	cmp	r3, r4
 8008b2a:	d3f3      	bcc.n	8008b14 <__mcmp+0x18>
 8008b2c:	e7fb      	b.n	8008b26 <__mcmp+0x2a>
 8008b2e:	2001      	movs	r0, #1
 8008b30:	e7f9      	b.n	8008b26 <__mcmp+0x2a>
	...

08008b34 <__mdiff>:
 8008b34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b38:	4689      	mov	r9, r1
 8008b3a:	4606      	mov	r6, r0
 8008b3c:	4611      	mov	r1, r2
 8008b3e:	4648      	mov	r0, r9
 8008b40:	4614      	mov	r4, r2
 8008b42:	f7ff ffdb 	bl	8008afc <__mcmp>
 8008b46:	1e05      	subs	r5, r0, #0
 8008b48:	d112      	bne.n	8008b70 <__mdiff+0x3c>
 8008b4a:	4629      	mov	r1, r5
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	f7ff fd63 	bl	8008618 <_Balloc>
 8008b52:	4602      	mov	r2, r0
 8008b54:	b928      	cbnz	r0, 8008b62 <__mdiff+0x2e>
 8008b56:	4b3f      	ldr	r3, [pc, #252]	@ (8008c54 <__mdiff+0x120>)
 8008b58:	f240 2137 	movw	r1, #567	@ 0x237
 8008b5c:	483e      	ldr	r0, [pc, #248]	@ (8008c58 <__mdiff+0x124>)
 8008b5e:	f000 fb03 	bl	8009168 <__assert_func>
 8008b62:	2301      	movs	r3, #1
 8008b64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b68:	4610      	mov	r0, r2
 8008b6a:	b003      	add	sp, #12
 8008b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b70:	bfbc      	itt	lt
 8008b72:	464b      	movlt	r3, r9
 8008b74:	46a1      	movlt	r9, r4
 8008b76:	4630      	mov	r0, r6
 8008b78:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b7c:	bfba      	itte	lt
 8008b7e:	461c      	movlt	r4, r3
 8008b80:	2501      	movlt	r5, #1
 8008b82:	2500      	movge	r5, #0
 8008b84:	f7ff fd48 	bl	8008618 <_Balloc>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	b918      	cbnz	r0, 8008b94 <__mdiff+0x60>
 8008b8c:	4b31      	ldr	r3, [pc, #196]	@ (8008c54 <__mdiff+0x120>)
 8008b8e:	f240 2145 	movw	r1, #581	@ 0x245
 8008b92:	e7e3      	b.n	8008b5c <__mdiff+0x28>
 8008b94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b98:	6926      	ldr	r6, [r4, #16]
 8008b9a:	60c5      	str	r5, [r0, #12]
 8008b9c:	f109 0310 	add.w	r3, r9, #16
 8008ba0:	f109 0514 	add.w	r5, r9, #20
 8008ba4:	f104 0e14 	add.w	lr, r4, #20
 8008ba8:	f100 0b14 	add.w	fp, r0, #20
 8008bac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008bb0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008bb4:	9301      	str	r3, [sp, #4]
 8008bb6:	46d9      	mov	r9, fp
 8008bb8:	f04f 0c00 	mov.w	ip, #0
 8008bbc:	9b01      	ldr	r3, [sp, #4]
 8008bbe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008bc2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008bc6:	9301      	str	r3, [sp, #4]
 8008bc8:	fa1f f38a 	uxth.w	r3, sl
 8008bcc:	4619      	mov	r1, r3
 8008bce:	b283      	uxth	r3, r0
 8008bd0:	1acb      	subs	r3, r1, r3
 8008bd2:	0c00      	lsrs	r0, r0, #16
 8008bd4:	4463      	add	r3, ip
 8008bd6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008bda:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008be4:	4576      	cmp	r6, lr
 8008be6:	f849 3b04 	str.w	r3, [r9], #4
 8008bea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008bee:	d8e5      	bhi.n	8008bbc <__mdiff+0x88>
 8008bf0:	1b33      	subs	r3, r6, r4
 8008bf2:	3b15      	subs	r3, #21
 8008bf4:	f023 0303 	bic.w	r3, r3, #3
 8008bf8:	3415      	adds	r4, #21
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	42a6      	cmp	r6, r4
 8008bfe:	bf38      	it	cc
 8008c00:	2304      	movcc	r3, #4
 8008c02:	441d      	add	r5, r3
 8008c04:	445b      	add	r3, fp
 8008c06:	461e      	mov	r6, r3
 8008c08:	462c      	mov	r4, r5
 8008c0a:	4544      	cmp	r4, r8
 8008c0c:	d30e      	bcc.n	8008c2c <__mdiff+0xf8>
 8008c0e:	f108 0103 	add.w	r1, r8, #3
 8008c12:	1b49      	subs	r1, r1, r5
 8008c14:	f021 0103 	bic.w	r1, r1, #3
 8008c18:	3d03      	subs	r5, #3
 8008c1a:	45a8      	cmp	r8, r5
 8008c1c:	bf38      	it	cc
 8008c1e:	2100      	movcc	r1, #0
 8008c20:	440b      	add	r3, r1
 8008c22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c26:	b191      	cbz	r1, 8008c4e <__mdiff+0x11a>
 8008c28:	6117      	str	r7, [r2, #16]
 8008c2a:	e79d      	b.n	8008b68 <__mdiff+0x34>
 8008c2c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008c30:	46e6      	mov	lr, ip
 8008c32:	0c08      	lsrs	r0, r1, #16
 8008c34:	fa1c fc81 	uxtah	ip, ip, r1
 8008c38:	4471      	add	r1, lr
 8008c3a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008c3e:	b289      	uxth	r1, r1
 8008c40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008c44:	f846 1b04 	str.w	r1, [r6], #4
 8008c48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c4c:	e7dd      	b.n	8008c0a <__mdiff+0xd6>
 8008c4e:	3f01      	subs	r7, #1
 8008c50:	e7e7      	b.n	8008c22 <__mdiff+0xee>
 8008c52:	bf00      	nop
 8008c54:	0800a3ec 	.word	0x0800a3ec
 8008c58:	0800a3fd 	.word	0x0800a3fd

08008c5c <__d2b>:
 8008c5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c60:	460f      	mov	r7, r1
 8008c62:	2101      	movs	r1, #1
 8008c64:	ec59 8b10 	vmov	r8, r9, d0
 8008c68:	4616      	mov	r6, r2
 8008c6a:	f7ff fcd5 	bl	8008618 <_Balloc>
 8008c6e:	4604      	mov	r4, r0
 8008c70:	b930      	cbnz	r0, 8008c80 <__d2b+0x24>
 8008c72:	4602      	mov	r2, r0
 8008c74:	4b23      	ldr	r3, [pc, #140]	@ (8008d04 <__d2b+0xa8>)
 8008c76:	4824      	ldr	r0, [pc, #144]	@ (8008d08 <__d2b+0xac>)
 8008c78:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c7c:	f000 fa74 	bl	8009168 <__assert_func>
 8008c80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008c84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c88:	b10d      	cbz	r5, 8008c8e <__d2b+0x32>
 8008c8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c8e:	9301      	str	r3, [sp, #4]
 8008c90:	f1b8 0300 	subs.w	r3, r8, #0
 8008c94:	d023      	beq.n	8008cde <__d2b+0x82>
 8008c96:	4668      	mov	r0, sp
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	f7ff fd84 	bl	80087a6 <__lo0bits>
 8008c9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ca2:	b1d0      	cbz	r0, 8008cda <__d2b+0x7e>
 8008ca4:	f1c0 0320 	rsb	r3, r0, #32
 8008ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cac:	430b      	orrs	r3, r1
 8008cae:	40c2      	lsrs	r2, r0
 8008cb0:	6163      	str	r3, [r4, #20]
 8008cb2:	9201      	str	r2, [sp, #4]
 8008cb4:	9b01      	ldr	r3, [sp, #4]
 8008cb6:	61a3      	str	r3, [r4, #24]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	bf0c      	ite	eq
 8008cbc:	2201      	moveq	r2, #1
 8008cbe:	2202      	movne	r2, #2
 8008cc0:	6122      	str	r2, [r4, #16]
 8008cc2:	b1a5      	cbz	r5, 8008cee <__d2b+0x92>
 8008cc4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008cc8:	4405      	add	r5, r0
 8008cca:	603d      	str	r5, [r7, #0]
 8008ccc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008cd0:	6030      	str	r0, [r6, #0]
 8008cd2:	4620      	mov	r0, r4
 8008cd4:	b003      	add	sp, #12
 8008cd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cda:	6161      	str	r1, [r4, #20]
 8008cdc:	e7ea      	b.n	8008cb4 <__d2b+0x58>
 8008cde:	a801      	add	r0, sp, #4
 8008ce0:	f7ff fd61 	bl	80087a6 <__lo0bits>
 8008ce4:	9b01      	ldr	r3, [sp, #4]
 8008ce6:	6163      	str	r3, [r4, #20]
 8008ce8:	3020      	adds	r0, #32
 8008cea:	2201      	movs	r2, #1
 8008cec:	e7e8      	b.n	8008cc0 <__d2b+0x64>
 8008cee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008cf2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008cf6:	6038      	str	r0, [r7, #0]
 8008cf8:	6918      	ldr	r0, [r3, #16]
 8008cfa:	f7ff fd35 	bl	8008768 <__hi0bits>
 8008cfe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d02:	e7e5      	b.n	8008cd0 <__d2b+0x74>
 8008d04:	0800a3ec 	.word	0x0800a3ec
 8008d08:	0800a3fd 	.word	0x0800a3fd

08008d0c <__ssputs_r>:
 8008d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d10:	688e      	ldr	r6, [r1, #8]
 8008d12:	461f      	mov	r7, r3
 8008d14:	42be      	cmp	r6, r7
 8008d16:	680b      	ldr	r3, [r1, #0]
 8008d18:	4682      	mov	sl, r0
 8008d1a:	460c      	mov	r4, r1
 8008d1c:	4690      	mov	r8, r2
 8008d1e:	d82d      	bhi.n	8008d7c <__ssputs_r+0x70>
 8008d20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d28:	d026      	beq.n	8008d78 <__ssputs_r+0x6c>
 8008d2a:	6965      	ldr	r5, [r4, #20]
 8008d2c:	6909      	ldr	r1, [r1, #16]
 8008d2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d32:	eba3 0901 	sub.w	r9, r3, r1
 8008d36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d3a:	1c7b      	adds	r3, r7, #1
 8008d3c:	444b      	add	r3, r9
 8008d3e:	106d      	asrs	r5, r5, #1
 8008d40:	429d      	cmp	r5, r3
 8008d42:	bf38      	it	cc
 8008d44:	461d      	movcc	r5, r3
 8008d46:	0553      	lsls	r3, r2, #21
 8008d48:	d527      	bpl.n	8008d9a <__ssputs_r+0x8e>
 8008d4a:	4629      	mov	r1, r5
 8008d4c:	f7ff fbd8 	bl	8008500 <_malloc_r>
 8008d50:	4606      	mov	r6, r0
 8008d52:	b360      	cbz	r0, 8008dae <__ssputs_r+0xa2>
 8008d54:	6921      	ldr	r1, [r4, #16]
 8008d56:	464a      	mov	r2, r9
 8008d58:	f7fe fcf5 	bl	8007746 <memcpy>
 8008d5c:	89a3      	ldrh	r3, [r4, #12]
 8008d5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008d62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d66:	81a3      	strh	r3, [r4, #12]
 8008d68:	6126      	str	r6, [r4, #16]
 8008d6a:	6165      	str	r5, [r4, #20]
 8008d6c:	444e      	add	r6, r9
 8008d6e:	eba5 0509 	sub.w	r5, r5, r9
 8008d72:	6026      	str	r6, [r4, #0]
 8008d74:	60a5      	str	r5, [r4, #8]
 8008d76:	463e      	mov	r6, r7
 8008d78:	42be      	cmp	r6, r7
 8008d7a:	d900      	bls.n	8008d7e <__ssputs_r+0x72>
 8008d7c:	463e      	mov	r6, r7
 8008d7e:	6820      	ldr	r0, [r4, #0]
 8008d80:	4632      	mov	r2, r6
 8008d82:	4641      	mov	r1, r8
 8008d84:	f000 f9c6 	bl	8009114 <memmove>
 8008d88:	68a3      	ldr	r3, [r4, #8]
 8008d8a:	1b9b      	subs	r3, r3, r6
 8008d8c:	60a3      	str	r3, [r4, #8]
 8008d8e:	6823      	ldr	r3, [r4, #0]
 8008d90:	4433      	add	r3, r6
 8008d92:	6023      	str	r3, [r4, #0]
 8008d94:	2000      	movs	r0, #0
 8008d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d9a:	462a      	mov	r2, r5
 8008d9c:	f000 fa28 	bl	80091f0 <_realloc_r>
 8008da0:	4606      	mov	r6, r0
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d1e0      	bne.n	8008d68 <__ssputs_r+0x5c>
 8008da6:	6921      	ldr	r1, [r4, #16]
 8008da8:	4650      	mov	r0, sl
 8008daa:	f7ff fb35 	bl	8008418 <_free_r>
 8008dae:	230c      	movs	r3, #12
 8008db0:	f8ca 3000 	str.w	r3, [sl]
 8008db4:	89a3      	ldrh	r3, [r4, #12]
 8008db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dba:	81a3      	strh	r3, [r4, #12]
 8008dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc0:	e7e9      	b.n	8008d96 <__ssputs_r+0x8a>
	...

08008dc4 <_svfiprintf_r>:
 8008dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc8:	4698      	mov	r8, r3
 8008dca:	898b      	ldrh	r3, [r1, #12]
 8008dcc:	061b      	lsls	r3, r3, #24
 8008dce:	b09d      	sub	sp, #116	@ 0x74
 8008dd0:	4607      	mov	r7, r0
 8008dd2:	460d      	mov	r5, r1
 8008dd4:	4614      	mov	r4, r2
 8008dd6:	d510      	bpl.n	8008dfa <_svfiprintf_r+0x36>
 8008dd8:	690b      	ldr	r3, [r1, #16]
 8008dda:	b973      	cbnz	r3, 8008dfa <_svfiprintf_r+0x36>
 8008ddc:	2140      	movs	r1, #64	@ 0x40
 8008dde:	f7ff fb8f 	bl	8008500 <_malloc_r>
 8008de2:	6028      	str	r0, [r5, #0]
 8008de4:	6128      	str	r0, [r5, #16]
 8008de6:	b930      	cbnz	r0, 8008df6 <_svfiprintf_r+0x32>
 8008de8:	230c      	movs	r3, #12
 8008dea:	603b      	str	r3, [r7, #0]
 8008dec:	f04f 30ff 	mov.w	r0, #4294967295
 8008df0:	b01d      	add	sp, #116	@ 0x74
 8008df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008df6:	2340      	movs	r3, #64	@ 0x40
 8008df8:	616b      	str	r3, [r5, #20]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dfe:	2320      	movs	r3, #32
 8008e00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e04:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e08:	2330      	movs	r3, #48	@ 0x30
 8008e0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008fa8 <_svfiprintf_r+0x1e4>
 8008e0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e12:	f04f 0901 	mov.w	r9, #1
 8008e16:	4623      	mov	r3, r4
 8008e18:	469a      	mov	sl, r3
 8008e1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e1e:	b10a      	cbz	r2, 8008e24 <_svfiprintf_r+0x60>
 8008e20:	2a25      	cmp	r2, #37	@ 0x25
 8008e22:	d1f9      	bne.n	8008e18 <_svfiprintf_r+0x54>
 8008e24:	ebba 0b04 	subs.w	fp, sl, r4
 8008e28:	d00b      	beq.n	8008e42 <_svfiprintf_r+0x7e>
 8008e2a:	465b      	mov	r3, fp
 8008e2c:	4622      	mov	r2, r4
 8008e2e:	4629      	mov	r1, r5
 8008e30:	4638      	mov	r0, r7
 8008e32:	f7ff ff6b 	bl	8008d0c <__ssputs_r>
 8008e36:	3001      	adds	r0, #1
 8008e38:	f000 80a7 	beq.w	8008f8a <_svfiprintf_r+0x1c6>
 8008e3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e3e:	445a      	add	r2, fp
 8008e40:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e42:	f89a 3000 	ldrb.w	r3, [sl]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	f000 809f 	beq.w	8008f8a <_svfiprintf_r+0x1c6>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e56:	f10a 0a01 	add.w	sl, sl, #1
 8008e5a:	9304      	str	r3, [sp, #16]
 8008e5c:	9307      	str	r3, [sp, #28]
 8008e5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e62:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e64:	4654      	mov	r4, sl
 8008e66:	2205      	movs	r2, #5
 8008e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e6c:	484e      	ldr	r0, [pc, #312]	@ (8008fa8 <_svfiprintf_r+0x1e4>)
 8008e6e:	f7f7 f9b7 	bl	80001e0 <memchr>
 8008e72:	9a04      	ldr	r2, [sp, #16]
 8008e74:	b9d8      	cbnz	r0, 8008eae <_svfiprintf_r+0xea>
 8008e76:	06d0      	lsls	r0, r2, #27
 8008e78:	bf44      	itt	mi
 8008e7a:	2320      	movmi	r3, #32
 8008e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e80:	0711      	lsls	r1, r2, #28
 8008e82:	bf44      	itt	mi
 8008e84:	232b      	movmi	r3, #43	@ 0x2b
 8008e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e90:	d015      	beq.n	8008ebe <_svfiprintf_r+0xfa>
 8008e92:	9a07      	ldr	r2, [sp, #28]
 8008e94:	4654      	mov	r4, sl
 8008e96:	2000      	movs	r0, #0
 8008e98:	f04f 0c0a 	mov.w	ip, #10
 8008e9c:	4621      	mov	r1, r4
 8008e9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ea2:	3b30      	subs	r3, #48	@ 0x30
 8008ea4:	2b09      	cmp	r3, #9
 8008ea6:	d94b      	bls.n	8008f40 <_svfiprintf_r+0x17c>
 8008ea8:	b1b0      	cbz	r0, 8008ed8 <_svfiprintf_r+0x114>
 8008eaa:	9207      	str	r2, [sp, #28]
 8008eac:	e014      	b.n	8008ed8 <_svfiprintf_r+0x114>
 8008eae:	eba0 0308 	sub.w	r3, r0, r8
 8008eb2:	fa09 f303 	lsl.w	r3, r9, r3
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	9304      	str	r3, [sp, #16]
 8008eba:	46a2      	mov	sl, r4
 8008ebc:	e7d2      	b.n	8008e64 <_svfiprintf_r+0xa0>
 8008ebe:	9b03      	ldr	r3, [sp, #12]
 8008ec0:	1d19      	adds	r1, r3, #4
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	9103      	str	r1, [sp, #12]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	bfbb      	ittet	lt
 8008eca:	425b      	neglt	r3, r3
 8008ecc:	f042 0202 	orrlt.w	r2, r2, #2
 8008ed0:	9307      	strge	r3, [sp, #28]
 8008ed2:	9307      	strlt	r3, [sp, #28]
 8008ed4:	bfb8      	it	lt
 8008ed6:	9204      	strlt	r2, [sp, #16]
 8008ed8:	7823      	ldrb	r3, [r4, #0]
 8008eda:	2b2e      	cmp	r3, #46	@ 0x2e
 8008edc:	d10a      	bne.n	8008ef4 <_svfiprintf_r+0x130>
 8008ede:	7863      	ldrb	r3, [r4, #1]
 8008ee0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ee2:	d132      	bne.n	8008f4a <_svfiprintf_r+0x186>
 8008ee4:	9b03      	ldr	r3, [sp, #12]
 8008ee6:	1d1a      	adds	r2, r3, #4
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	9203      	str	r2, [sp, #12]
 8008eec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ef0:	3402      	adds	r4, #2
 8008ef2:	9305      	str	r3, [sp, #20]
 8008ef4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008fb8 <_svfiprintf_r+0x1f4>
 8008ef8:	7821      	ldrb	r1, [r4, #0]
 8008efa:	2203      	movs	r2, #3
 8008efc:	4650      	mov	r0, sl
 8008efe:	f7f7 f96f 	bl	80001e0 <memchr>
 8008f02:	b138      	cbz	r0, 8008f14 <_svfiprintf_r+0x150>
 8008f04:	9b04      	ldr	r3, [sp, #16]
 8008f06:	eba0 000a 	sub.w	r0, r0, sl
 8008f0a:	2240      	movs	r2, #64	@ 0x40
 8008f0c:	4082      	lsls	r2, r0
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	3401      	adds	r4, #1
 8008f12:	9304      	str	r3, [sp, #16]
 8008f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f18:	4824      	ldr	r0, [pc, #144]	@ (8008fac <_svfiprintf_r+0x1e8>)
 8008f1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f1e:	2206      	movs	r2, #6
 8008f20:	f7f7 f95e 	bl	80001e0 <memchr>
 8008f24:	2800      	cmp	r0, #0
 8008f26:	d036      	beq.n	8008f96 <_svfiprintf_r+0x1d2>
 8008f28:	4b21      	ldr	r3, [pc, #132]	@ (8008fb0 <_svfiprintf_r+0x1ec>)
 8008f2a:	bb1b      	cbnz	r3, 8008f74 <_svfiprintf_r+0x1b0>
 8008f2c:	9b03      	ldr	r3, [sp, #12]
 8008f2e:	3307      	adds	r3, #7
 8008f30:	f023 0307 	bic.w	r3, r3, #7
 8008f34:	3308      	adds	r3, #8
 8008f36:	9303      	str	r3, [sp, #12]
 8008f38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f3a:	4433      	add	r3, r6
 8008f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f3e:	e76a      	b.n	8008e16 <_svfiprintf_r+0x52>
 8008f40:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f44:	460c      	mov	r4, r1
 8008f46:	2001      	movs	r0, #1
 8008f48:	e7a8      	b.n	8008e9c <_svfiprintf_r+0xd8>
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	3401      	adds	r4, #1
 8008f4e:	9305      	str	r3, [sp, #20]
 8008f50:	4619      	mov	r1, r3
 8008f52:	f04f 0c0a 	mov.w	ip, #10
 8008f56:	4620      	mov	r0, r4
 8008f58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f5c:	3a30      	subs	r2, #48	@ 0x30
 8008f5e:	2a09      	cmp	r2, #9
 8008f60:	d903      	bls.n	8008f6a <_svfiprintf_r+0x1a6>
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d0c6      	beq.n	8008ef4 <_svfiprintf_r+0x130>
 8008f66:	9105      	str	r1, [sp, #20]
 8008f68:	e7c4      	b.n	8008ef4 <_svfiprintf_r+0x130>
 8008f6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f6e:	4604      	mov	r4, r0
 8008f70:	2301      	movs	r3, #1
 8008f72:	e7f0      	b.n	8008f56 <_svfiprintf_r+0x192>
 8008f74:	ab03      	add	r3, sp, #12
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	462a      	mov	r2, r5
 8008f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8008fb4 <_svfiprintf_r+0x1f0>)
 8008f7c:	a904      	add	r1, sp, #16
 8008f7e:	4638      	mov	r0, r7
 8008f80:	f7fd fe74 	bl	8006c6c <_printf_float>
 8008f84:	1c42      	adds	r2, r0, #1
 8008f86:	4606      	mov	r6, r0
 8008f88:	d1d6      	bne.n	8008f38 <_svfiprintf_r+0x174>
 8008f8a:	89ab      	ldrh	r3, [r5, #12]
 8008f8c:	065b      	lsls	r3, r3, #25
 8008f8e:	f53f af2d 	bmi.w	8008dec <_svfiprintf_r+0x28>
 8008f92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f94:	e72c      	b.n	8008df0 <_svfiprintf_r+0x2c>
 8008f96:	ab03      	add	r3, sp, #12
 8008f98:	9300      	str	r3, [sp, #0]
 8008f9a:	462a      	mov	r2, r5
 8008f9c:	4b05      	ldr	r3, [pc, #20]	@ (8008fb4 <_svfiprintf_r+0x1f0>)
 8008f9e:	a904      	add	r1, sp, #16
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	f7fe f8fb 	bl	800719c <_printf_i>
 8008fa6:	e7ed      	b.n	8008f84 <_svfiprintf_r+0x1c0>
 8008fa8:	0800a456 	.word	0x0800a456
 8008fac:	0800a460 	.word	0x0800a460
 8008fb0:	08006c6d 	.word	0x08006c6d
 8008fb4:	08008d0d 	.word	0x08008d0d
 8008fb8:	0800a45c 	.word	0x0800a45c

08008fbc <__sflush_r>:
 8008fbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc4:	0716      	lsls	r6, r2, #28
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	460c      	mov	r4, r1
 8008fca:	d454      	bmi.n	8009076 <__sflush_r+0xba>
 8008fcc:	684b      	ldr	r3, [r1, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	dc02      	bgt.n	8008fd8 <__sflush_r+0x1c>
 8008fd2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	dd48      	ble.n	800906a <__sflush_r+0xae>
 8008fd8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008fda:	2e00      	cmp	r6, #0
 8008fdc:	d045      	beq.n	800906a <__sflush_r+0xae>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008fe4:	682f      	ldr	r7, [r5, #0]
 8008fe6:	6a21      	ldr	r1, [r4, #32]
 8008fe8:	602b      	str	r3, [r5, #0]
 8008fea:	d030      	beq.n	800904e <__sflush_r+0x92>
 8008fec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	0759      	lsls	r1, r3, #29
 8008ff2:	d505      	bpl.n	8009000 <__sflush_r+0x44>
 8008ff4:	6863      	ldr	r3, [r4, #4]
 8008ff6:	1ad2      	subs	r2, r2, r3
 8008ff8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ffa:	b10b      	cbz	r3, 8009000 <__sflush_r+0x44>
 8008ffc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ffe:	1ad2      	subs	r2, r2, r3
 8009000:	2300      	movs	r3, #0
 8009002:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009004:	6a21      	ldr	r1, [r4, #32]
 8009006:	4628      	mov	r0, r5
 8009008:	47b0      	blx	r6
 800900a:	1c43      	adds	r3, r0, #1
 800900c:	89a3      	ldrh	r3, [r4, #12]
 800900e:	d106      	bne.n	800901e <__sflush_r+0x62>
 8009010:	6829      	ldr	r1, [r5, #0]
 8009012:	291d      	cmp	r1, #29
 8009014:	d82b      	bhi.n	800906e <__sflush_r+0xb2>
 8009016:	4a2a      	ldr	r2, [pc, #168]	@ (80090c0 <__sflush_r+0x104>)
 8009018:	40ca      	lsrs	r2, r1
 800901a:	07d6      	lsls	r6, r2, #31
 800901c:	d527      	bpl.n	800906e <__sflush_r+0xb2>
 800901e:	2200      	movs	r2, #0
 8009020:	6062      	str	r2, [r4, #4]
 8009022:	04d9      	lsls	r1, r3, #19
 8009024:	6922      	ldr	r2, [r4, #16]
 8009026:	6022      	str	r2, [r4, #0]
 8009028:	d504      	bpl.n	8009034 <__sflush_r+0x78>
 800902a:	1c42      	adds	r2, r0, #1
 800902c:	d101      	bne.n	8009032 <__sflush_r+0x76>
 800902e:	682b      	ldr	r3, [r5, #0]
 8009030:	b903      	cbnz	r3, 8009034 <__sflush_r+0x78>
 8009032:	6560      	str	r0, [r4, #84]	@ 0x54
 8009034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009036:	602f      	str	r7, [r5, #0]
 8009038:	b1b9      	cbz	r1, 800906a <__sflush_r+0xae>
 800903a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800903e:	4299      	cmp	r1, r3
 8009040:	d002      	beq.n	8009048 <__sflush_r+0x8c>
 8009042:	4628      	mov	r0, r5
 8009044:	f7ff f9e8 	bl	8008418 <_free_r>
 8009048:	2300      	movs	r3, #0
 800904a:	6363      	str	r3, [r4, #52]	@ 0x34
 800904c:	e00d      	b.n	800906a <__sflush_r+0xae>
 800904e:	2301      	movs	r3, #1
 8009050:	4628      	mov	r0, r5
 8009052:	47b0      	blx	r6
 8009054:	4602      	mov	r2, r0
 8009056:	1c50      	adds	r0, r2, #1
 8009058:	d1c9      	bne.n	8008fee <__sflush_r+0x32>
 800905a:	682b      	ldr	r3, [r5, #0]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d0c6      	beq.n	8008fee <__sflush_r+0x32>
 8009060:	2b1d      	cmp	r3, #29
 8009062:	d001      	beq.n	8009068 <__sflush_r+0xac>
 8009064:	2b16      	cmp	r3, #22
 8009066:	d11e      	bne.n	80090a6 <__sflush_r+0xea>
 8009068:	602f      	str	r7, [r5, #0]
 800906a:	2000      	movs	r0, #0
 800906c:	e022      	b.n	80090b4 <__sflush_r+0xf8>
 800906e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009072:	b21b      	sxth	r3, r3
 8009074:	e01b      	b.n	80090ae <__sflush_r+0xf2>
 8009076:	690f      	ldr	r7, [r1, #16]
 8009078:	2f00      	cmp	r7, #0
 800907a:	d0f6      	beq.n	800906a <__sflush_r+0xae>
 800907c:	0793      	lsls	r3, r2, #30
 800907e:	680e      	ldr	r6, [r1, #0]
 8009080:	bf08      	it	eq
 8009082:	694b      	ldreq	r3, [r1, #20]
 8009084:	600f      	str	r7, [r1, #0]
 8009086:	bf18      	it	ne
 8009088:	2300      	movne	r3, #0
 800908a:	eba6 0807 	sub.w	r8, r6, r7
 800908e:	608b      	str	r3, [r1, #8]
 8009090:	f1b8 0f00 	cmp.w	r8, #0
 8009094:	dde9      	ble.n	800906a <__sflush_r+0xae>
 8009096:	6a21      	ldr	r1, [r4, #32]
 8009098:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800909a:	4643      	mov	r3, r8
 800909c:	463a      	mov	r2, r7
 800909e:	4628      	mov	r0, r5
 80090a0:	47b0      	blx	r6
 80090a2:	2800      	cmp	r0, #0
 80090a4:	dc08      	bgt.n	80090b8 <__sflush_r+0xfc>
 80090a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090ae:	81a3      	strh	r3, [r4, #12]
 80090b0:	f04f 30ff 	mov.w	r0, #4294967295
 80090b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090b8:	4407      	add	r7, r0
 80090ba:	eba8 0800 	sub.w	r8, r8, r0
 80090be:	e7e7      	b.n	8009090 <__sflush_r+0xd4>
 80090c0:	20400001 	.word	0x20400001

080090c4 <_fflush_r>:
 80090c4:	b538      	push	{r3, r4, r5, lr}
 80090c6:	690b      	ldr	r3, [r1, #16]
 80090c8:	4605      	mov	r5, r0
 80090ca:	460c      	mov	r4, r1
 80090cc:	b913      	cbnz	r3, 80090d4 <_fflush_r+0x10>
 80090ce:	2500      	movs	r5, #0
 80090d0:	4628      	mov	r0, r5
 80090d2:	bd38      	pop	{r3, r4, r5, pc}
 80090d4:	b118      	cbz	r0, 80090de <_fflush_r+0x1a>
 80090d6:	6a03      	ldr	r3, [r0, #32]
 80090d8:	b90b      	cbnz	r3, 80090de <_fflush_r+0x1a>
 80090da:	f7fe fa09 	bl	80074f0 <__sinit>
 80090de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d0f3      	beq.n	80090ce <_fflush_r+0xa>
 80090e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80090e8:	07d0      	lsls	r0, r2, #31
 80090ea:	d404      	bmi.n	80090f6 <_fflush_r+0x32>
 80090ec:	0599      	lsls	r1, r3, #22
 80090ee:	d402      	bmi.n	80090f6 <_fflush_r+0x32>
 80090f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090f2:	f7fe fb26 	bl	8007742 <__retarget_lock_acquire_recursive>
 80090f6:	4628      	mov	r0, r5
 80090f8:	4621      	mov	r1, r4
 80090fa:	f7ff ff5f 	bl	8008fbc <__sflush_r>
 80090fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009100:	07da      	lsls	r2, r3, #31
 8009102:	4605      	mov	r5, r0
 8009104:	d4e4      	bmi.n	80090d0 <_fflush_r+0xc>
 8009106:	89a3      	ldrh	r3, [r4, #12]
 8009108:	059b      	lsls	r3, r3, #22
 800910a:	d4e1      	bmi.n	80090d0 <_fflush_r+0xc>
 800910c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800910e:	f7fe fb19 	bl	8007744 <__retarget_lock_release_recursive>
 8009112:	e7dd      	b.n	80090d0 <_fflush_r+0xc>

08009114 <memmove>:
 8009114:	4288      	cmp	r0, r1
 8009116:	b510      	push	{r4, lr}
 8009118:	eb01 0402 	add.w	r4, r1, r2
 800911c:	d902      	bls.n	8009124 <memmove+0x10>
 800911e:	4284      	cmp	r4, r0
 8009120:	4623      	mov	r3, r4
 8009122:	d807      	bhi.n	8009134 <memmove+0x20>
 8009124:	1e43      	subs	r3, r0, #1
 8009126:	42a1      	cmp	r1, r4
 8009128:	d008      	beq.n	800913c <memmove+0x28>
 800912a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800912e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009132:	e7f8      	b.n	8009126 <memmove+0x12>
 8009134:	4402      	add	r2, r0
 8009136:	4601      	mov	r1, r0
 8009138:	428a      	cmp	r2, r1
 800913a:	d100      	bne.n	800913e <memmove+0x2a>
 800913c:	bd10      	pop	{r4, pc}
 800913e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009142:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009146:	e7f7      	b.n	8009138 <memmove+0x24>

08009148 <_sbrk_r>:
 8009148:	b538      	push	{r3, r4, r5, lr}
 800914a:	4d06      	ldr	r5, [pc, #24]	@ (8009164 <_sbrk_r+0x1c>)
 800914c:	2300      	movs	r3, #0
 800914e:	4604      	mov	r4, r0
 8009150:	4608      	mov	r0, r1
 8009152:	602b      	str	r3, [r5, #0]
 8009154:	f7fa f848 	bl	80031e8 <_sbrk>
 8009158:	1c43      	adds	r3, r0, #1
 800915a:	d102      	bne.n	8009162 <_sbrk_r+0x1a>
 800915c:	682b      	ldr	r3, [r5, #0]
 800915e:	b103      	cbz	r3, 8009162 <_sbrk_r+0x1a>
 8009160:	6023      	str	r3, [r4, #0]
 8009162:	bd38      	pop	{r3, r4, r5, pc}
 8009164:	20001acc 	.word	0x20001acc

08009168 <__assert_func>:
 8009168:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800916a:	4614      	mov	r4, r2
 800916c:	461a      	mov	r2, r3
 800916e:	4b09      	ldr	r3, [pc, #36]	@ (8009194 <__assert_func+0x2c>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4605      	mov	r5, r0
 8009174:	68d8      	ldr	r0, [r3, #12]
 8009176:	b14c      	cbz	r4, 800918c <__assert_func+0x24>
 8009178:	4b07      	ldr	r3, [pc, #28]	@ (8009198 <__assert_func+0x30>)
 800917a:	9100      	str	r1, [sp, #0]
 800917c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009180:	4906      	ldr	r1, [pc, #24]	@ (800919c <__assert_func+0x34>)
 8009182:	462b      	mov	r3, r5
 8009184:	f000 f870 	bl	8009268 <fiprintf>
 8009188:	f000 f880 	bl	800928c <abort>
 800918c:	4b04      	ldr	r3, [pc, #16]	@ (80091a0 <__assert_func+0x38>)
 800918e:	461c      	mov	r4, r3
 8009190:	e7f3      	b.n	800917a <__assert_func+0x12>
 8009192:	bf00      	nop
 8009194:	20000018 	.word	0x20000018
 8009198:	0800a471 	.word	0x0800a471
 800919c:	0800a47e 	.word	0x0800a47e
 80091a0:	0800a4ac 	.word	0x0800a4ac

080091a4 <_calloc_r>:
 80091a4:	b570      	push	{r4, r5, r6, lr}
 80091a6:	fba1 5402 	umull	r5, r4, r1, r2
 80091aa:	b934      	cbnz	r4, 80091ba <_calloc_r+0x16>
 80091ac:	4629      	mov	r1, r5
 80091ae:	f7ff f9a7 	bl	8008500 <_malloc_r>
 80091b2:	4606      	mov	r6, r0
 80091b4:	b928      	cbnz	r0, 80091c2 <_calloc_r+0x1e>
 80091b6:	4630      	mov	r0, r6
 80091b8:	bd70      	pop	{r4, r5, r6, pc}
 80091ba:	220c      	movs	r2, #12
 80091bc:	6002      	str	r2, [r0, #0]
 80091be:	2600      	movs	r6, #0
 80091c0:	e7f9      	b.n	80091b6 <_calloc_r+0x12>
 80091c2:	462a      	mov	r2, r5
 80091c4:	4621      	mov	r1, r4
 80091c6:	f7fe fa3e 	bl	8007646 <memset>
 80091ca:	e7f4      	b.n	80091b6 <_calloc_r+0x12>

080091cc <__ascii_mbtowc>:
 80091cc:	b082      	sub	sp, #8
 80091ce:	b901      	cbnz	r1, 80091d2 <__ascii_mbtowc+0x6>
 80091d0:	a901      	add	r1, sp, #4
 80091d2:	b142      	cbz	r2, 80091e6 <__ascii_mbtowc+0x1a>
 80091d4:	b14b      	cbz	r3, 80091ea <__ascii_mbtowc+0x1e>
 80091d6:	7813      	ldrb	r3, [r2, #0]
 80091d8:	600b      	str	r3, [r1, #0]
 80091da:	7812      	ldrb	r2, [r2, #0]
 80091dc:	1e10      	subs	r0, r2, #0
 80091de:	bf18      	it	ne
 80091e0:	2001      	movne	r0, #1
 80091e2:	b002      	add	sp, #8
 80091e4:	4770      	bx	lr
 80091e6:	4610      	mov	r0, r2
 80091e8:	e7fb      	b.n	80091e2 <__ascii_mbtowc+0x16>
 80091ea:	f06f 0001 	mvn.w	r0, #1
 80091ee:	e7f8      	b.n	80091e2 <__ascii_mbtowc+0x16>

080091f0 <_realloc_r>:
 80091f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091f4:	4607      	mov	r7, r0
 80091f6:	4614      	mov	r4, r2
 80091f8:	460d      	mov	r5, r1
 80091fa:	b921      	cbnz	r1, 8009206 <_realloc_r+0x16>
 80091fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009200:	4611      	mov	r1, r2
 8009202:	f7ff b97d 	b.w	8008500 <_malloc_r>
 8009206:	b92a      	cbnz	r2, 8009214 <_realloc_r+0x24>
 8009208:	f7ff f906 	bl	8008418 <_free_r>
 800920c:	4625      	mov	r5, r4
 800920e:	4628      	mov	r0, r5
 8009210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009214:	f000 f841 	bl	800929a <_malloc_usable_size_r>
 8009218:	4284      	cmp	r4, r0
 800921a:	4606      	mov	r6, r0
 800921c:	d802      	bhi.n	8009224 <_realloc_r+0x34>
 800921e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009222:	d8f4      	bhi.n	800920e <_realloc_r+0x1e>
 8009224:	4621      	mov	r1, r4
 8009226:	4638      	mov	r0, r7
 8009228:	f7ff f96a 	bl	8008500 <_malloc_r>
 800922c:	4680      	mov	r8, r0
 800922e:	b908      	cbnz	r0, 8009234 <_realloc_r+0x44>
 8009230:	4645      	mov	r5, r8
 8009232:	e7ec      	b.n	800920e <_realloc_r+0x1e>
 8009234:	42b4      	cmp	r4, r6
 8009236:	4622      	mov	r2, r4
 8009238:	4629      	mov	r1, r5
 800923a:	bf28      	it	cs
 800923c:	4632      	movcs	r2, r6
 800923e:	f7fe fa82 	bl	8007746 <memcpy>
 8009242:	4629      	mov	r1, r5
 8009244:	4638      	mov	r0, r7
 8009246:	f7ff f8e7 	bl	8008418 <_free_r>
 800924a:	e7f1      	b.n	8009230 <_realloc_r+0x40>

0800924c <__ascii_wctomb>:
 800924c:	4603      	mov	r3, r0
 800924e:	4608      	mov	r0, r1
 8009250:	b141      	cbz	r1, 8009264 <__ascii_wctomb+0x18>
 8009252:	2aff      	cmp	r2, #255	@ 0xff
 8009254:	d904      	bls.n	8009260 <__ascii_wctomb+0x14>
 8009256:	228a      	movs	r2, #138	@ 0x8a
 8009258:	601a      	str	r2, [r3, #0]
 800925a:	f04f 30ff 	mov.w	r0, #4294967295
 800925e:	4770      	bx	lr
 8009260:	700a      	strb	r2, [r1, #0]
 8009262:	2001      	movs	r0, #1
 8009264:	4770      	bx	lr
	...

08009268 <fiprintf>:
 8009268:	b40e      	push	{r1, r2, r3}
 800926a:	b503      	push	{r0, r1, lr}
 800926c:	4601      	mov	r1, r0
 800926e:	ab03      	add	r3, sp, #12
 8009270:	4805      	ldr	r0, [pc, #20]	@ (8009288 <fiprintf+0x20>)
 8009272:	f853 2b04 	ldr.w	r2, [r3], #4
 8009276:	6800      	ldr	r0, [r0, #0]
 8009278:	9301      	str	r3, [sp, #4]
 800927a:	f000 f83f 	bl	80092fc <_vfiprintf_r>
 800927e:	b002      	add	sp, #8
 8009280:	f85d eb04 	ldr.w	lr, [sp], #4
 8009284:	b003      	add	sp, #12
 8009286:	4770      	bx	lr
 8009288:	20000018 	.word	0x20000018

0800928c <abort>:
 800928c:	b508      	push	{r3, lr}
 800928e:	2006      	movs	r0, #6
 8009290:	f000 fa08 	bl	80096a4 <raise>
 8009294:	2001      	movs	r0, #1
 8009296:	f7f9 ff2f 	bl	80030f8 <_exit>

0800929a <_malloc_usable_size_r>:
 800929a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800929e:	1f18      	subs	r0, r3, #4
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	bfbc      	itt	lt
 80092a4:	580b      	ldrlt	r3, [r1, r0]
 80092a6:	18c0      	addlt	r0, r0, r3
 80092a8:	4770      	bx	lr

080092aa <__sfputc_r>:
 80092aa:	6893      	ldr	r3, [r2, #8]
 80092ac:	3b01      	subs	r3, #1
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	b410      	push	{r4}
 80092b2:	6093      	str	r3, [r2, #8]
 80092b4:	da08      	bge.n	80092c8 <__sfputc_r+0x1e>
 80092b6:	6994      	ldr	r4, [r2, #24]
 80092b8:	42a3      	cmp	r3, r4
 80092ba:	db01      	blt.n	80092c0 <__sfputc_r+0x16>
 80092bc:	290a      	cmp	r1, #10
 80092be:	d103      	bne.n	80092c8 <__sfputc_r+0x1e>
 80092c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092c4:	f000 b932 	b.w	800952c <__swbuf_r>
 80092c8:	6813      	ldr	r3, [r2, #0]
 80092ca:	1c58      	adds	r0, r3, #1
 80092cc:	6010      	str	r0, [r2, #0]
 80092ce:	7019      	strb	r1, [r3, #0]
 80092d0:	4608      	mov	r0, r1
 80092d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092d6:	4770      	bx	lr

080092d8 <__sfputs_r>:
 80092d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092da:	4606      	mov	r6, r0
 80092dc:	460f      	mov	r7, r1
 80092de:	4614      	mov	r4, r2
 80092e0:	18d5      	adds	r5, r2, r3
 80092e2:	42ac      	cmp	r4, r5
 80092e4:	d101      	bne.n	80092ea <__sfputs_r+0x12>
 80092e6:	2000      	movs	r0, #0
 80092e8:	e007      	b.n	80092fa <__sfputs_r+0x22>
 80092ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092ee:	463a      	mov	r2, r7
 80092f0:	4630      	mov	r0, r6
 80092f2:	f7ff ffda 	bl	80092aa <__sfputc_r>
 80092f6:	1c43      	adds	r3, r0, #1
 80092f8:	d1f3      	bne.n	80092e2 <__sfputs_r+0xa>
 80092fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080092fc <_vfiprintf_r>:
 80092fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009300:	460d      	mov	r5, r1
 8009302:	b09d      	sub	sp, #116	@ 0x74
 8009304:	4614      	mov	r4, r2
 8009306:	4698      	mov	r8, r3
 8009308:	4606      	mov	r6, r0
 800930a:	b118      	cbz	r0, 8009314 <_vfiprintf_r+0x18>
 800930c:	6a03      	ldr	r3, [r0, #32]
 800930e:	b90b      	cbnz	r3, 8009314 <_vfiprintf_r+0x18>
 8009310:	f7fe f8ee 	bl	80074f0 <__sinit>
 8009314:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009316:	07d9      	lsls	r1, r3, #31
 8009318:	d405      	bmi.n	8009326 <_vfiprintf_r+0x2a>
 800931a:	89ab      	ldrh	r3, [r5, #12]
 800931c:	059a      	lsls	r2, r3, #22
 800931e:	d402      	bmi.n	8009326 <_vfiprintf_r+0x2a>
 8009320:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009322:	f7fe fa0e 	bl	8007742 <__retarget_lock_acquire_recursive>
 8009326:	89ab      	ldrh	r3, [r5, #12]
 8009328:	071b      	lsls	r3, r3, #28
 800932a:	d501      	bpl.n	8009330 <_vfiprintf_r+0x34>
 800932c:	692b      	ldr	r3, [r5, #16]
 800932e:	b99b      	cbnz	r3, 8009358 <_vfiprintf_r+0x5c>
 8009330:	4629      	mov	r1, r5
 8009332:	4630      	mov	r0, r6
 8009334:	f000 f938 	bl	80095a8 <__swsetup_r>
 8009338:	b170      	cbz	r0, 8009358 <_vfiprintf_r+0x5c>
 800933a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800933c:	07dc      	lsls	r4, r3, #31
 800933e:	d504      	bpl.n	800934a <_vfiprintf_r+0x4e>
 8009340:	f04f 30ff 	mov.w	r0, #4294967295
 8009344:	b01d      	add	sp, #116	@ 0x74
 8009346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800934a:	89ab      	ldrh	r3, [r5, #12]
 800934c:	0598      	lsls	r0, r3, #22
 800934e:	d4f7      	bmi.n	8009340 <_vfiprintf_r+0x44>
 8009350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009352:	f7fe f9f7 	bl	8007744 <__retarget_lock_release_recursive>
 8009356:	e7f3      	b.n	8009340 <_vfiprintf_r+0x44>
 8009358:	2300      	movs	r3, #0
 800935a:	9309      	str	r3, [sp, #36]	@ 0x24
 800935c:	2320      	movs	r3, #32
 800935e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009362:	f8cd 800c 	str.w	r8, [sp, #12]
 8009366:	2330      	movs	r3, #48	@ 0x30
 8009368:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009518 <_vfiprintf_r+0x21c>
 800936c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009370:	f04f 0901 	mov.w	r9, #1
 8009374:	4623      	mov	r3, r4
 8009376:	469a      	mov	sl, r3
 8009378:	f813 2b01 	ldrb.w	r2, [r3], #1
 800937c:	b10a      	cbz	r2, 8009382 <_vfiprintf_r+0x86>
 800937e:	2a25      	cmp	r2, #37	@ 0x25
 8009380:	d1f9      	bne.n	8009376 <_vfiprintf_r+0x7a>
 8009382:	ebba 0b04 	subs.w	fp, sl, r4
 8009386:	d00b      	beq.n	80093a0 <_vfiprintf_r+0xa4>
 8009388:	465b      	mov	r3, fp
 800938a:	4622      	mov	r2, r4
 800938c:	4629      	mov	r1, r5
 800938e:	4630      	mov	r0, r6
 8009390:	f7ff ffa2 	bl	80092d8 <__sfputs_r>
 8009394:	3001      	adds	r0, #1
 8009396:	f000 80a7 	beq.w	80094e8 <_vfiprintf_r+0x1ec>
 800939a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800939c:	445a      	add	r2, fp
 800939e:	9209      	str	r2, [sp, #36]	@ 0x24
 80093a0:	f89a 3000 	ldrb.w	r3, [sl]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 809f 	beq.w	80094e8 <_vfiprintf_r+0x1ec>
 80093aa:	2300      	movs	r3, #0
 80093ac:	f04f 32ff 	mov.w	r2, #4294967295
 80093b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093b4:	f10a 0a01 	add.w	sl, sl, #1
 80093b8:	9304      	str	r3, [sp, #16]
 80093ba:	9307      	str	r3, [sp, #28]
 80093bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80093c2:	4654      	mov	r4, sl
 80093c4:	2205      	movs	r2, #5
 80093c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093ca:	4853      	ldr	r0, [pc, #332]	@ (8009518 <_vfiprintf_r+0x21c>)
 80093cc:	f7f6 ff08 	bl	80001e0 <memchr>
 80093d0:	9a04      	ldr	r2, [sp, #16]
 80093d2:	b9d8      	cbnz	r0, 800940c <_vfiprintf_r+0x110>
 80093d4:	06d1      	lsls	r1, r2, #27
 80093d6:	bf44      	itt	mi
 80093d8:	2320      	movmi	r3, #32
 80093da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093de:	0713      	lsls	r3, r2, #28
 80093e0:	bf44      	itt	mi
 80093e2:	232b      	movmi	r3, #43	@ 0x2b
 80093e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093e8:	f89a 3000 	ldrb.w	r3, [sl]
 80093ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80093ee:	d015      	beq.n	800941c <_vfiprintf_r+0x120>
 80093f0:	9a07      	ldr	r2, [sp, #28]
 80093f2:	4654      	mov	r4, sl
 80093f4:	2000      	movs	r0, #0
 80093f6:	f04f 0c0a 	mov.w	ip, #10
 80093fa:	4621      	mov	r1, r4
 80093fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009400:	3b30      	subs	r3, #48	@ 0x30
 8009402:	2b09      	cmp	r3, #9
 8009404:	d94b      	bls.n	800949e <_vfiprintf_r+0x1a2>
 8009406:	b1b0      	cbz	r0, 8009436 <_vfiprintf_r+0x13a>
 8009408:	9207      	str	r2, [sp, #28]
 800940a:	e014      	b.n	8009436 <_vfiprintf_r+0x13a>
 800940c:	eba0 0308 	sub.w	r3, r0, r8
 8009410:	fa09 f303 	lsl.w	r3, r9, r3
 8009414:	4313      	orrs	r3, r2
 8009416:	9304      	str	r3, [sp, #16]
 8009418:	46a2      	mov	sl, r4
 800941a:	e7d2      	b.n	80093c2 <_vfiprintf_r+0xc6>
 800941c:	9b03      	ldr	r3, [sp, #12]
 800941e:	1d19      	adds	r1, r3, #4
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	9103      	str	r1, [sp, #12]
 8009424:	2b00      	cmp	r3, #0
 8009426:	bfbb      	ittet	lt
 8009428:	425b      	neglt	r3, r3
 800942a:	f042 0202 	orrlt.w	r2, r2, #2
 800942e:	9307      	strge	r3, [sp, #28]
 8009430:	9307      	strlt	r3, [sp, #28]
 8009432:	bfb8      	it	lt
 8009434:	9204      	strlt	r2, [sp, #16]
 8009436:	7823      	ldrb	r3, [r4, #0]
 8009438:	2b2e      	cmp	r3, #46	@ 0x2e
 800943a:	d10a      	bne.n	8009452 <_vfiprintf_r+0x156>
 800943c:	7863      	ldrb	r3, [r4, #1]
 800943e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009440:	d132      	bne.n	80094a8 <_vfiprintf_r+0x1ac>
 8009442:	9b03      	ldr	r3, [sp, #12]
 8009444:	1d1a      	adds	r2, r3, #4
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	9203      	str	r2, [sp, #12]
 800944a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800944e:	3402      	adds	r4, #2
 8009450:	9305      	str	r3, [sp, #20]
 8009452:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009528 <_vfiprintf_r+0x22c>
 8009456:	7821      	ldrb	r1, [r4, #0]
 8009458:	2203      	movs	r2, #3
 800945a:	4650      	mov	r0, sl
 800945c:	f7f6 fec0 	bl	80001e0 <memchr>
 8009460:	b138      	cbz	r0, 8009472 <_vfiprintf_r+0x176>
 8009462:	9b04      	ldr	r3, [sp, #16]
 8009464:	eba0 000a 	sub.w	r0, r0, sl
 8009468:	2240      	movs	r2, #64	@ 0x40
 800946a:	4082      	lsls	r2, r0
 800946c:	4313      	orrs	r3, r2
 800946e:	3401      	adds	r4, #1
 8009470:	9304      	str	r3, [sp, #16]
 8009472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009476:	4829      	ldr	r0, [pc, #164]	@ (800951c <_vfiprintf_r+0x220>)
 8009478:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800947c:	2206      	movs	r2, #6
 800947e:	f7f6 feaf 	bl	80001e0 <memchr>
 8009482:	2800      	cmp	r0, #0
 8009484:	d03f      	beq.n	8009506 <_vfiprintf_r+0x20a>
 8009486:	4b26      	ldr	r3, [pc, #152]	@ (8009520 <_vfiprintf_r+0x224>)
 8009488:	bb1b      	cbnz	r3, 80094d2 <_vfiprintf_r+0x1d6>
 800948a:	9b03      	ldr	r3, [sp, #12]
 800948c:	3307      	adds	r3, #7
 800948e:	f023 0307 	bic.w	r3, r3, #7
 8009492:	3308      	adds	r3, #8
 8009494:	9303      	str	r3, [sp, #12]
 8009496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009498:	443b      	add	r3, r7
 800949a:	9309      	str	r3, [sp, #36]	@ 0x24
 800949c:	e76a      	b.n	8009374 <_vfiprintf_r+0x78>
 800949e:	fb0c 3202 	mla	r2, ip, r2, r3
 80094a2:	460c      	mov	r4, r1
 80094a4:	2001      	movs	r0, #1
 80094a6:	e7a8      	b.n	80093fa <_vfiprintf_r+0xfe>
 80094a8:	2300      	movs	r3, #0
 80094aa:	3401      	adds	r4, #1
 80094ac:	9305      	str	r3, [sp, #20]
 80094ae:	4619      	mov	r1, r3
 80094b0:	f04f 0c0a 	mov.w	ip, #10
 80094b4:	4620      	mov	r0, r4
 80094b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ba:	3a30      	subs	r2, #48	@ 0x30
 80094bc:	2a09      	cmp	r2, #9
 80094be:	d903      	bls.n	80094c8 <_vfiprintf_r+0x1cc>
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d0c6      	beq.n	8009452 <_vfiprintf_r+0x156>
 80094c4:	9105      	str	r1, [sp, #20]
 80094c6:	e7c4      	b.n	8009452 <_vfiprintf_r+0x156>
 80094c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80094cc:	4604      	mov	r4, r0
 80094ce:	2301      	movs	r3, #1
 80094d0:	e7f0      	b.n	80094b4 <_vfiprintf_r+0x1b8>
 80094d2:	ab03      	add	r3, sp, #12
 80094d4:	9300      	str	r3, [sp, #0]
 80094d6:	462a      	mov	r2, r5
 80094d8:	4b12      	ldr	r3, [pc, #72]	@ (8009524 <_vfiprintf_r+0x228>)
 80094da:	a904      	add	r1, sp, #16
 80094dc:	4630      	mov	r0, r6
 80094de:	f7fd fbc5 	bl	8006c6c <_printf_float>
 80094e2:	4607      	mov	r7, r0
 80094e4:	1c78      	adds	r0, r7, #1
 80094e6:	d1d6      	bne.n	8009496 <_vfiprintf_r+0x19a>
 80094e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094ea:	07d9      	lsls	r1, r3, #31
 80094ec:	d405      	bmi.n	80094fa <_vfiprintf_r+0x1fe>
 80094ee:	89ab      	ldrh	r3, [r5, #12]
 80094f0:	059a      	lsls	r2, r3, #22
 80094f2:	d402      	bmi.n	80094fa <_vfiprintf_r+0x1fe>
 80094f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094f6:	f7fe f925 	bl	8007744 <__retarget_lock_release_recursive>
 80094fa:	89ab      	ldrh	r3, [r5, #12]
 80094fc:	065b      	lsls	r3, r3, #25
 80094fe:	f53f af1f 	bmi.w	8009340 <_vfiprintf_r+0x44>
 8009502:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009504:	e71e      	b.n	8009344 <_vfiprintf_r+0x48>
 8009506:	ab03      	add	r3, sp, #12
 8009508:	9300      	str	r3, [sp, #0]
 800950a:	462a      	mov	r2, r5
 800950c:	4b05      	ldr	r3, [pc, #20]	@ (8009524 <_vfiprintf_r+0x228>)
 800950e:	a904      	add	r1, sp, #16
 8009510:	4630      	mov	r0, r6
 8009512:	f7fd fe43 	bl	800719c <_printf_i>
 8009516:	e7e4      	b.n	80094e2 <_vfiprintf_r+0x1e6>
 8009518:	0800a456 	.word	0x0800a456
 800951c:	0800a460 	.word	0x0800a460
 8009520:	08006c6d 	.word	0x08006c6d
 8009524:	080092d9 	.word	0x080092d9
 8009528:	0800a45c 	.word	0x0800a45c

0800952c <__swbuf_r>:
 800952c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952e:	460e      	mov	r6, r1
 8009530:	4614      	mov	r4, r2
 8009532:	4605      	mov	r5, r0
 8009534:	b118      	cbz	r0, 800953e <__swbuf_r+0x12>
 8009536:	6a03      	ldr	r3, [r0, #32]
 8009538:	b90b      	cbnz	r3, 800953e <__swbuf_r+0x12>
 800953a:	f7fd ffd9 	bl	80074f0 <__sinit>
 800953e:	69a3      	ldr	r3, [r4, #24]
 8009540:	60a3      	str	r3, [r4, #8]
 8009542:	89a3      	ldrh	r3, [r4, #12]
 8009544:	071a      	lsls	r2, r3, #28
 8009546:	d501      	bpl.n	800954c <__swbuf_r+0x20>
 8009548:	6923      	ldr	r3, [r4, #16]
 800954a:	b943      	cbnz	r3, 800955e <__swbuf_r+0x32>
 800954c:	4621      	mov	r1, r4
 800954e:	4628      	mov	r0, r5
 8009550:	f000 f82a 	bl	80095a8 <__swsetup_r>
 8009554:	b118      	cbz	r0, 800955e <__swbuf_r+0x32>
 8009556:	f04f 37ff 	mov.w	r7, #4294967295
 800955a:	4638      	mov	r0, r7
 800955c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800955e:	6823      	ldr	r3, [r4, #0]
 8009560:	6922      	ldr	r2, [r4, #16]
 8009562:	1a98      	subs	r0, r3, r2
 8009564:	6963      	ldr	r3, [r4, #20]
 8009566:	b2f6      	uxtb	r6, r6
 8009568:	4283      	cmp	r3, r0
 800956a:	4637      	mov	r7, r6
 800956c:	dc05      	bgt.n	800957a <__swbuf_r+0x4e>
 800956e:	4621      	mov	r1, r4
 8009570:	4628      	mov	r0, r5
 8009572:	f7ff fda7 	bl	80090c4 <_fflush_r>
 8009576:	2800      	cmp	r0, #0
 8009578:	d1ed      	bne.n	8009556 <__swbuf_r+0x2a>
 800957a:	68a3      	ldr	r3, [r4, #8]
 800957c:	3b01      	subs	r3, #1
 800957e:	60a3      	str	r3, [r4, #8]
 8009580:	6823      	ldr	r3, [r4, #0]
 8009582:	1c5a      	adds	r2, r3, #1
 8009584:	6022      	str	r2, [r4, #0]
 8009586:	701e      	strb	r6, [r3, #0]
 8009588:	6962      	ldr	r2, [r4, #20]
 800958a:	1c43      	adds	r3, r0, #1
 800958c:	429a      	cmp	r2, r3
 800958e:	d004      	beq.n	800959a <__swbuf_r+0x6e>
 8009590:	89a3      	ldrh	r3, [r4, #12]
 8009592:	07db      	lsls	r3, r3, #31
 8009594:	d5e1      	bpl.n	800955a <__swbuf_r+0x2e>
 8009596:	2e0a      	cmp	r6, #10
 8009598:	d1df      	bne.n	800955a <__swbuf_r+0x2e>
 800959a:	4621      	mov	r1, r4
 800959c:	4628      	mov	r0, r5
 800959e:	f7ff fd91 	bl	80090c4 <_fflush_r>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	d0d9      	beq.n	800955a <__swbuf_r+0x2e>
 80095a6:	e7d6      	b.n	8009556 <__swbuf_r+0x2a>

080095a8 <__swsetup_r>:
 80095a8:	b538      	push	{r3, r4, r5, lr}
 80095aa:	4b29      	ldr	r3, [pc, #164]	@ (8009650 <__swsetup_r+0xa8>)
 80095ac:	4605      	mov	r5, r0
 80095ae:	6818      	ldr	r0, [r3, #0]
 80095b0:	460c      	mov	r4, r1
 80095b2:	b118      	cbz	r0, 80095bc <__swsetup_r+0x14>
 80095b4:	6a03      	ldr	r3, [r0, #32]
 80095b6:	b90b      	cbnz	r3, 80095bc <__swsetup_r+0x14>
 80095b8:	f7fd ff9a 	bl	80074f0 <__sinit>
 80095bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095c0:	0719      	lsls	r1, r3, #28
 80095c2:	d422      	bmi.n	800960a <__swsetup_r+0x62>
 80095c4:	06da      	lsls	r2, r3, #27
 80095c6:	d407      	bmi.n	80095d8 <__swsetup_r+0x30>
 80095c8:	2209      	movs	r2, #9
 80095ca:	602a      	str	r2, [r5, #0]
 80095cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095d0:	81a3      	strh	r3, [r4, #12]
 80095d2:	f04f 30ff 	mov.w	r0, #4294967295
 80095d6:	e033      	b.n	8009640 <__swsetup_r+0x98>
 80095d8:	0758      	lsls	r0, r3, #29
 80095da:	d512      	bpl.n	8009602 <__swsetup_r+0x5a>
 80095dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095de:	b141      	cbz	r1, 80095f2 <__swsetup_r+0x4a>
 80095e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095e4:	4299      	cmp	r1, r3
 80095e6:	d002      	beq.n	80095ee <__swsetup_r+0x46>
 80095e8:	4628      	mov	r0, r5
 80095ea:	f7fe ff15 	bl	8008418 <_free_r>
 80095ee:	2300      	movs	r3, #0
 80095f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80095f2:	89a3      	ldrh	r3, [r4, #12]
 80095f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80095f8:	81a3      	strh	r3, [r4, #12]
 80095fa:	2300      	movs	r3, #0
 80095fc:	6063      	str	r3, [r4, #4]
 80095fe:	6923      	ldr	r3, [r4, #16]
 8009600:	6023      	str	r3, [r4, #0]
 8009602:	89a3      	ldrh	r3, [r4, #12]
 8009604:	f043 0308 	orr.w	r3, r3, #8
 8009608:	81a3      	strh	r3, [r4, #12]
 800960a:	6923      	ldr	r3, [r4, #16]
 800960c:	b94b      	cbnz	r3, 8009622 <__swsetup_r+0x7a>
 800960e:	89a3      	ldrh	r3, [r4, #12]
 8009610:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009614:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009618:	d003      	beq.n	8009622 <__swsetup_r+0x7a>
 800961a:	4621      	mov	r1, r4
 800961c:	4628      	mov	r0, r5
 800961e:	f000 f883 	bl	8009728 <__smakebuf_r>
 8009622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009626:	f013 0201 	ands.w	r2, r3, #1
 800962a:	d00a      	beq.n	8009642 <__swsetup_r+0x9a>
 800962c:	2200      	movs	r2, #0
 800962e:	60a2      	str	r2, [r4, #8]
 8009630:	6962      	ldr	r2, [r4, #20]
 8009632:	4252      	negs	r2, r2
 8009634:	61a2      	str	r2, [r4, #24]
 8009636:	6922      	ldr	r2, [r4, #16]
 8009638:	b942      	cbnz	r2, 800964c <__swsetup_r+0xa4>
 800963a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800963e:	d1c5      	bne.n	80095cc <__swsetup_r+0x24>
 8009640:	bd38      	pop	{r3, r4, r5, pc}
 8009642:	0799      	lsls	r1, r3, #30
 8009644:	bf58      	it	pl
 8009646:	6962      	ldrpl	r2, [r4, #20]
 8009648:	60a2      	str	r2, [r4, #8]
 800964a:	e7f4      	b.n	8009636 <__swsetup_r+0x8e>
 800964c:	2000      	movs	r0, #0
 800964e:	e7f7      	b.n	8009640 <__swsetup_r+0x98>
 8009650:	20000018 	.word	0x20000018

08009654 <_raise_r>:
 8009654:	291f      	cmp	r1, #31
 8009656:	b538      	push	{r3, r4, r5, lr}
 8009658:	4605      	mov	r5, r0
 800965a:	460c      	mov	r4, r1
 800965c:	d904      	bls.n	8009668 <_raise_r+0x14>
 800965e:	2316      	movs	r3, #22
 8009660:	6003      	str	r3, [r0, #0]
 8009662:	f04f 30ff 	mov.w	r0, #4294967295
 8009666:	bd38      	pop	{r3, r4, r5, pc}
 8009668:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800966a:	b112      	cbz	r2, 8009672 <_raise_r+0x1e>
 800966c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009670:	b94b      	cbnz	r3, 8009686 <_raise_r+0x32>
 8009672:	4628      	mov	r0, r5
 8009674:	f000 f830 	bl	80096d8 <_getpid_r>
 8009678:	4622      	mov	r2, r4
 800967a:	4601      	mov	r1, r0
 800967c:	4628      	mov	r0, r5
 800967e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009682:	f000 b817 	b.w	80096b4 <_kill_r>
 8009686:	2b01      	cmp	r3, #1
 8009688:	d00a      	beq.n	80096a0 <_raise_r+0x4c>
 800968a:	1c59      	adds	r1, r3, #1
 800968c:	d103      	bne.n	8009696 <_raise_r+0x42>
 800968e:	2316      	movs	r3, #22
 8009690:	6003      	str	r3, [r0, #0]
 8009692:	2001      	movs	r0, #1
 8009694:	e7e7      	b.n	8009666 <_raise_r+0x12>
 8009696:	2100      	movs	r1, #0
 8009698:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800969c:	4620      	mov	r0, r4
 800969e:	4798      	blx	r3
 80096a0:	2000      	movs	r0, #0
 80096a2:	e7e0      	b.n	8009666 <_raise_r+0x12>

080096a4 <raise>:
 80096a4:	4b02      	ldr	r3, [pc, #8]	@ (80096b0 <raise+0xc>)
 80096a6:	4601      	mov	r1, r0
 80096a8:	6818      	ldr	r0, [r3, #0]
 80096aa:	f7ff bfd3 	b.w	8009654 <_raise_r>
 80096ae:	bf00      	nop
 80096b0:	20000018 	.word	0x20000018

080096b4 <_kill_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	4d07      	ldr	r5, [pc, #28]	@ (80096d4 <_kill_r+0x20>)
 80096b8:	2300      	movs	r3, #0
 80096ba:	4604      	mov	r4, r0
 80096bc:	4608      	mov	r0, r1
 80096be:	4611      	mov	r1, r2
 80096c0:	602b      	str	r3, [r5, #0]
 80096c2:	f7f9 fd09 	bl	80030d8 <_kill>
 80096c6:	1c43      	adds	r3, r0, #1
 80096c8:	d102      	bne.n	80096d0 <_kill_r+0x1c>
 80096ca:	682b      	ldr	r3, [r5, #0]
 80096cc:	b103      	cbz	r3, 80096d0 <_kill_r+0x1c>
 80096ce:	6023      	str	r3, [r4, #0]
 80096d0:	bd38      	pop	{r3, r4, r5, pc}
 80096d2:	bf00      	nop
 80096d4:	20001acc 	.word	0x20001acc

080096d8 <_getpid_r>:
 80096d8:	f7f9 bcf6 	b.w	80030c8 <_getpid>

080096dc <__swhatbuf_r>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	460c      	mov	r4, r1
 80096e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096e4:	2900      	cmp	r1, #0
 80096e6:	b096      	sub	sp, #88	@ 0x58
 80096e8:	4615      	mov	r5, r2
 80096ea:	461e      	mov	r6, r3
 80096ec:	da0d      	bge.n	800970a <__swhatbuf_r+0x2e>
 80096ee:	89a3      	ldrh	r3, [r4, #12]
 80096f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80096f4:	f04f 0100 	mov.w	r1, #0
 80096f8:	bf14      	ite	ne
 80096fa:	2340      	movne	r3, #64	@ 0x40
 80096fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009700:	2000      	movs	r0, #0
 8009702:	6031      	str	r1, [r6, #0]
 8009704:	602b      	str	r3, [r5, #0]
 8009706:	b016      	add	sp, #88	@ 0x58
 8009708:	bd70      	pop	{r4, r5, r6, pc}
 800970a:	466a      	mov	r2, sp
 800970c:	f000 f848 	bl	80097a0 <_fstat_r>
 8009710:	2800      	cmp	r0, #0
 8009712:	dbec      	blt.n	80096ee <__swhatbuf_r+0x12>
 8009714:	9901      	ldr	r1, [sp, #4]
 8009716:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800971a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800971e:	4259      	negs	r1, r3
 8009720:	4159      	adcs	r1, r3
 8009722:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009726:	e7eb      	b.n	8009700 <__swhatbuf_r+0x24>

08009728 <__smakebuf_r>:
 8009728:	898b      	ldrh	r3, [r1, #12]
 800972a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800972c:	079d      	lsls	r5, r3, #30
 800972e:	4606      	mov	r6, r0
 8009730:	460c      	mov	r4, r1
 8009732:	d507      	bpl.n	8009744 <__smakebuf_r+0x1c>
 8009734:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009738:	6023      	str	r3, [r4, #0]
 800973a:	6123      	str	r3, [r4, #16]
 800973c:	2301      	movs	r3, #1
 800973e:	6163      	str	r3, [r4, #20]
 8009740:	b003      	add	sp, #12
 8009742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009744:	ab01      	add	r3, sp, #4
 8009746:	466a      	mov	r2, sp
 8009748:	f7ff ffc8 	bl	80096dc <__swhatbuf_r>
 800974c:	9f00      	ldr	r7, [sp, #0]
 800974e:	4605      	mov	r5, r0
 8009750:	4639      	mov	r1, r7
 8009752:	4630      	mov	r0, r6
 8009754:	f7fe fed4 	bl	8008500 <_malloc_r>
 8009758:	b948      	cbnz	r0, 800976e <__smakebuf_r+0x46>
 800975a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800975e:	059a      	lsls	r2, r3, #22
 8009760:	d4ee      	bmi.n	8009740 <__smakebuf_r+0x18>
 8009762:	f023 0303 	bic.w	r3, r3, #3
 8009766:	f043 0302 	orr.w	r3, r3, #2
 800976a:	81a3      	strh	r3, [r4, #12]
 800976c:	e7e2      	b.n	8009734 <__smakebuf_r+0xc>
 800976e:	89a3      	ldrh	r3, [r4, #12]
 8009770:	6020      	str	r0, [r4, #0]
 8009772:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009776:	81a3      	strh	r3, [r4, #12]
 8009778:	9b01      	ldr	r3, [sp, #4]
 800977a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800977e:	b15b      	cbz	r3, 8009798 <__smakebuf_r+0x70>
 8009780:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009784:	4630      	mov	r0, r6
 8009786:	f000 f81d 	bl	80097c4 <_isatty_r>
 800978a:	b128      	cbz	r0, 8009798 <__smakebuf_r+0x70>
 800978c:	89a3      	ldrh	r3, [r4, #12]
 800978e:	f023 0303 	bic.w	r3, r3, #3
 8009792:	f043 0301 	orr.w	r3, r3, #1
 8009796:	81a3      	strh	r3, [r4, #12]
 8009798:	89a3      	ldrh	r3, [r4, #12]
 800979a:	431d      	orrs	r5, r3
 800979c:	81a5      	strh	r5, [r4, #12]
 800979e:	e7cf      	b.n	8009740 <__smakebuf_r+0x18>

080097a0 <_fstat_r>:
 80097a0:	b538      	push	{r3, r4, r5, lr}
 80097a2:	4d07      	ldr	r5, [pc, #28]	@ (80097c0 <_fstat_r+0x20>)
 80097a4:	2300      	movs	r3, #0
 80097a6:	4604      	mov	r4, r0
 80097a8:	4608      	mov	r0, r1
 80097aa:	4611      	mov	r1, r2
 80097ac:	602b      	str	r3, [r5, #0]
 80097ae:	f7f9 fcf3 	bl	8003198 <_fstat>
 80097b2:	1c43      	adds	r3, r0, #1
 80097b4:	d102      	bne.n	80097bc <_fstat_r+0x1c>
 80097b6:	682b      	ldr	r3, [r5, #0]
 80097b8:	b103      	cbz	r3, 80097bc <_fstat_r+0x1c>
 80097ba:	6023      	str	r3, [r4, #0]
 80097bc:	bd38      	pop	{r3, r4, r5, pc}
 80097be:	bf00      	nop
 80097c0:	20001acc 	.word	0x20001acc

080097c4 <_isatty_r>:
 80097c4:	b538      	push	{r3, r4, r5, lr}
 80097c6:	4d06      	ldr	r5, [pc, #24]	@ (80097e0 <_isatty_r+0x1c>)
 80097c8:	2300      	movs	r3, #0
 80097ca:	4604      	mov	r4, r0
 80097cc:	4608      	mov	r0, r1
 80097ce:	602b      	str	r3, [r5, #0]
 80097d0:	f7f9 fcf2 	bl	80031b8 <_isatty>
 80097d4:	1c43      	adds	r3, r0, #1
 80097d6:	d102      	bne.n	80097de <_isatty_r+0x1a>
 80097d8:	682b      	ldr	r3, [r5, #0]
 80097da:	b103      	cbz	r3, 80097de <_isatty_r+0x1a>
 80097dc:	6023      	str	r3, [r4, #0]
 80097de:	bd38      	pop	{r3, r4, r5, pc}
 80097e0:	20001acc 	.word	0x20001acc
 80097e4:	00000000 	.word	0x00000000

080097e8 <log>:
 80097e8:	b538      	push	{r3, r4, r5, lr}
 80097ea:	ed2d 8b02 	vpush	{d8}
 80097ee:	ec55 4b10 	vmov	r4, r5, d0
 80097f2:	f000 f841 	bl	8009878 <__ieee754_log>
 80097f6:	4622      	mov	r2, r4
 80097f8:	462b      	mov	r3, r5
 80097fa:	4620      	mov	r0, r4
 80097fc:	4629      	mov	r1, r5
 80097fe:	eeb0 8a40 	vmov.f32	s16, s0
 8009802:	eef0 8a60 	vmov.f32	s17, s1
 8009806:	f7f7 f999 	bl	8000b3c <__aeabi_dcmpun>
 800980a:	b998      	cbnz	r0, 8009834 <log+0x4c>
 800980c:	2200      	movs	r2, #0
 800980e:	2300      	movs	r3, #0
 8009810:	4620      	mov	r0, r4
 8009812:	4629      	mov	r1, r5
 8009814:	f7f7 f988 	bl	8000b28 <__aeabi_dcmpgt>
 8009818:	b960      	cbnz	r0, 8009834 <log+0x4c>
 800981a:	2200      	movs	r2, #0
 800981c:	2300      	movs	r3, #0
 800981e:	4620      	mov	r0, r4
 8009820:	4629      	mov	r1, r5
 8009822:	f7f7 f959 	bl	8000ad8 <__aeabi_dcmpeq>
 8009826:	b160      	cbz	r0, 8009842 <log+0x5a>
 8009828:	f7fd ff60 	bl	80076ec <__errno>
 800982c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8009858 <log+0x70>
 8009830:	2322      	movs	r3, #34	@ 0x22
 8009832:	6003      	str	r3, [r0, #0]
 8009834:	eeb0 0a48 	vmov.f32	s0, s16
 8009838:	eef0 0a68 	vmov.f32	s1, s17
 800983c:	ecbd 8b02 	vpop	{d8}
 8009840:	bd38      	pop	{r3, r4, r5, pc}
 8009842:	f7fd ff53 	bl	80076ec <__errno>
 8009846:	ecbd 8b02 	vpop	{d8}
 800984a:	2321      	movs	r3, #33	@ 0x21
 800984c:	6003      	str	r3, [r0, #0]
 800984e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009852:	4803      	ldr	r0, [pc, #12]	@ (8009860 <log+0x78>)
 8009854:	f000 b808 	b.w	8009868 <nan>
 8009858:	00000000 	.word	0x00000000
 800985c:	fff00000 	.word	0xfff00000
 8009860:	0800a4ac 	.word	0x0800a4ac
 8009864:	00000000 	.word	0x00000000

08009868 <nan>:
 8009868:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009870 <nan+0x8>
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	00000000 	.word	0x00000000
 8009874:	7ff80000 	.word	0x7ff80000

08009878 <__ieee754_log>:
 8009878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800987c:	ec51 0b10 	vmov	r0, r1, d0
 8009880:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009884:	b087      	sub	sp, #28
 8009886:	460d      	mov	r5, r1
 8009888:	da26      	bge.n	80098d8 <__ieee754_log+0x60>
 800988a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800988e:	4303      	orrs	r3, r0
 8009890:	4602      	mov	r2, r0
 8009892:	d10a      	bne.n	80098aa <__ieee754_log+0x32>
 8009894:	49ce      	ldr	r1, [pc, #824]	@ (8009bd0 <__ieee754_log+0x358>)
 8009896:	2200      	movs	r2, #0
 8009898:	2300      	movs	r3, #0
 800989a:	2000      	movs	r0, #0
 800989c:	f7f6 ffde 	bl	800085c <__aeabi_ddiv>
 80098a0:	ec41 0b10 	vmov	d0, r0, r1
 80098a4:	b007      	add	sp, #28
 80098a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098aa:	2900      	cmp	r1, #0
 80098ac:	da05      	bge.n	80098ba <__ieee754_log+0x42>
 80098ae:	460b      	mov	r3, r1
 80098b0:	f7f6 fcf2 	bl	8000298 <__aeabi_dsub>
 80098b4:	2200      	movs	r2, #0
 80098b6:	2300      	movs	r3, #0
 80098b8:	e7f0      	b.n	800989c <__ieee754_log+0x24>
 80098ba:	4bc6      	ldr	r3, [pc, #792]	@ (8009bd4 <__ieee754_log+0x35c>)
 80098bc:	2200      	movs	r2, #0
 80098be:	f7f6 fea3 	bl	8000608 <__aeabi_dmul>
 80098c2:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 80098c6:	460d      	mov	r5, r1
 80098c8:	4ac3      	ldr	r2, [pc, #780]	@ (8009bd8 <__ieee754_log+0x360>)
 80098ca:	4295      	cmp	r5, r2
 80098cc:	dd06      	ble.n	80098dc <__ieee754_log+0x64>
 80098ce:	4602      	mov	r2, r0
 80098d0:	460b      	mov	r3, r1
 80098d2:	f7f6 fce3 	bl	800029c <__adddf3>
 80098d6:	e7e3      	b.n	80098a0 <__ieee754_log+0x28>
 80098d8:	2300      	movs	r3, #0
 80098da:	e7f5      	b.n	80098c8 <__ieee754_log+0x50>
 80098dc:	152c      	asrs	r4, r5, #20
 80098de:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 80098e2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80098e6:	441c      	add	r4, r3
 80098e8:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 80098ec:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 80098f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098f4:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 80098f8:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 80098fc:	ea42 0105 	orr.w	r1, r2, r5
 8009900:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8009904:	2200      	movs	r2, #0
 8009906:	4bb5      	ldr	r3, [pc, #724]	@ (8009bdc <__ieee754_log+0x364>)
 8009908:	f7f6 fcc6 	bl	8000298 <__aeabi_dsub>
 800990c:	1cab      	adds	r3, r5, #2
 800990e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009912:	2b02      	cmp	r3, #2
 8009914:	4682      	mov	sl, r0
 8009916:	468b      	mov	fp, r1
 8009918:	f04f 0200 	mov.w	r2, #0
 800991c:	dc53      	bgt.n	80099c6 <__ieee754_log+0x14e>
 800991e:	2300      	movs	r3, #0
 8009920:	f7f7 f8da 	bl	8000ad8 <__aeabi_dcmpeq>
 8009924:	b1d0      	cbz	r0, 800995c <__ieee754_log+0xe4>
 8009926:	2c00      	cmp	r4, #0
 8009928:	f000 8120 	beq.w	8009b6c <__ieee754_log+0x2f4>
 800992c:	4620      	mov	r0, r4
 800992e:	f7f6 fe01 	bl	8000534 <__aeabi_i2d>
 8009932:	a391      	add	r3, pc, #580	@ (adr r3, 8009b78 <__ieee754_log+0x300>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	4606      	mov	r6, r0
 800993a:	460f      	mov	r7, r1
 800993c:	f7f6 fe64 	bl	8000608 <__aeabi_dmul>
 8009940:	a38f      	add	r3, pc, #572	@ (adr r3, 8009b80 <__ieee754_log+0x308>)
 8009942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009946:	4604      	mov	r4, r0
 8009948:	460d      	mov	r5, r1
 800994a:	4630      	mov	r0, r6
 800994c:	4639      	mov	r1, r7
 800994e:	f7f6 fe5b 	bl	8000608 <__aeabi_dmul>
 8009952:	4602      	mov	r2, r0
 8009954:	460b      	mov	r3, r1
 8009956:	4620      	mov	r0, r4
 8009958:	4629      	mov	r1, r5
 800995a:	e7ba      	b.n	80098d2 <__ieee754_log+0x5a>
 800995c:	a38a      	add	r3, pc, #552	@ (adr r3, 8009b88 <__ieee754_log+0x310>)
 800995e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009962:	4650      	mov	r0, sl
 8009964:	4659      	mov	r1, fp
 8009966:	f7f6 fe4f 	bl	8000608 <__aeabi_dmul>
 800996a:	4602      	mov	r2, r0
 800996c:	460b      	mov	r3, r1
 800996e:	2000      	movs	r0, #0
 8009970:	499b      	ldr	r1, [pc, #620]	@ (8009be0 <__ieee754_log+0x368>)
 8009972:	f7f6 fc91 	bl	8000298 <__aeabi_dsub>
 8009976:	4652      	mov	r2, sl
 8009978:	4606      	mov	r6, r0
 800997a:	460f      	mov	r7, r1
 800997c:	465b      	mov	r3, fp
 800997e:	4650      	mov	r0, sl
 8009980:	4659      	mov	r1, fp
 8009982:	f7f6 fe41 	bl	8000608 <__aeabi_dmul>
 8009986:	4602      	mov	r2, r0
 8009988:	460b      	mov	r3, r1
 800998a:	4630      	mov	r0, r6
 800998c:	4639      	mov	r1, r7
 800998e:	f7f6 fe3b 	bl	8000608 <__aeabi_dmul>
 8009992:	4606      	mov	r6, r0
 8009994:	460f      	mov	r7, r1
 8009996:	b914      	cbnz	r4, 800999e <__ieee754_log+0x126>
 8009998:	4632      	mov	r2, r6
 800999a:	463b      	mov	r3, r7
 800999c:	e0a0      	b.n	8009ae0 <__ieee754_log+0x268>
 800999e:	4620      	mov	r0, r4
 80099a0:	f7f6 fdc8 	bl	8000534 <__aeabi_i2d>
 80099a4:	a374      	add	r3, pc, #464	@ (adr r3, 8009b78 <__ieee754_log+0x300>)
 80099a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099aa:	4680      	mov	r8, r0
 80099ac:	4689      	mov	r9, r1
 80099ae:	f7f6 fe2b 	bl	8000608 <__aeabi_dmul>
 80099b2:	a373      	add	r3, pc, #460	@ (adr r3, 8009b80 <__ieee754_log+0x308>)
 80099b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b8:	4604      	mov	r4, r0
 80099ba:	460d      	mov	r5, r1
 80099bc:	4640      	mov	r0, r8
 80099be:	4649      	mov	r1, r9
 80099c0:	f7f6 fe22 	bl	8000608 <__aeabi_dmul>
 80099c4:	e0a5      	b.n	8009b12 <__ieee754_log+0x29a>
 80099c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80099ca:	f7f6 fc67 	bl	800029c <__adddf3>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	4650      	mov	r0, sl
 80099d4:	4659      	mov	r1, fp
 80099d6:	f7f6 ff41 	bl	800085c <__aeabi_ddiv>
 80099da:	e9cd 0100 	strd	r0, r1, [sp]
 80099de:	4620      	mov	r0, r4
 80099e0:	f7f6 fda8 	bl	8000534 <__aeabi_i2d>
 80099e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099ec:	4610      	mov	r0, r2
 80099ee:	4619      	mov	r1, r3
 80099f0:	f7f6 fe0a 	bl	8000608 <__aeabi_dmul>
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80099fc:	f7f6 fe04 	bl	8000608 <__aeabi_dmul>
 8009a00:	a363      	add	r3, pc, #396	@ (adr r3, 8009b90 <__ieee754_log+0x318>)
 8009a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a06:	4680      	mov	r8, r0
 8009a08:	4689      	mov	r9, r1
 8009a0a:	f7f6 fdfd 	bl	8000608 <__aeabi_dmul>
 8009a0e:	a362      	add	r3, pc, #392	@ (adr r3, 8009b98 <__ieee754_log+0x320>)
 8009a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a14:	f7f6 fc42 	bl	800029c <__adddf3>
 8009a18:	4642      	mov	r2, r8
 8009a1a:	464b      	mov	r3, r9
 8009a1c:	f7f6 fdf4 	bl	8000608 <__aeabi_dmul>
 8009a20:	a35f      	add	r3, pc, #380	@ (adr r3, 8009ba0 <__ieee754_log+0x328>)
 8009a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a26:	f7f6 fc39 	bl	800029c <__adddf3>
 8009a2a:	4642      	mov	r2, r8
 8009a2c:	464b      	mov	r3, r9
 8009a2e:	f7f6 fdeb 	bl	8000608 <__aeabi_dmul>
 8009a32:	a35d      	add	r3, pc, #372	@ (adr r3, 8009ba8 <__ieee754_log+0x330>)
 8009a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a38:	f7f6 fc30 	bl	800029c <__adddf3>
 8009a3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a40:	f7f6 fde2 	bl	8000608 <__aeabi_dmul>
 8009a44:	a35a      	add	r3, pc, #360	@ (adr r3, 8009bb0 <__ieee754_log+0x338>)
 8009a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a4e:	4640      	mov	r0, r8
 8009a50:	4649      	mov	r1, r9
 8009a52:	f7f6 fdd9 	bl	8000608 <__aeabi_dmul>
 8009a56:	a358      	add	r3, pc, #352	@ (adr r3, 8009bb8 <__ieee754_log+0x340>)
 8009a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5c:	f7f6 fc1e 	bl	800029c <__adddf3>
 8009a60:	4642      	mov	r2, r8
 8009a62:	464b      	mov	r3, r9
 8009a64:	f7f6 fdd0 	bl	8000608 <__aeabi_dmul>
 8009a68:	a355      	add	r3, pc, #340	@ (adr r3, 8009bc0 <__ieee754_log+0x348>)
 8009a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6e:	f7f6 fc15 	bl	800029c <__adddf3>
 8009a72:	4642      	mov	r2, r8
 8009a74:	464b      	mov	r3, r9
 8009a76:	f7f6 fdc7 	bl	8000608 <__aeabi_dmul>
 8009a7a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8009a86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a8a:	f7f6 fc07 	bl	800029c <__adddf3>
 8009a8e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8009a92:	3551      	adds	r5, #81	@ 0x51
 8009a94:	4335      	orrs	r5, r6
 8009a96:	2d00      	cmp	r5, #0
 8009a98:	4680      	mov	r8, r0
 8009a9a:	4689      	mov	r9, r1
 8009a9c:	dd48      	ble.n	8009b30 <__ieee754_log+0x2b8>
 8009a9e:	4b50      	ldr	r3, [pc, #320]	@ (8009be0 <__ieee754_log+0x368>)
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	4650      	mov	r0, sl
 8009aa4:	4659      	mov	r1, fp
 8009aa6:	f7f6 fdaf 	bl	8000608 <__aeabi_dmul>
 8009aaa:	4652      	mov	r2, sl
 8009aac:	465b      	mov	r3, fp
 8009aae:	f7f6 fdab 	bl	8000608 <__aeabi_dmul>
 8009ab2:	4602      	mov	r2, r0
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	4606      	mov	r6, r0
 8009ab8:	460f      	mov	r7, r1
 8009aba:	4640      	mov	r0, r8
 8009abc:	4649      	mov	r1, r9
 8009abe:	f7f6 fbed 	bl	800029c <__adddf3>
 8009ac2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ac6:	f7f6 fd9f 	bl	8000608 <__aeabi_dmul>
 8009aca:	4680      	mov	r8, r0
 8009acc:	4689      	mov	r9, r1
 8009ace:	b964      	cbnz	r4, 8009aea <__ieee754_log+0x272>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	460b      	mov	r3, r1
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	4639      	mov	r1, r7
 8009ad8:	f7f6 fbde 	bl	8000298 <__aeabi_dsub>
 8009adc:	4602      	mov	r2, r0
 8009ade:	460b      	mov	r3, r1
 8009ae0:	4650      	mov	r0, sl
 8009ae2:	4659      	mov	r1, fp
 8009ae4:	f7f6 fbd8 	bl	8000298 <__aeabi_dsub>
 8009ae8:	e6da      	b.n	80098a0 <__ieee754_log+0x28>
 8009aea:	a323      	add	r3, pc, #140	@ (adr r3, 8009b78 <__ieee754_log+0x300>)
 8009aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009af4:	f7f6 fd88 	bl	8000608 <__aeabi_dmul>
 8009af8:	a321      	add	r3, pc, #132	@ (adr r3, 8009b80 <__ieee754_log+0x308>)
 8009afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afe:	4604      	mov	r4, r0
 8009b00:	460d      	mov	r5, r1
 8009b02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b06:	f7f6 fd7f 	bl	8000608 <__aeabi_dmul>
 8009b0a:	4642      	mov	r2, r8
 8009b0c:	464b      	mov	r3, r9
 8009b0e:	f7f6 fbc5 	bl	800029c <__adddf3>
 8009b12:	4602      	mov	r2, r0
 8009b14:	460b      	mov	r3, r1
 8009b16:	4630      	mov	r0, r6
 8009b18:	4639      	mov	r1, r7
 8009b1a:	f7f6 fbbd 	bl	8000298 <__aeabi_dsub>
 8009b1e:	4652      	mov	r2, sl
 8009b20:	465b      	mov	r3, fp
 8009b22:	f7f6 fbb9 	bl	8000298 <__aeabi_dsub>
 8009b26:	4602      	mov	r2, r0
 8009b28:	460b      	mov	r3, r1
 8009b2a:	4620      	mov	r0, r4
 8009b2c:	4629      	mov	r1, r5
 8009b2e:	e7d9      	b.n	8009ae4 <__ieee754_log+0x26c>
 8009b30:	4602      	mov	r2, r0
 8009b32:	460b      	mov	r3, r1
 8009b34:	4650      	mov	r0, sl
 8009b36:	4659      	mov	r1, fp
 8009b38:	f7f6 fbae 	bl	8000298 <__aeabi_dsub>
 8009b3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b40:	f7f6 fd62 	bl	8000608 <__aeabi_dmul>
 8009b44:	4606      	mov	r6, r0
 8009b46:	460f      	mov	r7, r1
 8009b48:	2c00      	cmp	r4, #0
 8009b4a:	f43f af25 	beq.w	8009998 <__ieee754_log+0x120>
 8009b4e:	a30a      	add	r3, pc, #40	@ (adr r3, 8009b78 <__ieee754_log+0x300>)
 8009b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b58:	f7f6 fd56 	bl	8000608 <__aeabi_dmul>
 8009b5c:	a308      	add	r3, pc, #32	@ (adr r3, 8009b80 <__ieee754_log+0x308>)
 8009b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b62:	4604      	mov	r4, r0
 8009b64:	460d      	mov	r5, r1
 8009b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b6a:	e729      	b.n	80099c0 <__ieee754_log+0x148>
 8009b6c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8009bc8 <__ieee754_log+0x350>
 8009b70:	e698      	b.n	80098a4 <__ieee754_log+0x2c>
 8009b72:	bf00      	nop
 8009b74:	f3af 8000 	nop.w
 8009b78:	fee00000 	.word	0xfee00000
 8009b7c:	3fe62e42 	.word	0x3fe62e42
 8009b80:	35793c76 	.word	0x35793c76
 8009b84:	3dea39ef 	.word	0x3dea39ef
 8009b88:	55555555 	.word	0x55555555
 8009b8c:	3fd55555 	.word	0x3fd55555
 8009b90:	df3e5244 	.word	0xdf3e5244
 8009b94:	3fc2f112 	.word	0x3fc2f112
 8009b98:	96cb03de 	.word	0x96cb03de
 8009b9c:	3fc74664 	.word	0x3fc74664
 8009ba0:	94229359 	.word	0x94229359
 8009ba4:	3fd24924 	.word	0x3fd24924
 8009ba8:	55555593 	.word	0x55555593
 8009bac:	3fe55555 	.word	0x3fe55555
 8009bb0:	d078c69f 	.word	0xd078c69f
 8009bb4:	3fc39a09 	.word	0x3fc39a09
 8009bb8:	1d8e78af 	.word	0x1d8e78af
 8009bbc:	3fcc71c5 	.word	0x3fcc71c5
 8009bc0:	9997fa04 	.word	0x9997fa04
 8009bc4:	3fd99999 	.word	0x3fd99999
	...
 8009bd0:	c3500000 	.word	0xc3500000
 8009bd4:	43500000 	.word	0x43500000
 8009bd8:	7fefffff 	.word	0x7fefffff
 8009bdc:	3ff00000 	.word	0x3ff00000
 8009be0:	3fe00000 	.word	0x3fe00000

08009be4 <_init>:
 8009be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be6:	bf00      	nop
 8009be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bea:	bc08      	pop	{r3}
 8009bec:	469e      	mov	lr, r3
 8009bee:	4770      	bx	lr

08009bf0 <_fini>:
 8009bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf2:	bf00      	nop
 8009bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bf6:	bc08      	pop	{r3}
 8009bf8:	469e      	mov	lr, r3
 8009bfa:	4770      	bx	lr
