<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>icp_qat_hw.h source code [master/drivers/common/qat/qat_adf/icp_qat_hw.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="icp_qat_hw_ae_id,icp_qat_hw_auth_algo,icp_qat_hw_auth_algo_blk,icp_qat_hw_auth_config,icp_qat_hw_auth_counter,icp_qat_hw_auth_mode,icp_qat_hw_auth_op,icp_qat_hw_auth_setup,icp_qat_hw_auth_sha3_512,icp_qat_hw_auth_sha512,icp_qat_hw_cipher_algo,icp_qat_hw_cipher_algo_blk,icp_qat_hw_cipher_config,icp_qat_hw_cipher_convert,icp_qat_hw_cipher_dir,icp_qat_hw_cipher_mode,icp_qat_hw_compression_algo,icp_qat_hw_compression_config,icp_qat_hw_compression_delayed_match,icp_qat_hw_compression_depth,icp_qat_hw_compression_direction,icp_qat_hw_compression_file_type,icp_qat_hw_qat_id "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/common/qat/qat_adf/icp_qat_hw.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>common</a>/<a href='..'>qat</a>/<a href='./'>qat_adf</a>/<a href='icp_qat_hw.h.html'>icp_qat_hw.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0)</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2015-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td><u>#<span data-ppcond="4">ifndef</span> <span class="macro" data-ref="_M/_ICP_QAT_HW_H_">_ICP_QAT_HW_H_</span></u></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/_ICP_QAT_HW_H_" data-ref="_M/_ICP_QAT_HW_H_">_ICP_QAT_HW_H_</dfn></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_ae_id" title='icp_qat_hw_ae_id' data-ref="icp_qat_hw_ae_id">icp_qat_hw_ae_id</dfn> {</td></tr>
<tr><th id="8">8</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_0" title='ICP_QAT_HW_AE_0' data-ref="ICP_QAT_HW_AE_0">ICP_QAT_HW_AE_0</dfn> = <var>0</var>,</td></tr>
<tr><th id="9">9</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_1" title='ICP_QAT_HW_AE_1' data-ref="ICP_QAT_HW_AE_1">ICP_QAT_HW_AE_1</dfn> = <var>1</var>,</td></tr>
<tr><th id="10">10</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_2" title='ICP_QAT_HW_AE_2' data-ref="ICP_QAT_HW_AE_2">ICP_QAT_HW_AE_2</dfn> = <var>2</var>,</td></tr>
<tr><th id="11">11</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_3" title='ICP_QAT_HW_AE_3' data-ref="ICP_QAT_HW_AE_3">ICP_QAT_HW_AE_3</dfn> = <var>3</var>,</td></tr>
<tr><th id="12">12</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_4" title='ICP_QAT_HW_AE_4' data-ref="ICP_QAT_HW_AE_4">ICP_QAT_HW_AE_4</dfn> = <var>4</var>,</td></tr>
<tr><th id="13">13</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_5" title='ICP_QAT_HW_AE_5' data-ref="ICP_QAT_HW_AE_5">ICP_QAT_HW_AE_5</dfn> = <var>5</var>,</td></tr>
<tr><th id="14">14</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_6" title='ICP_QAT_HW_AE_6' data-ref="ICP_QAT_HW_AE_6">ICP_QAT_HW_AE_6</dfn> = <var>6</var>,</td></tr>
<tr><th id="15">15</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_7" title='ICP_QAT_HW_AE_7' data-ref="ICP_QAT_HW_AE_7">ICP_QAT_HW_AE_7</dfn> = <var>7</var>,</td></tr>
<tr><th id="16">16</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_8" title='ICP_QAT_HW_AE_8' data-ref="ICP_QAT_HW_AE_8">ICP_QAT_HW_AE_8</dfn> = <var>8</var>,</td></tr>
<tr><th id="17">17</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_9" title='ICP_QAT_HW_AE_9' data-ref="ICP_QAT_HW_AE_9">ICP_QAT_HW_AE_9</dfn> = <var>9</var>,</td></tr>
<tr><th id="18">18</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_10" title='ICP_QAT_HW_AE_10' data-ref="ICP_QAT_HW_AE_10">ICP_QAT_HW_AE_10</dfn> = <var>10</var>,</td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_11" title='ICP_QAT_HW_AE_11' data-ref="ICP_QAT_HW_AE_11">ICP_QAT_HW_AE_11</dfn> = <var>11</var>,</td></tr>
<tr><th id="20">20</th><td>	<dfn class="enum" id="ICP_QAT_HW_AE_DELIMITER" title='ICP_QAT_HW_AE_DELIMITER' data-ref="ICP_QAT_HW_AE_DELIMITER">ICP_QAT_HW_AE_DELIMITER</dfn> = <var>12</var></td></tr>
<tr><th id="21">21</th><td>};</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_qat_id" title='icp_qat_hw_qat_id' data-ref="icp_qat_hw_qat_id">icp_qat_hw_qat_id</dfn> {</td></tr>
<tr><th id="24">24</th><td>	<dfn class="enum" id="ICP_QAT_HW_QAT_0" title='ICP_QAT_HW_QAT_0' data-ref="ICP_QAT_HW_QAT_0">ICP_QAT_HW_QAT_0</dfn> = <var>0</var>,</td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="ICP_QAT_HW_QAT_1" title='ICP_QAT_HW_QAT_1' data-ref="ICP_QAT_HW_QAT_1">ICP_QAT_HW_QAT_1</dfn> = <var>1</var>,</td></tr>
<tr><th id="26">26</th><td>	<dfn class="enum" id="ICP_QAT_HW_QAT_2" title='ICP_QAT_HW_QAT_2' data-ref="ICP_QAT_HW_QAT_2">ICP_QAT_HW_QAT_2</dfn> = <var>2</var>,</td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="ICP_QAT_HW_QAT_3" title='ICP_QAT_HW_QAT_3' data-ref="ICP_QAT_HW_QAT_3">ICP_QAT_HW_QAT_3</dfn> = <var>3</var>,</td></tr>
<tr><th id="28">28</th><td>	<dfn class="enum" id="ICP_QAT_HW_QAT_4" title='ICP_QAT_HW_QAT_4' data-ref="ICP_QAT_HW_QAT_4">ICP_QAT_HW_QAT_4</dfn> = <var>4</var>,</td></tr>
<tr><th id="29">29</th><td>	<dfn class="enum" id="ICP_QAT_HW_QAT_5" title='ICP_QAT_HW_QAT_5' data-ref="ICP_QAT_HW_QAT_5">ICP_QAT_HW_QAT_5</dfn> = <var>5</var>,</td></tr>
<tr><th id="30">30</th><td>	<dfn class="enum" id="ICP_QAT_HW_QAT_DELIMITER" title='ICP_QAT_HW_QAT_DELIMITER' data-ref="ICP_QAT_HW_QAT_DELIMITER">ICP_QAT_HW_QAT_DELIMITER</dfn> = <var>6</var></td></tr>
<tr><th id="31">31</th><td>};</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_auth_algo" title='icp_qat_hw_auth_algo' data-ref="icp_qat_hw_auth_algo">icp_qat_hw_auth_algo</dfn> {</td></tr>
<tr><th id="34">34</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_NULL" title='ICP_QAT_HW_AUTH_ALGO_NULL' data-ref="ICP_QAT_HW_AUTH_ALGO_NULL">ICP_QAT_HW_AUTH_ALGO_NULL</dfn> = <var>0</var>,</td></tr>
<tr><th id="35">35</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SHA1" title='ICP_QAT_HW_AUTH_ALGO_SHA1' data-ref="ICP_QAT_HW_AUTH_ALGO_SHA1">ICP_QAT_HW_AUTH_ALGO_SHA1</dfn> = <var>1</var>,</td></tr>
<tr><th id="36">36</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_MD5" title='ICP_QAT_HW_AUTH_ALGO_MD5' data-ref="ICP_QAT_HW_AUTH_ALGO_MD5">ICP_QAT_HW_AUTH_ALGO_MD5</dfn> = <var>2</var>,</td></tr>
<tr><th id="37">37</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SHA224" title='ICP_QAT_HW_AUTH_ALGO_SHA224' data-ref="ICP_QAT_HW_AUTH_ALGO_SHA224">ICP_QAT_HW_AUTH_ALGO_SHA224</dfn> = <var>3</var>,</td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SHA256" title='ICP_QAT_HW_AUTH_ALGO_SHA256' data-ref="ICP_QAT_HW_AUTH_ALGO_SHA256">ICP_QAT_HW_AUTH_ALGO_SHA256</dfn> = <var>4</var>,</td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SHA384" title='ICP_QAT_HW_AUTH_ALGO_SHA384' data-ref="ICP_QAT_HW_AUTH_ALGO_SHA384">ICP_QAT_HW_AUTH_ALGO_SHA384</dfn> = <var>5</var>,</td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SHA512" title='ICP_QAT_HW_AUTH_ALGO_SHA512' data-ref="ICP_QAT_HW_AUTH_ALGO_SHA512">ICP_QAT_HW_AUTH_ALGO_SHA512</dfn> = <var>6</var>,</td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC" title='ICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC' data-ref="ICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC">ICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC</dfn> = <var>7</var>,</td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_AES_CBC_MAC" title='ICP_QAT_HW_AUTH_ALGO_AES_CBC_MAC' data-ref="ICP_QAT_HW_AUTH_ALGO_AES_CBC_MAC">ICP_QAT_HW_AUTH_ALGO_AES_CBC_MAC</dfn> = <var>8</var>,</td></tr>
<tr><th id="43">43</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_AES_F9" title='ICP_QAT_HW_AUTH_ALGO_AES_F9' data-ref="ICP_QAT_HW_AUTH_ALGO_AES_F9">ICP_QAT_HW_AUTH_ALGO_AES_F9</dfn> = <var>9</var>,</td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_GALOIS_128" title='ICP_QAT_HW_AUTH_ALGO_GALOIS_128' data-ref="ICP_QAT_HW_AUTH_ALGO_GALOIS_128">ICP_QAT_HW_AUTH_ALGO_GALOIS_128</dfn> = <var>10</var>,</td></tr>
<tr><th id="45">45</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_GALOIS_64" title='ICP_QAT_HW_AUTH_ALGO_GALOIS_64' data-ref="ICP_QAT_HW_AUTH_ALGO_GALOIS_64">ICP_QAT_HW_AUTH_ALGO_GALOIS_64</dfn> = <var>11</var>,</td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_KASUMI_F9" title='ICP_QAT_HW_AUTH_ALGO_KASUMI_F9' data-ref="ICP_QAT_HW_AUTH_ALGO_KASUMI_F9">ICP_QAT_HW_AUTH_ALGO_KASUMI_F9</dfn> = <var>12</var>,</td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SNOW_3G_UIA2" title='ICP_QAT_HW_AUTH_ALGO_SNOW_3G_UIA2' data-ref="ICP_QAT_HW_AUTH_ALGO_SNOW_3G_UIA2">ICP_QAT_HW_AUTH_ALGO_SNOW_3G_UIA2</dfn> = <var>13</var>,</td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_ZUC_3G_128_EIA3" title='ICP_QAT_HW_AUTH_ALGO_ZUC_3G_128_EIA3' data-ref="ICP_QAT_HW_AUTH_ALGO_ZUC_3G_128_EIA3">ICP_QAT_HW_AUTH_ALGO_ZUC_3G_128_EIA3</dfn> = <var>14</var>,</td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_RESERVED_1" title='ICP_QAT_HW_AUTH_RESERVED_1' data-ref="ICP_QAT_HW_AUTH_RESERVED_1">ICP_QAT_HW_AUTH_RESERVED_1</dfn> = <var>15</var>,</td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_RESERVED_2" title='ICP_QAT_HW_AUTH_RESERVED_2' data-ref="ICP_QAT_HW_AUTH_RESERVED_2">ICP_QAT_HW_AUTH_RESERVED_2</dfn> = <var>16</var>,</td></tr>
<tr><th id="51">51</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SHA3_256" title='ICP_QAT_HW_AUTH_ALGO_SHA3_256' data-ref="ICP_QAT_HW_AUTH_ALGO_SHA3_256">ICP_QAT_HW_AUTH_ALGO_SHA3_256</dfn> = <var>17</var>,</td></tr>
<tr><th id="52">52</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_RESERVED_3" title='ICP_QAT_HW_AUTH_RESERVED_3' data-ref="ICP_QAT_HW_AUTH_RESERVED_3">ICP_QAT_HW_AUTH_RESERVED_3</dfn> = <var>18</var>,</td></tr>
<tr><th id="53">53</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_SHA3_512" title='ICP_QAT_HW_AUTH_ALGO_SHA3_512' data-ref="ICP_QAT_HW_AUTH_ALGO_SHA3_512">ICP_QAT_HW_AUTH_ALGO_SHA3_512</dfn> = <var>19</var>,</td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_ALGO_DELIMITER" title='ICP_QAT_HW_AUTH_ALGO_DELIMITER' data-ref="ICP_QAT_HW_AUTH_ALGO_DELIMITER">ICP_QAT_HW_AUTH_ALGO_DELIMITER</dfn> = <var>20</var></td></tr>
<tr><th id="55">55</th><td>};</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_auth_mode" title='icp_qat_hw_auth_mode' data-ref="icp_qat_hw_auth_mode">icp_qat_hw_auth_mode</dfn> {</td></tr>
<tr><th id="58">58</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_MODE0" title='ICP_QAT_HW_AUTH_MODE0' data-ref="ICP_QAT_HW_AUTH_MODE0">ICP_QAT_HW_AUTH_MODE0</dfn> = <var>0</var>,</td></tr>
<tr><th id="59">59</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_MODE1" title='ICP_QAT_HW_AUTH_MODE1' data-ref="ICP_QAT_HW_AUTH_MODE1">ICP_QAT_HW_AUTH_MODE1</dfn> = <var>1</var>,</td></tr>
<tr><th id="60">60</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_MODE2" title='ICP_QAT_HW_AUTH_MODE2' data-ref="ICP_QAT_HW_AUTH_MODE2">ICP_QAT_HW_AUTH_MODE2</dfn> = <var>2</var>,</td></tr>
<tr><th id="61">61</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_MODE_DELIMITER" title='ICP_QAT_HW_AUTH_MODE_DELIMITER' data-ref="ICP_QAT_HW_AUTH_MODE_DELIMITER">ICP_QAT_HW_AUTH_MODE_DELIMITER</dfn> = <var>3</var></td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_auth_config" title='icp_qat_hw_auth_config' data-ref="icp_qat_hw_auth_config">icp_qat_hw_auth_config</dfn> {</td></tr>
<tr><th id="65">65</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_auth_config::config" title='icp_qat_hw_auth_config::config' data-ref="icp_qat_hw_auth_config::config">config</dfn>;</td></tr>
<tr><th id="66">66</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_auth_config::reserved" title='icp_qat_hw_auth_config::reserved' data-ref="icp_qat_hw_auth_config::reserved">reserved</dfn>;</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_MODE_BITPOS" data-ref="_M/QAT_AUTH_MODE_BITPOS">QAT_AUTH_MODE_BITPOS</dfn> 4</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_MODE_MASK" data-ref="_M/QAT_AUTH_MODE_MASK">QAT_AUTH_MODE_MASK</dfn> 0xF</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_ALGO_BITPOS" data-ref="_M/QAT_AUTH_ALGO_BITPOS">QAT_AUTH_ALGO_BITPOS</dfn> 0</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_ALGO_MASK" data-ref="_M/QAT_AUTH_ALGO_MASK">QAT_AUTH_ALGO_MASK</dfn> 0xF</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_CMP_BITPOS" data-ref="_M/QAT_AUTH_CMP_BITPOS">QAT_AUTH_CMP_BITPOS</dfn> 8</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_CMP_MASK" data-ref="_M/QAT_AUTH_CMP_MASK">QAT_AUTH_CMP_MASK</dfn> 0x7F</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PADDING_DISABLE_BITPOS" data-ref="_M/QAT_AUTH_SHA3_PADDING_DISABLE_BITPOS">QAT_AUTH_SHA3_PADDING_DISABLE_BITPOS</dfn> 16</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PADDING_DISABLE_MASK" data-ref="_M/QAT_AUTH_SHA3_PADDING_DISABLE_MASK">QAT_AUTH_SHA3_PADDING_DISABLE_MASK</dfn> 0x1</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_BITPOS" data-ref="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_BITPOS">QAT_AUTH_SHA3_PADDING_OVERRIDE_BITPOS</dfn> 17</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_MASK" data-ref="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_MASK">QAT_AUTH_SHA3_PADDING_OVERRIDE_MASK</dfn> 0x1</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_ALGO_SHA3_BITPOS" data-ref="_M/QAT_AUTH_ALGO_SHA3_BITPOS">QAT_AUTH_ALGO_SHA3_BITPOS</dfn> 22</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_ALGO_SHA3_MASK" data-ref="_M/QAT_AUTH_ALGO_SHA3_MASK">QAT_AUTH_ALGO_SHA3_MASK</dfn> 0x3</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_BITPOS" data-ref="_M/QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_BITPOS">QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_BITPOS</dfn> 16</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_MASK" data-ref="_M/QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_MASK">QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_MASK</dfn> 0xF</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PROG_PADDING_PREFIX_BITPOS" data-ref="_M/QAT_AUTH_SHA3_PROG_PADDING_PREFIX_BITPOS">QAT_AUTH_SHA3_PROG_PADDING_PREFIX_BITPOS</dfn> 24</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PROG_PADDING_PREFIX_MASK" data-ref="_M/QAT_AUTH_SHA3_PROG_PADDING_PREFIX_MASK">QAT_AUTH_SHA3_PROG_PADDING_PREFIX_MASK</dfn> 0xFF</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_HW_PADDING_ENABLE" data-ref="_M/QAT_AUTH_SHA3_HW_PADDING_ENABLE">QAT_AUTH_SHA3_HW_PADDING_ENABLE</dfn> 0</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_HW_PADDING_DISABLE" data-ref="_M/QAT_AUTH_SHA3_HW_PADDING_DISABLE">QAT_AUTH_SHA3_HW_PADDING_DISABLE</dfn> 1</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PADDING_DISABLE_USE_DEFAULT" data-ref="_M/QAT_AUTH_SHA3_PADDING_DISABLE_USE_DEFAULT">QAT_AUTH_SHA3_PADDING_DISABLE_USE_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_USE_DEFAULT" data-ref="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_USE_DEFAULT">QAT_AUTH_SHA3_PADDING_OVERRIDE_USE_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_PROGRAMMABLE" data-ref="_M/QAT_AUTH_SHA3_PADDING_OVERRIDE_PROGRAMMABLE">QAT_AUTH_SHA3_PADDING_OVERRIDE_PROGRAMMABLE</dfn> 1</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_RESERVED" data-ref="_M/QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_RESERVED">QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_RESERVED</dfn> 0</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_SHA3_PROG_PADDING_PREFIX_RESERVED" data-ref="_M/QAT_AUTH_SHA3_PROG_PADDING_PREFIX_RESERVED">QAT_AUTH_SHA3_PROG_PADDING_PREFIX_RESERVED</dfn> 0</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AUTH_CONFIG_BUILD" data-ref="_M/ICP_QAT_HW_AUTH_CONFIG_BUILD">ICP_QAT_HW_AUTH_CONFIG_BUILD</dfn>(mode, algo, cmp_len)                      \</u></td></tr>
<tr><th id="94">94</th><td><u>	((((mode) &amp; QAT_AUTH_MODE_MASK) &lt;&lt; QAT_AUTH_MODE_BITPOS) |             \</u></td></tr>
<tr><th id="95">95</th><td><u>	 (((algo) &amp; QAT_AUTH_ALGO_MASK) &lt;&lt; QAT_AUTH_ALGO_BITPOS) |             \</u></td></tr>
<tr><th id="96">96</th><td><u>	 (((algo &gt;&gt; 4) &amp; QAT_AUTH_ALGO_SHA3_MASK)                              \</u></td></tr>
<tr><th id="97">97</th><td><u>			&lt;&lt; QAT_AUTH_ALGO_SHA3_BITPOS) |                        \</u></td></tr>
<tr><th id="98">98</th><td><u>	 (((QAT_AUTH_SHA3_PADDING_DISABLE_USE_DEFAULT) &amp;                       \</u></td></tr>
<tr><th id="99">99</th><td><u>			QAT_AUTH_SHA3_PADDING_DISABLE_MASK)                    \</u></td></tr>
<tr><th id="100">100</th><td><u>			&lt;&lt; QAT_AUTH_SHA3_PADDING_DISABLE_BITPOS) |             \</u></td></tr>
<tr><th id="101">101</th><td><u>	 (((QAT_AUTH_SHA3_PADDING_OVERRIDE_USE_DEFAULT) &amp;                      \</u></td></tr>
<tr><th id="102">102</th><td><u>			QAT_AUTH_SHA3_PADDING_OVERRIDE_MASK)                   \</u></td></tr>
<tr><th id="103">103</th><td><u>			&lt;&lt; QAT_AUTH_SHA3_PADDING_OVERRIDE_BITPOS) |            \</u></td></tr>
<tr><th id="104">104</th><td><u>	 (((cmp_len) &amp; QAT_AUTH_CMP_MASK) &lt;&lt; QAT_AUTH_CMP_BITPOS))</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AUTH_CONFIG_BUILD_UPPER" data-ref="_M/ICP_QAT_HW_AUTH_CONFIG_BUILD_UPPER">ICP_QAT_HW_AUTH_CONFIG_BUILD_UPPER</dfn>                                     \</u></td></tr>
<tr><th id="107">107</th><td><u>	((((QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_RESERVED) &amp;                     \</u></td></tr>
<tr><th id="108">108</th><td><u>		QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_MASK)                       \</u></td></tr>
<tr><th id="109">109</th><td><u>		&lt;&lt; QAT_AUTH_SHA3_PROG_PADDING_POSTFIX_BITPOS) |                \</u></td></tr>
<tr><th id="110">110</th><td><u>	 (((QAT_AUTH_SHA3_PROG_PADDING_PREFIX_RESERVED) &amp;                      \</u></td></tr>
<tr><th id="111">111</th><td><u>		QAT_AUTH_SHA3_PROG_PADDING_PREFIX_MASK)                        \</u></td></tr>
<tr><th id="112">112</th><td><u>		&lt;&lt; QAT_AUTH_SHA3_PROG_PADDING_PREFIX_BITPOS))</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_auth_counter" title='icp_qat_hw_auth_counter' data-ref="icp_qat_hw_auth_counter">icp_qat_hw_auth_counter</dfn> {</td></tr>
<tr><th id="115">115</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_auth_counter::counter" title='icp_qat_hw_auth_counter::counter' data-ref="icp_qat_hw_auth_counter::counter">counter</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_auth_counter::reserved" title='icp_qat_hw_auth_counter::reserved' data-ref="icp_qat_hw_auth_counter::reserved">reserved</dfn>;</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_COUNT_MASK" data-ref="_M/QAT_AUTH_COUNT_MASK">QAT_AUTH_COUNT_MASK</dfn> 0xFFFFFFFF</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/QAT_AUTH_COUNT_BITPOS" data-ref="_M/QAT_AUTH_COUNT_BITPOS">QAT_AUTH_COUNT_BITPOS</dfn> 0</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AUTH_COUNT_BUILD" data-ref="_M/ICP_QAT_HW_AUTH_COUNT_BUILD">ICP_QAT_HW_AUTH_COUNT_BUILD</dfn>(val) \</u></td></tr>
<tr><th id="122">122</th><td><u>	(((val) &amp; QAT_AUTH_COUNT_MASK) &lt;&lt; QAT_AUTH_COUNT_BITPOS)</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_auth_setup" title='icp_qat_hw_auth_setup' data-ref="icp_qat_hw_auth_setup">icp_qat_hw_auth_setup</dfn> {</td></tr>
<tr><th id="125">125</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_auth_config" title='icp_qat_hw_auth_config' data-ref="icp_qat_hw_auth_config">icp_qat_hw_auth_config</a> <dfn class="decl field" id="icp_qat_hw_auth_setup::auth_config" title='icp_qat_hw_auth_setup::auth_config' data-ref="icp_qat_hw_auth_setup::auth_config">auth_config</dfn>;</td></tr>
<tr><th id="126">126</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_auth_counter" title='icp_qat_hw_auth_counter' data-ref="icp_qat_hw_auth_counter">icp_qat_hw_auth_counter</a> <dfn class="decl field" id="icp_qat_hw_auth_setup::auth_counter" title='icp_qat_hw_auth_setup::auth_counter' data-ref="icp_qat_hw_auth_setup::auth_counter">auth_counter</dfn>;</td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/QAT_HW_DEFAULT_ALIGNMENT" data-ref="_M/QAT_HW_DEFAULT_ALIGNMENT">QAT_HW_DEFAULT_ALIGNMENT</dfn> 8</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/QAT_HW_ROUND_UP" data-ref="_M/QAT_HW_ROUND_UP">QAT_HW_ROUND_UP</dfn>(val, n) (((val) + ((n) - 1)) &amp; (~(n - 1)))</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_NULL_STATE1_SZ" data-ref="_M/ICP_QAT_HW_NULL_STATE1_SZ">ICP_QAT_HW_NULL_STATE1_SZ</dfn> 32</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_MD5_STATE1_SZ" data-ref="_M/ICP_QAT_HW_MD5_STATE1_SZ">ICP_QAT_HW_MD5_STATE1_SZ</dfn> 16</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA1_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA1_STATE1_SZ">ICP_QAT_HW_SHA1_STATE1_SZ</dfn> 20</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA224_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA224_STATE1_SZ">ICP_QAT_HW_SHA224_STATE1_SZ</dfn> 32</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_224_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA3_224_STATE1_SZ">ICP_QAT_HW_SHA3_224_STATE1_SZ</dfn> 28</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA256_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA256_STATE1_SZ">ICP_QAT_HW_SHA256_STATE1_SZ</dfn> 32</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_256_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA3_256_STATE1_SZ">ICP_QAT_HW_SHA3_256_STATE1_SZ</dfn> 32</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA384_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA384_STATE1_SZ">ICP_QAT_HW_SHA384_STATE1_SZ</dfn> 64</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_384_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA3_384_STATE1_SZ">ICP_QAT_HW_SHA3_384_STATE1_SZ</dfn> 48</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA512_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA512_STATE1_SZ">ICP_QAT_HW_SHA512_STATE1_SZ</dfn> 64</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_512_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SHA3_512_STATE1_SZ">ICP_QAT_HW_SHA3_512_STATE1_SZ</dfn> 64</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_XCBC_MAC_STATE1_SZ" data-ref="_M/ICP_QAT_HW_AES_XCBC_MAC_STATE1_SZ">ICP_QAT_HW_AES_XCBC_MAC_STATE1_SZ</dfn> 16</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_CBC_MAC_STATE1_SZ" data-ref="_M/ICP_QAT_HW_AES_CBC_MAC_STATE1_SZ">ICP_QAT_HW_AES_CBC_MAC_STATE1_SZ</dfn> 16</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_F9_STATE1_SZ" data-ref="_M/ICP_QAT_HW_AES_F9_STATE1_SZ">ICP_QAT_HW_AES_F9_STATE1_SZ</dfn> 32</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_KASUMI_F9_STATE1_SZ" data-ref="_M/ICP_QAT_HW_KASUMI_F9_STATE1_SZ">ICP_QAT_HW_KASUMI_F9_STATE1_SZ</dfn> 16</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_GALOIS_128_STATE1_SZ" data-ref="_M/ICP_QAT_HW_GALOIS_128_STATE1_SZ">ICP_QAT_HW_GALOIS_128_STATE1_SZ</dfn> 16</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SNOW_3G_UIA2_STATE1_SZ" data-ref="_M/ICP_QAT_HW_SNOW_3G_UIA2_STATE1_SZ">ICP_QAT_HW_SNOW_3G_UIA2_STATE1_SZ</dfn> 8</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_ZUC_3G_EIA3_STATE1_SZ" data-ref="_M/ICP_QAT_HW_ZUC_3G_EIA3_STATE1_SZ">ICP_QAT_HW_ZUC_3G_EIA3_STATE1_SZ</dfn> 8</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_NULL_STATE2_SZ" data-ref="_M/ICP_QAT_HW_NULL_STATE2_SZ">ICP_QAT_HW_NULL_STATE2_SZ</dfn> 32</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_MD5_STATE2_SZ" data-ref="_M/ICP_QAT_HW_MD5_STATE2_SZ">ICP_QAT_HW_MD5_STATE2_SZ</dfn> 16</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA1_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA1_STATE2_SZ">ICP_QAT_HW_SHA1_STATE2_SZ</dfn> 20</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA224_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA224_STATE2_SZ">ICP_QAT_HW_SHA224_STATE2_SZ</dfn> 32</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_224_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA3_224_STATE2_SZ">ICP_QAT_HW_SHA3_224_STATE2_SZ</dfn> 0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA256_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA256_STATE2_SZ">ICP_QAT_HW_SHA256_STATE2_SZ</dfn> 32</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_256_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA3_256_STATE2_SZ">ICP_QAT_HW_SHA3_256_STATE2_SZ</dfn> 0</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA384_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA384_STATE2_SZ">ICP_QAT_HW_SHA384_STATE2_SZ</dfn> 64</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_384_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA3_384_STATE2_SZ">ICP_QAT_HW_SHA3_384_STATE2_SZ</dfn> 0</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA512_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA512_STATE2_SZ">ICP_QAT_HW_SHA512_STATE2_SZ</dfn> 64</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SHA3_512_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SHA3_512_STATE2_SZ">ICP_QAT_HW_SHA3_512_STATE2_SZ</dfn> 0</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_XCBC_MAC_STATE2_SZ" data-ref="_M/ICP_QAT_HW_AES_XCBC_MAC_STATE2_SZ">ICP_QAT_HW_AES_XCBC_MAC_STATE2_SZ</dfn> 48</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_XCBC_MAC_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_XCBC_MAC_KEY_SZ">ICP_QAT_HW_AES_XCBC_MAC_KEY_SZ</dfn> 16</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_CBC_MAC_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_CBC_MAC_KEY_SZ">ICP_QAT_HW_AES_CBC_MAC_KEY_SZ</dfn> 16</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_CCM_CBC_E_CTR0_SZ" data-ref="_M/ICP_QAT_HW_AES_CCM_CBC_E_CTR0_SZ">ICP_QAT_HW_AES_CCM_CBC_E_CTR0_SZ</dfn> 16</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_F9_IK_SZ" data-ref="_M/ICP_QAT_HW_F9_IK_SZ">ICP_QAT_HW_F9_IK_SZ</dfn> 16</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_F9_FK_SZ" data-ref="_M/ICP_QAT_HW_F9_FK_SZ">ICP_QAT_HW_F9_FK_SZ</dfn> 16</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_KASUMI_F9_STATE2_SZ" data-ref="_M/ICP_QAT_HW_KASUMI_F9_STATE2_SZ">ICP_QAT_HW_KASUMI_F9_STATE2_SZ</dfn> (ICP_QAT_HW_F9_IK_SZ + \</u></td></tr>
<tr><th id="168">168</th><td><u>	ICP_QAT_HW_F9_FK_SZ)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_F9_STATE2_SZ" data-ref="_M/ICP_QAT_HW_AES_F9_STATE2_SZ">ICP_QAT_HW_AES_F9_STATE2_SZ</dfn> ICP_QAT_HW_KASUMI_F9_STATE2_SZ</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SNOW_3G_UIA2_STATE2_SZ" data-ref="_M/ICP_QAT_HW_SNOW_3G_UIA2_STATE2_SZ">ICP_QAT_HW_SNOW_3G_UIA2_STATE2_SZ</dfn> 24</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_ZUC_3G_EIA3_STATE2_SZ" data-ref="_M/ICP_QAT_HW_ZUC_3G_EIA3_STATE2_SZ">ICP_QAT_HW_ZUC_3G_EIA3_STATE2_SZ</dfn> 32</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_GALOIS_H_SZ" data-ref="_M/ICP_QAT_HW_GALOIS_H_SZ">ICP_QAT_HW_GALOIS_H_SZ</dfn> 16</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_GALOIS_LEN_A_SZ" data-ref="_M/ICP_QAT_HW_GALOIS_LEN_A_SZ">ICP_QAT_HW_GALOIS_LEN_A_SZ</dfn> 8</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_GALOIS_E_CTR0_SZ" data-ref="_M/ICP_QAT_HW_GALOIS_E_CTR0_SZ">ICP_QAT_HW_GALOIS_E_CTR0_SZ</dfn> 16</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_auth_sha512" title='icp_qat_hw_auth_sha512' data-ref="icp_qat_hw_auth_sha512">icp_qat_hw_auth_sha512</dfn> {</td></tr>
<tr><th id="177">177</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_auth_setup" title='icp_qat_hw_auth_setup' data-ref="icp_qat_hw_auth_setup">icp_qat_hw_auth_setup</a> <dfn class="decl field" id="icp_qat_hw_auth_sha512::inner_setup" title='icp_qat_hw_auth_sha512::inner_setup' data-ref="icp_qat_hw_auth_sha512::inner_setup">inner_setup</dfn>;</td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_hw_auth_sha512::state1" title='icp_qat_hw_auth_sha512::state1' data-ref="icp_qat_hw_auth_sha512::state1">state1</dfn>[<a class="macro" href="#140" title="64" data-ref="_M/ICP_QAT_HW_SHA512_STATE1_SZ">ICP_QAT_HW_SHA512_STATE1_SZ</a>];</td></tr>
<tr><th id="179">179</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_auth_setup" title='icp_qat_hw_auth_setup' data-ref="icp_qat_hw_auth_setup">icp_qat_hw_auth_setup</a> <dfn class="decl field" id="icp_qat_hw_auth_sha512::outer_setup" title='icp_qat_hw_auth_sha512::outer_setup' data-ref="icp_qat_hw_auth_sha512::outer_setup">outer_setup</dfn>;</td></tr>
<tr><th id="180">180</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_hw_auth_sha512::state2" title='icp_qat_hw_auth_sha512::state2' data-ref="icp_qat_hw_auth_sha512::state2">state2</dfn>[<a class="macro" href="#159" title="64" data-ref="_M/ICP_QAT_HW_SHA512_STATE2_SZ">ICP_QAT_HW_SHA512_STATE2_SZ</a>];</td></tr>
<tr><th id="181">181</th><td>};</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_auth_sha3_512" title='icp_qat_hw_auth_sha3_512' data-ref="icp_qat_hw_auth_sha3_512">icp_qat_hw_auth_sha3_512</dfn> {</td></tr>
<tr><th id="184">184</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_auth_setup" title='icp_qat_hw_auth_setup' data-ref="icp_qat_hw_auth_setup">icp_qat_hw_auth_setup</a> <dfn class="decl field" id="icp_qat_hw_auth_sha3_512::inner_setup" title='icp_qat_hw_auth_sha3_512::inner_setup' data-ref="icp_qat_hw_auth_sha3_512::inner_setup">inner_setup</dfn>;</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_hw_auth_sha3_512::state1" title='icp_qat_hw_auth_sha3_512::state1' data-ref="icp_qat_hw_auth_sha3_512::state1">state1</dfn>[<a class="macro" href="#141" title="64" data-ref="_M/ICP_QAT_HW_SHA3_512_STATE1_SZ">ICP_QAT_HW_SHA3_512_STATE1_SZ</a>];</td></tr>
<tr><th id="186">186</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_auth_setup" title='icp_qat_hw_auth_setup' data-ref="icp_qat_hw_auth_setup">icp_qat_hw_auth_setup</a> <dfn class="decl field" id="icp_qat_hw_auth_sha3_512::outer_setup" title='icp_qat_hw_auth_sha3_512::outer_setup' data-ref="icp_qat_hw_auth_sha3_512::outer_setup">outer_setup</dfn>;</td></tr>
<tr><th id="187">187</th><td>};</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_auth_algo_blk" title='icp_qat_hw_auth_algo_blk' data-ref="icp_qat_hw_auth_algo_blk">icp_qat_hw_auth_algo_blk</dfn> {</td></tr>
<tr><th id="190">190</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_auth_sha512" title='icp_qat_hw_auth_sha512' data-ref="icp_qat_hw_auth_sha512">icp_qat_hw_auth_sha512</a> <dfn class="decl field" id="icp_qat_hw_auth_algo_blk::sha" title='icp_qat_hw_auth_algo_blk::sha' data-ref="icp_qat_hw_auth_algo_blk::sha">sha</dfn>;</td></tr>
<tr><th id="191">191</th><td>};</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_GALOIS_LEN_A_BITPOS" data-ref="_M/ICP_QAT_HW_GALOIS_LEN_A_BITPOS">ICP_QAT_HW_GALOIS_LEN_A_BITPOS</dfn> 0</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_GALOIS_LEN_A_MASK" data-ref="_M/ICP_QAT_HW_GALOIS_LEN_A_MASK">ICP_QAT_HW_GALOIS_LEN_A_MASK</dfn> 0xFFFFFFFF</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_cipher_algo" title='icp_qat_hw_cipher_algo' data-ref="icp_qat_hw_cipher_algo">icp_qat_hw_cipher_algo</dfn> {</td></tr>
<tr><th id="197">197</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_NULL" title='ICP_QAT_HW_CIPHER_ALGO_NULL' data-ref="ICP_QAT_HW_CIPHER_ALGO_NULL">ICP_QAT_HW_CIPHER_ALGO_NULL</dfn> = <var>0</var>,</td></tr>
<tr><th id="198">198</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_DES" title='ICP_QAT_HW_CIPHER_ALGO_DES' data-ref="ICP_QAT_HW_CIPHER_ALGO_DES">ICP_QAT_HW_CIPHER_ALGO_DES</dfn> = <var>1</var>,</td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_3DES" title='ICP_QAT_HW_CIPHER_ALGO_3DES' data-ref="ICP_QAT_HW_CIPHER_ALGO_3DES">ICP_QAT_HW_CIPHER_ALGO_3DES</dfn> = <var>2</var>,</td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_AES128" title='ICP_QAT_HW_CIPHER_ALGO_AES128' data-ref="ICP_QAT_HW_CIPHER_ALGO_AES128">ICP_QAT_HW_CIPHER_ALGO_AES128</dfn> = <var>3</var>,</td></tr>
<tr><th id="201">201</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_AES192" title='ICP_QAT_HW_CIPHER_ALGO_AES192' data-ref="ICP_QAT_HW_CIPHER_ALGO_AES192">ICP_QAT_HW_CIPHER_ALGO_AES192</dfn> = <var>4</var>,</td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_AES256" title='ICP_QAT_HW_CIPHER_ALGO_AES256' data-ref="ICP_QAT_HW_CIPHER_ALGO_AES256">ICP_QAT_HW_CIPHER_ALGO_AES256</dfn> = <var>5</var>,</td></tr>
<tr><th id="203">203</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_ARC4" title='ICP_QAT_HW_CIPHER_ALGO_ARC4' data-ref="ICP_QAT_HW_CIPHER_ALGO_ARC4">ICP_QAT_HW_CIPHER_ALGO_ARC4</dfn> = <var>6</var>,</td></tr>
<tr><th id="204">204</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_KASUMI" title='ICP_QAT_HW_CIPHER_ALGO_KASUMI' data-ref="ICP_QAT_HW_CIPHER_ALGO_KASUMI">ICP_QAT_HW_CIPHER_ALGO_KASUMI</dfn> = <var>7</var>,</td></tr>
<tr><th id="205">205</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_SNOW_3G_UEA2" title='ICP_QAT_HW_CIPHER_ALGO_SNOW_3G_UEA2' data-ref="ICP_QAT_HW_CIPHER_ALGO_SNOW_3G_UEA2">ICP_QAT_HW_CIPHER_ALGO_SNOW_3G_UEA2</dfn> = <var>8</var>,</td></tr>
<tr><th id="206">206</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ALGO_ZUC_3G_128_EEA3" title='ICP_QAT_HW_CIPHER_ALGO_ZUC_3G_128_EEA3' data-ref="ICP_QAT_HW_CIPHER_ALGO_ZUC_3G_128_EEA3">ICP_QAT_HW_CIPHER_ALGO_ZUC_3G_128_EEA3</dfn> = <var>9</var>,</td></tr>
<tr><th id="207">207</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_DELIMITER" title='ICP_QAT_HW_CIPHER_DELIMITER' data-ref="ICP_QAT_HW_CIPHER_DELIMITER">ICP_QAT_HW_CIPHER_DELIMITER</dfn> = <var>10</var></td></tr>
<tr><th id="208">208</th><td>};</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_cipher_mode" title='icp_qat_hw_cipher_mode' data-ref="icp_qat_hw_cipher_mode">icp_qat_hw_cipher_mode</dfn> {</td></tr>
<tr><th id="211">211</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ECB_MODE" title='ICP_QAT_HW_CIPHER_ECB_MODE' data-ref="ICP_QAT_HW_CIPHER_ECB_MODE">ICP_QAT_HW_CIPHER_ECB_MODE</dfn> = <var>0</var>,</td></tr>
<tr><th id="212">212</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_CBC_MODE" title='ICP_QAT_HW_CIPHER_CBC_MODE' data-ref="ICP_QAT_HW_CIPHER_CBC_MODE">ICP_QAT_HW_CIPHER_CBC_MODE</dfn> = <var>1</var>,</td></tr>
<tr><th id="213">213</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_CTR_MODE" title='ICP_QAT_HW_CIPHER_CTR_MODE' data-ref="ICP_QAT_HW_CIPHER_CTR_MODE">ICP_QAT_HW_CIPHER_CTR_MODE</dfn> = <var>2</var>,</td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_F8_MODE" title='ICP_QAT_HW_CIPHER_F8_MODE' data-ref="ICP_QAT_HW_CIPHER_F8_MODE">ICP_QAT_HW_CIPHER_F8_MODE</dfn> = <var>3</var>,</td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_XTS_MODE" title='ICP_QAT_HW_CIPHER_XTS_MODE' data-ref="ICP_QAT_HW_CIPHER_XTS_MODE">ICP_QAT_HW_CIPHER_XTS_MODE</dfn> = <var>6</var>,</td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_MODE_DELIMITER" title='ICP_QAT_HW_CIPHER_MODE_DELIMITER' data-ref="ICP_QAT_HW_CIPHER_MODE_DELIMITER">ICP_QAT_HW_CIPHER_MODE_DELIMITER</dfn> = <var>7</var></td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_cipher_config" title='icp_qat_hw_cipher_config' data-ref="icp_qat_hw_cipher_config">icp_qat_hw_cipher_config</dfn> {</td></tr>
<tr><th id="220">220</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_cipher_config::val" title='icp_qat_hw_cipher_config::val' data-ref="icp_qat_hw_cipher_config::val">val</dfn>;</td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_cipher_config::reserved" title='icp_qat_hw_cipher_config::reserved' data-ref="icp_qat_hw_cipher_config::reserved">reserved</dfn>;</td></tr>
<tr><th id="222">222</th><td>};</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_cipher_dir" title='icp_qat_hw_cipher_dir' data-ref="icp_qat_hw_cipher_dir">icp_qat_hw_cipher_dir</dfn> {</td></tr>
<tr><th id="225">225</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_ENCRYPT" title='ICP_QAT_HW_CIPHER_ENCRYPT' data-ref="ICP_QAT_HW_CIPHER_ENCRYPT">ICP_QAT_HW_CIPHER_ENCRYPT</dfn> = <var>0</var>,</td></tr>
<tr><th id="226">226</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_DECRYPT" title='ICP_QAT_HW_CIPHER_DECRYPT' data-ref="ICP_QAT_HW_CIPHER_DECRYPT">ICP_QAT_HW_CIPHER_DECRYPT</dfn> = <var>1</var>,</td></tr>
<tr><th id="227">227</th><td>};</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_auth_op" title='icp_qat_hw_auth_op' data-ref="icp_qat_hw_auth_op">icp_qat_hw_auth_op</dfn> {</td></tr>
<tr><th id="230">230</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_VERIFY" title='ICP_QAT_HW_AUTH_VERIFY' data-ref="ICP_QAT_HW_AUTH_VERIFY">ICP_QAT_HW_AUTH_VERIFY</dfn> = <var>0</var>,</td></tr>
<tr><th id="231">231</th><td>	<dfn class="enum" id="ICP_QAT_HW_AUTH_GENERATE" title='ICP_QAT_HW_AUTH_GENERATE' data-ref="ICP_QAT_HW_AUTH_GENERATE">ICP_QAT_HW_AUTH_GENERATE</dfn> = <var>1</var>,</td></tr>
<tr><th id="232">232</th><td>};</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_cipher_convert" title='icp_qat_hw_cipher_convert' data-ref="icp_qat_hw_cipher_convert">icp_qat_hw_cipher_convert</dfn> {</td></tr>
<tr><th id="235">235</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_NO_CONVERT" title='ICP_QAT_HW_CIPHER_NO_CONVERT' data-ref="ICP_QAT_HW_CIPHER_NO_CONVERT">ICP_QAT_HW_CIPHER_NO_CONVERT</dfn> = <var>0</var>,</td></tr>
<tr><th id="236">236</th><td>	<dfn class="enum" id="ICP_QAT_HW_CIPHER_KEY_CONVERT" title='ICP_QAT_HW_CIPHER_KEY_CONVERT' data-ref="ICP_QAT_HW_CIPHER_KEY_CONVERT">ICP_QAT_HW_CIPHER_KEY_CONVERT</dfn> = <var>1</var>,</td></tr>
<tr><th id="237">237</th><td>};</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_MODE_BITPOS" data-ref="_M/QAT_CIPHER_MODE_BITPOS">QAT_CIPHER_MODE_BITPOS</dfn> 4</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_MODE_MASK" data-ref="_M/QAT_CIPHER_MODE_MASK">QAT_CIPHER_MODE_MASK</dfn> 0xF</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_ALGO_BITPOS" data-ref="_M/QAT_CIPHER_ALGO_BITPOS">QAT_CIPHER_ALGO_BITPOS</dfn> 0</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_ALGO_MASK" data-ref="_M/QAT_CIPHER_ALGO_MASK">QAT_CIPHER_ALGO_MASK</dfn> 0xF</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_CONVERT_BITPOS" data-ref="_M/QAT_CIPHER_CONVERT_BITPOS">QAT_CIPHER_CONVERT_BITPOS</dfn> 9</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_CONVERT_MASK" data-ref="_M/QAT_CIPHER_CONVERT_MASK">QAT_CIPHER_CONVERT_MASK</dfn> 0x1</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_DIR_BITPOS" data-ref="_M/QAT_CIPHER_DIR_BITPOS">QAT_CIPHER_DIR_BITPOS</dfn> 8</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_DIR_MASK" data-ref="_M/QAT_CIPHER_DIR_MASK">QAT_CIPHER_DIR_MASK</dfn> 0x1</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_MODE_F8_KEY_SZ_MULT" data-ref="_M/QAT_CIPHER_MODE_F8_KEY_SZ_MULT">QAT_CIPHER_MODE_F8_KEY_SZ_MULT</dfn> 2</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/QAT_CIPHER_MODE_XTS_KEY_SZ_MULT" data-ref="_M/QAT_CIPHER_MODE_XTS_KEY_SZ_MULT">QAT_CIPHER_MODE_XTS_KEY_SZ_MULT</dfn> 2</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CIPHER_CONFIG_BUILD" data-ref="_M/ICP_QAT_HW_CIPHER_CONFIG_BUILD">ICP_QAT_HW_CIPHER_CONFIG_BUILD</dfn>(mode, algo, convert, dir) \</u></td></tr>
<tr><th id="250">250</th><td><u>	(((mode &amp; QAT_CIPHER_MODE_MASK) &lt;&lt; QAT_CIPHER_MODE_BITPOS) | \</u></td></tr>
<tr><th id="251">251</th><td><u>	((algo &amp; QAT_CIPHER_ALGO_MASK) &lt;&lt; QAT_CIPHER_ALGO_BITPOS) | \</u></td></tr>
<tr><th id="252">252</th><td><u>	((convert &amp; QAT_CIPHER_CONVERT_MASK) &lt;&lt; QAT_CIPHER_CONVERT_BITPOS) | \</u></td></tr>
<tr><th id="253">253</th><td><u>	((dir &amp; QAT_CIPHER_DIR_MASK) &lt;&lt; QAT_CIPHER_DIR_BITPOS))</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_DES_BLK_SZ" data-ref="_M/ICP_QAT_HW_DES_BLK_SZ">ICP_QAT_HW_DES_BLK_SZ</dfn> 8</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_3DES_BLK_SZ" data-ref="_M/ICP_QAT_HW_3DES_BLK_SZ">ICP_QAT_HW_3DES_BLK_SZ</dfn> 8</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_NULL_BLK_SZ" data-ref="_M/ICP_QAT_HW_NULL_BLK_SZ">ICP_QAT_HW_NULL_BLK_SZ</dfn> 8</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_BLK_SZ" data-ref="_M/ICP_QAT_HW_AES_BLK_SZ">ICP_QAT_HW_AES_BLK_SZ</dfn> 16</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_KASUMI_BLK_SZ" data-ref="_M/ICP_QAT_HW_KASUMI_BLK_SZ">ICP_QAT_HW_KASUMI_BLK_SZ</dfn> 8</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SNOW_3G_BLK_SZ" data-ref="_M/ICP_QAT_HW_SNOW_3G_BLK_SZ">ICP_QAT_HW_SNOW_3G_BLK_SZ</dfn> 8</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_ZUC_3G_BLK_SZ" data-ref="_M/ICP_QAT_HW_ZUC_3G_BLK_SZ">ICP_QAT_HW_ZUC_3G_BLK_SZ</dfn> 8</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_NULL_KEY_SZ" data-ref="_M/ICP_QAT_HW_NULL_KEY_SZ">ICP_QAT_HW_NULL_KEY_SZ</dfn> 256</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_DES_KEY_SZ" data-ref="_M/ICP_QAT_HW_DES_KEY_SZ">ICP_QAT_HW_DES_KEY_SZ</dfn> 8</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_3DES_KEY_SZ" data-ref="_M/ICP_QAT_HW_3DES_KEY_SZ">ICP_QAT_HW_3DES_KEY_SZ</dfn> 24</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_128_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_128_KEY_SZ">ICP_QAT_HW_AES_128_KEY_SZ</dfn> 16</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_192_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_192_KEY_SZ">ICP_QAT_HW_AES_192_KEY_SZ</dfn> 24</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_256_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_256_KEY_SZ">ICP_QAT_HW_AES_256_KEY_SZ</dfn> 32</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_128_F8_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_128_F8_KEY_SZ">ICP_QAT_HW_AES_128_F8_KEY_SZ</dfn> (ICP_QAT_HW_AES_128_KEY_SZ * \</u></td></tr>
<tr><th id="268">268</th><td><u>	QAT_CIPHER_MODE_F8_KEY_SZ_MULT)</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_192_F8_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_192_F8_KEY_SZ">ICP_QAT_HW_AES_192_F8_KEY_SZ</dfn> (ICP_QAT_HW_AES_192_KEY_SZ * \</u></td></tr>
<tr><th id="270">270</th><td><u>	QAT_CIPHER_MODE_F8_KEY_SZ_MULT)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_256_F8_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_256_F8_KEY_SZ">ICP_QAT_HW_AES_256_F8_KEY_SZ</dfn> (ICP_QAT_HW_AES_256_KEY_SZ * \</u></td></tr>
<tr><th id="272">272</th><td><u>	QAT_CIPHER_MODE_F8_KEY_SZ_MULT)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_128_XTS_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_128_XTS_KEY_SZ">ICP_QAT_HW_AES_128_XTS_KEY_SZ</dfn> (ICP_QAT_HW_AES_128_KEY_SZ * \</u></td></tr>
<tr><th id="274">274</th><td><u>	QAT_CIPHER_MODE_XTS_KEY_SZ_MULT)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_256_XTS_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_256_XTS_KEY_SZ">ICP_QAT_HW_AES_256_XTS_KEY_SZ</dfn> (ICP_QAT_HW_AES_256_KEY_SZ * \</u></td></tr>
<tr><th id="276">276</th><td><u>	QAT_CIPHER_MODE_XTS_KEY_SZ_MULT)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_KASUMI_KEY_SZ" data-ref="_M/ICP_QAT_HW_KASUMI_KEY_SZ">ICP_QAT_HW_KASUMI_KEY_SZ</dfn> 16</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_KASUMI_F8_KEY_SZ" data-ref="_M/ICP_QAT_HW_KASUMI_F8_KEY_SZ">ICP_QAT_HW_KASUMI_F8_KEY_SZ</dfn> (ICP_QAT_HW_KASUMI_KEY_SZ * \</u></td></tr>
<tr><th id="279">279</th><td><u>	QAT_CIPHER_MODE_F8_KEY_SZ_MULT)</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_128_XTS_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_128_XTS_KEY_SZ">ICP_QAT_HW_AES_128_XTS_KEY_SZ</dfn> (ICP_QAT_HW_AES_128_KEY_SZ * \</u></td></tr>
<tr><th id="281">281</th><td><u>	QAT_CIPHER_MODE_XTS_KEY_SZ_MULT)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_AES_256_XTS_KEY_SZ" data-ref="_M/ICP_QAT_HW_AES_256_XTS_KEY_SZ">ICP_QAT_HW_AES_256_XTS_KEY_SZ</dfn> (ICP_QAT_HW_AES_256_KEY_SZ * \</u></td></tr>
<tr><th id="283">283</th><td><u>	QAT_CIPHER_MODE_XTS_KEY_SZ_MULT)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_ARC4_KEY_SZ" data-ref="_M/ICP_QAT_HW_ARC4_KEY_SZ">ICP_QAT_HW_ARC4_KEY_SZ</dfn> 256</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SNOW_3G_UEA2_KEY_SZ" data-ref="_M/ICP_QAT_HW_SNOW_3G_UEA2_KEY_SZ">ICP_QAT_HW_SNOW_3G_UEA2_KEY_SZ</dfn> 16</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_SNOW_3G_UEA2_IV_SZ" data-ref="_M/ICP_QAT_HW_SNOW_3G_UEA2_IV_SZ">ICP_QAT_HW_SNOW_3G_UEA2_IV_SZ</dfn> 16</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_ZUC_3G_EEA3_KEY_SZ" data-ref="_M/ICP_QAT_HW_ZUC_3G_EEA3_KEY_SZ">ICP_QAT_HW_ZUC_3G_EEA3_KEY_SZ</dfn> 16</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_ZUC_3G_EEA3_IV_SZ" data-ref="_M/ICP_QAT_HW_ZUC_3G_EEA3_IV_SZ">ICP_QAT_HW_ZUC_3G_EEA3_IV_SZ</dfn> 16</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_MODE_F8_NUM_REG_TO_CLEAR" data-ref="_M/ICP_QAT_HW_MODE_F8_NUM_REG_TO_CLEAR">ICP_QAT_HW_MODE_F8_NUM_REG_TO_CLEAR</dfn> 2</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CIPHER_MAX_KEY_SZ" data-ref="_M/ICP_QAT_HW_CIPHER_MAX_KEY_SZ">ICP_QAT_HW_CIPHER_MAX_KEY_SZ</dfn> ICP_QAT_HW_AES_256_F8_KEY_SZ</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* These defines describe position of the bit-fields</i></td></tr>
<tr><th id="294">294</th><td><i> * in the flags byte in B0</i></td></tr>
<tr><th id="295">295</th><td><i> */</i></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_B0_FLAGS_ADATA_SHIFT" data-ref="_M/ICP_QAT_HW_CCM_B0_FLAGS_ADATA_SHIFT">ICP_QAT_HW_CCM_B0_FLAGS_ADATA_SHIFT</dfn>      6</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_B0_FLAGS_T_SHIFT" data-ref="_M/ICP_QAT_HW_CCM_B0_FLAGS_T_SHIFT">ICP_QAT_HW_CCM_B0_FLAGS_T_SHIFT</dfn>          3</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_BUILD_B0_FLAGS" data-ref="_M/ICP_QAT_HW_CCM_BUILD_B0_FLAGS">ICP_QAT_HW_CCM_BUILD_B0_FLAGS</dfn>(Adata, t, q)                  \</u></td></tr>
<tr><th id="300">300</th><td><u>	((((Adata) &gt; 0 ? 1 : 0) &lt;&lt; ICP_QAT_HW_CCM_B0_FLAGS_ADATA_SHIFT) \</u></td></tr>
<tr><th id="301">301</th><td><u>	| ((((t) - 2) &gt;&gt; 1) &lt;&lt; ICP_QAT_HW_CCM_B0_FLAGS_T_SHIFT) \</u></td></tr>
<tr><th id="302">302</th><td><u>	| ((q) - 1))</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_NQ_CONST" data-ref="_M/ICP_QAT_HW_CCM_NQ_CONST">ICP_QAT_HW_CCM_NQ_CONST</dfn> 15</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_AAD_B0_LEN" data-ref="_M/ICP_QAT_HW_CCM_AAD_B0_LEN">ICP_QAT_HW_CCM_AAD_B0_LEN</dfn> 16</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_AAD_LEN_INFO" data-ref="_M/ICP_QAT_HW_CCM_AAD_LEN_INFO">ICP_QAT_HW_CCM_AAD_LEN_INFO</dfn> 2</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_AAD_DATA_OFFSET" data-ref="_M/ICP_QAT_HW_CCM_AAD_DATA_OFFSET">ICP_QAT_HW_CCM_AAD_DATA_OFFSET</dfn> (ICP_QAT_HW_CCM_AAD_B0_LEN + \</u></td></tr>
<tr><th id="308">308</th><td><u>		ICP_QAT_HW_CCM_AAD_LEN_INFO)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_AAD_ALIGNMENT" data-ref="_M/ICP_QAT_HW_CCM_AAD_ALIGNMENT">ICP_QAT_HW_CCM_AAD_ALIGNMENT</dfn> 16</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_MSG_LEN_MAX_FIELD_SIZE" data-ref="_M/ICP_QAT_HW_CCM_MSG_LEN_MAX_FIELD_SIZE">ICP_QAT_HW_CCM_MSG_LEN_MAX_FIELD_SIZE</dfn> 4</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_CCM_NONCE_OFFSET" data-ref="_M/ICP_QAT_HW_CCM_NONCE_OFFSET">ICP_QAT_HW_CCM_NONCE_OFFSET</dfn> 1</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_cipher_algo_blk" title='icp_qat_hw_cipher_algo_blk' data-ref="icp_qat_hw_cipher_algo_blk">icp_qat_hw_cipher_algo_blk</dfn> {</td></tr>
<tr><th id="314">314</th><td>	<b>struct</b> <a class="type" href="#icp_qat_hw_cipher_config" title='icp_qat_hw_cipher_config' data-ref="icp_qat_hw_cipher_config">icp_qat_hw_cipher_config</a> <dfn class="decl field" id="icp_qat_hw_cipher_algo_blk::cipher_config" title='icp_qat_hw_cipher_algo_blk::cipher_config' data-ref="icp_qat_hw_cipher_algo_blk::cipher_config">cipher_config</dfn>;</td></tr>
<tr><th id="315">315</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_hw_cipher_algo_blk::key" title='icp_qat_hw_cipher_algo_blk::key' data-ref="icp_qat_hw_cipher_algo_blk::key">key</dfn>[<a class="macro" href="#291" title="(32 * 2)" data-ref="_M/ICP_QAT_HW_CIPHER_MAX_KEY_SZ">ICP_QAT_HW_CIPHER_MAX_KEY_SZ</a>];</td></tr>
<tr><th id="316">316</th><td>} <a class="macro" href="../../../../lib/librte_eal/common/include/rte_memory.h.html#64" title="__attribute__((__aligned__(64)))" data-ref="_M/__rte_cache_aligned">__rte_cache_aligned</a>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i>/* ========================================================================= */</i></td></tr>
<tr><th id="319">319</th><td><i>/*                COMPRESSION SLICE                                          */</i></td></tr>
<tr><th id="320">320</th><td><i>/* ========================================================================= */</i></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_compression_direction" title='icp_qat_hw_compression_direction' data-ref="icp_qat_hw_compression_direction">icp_qat_hw_compression_direction</dfn> {</td></tr>
<tr><th id="323">323</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DIR_COMPRESS" title='ICP_QAT_HW_COMPRESSION_DIR_COMPRESS' data-ref="ICP_QAT_HW_COMPRESSION_DIR_COMPRESS">ICP_QAT_HW_COMPRESSION_DIR_COMPRESS</dfn> = <var>0</var>,</td></tr>
<tr><th id="324">324</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DIR_DECOMPRESS" title='ICP_QAT_HW_COMPRESSION_DIR_DECOMPRESS' data-ref="ICP_QAT_HW_COMPRESSION_DIR_DECOMPRESS">ICP_QAT_HW_COMPRESSION_DIR_DECOMPRESS</dfn> = <var>1</var>,</td></tr>
<tr><th id="325">325</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DIR_DELIMITER" title='ICP_QAT_HW_COMPRESSION_DIR_DELIMITER' data-ref="ICP_QAT_HW_COMPRESSION_DIR_DELIMITER">ICP_QAT_HW_COMPRESSION_DIR_DELIMITER</dfn> = <var>2</var></td></tr>
<tr><th id="326">326</th><td>};</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_compression_delayed_match" title='icp_qat_hw_compression_delayed_match' data-ref="icp_qat_hw_compression_delayed_match">icp_qat_hw_compression_delayed_match</dfn> {</td></tr>
<tr><th id="329">329</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DISABLED" title='ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DISABLED' data-ref="ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DISABLED">ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DISABLED</dfn> = <var>0</var>,</td></tr>
<tr><th id="330">330</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_ENABLED" title='ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_ENABLED' data-ref="ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_ENABLED">ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_ENABLED</dfn> = <var>1</var>,</td></tr>
<tr><th id="331">331</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DELIMITER" title='ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DELIMITER' data-ref="ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DELIMITER">ICP_QAT_HW_COMPRESSION_DELAYED_MATCH_DELIMITER</dfn> = <var>2</var></td></tr>
<tr><th id="332">332</th><td>};</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_compression_algo" title='icp_qat_hw_compression_algo' data-ref="icp_qat_hw_compression_algo">icp_qat_hw_compression_algo</dfn> {</td></tr>
<tr><th id="335">335</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_ALGO_DEFLATE" title='ICP_QAT_HW_COMPRESSION_ALGO_DEFLATE' data-ref="ICP_QAT_HW_COMPRESSION_ALGO_DEFLATE">ICP_QAT_HW_COMPRESSION_ALGO_DEFLATE</dfn> = <var>0</var>,</td></tr>
<tr><th id="336">336</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_ALGO_LZS" title='ICP_QAT_HW_COMPRESSION_ALGO_LZS' data-ref="ICP_QAT_HW_COMPRESSION_ALGO_LZS">ICP_QAT_HW_COMPRESSION_ALGO_LZS</dfn> = <var>1</var>,</td></tr>
<tr><th id="337">337</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_ALGO_DELIMITER" title='ICP_QAT_HW_COMPRESSION_ALGO_DELIMITER' data-ref="ICP_QAT_HW_COMPRESSION_ALGO_DELIMITER">ICP_QAT_HW_COMPRESSION_ALGO_DELIMITER</dfn> = <var>2</var></td></tr>
<tr><th id="338">338</th><td>};</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_compression_depth" title='icp_qat_hw_compression_depth' data-ref="icp_qat_hw_compression_depth">icp_qat_hw_compression_depth</dfn> {</td></tr>
<tr><th id="342">342</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DEPTH_1" title='ICP_QAT_HW_COMPRESSION_DEPTH_1' data-ref="ICP_QAT_HW_COMPRESSION_DEPTH_1">ICP_QAT_HW_COMPRESSION_DEPTH_1</dfn> = <var>0</var>,</td></tr>
<tr><th id="343">343</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DEPTH_4" title='ICP_QAT_HW_COMPRESSION_DEPTH_4' data-ref="ICP_QAT_HW_COMPRESSION_DEPTH_4">ICP_QAT_HW_COMPRESSION_DEPTH_4</dfn> = <var>1</var>,</td></tr>
<tr><th id="344">344</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DEPTH_8" title='ICP_QAT_HW_COMPRESSION_DEPTH_8' data-ref="ICP_QAT_HW_COMPRESSION_DEPTH_8">ICP_QAT_HW_COMPRESSION_DEPTH_8</dfn> = <var>2</var>,</td></tr>
<tr><th id="345">345</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DEPTH_16" title='ICP_QAT_HW_COMPRESSION_DEPTH_16' data-ref="ICP_QAT_HW_COMPRESSION_DEPTH_16">ICP_QAT_HW_COMPRESSION_DEPTH_16</dfn> = <var>3</var>,</td></tr>
<tr><th id="346">346</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_DEPTH_DELIMITER" title='ICP_QAT_HW_COMPRESSION_DEPTH_DELIMITER' data-ref="ICP_QAT_HW_COMPRESSION_DEPTH_DELIMITER">ICP_QAT_HW_COMPRESSION_DEPTH_DELIMITER</dfn> = <var>4</var></td></tr>
<tr><th id="347">347</th><td>};</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><b>enum</b> <dfn class="type def" id="icp_qat_hw_compression_file_type" title='icp_qat_hw_compression_file_type' data-ref="icp_qat_hw_compression_file_type">icp_qat_hw_compression_file_type</dfn> {</td></tr>
<tr><th id="350">350</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_FILE_TYPE_0" title='ICP_QAT_HW_COMPRESSION_FILE_TYPE_0' data-ref="ICP_QAT_HW_COMPRESSION_FILE_TYPE_0">ICP_QAT_HW_COMPRESSION_FILE_TYPE_0</dfn> = <var>0</var>,</td></tr>
<tr><th id="351">351</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_FILE_TYPE_1" title='ICP_QAT_HW_COMPRESSION_FILE_TYPE_1' data-ref="ICP_QAT_HW_COMPRESSION_FILE_TYPE_1">ICP_QAT_HW_COMPRESSION_FILE_TYPE_1</dfn> = <var>1</var>,</td></tr>
<tr><th id="352">352</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_FILE_TYPE_2" title='ICP_QAT_HW_COMPRESSION_FILE_TYPE_2' data-ref="ICP_QAT_HW_COMPRESSION_FILE_TYPE_2">ICP_QAT_HW_COMPRESSION_FILE_TYPE_2</dfn> = <var>2</var>,</td></tr>
<tr><th id="353">353</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_FILE_TYPE_3" title='ICP_QAT_HW_COMPRESSION_FILE_TYPE_3' data-ref="ICP_QAT_HW_COMPRESSION_FILE_TYPE_3">ICP_QAT_HW_COMPRESSION_FILE_TYPE_3</dfn> = <var>3</var>,</td></tr>
<tr><th id="354">354</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_FILE_TYPE_4" title='ICP_QAT_HW_COMPRESSION_FILE_TYPE_4' data-ref="ICP_QAT_HW_COMPRESSION_FILE_TYPE_4">ICP_QAT_HW_COMPRESSION_FILE_TYPE_4</dfn> = <var>4</var>,</td></tr>
<tr><th id="355">355</th><td>	<dfn class="enum" id="ICP_QAT_HW_COMPRESSION_FILE_TYPE_DELIMITER" title='ICP_QAT_HW_COMPRESSION_FILE_TYPE_DELIMITER' data-ref="ICP_QAT_HW_COMPRESSION_FILE_TYPE_DELIMITER">ICP_QAT_HW_COMPRESSION_FILE_TYPE_DELIMITER</dfn> = <var>5</var></td></tr>
<tr><th id="356">356</th><td>};</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><b>struct</b> <dfn class="type def" id="icp_qat_hw_compression_config" title='icp_qat_hw_compression_config' data-ref="icp_qat_hw_compression_config">icp_qat_hw_compression_config</dfn> {</td></tr>
<tr><th id="359">359</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_compression_config::val" title='icp_qat_hw_compression_config::val' data-ref="icp_qat_hw_compression_config::val">val</dfn>;</td></tr>
<tr><th id="360">360</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_hw_compression_config::reserved" title='icp_qat_hw_compression_config::reserved' data-ref="icp_qat_hw_compression_config::reserved">reserved</dfn>;</td></tr>
<tr><th id="361">361</th><td>};</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_DIR_BITPOS" data-ref="_M/QAT_COMPRESSION_DIR_BITPOS">QAT_COMPRESSION_DIR_BITPOS</dfn> 4</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_DIR_MASK" data-ref="_M/QAT_COMPRESSION_DIR_MASK">QAT_COMPRESSION_DIR_MASK</dfn> 0x7</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_DELAYED_MATCH_BITPOS" data-ref="_M/QAT_COMPRESSION_DELAYED_MATCH_BITPOS">QAT_COMPRESSION_DELAYED_MATCH_BITPOS</dfn> 16</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_DELAYED_MATCH_MASK" data-ref="_M/QAT_COMPRESSION_DELAYED_MATCH_MASK">QAT_COMPRESSION_DELAYED_MATCH_MASK</dfn> 0x1</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_ALGO_BITPOS" data-ref="_M/QAT_COMPRESSION_ALGO_BITPOS">QAT_COMPRESSION_ALGO_BITPOS</dfn> 31</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_ALGO_MASK" data-ref="_M/QAT_COMPRESSION_ALGO_MASK">QAT_COMPRESSION_ALGO_MASK</dfn> 0x1</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_DEPTH_BITPOS" data-ref="_M/QAT_COMPRESSION_DEPTH_BITPOS">QAT_COMPRESSION_DEPTH_BITPOS</dfn> 28</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_DEPTH_MASK" data-ref="_M/QAT_COMPRESSION_DEPTH_MASK">QAT_COMPRESSION_DEPTH_MASK</dfn> 0x7</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_FILE_TYPE_BITPOS" data-ref="_M/QAT_COMPRESSION_FILE_TYPE_BITPOS">QAT_COMPRESSION_FILE_TYPE_BITPOS</dfn> 24</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/QAT_COMPRESSION_FILE_TYPE_MASK" data-ref="_M/QAT_COMPRESSION_FILE_TYPE_MASK">QAT_COMPRESSION_FILE_TYPE_MASK</dfn> 0xF</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_HW_COMPRESSION_CONFIG_BUILD" data-ref="_M/ICP_QAT_HW_COMPRESSION_CONFIG_BUILD">ICP_QAT_HW_COMPRESSION_CONFIG_BUILD</dfn>(                                   \</u></td></tr>
<tr><th id="375">375</th><td><u>	dir, delayed, algo, depth, filetype)                                   \</u></td></tr>
<tr><th id="376">376</th><td><u>	((((dir) &amp; QAT_COMPRESSION_DIR_MASK) &lt;&lt; QAT_COMPRESSION_DIR_BITPOS) |  \</u></td></tr>
<tr><th id="377">377</th><td><u>	 (((delayed) &amp; QAT_COMPRESSION_DELAYED_MATCH_MASK)                     \</u></td></tr>
<tr><th id="378">378</th><td><u>	  &lt;&lt; QAT_COMPRESSION_DELAYED_MATCH_BITPOS) |                           \</u></td></tr>
<tr><th id="379">379</th><td><u>	 (((algo) &amp; QAT_COMPRESSION_ALGO_MASK)                                 \</u></td></tr>
<tr><th id="380">380</th><td><u>	  &lt;&lt; QAT_COMPRESSION_ALGO_BITPOS) |                                    \</u></td></tr>
<tr><th id="381">381</th><td><u>	 (((depth) &amp; QAT_COMPRESSION_DEPTH_MASK)                               \</u></td></tr>
<tr><th id="382">382</th><td><u>	  &lt;&lt; QAT_COMPRESSION_DEPTH_BITPOS) |                                   \</u></td></tr>
<tr><th id="383">383</th><td><u>	 (((filetype) &amp; QAT_COMPRESSION_FILE_TYPE_MASK)                        \</u></td></tr>
<tr><th id="384">384</th><td><u>	  &lt;&lt; QAT_COMPRESSION_FILE_TYPE_BITPOS))</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#<span data-ppcond="4">endif</span></u></td></tr>
<tr><th id="387">387</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../qat_qp.c.html'>master/drivers/common/qat/qat_qp.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
