// Seed: 1658548810
module module_0;
  assign id_1[1 : 1-1] = 1 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0
    , id_5,
    input tri1 id_1,
    input wor id_2,
    input wor id_3
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  always @(negedge id_1)
    if (1) id_1 = id_1 < id_1;
    else assert (1);
  wire id_2;
  module_0 modCall_1 ();
  if (id_1) begin : LABEL_0
    assign id_1 = 1;
  end else begin : LABEL_0
    wire id_4;
    assign id_1 = (id_3);
  end
  final assume (id_3);
  assign id_1 = 1 - id_3;
  assign id_3 = id_3;
endmodule
