Time resolution is 1 ps
$finish called at time : 350 ns : File "D:/IC/Sim_IC/RAM_verilog_v1/RAM_verilog_v1.srcs/sim_1/new/RAM_TB.v" Line 73
