Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Dec  3 03:15:29 2018
| Host         : Casper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 156 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 439 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.168        0.000                      0                  128        0.185        0.000                      0                  128        3.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.168        0.000                      0                  128        0.185        0.000                      0                  128       13.360        0.000                       0                   108  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.168ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.138ns (21.611%)  route 4.128ns (78.389%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 r  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 r  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 r  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 r  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          0.334     5.380    rt_clock/increment_minute/en_1Hz
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.504 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.670     6.174    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     6.298 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.689     6.986    rt_clock/count_hours/E[0]
    SLICE_X4Y85          FDCE                                         r  rt_clock/count_hours/m_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.595   201.598    rt_clock/count_hours/clk_out1
    SLICE_X4Y85          FDCE                                         r  rt_clock/count_hours/m_reg[0]/C
                         clock pessimism              0.079   201.677    
                         clock uncertainty           -0.318   201.360    
    SLICE_X4Y85          FDCE (Setup_fdce_C_CE)      -0.205   201.155    rt_clock/count_hours/m_reg[0]
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                194.168    

Slack (MET) :             194.188ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 1.713ns (30.691%)  route 3.868ns (69.309%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 f  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 f  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 f  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          1.433     6.479    en_1Hz_count/en_1Hz
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.603 r  en_1Hz_count/m[16]_i_2/O
                         net (fo=1, routed)           0.000     6.603    en_1Hz_count/m[16]_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.979 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.302 r  en_1Hz_count/m_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.302    en_1Hz_count/m_reg[20]_i_1_n_6
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.600   201.603    en_1Hz_count/clk_out1
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[21]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109   201.490    en_1Hz_count/m_reg[21]
  -------------------------------------------------------------------
                         required time                        201.490    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                194.188    

Slack (MET) :             194.196ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.705ns (30.592%)  route 3.868ns (69.408%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 f  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 f  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 f  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          1.433     6.479    en_1Hz_count/en_1Hz
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.603 r  en_1Hz_count/m[16]_i_2/O
                         net (fo=1, routed)           0.000     6.603    en_1Hz_count/m[16]_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.979 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.294 r  en_1Hz_count/m_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.294    en_1Hz_count/m_reg[20]_i_1_n_4
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.600   201.603    en_1Hz_count/clk_out1
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[23]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109   201.490    en_1Hz_count/m_reg[23]
  -------------------------------------------------------------------
                         required time                        201.490    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                194.196    

Slack (MET) :             194.272ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.629ns (29.632%)  route 3.868ns (70.368%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 f  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 f  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 f  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          1.433     6.479    en_1Hz_count/en_1Hz
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.603 r  en_1Hz_count/m[16]_i_2/O
                         net (fo=1, routed)           0.000     6.603    en_1Hz_count/m[16]_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.979 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.218 r  en_1Hz_count/m_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.218    en_1Hz_count/m_reg[20]_i_1_n_5
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.600   201.603    en_1Hz_count/clk_out1
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[22]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109   201.490    en_1Hz_count/m_reg[22]
  -------------------------------------------------------------------
                         required time                        201.490    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                194.272    

Slack (MET) :             194.292ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.609ns (29.375%)  route 3.868ns (70.625%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 f  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 f  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 f  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          1.433     6.479    en_1Hz_count/en_1Hz
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.603 r  en_1Hz_count/m[16]_i_2/O
                         net (fo=1, routed)           0.000     6.603    en_1Hz_count/m[16]_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.979 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.198 r  en_1Hz_count/m_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.198    en_1Hz_count/m_reg[20]_i_1_n_7
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.600   201.603    en_1Hz_count/clk_out1
    SLICE_X2Y89          FDCE                                         r  en_1Hz_count/m_reg[20]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.109   201.490    en_1Hz_count/m_reg[20]
  -------------------------------------------------------------------
                         required time                        201.490    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                194.292    

Slack (MET) :             194.358ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.138ns (22.417%)  route 3.939ns (77.583%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 r  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 r  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 r  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 r  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          0.334     5.380    rt_clock/increment_minute/en_1Hz
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.504 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.670     6.174    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     6.298 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.499     6.797    rt_clock/count_hours/E[0]
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.595   201.598    rt_clock/count_hours/clk_out1
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
                         clock pessimism              0.079   201.677    
                         clock uncertainty           -0.318   201.360    
    SLICE_X5Y85          FDCE (Setup_fdce_C_CE)      -0.205   201.155    rt_clock/count_hours/m_reg[1]
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                194.358    

Slack (MET) :             194.358ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.138ns (22.417%)  route 3.939ns (77.583%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 r  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 r  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 r  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 r  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          0.334     5.380    rt_clock/increment_minute/en_1Hz
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.504 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.670     6.174    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     6.298 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.499     6.797    rt_clock/count_hours/E[0]
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.595   201.598    rt_clock/count_hours/clk_out1
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[2]/C
                         clock pessimism              0.079   201.677    
                         clock uncertainty           -0.318   201.360    
    SLICE_X5Y85          FDCE (Setup_fdce_C_CE)      -0.205   201.155    rt_clock/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                194.358    

Slack (MET) :             194.358ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.138ns (22.417%)  route 3.939ns (77.583%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 r  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 r  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 r  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 r  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          0.334     5.380    rt_clock/increment_minute/en_1Hz
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.504 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.670     6.174    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     6.298 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.499     6.797    rt_clock/count_hours/E[0]
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.595   201.598    rt_clock/count_hours/clk_out1
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[3]/C
                         clock pessimism              0.079   201.677    
                         clock uncertainty           -0.318   201.360    
    SLICE_X5Y85          FDCE (Setup_fdce_C_CE)      -0.205   201.155    rt_clock/count_hours/m_reg[3]
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                194.358    

Slack (MET) :             194.358ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.138ns (22.417%)  route 3.939ns (77.583%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 r  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 r  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 r  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 r  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          0.334     5.380    rt_clock/increment_minute/en_1Hz
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     5.504 r  rt_clock/increment_minute/m[5]_i_1/O
                         net (fo=7, routed)           0.670     6.174    rt_clock/increment_hour/FSM_sequential_state_reg[1]_0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     6.298 r  rt_clock/increment_hour/m[4]_i_1__0/O
                         net (fo=5, routed)           0.499     6.797    rt_clock/count_hours/E[0]
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.595   201.598    rt_clock/count_hours/clk_out1
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[4]/C
                         clock pessimism              0.079   201.677    
                         clock uncertainty           -0.318   201.360    
    SLICE_X5Y85          FDCE (Setup_fdce_C_CE)      -0.205   201.155    rt_clock/count_hours/m_reg[4]
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                194.358    

Slack (MET) :             194.365ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.713ns (31.703%)  route 3.690ns (68.297%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 201.602 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.718     1.720    en_1Hz_count/clk_out1
    SLICE_X2Y86          FDCE                                         r  en_1Hz_count/m_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     2.238 f  en_1Hz_count/m_reg[9]/Q
                         net (fo=2, routed)           0.828     3.067    en_1Hz_count/m_reg[9]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.191 f  en_1Hz_count/m[5]_i_6/O
                         net (fo=1, routed)           0.645     3.836    en_1Hz_count/m[5]_i_6_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  en_1Hz_count/m[5]_i_4/O
                         net (fo=1, routed)           0.962     4.922    en_1Hz_count/m[5]_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.046 f  en_1Hz_count/m[5]_i_3/O
                         net (fo=27, routed)          1.255     6.301    en_1Hz_count/en_1Hz
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     6.425 r  en_1Hz_count/m[12]_i_2/O
                         net (fo=1, routed)           0.000     6.425    en_1Hz_count/m[12]_i_2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.801 r  en_1Hz_count/m_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.801    en_1Hz_count/m_reg[12]_i_1__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.124 r  en_1Hz_count/m_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.124    en_1Hz_count/m_reg[16]_i_1_n_6
    SLICE_X2Y88          FDCE                                         r  en_1Hz_count/m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         1.599   201.602    en_1Hz_count/clk_out1
    SLICE_X2Y88          FDCE                                         r  en_1Hz_count/m_reg[17]/C
                         clock pessimism              0.095   201.697    
                         clock uncertainty           -0.318   201.380    
    SLICE_X2Y88          FDCE (Setup_fdce_C_D)        0.109   201.489    en_1Hz_count/m_reg[17]
  -------------------------------------------------------------------
                         required time                        201.489    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                194.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.592     0.594    rt_clock/count_minute_0/clk_out1
    SLICE_X5Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  rt_clock/count_minute_0/m_reg[2]/Q
                         net (fo=13, routed)          0.104     0.838    rt_clock/count_minute_0/m_reg__0[2]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.045     0.883 r  rt_clock/count_minute_0/m[4]_i_1/O
                         net (fo=1, routed)           0.000     0.883    rt_clock/count_minute_0/p_0_in[4]
    SLICE_X4Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861     0.863    rt_clock/count_minute_0/clk_out1
    SLICE_X4Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[4]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.092     0.699    rt_clock/count_minute_0/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.768%)  route 0.110ns (37.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.592     0.594    rt_clock/count_minute_0/clk_out1
    SLICE_X4Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     0.735 f  rt_clock/count_minute_0/m_reg[4]/Q
                         net (fo=13, routed)          0.110     0.845    rt_clock/count_minute_0/m_reg__0[4]
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  rt_clock/count_minute_0/m[2]_i_1/O
                         net (fo=1, routed)           0.000     0.890    rt_clock/count_minute_0/p_0_in[2]
    SLICE_X5Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861     0.863    rt_clock/count_minute_0/clk_out1
    SLICE_X5Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[2]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.092     0.699    rt_clock/count_minute_0/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.557%)  route 0.111ns (37.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.592     0.594    rt_clock/count_minute_0/clk_out1
    SLICE_X4Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  rt_clock/count_minute_0/m_reg[4]/Q
                         net (fo=13, routed)          0.111     0.846    rt_clock/count_minute_0/m_reg__0[4]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.045     0.891 r  rt_clock/count_minute_0/m[5]_i_2/O
                         net (fo=1, routed)           0.000     0.891    rt_clock/count_minute_0/p_0_in[5]
    SLICE_X5Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861     0.863    rt_clock/count_minute_0/clk_out1
    SLICE_X5Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[5]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.091     0.698    rt_clock/count_minute_0/m_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute_0/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute_0/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.571     0.573    alarm_reg/count_minute_0/clk_out1
    SLICE_X8Y88          FDCE                                         r  alarm_reg/count_minute_0/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_fdce_C_Q)         0.148     0.721 r  alarm_reg/count_minute_0/m_reg[1]/Q
                         net (fo=10, routed)          0.073     0.793    alarm_reg/count_minute_0/m_reg__0[1]
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.098     0.891 r  alarm_reg/count_minute_0/m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.891    alarm_reg/count_minute_0/p_0_in[3]
    SLICE_X8Y88          FDCE                                         r  alarm_reg/count_minute_0/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.842     0.844    alarm_reg/count_minute_0/clk_out1
    SLICE_X8Y88          FDCE                                         r  alarm_reg/count_minute_0/m_reg[3]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X8Y88          FDCE (Hold_fdce_C_D)         0.121     0.694    alarm_reg/count_minute_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.597     0.599    rt_clock/count_hours/clk_out1
    SLICE_X4Y85          FDCE                                         r  rt_clock/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     0.740 r  rt_clock/count_hours/m_reg[0]/Q
                         net (fo=11, routed)          0.131     0.871    rt_clock/count_hours/m_reg__0[0]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.048     0.919 r  rt_clock/count_hours/m[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.919    rt_clock/count_hours/p_0_in__0[2]
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.867     0.869    rt_clock/count_hours/clk_out1
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[2]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X5Y85          FDCE (Hold_fdce_C_D)         0.107     0.719    rt_clock/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 alarm_reg/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_hours/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599     0.601    alarm_reg/count_hours/clk_out1
    SLICE_X5Y88          FDCE                                         r  alarm_reg/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     0.742 r  alarm_reg/count_hours/m_reg[0]/Q
                         net (fo=12, routed)          0.143     0.885    alarm_reg/count_hours/m_reg__0[0]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.048     0.933 r  alarm_reg/count_hours/m[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.933    alarm_reg/count_hours/p_0_in__0[2]
    SLICE_X4Y88          FDCE                                         r  alarm_reg/count_hours/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.870     0.872    alarm_reg/count_hours/clk_out1
    SLICE_X4Y88          FDCE                                         r  alarm_reg/count_hours/m_reg[2]/C
                         clock pessimism             -0.258     0.614    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.107     0.721    alarm_reg/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.597     0.599    rt_clock/count_hours/clk_out1
    SLICE_X4Y85          FDCE                                         r  rt_clock/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     0.740 r  rt_clock/count_hours/m_reg[0]/Q
                         net (fo=11, routed)          0.131     0.871    rt_clock/count_hours/m_reg__0[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.045     0.916 r  rt_clock/count_hours/m[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.916    rt_clock/count_hours/p_0_in__0[1]
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.867     0.869    rt_clock/count_hours/clk_out1
    SLICE_X5Y85          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X5Y85          FDCE (Hold_fdce_C_D)         0.091     0.703    rt_clock/count_hours/m_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 alarm_reg/count_hours/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_hours/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.817%)  route 0.144ns (43.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.599     0.601    alarm_reg/count_hours/clk_out1
    SLICE_X5Y88          FDCE                                         r  alarm_reg/count_hours/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     0.742 r  alarm_reg/count_hours/m_reg[0]/Q
                         net (fo=12, routed)          0.144     0.886    alarm_reg/count_hours/m_reg__0[0]
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.049     0.935 r  alarm_reg/count_hours/m[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.935    alarm_reg/count_hours/p_0_in__0[4]
    SLICE_X4Y88          FDCE                                         r  alarm_reg/count_hours/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.870     0.872    alarm_reg/count_hours/clk_out1
    SLICE_X4Y88          FDCE                                         r  alarm_reg/count_hours/m_reg[4]/C
                         clock pessimism             -0.258     0.614    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.107     0.721    alarm_reg/count_hours/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.592     0.594    rt_clock/count_minute_0/clk_out1
    SLICE_X5Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     0.735 f  rt_clock/count_minute_0/m_reg[5]/Q
                         net (fo=13, routed)          0.143     0.878    rt_clock/count_minute_0/m_reg__0[5]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.923 r  rt_clock/count_minute_0/m[3]_i_1/O
                         net (fo=1, routed)           0.000     0.923    rt_clock/count_minute_0/p_0_in[3]
    SLICE_X4Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861     0.863    rt_clock/count_minute_0/clk_out1
    SLICE_X4Y79          FDCE                                         r  rt_clock/count_minute_0/m_reg[3]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.092     0.699    rt_clock/count_minute_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rt_clock/increment_minute/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/increment_minute/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.597     0.599    rt_clock/increment_minute/clk_out1
    SLICE_X2Y83          FDCE                                         r  rt_clock/increment_minute/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     0.763 r  rt_clock/increment_minute/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.137     0.900    rt_clock/increment_minute/state[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.045     0.945 r  rt_clock/increment_minute/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.945    rt_clock/increment_minute/state_n[1]
    SLICE_X2Y83          FDCE                                         r  rt_clock/increment_minute/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=106, routed)         0.868     0.870    rt_clock/increment_minute/clk_out1
    SLICE_X2Y83          FDCE                                         r  rt_clock/increment_minute/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121     0.720    rt_clock/increment_minute/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y88      alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X8Y88      alarm_reg/count_minute_0/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X8Y88      alarm_reg/count_minute_0/m_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y90      alarm_reg/increment_hour/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y90      alarm_reg/increment_hour/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      alarm_reg/increment_minute/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      rt_clock/count_hours/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y85      rt_clock/count_hours/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y85      rt_clock/count_hours/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y85      rt_clock/count_hours/m_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y85      rt_clock/count_hours/m_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      ad/alarm_on_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      alarm_reg/count_hours/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      alarm_reg/count_hours/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      alarm_reg/count_hours/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      alarm_reg/count_hours/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      alarm_reg/count_hours/m_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y88      alarm_reg/count_minute_0/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y88      alarm_reg/count_minute_0/m_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y90      alarm_reg/increment_hour/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y90      alarm_reg/increment_hour/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      alarm_reg/increment_minute/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



