INFO: [VRFC 10-2263] Analyzing Verilog file "E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.srcs/sources_1/imports/Sources/FifoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.srcs/sources_1/imports/Sources/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-2458] undeclared symbol RDERR, assumed default net type wire [E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.srcs/sources_1/imports/Sources/async_fifo.v:211]
INFO: [VRFC 10-2458] undeclared symbol WRER, assumed default net type wire [E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.srcs/sources_1/imports/Sources/async_fifo.v:212]
INFO: [VRFC 10-2458] undeclared symbol RDERR, assumed default net type wire [E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.srcs/sources_1/imports/Sources/async_fifo.v:218]
INFO: [VRFC 10-2458] undeclared symbol WRER, assumed default net type wire [E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.srcs/sources_1/imports/Sources/async_fifo.v:219]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.srcs/sim_1/imports/Sources/bft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bft_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/INFOTECH/First Semester/Digital system design/Xilinx/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
