name:    verilog
version: 0.0.5

category: Language, Hardware, Embedded

synopsis: Verilog parser and DSL.

description:
  A parser and DSL supporting a small subset of Verilog-95.
  Intended for machine generated, synthesizable code.

author:     Tom Hawkins <tomahawkins@gmail.com>
maintainer: Tom Hawkins <tomahawkins@gmail.com>

license:      BSD3
license-file: LICENSE

homepage: http://github.com/tomahawkins/verilog

build-type:    Simple
cabal-version: >= 1.8

library
  build-tools:
    alex  >= 3 && < 4,
    happy >= 1 && < 2
  build-depends:
    base       >= 4.0   && < 5.0,
    array      >= 0.4   && < 5.0,
    monadLib   >= 3.7   && < 4.0

  exposed-modules:
    Data.BitVec
    Language.Verilog
    Language.Verilog.AST
    Language.Verilog.DSL
    Language.Verilog.Parser
    Language.Verilog.Parser.Lex
    Language.Verilog.Parser.Parse
    Language.Verilog.Parser.Preprocess
    Language.Verilog.Parser.Tokens

  extensions:

  ghc-options: -W -fprof-auto

source-repository head
  type:     git
  location: git://github.com/tomahawkins/verilog.git



package-hashes:
    MD5:231814a3fae33ad608d3cb4011c57231
    SHA1:687107a6924a8f34ed274c20c28ec09546089c87
    SHA256:63f6992a84714ccff3523e67efeec836a26eb4263751d59eded7fd5ab298e157
    SHA512:c590e1952990972d9713d9117932fd488852a9306851f9e8fcbf3bd5625b43ce32465139a8990b8afce1591d8c47192617b06728cf45f2f2b75bfd4b6fb5c941
    Skein512_512:8dc0d8c1ed879499d1f57f2b6b8f8b338b6f661b3c027091ff7ae811b04d2abc32b9b64167944dcbc00f64774c8d76362d3812a2b105a1b1f2f537972100d65c

package-locations:
    https://hackage.haskell.org/package/verilog-0.0.5/verilog-0.0.5.tar.gz
    https://s3.amazonaws.com/hackage.fpcomplete.com/package/verilog-0.0.5.tar.gz

package-size: 35651
