// Seed: 484503802
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  assign id_3 = 1 == {id_0, id_0, id_1, 1 ==? id_1, 1} ? id_3 | 1'b0 == "" : 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output wand id_3,
    input tri1 id_4
);
  supply1 id_6;
  wor id_7 = id_4;
  assign id_6 = id_4;
  xor primCall (id_3, id_2, id_6, id_7, id_8, id_4);
  wire id_8;
  id_9 :
  assert property (@(posedge 1) 1)
  else $display;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
  id_10(
      .id_0(1 ==? 1), .id_1(1)
  );
endmodule
