

================================================================
== Vivado HLS Report for 'yuv_scale'
================================================================
* Date:           Sun Aug  2 15:34:19 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.804 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40004|  2457604| 0.400 ms | 24.576 ms |  40004|  2457604|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40001|  2457601|         3|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%Y_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %Y_scale)" [yuv_filter.c:113]   --->   Operation 7 'read' 'Y_scale_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%U_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %U_scale)" [yuv_filter.c:114]   --->   Operation 8 'read' 'U_scale_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%V_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %V_scale)" [yuv_filter.c:115]   --->   Operation 9 'read' 'V_scale_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)" [yuv_filter.c:123->yuv_filter.c:9]   --->   Operation 10 'read' 'width' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)" [yuv_filter.c:124->yuv_filter.c:9]   --->   Operation 11 'read' 'height' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)" [yuv_filter.c:125->yuv_filter.c:9]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)" [yuv_filter.c:126->yuv_filter.c:9]   --->   Operation 13 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %V_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %U_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %Y_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %Y_scale_read to i15" [yuv_filter.c:138->yuv_filter.c:9]   --->   Operation 27 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %U_scale_read to i15" [yuv_filter.c:139->yuv_filter.c:9]   --->   Operation 28 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %V_scale_read to i15" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 29 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cast = zext i16 %width to i32" [yuv_filter.c:123->yuv_filter.c:9]   --->   Operation 30 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %height to i32" [yuv_filter.c:124->yuv_filter.c:9]   --->   Operation 31 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast" [yuv_filter.c:124->yuv_filter.c:9]   --->   Operation 32 'mul' 'bound' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %0" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %entry ], [ %add_ln129, %YUV_SCALE_LOOP_Y ]" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln129 = icmp eq i32 %indvar_flatten, %bound" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 35 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln129 = add i32 %indvar_flatten, 1" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 36 'add' 'add_ln129' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.exit, label %YUV_SCALE_LOOP_Y" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.80>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)" [yuv_filter.c:134->yuv_filter.c:9]   --->   Operation 38 'read' 'Y' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "%U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)" [yuv_filter.c:135->yuv_filter.c:9]   --->   Operation 39 'read' 'U' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (3.63ns)   --->   "%V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)" [yuv_filter.c:136->yuv_filter.c:9]   --->   Operation 40 'read' 'V' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %Y to i15" [yuv_filter.c:137->yuv_filter.c:9]   --->   Operation 41 'zext' 'zext_ln137' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (4.17ns)   --->   "%mul_ln137 = mul i15 %zext_ln137, %zext_ln138" [yuv_filter.c:137->yuv_filter.c:9]   --->   Operation 42 'mul' 'mul_ln137' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %U to i15" [yuv_filter.c:138->yuv_filter.c:9]   --->   Operation 43 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (4.17ns)   --->   "%mul_ln138 = mul i15 %zext_ln138_1, %zext_ln139" [yuv_filter.c:138->yuv_filter.c:9]   --->   Operation 44 'mul' 'mul_ln138' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %V to i15" [yuv_filter.c:139->yuv_filter.c:9]   --->   Operation 45 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (4.17ns)   --->   "%mul_ln139 = mul i15 %zext_ln139_1, %zext_ln129" [yuv_filter.c:139->yuv_filter.c:9]   --->   Operation 46 'mul' 'mul_ln139' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln137, i32 7, i32 14)" [yuv_filter.c:140->yuv_filter.c:9]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln138, i32 7, i32 14)" [yuv_filter.c:141->yuv_filter.c:9]   --->   Operation 48 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln139, i32 7, i32 14)" [yuv_filter.c:142->yuv_filter.c:9]   --->   Operation 49 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @YUV_SCALE_LOOP_X_YUV)"   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 51 'speclooptripcount' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind" [yuv_filter.c:132->yuv_filter.c:9]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)" [yuv_filter.c:132->yuv_filter.c:9]   --->   Operation 53 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [yuv_filter.c:133->yuv_filter.c:9]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %trunc_ln)" [yuv_filter.c:140->yuv_filter.c:9]   --->   Operation 55 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 56 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %trunc_ln1)" [yuv_filter.c:141->yuv_filter.c:9]   --->   Operation 56 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 57 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %trunc_ln2)" [yuv_filter.c:142->yuv_filter.c:9]   --->   Operation 57 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_1_i)" [yuv_filter.c:143->yuv_filter.c:9]   --->   Operation 58 'specregionend' 'empty_29' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %0" [yuv_filter.c:132->yuv_filter.c:9]   --->   Operation 59 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [yuv_filter.c:9]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y_scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Y_scale_read          (read             ) [ 0010000]
U_scale_read          (read             ) [ 0010000]
V_scale_read          (read             ) [ 0010000]
width                 (read             ) [ 0010000]
height                (read             ) [ 0010000]
write_ln125           (write            ) [ 0000000]
write_ln126           (write            ) [ 0000000]
empty                 (specinterface    ) [ 0000000]
empty_17              (specinterface    ) [ 0000000]
empty_18              (specinterface    ) [ 0000000]
empty_19              (specinterface    ) [ 0000000]
empty_20              (specinterface    ) [ 0000000]
empty_21              (specinterface    ) [ 0000000]
empty_22              (specinterface    ) [ 0000000]
empty_23              (specinterface    ) [ 0000000]
empty_24              (specinterface    ) [ 0000000]
empty_25              (specinterface    ) [ 0000000]
empty_26              (specinterface    ) [ 0000000]
empty_27              (specinterface    ) [ 0000000]
empty_28              (specinterface    ) [ 0000000]
zext_ln138            (zext             ) [ 0001110]
zext_ln139            (zext             ) [ 0001110]
zext_ln129            (zext             ) [ 0001110]
cast                  (zext             ) [ 0000000]
cast1                 (zext             ) [ 0000000]
bound                 (mul              ) [ 0001110]
br_ln129              (br               ) [ 0011110]
indvar_flatten        (phi              ) [ 0001000]
icmp_ln129            (icmp             ) [ 0001110]
add_ln129             (add              ) [ 0011110]
br_ln129              (br               ) [ 0000000]
Y                     (read             ) [ 0000000]
U                     (read             ) [ 0000000]
V                     (read             ) [ 0000000]
zext_ln137            (zext             ) [ 0000000]
mul_ln137             (mul              ) [ 0000000]
zext_ln138_1          (zext             ) [ 0000000]
mul_ln138             (mul              ) [ 0000000]
zext_ln139_1          (zext             ) [ 0000000]
mul_ln139             (mul              ) [ 0000000]
trunc_ln              (partselect       ) [ 0001010]
trunc_ln1             (partselect       ) [ 0001010]
trunc_ln2             (partselect       ) [ 0001010]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specloopname_ln132    (specloopname     ) [ 0000000]
tmp_1_i               (specregionbegin  ) [ 0000000]
specpipeline_ln133    (specpipeline     ) [ 0000000]
write_ln140           (write            ) [ 0000000]
write_ln141           (write            ) [ 0000000]
write_ln142           (write            ) [ 0000000]
empty_29              (specregionend    ) [ 0000000]
br_ln132              (br               ) [ 0011110]
ret_ln9               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV_SCALE_LOOP_X_YUV"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="Y_scale_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="U_scale_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="V_scale_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="width_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="height_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln125_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln126_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln126/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Y_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="U_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="V_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln140_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="1"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln140/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln141_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="1"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln141/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln142_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln142/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln138_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln139_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln129_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="cast1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln129_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln129_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln137_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mul_ln137_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="2"/>
<pin id="209" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln138_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mul_ln138_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2"/>
<pin id="218" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln139_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mul_ln139_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="2"/>
<pin id="227" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln139/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="15" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="5" slack="0"/>
<pin id="234" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="15" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="15" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="5" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="259" class="1007" name="bound_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="Y_scale_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y_scale_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="U_scale_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U_scale_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="V_scale_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V_scale_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="width_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="285" class="1005" name="height_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="290" class="1005" name="zext_ln138_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="15" slack="2"/>
<pin id="292" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="295" class="1005" name="zext_ln139_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="15" slack="2"/>
<pin id="297" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln139 "/>
</bind>
</comp>

<comp id="300" class="1005" name="zext_ln129_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="2"/>
<pin id="302" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln129 "/>
</bind>
</comp>

<comp id="305" class="1005" name="bound_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="310" class="1005" name="icmp_ln129_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln129_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="319" class="1005" name="trunc_ln_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="trunc_ln2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="98" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="104" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="195"><net_src comp="169" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="169" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="126" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="132" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="138" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="206" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="215" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="224" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="263"><net_src comp="188" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="185" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="80" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="273"><net_src comp="86" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="278"><net_src comp="92" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="283"><net_src comp="98" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="288"><net_src comp="104" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="293"><net_src comp="176" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="298"><net_src comp="179" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="303"><net_src comp="182" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="308"><net_src comp="259" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="313"><net_src comp="191" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="196" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="322"><net_src comp="229" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="327"><net_src comp="239" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="332"><net_src comp="249" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {5 }
	Port: out_channels_ch2 | {5 }
	Port: out_channels_ch3 | {5 }
	Port: out_width | {1 }
	Port: out_height | {1 }
 - Input state : 
	Port: yuv_scale : in_channels_ch1 | {4 }
	Port: yuv_scale : in_channels_ch2 | {4 }
	Port: yuv_scale : in_channels_ch3 | {4 }
	Port: yuv_scale : in_width | {1 }
	Port: yuv_scale : in_height | {1 }
	Port: yuv_scale : Y_scale | {1 }
	Port: yuv_scale : U_scale | {1 }
	Port: yuv_scale : V_scale | {1 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		icmp_ln129 : 1
		add_ln129 : 1
		br_ln129 : 2
	State 4
		mul_ln137 : 1
		mul_ln138 : 1
		mul_ln139 : 1
		trunc_ln : 2
		trunc_ln1 : 2
		trunc_ln2 : 2
	State 5
		empty_29 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     mul_ln137_fu_206     |    0    |    0    |    41   |
|    mul   |     mul_ln138_fu_215     |    0    |    0    |    41   |
|          |     mul_ln139_fu_224     |    0    |    0    |    41   |
|          |       bound_fu_259       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln129_fu_196     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln129_fu_191    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |  Y_scale_read_read_fu_80 |    0    |    0    |    0    |
|          |  U_scale_read_read_fu_86 |    0    |    0    |    0    |
|          |  V_scale_read_read_fu_92 |    0    |    0    |    0    |
|   read   |     width_read_fu_98     |    0    |    0    |    0    |
|          |    height_read_fu_104    |    0    |    0    |    0    |
|          |       Y_read_fu_126      |    0    |    0    |    0    |
|          |       U_read_fu_132      |    0    |    0    |    0    |
|          |       V_read_fu_138      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln125_write_fu_110 |    0    |    0    |    0    |
|          | write_ln126_write_fu_118 |    0    |    0    |    0    |
|   write  | write_ln140_write_fu_144 |    0    |    0    |    0    |
|          | write_ln141_write_fu_151 |    0    |    0    |    0    |
|          | write_ln142_write_fu_158 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln138_fu_176    |    0    |    0    |    0    |
|          |     zext_ln139_fu_179    |    0    |    0    |    0    |
|          |     zext_ln129_fu_182    |    0    |    0    |    0    |
|   zext   |        cast_fu_185       |    0    |    0    |    0    |
|          |       cast1_fu_188       |    0    |    0    |    0    |
|          |     zext_ln137_fu_202    |    0    |    0    |    0    |
|          |    zext_ln138_1_fu_211   |    0    |    0    |    0    |
|          |    zext_ln139_1_fu_220   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_229     |    0    |    0    |    0    |
|partselect|     trunc_ln1_fu_239     |    0    |    0    |    0    |
|          |     trunc_ln2_fu_249     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   180   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| U_scale_read_reg_270 |    8   |
| V_scale_read_reg_275 |    8   |
| Y_scale_read_reg_265 |    8   |
|   add_ln129_reg_314  |   32   |
|     bound_reg_305    |   32   |
|    height_reg_285    |   16   |
|  icmp_ln129_reg_310  |    1   |
|indvar_flatten_reg_165|   32   |
|   trunc_ln1_reg_324  |    8   |
|   trunc_ln2_reg_329  |    8   |
|   trunc_ln_reg_319   |    8   |
|     width_reg_280    |   16   |
|  zext_ln129_reg_300  |   15   |
|  zext_ln138_reg_290  |   15   |
|  zext_ln139_reg_295  |   15   |
+----------------------+--------+
|         Total        |   222  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   222  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   222  |   180  |
+-----------+--------+--------+--------+
