<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/ni_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - ni_dpm.c<span style="font-size: 80%;"> (source / <a href="ni_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2173</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">99</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2012 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;nid.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;ni_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : #define MC_CG_ARB_FREQ_F0           0x0a
<span class="lineNum">      33 </span>            : #define MC_CG_ARB_FREQ_F1           0x0b
<span class="lineNum">      34 </span>            : #define MC_CG_ARB_FREQ_F2           0x0c
<span class="lineNum">      35 </span>            : #define MC_CG_ARB_FREQ_F3           0x0d
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : #define SMC_RAM_END 0xC000
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : static const struct ni_cac_weights cac_weights_cayman_xt =
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span>            :         0x15,
<span class="lineNum">      42 </span>            :         0x2,
<span class="lineNum">      43 </span>            :         0x19,
<span class="lineNum">      44 </span>            :         0x2,
<span class="lineNum">      45 </span>            :         0x8,
<span class="lineNum">      46 </span>            :         0x14,
<span class="lineNum">      47 </span>            :         0x2,
<span class="lineNum">      48 </span>            :         0x16,
<span class="lineNum">      49 </span>            :         0xE,
<span class="lineNum">      50 </span>            :         0x17,
<span class="lineNum">      51 </span>            :         0x13,
<span class="lineNum">      52 </span>            :         0x2B,
<span class="lineNum">      53 </span>            :         0x10,
<span class="lineNum">      54 </span>            :         0x7,
<span class="lineNum">      55 </span>            :         0x5,
<span class="lineNum">      56 </span>            :         0x5,
<span class="lineNum">      57 </span>            :         0x5,
<span class="lineNum">      58 </span>            :         0x2,
<span class="lineNum">      59 </span>            :         0x3,
<span class="lineNum">      60 </span>            :         0x9,
<span class="lineNum">      61 </span>            :         0x10,
<span class="lineNum">      62 </span>            :         0x10,
<span class="lineNum">      63 </span>            :         0x2B,
<span class="lineNum">      64 </span>            :         0xA,
<span class="lineNum">      65 </span>            :         0x9,
<span class="lineNum">      66 </span>            :         0x4,
<span class="lineNum">      67 </span>            :         0xD,
<span class="lineNum">      68 </span>            :         0xD,
<span class="lineNum">      69 </span>            :         0x3E,
<span class="lineNum">      70 </span>            :         0x18,
<span class="lineNum">      71 </span>            :         0x14,
<span class="lineNum">      72 </span>            :         0,
<span class="lineNum">      73 </span>            :         0x3,
<span class="lineNum">      74 </span>            :         0x3,
<span class="lineNum">      75 </span>            :         0x5,
<span class="lineNum">      76 </span>            :         0,
<span class="lineNum">      77 </span>            :         0x2,
<span class="lineNum">      78 </span>            :         0,
<span class="lineNum">      79 </span>            :         0,
<span class="lineNum">      80 </span>            :         0,
<span class="lineNum">      81 </span>            :         0,
<span class="lineNum">      82 </span>            :         0,
<span class="lineNum">      83 </span>            :         0,
<span class="lineNum">      84 </span>            :         0,
<span class="lineNum">      85 </span>            :         0,
<span class="lineNum">      86 </span>            :         0,
<span class="lineNum">      87 </span>            :         0x1CC,
<span class="lineNum">      88 </span>            :         0,
<span class="lineNum">      89 </span>            :         0x164,
<span class="lineNum">      90 </span>            :         1,
<span class="lineNum">      91 </span>            :         1,
<span class="lineNum">      92 </span>            :         1,
<span class="lineNum">      93 </span>            :         1,
<span class="lineNum">      94 </span>            :         12,
<span class="lineNum">      95 </span>            :         12,
<span class="lineNum">      96 </span>            :         12,
<span class="lineNum">      97 </span>            :         0x12,
<span class="lineNum">      98 </span>            :         0x1F,
<span class="lineNum">      99 </span>            :         132,
<span class="lineNum">     100 </span>            :         5,
<span class="lineNum">     101 </span>            :         7,
<span class="lineNum">     102 </span>            :         0,
<span class="lineNum">     103 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">     104 </span>            :         { 0, 0, 0, 0 },
<span class="lineNum">     105 </span>            :         true
<span class="lineNum">     106 </span>            : };
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span>            : static const struct ni_cac_weights cac_weights_cayman_pro =
<span class="lineNum">     109 </span>            : {
<span class="lineNum">     110 </span>            :         0x16,
<span class="lineNum">     111 </span>            :         0x4,
<span class="lineNum">     112 </span>            :         0x10,
<span class="lineNum">     113 </span>            :         0x2,
<span class="lineNum">     114 </span>            :         0xA,
<span class="lineNum">     115 </span>            :         0x16,
<span class="lineNum">     116 </span>            :         0x2,
<span class="lineNum">     117 </span>            :         0x18,
<span class="lineNum">     118 </span>            :         0x10,
<span class="lineNum">     119 </span>            :         0x1A,
<span class="lineNum">     120 </span>            :         0x16,
<span class="lineNum">     121 </span>            :         0x2D,
<span class="lineNum">     122 </span>            :         0x12,
<span class="lineNum">     123 </span>            :         0xA,
<span class="lineNum">     124 </span>            :         0x6,
<span class="lineNum">     125 </span>            :         0x6,
<span class="lineNum">     126 </span>            :         0x6,
<span class="lineNum">     127 </span>            :         0x2,
<span class="lineNum">     128 </span>            :         0x4,
<span class="lineNum">     129 </span>            :         0xB,
<span class="lineNum">     130 </span>            :         0x11,
<span class="lineNum">     131 </span>            :         0x11,
<span class="lineNum">     132 </span>            :         0x2D,
<span class="lineNum">     133 </span>            :         0xC,
<span class="lineNum">     134 </span>            :         0xC,
<span class="lineNum">     135 </span>            :         0x7,
<span class="lineNum">     136 </span>            :         0x10,
<span class="lineNum">     137 </span>            :         0x10,
<span class="lineNum">     138 </span>            :         0x3F,
<span class="lineNum">     139 </span>            :         0x1A,
<span class="lineNum">     140 </span>            :         0x16,
<span class="lineNum">     141 </span>            :         0,
<span class="lineNum">     142 </span>            :         0x7,
<span class="lineNum">     143 </span>            :         0x4,
<span class="lineNum">     144 </span>            :         0x6,
<span class="lineNum">     145 </span>            :         1,
<span class="lineNum">     146 </span>            :         0x2,
<span class="lineNum">     147 </span>            :         0x1,
<span class="lineNum">     148 </span>            :         0,
<span class="lineNum">     149 </span>            :         0,
<span class="lineNum">     150 </span>            :         0,
<span class="lineNum">     151 </span>            :         0,
<span class="lineNum">     152 </span>            :         0,
<span class="lineNum">     153 </span>            :         0,
<span class="lineNum">     154 </span>            :         0x30,
<span class="lineNum">     155 </span>            :         0,
<span class="lineNum">     156 </span>            :         0x1CF,
<span class="lineNum">     157 </span>            :         0,
<span class="lineNum">     158 </span>            :         0x166,
<span class="lineNum">     159 </span>            :         1,
<span class="lineNum">     160 </span>            :         1,
<span class="lineNum">     161 </span>            :         1,
<span class="lineNum">     162 </span>            :         1,
<span class="lineNum">     163 </span>            :         12,
<span class="lineNum">     164 </span>            :         12,
<span class="lineNum">     165 </span>            :         12,
<span class="lineNum">     166 </span>            :         0x15,
<span class="lineNum">     167 </span>            :         0x1F,
<span class="lineNum">     168 </span>            :         132,
<span class="lineNum">     169 </span>            :         6,
<span class="lineNum">     170 </span>            :         6,
<span class="lineNum">     171 </span>            :         0,
<span class="lineNum">     172 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">     173 </span>            :         { 0, 0, 0, 0 },
<span class="lineNum">     174 </span>            :         true
<span class="lineNum">     175 </span>            : };
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : static const struct ni_cac_weights cac_weights_cayman_le =
<span class="lineNum">     178 </span>            : {
<span class="lineNum">     179 </span>            :         0x7,
<span class="lineNum">     180 </span>            :         0xE,
<span class="lineNum">     181 </span>            :         0x1,
<span class="lineNum">     182 </span>            :         0xA,
<span class="lineNum">     183 </span>            :         0x1,
<span class="lineNum">     184 </span>            :         0x3F,
<span class="lineNum">     185 </span>            :         0x2,
<span class="lineNum">     186 </span>            :         0x18,
<span class="lineNum">     187 </span>            :         0x10,
<span class="lineNum">     188 </span>            :         0x1A,
<span class="lineNum">     189 </span>            :         0x1,
<span class="lineNum">     190 </span>            :         0x3F,
<span class="lineNum">     191 </span>            :         0x1,
<span class="lineNum">     192 </span>            :         0xE,
<span class="lineNum">     193 </span>            :         0x6,
<span class="lineNum">     194 </span>            :         0x6,
<span class="lineNum">     195 </span>            :         0x6,
<span class="lineNum">     196 </span>            :         0x2,
<span class="lineNum">     197 </span>            :         0x4,
<span class="lineNum">     198 </span>            :         0x9,
<span class="lineNum">     199 </span>            :         0x1A,
<span class="lineNum">     200 </span>            :         0x1A,
<span class="lineNum">     201 </span>            :         0x2C,
<span class="lineNum">     202 </span>            :         0xA,
<span class="lineNum">     203 </span>            :         0x11,
<span class="lineNum">     204 </span>            :         0x8,
<span class="lineNum">     205 </span>            :         0x19,
<span class="lineNum">     206 </span>            :         0x19,
<span class="lineNum">     207 </span>            :         0x1,
<span class="lineNum">     208 </span>            :         0x1,
<span class="lineNum">     209 </span>            :         0x1A,
<span class="lineNum">     210 </span>            :         0,
<span class="lineNum">     211 </span>            :         0x8,
<span class="lineNum">     212 </span>            :         0x5,
<span class="lineNum">     213 </span>            :         0x8,
<span class="lineNum">     214 </span>            :         0x1,
<span class="lineNum">     215 </span>            :         0x3,
<span class="lineNum">     216 </span>            :         0x1,
<span class="lineNum">     217 </span>            :         0,
<span class="lineNum">     218 </span>            :         0,
<span class="lineNum">     219 </span>            :         0,
<span class="lineNum">     220 </span>            :         0,
<span class="lineNum">     221 </span>            :         0,
<span class="lineNum">     222 </span>            :         0,
<span class="lineNum">     223 </span>            :         0x38,
<span class="lineNum">     224 </span>            :         0x38,
<span class="lineNum">     225 </span>            :         0x239,
<span class="lineNum">     226 </span>            :         0x3,
<span class="lineNum">     227 </span>            :         0x18A,
<span class="lineNum">     228 </span>            :         1,
<span class="lineNum">     229 </span>            :         1,
<span class="lineNum">     230 </span>            :         1,
<span class="lineNum">     231 </span>            :         1,
<span class="lineNum">     232 </span>            :         12,
<span class="lineNum">     233 </span>            :         12,
<span class="lineNum">     234 </span>            :         12,
<span class="lineNum">     235 </span>            :         0x15,
<span class="lineNum">     236 </span>            :         0x22,
<span class="lineNum">     237 </span>            :         132,
<span class="lineNum">     238 </span>            :         6,
<span class="lineNum">     239 </span>            :         6,
<span class="lineNum">     240 </span>            :         0,
<span class="lineNum">     241 </span>            :         { 0, 0, 0, 0, 0, 0, 0, 0 },
<span class="lineNum">     242 </span>            :         { 0, 0, 0, 0 },
<span class="lineNum">     243 </span>            :         true
<span class="lineNum">     244 </span>            : };
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span>            : #define NISLANDS_MGCG_SEQUENCE  300
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span>            : static const u32 cayman_cgcg_cgls_default[] =
<span class="lineNum">     249 </span>            : {
<span class="lineNum">     250 </span>            :         0x000008f8, 0x00000010, 0xffffffff,
<span class="lineNum">     251 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     252 </span>            :         0x000008f8, 0x00000011, 0xffffffff,
<span class="lineNum">     253 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     254 </span>            :         0x000008f8, 0x00000012, 0xffffffff,
<span class="lineNum">     255 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     256 </span>            :         0x000008f8, 0x00000013, 0xffffffff,
<span class="lineNum">     257 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     258 </span>            :         0x000008f8, 0x00000014, 0xffffffff,
<span class="lineNum">     259 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     260 </span>            :         0x000008f8, 0x00000015, 0xffffffff,
<span class="lineNum">     261 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     262 </span>            :         0x000008f8, 0x00000016, 0xffffffff,
<span class="lineNum">     263 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     264 </span>            :         0x000008f8, 0x00000017, 0xffffffff,
<span class="lineNum">     265 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     266 </span>            :         0x000008f8, 0x00000018, 0xffffffff,
<span class="lineNum">     267 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     268 </span>            :         0x000008f8, 0x00000019, 0xffffffff,
<span class="lineNum">     269 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     270 </span>            :         0x000008f8, 0x0000001a, 0xffffffff,
<span class="lineNum">     271 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     272 </span>            :         0x000008f8, 0x0000001b, 0xffffffff,
<span class="lineNum">     273 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     274 </span>            :         0x000008f8, 0x00000020, 0xffffffff,
<span class="lineNum">     275 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     276 </span>            :         0x000008f8, 0x00000021, 0xffffffff,
<span class="lineNum">     277 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     278 </span>            :         0x000008f8, 0x00000022, 0xffffffff,
<span class="lineNum">     279 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     280 </span>            :         0x000008f8, 0x00000023, 0xffffffff,
<span class="lineNum">     281 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     282 </span>            :         0x000008f8, 0x00000024, 0xffffffff,
<span class="lineNum">     283 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     284 </span>            :         0x000008f8, 0x00000025, 0xffffffff,
<span class="lineNum">     285 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     286 </span>            :         0x000008f8, 0x00000026, 0xffffffff,
<span class="lineNum">     287 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     288 </span>            :         0x000008f8, 0x00000027, 0xffffffff,
<span class="lineNum">     289 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     290 </span>            :         0x000008f8, 0x00000028, 0xffffffff,
<span class="lineNum">     291 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     292 </span>            :         0x000008f8, 0x00000029, 0xffffffff,
<span class="lineNum">     293 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     294 </span>            :         0x000008f8, 0x0000002a, 0xffffffff,
<span class="lineNum">     295 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     296 </span>            :         0x000008f8, 0x0000002b, 0xffffffff,
<span class="lineNum">     297 </span>            :         0x000008fc, 0x00000000, 0xffffffff
<span class="lineNum">     298 </span>            : };
<span class="lineNum">     299 </span>            : #define CAYMAN_CGCG_CGLS_DEFAULT_LENGTH sizeof(cayman_cgcg_cgls_default) / (3 * sizeof(u32))
<span class="lineNum">     300 </span>            : 
<span class="lineNum">     301 </span>            : static const u32 cayman_cgcg_cgls_disable[] =
<span class="lineNum">     302 </span>            : {
<span class="lineNum">     303 </span>            :         0x000008f8, 0x00000010, 0xffffffff,
<span class="lineNum">     304 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     305 </span>            :         0x000008f8, 0x00000011, 0xffffffff,
<span class="lineNum">     306 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     307 </span>            :         0x000008f8, 0x00000012, 0xffffffff,
<span class="lineNum">     308 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     309 </span>            :         0x000008f8, 0x00000013, 0xffffffff,
<span class="lineNum">     310 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     311 </span>            :         0x000008f8, 0x00000014, 0xffffffff,
<span class="lineNum">     312 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     313 </span>            :         0x000008f8, 0x00000015, 0xffffffff,
<span class="lineNum">     314 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     315 </span>            :         0x000008f8, 0x00000016, 0xffffffff,
<span class="lineNum">     316 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     317 </span>            :         0x000008f8, 0x00000017, 0xffffffff,
<span class="lineNum">     318 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     319 </span>            :         0x000008f8, 0x00000018, 0xffffffff,
<span class="lineNum">     320 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     321 </span>            :         0x000008f8, 0x00000019, 0xffffffff,
<span class="lineNum">     322 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     323 </span>            :         0x000008f8, 0x0000001a, 0xffffffff,
<span class="lineNum">     324 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     325 </span>            :         0x000008f8, 0x0000001b, 0xffffffff,
<span class="lineNum">     326 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     327 </span>            :         0x000008f8, 0x00000020, 0xffffffff,
<span class="lineNum">     328 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     329 </span>            :         0x000008f8, 0x00000021, 0xffffffff,
<span class="lineNum">     330 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     331 </span>            :         0x000008f8, 0x00000022, 0xffffffff,
<span class="lineNum">     332 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     333 </span>            :         0x000008f8, 0x00000023, 0xffffffff,
<span class="lineNum">     334 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     335 </span>            :         0x000008f8, 0x00000024, 0xffffffff,
<span class="lineNum">     336 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     337 </span>            :         0x000008f8, 0x00000025, 0xffffffff,
<span class="lineNum">     338 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     339 </span>            :         0x000008f8, 0x00000026, 0xffffffff,
<span class="lineNum">     340 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     341 </span>            :         0x000008f8, 0x00000027, 0xffffffff,
<span class="lineNum">     342 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     343 </span>            :         0x000008f8, 0x00000028, 0xffffffff,
<span class="lineNum">     344 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     345 </span>            :         0x000008f8, 0x00000029, 0xffffffff,
<span class="lineNum">     346 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     347 </span>            :         0x000008f8, 0x0000002a, 0xffffffff,
<span class="lineNum">     348 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     349 </span>            :         0x000008f8, 0x0000002b, 0xffffffff,
<span class="lineNum">     350 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     351 </span>            :         0x00000644, 0x000f7902, 0x001f4180,
<span class="lineNum">     352 </span>            :         0x00000644, 0x000f3802, 0x001f4180
<span class="lineNum">     353 </span>            : };
<span class="lineNum">     354 </span>            : #define CAYMAN_CGCG_CGLS_DISABLE_LENGTH sizeof(cayman_cgcg_cgls_disable) / (3 * sizeof(u32))
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span>            : static const u32 cayman_cgcg_cgls_enable[] =
<span class="lineNum">     357 </span>            : {
<span class="lineNum">     358 </span>            :         0x00000644, 0x000f7882, 0x001f4080,
<span class="lineNum">     359 </span>            :         0x000008f8, 0x00000010, 0xffffffff,
<span class="lineNum">     360 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     361 </span>            :         0x000008f8, 0x00000011, 0xffffffff,
<span class="lineNum">     362 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     363 </span>            :         0x000008f8, 0x00000012, 0xffffffff,
<span class="lineNum">     364 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     365 </span>            :         0x000008f8, 0x00000013, 0xffffffff,
<span class="lineNum">     366 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     367 </span>            :         0x000008f8, 0x00000014, 0xffffffff,
<span class="lineNum">     368 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     369 </span>            :         0x000008f8, 0x00000015, 0xffffffff,
<span class="lineNum">     370 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     371 </span>            :         0x000008f8, 0x00000016, 0xffffffff,
<span class="lineNum">     372 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     373 </span>            :         0x000008f8, 0x00000017, 0xffffffff,
<span class="lineNum">     374 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     375 </span>            :         0x000008f8, 0x00000018, 0xffffffff,
<span class="lineNum">     376 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     377 </span>            :         0x000008f8, 0x00000019, 0xffffffff,
<span class="lineNum">     378 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     379 </span>            :         0x000008f8, 0x0000001a, 0xffffffff,
<span class="lineNum">     380 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     381 </span>            :         0x000008f8, 0x0000001b, 0xffffffff,
<span class="lineNum">     382 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     383 </span>            :         0x000008f8, 0x00000020, 0xffffffff,
<span class="lineNum">     384 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     385 </span>            :         0x000008f8, 0x00000021, 0xffffffff,
<span class="lineNum">     386 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     387 </span>            :         0x000008f8, 0x00000022, 0xffffffff,
<span class="lineNum">     388 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     389 </span>            :         0x000008f8, 0x00000023, 0xffffffff,
<span class="lineNum">     390 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     391 </span>            :         0x000008f8, 0x00000024, 0xffffffff,
<span class="lineNum">     392 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     393 </span>            :         0x000008f8, 0x00000025, 0xffffffff,
<span class="lineNum">     394 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     395 </span>            :         0x000008f8, 0x00000026, 0xffffffff,
<span class="lineNum">     396 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     397 </span>            :         0x000008f8, 0x00000027, 0xffffffff,
<span class="lineNum">     398 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     399 </span>            :         0x000008f8, 0x00000028, 0xffffffff,
<span class="lineNum">     400 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     401 </span>            :         0x000008f8, 0x00000029, 0xffffffff,
<span class="lineNum">     402 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     403 </span>            :         0x000008f8, 0x0000002a, 0xffffffff,
<span class="lineNum">     404 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     405 </span>            :         0x000008f8, 0x0000002b, 0xffffffff,
<span class="lineNum">     406 </span>            :         0x000008fc, 0xffffffff, 0xffffffff
<span class="lineNum">     407 </span>            : };
<span class="lineNum">     408 </span>            : #define CAYMAN_CGCG_CGLS_ENABLE_LENGTH  sizeof(cayman_cgcg_cgls_enable) / (3 * sizeof(u32))
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span>            : static const u32 cayman_mgcg_default[] =
<span class="lineNum">     411 </span>            : {
<span class="lineNum">     412 </span>            :         0x0000802c, 0xc0000000, 0xffffffff,
<span class="lineNum">     413 </span>            :         0x00003fc4, 0xc0000000, 0xffffffff,
<span class="lineNum">     414 </span>            :         0x00005448, 0x00000100, 0xffffffff,
<span class="lineNum">     415 </span>            :         0x000055e4, 0x00000100, 0xffffffff,
<span class="lineNum">     416 </span>            :         0x0000160c, 0x00000100, 0xffffffff,
<span class="lineNum">     417 </span>            :         0x00008984, 0x06000100, 0xffffffff,
<span class="lineNum">     418 </span>            :         0x0000c164, 0x00000100, 0xffffffff,
<span class="lineNum">     419 </span>            :         0x00008a18, 0x00000100, 0xffffffff,
<span class="lineNum">     420 </span>            :         0x0000897c, 0x06000100, 0xffffffff,
<span class="lineNum">     421 </span>            :         0x00008b28, 0x00000100, 0xffffffff,
<span class="lineNum">     422 </span>            :         0x00009144, 0x00800200, 0xffffffff,
<span class="lineNum">     423 </span>            :         0x00009a60, 0x00000100, 0xffffffff,
<span class="lineNum">     424 </span>            :         0x00009868, 0x00000100, 0xffffffff,
<span class="lineNum">     425 </span>            :         0x00008d58, 0x00000100, 0xffffffff,
<span class="lineNum">     426 </span>            :         0x00009510, 0x00000100, 0xffffffff,
<span class="lineNum">     427 </span>            :         0x0000949c, 0x00000100, 0xffffffff,
<span class="lineNum">     428 </span>            :         0x00009654, 0x00000100, 0xffffffff,
<span class="lineNum">     429 </span>            :         0x00009030, 0x00000100, 0xffffffff,
<span class="lineNum">     430 </span>            :         0x00009034, 0x00000100, 0xffffffff,
<span class="lineNum">     431 </span>            :         0x00009038, 0x00000100, 0xffffffff,
<span class="lineNum">     432 </span>            :         0x0000903c, 0x00000100, 0xffffffff,
<span class="lineNum">     433 </span>            :         0x00009040, 0x00000100, 0xffffffff,
<span class="lineNum">     434 </span>            :         0x0000a200, 0x00000100, 0xffffffff,
<span class="lineNum">     435 </span>            :         0x0000a204, 0x00000100, 0xffffffff,
<span class="lineNum">     436 </span>            :         0x0000a208, 0x00000100, 0xffffffff,
<span class="lineNum">     437 </span>            :         0x0000a20c, 0x00000100, 0xffffffff,
<span class="lineNum">     438 </span>            :         0x00009744, 0x00000100, 0xffffffff,
<span class="lineNum">     439 </span>            :         0x00003f80, 0x00000100, 0xffffffff,
<span class="lineNum">     440 </span>            :         0x0000a210, 0x00000100, 0xffffffff,
<span class="lineNum">     441 </span>            :         0x0000a214, 0x00000100, 0xffffffff,
<span class="lineNum">     442 </span>            :         0x000004d8, 0x00000100, 0xffffffff,
<span class="lineNum">     443 </span>            :         0x00009664, 0x00000100, 0xffffffff,
<span class="lineNum">     444 </span>            :         0x00009698, 0x00000100, 0xffffffff,
<span class="lineNum">     445 </span>            :         0x000004d4, 0x00000200, 0xffffffff,
<span class="lineNum">     446 </span>            :         0x000004d0, 0x00000000, 0xffffffff,
<span class="lineNum">     447 </span>            :         0x000030cc, 0x00000104, 0xffffffff,
<span class="lineNum">     448 </span>            :         0x0000d0c0, 0x00000100, 0xffffffff,
<span class="lineNum">     449 </span>            :         0x0000d8c0, 0x00000100, 0xffffffff,
<span class="lineNum">     450 </span>            :         0x0000802c, 0x40000000, 0xffffffff,
<span class="lineNum">     451 </span>            :         0x00003fc4, 0x40000000, 0xffffffff,
<span class="lineNum">     452 </span>            :         0x0000915c, 0x00010000, 0xffffffff,
<span class="lineNum">     453 </span>            :         0x00009160, 0x00030002, 0xffffffff,
<span class="lineNum">     454 </span>            :         0x00009164, 0x00050004, 0xffffffff,
<span class="lineNum">     455 </span>            :         0x00009168, 0x00070006, 0xffffffff,
<span class="lineNum">     456 </span>            :         0x00009178, 0x00070000, 0xffffffff,
<span class="lineNum">     457 </span>            :         0x0000917c, 0x00030002, 0xffffffff,
<span class="lineNum">     458 </span>            :         0x00009180, 0x00050004, 0xffffffff,
<span class="lineNum">     459 </span>            :         0x0000918c, 0x00010006, 0xffffffff,
<span class="lineNum">     460 </span>            :         0x00009190, 0x00090008, 0xffffffff,
<span class="lineNum">     461 </span>            :         0x00009194, 0x00070000, 0xffffffff,
<span class="lineNum">     462 </span>            :         0x00009198, 0x00030002, 0xffffffff,
<span class="lineNum">     463 </span>            :         0x0000919c, 0x00050004, 0xffffffff,
<span class="lineNum">     464 </span>            :         0x000091a8, 0x00010006, 0xffffffff,
<span class="lineNum">     465 </span>            :         0x000091ac, 0x00090008, 0xffffffff,
<span class="lineNum">     466 </span>            :         0x000091b0, 0x00070000, 0xffffffff,
<span class="lineNum">     467 </span>            :         0x000091b4, 0x00030002, 0xffffffff,
<span class="lineNum">     468 </span>            :         0x000091b8, 0x00050004, 0xffffffff,
<span class="lineNum">     469 </span>            :         0x000091c4, 0x00010006, 0xffffffff,
<span class="lineNum">     470 </span>            :         0x000091c8, 0x00090008, 0xffffffff,
<span class="lineNum">     471 </span>            :         0x000091cc, 0x00070000, 0xffffffff,
<span class="lineNum">     472 </span>            :         0x000091d0, 0x00030002, 0xffffffff,
<span class="lineNum">     473 </span>            :         0x000091d4, 0x00050004, 0xffffffff,
<span class="lineNum">     474 </span>            :         0x000091e0, 0x00010006, 0xffffffff,
<span class="lineNum">     475 </span>            :         0x000091e4, 0x00090008, 0xffffffff,
<span class="lineNum">     476 </span>            :         0x000091e8, 0x00000000, 0xffffffff,
<span class="lineNum">     477 </span>            :         0x000091ec, 0x00070000, 0xffffffff,
<span class="lineNum">     478 </span>            :         0x000091f0, 0x00030002, 0xffffffff,
<span class="lineNum">     479 </span>            :         0x000091f4, 0x00050004, 0xffffffff,
<span class="lineNum">     480 </span>            :         0x00009200, 0x00010006, 0xffffffff,
<span class="lineNum">     481 </span>            :         0x00009204, 0x00090008, 0xffffffff,
<span class="lineNum">     482 </span>            :         0x00009208, 0x00070000, 0xffffffff,
<span class="lineNum">     483 </span>            :         0x0000920c, 0x00030002, 0xffffffff,
<span class="lineNum">     484 </span>            :         0x00009210, 0x00050004, 0xffffffff,
<span class="lineNum">     485 </span>            :         0x0000921c, 0x00010006, 0xffffffff,
<span class="lineNum">     486 </span>            :         0x00009220, 0x00090008, 0xffffffff,
<span class="lineNum">     487 </span>            :         0x00009224, 0x00070000, 0xffffffff,
<span class="lineNum">     488 </span>            :         0x00009228, 0x00030002, 0xffffffff,
<span class="lineNum">     489 </span>            :         0x0000922c, 0x00050004, 0xffffffff,
<span class="lineNum">     490 </span>            :         0x00009238, 0x00010006, 0xffffffff,
<span class="lineNum">     491 </span>            :         0x0000923c, 0x00090008, 0xffffffff,
<span class="lineNum">     492 </span>            :         0x00009240, 0x00070000, 0xffffffff,
<span class="lineNum">     493 </span>            :         0x00009244, 0x00030002, 0xffffffff,
<span class="lineNum">     494 </span>            :         0x00009248, 0x00050004, 0xffffffff,
<span class="lineNum">     495 </span>            :         0x00009254, 0x00010006, 0xffffffff,
<span class="lineNum">     496 </span>            :         0x00009258, 0x00090008, 0xffffffff,
<span class="lineNum">     497 </span>            :         0x0000925c, 0x00070000, 0xffffffff,
<span class="lineNum">     498 </span>            :         0x00009260, 0x00030002, 0xffffffff,
<span class="lineNum">     499 </span>            :         0x00009264, 0x00050004, 0xffffffff,
<span class="lineNum">     500 </span>            :         0x00009270, 0x00010006, 0xffffffff,
<span class="lineNum">     501 </span>            :         0x00009274, 0x00090008, 0xffffffff,
<span class="lineNum">     502 </span>            :         0x00009278, 0x00070000, 0xffffffff,
<span class="lineNum">     503 </span>            :         0x0000927c, 0x00030002, 0xffffffff,
<span class="lineNum">     504 </span>            :         0x00009280, 0x00050004, 0xffffffff,
<span class="lineNum">     505 </span>            :         0x0000928c, 0x00010006, 0xffffffff,
<span class="lineNum">     506 </span>            :         0x00009290, 0x00090008, 0xffffffff,
<span class="lineNum">     507 </span>            :         0x000092a8, 0x00070000, 0xffffffff,
<span class="lineNum">     508 </span>            :         0x000092ac, 0x00030002, 0xffffffff,
<span class="lineNum">     509 </span>            :         0x000092b0, 0x00050004, 0xffffffff,
<span class="lineNum">     510 </span>            :         0x000092bc, 0x00010006, 0xffffffff,
<span class="lineNum">     511 </span>            :         0x000092c0, 0x00090008, 0xffffffff,
<span class="lineNum">     512 </span>            :         0x000092c4, 0x00070000, 0xffffffff,
<span class="lineNum">     513 </span>            :         0x000092c8, 0x00030002, 0xffffffff,
<span class="lineNum">     514 </span>            :         0x000092cc, 0x00050004, 0xffffffff,
<span class="lineNum">     515 </span>            :         0x000092d8, 0x00010006, 0xffffffff,
<span class="lineNum">     516 </span>            :         0x000092dc, 0x00090008, 0xffffffff,
<span class="lineNum">     517 </span>            :         0x00009294, 0x00000000, 0xffffffff,
<span class="lineNum">     518 </span>            :         0x0000802c, 0x40010000, 0xffffffff,
<span class="lineNum">     519 </span>            :         0x00003fc4, 0x40010000, 0xffffffff,
<span class="lineNum">     520 </span>            :         0x0000915c, 0x00010000, 0xffffffff,
<span class="lineNum">     521 </span>            :         0x00009160, 0x00030002, 0xffffffff,
<span class="lineNum">     522 </span>            :         0x00009164, 0x00050004, 0xffffffff,
<span class="lineNum">     523 </span>            :         0x00009168, 0x00070006, 0xffffffff,
<span class="lineNum">     524 </span>            :         0x00009178, 0x00070000, 0xffffffff,
<span class="lineNum">     525 </span>            :         0x0000917c, 0x00030002, 0xffffffff,
<span class="lineNum">     526 </span>            :         0x00009180, 0x00050004, 0xffffffff,
<span class="lineNum">     527 </span>            :         0x0000918c, 0x00010006, 0xffffffff,
<span class="lineNum">     528 </span>            :         0x00009190, 0x00090008, 0xffffffff,
<span class="lineNum">     529 </span>            :         0x00009194, 0x00070000, 0xffffffff,
<span class="lineNum">     530 </span>            :         0x00009198, 0x00030002, 0xffffffff,
<span class="lineNum">     531 </span>            :         0x0000919c, 0x00050004, 0xffffffff,
<span class="lineNum">     532 </span>            :         0x000091a8, 0x00010006, 0xffffffff,
<span class="lineNum">     533 </span>            :         0x000091ac, 0x00090008, 0xffffffff,
<span class="lineNum">     534 </span>            :         0x000091b0, 0x00070000, 0xffffffff,
<span class="lineNum">     535 </span>            :         0x000091b4, 0x00030002, 0xffffffff,
<span class="lineNum">     536 </span>            :         0x000091b8, 0x00050004, 0xffffffff,
<span class="lineNum">     537 </span>            :         0x000091c4, 0x00010006, 0xffffffff,
<span class="lineNum">     538 </span>            :         0x000091c8, 0x00090008, 0xffffffff,
<span class="lineNum">     539 </span>            :         0x000091cc, 0x00070000, 0xffffffff,
<span class="lineNum">     540 </span>            :         0x000091d0, 0x00030002, 0xffffffff,
<span class="lineNum">     541 </span>            :         0x000091d4, 0x00050004, 0xffffffff,
<span class="lineNum">     542 </span>            :         0x000091e0, 0x00010006, 0xffffffff,
<span class="lineNum">     543 </span>            :         0x000091e4, 0x00090008, 0xffffffff,
<span class="lineNum">     544 </span>            :         0x000091e8, 0x00000000, 0xffffffff,
<span class="lineNum">     545 </span>            :         0x000091ec, 0x00070000, 0xffffffff,
<span class="lineNum">     546 </span>            :         0x000091f0, 0x00030002, 0xffffffff,
<span class="lineNum">     547 </span>            :         0x000091f4, 0x00050004, 0xffffffff,
<span class="lineNum">     548 </span>            :         0x00009200, 0x00010006, 0xffffffff,
<span class="lineNum">     549 </span>            :         0x00009204, 0x00090008, 0xffffffff,
<span class="lineNum">     550 </span>            :         0x00009208, 0x00070000, 0xffffffff,
<span class="lineNum">     551 </span>            :         0x0000920c, 0x00030002, 0xffffffff,
<span class="lineNum">     552 </span>            :         0x00009210, 0x00050004, 0xffffffff,
<span class="lineNum">     553 </span>            :         0x0000921c, 0x00010006, 0xffffffff,
<span class="lineNum">     554 </span>            :         0x00009220, 0x00090008, 0xffffffff,
<span class="lineNum">     555 </span>            :         0x00009224, 0x00070000, 0xffffffff,
<span class="lineNum">     556 </span>            :         0x00009228, 0x00030002, 0xffffffff,
<span class="lineNum">     557 </span>            :         0x0000922c, 0x00050004, 0xffffffff,
<span class="lineNum">     558 </span>            :         0x00009238, 0x00010006, 0xffffffff,
<span class="lineNum">     559 </span>            :         0x0000923c, 0x00090008, 0xffffffff,
<span class="lineNum">     560 </span>            :         0x00009240, 0x00070000, 0xffffffff,
<span class="lineNum">     561 </span>            :         0x00009244, 0x00030002, 0xffffffff,
<span class="lineNum">     562 </span>            :         0x00009248, 0x00050004, 0xffffffff,
<span class="lineNum">     563 </span>            :         0x00009254, 0x00010006, 0xffffffff,
<span class="lineNum">     564 </span>            :         0x00009258, 0x00090008, 0xffffffff,
<span class="lineNum">     565 </span>            :         0x0000925c, 0x00070000, 0xffffffff,
<span class="lineNum">     566 </span>            :         0x00009260, 0x00030002, 0xffffffff,
<span class="lineNum">     567 </span>            :         0x00009264, 0x00050004, 0xffffffff,
<span class="lineNum">     568 </span>            :         0x00009270, 0x00010006, 0xffffffff,
<span class="lineNum">     569 </span>            :         0x00009274, 0x00090008, 0xffffffff,
<span class="lineNum">     570 </span>            :         0x00009278, 0x00070000, 0xffffffff,
<span class="lineNum">     571 </span>            :         0x0000927c, 0x00030002, 0xffffffff,
<span class="lineNum">     572 </span>            :         0x00009280, 0x00050004, 0xffffffff,
<span class="lineNum">     573 </span>            :         0x0000928c, 0x00010006, 0xffffffff,
<span class="lineNum">     574 </span>            :         0x00009290, 0x00090008, 0xffffffff,
<span class="lineNum">     575 </span>            :         0x000092a8, 0x00070000, 0xffffffff,
<span class="lineNum">     576 </span>            :         0x000092ac, 0x00030002, 0xffffffff,
<span class="lineNum">     577 </span>            :         0x000092b0, 0x00050004, 0xffffffff,
<span class="lineNum">     578 </span>            :         0x000092bc, 0x00010006, 0xffffffff,
<span class="lineNum">     579 </span>            :         0x000092c0, 0x00090008, 0xffffffff,
<span class="lineNum">     580 </span>            :         0x000092c4, 0x00070000, 0xffffffff,
<span class="lineNum">     581 </span>            :         0x000092c8, 0x00030002, 0xffffffff,
<span class="lineNum">     582 </span>            :         0x000092cc, 0x00050004, 0xffffffff,
<span class="lineNum">     583 </span>            :         0x000092d8, 0x00010006, 0xffffffff,
<span class="lineNum">     584 </span>            :         0x000092dc, 0x00090008, 0xffffffff,
<span class="lineNum">     585 </span>            :         0x00009294, 0x00000000, 0xffffffff,
<span class="lineNum">     586 </span>            :         0x0000802c, 0xc0000000, 0xffffffff,
<span class="lineNum">     587 </span>            :         0x00003fc4, 0xc0000000, 0xffffffff,
<span class="lineNum">     588 </span>            :         0x000008f8, 0x00000010, 0xffffffff,
<span class="lineNum">     589 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     590 </span>            :         0x000008f8, 0x00000011, 0xffffffff,
<span class="lineNum">     591 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     592 </span>            :         0x000008f8, 0x00000012, 0xffffffff,
<span class="lineNum">     593 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     594 </span>            :         0x000008f8, 0x00000013, 0xffffffff,
<span class="lineNum">     595 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     596 </span>            :         0x000008f8, 0x00000014, 0xffffffff,
<span class="lineNum">     597 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     598 </span>            :         0x000008f8, 0x00000015, 0xffffffff,
<span class="lineNum">     599 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     600 </span>            :         0x000008f8, 0x00000016, 0xffffffff,
<span class="lineNum">     601 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     602 </span>            :         0x000008f8, 0x00000017, 0xffffffff,
<span class="lineNum">     603 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     604 </span>            :         0x000008f8, 0x00000018, 0xffffffff,
<span class="lineNum">     605 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     606 </span>            :         0x000008f8, 0x00000019, 0xffffffff,
<span class="lineNum">     607 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     608 </span>            :         0x000008f8, 0x0000001a, 0xffffffff,
<span class="lineNum">     609 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     610 </span>            :         0x000008f8, 0x0000001b, 0xffffffff,
<span class="lineNum">     611 </span>            :         0x000008fc, 0x00000000, 0xffffffff
<span class="lineNum">     612 </span>            : };
<span class="lineNum">     613 </span>            : #define CAYMAN_MGCG_DEFAULT_LENGTH sizeof(cayman_mgcg_default) / (3 * sizeof(u32))
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span>            : static const u32 cayman_mgcg_disable[] =
<span class="lineNum">     616 </span>            : {
<span class="lineNum">     617 </span>            :         0x0000802c, 0xc0000000, 0xffffffff,
<span class="lineNum">     618 </span>            :         0x000008f8, 0x00000000, 0xffffffff,
<span class="lineNum">     619 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     620 </span>            :         0x000008f8, 0x00000001, 0xffffffff,
<span class="lineNum">     621 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     622 </span>            :         0x000008f8, 0x00000002, 0xffffffff,
<span class="lineNum">     623 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     624 </span>            :         0x000008f8, 0x00000003, 0xffffffff,
<span class="lineNum">     625 </span>            :         0x000008fc, 0xffffffff, 0xffffffff,
<span class="lineNum">     626 </span>            :         0x00009150, 0x00600000, 0xffffffff
<span class="lineNum">     627 </span>            : };
<span class="lineNum">     628 </span>            : #define CAYMAN_MGCG_DISABLE_LENGTH   sizeof(cayman_mgcg_disable) / (3 * sizeof(u32))
<span class="lineNum">     629 </span>            : 
<span class="lineNum">     630 </span>            : static const u32 cayman_mgcg_enable[] =
<span class="lineNum">     631 </span>            : {
<span class="lineNum">     632 </span>            :         0x0000802c, 0xc0000000, 0xffffffff,
<span class="lineNum">     633 </span>            :         0x000008f8, 0x00000000, 0xffffffff,
<span class="lineNum">     634 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     635 </span>            :         0x000008f8, 0x00000001, 0xffffffff,
<span class="lineNum">     636 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     637 </span>            :         0x000008f8, 0x00000002, 0xffffffff,
<span class="lineNum">     638 </span>            :         0x000008fc, 0x00600000, 0xffffffff,
<span class="lineNum">     639 </span>            :         0x000008f8, 0x00000003, 0xffffffff,
<span class="lineNum">     640 </span>            :         0x000008fc, 0x00000000, 0xffffffff,
<span class="lineNum">     641 </span>            :         0x00009150, 0x96944200, 0xffffffff
<span class="lineNum">     642 </span>            : };
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span>            : #define CAYMAN_MGCG_ENABLE_LENGTH   sizeof(cayman_mgcg_enable) / (3 * sizeof(u32))
<span class="lineNum">     645 </span>            : 
<span class="lineNum">     646 </span>            : #define NISLANDS_SYSLS_SEQUENCE  100
<span class="lineNum">     647 </span>            : 
<span class="lineNum">     648 </span>            : static const u32 cayman_sysls_default[] =
<span class="lineNum">     649 </span>            : {
<span class="lineNum">     650 </span>            :         /* Register,   Value,     Mask bits */
<span class="lineNum">     651 </span>            :         0x000055e8, 0x00000000, 0xffffffff,
<span class="lineNum">     652 </span>            :         0x0000d0bc, 0x00000000, 0xffffffff,
<span class="lineNum">     653 </span>            :         0x0000d8bc, 0x00000000, 0xffffffff,
<span class="lineNum">     654 </span>            :         0x000015c0, 0x000c1401, 0xffffffff,
<span class="lineNum">     655 </span>            :         0x0000264c, 0x000c0400, 0xffffffff,
<span class="lineNum">     656 </span>            :         0x00002648, 0x000c0400, 0xffffffff,
<span class="lineNum">     657 </span>            :         0x00002650, 0x000c0400, 0xffffffff,
<span class="lineNum">     658 </span>            :         0x000020b8, 0x000c0400, 0xffffffff,
<span class="lineNum">     659 </span>            :         0x000020bc, 0x000c0400, 0xffffffff,
<span class="lineNum">     660 </span>            :         0x000020c0, 0x000c0c80, 0xffffffff,
<span class="lineNum">     661 </span>            :         0x0000f4a0, 0x000000c0, 0xffffffff,
<span class="lineNum">     662 </span>            :         0x0000f4a4, 0x00680fff, 0xffffffff,
<span class="lineNum">     663 </span>            :         0x00002f50, 0x00000404, 0xffffffff,
<span class="lineNum">     664 </span>            :         0x000004c8, 0x00000001, 0xffffffff,
<span class="lineNum">     665 </span>            :         0x000064ec, 0x00000000, 0xffffffff,
<span class="lineNum">     666 </span>            :         0x00000c7c, 0x00000000, 0xffffffff,
<span class="lineNum">     667 </span>            :         0x00008dfc, 0x00000000, 0xffffffff
<span class="lineNum">     668 </span>            : };
<span class="lineNum">     669 </span>            : #define CAYMAN_SYSLS_DEFAULT_LENGTH sizeof(cayman_sysls_default) / (3 * sizeof(u32))
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span>            : static const u32 cayman_sysls_disable[] =
<span class="lineNum">     672 </span>            : {
<span class="lineNum">     673 </span>            :         /* Register,   Value,     Mask bits */
<span class="lineNum">     674 </span>            :         0x0000d0c0, 0x00000000, 0xffffffff,
<span class="lineNum">     675 </span>            :         0x0000d8c0, 0x00000000, 0xffffffff,
<span class="lineNum">     676 </span>            :         0x000055e8, 0x00000000, 0xffffffff,
<span class="lineNum">     677 </span>            :         0x0000d0bc, 0x00000000, 0xffffffff,
<span class="lineNum">     678 </span>            :         0x0000d8bc, 0x00000000, 0xffffffff,
<span class="lineNum">     679 </span>            :         0x000015c0, 0x00041401, 0xffffffff,
<span class="lineNum">     680 </span>            :         0x0000264c, 0x00040400, 0xffffffff,
<span class="lineNum">     681 </span>            :         0x00002648, 0x00040400, 0xffffffff,
<span class="lineNum">     682 </span>            :         0x00002650, 0x00040400, 0xffffffff,
<span class="lineNum">     683 </span>            :         0x000020b8, 0x00040400, 0xffffffff,
<span class="lineNum">     684 </span>            :         0x000020bc, 0x00040400, 0xffffffff,
<span class="lineNum">     685 </span>            :         0x000020c0, 0x00040c80, 0xffffffff,
<span class="lineNum">     686 </span>            :         0x0000f4a0, 0x000000c0, 0xffffffff,
<span class="lineNum">     687 </span>            :         0x0000f4a4, 0x00680000, 0xffffffff,
<span class="lineNum">     688 </span>            :         0x00002f50, 0x00000404, 0xffffffff,
<span class="lineNum">     689 </span>            :         0x000004c8, 0x00000001, 0xffffffff,
<span class="lineNum">     690 </span>            :         0x000064ec, 0x00007ffd, 0xffffffff,
<span class="lineNum">     691 </span>            :         0x00000c7c, 0x0000ff00, 0xffffffff,
<span class="lineNum">     692 </span>            :         0x00008dfc, 0x0000007f, 0xffffffff
<span class="lineNum">     693 </span>            : };
<span class="lineNum">     694 </span>            : #define CAYMAN_SYSLS_DISABLE_LENGTH sizeof(cayman_sysls_disable) / (3 * sizeof(u32))
<span class="lineNum">     695 </span>            : 
<span class="lineNum">     696 </span>            : static const u32 cayman_sysls_enable[] =
<span class="lineNum">     697 </span>            : {
<span class="lineNum">     698 </span>            :         /* Register,   Value,     Mask bits */
<span class="lineNum">     699 </span>            :         0x000055e8, 0x00000001, 0xffffffff,
<span class="lineNum">     700 </span>            :         0x0000d0bc, 0x00000100, 0xffffffff,
<span class="lineNum">     701 </span>            :         0x0000d8bc, 0x00000100, 0xffffffff,
<span class="lineNum">     702 </span>            :         0x000015c0, 0x000c1401, 0xffffffff,
<span class="lineNum">     703 </span>            :         0x0000264c, 0x000c0400, 0xffffffff,
<span class="lineNum">     704 </span>            :         0x00002648, 0x000c0400, 0xffffffff,
<span class="lineNum">     705 </span>            :         0x00002650, 0x000c0400, 0xffffffff,
<span class="lineNum">     706 </span>            :         0x000020b8, 0x000c0400, 0xffffffff,
<span class="lineNum">     707 </span>            :         0x000020bc, 0x000c0400, 0xffffffff,
<span class="lineNum">     708 </span>            :         0x000020c0, 0x000c0c80, 0xffffffff,
<span class="lineNum">     709 </span>            :         0x0000f4a0, 0x000000c0, 0xffffffff,
<span class="lineNum">     710 </span>            :         0x0000f4a4, 0x00680fff, 0xffffffff,
<span class="lineNum">     711 </span>            :         0x00002f50, 0x00000903, 0xffffffff,
<span class="lineNum">     712 </span>            :         0x000004c8, 0x00000000, 0xffffffff,
<span class="lineNum">     713 </span>            :         0x000064ec, 0x00000000, 0xffffffff,
<span class="lineNum">     714 </span>            :         0x00000c7c, 0x00000000, 0xffffffff,
<span class="lineNum">     715 </span>            :         0x00008dfc, 0x00000000, 0xffffffff
<span class="lineNum">     716 </span>            : };
<span class="lineNum">     717 </span>            : #define CAYMAN_SYSLS_ENABLE_LENGTH sizeof(cayman_sysls_enable) / (3 * sizeof(u32))
<span class="lineNum">     718 </span>            : 
<span class="lineNum">     719 </span>            : struct rv7xx_power_info *rv770_get_pi(struct radeon_device *rdev);
<span class="lineNum">     720 </span>            : struct evergreen_power_info *evergreen_get_pi(struct radeon_device *rdev);
<span class="lineNum">     721 </span>            : 
<a name="722"><span class="lineNum">     722 </span>            : extern int ni_mc_load_microcode(struct radeon_device *rdev);</a>
<span class="lineNum">     723 </span>            : 
<span class="lineNum">     724 </span><span class="lineNoCov">          0 : struct ni_power_info *ni_get_pi(struct radeon_device *rdev)</span>
<span class="lineNum">     725 </span>            : {
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         struct ni_power_info *pi = rdev-&gt;pm.dpm.priv;</span>
<span class="lineNum">     727 </span>            : 
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         return pi;</span>
<a name="729"><span class="lineNum">     729 </span>            : }</a>
<span class="lineNum">     730 </span>            : 
<span class="lineNum">     731 </span><span class="lineNoCov">          0 : struct ni_ps *ni_get_ps(struct radeon_ps *rps)</span>
<span class="lineNum">     732 </span>            : {
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = rps-&gt;ps_priv;</span>
<span class="lineNum">     734 </span>            : 
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :         return ps;</span>
<a name="736"><span class="lineNum">     736 </span>            : }</a>
<span class="lineNum">     737 </span>            : 
<span class="lineNum">     738 </span><span class="lineNoCov">          0 : static void ni_calculate_leakage_for_v_and_t_formula(const struct ni_leakage_coeffients *coeff,</span>
<span class="lineNum">     739 </span>            :                                                      u16 v, s32 t,
<span class="lineNum">     740 </span>            :                                                      u32 ileakage,
<span class="lineNum">     741 </span>            :                                                      u32 *leakage)
<span class="lineNum">     742 </span>            : {
<span class="lineNum">     743 </span>            :         s64 kt, kv, leakage_w, i_leakage, vddc, temperature;
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         i_leakage = div64_s64(drm_int2fixp(ileakage), 1000);</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :         vddc = div64_s64(drm_int2fixp(v), 1000);</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :         temperature = div64_s64(drm_int2fixp(t), 1000);</span>
<span class="lineNum">     748 </span>            : 
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         kt = drm_fixp_mul(div64_s64(drm_int2fixp(coeff-&gt;at), 1000),</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :                           drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff-&gt;bt), 1000), temperature)));</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         kv = drm_fixp_mul(div64_s64(drm_int2fixp(coeff-&gt;av), 1000),</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :                           drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff-&gt;bv), 1000), vddc)));</span>
<span class="lineNum">     753 </span>            : 
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc);</span>
<span class="lineNum">     755 </span>            : 
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         *leakage = drm_fixp2int(leakage_w * 1000);</span>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span><span class="lineNoCov">          0 : static void ni_calculate_leakage_for_v_and_t(struct radeon_device *rdev,</span>
<span class="lineNum">     760 </span>            :                                              const struct ni_leakage_coeffients *coeff,
<span class="lineNum">     761 </span>            :                                              u16 v,
<span class="lineNum">     762 </span>            :                                              s32 t,
<span class="lineNum">     763 </span>            :                                              u32 i_leakage,
<span class="lineNum">     764 </span>            :                                              u32 *leakage)
<span class="lineNum">     765 </span>            : {
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         ni_calculate_leakage_for_v_and_t_formula(coeff, v, t, i_leakage, leakage);</span>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 : bool ni_dpm_vblank_too_short(struct radeon_device *rdev)</span>
<span class="lineNum">     770 </span>            : {
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         u32 vblank_time = r600_dpm_get_vblank_time(rdev);</span>
<span class="lineNum">     773 </span>            :         /* we never hit the non-gddr5 limit so disable it */
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         u32 switch_limit = pi-&gt;mem_gddr5 ? 450 : 0;</span>
<span class="lineNum">     775 </span>            : 
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         if (vblank_time &lt; switch_limit)</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     778 </span>            :         else
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     780 </span>            : 
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span><span class="lineNoCov">          0 : static void ni_apply_state_adjust_rules(struct radeon_device *rdev,</span>
<span class="lineNum">     784 </span>            :                                         struct radeon_ps *rps)
<span class="lineNum">     785 </span>            : {
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">     787 </span>            :         struct radeon_clock_and_voltage_limits *max_limits;
<span class="lineNum">     788 </span>            :         bool disable_mclk_switching;
<span class="lineNum">     789 </span>            :         u32 mclk;
<span class="lineNum">     790 </span>            :         u16 vddci;
<span class="lineNum">     791 </span>            :         int i;
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.new_active_crtc_count &gt; 1) ||</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :             ni_dpm_vblank_too_short(rdev))</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                 disable_mclk_switching = true;</span>
<span class="lineNum">     796 </span>            :         else
<span class="lineNum">     797 </span>            :                 disable_mclk_switching = false;
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power)</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">     801 </span>            :         else
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc;</span>
<span class="lineNum">     803 </span>            : 
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power == false) {</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &gt; max_limits-&gt;mclk)</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = max_limits-&gt;mclk;</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].sclk &gt; max_limits-&gt;sclk)</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].sclk = max_limits-&gt;sclk;</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].vddc &gt; max_limits-&gt;vddc)</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].vddc = max_limits-&gt;vddc;</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].vddci &gt; max_limits-&gt;vddci)</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].vddci = max_limits-&gt;vddci;</span>
<span class="lineNum">     814 </span>            :                 }
<span class="lineNum">     815 </span>            :         }
<span class="lineNum">     816 </span>            : 
<span class="lineNum">     817 </span>            :         /* XXX validate the min clocks required for display */
<span class="lineNum">     818 </span>            : 
<span class="lineNum">     819 </span>            :         /* adjust low state */
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching) {</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                 ps-&gt;performance_levels[0].mclk =</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[ps-&gt;performance_level_count - 1].mclk;</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :                 ps-&gt;performance_levels[0].vddci =</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[ps-&gt;performance_level_count - 1].vddci;</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     826 </span>            : 
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         btc_skip_blacklist_clocks(rdev, max_limits-&gt;sclk, max_limits-&gt;mclk,</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                                   &amp;ps-&gt;performance_levels[0].sclk,</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                                   &amp;ps-&gt;performance_levels[0].mclk);</span>
<span class="lineNum">     830 </span>            : 
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[i].sclk &lt; ps-&gt;performance_levels[i - 1].sclk)</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].sclk = ps-&gt;performance_levels[i - 1].sclk;</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[i].vddc &lt; ps-&gt;performance_levels[i - 1].vddc)</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].vddc = ps-&gt;performance_levels[i - 1].vddc;</span>
<span class="lineNum">     836 </span>            :         }
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span>            :         /* adjust remaining states */
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching) {</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 mclk = ps-&gt;performance_levels[0].mclk;</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 vddci = ps-&gt;performance_levels[0].vddci;</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         if (mclk &lt; ps-&gt;performance_levels[i].mclk)</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                                 mclk = ps-&gt;performance_levels[i].mclk;</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         if (vddci &lt; ps-&gt;performance_levels[i].vddci)</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                                 vddci = ps-&gt;performance_levels[i].vddci;</span>
<span class="lineNum">     847 </span>            :                 }
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].mclk = mclk;</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].vddci = vddci;</span>
<span class="lineNum">     851 </span>            :                 }
<span class="lineNum">     852 </span>            :         } else {
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &lt; ps-&gt;performance_levels[i - 1].mclk)</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = ps-&gt;performance_levels[i - 1].mclk;</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].vddci &lt; ps-&gt;performance_levels[i - 1].vddci)</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].vddci = ps-&gt;performance_levels[i - 1].vddci;</span>
<span class="lineNum">     858 </span>            :                 }
<span class="lineNum">     859 </span>            :         }
<span class="lineNum">     860 </span>            : 
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; ps-&gt;performance_level_count; i++)</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 btc_skip_blacklist_clocks(rdev, max_limits-&gt;sclk, max_limits-&gt;mclk,</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                                           &amp;ps-&gt;performance_levels[i].sclk,</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                                           &amp;ps-&gt;performance_levels[i].mclk);</span>
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++)</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 btc_adjust_clock_combinations(rdev, max_limits,</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :                                               &amp;ps-&gt;performance_levels[i]);</span>
<span class="lineNum">     869 </span>            : 
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk,</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                                                    ps-&gt;performance_levels[i].sclk,</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddc,  &amp;ps-&gt;performance_levels[i].vddc);</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk,</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                                                    ps-&gt;performance_levels[i].mclk,</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddci, &amp;ps-&gt;performance_levels[i].vddci);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk,</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                                                    ps-&gt;performance_levels[i].mclk,</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddc,  &amp;ps-&gt;performance_levels[i].vddc);</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_dependency_rules(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk,</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                                                    rdev-&gt;clock.current_dispclk,</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                                                    max_limits-&gt;vddc,  &amp;ps-&gt;performance_levels[i].vddc);</span>
<span class="lineNum">     883 </span>            :         }
<span class="lineNum">     884 </span>            : 
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                 btc_apply_voltage_delta_rules(rdev,</span>
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                                               max_limits-&gt;vddc, max_limits-&gt;vddci,</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                                               &amp;ps-&gt;performance_levels[i].vddc,</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                                               &amp;ps-&gt;performance_levels[i].vddci);</span>
<span class="lineNum">     890 </span>            :         }
<span class="lineNum">     891 </span>            : 
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :         ps-&gt;dc_compatible = true;</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[i].vddc &gt; rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc)</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                         ps-&gt;dc_compatible = false;</span>
<span class="lineNum">     896 </span>            : 
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[i].vddc &lt; rdev-&gt;pm.dpm.dyn_state.min_vddc_for_pcie_gen2)</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[i].flags &amp;= ~ATOM_PPLIB_R600_FLAGS_PCIEGEN2;</span>
<span class="lineNum">     899 </span>            :         }
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     901 </span>            : 
<span class="lineNum">     902 </span><span class="lineNoCov">          0 : static void ni_cg_clockgating_default(struct radeon_device *rdev)</span>
<span class="lineNum">     903 </span>            : {
<span class="lineNum">     904 </span>            :         u32 count;
<span class="lineNum">     905 </span>            :         const u32 *ps = NULL;
<span class="lineNum">     906 </span>            : 
<span class="lineNum">     907 </span>            :         ps = (const u32 *)&amp;cayman_cgcg_cgls_default;
<span class="lineNum">     908 </span>            :         count = CAYMAN_CGCG_CGLS_DEFAULT_LENGTH;
<span class="lineNum">     909 </span>            : 
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         btc_program_mgcg_hw_sequence(rdev, ps, count);</span>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     912 </span>            : 
<span class="lineNum">     913 </span><span class="lineNoCov">          0 : static void ni_gfx_clockgating_enable(struct radeon_device *rdev,</span>
<span class="lineNum">     914 </span>            :                                       bool enable)
<span class="lineNum">     915 </span>            : {
<span class="lineNum">     916 </span>            :         u32 count;
<span class="lineNum">     917 </span>            :         const u32 *ps = NULL;
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     920 </span>            :                 ps = (const u32 *)&amp;cayman_cgcg_cgls_enable;
<span class="lineNum">     921 </span>            :                 count = CAYMAN_CGCG_CGLS_ENABLE_LENGTH;
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     923 </span>            :                 ps = (const u32 *)&amp;cayman_cgcg_cgls_disable;
<span class="lineNum">     924 </span>            :                 count = CAYMAN_CGCG_CGLS_DISABLE_LENGTH;
<span class="lineNum">     925 </span>            :         }
<span class="lineNum">     926 </span>            : 
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :         btc_program_mgcg_hw_sequence(rdev, ps, count);</span>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     929 </span>            : 
<span class="lineNum">     930 </span><span class="lineNoCov">          0 : static void ni_mg_clockgating_default(struct radeon_device *rdev)</span>
<span class="lineNum">     931 </span>            : {
<span class="lineNum">     932 </span>            :         u32 count;
<span class="lineNum">     933 </span>            :         const u32 *ps = NULL;
<span class="lineNum">     934 </span>            : 
<span class="lineNum">     935 </span>            :         ps = (const u32 *)&amp;cayman_mgcg_default;
<span class="lineNum">     936 </span>            :         count = CAYMAN_MGCG_DEFAULT_LENGTH;
<span class="lineNum">     937 </span>            : 
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :         btc_program_mgcg_hw_sequence(rdev, ps, count);</span>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     940 </span>            : 
<span class="lineNum">     941 </span><span class="lineNoCov">          0 : static void ni_mg_clockgating_enable(struct radeon_device *rdev,</span>
<span class="lineNum">     942 </span>            :                                      bool enable)
<span class="lineNum">     943 </span>            : {
<span class="lineNum">     944 </span>            :         u32 count;
<span class="lineNum">     945 </span>            :         const u32 *ps = NULL;
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     948 </span>            :                 ps = (const u32 *)&amp;cayman_mgcg_enable;
<span class="lineNum">     949 </span>            :                 count = CAYMAN_MGCG_ENABLE_LENGTH;
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     951 </span>            :                 ps = (const u32 *)&amp;cayman_mgcg_disable;
<span class="lineNum">     952 </span>            :                 count = CAYMAN_MGCG_DISABLE_LENGTH;
<span class="lineNum">     953 </span>            :         }
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :         btc_program_mgcg_hw_sequence(rdev, ps, count);</span>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span><span class="lineNoCov">          0 : static void ni_ls_clockgating_default(struct radeon_device *rdev)</span>
<span class="lineNum">     959 </span>            : {
<span class="lineNum">     960 </span>            :         u32 count;
<span class="lineNum">     961 </span>            :         const u32 *ps = NULL;
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span>            :         ps = (const u32 *)&amp;cayman_sysls_default;
<span class="lineNum">     964 </span>            :         count = CAYMAN_SYSLS_DEFAULT_LENGTH;
<span class="lineNum">     965 </span>            : 
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         btc_program_mgcg_hw_sequence(rdev, ps, count);</span>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span><span class="lineNoCov">          0 : static void ni_ls_clockgating_enable(struct radeon_device *rdev,</span>
<span class="lineNum">     970 </span>            :                                      bool enable)
<span class="lineNum">     971 </span>            : {
<span class="lineNum">     972 </span>            :         u32 count;
<span class="lineNum">     973 </span>            :         const u32 *ps = NULL;
<span class="lineNum">     974 </span>            : 
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     976 </span>            :                 ps = (const u32 *)&amp;cayman_sysls_enable;
<span class="lineNum">     977 </span>            :                 count = CAYMAN_SYSLS_ENABLE_LENGTH;
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     979 </span>            :                 ps = (const u32 *)&amp;cayman_sysls_disable;
<span class="lineNum">     980 </span>            :                 count = CAYMAN_SYSLS_DISABLE_LENGTH;
<span class="lineNum">     981 </span>            :         }
<span class="lineNum">     982 </span>            : 
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         btc_program_mgcg_hw_sequence(rdev, ps, count);</span>
<span class="lineNum">     984 </span>            : 
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     986 </span>            : 
<span class="lineNum">     987 </span><span class="lineNoCov">          0 : static int ni_patch_single_dependency_table_based_on_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">     988 </span>            :                                                              struct radeon_clock_voltage_dependency_table *table)
<span class="lineNum">     989 </span>            : {
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     991 </span>            :         u32 i;
<span class="lineNum">     992 </span>            : 
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                         if (0xff01 == table-&gt;entries[i].v) {</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                                 if (pi-&gt;max_vddc == 0)</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                                 table-&gt;entries[i].v = pi-&gt;max_vddc;</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1000 </span>            :                 }
<span class="lineNum">    1001 </span>            :         }
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1004 </span>            : 
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 : static int ni_patch_dependency_tables_based_on_leakage(struct radeon_device *rdev)</span>
<span class="lineNum">    1006 </span>            : {
<span class="lineNum">    1007 </span>            :         int ret = 0;
<span class="lineNum">    1008 </span>            : 
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         ret = ni_patch_single_dependency_table_based_on_leakage(rdev,</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk);</span>
<span class="lineNum">    1011 </span>            : 
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         ret = ni_patch_single_dependency_table_based_on_leakage(rdev,</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :                                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk);</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1015"><span class="lineNum">    1015 </span>            : }</a>
<span class="lineNum">    1016 </span>            : 
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 : static void ni_stop_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">    1018 </span>            : {
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN);</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span>            : #if 0
<span class="lineNum">    1023 </span>            : static int ni_notify_hw_of_power_source(struct radeon_device *rdev,
<span class="lineNum">    1024 </span>            :                                         bool ac_power)
<span class="lineNum">    1025 </span>            : {
<span class="lineNum">    1026 </span>            :         if (ac_power)
<span class="lineNum">    1027 </span>            :                 return (rv770_send_msg_to_smc(rdev, PPSMC_MSG_RunningOnAC) == PPSMC_Result_OK) ?
<span class="lineNum">    1028 </span>            :                         0 : -EINVAL;
<span class="lineNum">    1029 </span>            : 
<span class="lineNum">    1030 </span>            :         return 0;
<span class="lineNum">    1031 </span>            : }
<a name="1032"><span class="lineNum">    1032 </span>            : #endif</a>
<span class="lineNum">    1033 </span>            : 
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 : static PPSMC_Result ni_send_msg_to_smc_with_parameter(struct radeon_device *rdev,</span>
<span class="lineNum">    1035 </span>            :                                                       PPSMC_Msg msg, u32 parameter)
<span class="lineNum">    1036 </span>            : {
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         WREG32(SMC_SCRATCH0, parameter);</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         return rv770_send_msg_to_smc(rdev, msg);</span>
<a name="1039"><span class="lineNum">    1039 </span>            : }</a>
<span class="lineNum">    1040 </span>            : 
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 : static int ni_restrict_performance_levels_before_switch(struct radeon_device *rdev)</span>
<span class="lineNum">    1042 </span>            : {
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :         if (rv770_send_msg_to_smc(rdev, PPSMC_MSG_NoForcedLevel) != PPSMC_Result_OK)</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1045 </span>            : 
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         return (ni_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 1) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    1047 </span>            :                 0 : -EINVAL;
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1049 </span>            : 
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 : int ni_dpm_force_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    1051 </span>            :                                    enum radeon_dpm_forced_level level)
<span class="lineNum">    1052 </span>            : {
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         if (level == RADEON_DPM_FORCED_LEVEL_HIGH) {</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 if (ni_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 0) != PPSMC_Result_OK)</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1056 </span>            : 
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 if (ni_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 1) != PPSMC_Result_OK)</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_LOW) {</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 if (ni_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 0) != PPSMC_Result_OK)</span>
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 if (ni_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 1) != PPSMC_Result_OK)</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_AUTO) {</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                 if (ni_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetForcedLevels, 0) != PPSMC_Result_OK)</span>
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1068 </span>            : 
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 if (ni_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SetEnabledLevels, 0) != PPSMC_Result_OK)</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1071 </span>            :         }
<span class="lineNum">    1072 </span>            : 
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.forced_level = level;</span>
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1077 </span>            : 
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 : static void ni_stop_smc(struct radeon_device *rdev)</span>
<span class="lineNum">    1079 </span>            : {
<span class="lineNum">    1080 </span>            :         u32 tmp;
<span class="lineNum">    1081 </span>            :         int i;
<span class="lineNum">    1082 </span>            : 
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                 tmp = RREG32(LB_SYNC_RESET_SEL) &amp; LB_SYNC_RESET_SEL_MASK;</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 if (tmp != 1)</span>
<span class="lineNum">    1086 </span>            :                         break;
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    1088 </span>            :         }
<span class="lineNum">    1089 </span>            : 
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<span class="lineNum">    1091 </span>            : 
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         r7xx_stop_smc(rdev);</span>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1094 </span>            : 
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 : static int ni_process_firmware_header(struct radeon_device *rdev)</span>
<span class="lineNum">    1096 </span>            : {
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    1101 </span>            :         int ret;
<span class="lineNum">    1102 </span>            : 
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1104 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1105 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_stateTable,
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1107 </span>            : 
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1110 </span>            : 
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         pi-&gt;state_table_start = (u16)tmp;</span>
<span class="lineNum">    1112 </span>            : 
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1114 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1115 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_softRegisters,
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1117 </span>            : 
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1120 </span>            : 
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         pi-&gt;soft_regs_start = (u16)tmp;</span>
<span class="lineNum">    1122 </span>            : 
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1124 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1125 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_mcRegisterTable,
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1127 </span>            : 
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1130 </span>            : 
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         eg_pi-&gt;mc_reg_table_start = (u16)tmp;</span>
<span class="lineNum">    1132 </span>            : 
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1134 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1135 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_fanTable,
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1137 </span>            : 
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         ni_pi-&gt;fan_table_start = (u16)tmp;</span>
<span class="lineNum">    1142 </span>            : 
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1144 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1145 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_mcArbDramAutoRefreshTable,
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1147 </span>            : 
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1150 </span>            : 
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         ni_pi-&gt;arb_table_start = (u16)tmp;</span>
<span class="lineNum">    1152 </span>            : 
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1154 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1155 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_cacTable,
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1157 </span>            : 
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1160 </span>            : 
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_table_start = (u16)tmp;</span>
<span class="lineNum">    1162 </span>            : 
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1164 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1165 </span>            :                                         NISLANDS_SMC_FIRMWARE_HEADER_spllTable,
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1167 </span>            : 
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         ni_pi-&gt;spll_table_start = (u16)tmp;</span>
<span class="lineNum">    1172 </span>            : 
<span class="lineNum">    1173 </span>            : 
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1176 </span>            : 
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 : static void ni_read_clock_registers(struct radeon_device *rdev)</span>
<span class="lineNum">    1178 </span>            : {
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.cg_spll_func_cntl = RREG32(CG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3);</span>
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.cg_spll_func_cntl_4 = RREG32(CG_SPLL_FUNC_CNTL_4);</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.cg_spll_spread_spectrum = RREG32(CG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.cg_spll_spread_spectrum_2 = RREG32(CG_SPLL_SPREAD_SPECTRUM_2);</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.mpll_ad_func_cntl = RREG32(MPLL_AD_FUNC_CNTL);</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.mpll_ad_func_cntl_2 = RREG32(MPLL_AD_FUNC_CNTL_2);</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.mpll_dq_func_cntl = RREG32(MPLL_DQ_FUNC_CNTL);</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.mpll_dq_func_cntl_2 = RREG32(MPLL_DQ_FUNC_CNTL_2);</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.dll_cntl = RREG32(DLL_CNTL);</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.mpll_ss1 = RREG32(MPLL_SS1);</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         ni_pi-&gt;clock_registers.mpll_ss2 = RREG32(MPLL_SS2);</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1196 </span>            : 
<span class="lineNum">    1197 </span>            : #if 0
<span class="lineNum">    1198 </span>            : static int ni_enter_ulp_state(struct radeon_device *rdev)
<span class="lineNum">    1199 </span>            : {
<span class="lineNum">    1200 </span>            :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);
<span class="lineNum">    1201 </span>            : 
<span class="lineNum">    1202 </span>            :         if (pi-&gt;gfx_clock_gating) {
<span class="lineNum">    1203 </span>            :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~DYN_GFX_CLK_OFF_EN);
<span class="lineNum">    1204 </span>            :                 WREG32_P(SCLK_PWRMGT_CNTL, GFX_CLK_FORCE_ON, ~GFX_CLK_FORCE_ON);
<span class="lineNum">    1205 </span>            :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~GFX_CLK_FORCE_ON);
<span class="lineNum">    1206 </span>            :                 RREG32(GB_ADDR_CONFIG);
<span class="lineNum">    1207 </span>            :         }
<span class="lineNum">    1208 </span>            : 
<span class="lineNum">    1209 </span>            :         WREG32_P(SMC_MSG, HOST_SMC_MSG(PPSMC_MSG_SwitchToMinimumPower),
<span class="lineNum">    1210 </span>            :                  ~HOST_SMC_MSG_MASK);
<span class="lineNum">    1211 </span>            : 
<span class="lineNum">    1212 </span>            :         udelay(25000);
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span>            :         return 0;
<span class="lineNum">    1215 </span>            : }
<a name="1216"><span class="lineNum">    1216 </span>            : #endif</a>
<span class="lineNum">    1217 </span>            : 
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 : static void ni_program_response_times(struct radeon_device *rdev)</span>
<span class="lineNum">    1219 </span>            : {
<span class="lineNum">    1220 </span>            :         u32 voltage_response_time, backbias_response_time, acpi_delay_time, vbi_time_out;
<span class="lineNum">    1221 </span>            :         u32 vddc_dly, bb_dly, acpi_dly, vbi_dly, mclk_switch_limit;
<span class="lineNum">    1222 </span>            :         u32 reference_clock;
<span class="lineNum">    1223 </span>            : 
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_mvdd_chg_time, 1);</span>
<span class="lineNum">    1225 </span>            : 
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         voltage_response_time = (u32)rdev-&gt;pm.dpm.voltage_response_time;</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         backbias_response_time = (u32)rdev-&gt;pm.dpm.backbias_response_time;</span>
<span class="lineNum">    1228 </span>            : 
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         if (voltage_response_time == 0)</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                 voltage_response_time = 1000;</span>
<span class="lineNum">    1231 </span>            : 
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :         if (backbias_response_time == 0)</span>
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                 backbias_response_time = 1000;</span>
<span class="lineNum">    1234 </span>            : 
<span class="lineNum">    1235 </span>            :         acpi_delay_time = 15000;
<span class="lineNum">    1236 </span>            :         vbi_time_out = 100000;
<span class="lineNum">    1237 </span>            : 
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         reference_clock = radeon_get_xclk(rdev);</span>
<span class="lineNum">    1239 </span>            : 
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         vddc_dly = (voltage_response_time  * reference_clock) / 1600;</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         bb_dly   = (backbias_response_time * reference_clock) / 1600;</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         acpi_dly = (acpi_delay_time * reference_clock) / 1600;</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         vbi_dly  = (vbi_time_out * reference_clock) / 1600;</span>
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         mclk_switch_limit = (460 * reference_clock) / 100;</span>
<span class="lineNum">    1246 </span>            : 
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_delay_vreg,  vddc_dly);</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_delay_bbias, bb_dly);</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_delay_acpi,  acpi_dly);</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_mclk_chg_timeout, vbi_dly);</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_mc_block_delay, 0xAA);</span>
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_mclk_switch_lim, mclk_switch_limit);</span>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1254 </span>            : 
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 : static void ni_populate_smc_voltage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    1256 </span>            :                                           struct atom_voltage_table *voltage_table,
<span class="lineNum">    1257 </span>            :                                           NISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    1258 </span>            : {
<span class="lineNum">    1259 </span>            :         unsigned int i;
<span class="lineNum">    1260 </span>            : 
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; voltage_table-&gt;count; i++) {</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                 table-&gt;highSMIO[i] = 0;</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 table-&gt;lowSMIO[i] |= cpu_to_be32(voltage_table-&gt;entries[i].smio_low);</span>
<span class="lineNum">    1264 </span>            :         }
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1266 </span>            : 
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 : static void ni_populate_smc_voltage_tables(struct radeon_device *rdev,</span>
<span class="lineNum">    1268 </span>            :                                            NISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    1269 </span>            : {
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    1272 </span>            :         unsigned char i;
<span class="lineNum">    1273 </span>            : 
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddc_voltage_table.count) {</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                 ni_populate_smc_voltage_table(rdev, &amp;eg_pi-&gt;vddc_voltage_table, table);</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                 table-&gt;voltageMaskTable.highMask[NISLANDS_SMC_VOLTAGEMASK_VDDC] = 0;</span>
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :                 table-&gt;voltageMaskTable.lowMask[NISLANDS_SMC_VOLTAGEMASK_VDDC] =</span>
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                         cpu_to_be32(eg_pi-&gt;vddc_voltage_table.mask_low);</span>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; eg_pi-&gt;vddc_voltage_table.count; i++) {</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                         if (pi-&gt;max_vddc_in_table &lt;= eg_pi-&gt;vddc_voltage_table.entries[i].value) {</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                                 table-&gt;maxVDDCIndexInPPTable = i;</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1284 </span>            :                         }
<span class="lineNum">    1285 </span>            :                 }
<span class="lineNum">    1286 </span>            :         }
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddci_voltage_table.count) {</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 ni_populate_smc_voltage_table(rdev, &amp;eg_pi-&gt;vddci_voltage_table, table);</span>
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 table-&gt;voltageMaskTable.highMask[NISLANDS_SMC_VOLTAGEMASK_VDDCI] = 0;</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                 table-&gt;voltageMaskTable.lowMask[NISLANDS_SMC_VOLTAGEMASK_VDDCI] =</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                         cpu_to_be32(eg_pi-&gt;vddci_voltage_table.mask_low);</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         }</span>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1296 </span>            : 
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 : static int ni_populate_voltage_value(struct radeon_device *rdev,</span>
<span class="lineNum">    1298 </span>            :                                      struct atom_voltage_table *table,
<span class="lineNum">    1299 </span>            :                                      u16 value,
<span class="lineNum">    1300 </span>            :                                      NISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    1301 </span>            : {
<span class="lineNum">    1302 </span>            :         unsigned int i;
<span class="lineNum">    1303 </span>            : 
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 if (value &lt;= table-&gt;entries[i].value) {</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                         voltage-&gt;index = (u8)i;</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                         voltage-&gt;value = cpu_to_be16(table-&gt;entries[i].value);</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1309 </span>            :                 }
<span class="lineNum">    1310 </span>            :         }
<span class="lineNum">    1311 </span>            : 
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         if (i &gt;= table-&gt;count)</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1314 </span>            : 
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1317 </span>            : 
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 : static void ni_populate_mvdd_value(struct radeon_device *rdev,</span>
<span class="lineNum">    1319 </span>            :                                    u32 mclk,
<span class="lineNum">    1320 </span>            :                                    NISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    1321 </span>            : {
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    1324 </span>            : 
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         if (!pi-&gt;mvdd_control) {</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 voltage-&gt;index = eg_pi-&gt;mvdd_high_index;</span>
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :                 voltage-&gt;value = cpu_to_be16(MVDD_HIGH_VALUE);</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1329 </span>            :         }
<span class="lineNum">    1330 </span>            : 
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         if (mclk &lt;= pi-&gt;mvdd_split_frequency) {</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 voltage-&gt;index = eg_pi-&gt;mvdd_low_index;</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :                 voltage-&gt;value = cpu_to_be16(MVDD_LOW_VALUE);</span>
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                 voltage-&gt;index = eg_pi-&gt;mvdd_high_index;</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                 voltage-&gt;value = cpu_to_be16(MVDD_HIGH_VALUE);</span>
<span class="lineNum">    1337 </span>            :         }
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1339 </span>            : 
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 : static int ni_get_std_voltage_value(struct radeon_device *rdev,</span>
<span class="lineNum">    1341 </span>            :                                     NISLANDS_SMC_VOLTAGE_VALUE *voltage,
<span class="lineNum">    1342 </span>            :                                     u16 *std_voltage)
<span class="lineNum">    1343 </span>            : {
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries &amp;&amp;</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :             ((u32)voltage-&gt;index &lt; rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count))</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 *std_voltage = rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[voltage-&gt;index].vddc;</span>
<span class="lineNum">    1347 </span>            :         else
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                 *std_voltage = be16_to_cpu(voltage-&gt;value);</span>
<span class="lineNum">    1349 </span>            : 
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1351"><span class="lineNum">    1351 </span>            : }</a>
<span class="lineNum">    1352 </span>            : 
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 : static void ni_populate_std_voltage_value(struct radeon_device *rdev,</span>
<span class="lineNum">    1354 </span>            :                                           u16 value, u8 index,
<span class="lineNum">    1355 </span>            :                                           NISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    1356 </span>            : {
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         voltage-&gt;index = index;</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         voltage-&gt;value = cpu_to_be16(value);</span>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1360 </span>            : 
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 : static u32 ni_get_smc_power_scaling_factor(struct radeon_device *rdev)</span>
<span class="lineNum">    1362 </span>            : {
<span class="lineNum">    1363 </span>            :         u32 xclk_period;
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(CG_CAC_CTRL) &amp; TID_CNT_MASK;</span>
<span class="lineNum">    1366 </span>            : 
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         xclk_period = (1000000000UL / xclk);</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :         xclk_period /= 10000UL;</span>
<span class="lineNum">    1369 </span>            : 
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         return tmp * xclk_period;</span>
<a name="1371"><span class="lineNum">    1371 </span>            : }</a>
<span class="lineNum">    1372 </span>            : 
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 : static u32 ni_scale_power_for_smc(u32 power_in_watts, u32 scaling_factor)</span>
<span class="lineNum">    1374 </span>            : {
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 :         return (power_in_watts * scaling_factor) &lt;&lt; 2;</span>
<a name="1376"><span class="lineNum">    1376 </span>            : }</a>
<span class="lineNum">    1377 </span>            : 
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 : static u32 ni_calculate_power_boost_limit(struct radeon_device *rdev,</span>
<span class="lineNum">    1379 </span>            :                                           struct radeon_ps *radeon_state,
<span class="lineNum">    1380 </span>            :                                           u32 near_tdp_limit)
<span class="lineNum">    1381 </span>            : {
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1385 </span>            :         u32 power_boost_limit = 0;
<span class="lineNum">    1386 </span>            :         int ret;
<span class="lineNum">    1387 </span>            : 
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment &amp;&amp;</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :             ni_pi-&gt;use_power_boost_limit) {</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                 NISLANDS_SMC_VOLTAGE_VALUE vddc;</span>
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :                 u16 std_vddc_med;</span>
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                 u16 std_vddc_high;</span>
<span class="lineNum">    1393 </span>            :                 u64 tmp, n, d;
<span class="lineNum">    1394 </span>            : 
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                 if (state-&gt;performance_level_count &lt; 3)</span>
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1397 </span>            : 
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 ret = ni_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                                                 state-&gt;performance_levels[state-&gt;performance_level_count - 2].vddc,</span>
<span class="lineNum">    1400 </span>            :                                                 &amp;vddc);
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                 ret = ni_get_std_voltage_value(rdev, &amp;vddc, &amp;std_vddc_med);</span>
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1407 </span>            : 
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :                 ret = ni_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :                                                 state-&gt;performance_levels[state-&gt;performance_level_count - 1].vddc,</span>
<span class="lineNum">    1410 </span>            :                                                 &amp;vddc);
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1413 </span>            : 
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 :                 ret = ni_get_std_voltage_value(rdev, &amp;vddc, &amp;std_vddc_high);</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1417 </span>            : 
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 n = ((u64)near_tdp_limit * ((u64)std_vddc_med * (u64)std_vddc_med) * 90);</span>
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                 d = ((u64)std_vddc_high * (u64)std_vddc_high * 100);</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :                 tmp = div64_u64(n, d);</span>
<span class="lineNum">    1421 </span>            : 
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :                 if (tmp &gt;&gt; 32)</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :                 power_boost_limit = (u32)tmp;</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1426 </span>            : 
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         return power_boost_limit;</span>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1429 </span>            : 
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 : static int ni_calculate_adjusted_tdp_limits(struct radeon_device *rdev,</span>
<span class="lineNum">    1431 </span>            :                                             bool adjust_polarity,
<span class="lineNum">    1432 </span>            :                                             u32 tdp_adjustment,
<span class="lineNum">    1433 </span>            :                                             u32 *tdp_limit,
<span class="lineNum">    1434 </span>            :                                             u32 *near_tdp_limit)
<span class="lineNum">    1435 </span>            : {
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         if (tdp_adjustment &gt; (u32)rdev-&gt;pm.dpm.tdp_od_limit)</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1438 </span>            : 
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :         if (adjust_polarity) {</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 *tdp_limit = ((100 + tdp_adjustment) * rdev-&gt;pm.dpm.tdp_limit) / 100;</span>
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                 *near_tdp_limit = rdev-&gt;pm.dpm.near_tdp_limit + (*tdp_limit - rdev-&gt;pm.dpm.tdp_limit);</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 *tdp_limit = ((100 - tdp_adjustment) * rdev-&gt;pm.dpm.tdp_limit) / 100;</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 *near_tdp_limit = rdev-&gt;pm.dpm.near_tdp_limit - (rdev-&gt;pm.dpm.tdp_limit - *tdp_limit);</span>
<span class="lineNum">    1445 </span>            :         }
<span class="lineNum">    1446 </span>            : 
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1449 </span>            : 
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 : static int ni_populate_smc_tdp_limits(struct radeon_device *rdev,</span>
<span class="lineNum">    1451 </span>            :                                       struct radeon_ps *radeon_state)
<span class="lineNum">    1452 </span>            : {
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1455 </span>            : 
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment) {</span>
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                 NISLANDS_SMC_STATETABLE *smc_table = &amp;ni_pi-&gt;smc_statetable;</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                 u32 scaling_factor = ni_get_smc_power_scaling_factor(rdev);</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :                 u32 tdp_limit;</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                 u32 near_tdp_limit;</span>
<span class="lineNum">    1461 </span>            :                 u32 power_boost_limit;
<span class="lineNum">    1462 </span>            :                 int ret;
<span class="lineNum">    1463 </span>            : 
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                 if (scaling_factor == 0)</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1466 </span>            : 
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 memset(smc_table, 0, sizeof(NISLANDS_SMC_STATETABLE));</span>
<span class="lineNum">    1468 </span>            : 
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                 ret = ni_calculate_adjusted_tdp_limits(rdev,</span>
<span class="lineNum">    1470 </span>            :                                                        false, /* ??? */
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                                                        rdev-&gt;pm.dpm.tdp_adjustment,</span>
<span class="lineNum">    1472 </span>            :                                                        &amp;tdp_limit,
<span class="lineNum">    1473 </span>            :                                                        &amp;near_tdp_limit);
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    1476 </span>            : 
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 power_boost_limit = ni_calculate_power_boost_limit(rdev, radeon_state,</span>
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :                                                                    near_tdp_limit);</span>
<span class="lineNum">    1479 </span>            : 
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.TDPLimit =</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                         cpu_to_be32(ni_scale_power_for_smc(tdp_limit, scaling_factor));</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.NearTDPLimit =</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                         cpu_to_be32(ni_scale_power_for_smc(near_tdp_limit, scaling_factor));</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.SafePowerLimit =</span>
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :                         cpu_to_be32(ni_scale_power_for_smc((near_tdp_limit * NISLANDS_DPM2_TDP_SAFE_LIMIT_PERCENT) / 100,</span>
<span class="lineNum">    1486 </span>            :                                                            scaling_factor));
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 smc_table-&gt;dpm2Params.PowerBoostLimit =</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                         cpu_to_be32(ni_scale_power_for_smc(power_boost_limit, scaling_factor));</span>
<span class="lineNum">    1489 </span>            : 
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                 ret = rv770_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                                               (u16)(pi-&gt;state_table_start + offsetof(NISLANDS_SMC_STATETABLE, dpm2Params) +</span>
<span class="lineNum">    1492 </span>            :                                                     offsetof(PP_NIslands_DPM2Parameters, TDPLimit)),
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                                               (u8 *)(&amp;smc_table-&gt;dpm2Params.TDPLimit),</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                                               sizeof(u32) * 4, pi-&gt;sram_end);</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1498 </span>            : 
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1501 </span>            : 
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 : int ni_copy_and_switch_arb_sets(struct radeon_device *rdev,</span>
<span class="lineNum">    1503 </span>            :                                 u32 arb_freq_src, u32 arb_freq_dest)
<span class="lineNum">    1504 </span>            : {
<span class="lineNum">    1505 </span>            :         u32 mc_arb_dram_timing;
<span class="lineNum">    1506 </span>            :         u32 mc_arb_dram_timing2;
<span class="lineNum">    1507 </span>            :         u32 burst_time;
<span class="lineNum">    1508 </span>            :         u32 mc_cg_config;
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :         switch (arb_freq_src) {</span>
<span class="lineNum">    1511 </span>            :         case MC_CG_ARB_FREQ_F0:
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing  = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                 burst_time = (RREG32(MC_ARB_BURST_TIME) &amp; STATE0_MASK) &gt;&gt; STATE0_SHIFT;</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1516 </span>            :         case MC_CG_ARB_FREQ_F1:
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing  = RREG32(MC_ARB_DRAM_TIMING_1);</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2_1);</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                 burst_time = (RREG32(MC_ARB_BURST_TIME) &amp; STATE1_MASK) &gt;&gt; STATE1_SHIFT;</span>
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1521 </span>            :         case MC_CG_ARB_FREQ_F2:
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing  = RREG32(MC_ARB_DRAM_TIMING_2);</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2_2);</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 burst_time = (RREG32(MC_ARB_BURST_TIME) &amp; STATE2_MASK) &gt;&gt; STATE2_SHIFT;</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1526 </span>            :         case MC_CG_ARB_FREQ_F3:
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing  = RREG32(MC_ARB_DRAM_TIMING_3);</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2_3);</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                 burst_time = (RREG32(MC_ARB_BURST_TIME) &amp; STATE3_MASK) &gt;&gt; STATE3_SHIFT;</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1531 </span>            :         default:
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1533 </span>            :         }
<span class="lineNum">    1534 </span>            : 
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         switch (arb_freq_dest) {</span>
<span class="lineNum">    1536 </span>            :         case MC_CG_ARB_FREQ_F0:
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING, mc_arb_dram_timing);</span>
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING2, mc_arb_dram_timing2);</span>
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :                 WREG32_P(MC_ARB_BURST_TIME, STATE0(burst_time), ~STATE0_MASK);</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1541 </span>            :         case MC_CG_ARB_FREQ_F1:
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING_1, mc_arb_dram_timing);</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING2_1, mc_arb_dram_timing2);</span>
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                 WREG32_P(MC_ARB_BURST_TIME, STATE1(burst_time), ~STATE1_MASK);</span>
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1546 </span>            :         case MC_CG_ARB_FREQ_F2:
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING_2, mc_arb_dram_timing);</span>
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING2_2, mc_arb_dram_timing2);</span>
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                 WREG32_P(MC_ARB_BURST_TIME, STATE2(burst_time), ~STATE2_MASK);</span>
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1551 </span>            :         case MC_CG_ARB_FREQ_F3:
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING_3, mc_arb_dram_timing);</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :                 WREG32(MC_ARB_DRAM_TIMING2_3, mc_arb_dram_timing2);</span>
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :                 WREG32_P(MC_ARB_BURST_TIME, STATE3(burst_time), ~STATE3_MASK);</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1556 </span>            :         default:
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1558 </span>            :         }
<span class="lineNum">    1559 </span>            : 
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         mc_cg_config = RREG32(MC_CG_CONFIG) | 0x0000000F;</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         WREG32(MC_CG_CONFIG, mc_cg_config);</span>
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :         WREG32_P(MC_ARB_CG, CG_ARB_REQ(arb_freq_dest), ~CG_ARB_REQ_MASK);</span>
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1565"><span class="lineNum">    1565 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1566 </span>            : 
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 : static int ni_init_arb_table_index(struct radeon_device *rdev)</span>
<span class="lineNum">    1568 </span>            : {
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    1572 </span>            :         int ret;
<span class="lineNum">    1573 </span>            : 
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev, ni_pi-&gt;arb_table_start,</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1577 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1578 </span>            : 
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         tmp &amp;= 0x00FFFFFF;</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         tmp |= ((u32)MC_CG_ARB_FREQ_F1) &lt;&lt; 24;</span>
<span class="lineNum">    1581 </span>            : 
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         return rv770_write_smc_sram_dword(rdev, ni_pi-&gt;arb_table_start,</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                                           tmp, pi-&gt;sram_end);</span>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1585 </span>            : 
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 : static int ni_initial_switch_from_arb_f0_to_f1(struct radeon_device *rdev)</span>
<span class="lineNum">    1587 </span>            : {
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         return ni_copy_and_switch_arb_sets(rdev, MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1);</span>
<a name="1589"><span class="lineNum">    1589 </span>            : }</a>
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 : static int ni_force_switch_to_arb_f0(struct radeon_device *rdev)</span>
<span class="lineNum">    1592 </span>            : {
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    1596 </span>            :         int ret;
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         ret = rv770_read_smc_sram_dword(rdev, ni_pi-&gt;arb_table_start,</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :                                         &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1602 </span>            : 
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         tmp = (tmp &gt;&gt; 24) &amp; 0xff;</span>
<span class="lineNum">    1604 </span>            : 
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :         if (tmp == MC_CG_ARB_FREQ_F0)</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1607 </span>            : 
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         return ni_copy_and_switch_arb_sets(rdev, tmp, MC_CG_ARB_FREQ_F0);</span>
<a name="1609"><span class="lineNum">    1609 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1610 </span>            : 
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 : static int ni_populate_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">    1612 </span>            :                                                 struct rv7xx_pl *pl,
<span class="lineNum">    1613 </span>            :                                                 SMC_NIslands_MCArbDramTimingRegisterSet *arb_regs)
<span class="lineNum">    1614 </span>            : {
<span class="lineNum">    1615 </span>            :         u32 dram_timing;
<span class="lineNum">    1616 </span>            :         u32 dram_timing2;
<span class="lineNum">    1617 </span>            : 
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         arb_regs-&gt;mc_arb_rfsh_rate =</span>
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :                 (u8)rv770_calculate_memory_refresh_rate(rdev, pl-&gt;sclk);</span>
<span class="lineNum">    1620 </span>            : 
<span class="lineNum">    1621 </span>            : 
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         radeon_atom_set_engine_dram_timings(rdev,</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                                             pl-&gt;sclk,</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :                                             pl-&gt;mclk);</span>
<span class="lineNum">    1625 </span>            : 
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         dram_timing = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">    1628 </span>            : 
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 :         arb_regs-&gt;mc_arb_dram_timing  = cpu_to_be32(dram_timing);</span>
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         arb_regs-&gt;mc_arb_dram_timing2 = cpu_to_be32(dram_timing2);</span>
<span class="lineNum">    1631 </span>            : 
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1633"><span class="lineNum">    1633 </span>            : }</a>
<span class="lineNum">    1634 </span>            : 
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 : static int ni_do_program_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">    1636 </span>            :                                                   struct radeon_ps *radeon_state,
<span class="lineNum">    1637 </span>            :                                                   unsigned int first_arb_set)
<span class="lineNum">    1638 </span>            : {
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         SMC_NIslands_MCArbDramTimingRegisterSet arb_regs = { 0 };</span>
<span class="lineNum">    1643 </span>            :         int i, ret = 0;
<span class="lineNum">    1644 </span>            : 
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :                 ret = ni_populate_memory_timing_parameters(rdev, &amp;state-&gt;performance_levels[i], &amp;arb_regs);</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1648 </span>            :                         break;
<span class="lineNum">    1649 </span>            : 
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :                 ret = rv770_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :                                               (u16)(ni_pi-&gt;arb_table_start +</span>
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :                                                     offsetof(SMC_NIslands_MCArbDramTimingRegisters, data) +</span>
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :                                                     sizeof(SMC_NIslands_MCArbDramTimingRegisterSet) * (first_arb_set + i)),</span>
<span class="lineNum">    1654 </span>            :                                               (u8 *)&amp;arb_regs,
<span class="lineNum">    1655 </span>            :                                               (u16)sizeof(SMC_NIslands_MCArbDramTimingRegisterSet),
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :                                               pi-&gt;sram_end);</span>
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1658 </span>            :                         break;
<span class="lineNum">    1659 </span>            :         }
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1661"><span class="lineNum">    1661 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1662 </span>            : 
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 : static int ni_program_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">    1664 </span>            :                                                struct radeon_ps *radeon_new_state)
<span class="lineNum">    1665 </span>            : {
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :         return ni_do_program_memory_timing_parameters(rdev, radeon_new_state,</span>
<span class="lineNum">    1667 </span>            :                                                       NISLANDS_DRIVER_STATE_ARB_INDEX);
<a name="1668"><span class="lineNum">    1668 </span>            : }</a>
<span class="lineNum">    1669 </span>            : 
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 : static void ni_populate_initial_mvdd_value(struct radeon_device *rdev,</span>
<span class="lineNum">    1671 </span>            :                                            struct NISLANDS_SMC_VOLTAGE_VALUE *voltage)
<span class="lineNum">    1672 </span>            : {
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    1674 </span>            : 
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         voltage-&gt;index = eg_pi-&gt;mvdd_high_index;</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         voltage-&gt;value = cpu_to_be16(MVDD_HIGH_VALUE);</span>
<a name="1677"><span class="lineNum">    1677 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1678 </span>            : 
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 : static int ni_populate_smc_initial_state(struct radeon_device *rdev,</span>
<span class="lineNum">    1680 </span>            :                                          struct radeon_ps *radeon_initial_state,
<span class="lineNum">    1681 </span>            :                                          NISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    1682 </span>            : {
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :         struct ni_ps *initial_state = ni_get_ps(radeon_initial_state);</span>
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1687 </span>            :         u32 reg;
<span class="lineNum">    1688 </span>            :         int ret;
<span class="lineNum">    1689 </span>            : 
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_AD_FUNC_CNTL =</span>
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.mpll_ad_func_cntl);</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_AD_FUNC_CNTL_2 =</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.mpll_ad_func_cntl_2);</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL =</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.mpll_dq_func_cntl);</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL_2 =</span>
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.mpll_dq_func_cntl_2);</span>
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMCLK_PWRMGT_CNTL =</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.mclk_pwrmgt_cntl);</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vDLL_CNTL =</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.dll_cntl);</span>
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_SS =</span>
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.mpll_ss1);</span>
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.vMPLL_SS2 =</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.mpll_ss2);</span>
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].mclk.mclk_value =</span>
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 cpu_to_be32(initial_state-&gt;performance_levels[0].mclk);</span>
<span class="lineNum">    1708 </span>            : 
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL =</span>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.cg_spll_func_cntl);</span>
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 =</span>
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.cg_spll_func_cntl_2);</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 =</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.cg_spll_func_cntl_3);</span>
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_4 =</span>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.cg_spll_func_cntl_4);</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM =</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.cg_spll_spread_spectrum);</span>
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM_2 =</span>
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 cpu_to_be32(ni_pi-&gt;clock_registers.cg_spll_spread_spectrum_2);</span>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].sclk.sclk_value =</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                 cpu_to_be32(initial_state-&gt;performance_levels[0].sclk);</span>
<span class="lineNum">    1723 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].arbRefreshState =</span>
<span class="lineNum">    1724 </span>            :                 NISLANDS_INITIAL_STATE_ARB_INDEX;
<span class="lineNum">    1725 </span>            : 
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].ACIndex = 0;</span>
<span class="lineNum">    1727 </span>            : 
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         ret = ni_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                                         initial_state-&gt;performance_levels[0].vddc,</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                                         &amp;table-&gt;initialState.levels[0].vddc);</span>
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         if (!ret) {</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :                 u16 std_vddc;</span>
<span class="lineNum">    1733 </span>            : 
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :                 ret = ni_get_std_voltage_value(rdev,</span>
<span class="lineNum">    1735 </span>            :                                                &amp;table-&gt;initialState.levels[0].vddc,
<span class="lineNum">    1736 </span>            :                                                &amp;std_vddc);
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                 if (!ret)</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                         ni_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                                                       table-&gt;initialState.levels[0].vddc.index,</span>
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :                                                       &amp;table-&gt;initialState.levels[0].std_vddc);</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1742 </span>            : 
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddci_control)</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                 ni_populate_voltage_value(rdev,</span>
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                                           &amp;eg_pi-&gt;vddci_voltage_table,</span>
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                                           initial_state-&gt;performance_levels[0].vddci,</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :                                           &amp;table-&gt;initialState.levels[0].vddci);</span>
<span class="lineNum">    1748 </span>            : 
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         ni_populate_initial_mvdd_value(rdev, &amp;table-&gt;initialState.levels[0].mvdd);</span>
<span class="lineNum">    1750 </span>            : 
<span class="lineNum">    1751 </span>            :         reg = CG_R(0xffff) | CG_L(0);
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].aT = cpu_to_be32(reg);</span>
<span class="lineNum">    1753 </span>            : 
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].bSP = cpu_to_be32(pi-&gt;dsp);</span>
<span class="lineNum">    1755 </span>            : 
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         if (pi-&gt;boot_in_gen2)</span>
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].gen2PCIE = 1;</span>
<span class="lineNum">    1758 </span>            :         else
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].gen2PCIE = 0;</span>
<span class="lineNum">    1760 </span>            : 
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                 table-&gt;initialState.levels[0].strobeMode =</span>
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :                         cypress_get_strobe_mode_settings(rdev,</span>
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :                                                          initial_state-&gt;performance_levels[0].mclk);</span>
<span class="lineNum">    1765 </span>            : 
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :                 if (initial_state-&gt;performance_levels[0].mclk &gt; pi-&gt;mclk_edc_enable_threshold)</span>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :                         table-&gt;initialState.levels[0].mcFlags = NISLANDS_SMC_MC_EDC_RD_FLAG | NISLANDS_SMC_MC_EDC_WR_FLAG;</span>
<span class="lineNum">    1768 </span>            :                 else
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :                         table-&gt;initialState.levels[0].mcFlags =  0;</span>
<span class="lineNum">    1770 </span>            :         }
<span class="lineNum">    1771 </span>            : 
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levelCount = 1;</span>
<span class="lineNum">    1773 </span>            : 
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         table-&gt;initialState.flags |= PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    1775 </span>            : 
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.MaxPS = 0;</span>
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.NearTDPDec = 0;</span>
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.AboveSafeInc = 0;</span>
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].dpm2.BelowSafeInc = 0;</span>
<span class="lineNum">    1780 </span>            : 
<span class="lineNum">    1781 </span>            :         reg = MIN_POWER_MASK | MAX_POWER_MASK;
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].SQPowerThrottle = cpu_to_be32(reg);</span>
<span class="lineNum">    1783 </span>            : 
<span class="lineNum">    1784 </span>            :         reg = MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         table-&gt;initialState.levels[0].SQPowerThrottle_2 = cpu_to_be32(reg);</span>
<span class="lineNum">    1786 </span>            : 
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1788"><span class="lineNum">    1788 </span>            : }</a>
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 : static int ni_populate_smc_acpi_state(struct radeon_device *rdev,</span>
<span class="lineNum">    1791 </span>            :                                       NISLANDS_SMC_STATETABLE *table)
<span class="lineNum">    1792 </span>            : {
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl   = ni_pi-&gt;clock_registers.mpll_ad_func_cntl;</span>
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl_2 = ni_pi-&gt;clock_registers.mpll_ad_func_cntl_2;</span>
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl   = ni_pi-&gt;clock_registers.mpll_dq_func_cntl;</span>
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl_2 = ni_pi-&gt;clock_registers.mpll_dq_func_cntl_2;</span>
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl      = ni_pi-&gt;clock_registers.cg_spll_func_cntl;</span>
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2    = ni_pi-&gt;clock_registers.cg_spll_func_cntl_2;</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3    = ni_pi-&gt;clock_registers.cg_spll_func_cntl_3;</span>
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_4    = ni_pi-&gt;clock_registers.cg_spll_func_cntl_4;</span>
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :         u32 mclk_pwrmgt_cntl    = ni_pi-&gt;clock_registers.mclk_pwrmgt_cntl;</span>
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         u32 dll_cntl            = ni_pi-&gt;clock_registers.dll_cntl;</span>
<span class="lineNum">    1806 </span>            :         u32 reg;
<span class="lineNum">    1807 </span>            :         int ret;
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState = table-&gt;initialState;</span>
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.flags &amp;= ~PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    1812 </span>            : 
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         if (pi-&gt;acpi_vddc) {</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 ret = ni_populate_voltage_value(rdev,</span>
<span class="lineNum">    1815 </span>            :                                                 &amp;eg_pi-&gt;vddc_voltage_table,
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                                                 pi-&gt;acpi_vddc, &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :                 if (!ret) {</span>
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :                         u16 std_vddc;</span>
<span class="lineNum">    1819 </span>            : 
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                         ret = ni_get_std_voltage_value(rdev,</span>
<span class="lineNum">    1821 </span>            :                                                        &amp;table-&gt;ACPIState.levels[0].vddc, &amp;std_vddc);
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :                         if (!ret)</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                                 ni_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                                                               table-&gt;ACPIState.levels[0].vddc.index,</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :                                                               &amp;table-&gt;ACPIState.levels[0].std_vddc);</span>
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1827 </span>            : 
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_gen2) {</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                         if (pi-&gt;acpi_pcie_gen2)</span>
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :                                 table-&gt;ACPIState.levels[0].gen2PCIE = 1;</span>
<span class="lineNum">    1831 </span>            :                         else
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                                 table-&gt;ACPIState.levels[0].gen2PCIE = 0;</span>
<span class="lineNum">    1833 </span>            :                 } else {
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :                         table-&gt;ACPIState.levels[0].gen2PCIE = 0;</span>
<span class="lineNum">    1835 </span>            :                 }
<span class="lineNum">    1836 </span>            :         } else {
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                 ret = ni_populate_voltage_value(rdev,</span>
<span class="lineNum">    1838 </span>            :                                                 &amp;eg_pi-&gt;vddc_voltage_table,
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 :                                                 pi-&gt;min_vddc_in_table,</span>
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :                                                 &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :                 if (!ret) {</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                         u16 std_vddc;</span>
<span class="lineNum">    1843 </span>            : 
<span class="lineNum">    1844 </span><span class="lineNoCov">          0 :                         ret = ni_get_std_voltage_value(rdev,</span>
<span class="lineNum">    1845 </span>            :                                                        &amp;table-&gt;ACPIState.levels[0].vddc,
<span class="lineNum">    1846 </span>            :                                                        &amp;std_vddc);
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :                         if (!ret)</span>
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :                                 ni_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                                                               table-&gt;ACPIState.levels[0].vddc.index,</span>
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                                                               &amp;table-&gt;ACPIState.levels[0].std_vddc);</span>
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2PCIE = 0;</span>
<span class="lineNum">    1853 </span>            :         }
<span class="lineNum">    1854 </span>            : 
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;acpi_vddci) {</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;vddci_control)</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                         ni_populate_voltage_value(rdev,</span>
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                                                   &amp;eg_pi-&gt;vddci_voltage_table,</span>
<span class="lineNum">    1859 </span>            :                                                   eg_pi-&gt;acpi_vddci,
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                                                   &amp;table-&gt;ACPIState.levels[0].vddci);</span>
<span class="lineNum">    1861 </span>            :         }
<span class="lineNum">    1862 </span>            : 
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl &amp;= ~PDNB;</span>
<span class="lineNum">    1865 </span>            : 
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl_2 |= BIAS_GEN_PDNB | RESET_EN;</span>
<span class="lineNum">    1867 </span>            : 
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5)</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl &amp;= ~PDNB;</span>
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         mpll_dq_func_cntl_2 |= BIAS_GEN_PDNB | RESET_EN | BYPASS;</span>
<span class="lineNum">    1871 </span>            : 
<span class="lineNum">    1872 </span>            : 
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= (MRDCKA0_RESET |</span>
<span class="lineNum">    1874 </span>            :                              MRDCKA1_RESET |
<span class="lineNum">    1875 </span>            :                              MRDCKB0_RESET |
<span class="lineNum">    1876 </span>            :                              MRDCKB1_RESET |
<span class="lineNum">    1877 </span>            :                              MRDCKC0_RESET |
<span class="lineNum">    1878 </span>            :                              MRDCKC1_RESET |
<span class="lineNum">    1879 </span>            :                              MRDCKD0_RESET |
<span class="lineNum">    1880 </span>            :                              MRDCKD1_RESET);
<span class="lineNum">    1881 </span>            : 
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl &amp;= ~(MRDCKA0_PDNB |</span>
<span class="lineNum">    1883 </span>            :                               MRDCKA1_PDNB |
<span class="lineNum">    1884 </span>            :                               MRDCKB0_PDNB |
<span class="lineNum">    1885 </span>            :                               MRDCKB1_PDNB |
<span class="lineNum">    1886 </span>            :                               MRDCKC0_PDNB |
<span class="lineNum">    1887 </span>            :                               MRDCKC1_PDNB |
<span class="lineNum">    1888 </span>            :                               MRDCKD0_PDNB |
<span class="lineNum">    1889 </span>            :                               MRDCKD1_PDNB);
<span class="lineNum">    1890 </span>            : 
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :         dll_cntl |= (MRDCKA0_BYPASS |</span>
<span class="lineNum">    1892 </span>            :                      MRDCKA1_BYPASS |
<span class="lineNum">    1893 </span>            :                      MRDCKB0_BYPASS |
<span class="lineNum">    1894 </span>            :                      MRDCKB1_BYPASS |
<span class="lineNum">    1895 </span>            :                      MRDCKC0_BYPASS |
<span class="lineNum">    1896 </span>            :                      MRDCKC1_BYPASS |
<span class="lineNum">    1897 </span>            :                      MRDCKD0_BYPASS |
<span class="lineNum">    1898 </span>            :                      MRDCKD1_BYPASS);
<span class="lineNum">    1899 </span>            : 
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(4);</span>
<span class="lineNum">    1902 </span>            : 
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl);</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2);</span>
<span class="lineNum">    1905 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl);</span>
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2);</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.vDLL_CNTL = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">    1909 </span>            : 
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk_value = 0;</span>
<span class="lineNum">    1911 </span>            : 
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL = cpu_to_be32(spll_func_cntl);</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(spll_func_cntl_2);</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(spll_func_cntl_3);</span>
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_4 = cpu_to_be32(spll_func_cntl_4);</span>
<span class="lineNum">    1916 </span>            : 
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.sclk_value = 0;</span>
<span class="lineNum">    1918 </span>            : 
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :         ni_populate_mvdd_value(rdev, 0, &amp;table-&gt;ACPIState.levels[0].mvdd);</span>
<span class="lineNum">    1920 </span>            : 
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing)</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].ACIndex = 1;</span>
<span class="lineNum">    1923 </span>            : 
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.MaxPS = 0;</span>
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.NearTDPDec = 0;</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.AboveSafeInc = 0;</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].dpm2.BelowSafeInc = 0;</span>
<span class="lineNum">    1928 </span>            : 
<span class="lineNum">    1929 </span>            :         reg = MIN_POWER_MASK | MAX_POWER_MASK;
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].SQPowerThrottle = cpu_to_be32(reg);</span>
<span class="lineNum">    1931 </span>            : 
<span class="lineNum">    1932 </span>            :         reg = MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].SQPowerThrottle_2 = cpu_to_be32(reg);</span>
<span class="lineNum">    1934 </span>            : 
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1936"><span class="lineNum">    1936 </span>            : }</a>
<span class="lineNum">    1937 </span>            : 
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 : static int ni_init_smc_table(struct radeon_device *rdev)</span>
<span class="lineNum">    1939 </span>            : {
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    1942 </span>            :         int ret;
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :         struct radeon_ps *radeon_boot_state = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :         NISLANDS_SMC_STATETABLE *table = &amp;ni_pi-&gt;smc_statetable;</span>
<span class="lineNum">    1945 </span>            : 
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :         memset(table, 0, sizeof(NISLANDS_SMC_STATETABLE));</span>
<span class="lineNum">    1947 </span>            : 
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :         ni_populate_smc_voltage_tables(rdev, table);</span>
<span class="lineNum">    1949 </span>            : 
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;pm.int_thermal_type) {</span>
<span class="lineNum">    1951 </span>            :         case THERMAL_TYPE_NI:
<span class="lineNum">    1952 </span>            :         case THERMAL_TYPE_EMC2103_WITH_INTERNAL:
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                 table-&gt;thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_INTERNAL;</span>
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1955 </span>            :         case THERMAL_TYPE_NONE:
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                 table-&gt;thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_NONE;</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1958 </span>            :         default:
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :                 table-&gt;thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL;</span>
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1961 </span>            :         }
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_HARDWAREDC)</span>
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;</span>
<span class="lineNum">    1965 </span>            : 
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_REGULATOR_HOT)</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_REGULATOR_HOT;</span>
<span class="lineNum">    1968 </span>            : 
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_STEPVDDC)</span>
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;</span>
<span class="lineNum">    1971 </span>            : 
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5)</span>
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                 table-&gt;systemFlags |= PPSMC_SYSTEMFLAG_GDDR5;</span>
<span class="lineNum">    1974 </span>            : 
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :         ret = ni_populate_smc_initial_state(rdev, radeon_boot_state, table);</span>
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1977 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1978 </span>            : 
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :         ret = ni_populate_smc_acpi_state(rdev, table);</span>
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1982 </span>            : 
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :         table-&gt;driverState = table-&gt;initialState;</span>
<span class="lineNum">    1984 </span>            : 
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         table-&gt;ULVState = table-&gt;initialState;</span>
<span class="lineNum">    1986 </span>            : 
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :         ret = ni_do_program_memory_timing_parameters(rdev, radeon_boot_state,</span>
<span class="lineNum">    1988 </span>            :                                                      NISLANDS_INITIAL_STATE_ARB_INDEX);
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1991 </span>            : 
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         return rv770_copy_bytes_to_smc(rdev, pi-&gt;state_table_start, (u8 *)table,</span>
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                                        sizeof(NISLANDS_SMC_STATETABLE), pi-&gt;sram_end);</span>
<a name="1994"><span class="lineNum">    1994 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1995 </span>            : 
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 : static int ni_calculate_sclk_params(struct radeon_device *rdev,</span>
<span class="lineNum">    1997 </span>            :                                     u32 engine_clock,
<span class="lineNum">    1998 </span>            :                                     NISLANDS_SMC_SCLK_VALUE *sclk)
<span class="lineNum">    1999 </span>            : {
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl = ni_pi-&gt;clock_registers.cg_spll_func_cntl;</span>
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2 = ni_pi-&gt;clock_registers.cg_spll_func_cntl_2;</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3 = ni_pi-&gt;clock_registers.cg_spll_func_cntl_3;</span>
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_4 = ni_pi-&gt;clock_registers.cg_spll_func_cntl_4;</span>
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum = ni_pi-&gt;clock_registers.cg_spll_spread_spectrum;</span>
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum_2 = ni_pi-&gt;clock_registers.cg_spll_spread_spectrum_2;</span>
<span class="lineNum">    2009 </span>            :         u64 tmp;
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :         u32 reference_clock = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">    2011 </span>            :         u32 reference_divider;
<span class="lineNum">    2012 </span>            :         u32 fbdiv;
<span class="lineNum">    2013 </span>            :         int ret;
<span class="lineNum">    2014 </span>            : 
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    2016 </span>            :                                              engine_clock, false, &amp;dividers);
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2019 </span>            : 
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :         reference_divider = 1 + dividers.ref_div;</span>
<span class="lineNum">    2021 </span>            : 
<span class="lineNum">    2022 </span>            : 
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :         tmp = (u64) engine_clock * reference_divider * dividers.post_div * 16834;</span>
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         do_div(tmp, reference_clock);</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :         fbdiv = (u32) tmp;</span>
<span class="lineNum">    2026 </span>            : 
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :         spll_func_cntl &amp;= ~(SPLL_PDIV_A_MASK | SPLL_REF_DIV_MASK);</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_REF_DIV(dividers.ref_div);</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_PDIV_A(dividers.post_div);</span>
<span class="lineNum">    2030 </span>            : 
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(2);</span>
<span class="lineNum">    2033 </span>            : 
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 &amp;= ~SPLL_FB_DIV_MASK;</span>
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_FB_DIV(fbdiv);</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_DITHEN;</span>
<span class="lineNum">    2037 </span>            : 
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :         if (pi-&gt;sclk_ss) {</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 u32 vco_freq = engine_clock * dividers.post_div;</span>
<span class="lineNum">    2041 </span>            : 
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">    2043 </span>            :                                                      ASIC_INTERNAL_ENGINE_SS, vco_freq)) {
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                         u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000);</span>
<span class="lineNum">    2046 </span>            : 
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum &amp;= ~CLK_S_MASK;</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= CLK_S(clk_s);</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= SSEN;</span>
<span class="lineNum">    2050 </span>            : 
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 &amp;= ~CLK_V_MASK;</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 |= CLK_V(clk_v);</span>
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2055 </span>            : 
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :         sclk-&gt;sclk_value = engine_clock;</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL = spll_func_cntl;</span>
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_2 = spll_func_cntl_2;</span>
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_3 = spll_func_cntl_3;</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_4 = spll_func_cntl_4;</span>
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM = cg_spll_spread_spectrum;</span>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM_2 = cg_spll_spread_spectrum_2;</span>
<span class="lineNum">    2063 </span>            : 
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2065"><span class="lineNum">    2065 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2066 </span>            : 
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 : static int ni_populate_sclk_value(struct radeon_device *rdev,</span>
<span class="lineNum">    2068 </span>            :                                   u32 engine_clock,
<span class="lineNum">    2069 </span>            :                                   NISLANDS_SMC_SCLK_VALUE *sclk)
<span class="lineNum">    2070 </span>            : {
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         NISLANDS_SMC_SCLK_VALUE sclk_tmp;</span>
<span class="lineNum">    2072 </span>            :         int ret;
<span class="lineNum">    2073 </span>            : 
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :         ret = ni_calculate_sclk_params(rdev, engine_clock, &amp;sclk_tmp);</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         if (!ret) {</span>
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :                 sclk-&gt;sclk_value = cpu_to_be32(sclk_tmp.sclk_value);</span>
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_3);</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_FUNC_CNTL_4 = cpu_to_be32(sclk_tmp.vCG_SPLL_FUNC_CNTL_4);</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM = cpu_to_be32(sclk_tmp.vCG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                 sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM_2 = cpu_to_be32(sclk_tmp.vCG_SPLL_SPREAD_SPECTRUM_2);</span>
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2084 </span>            : 
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2087 </span>            : 
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 : static int ni_init_smc_spll_table(struct radeon_device *rdev)</span>
<span class="lineNum">    2089 </span>            : {
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2092 </span>            :         SMC_NISLANDS_SPLL_DIV_TABLE *spll_table;
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :         NISLANDS_SMC_SCLK_VALUE sclk_params;</span>
<span class="lineNum">    2094 </span>            :         u32 fb_div;
<span class="lineNum">    2095 </span>            :         u32 p_div;
<span class="lineNum">    2096 </span>            :         u32 clk_s;
<span class="lineNum">    2097 </span>            :         u32 clk_v;
<span class="lineNum">    2098 </span>            :         u32 sclk = 0;
<span class="lineNum">    2099 </span>            :         int i, ret;
<span class="lineNum">    2100 </span>            :         u32 tmp;
<span class="lineNum">    2101 </span>            : 
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;spll_table_start == 0)</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2104 </span>            : 
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :         spll_table = kzalloc(sizeof(SMC_NISLANDS_SPLL_DIV_TABLE), GFP_KERNEL);</span>
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :         if (spll_table == NULL)</span>
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2108 </span>            : 
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 256; i++) {</span>
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :                 ret = ni_calculate_sclk_params(rdev, sclk, &amp;sclk_params);</span>
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2112 </span>            :                         break;
<span class="lineNum">    2113 </span>            : 
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                 p_div = (sclk_params.vCG_SPLL_FUNC_CNTL &amp; SPLL_PDIV_A_MASK) &gt;&gt; SPLL_PDIV_A_SHIFT;</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :                 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 &amp; SPLL_FB_DIV_MASK) &gt;&gt; SPLL_FB_DIV_SHIFT;</span>
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :                 clk_s = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM &amp; CLK_S_MASK) &gt;&gt; CLK_S_SHIFT;</span>
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :                 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 &amp; CLK_V_MASK) &gt;&gt; CLK_V_SHIFT;</span>
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :                 fb_div &amp;= ~0x00001FFF;</span>
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :                 fb_div &gt;&gt;= 1;</span>
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :                 clk_v &gt;&gt;= 6;</span>
<span class="lineNum">    2122 </span>            : 
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                 if (p_div &amp; ~(SMC_NISLANDS_SPLL_DIV_TABLE_PDIV_MASK &gt;&gt; SMC_NISLANDS_SPLL_DIV_TABLE_PDIV_SHIFT))</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2125 </span>            : 
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                 if (clk_s &amp; ~(SMC_NISLANDS_SPLL_DIV_TABLE_CLKS_MASK &gt;&gt; SMC_NISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT))</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2128 </span>            : 
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                 if (clk_s &amp; ~(SMC_NISLANDS_SPLL_DIV_TABLE_CLKS_MASK &gt;&gt; SMC_NISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT))</span>
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2131 </span>            : 
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                 if (clk_v &amp; ~(SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_MASK &gt;&gt; SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT))</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                         ret = -EINVAL;</span>
<span class="lineNum">    2134 </span>            : 
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2136 </span>            :                         break;
<span class="lineNum">    2137 </span>            : 
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 tmp = ((fb_div &lt;&lt; SMC_NISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT) &amp; SMC_NISLANDS_SPLL_DIV_TABLE_FBDIV_MASK) |</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                         ((p_div &lt;&lt; SMC_NISLANDS_SPLL_DIV_TABLE_PDIV_SHIFT) &amp; SMC_NISLANDS_SPLL_DIV_TABLE_PDIV_MASK);</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                 spll_table-&gt;freq[i] = cpu_to_be32(tmp);</span>
<span class="lineNum">    2141 </span>            : 
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                 tmp = ((clk_v &lt;&lt; SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) &amp; SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_MASK) |</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :                         ((clk_s &lt;&lt; SMC_NISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT) &amp; SMC_NISLANDS_SPLL_DIV_TABLE_CLKS_MASK);</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                 spll_table-&gt;ss[i] = cpu_to_be32(tmp);</span>
<span class="lineNum">    2145 </span>            : 
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :                 sclk += 512;</span>
<span class="lineNum">    2147 </span>            :         }
<span class="lineNum">    2148 </span>            : 
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :         if (!ret)</span>
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :                 ret = rv770_copy_bytes_to_smc(rdev, ni_pi-&gt;spll_table_start, (u8 *)spll_table,</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                                               sizeof(SMC_NISLANDS_SPLL_DIV_TABLE), pi-&gt;sram_end);</span>
<span class="lineNum">    2152 </span>            : 
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :         kfree(spll_table);</span>
<span class="lineNum">    2154 </span>            : 
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2157 </span>            : 
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 : static int ni_populate_mclk_value(struct radeon_device *rdev,</span>
<span class="lineNum">    2159 </span>            :                                   u32 engine_clock,
<span class="lineNum">    2160 </span>            :                                   u32 memory_clock,
<span class="lineNum">    2161 </span>            :                                   NISLANDS_SMC_MCLK_VALUE *mclk,
<span class="lineNum">    2162 </span>            :                                   bool strobe_mode,
<span class="lineNum">    2163 </span>            :                                   bool dll_state_on)
<span class="lineNum">    2164 </span>            : {
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl = ni_pi-&gt;clock_registers.mpll_ad_func_cntl;</span>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl_2 = ni_pi-&gt;clock_registers.mpll_ad_func_cntl_2;</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl = ni_pi-&gt;clock_registers.mpll_dq_func_cntl;</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl_2 = ni_pi-&gt;clock_registers.mpll_dq_func_cntl_2;</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :         u32 mclk_pwrmgt_cntl = ni_pi-&gt;clock_registers.mclk_pwrmgt_cntl;</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :         u32 dll_cntl = ni_pi-&gt;clock_registers.dll_cntl;</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :         u32 mpll_ss1 = ni_pi-&gt;clock_registers.mpll_ss1;</span>
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :         u32 mpll_ss2 = ni_pi-&gt;clock_registers.mpll_ss2;</span>
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2176 </span>            :         u32 ibias;
<span class="lineNum">    2177 </span>            :         u32 dll_speed;
<span class="lineNum">    2178 </span>            :         int ret;
<span class="lineNum">    2179 </span>            :         u32 mc_seq_misc7;
<span class="lineNum">    2180 </span>            : 
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_MEMORY_PLL_PARAM,</span>
<span class="lineNum">    2182 </span>            :                                              memory_clock, strobe_mode, &amp;dividers);
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2185 </span>            : 
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         if (!strobe_mode) {</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 mc_seq_misc7 = RREG32(MC_SEQ_MISC7);</span>
<span class="lineNum">    2188 </span>            : 
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                 if (mc_seq_misc7 &amp; 0x8000000)</span>
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                         dividers.post_div = 1;</span>
<span class="lineNum">    2191 </span>            :         }
<span class="lineNum">    2192 </span>            : 
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :         ibias = cypress_map_clkf_to_ibias(rdev, dividers.whole_fb_div);</span>
<span class="lineNum">    2194 </span>            : 
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl &amp;= ~(CLKR_MASK |</span>
<span class="lineNum">    2196 </span>            :                                YCLK_POST_DIV_MASK |
<span class="lineNum">    2197 </span>            :                                CLKF_MASK |
<span class="lineNum">    2198 </span>            :                                CLKFRAC_MASK |
<span class="lineNum">    2199 </span>            :                                IBIAS_MASK);
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= CLKR(dividers.ref_div);</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= YCLK_POST_DIV(dividers.post_div);</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= CLKF(dividers.whole_fb_div);</span>
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= CLKFRAC(dividers.frac_fb_div);</span>
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= IBIAS(ibias);</span>
<span class="lineNum">    2205 </span>            : 
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         if (dividers.vco_mode)</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                 mpll_ad_func_cntl_2 |= VCO_MODE;</span>
<span class="lineNum">    2208 </span>            :         else
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :                 mpll_ad_func_cntl_2 &amp;= ~VCO_MODE;</span>
<span class="lineNum">    2210 </span>            : 
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl &amp;= ~(CLKR_MASK |</span>
<span class="lineNum">    2213 </span>            :                                        YCLK_POST_DIV_MASK |
<span class="lineNum">    2214 </span>            :                                        CLKF_MASK |
<span class="lineNum">    2215 </span>            :                                        CLKFRAC_MASK |
<span class="lineNum">    2216 </span>            :                                        IBIAS_MASK);
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= CLKR(dividers.ref_div);</span>
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= YCLK_POST_DIV(dividers.post_div);</span>
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= CLKF(dividers.whole_fb_div);</span>
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= CLKFRAC(dividers.frac_fb_div);</span>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= IBIAS(ibias);</span>
<span class="lineNum">    2222 </span>            : 
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :                 if (strobe_mode)</span>
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :                         mpll_dq_func_cntl &amp;= ~PDNB;</span>
<span class="lineNum">    2225 </span>            :                 else
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                         mpll_dq_func_cntl |= PDNB;</span>
<span class="lineNum">    2227 </span>            : 
<span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                 if (dividers.vco_mode)</span>
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                         mpll_dq_func_cntl_2 |= VCO_MODE;</span>
<span class="lineNum">    2230 </span>            :                 else
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                         mpll_dq_func_cntl_2 &amp;= ~VCO_MODE;</span>
<span class="lineNum">    2232 </span>            :         }
<span class="lineNum">    2233 </span>            : 
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_ss) {</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                 u32 vco_freq = memory_clock * dividers.post_div;</span>
<span class="lineNum">    2237 </span>            : 
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">    2239 </span>            :                                                      ASIC_INTERNAL_MEMORY_SS, vco_freq)) {
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :                         u32 reference_clock = rdev-&gt;clock.mpll.reference_freq;</span>
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                         u32 decoded_ref = rv740_get_decoded_reference_divider(dividers.ref_div);</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (decoded_ref * ss.rate);</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                         u32 clk_v = ss.percentage *</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                                 (0x4000 * dividers.whole_fb_div + 0x800 * dividers.frac_fb_div) / (clk_s * 625);</span>
<span class="lineNum">    2245 </span>            : 
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                         mpll_ss1 &amp;= ~CLKV_MASK;</span>
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                         mpll_ss1 |= CLKV(clk_v);</span>
<span class="lineNum">    2248 </span>            : 
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                         mpll_ss2 &amp;= ~CLKS_MASK;</span>
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                         mpll_ss2 |= CLKS(clk_s);</span>
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2253 </span>            : 
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :         dll_speed = rv740_get_dll_speed(pi-&gt;mem_gddr5,</span>
<span class="lineNum">    2255 </span>            :                                         memory_clock);
<span class="lineNum">    2256 </span>            : 
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl &amp;= ~DLL_SPEED_MASK;</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= DLL_SPEED(dll_speed);</span>
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :         if (dll_state_on)</span>
<span class="lineNum">    2260 </span><span class="lineNoCov">          0 :                 mclk_pwrmgt_cntl |= (MRDCKA0_PDNB |</span>
<span class="lineNum">    2261 </span>            :                                      MRDCKA1_PDNB |
<span class="lineNum">    2262 </span>            :                                      MRDCKB0_PDNB |
<span class="lineNum">    2263 </span>            :                                      MRDCKB1_PDNB |
<span class="lineNum">    2264 </span>            :                                      MRDCKC0_PDNB |
<span class="lineNum">    2265 </span>            :                                      MRDCKC1_PDNB |
<span class="lineNum">    2266 </span>            :                                      MRDCKD0_PDNB |
<span class="lineNum">    2267 </span>            :                                      MRDCKD1_PDNB);
<span class="lineNum">    2268 </span>            :         else
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :                 mclk_pwrmgt_cntl &amp;= ~(MRDCKA0_PDNB |</span>
<span class="lineNum">    2270 </span>            :                                       MRDCKA1_PDNB |
<span class="lineNum">    2271 </span>            :                                       MRDCKB0_PDNB |
<span class="lineNum">    2272 </span>            :                                       MRDCKB1_PDNB |
<span class="lineNum">    2273 </span>            :                                       MRDCKC0_PDNB |
<span class="lineNum">    2274 </span>            :                                       MRDCKC1_PDNB |
<span class="lineNum">    2275 </span>            :                                       MRDCKD0_PDNB |
<span class="lineNum">    2276 </span>            :                                       MRDCKD1_PDNB);
<span class="lineNum">    2277 </span>            : 
<span class="lineNum">    2278 </span>            : 
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk_value = cpu_to_be32(memory_clock);</span>
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl);</span>
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2);</span>
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl);</span>
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2);</span>
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         mclk-&gt;vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         mclk-&gt;vDLL_CNTL = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_SS = cpu_to_be32(mpll_ss1);</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :         mclk-&gt;vMPLL_SS2 = cpu_to_be32(mpll_ss2);</span>
<span class="lineNum">    2288 </span>            : 
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2290"><span class="lineNum">    2290 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2291 </span>            : 
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 : static void ni_populate_smc_sp(struct radeon_device *rdev,</span>
<span class="lineNum">    2293 </span>            :                                struct radeon_ps *radeon_state,
<span class="lineNum">    2294 </span>            :                                NISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    2295 </span>            : {
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2298 </span>            :         int i;
<span class="lineNum">    2299 </span>            : 
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count - 1; i++)</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].bSP = cpu_to_be32(pi-&gt;dsp);</span>
<span class="lineNum">    2302 </span>            : 
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[ps-&gt;performance_level_count - 1].bSP =</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;psp);</span>
<a name="2305"><span class="lineNum">    2305 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2306 </span>            : 
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 : static int ni_convert_power_level_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    2308 </span>            :                                          struct rv7xx_pl *pl,
<span class="lineNum">    2309 </span>            :                                          NISLANDS_SMC_HW_PERFORMANCE_LEVEL *level)
<span class="lineNum">    2310 </span>            : {
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2314 </span>            :         int ret;
<span class="lineNum">    2315 </span>            :         bool dll_state_on;
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :         u16 std_vddc;</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(DC_STUTTER_CNTL);</span>
<span class="lineNum">    2318 </span>            : 
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :         level-&gt;gen2PCIE = pi-&gt;pcie_gen2 ?</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                 ((pl-&gt;flags &amp; ATOM_PPLIB_R600_FLAGS_PCIEGEN2) ? 1 : 0) : 0;</span>
<span class="lineNum">    2321 </span>            : 
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :         ret = ni_populate_sclk_value(rdev, pl-&gt;sclk, &amp;level-&gt;sclk);</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2325 </span>            : 
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :         level-&gt;mcFlags =  0;</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_stutter_mode_threshold &amp;&amp;</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :             (pl-&gt;mclk &lt;= pi-&gt;mclk_stutter_mode_threshold) &amp;&amp;</span>
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :             !eg_pi-&gt;uvd_enabled &amp;&amp;</span>
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :             (tmp &amp; DC_STUTTER_ENABLE_A) &amp;&amp;</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :             (tmp &amp; DC_STUTTER_ENABLE_B))</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                 level-&gt;mcFlags |= NISLANDS_SMC_MC_STUTTER_EN;</span>
<span class="lineNum">    2333 </span>            : 
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                 if (pl-&gt;mclk &gt; pi-&gt;mclk_edc_enable_threshold)</span>
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                         level-&gt;mcFlags |= NISLANDS_SMC_MC_EDC_RD_FLAG;</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                 if (pl-&gt;mclk &gt; eg_pi-&gt;mclk_edc_wr_enable_threshold)</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                         level-&gt;mcFlags |= NISLANDS_SMC_MC_EDC_WR_FLAG;</span>
<span class="lineNum">    2339 </span>            : 
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 level-&gt;strobeMode = cypress_get_strobe_mode_settings(rdev, pl-&gt;mclk);</span>
<span class="lineNum">    2341 </span>            : 
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                 if (level-&gt;strobeMode &amp; NISLANDS_SMC_STROBE_ENABLE) {</span>
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                         if (cypress_get_mclk_frequency_ratio(rdev, pl-&gt;mclk, true) &gt;=</span>
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 :                             ((RREG32(MC_SEQ_MISC7) &gt;&gt; 16) &amp; 0xf))</span>
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                                 dll_state_on = ((RREG32(MC_SEQ_MISC5) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    2346 </span>            :                         else
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                                 dll_state_on = ((RREG32(MC_SEQ_MISC6) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    2348 </span>            :                 } else {
<span class="lineNum">    2349 </span>            :                         dll_state_on = false;
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                         if (pl-&gt;mclk &gt; ni_pi-&gt;mclk_rtt_mode_threshold)</span>
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                                 level-&gt;mcFlags |= NISLANDS_SMC_MC_RTT_ENABLE;</span>
<span class="lineNum">    2352 </span>            :                 }
<span class="lineNum">    2353 </span>            : 
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                 ret = ni_populate_mclk_value(rdev, pl-&gt;sclk, pl-&gt;mclk,</span>
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                                              &amp;level-&gt;mclk,</span>
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                                              (level-&gt;strobeMode &amp; NISLANDS_SMC_STROBE_ENABLE) != 0,</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                                              dll_state_on);</span>
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :                 ret = ni_populate_mclk_value(rdev, pl-&gt;sclk, pl-&gt;mclk, &amp;level-&gt;mclk, 1, 1);</span>
<span class="lineNum">    2360 </span>            : 
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2363 </span>            : 
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         ret = ni_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddc_voltage_table,</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :                                         pl-&gt;vddc, &amp;level-&gt;vddc);</span>
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2368 </span>            : 
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :         ret = ni_get_std_voltage_value(rdev, &amp;level-&gt;vddc, &amp;std_vddc);</span>
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2372 </span>            : 
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :         ni_populate_std_voltage_value(rdev, std_vddc,</span>
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :                                       level-&gt;vddc.index, &amp;level-&gt;std_vddc);</span>
<span class="lineNum">    2375 </span>            : 
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddci_control) {</span>
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :                 ret = ni_populate_voltage_value(rdev, &amp;eg_pi-&gt;vddci_voltage_table,</span>
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :                                                 pl-&gt;vddci, &amp;level-&gt;vddci);</span>
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2381 </span>            :         }
<span class="lineNum">    2382 </span>            : 
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         ni_populate_mvdd_value(rdev, pl-&gt;mclk, &amp;level-&gt;mvdd);</span>
<span class="lineNum">    2384 </span>            : 
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2386"><span class="lineNum">    2386 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2387 </span>            : 
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 : static int ni_populate_smc_t(struct radeon_device *rdev,</span>
<span class="lineNum">    2389 </span>            :                              struct radeon_ps *radeon_state,
<span class="lineNum">    2390 </span>            :                              NISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    2391 </span>            : {
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    2394 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2395 </span>            :         u32 a_t;
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         u32 t_l, t_h;</span>
<span class="lineNum">    2397 </span>            :         u32 high_bsp;
<span class="lineNum">    2398 </span>            :         int i, ret;
<span class="lineNum">    2399 </span>            : 
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count &gt;= 9)</span>
<span class="lineNum">    2401 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2402 </span>            : 
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count &lt; 2) {</span>
<span class="lineNum">    2404 </span>            :                 a_t = CG_R(0xffff) | CG_L(0);
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[0].aT = cpu_to_be32(a_t);</span>
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2407 </span>            :         }
<span class="lineNum">    2408 </span>            : 
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].aT = cpu_to_be32(0);</span>
<span class="lineNum">    2410 </span>            : 
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= state-&gt;performance_level_count - 2; i++) {</span>
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;uvd_enabled)</span>
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :                         ret = r600_calculate_at(</span>
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :                                 1000 * (i * (eg_pi-&gt;smu_uvd_hs ? 2 : 8) + 2),</span>
<span class="lineNum">    2415 </span>            :                                 100 * R600_AH_DFLT,
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[i + 1].sclk,</span>
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[i].sclk,</span>
<span class="lineNum">    2418 </span>            :                                 &amp;t_l,
<span class="lineNum">    2419 </span>            :                                 &amp;t_h);
<span class="lineNum">    2420 </span>            :                 else
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                         ret = r600_calculate_at(</span>
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                                 1000 * (i + 1),</span>
<span class="lineNum">    2423 </span>            :                                 100 * R600_AH_DFLT,
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[i + 1].sclk,</span>
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[i].sclk,</span>
<span class="lineNum">    2426 </span>            :                                 &amp;t_l,
<span class="lineNum">    2427 </span>            :                                 &amp;t_h);
<span class="lineNum">    2428 </span>            : 
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    2430 </span><span class="lineNoCov">          0 :                         t_h = (i + 1) * 1000 - 50 * R600_AH_DFLT;</span>
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                         t_l = (i + 1) * 1000 + 50 * R600_AH_DFLT;</span>
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2433 </span>            : 
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :                 a_t = be32_to_cpu(smc_state-&gt;levels[i].aT) &amp; ~CG_R_MASK;</span>
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :                 a_t |= CG_R(t_l * pi-&gt;bsp / 20000);</span>
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].aT = cpu_to_be32(a_t);</span>
<span class="lineNum">    2437 </span>            : 
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                 high_bsp = (i == state-&gt;performance_level_count - 2) ?</span>
<span class="lineNum">    2439 </span><span class="lineNoCov">          0 :                         pi-&gt;pbsp : pi-&gt;bsp;</span>
<span class="lineNum">    2440 </span>            : 
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                 a_t = CG_R(0xffff) | CG_L(t_h * high_bsp / 20000);</span>
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i + 1].aT = cpu_to_be32(a_t);</span>
<span class="lineNum">    2443 </span>            :         }
<span class="lineNum">    2444 </span>            : 
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2446"><span class="lineNum">    2446 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2447 </span>            : 
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 : static int ni_populate_power_containment_values(struct radeon_device *rdev,</span>
<span class="lineNum">    2449 </span>            :                                                 struct radeon_ps *radeon_state,
<span class="lineNum">    2450 </span>            :                                                 NISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    2451 </span>            : {
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2456 </span>            :         u32 prev_sclk;
<span class="lineNum">    2457 </span>            :         u32 max_sclk;
<span class="lineNum">    2458 </span>            :         u32 min_sclk;
<span class="lineNum">    2459 </span>            :         int i, ret;
<span class="lineNum">    2460 </span><span class="lineNoCov">          0 :         u32 tdp_limit;</span>
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :         u32 near_tdp_limit;</span>
<span class="lineNum">    2462 </span>            :         u32 power_boost_limit;
<span class="lineNum">    2463 </span>            :         u8 max_ps_percent;
<span class="lineNum">    2464 </span>            : 
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment == false)</span>
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2467 </span>            : 
<span class="lineNum">    2468 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count == 0)</span>
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2470 </span>            : 
<span class="lineNum">    2471 </span><span class="lineNoCov">          0 :         if (smc_state-&gt;levelCount != state-&gt;performance_level_count)</span>
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2473 </span>            : 
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :         ret = ni_calculate_adjusted_tdp_limits(rdev,</span>
<span class="lineNum">    2475 </span>            :                                                false, /* ??? */
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 :                                                rdev-&gt;pm.dpm.tdp_adjustment,</span>
<span class="lineNum">    2477 </span>            :                                                &amp;tdp_limit,
<span class="lineNum">    2478 </span>            :                                                &amp;near_tdp_limit);
<span class="lineNum">    2479 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2481 </span>            : 
<span class="lineNum">    2482 </span><span class="lineNoCov">          0 :         power_boost_limit = ni_calculate_power_boost_limit(rdev, radeon_state, near_tdp_limit);</span>
<span class="lineNum">    2483 </span>            : 
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         ret = rv770_write_smc_sram_dword(rdev,</span>
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :                                          pi-&gt;state_table_start +</span>
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                                          offsetof(NISLANDS_SMC_STATETABLE, dpm2Params) +</span>
<span class="lineNum">    2487 </span>            :                                          offsetof(PP_NIslands_DPM2Parameters, PowerBoostLimit),
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :                                          ni_scale_power_for_smc(power_boost_limit, ni_get_smc_power_scaling_factor(rdev)),</span>
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :                                          pi-&gt;sram_end);</span>
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2491 </span><span class="lineNoCov">          0 :                 power_boost_limit = 0;</span>
<span class="lineNum">    2492 </span>            : 
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.MaxPS = 0;</span>
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.NearTDPDec = 0;</span>
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.AboveSafeInc = 0;</span>
<span class="lineNum">    2496 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].dpm2.BelowSafeInc = 0;</span>
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 :         smc_state-&gt;levels[0].stateFlags |= power_boost_limit ? PPSMC_STATEFLAG_POWERBOOST : 0;</span>
<span class="lineNum">    2498 </span>            : 
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    2500 </span><span class="lineNoCov">          0 :                 prev_sclk = state-&gt;performance_levels[i-1].sclk;</span>
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                 max_sclk  = state-&gt;performance_levels[i].sclk;</span>
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :                 max_ps_percent = (i != (state-&gt;performance_level_count - 1)) ?</span>
<span class="lineNum">    2503 </span>            :                         NISLANDS_DPM2_MAXPS_PERCENT_M : NISLANDS_DPM2_MAXPS_PERCENT_H;
<span class="lineNum">    2504 </span>            : 
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 if (max_sclk &lt; prev_sclk)</span>
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2507 </span>            : 
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :                 if ((max_ps_percent == 0) || (prev_sclk == max_sclk) || eg_pi-&gt;uvd_enabled)</span>
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                         min_sclk = max_sclk;</span>
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                 else if (1 == i)</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                         min_sclk = prev_sclk;</span>
<span class="lineNum">    2512 </span>            :                 else
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                         min_sclk = (prev_sclk * (u32)max_ps_percent) / 100;</span>
<span class="lineNum">    2514 </span>            : 
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :                 if (min_sclk &lt; state-&gt;performance_levels[0].sclk)</span>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                         min_sclk = state-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">    2517 </span>            : 
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                 if (min_sclk == 0)</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2520 </span>            : 
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.MaxPS =</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :                         (u8)((NISLANDS_DPM2_MAX_PULSE_SKIP * (max_sclk - min_sclk)) / max_sclk);</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.NearTDPDec = NISLANDS_DPM2_NEAR_TDP_DEC;</span>
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.AboveSafeInc = NISLANDS_DPM2_ABOVE_SAFE_INC;</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].dpm2.BelowSafeInc = NISLANDS_DPM2_BELOW_SAFE_INC;</span>
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].stateFlags |=</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                         ((i != (state-&gt;performance_level_count - 1)) &amp;&amp; power_boost_limit) ?</span>
<span class="lineNum">    2528 </span>            :                         PPSMC_STATEFLAG_POWERBOOST : 0;
<span class="lineNum">    2529 </span>            :         }
<span class="lineNum">    2530 </span>            : 
<span class="lineNum">    2531 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2532"><span class="lineNum">    2532 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2533 </span>            : 
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 : static int ni_populate_sq_ramping_values(struct radeon_device *rdev,</span>
<span class="lineNum">    2535 </span>            :                                          struct radeon_ps *radeon_state,
<span class="lineNum">    2536 </span>            :                                          NISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    2537 </span>            : {
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2540 </span>            :         u32 sq_power_throttle;
<span class="lineNum">    2541 </span>            :         u32 sq_power_throttle2;
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :         bool enable_sq_ramping = ni_pi-&gt;enable_sq_ramping;</span>
<span class="lineNum">    2543 </span>            :         int i;
<span class="lineNum">    2544 </span>            : 
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count == 0)</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2547 </span>            : 
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :         if (smc_state-&gt;levelCount != state-&gt;performance_level_count)</span>
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2550 </span>            : 
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.sq_ramping_threshold == 0)</span>
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2553 </span>            : 
<span class="lineNum">    2554 </span>            :         if (NISLANDS_DPM2_SQ_RAMP_MAX_POWER &gt; (MAX_POWER_MASK &gt;&gt; MAX_POWER_SHIFT))
<span class="lineNum">    2555 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2556 </span>            : 
<span class="lineNum">    2557 </span>            :         if (NISLANDS_DPM2_SQ_RAMP_MIN_POWER &gt; (MIN_POWER_MASK &gt;&gt; MIN_POWER_SHIFT))
<span class="lineNum">    2558 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2559 </span>            : 
<span class="lineNum">    2560 </span>            :         if (NISLANDS_DPM2_SQ_RAMP_MAX_POWER_DELTA &gt; (MAX_POWER_DELTA_MASK &gt;&gt; MAX_POWER_DELTA_SHIFT))
<span class="lineNum">    2561 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2562 </span>            : 
<span class="lineNum">    2563 </span>            :         if (NISLANDS_DPM2_SQ_RAMP_STI_SIZE &gt; (STI_SIZE_MASK &gt;&gt; STI_SIZE_SHIFT))
<span class="lineNum">    2564 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2565 </span>            : 
<span class="lineNum">    2566 </span>            :         if (NISLANDS_DPM2_SQ_RAMP_LTI_RATIO &gt; (LTI_RATIO_MASK &gt;&gt; LTI_RATIO_SHIFT))
<span class="lineNum">    2567 </span>            :                 enable_sq_ramping = false;
<span class="lineNum">    2568 </span>            : 
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    2570 </span>            :                 sq_power_throttle  = 0;
<span class="lineNum">    2571 </span>            :                 sq_power_throttle2 = 0;
<span class="lineNum">    2572 </span>            : 
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :                 if ((state-&gt;performance_levels[i].sclk &gt;= rdev-&gt;pm.dpm.sq_ramping_threshold) &amp;&amp;</span>
<span class="lineNum">    2574 </span>            :                     enable_sq_ramping) {
<span class="lineNum">    2575 </span>            :                         sq_power_throttle |= MAX_POWER(NISLANDS_DPM2_SQ_RAMP_MAX_POWER);
<span class="lineNum">    2576 </span>            :                         sq_power_throttle |= MIN_POWER(NISLANDS_DPM2_SQ_RAMP_MIN_POWER);
<span class="lineNum">    2577 </span>            :                         sq_power_throttle2 |= MAX_POWER_DELTA(NISLANDS_DPM2_SQ_RAMP_MAX_POWER_DELTA);
<span class="lineNum">    2578 </span>            :                         sq_power_throttle2 |= STI_SIZE(NISLANDS_DPM2_SQ_RAMP_STI_SIZE);
<span class="lineNum">    2579 </span>            :                         sq_power_throttle2 |= LTI_RATIO(NISLANDS_DPM2_SQ_RAMP_LTI_RATIO);
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2581 </span>            :                         sq_power_throttle |= MAX_POWER_MASK | MIN_POWER_MASK;
<span class="lineNum">    2582 </span>            :                         sq_power_throttle2 |= MAX_POWER_DELTA_MASK | STI_SIZE_MASK | LTI_RATIO_MASK;
<span class="lineNum">    2583 </span>            :                 }
<span class="lineNum">    2584 </span>            : 
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].SQPowerThrottle   = cpu_to_be32(sq_power_throttle);</span>
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].SQPowerThrottle_2 = cpu_to_be32(sq_power_throttle2);</span>
<span class="lineNum">    2587 </span>            :         }
<span class="lineNum">    2588 </span>            : 
<span class="lineNum">    2589 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2590"><span class="lineNum">    2590 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2591 </span>            : 
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 : static int ni_enable_power_containment(struct radeon_device *rdev,</span>
<span class="lineNum">    2593 </span>            :                                        struct radeon_ps *radeon_new_state,
<span class="lineNum">    2594 </span>            :                                        bool enable)
<span class="lineNum">    2595 </span>            : {
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2597 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    2598 </span>            :         int ret = 0;
<span class="lineNum">    2599 </span>            : 
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_power_containment) {</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 if (enable) {</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :                         if (!r600_is_uvd_state(radeon_new_state-&gt;class, radeon_new_state-&gt;class2)) {</span>
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                                 smc_result = rv770_send_msg_to_smc(rdev, PPSMC_TDPClampingActive);</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                                 if (smc_result != PPSMC_Result_OK) {</span>
<span class="lineNum">    2605 </span>            :                                         ret = -EINVAL;
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                                         ni_pi-&gt;pc_enabled = false;</span>
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                                         ni_pi-&gt;pc_enabled = true;</span>
<span class="lineNum">    2609 </span>            :                                 }
<span class="lineNum">    2610 </span>            :                         }
<span class="lineNum">    2611 </span>            :                 } else {
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :                         smc_result = rv770_send_msg_to_smc(rdev, PPSMC_TDPClampingInactive);</span>
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :                                 ret = -EINVAL;</span>
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :                         ni_pi-&gt;pc_enabled = false;</span>
<span class="lineNum">    2616 </span>            :                 }
<span class="lineNum">    2617 </span>            :         }
<span class="lineNum">    2618 </span>            : 
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2620"><span class="lineNum">    2620 </span>            : }</a>
<span class="lineNum">    2621 </span>            : 
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 : static int ni_convert_power_state_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    2623 </span>            :                                          struct radeon_ps *radeon_state,
<span class="lineNum">    2624 </span>            :                                          NISLANDS_SMC_SWSTATE *smc_state)
<span class="lineNum">    2625 </span>            : {
<span class="lineNum">    2626 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2629 </span>            :         int i, ret;
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :         u32 threshold = state-&gt;performance_levels[state-&gt;performance_level_count - 1].sclk * 100 / 100;</span>
<span class="lineNum">    2631 </span>            : 
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :         if (!(radeon_state-&gt;caps &amp; ATOM_PPLIB_DISALLOW_ON_DC))</span>
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :                 smc_state-&gt;flags |= PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    2634 </span>            : 
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :         smc_state-&gt;levelCount = 0;</span>
<span class="lineNum">    2636 </span>            : 
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count &gt; NISLANDS_MAX_SMC_PERFORMANCE_LEVELS_PER_SWSTATE)</span>
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2639 </span>            : 
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :                 ret = ni_convert_power_level_to_smc(rdev, &amp;state-&gt;performance_levels[i],</span>
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                                                     &amp;smc_state-&gt;levels[i]);</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levels[i].arbRefreshState =</span>
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                         (u8)(NISLANDS_DRIVER_STATE_ARB_INDEX + i);</span>
<span class="lineNum">    2645 </span>            : 
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2648 </span>            : 
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                 if (ni_pi-&gt;enable_power_containment)</span>
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].displayWatermark =</span>
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :                                 (state-&gt;performance_levels[i].sclk &lt; threshold) ?</span>
<span class="lineNum">    2652 </span>            :                                 PPSMC_DISPLAY_WATERMARK_LOW : PPSMC_DISPLAY_WATERMARK_HIGH;
<span class="lineNum">    2653 </span>            :                 else
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].displayWatermark = (i &lt; 2) ?</span>
<span class="lineNum">    2655 </span>            :                                 PPSMC_DISPLAY_WATERMARK_LOW : PPSMC_DISPLAY_WATERMARK_HIGH;
<span class="lineNum">    2656 </span>            : 
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                 if (eg_pi-&gt;dynamic_ac_timing)</span>
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].ACIndex = NISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT + i;</span>
<span class="lineNum">    2659 </span>            :                 else
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :                         smc_state-&gt;levels[i].ACIndex = 0;</span>
<span class="lineNum">    2661 </span>            : 
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :                 smc_state-&gt;levelCount++;</span>
<span class="lineNum">    2663 </span>            :         }
<span class="lineNum">    2664 </span>            : 
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_watermark_threshold,</span>
<span class="lineNum">    2666 </span><span class="lineNoCov">          0 :                                       cpu_to_be32(threshold / 512));</span>
<span class="lineNum">    2667 </span>            : 
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         ni_populate_smc_sp(rdev, radeon_state, smc_state);</span>
<span class="lineNum">    2669 </span>            : 
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         ret = ni_populate_power_containment_values(rdev, radeon_state, smc_state);</span>
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment = false;</span>
<span class="lineNum">    2673 </span>            : 
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         ret = ni_populate_sq_ramping_values(rdev, radeon_state, smc_state);</span>
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_sq_ramping = false;</span>
<span class="lineNum">    2677 </span>            : 
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :         return ni_populate_smc_t(rdev, radeon_state, smc_state);</span>
<a name="2679"><span class="lineNum">    2679 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2680 </span>            : 
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 : static int ni_upload_sw_state(struct radeon_device *rdev,</span>
<span class="lineNum">    2682 </span>            :                               struct radeon_ps *radeon_new_state)
<span class="lineNum">    2683 </span>            : {
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         u16 address = pi-&gt;state_table_start +</span>
<span class="lineNum">    2686 </span>            :                 offsetof(NISLANDS_SMC_STATETABLE, driverState);
<span class="lineNum">    2687 </span>            :         u16 state_size = sizeof(NISLANDS_SMC_SWSTATE) +
<span class="lineNum">    2688 </span>            :                 ((NISLANDS_MAX_SMC_PERFORMANCE_LEVELS_PER_SWSTATE - 1) * sizeof(NISLANDS_SMC_HW_PERFORMANCE_LEVEL));
<span class="lineNum">    2689 </span>            :         int ret;
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         NISLANDS_SMC_SWSTATE *smc_state = kzalloc(state_size, GFP_KERNEL);</span>
<span class="lineNum">    2691 </span>            : 
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :         if (smc_state == NULL)</span>
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2694 </span>            : 
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         ret = ni_convert_power_state_to_smc(rdev, radeon_new_state, smc_state);</span>
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2697 </span>            :                 goto done;
<span class="lineNum">    2698 </span>            : 
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         ret = rv770_copy_bytes_to_smc(rdev, address, (u8 *)smc_state, state_size, pi-&gt;sram_end);</span>
<span class="lineNum">    2700 </span>            : 
<span class="lineNum">    2701 </span>            : done:
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         kfree(smc_state);</span>
<span class="lineNum">    2703 </span>            : 
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2705"><span class="lineNum">    2705 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2706 </span>            : 
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 : static int ni_set_mc_special_registers(struct radeon_device *rdev,</span>
<span class="lineNum">    2708 </span>            :                                        struct ni_mc_reg_table *table)
<span class="lineNum">    2709 </span>            : {
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2711 </span>            :         u8 i, j, k;
<span class="lineNum">    2712 </span>            :         u32 temp_reg;
<span class="lineNum">    2713 </span>            : 
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :         for (i = 0, j = table-&gt;last; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                 switch (table-&gt;mc_reg_address[i].s1) {</span>
<span class="lineNum">    2716 </span>            :                 case MC_SEQ_MISC1 &gt;&gt; 2:
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                         if (j &gt;= SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_EMRS);</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_EMRS &gt;&gt; 2;</span>
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; table-&gt;num_entries; k++)</span>
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :                                         ((temp_reg &amp; 0xffff0000)) |</span>
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :                                         ((table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xffff0000) &gt;&gt; 16);</span>
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                         if (j &gt;= SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2729 </span>            : 
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_MRS);</span>
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_MRS &gt;&gt; 2;</span>
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 :                         for(k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :                                         (temp_reg &amp; 0xffff0000) |</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0x0000ffff);</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :                                 if (!pi-&gt;mem_gddr5)</span>
<span class="lineNum">    2738 </span><span class="lineNoCov">          0 :                                         table-&gt;mc_reg_table_entry[k].mc_data[j] |= 0x100;</span>
<span class="lineNum">    2739 </span>            :                         }
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :                         if (j &gt; SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2743 </span>            :                         break;
<span class="lineNum">    2744 </span>            :                 case MC_SEQ_RESERVE_M &gt;&gt; 2:
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_MRS1);</span>
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 &gt;&gt; 2;</span>
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP &gt;&gt; 2;</span>
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; table-&gt;num_entries; k++)</span>
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                                         (temp_reg &amp; 0xffff0000) |</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0x0000ffff);</span>
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :                         if (j &gt; SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2755 </span>            :                         break;
<span class="lineNum">    2756 </span>            :                 default:
<span class="lineNum">    2757 </span>            :                         break;
<span class="lineNum">    2758 </span>            :                 }
<span class="lineNum">    2759 </span>            :         }
<span class="lineNum">    2760 </span>            : 
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :         table-&gt;last = j;</span>
<span class="lineNum">    2762 </span>            : 
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2764"><span class="lineNum">    2764 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2765 </span>            : 
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 : static bool ni_check_s0_mc_reg_index(u16 in_reg, u16 *out_reg)</span>
<span class="lineNum">    2767 </span>            : {
<span class="lineNum">    2768 </span>            :         bool result = true;
<span class="lineNum">    2769 </span>            : 
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :         switch (in_reg) {</span>
<span class="lineNum">    2771 </span>            :         case  MC_SEQ_RAS_TIMING &gt;&gt; 2:
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RAS_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    2773 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2774 </span>            :         case MC_SEQ_CAS_TIMING &gt;&gt; 2:
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_CAS_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    2776 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2777 </span>            :         case MC_SEQ_MISC_TIMING &gt;&gt; 2:
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_MISC_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2780 </span>            :         case MC_SEQ_MISC_TIMING2 &gt;&gt; 2:
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_MISC_TIMING2_LP &gt;&gt; 2;</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2783 </span>            :         case MC_SEQ_RD_CTL_D0 &gt;&gt; 2:
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RD_CTL_D0_LP &gt;&gt; 2;</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2786 </span>            :         case MC_SEQ_RD_CTL_D1 &gt;&gt; 2:
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RD_CTL_D1_LP &gt;&gt; 2;</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2789 </span>            :         case MC_SEQ_WR_CTL_D0 &gt;&gt; 2:
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_D0_LP &gt;&gt; 2;</span>
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2792 </span>            :         case MC_SEQ_WR_CTL_D1 &gt;&gt; 2:
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_D1_LP &gt;&gt; 2;</span>
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2795 </span>            :         case MC_PMG_CMD_EMRS &gt;&gt; 2:
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_EMRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    2797 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2798 </span>            :         case MC_PMG_CMD_MRS &gt;&gt; 2:
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2801 </span>            :         case MC_PMG_CMD_MRS1 &gt;&gt; 2:
<span class="lineNum">    2802 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP &gt;&gt; 2;</span>
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2804 </span>            :         case MC_SEQ_PMG_TIMING &gt;&gt; 2:
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2807 </span>            :         case MC_PMG_CMD_MRS2 &gt;&gt; 2:
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS2_LP &gt;&gt; 2;</span>
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2810 </span>            :         default:
<span class="lineNum">    2811 </span>            :                 result = false;
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2813 </span>            :         }
<span class="lineNum">    2814 </span>            : 
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :         return result;</span>
<a name="2816"><span class="lineNum">    2816 </span>            : }</a>
<span class="lineNum">    2817 </span>            : 
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 : static void ni_set_valid_flag(struct ni_mc_reg_table *table)</span>
<span class="lineNum">    2819 </span>            : {
<span class="lineNum">    2820 </span>            :         u8 i, j;
<span class="lineNum">    2821 </span>            : 
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :                 for (j = 1; j &lt; table-&gt;num_entries; j++) {</span>
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :                         if (table-&gt;mc_reg_table_entry[j-1].mc_data[i] != table-&gt;mc_reg_table_entry[j].mc_data[i]) {</span>
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :                                 table-&gt;valid_flag |= 1 &lt;&lt; i;</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2827 </span>            :                         }
<span class="lineNum">    2828 </span>            :                 }
<span class="lineNum">    2829 </span>            :         }
<a name="2830"><span class="lineNum">    2830 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2831 </span>            : 
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 : static void ni_set_s0_mc_reg_index(struct ni_mc_reg_table *table)</span>
<span class="lineNum">    2833 </span>            : {
<span class="lineNum">    2834 </span>            :         u32 i;
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         u16 address;</span>
<span class="lineNum">    2836 </span>            : 
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++)</span>
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :                 table-&gt;mc_reg_address[i].s0 =</span>
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                         ni_check_s0_mc_reg_index(table-&gt;mc_reg_address[i].s1, &amp;address) ?</span>
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :                         address : table-&gt;mc_reg_address[i].s1;</span>
<a name="2841"><span class="lineNum">    2841 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2842 </span>            : 
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 : static int ni_copy_vbios_mc_reg_table(struct atom_mc_reg_table *table,</span>
<span class="lineNum">    2844 </span>            :                                       struct ni_mc_reg_table *ni_table)
<span class="lineNum">    2845 </span>            : {
<span class="lineNum">    2846 </span>            :         u8 i, j;
<span class="lineNum">    2847 </span>            : 
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :         if (table-&gt;last &gt; SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :         if (table-&gt;num_entries &gt; MAX_AC_TIMING_ENTRIES)</span>
<span class="lineNum">    2851 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2852 </span>            : 
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++)</span>
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 :                 ni_table-&gt;mc_reg_address[i].s1 = table-&gt;mc_reg_address[i].s1;</span>
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 :         ni_table-&gt;last = table-&gt;last;</span>
<span class="lineNum">    2856 </span>            : 
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;num_entries; i++) {</span>
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                 ni_table-&gt;mc_reg_table_entry[i].mclk_max =</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_table_entry[i].mclk_max;</span>
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; table-&gt;last; j++)</span>
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :                         ni_table-&gt;mc_reg_table_entry[i].mc_data[j] =</span>
<span class="lineNum">    2862 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[i].mc_data[j];</span>
<span class="lineNum">    2863 </span>            :         }
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :         ni_table-&gt;num_entries = table-&gt;num_entries;</span>
<span class="lineNum">    2865 </span>            : 
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2867"><span class="lineNum">    2867 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2868 </span>            : 
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 : static int ni_initialize_mc_reg_table(struct radeon_device *rdev)</span>
<span class="lineNum">    2870 </span>            : {
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2872 </span>            :         int ret;
<span class="lineNum">    2873 </span>            :         struct atom_mc_reg_table *table;
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :         struct ni_mc_reg_table *ni_table = &amp;ni_pi-&gt;mc_reg_table;</span>
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :         u8 module_index = rv770_get_memory_module_index(rdev);</span>
<span class="lineNum">    2876 </span>            : 
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :         table = kzalloc(sizeof(struct atom_mc_reg_table), GFP_KERNEL);</span>
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :         if (!table)</span>
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2880 </span>            : 
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING));</span>
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_CAS_TIMING_LP, RREG32(MC_SEQ_CAS_TIMING));</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_MISC_TIMING_LP, RREG32(MC_SEQ_MISC_TIMING));</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_MISC_TIMING2_LP, RREG32(MC_SEQ_MISC_TIMING2));</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_EMRS_LP, RREG32(MC_PMG_CMD_EMRS));</span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS_LP, RREG32(MC_PMG_CMD_MRS));</span>
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1));</span>
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0));</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1));</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RD_CTL_D0_LP, RREG32(MC_SEQ_RD_CTL_D0));</span>
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1));</span>
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_TIMING_LP, RREG32(MC_SEQ_PMG_TIMING));</span>
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS2_LP, RREG32(MC_PMG_CMD_MRS2));</span>
<span class="lineNum">    2894 </span>            : 
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :         ret = radeon_atom_init_mc_reg_table(rdev, module_index, table);</span>
<span class="lineNum">    2896 </span>            : 
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2898 </span>            :                 goto init_mc_done;
<span class="lineNum">    2899 </span>            : 
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :         ret = ni_copy_vbios_mc_reg_table(table, ni_table);</span>
<span class="lineNum">    2901 </span>            : 
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2903 </span>            :                 goto init_mc_done;
<span class="lineNum">    2904 </span>            : 
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :         ni_set_s0_mc_reg_index(ni_table);</span>
<span class="lineNum">    2906 </span>            : 
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :         ret = ni_set_mc_special_registers(rdev, ni_table);</span>
<span class="lineNum">    2908 </span>            : 
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2910 </span>            :                 goto init_mc_done;
<span class="lineNum">    2911 </span>            : 
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :         ni_set_valid_flag(ni_table);</span>
<span class="lineNum">    2913 </span>            : 
<span class="lineNum">    2914 </span>            : init_mc_done:
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :         kfree(table);</span>
<span class="lineNum">    2916 </span>            : 
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2918"><span class="lineNum">    2918 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2919 </span>            : 
<span class="lineNum">    2920 </span><span class="lineNoCov">          0 : static void ni_populate_mc_reg_addresses(struct radeon_device *rdev,</span>
<span class="lineNum">    2921 </span>            :                                          SMC_NIslands_MCRegisters *mc_reg_table)
<span class="lineNum">    2922 </span>            : {
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2924 </span>            :         u32 i, j;
<span class="lineNum">    2925 </span>            : 
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; j &lt; ni_pi-&gt;mc_reg_table.last; j++) {</span>
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :                 if (ni_pi-&gt;mc_reg_table.valid_flag &amp; (1 &lt;&lt; j)) {</span>
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :                         if (i &gt;= SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    2929 </span>            :                                 break;
<span class="lineNum">    2930 </span><span class="lineNoCov">          0 :                         mc_reg_table-&gt;address[i].s0 =</span>
<span class="lineNum">    2931 </span><span class="lineNoCov">          0 :                                 cpu_to_be16(ni_pi-&gt;mc_reg_table.mc_reg_address[j].s0);</span>
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :                         mc_reg_table-&gt;address[i].s1 =</span>
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                                 cpu_to_be16(ni_pi-&gt;mc_reg_table.mc_reg_address[j].s1);</span>
<span class="lineNum">    2934 </span><span class="lineNoCov">          0 :                         i++;</span>
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2936 </span>            :         }
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 :         mc_reg_table-&gt;last = (u8)i;</span>
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 : }</span>
<a name="2939"><span class="lineNum">    2939 </span>            : </a>
<span class="lineNum">    2940 </span>            : 
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 : static void ni_convert_mc_registers(struct ni_mc_reg_entry *entry,</span>
<span class="lineNum">    2942 </span>            :                                     SMC_NIslands_MCRegisterSet *data,
<span class="lineNum">    2943 </span>            :                                     u32 num_entries, u32 valid_flag)
<span class="lineNum">    2944 </span>            : {
<span class="lineNum">    2945 </span>            :         u32 i, j;
<span class="lineNum">    2946 </span>            : 
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; j &lt; num_entries; j++) {</span>
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :                 if (valid_flag &amp; (1 &lt;&lt; j)) {</span>
<span class="lineNum">    2949 </span><span class="lineNoCov">          0 :                         data-&gt;value[i] = cpu_to_be32(entry-&gt;mc_data[j]);</span>
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :                         i++;</span>
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2952 </span>            :         }
<a name="2953"><span class="lineNum">    2953 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2954 </span>            : 
<span class="lineNum">    2955 </span><span class="lineNoCov">          0 : static void ni_convert_mc_reg_table_entry_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    2956 </span>            :                                                  struct rv7xx_pl *pl,
<span class="lineNum">    2957 </span>            :                                                  SMC_NIslands_MCRegisterSet *mc_reg_table_data)
<span class="lineNum">    2958 </span>            : {
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2960 </span>            :         u32 i = 0;
<span class="lineNum">    2961 </span>            : 
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ni_pi-&gt;mc_reg_table.num_entries; i++) {</span>
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :                 if (pl-&gt;mclk &lt;= ni_pi-&gt;mc_reg_table.mc_reg_table_entry[i].mclk_max)</span>
<span class="lineNum">    2964 </span>            :                         break;
<span class="lineNum">    2965 </span>            :         }
<span class="lineNum">    2966 </span>            : 
<span class="lineNum">    2967 </span><span class="lineNoCov">          0 :         if ((i == ni_pi-&gt;mc_reg_table.num_entries) &amp;&amp; (i &gt; 0))</span>
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :                 --i;</span>
<span class="lineNum">    2969 </span>            : 
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :         ni_convert_mc_registers(&amp;ni_pi-&gt;mc_reg_table.mc_reg_table_entry[i],</span>
<span class="lineNum">    2971 </span>            :                                 mc_reg_table_data,
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :                                 ni_pi-&gt;mc_reg_table.last,</span>
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :                                 ni_pi-&gt;mc_reg_table.valid_flag);</span>
<a name="2974"><span class="lineNum">    2974 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2975 </span>            : 
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 : static void ni_convert_mc_reg_table_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    2977 </span>            :                                            struct radeon_ps *radeon_state,
<span class="lineNum">    2978 </span>            :                                            SMC_NIslands_MCRegisters *mc_reg_table)
<span class="lineNum">    2979 </span>            : {
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :         struct ni_ps *state = ni_get_ps(radeon_state);</span>
<span class="lineNum">    2981 </span>            :         int i;
<span class="lineNum">    2982 </span>            : 
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :                 ni_convert_mc_reg_table_entry_to_smc(rdev,</span>
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :                                                      &amp;state-&gt;performance_levels[i],</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                                                      &amp;mc_reg_table-&gt;data[NISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT + i]);</span>
<span class="lineNum">    2987 </span>            :         }
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2989 </span>            : 
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 : static int ni_populate_mc_reg_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2991 </span>            :                                     struct radeon_ps *radeon_boot_state)
<span class="lineNum">    2992 </span>            : {
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    2996 </span><span class="lineNoCov">          0 :         struct ni_ps *boot_state = ni_get_ps(radeon_boot_state);</span>
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :         SMC_NIslands_MCRegisters *mc_reg_table = &amp;ni_pi-&gt;smc_mc_reg_table;</span>
<span class="lineNum">    2998 </span>            : 
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 :         memset(mc_reg_table, 0, sizeof(SMC_NIslands_MCRegisters));</span>
<span class="lineNum">    3000 </span>            : 
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :         rv770_write_smc_soft_register(rdev, NI_SMC_SOFT_REGISTER_seq_index, 1);</span>
<span class="lineNum">    3002 </span>            : 
<span class="lineNum">    3003 </span><span class="lineNoCov">          0 :         ni_populate_mc_reg_addresses(rdev, mc_reg_table);</span>
<span class="lineNum">    3004 </span>            : 
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :         ni_convert_mc_reg_table_entry_to_smc(rdev, &amp;boot_state-&gt;performance_levels[0],</span>
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :                                              &amp;mc_reg_table-&gt;data[0]);</span>
<span class="lineNum">    3007 </span>            : 
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :         ni_convert_mc_registers(&amp;ni_pi-&gt;mc_reg_table.mc_reg_table_entry[0],</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :                                 &amp;mc_reg_table-&gt;data[1],</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :                                 ni_pi-&gt;mc_reg_table.last,</span>
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :                                 ni_pi-&gt;mc_reg_table.valid_flag);</span>
<span class="lineNum">    3012 </span>            : 
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :         ni_convert_mc_reg_table_to_smc(rdev, radeon_boot_state, mc_reg_table);</span>
<span class="lineNum">    3014 </span>            : 
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :         return rv770_copy_bytes_to_smc(rdev, eg_pi-&gt;mc_reg_table_start,</span>
<span class="lineNum">    3016 </span>            :                                        (u8 *)mc_reg_table,
<span class="lineNum">    3017 </span>            :                                        sizeof(SMC_NIslands_MCRegisters),
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :                                        pi-&gt;sram_end);</span>
<a name="3019"><span class="lineNum">    3019 </span>            : }</a>
<span class="lineNum">    3020 </span>            : 
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 : static int ni_upload_mc_reg_table(struct radeon_device *rdev,</span>
<span class="lineNum">    3022 </span>            :                                   struct radeon_ps *radeon_new_state)
<span class="lineNum">    3023 </span>            : {
<span class="lineNum">    3024 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    3027 </span><span class="lineNoCov">          0 :         struct ni_ps *ni_new_state = ni_get_ps(radeon_new_state);</span>
<span class="lineNum">    3028 </span><span class="lineNoCov">          0 :         SMC_NIslands_MCRegisters *mc_reg_table = &amp;ni_pi-&gt;smc_mc_reg_table;</span>
<span class="lineNum">    3029 </span>            :         u16 address;
<span class="lineNum">    3030 </span>            : 
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :         memset(mc_reg_table, 0, sizeof(SMC_NIslands_MCRegisters));</span>
<span class="lineNum">    3032 </span>            : 
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :         ni_convert_mc_reg_table_to_smc(rdev, radeon_new_state, mc_reg_table);</span>
<span class="lineNum">    3034 </span>            : 
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :         address = eg_pi-&gt;mc_reg_table_start +</span>
<span class="lineNum">    3036 </span>            :                 (u16)offsetof(SMC_NIslands_MCRegisters, data[NISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT]);
<span class="lineNum">    3037 </span>            : 
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 :         return rv770_copy_bytes_to_smc(rdev, address,</span>
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :                                        (u8 *)&amp;mc_reg_table-&gt;data[NISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT],</span>
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 :                                        sizeof(SMC_NIslands_MCRegisterSet) * ni_new_state-&gt;performance_level_count,</span>
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :                                        pi-&gt;sram_end);</span>
<a name="3042"><span class="lineNum">    3042 </span>            : }</a>
<span class="lineNum">    3043 </span>            : 
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 : static int ni_init_driver_calculated_leakage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    3045 </span>            :                                                    PP_NIslands_CACTABLES *cac_tables)
<span class="lineNum">    3046 </span>            : {
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :         u32 leakage = 0;</span>
<span class="lineNum">    3050 </span>            :         unsigned int i, j, table_size;
<span class="lineNum">    3051 </span>            :         s32 t;
<span class="lineNum">    3052 </span>            :         u32 smc_leakage, max_leakage = 0;
<span class="lineNum">    3053 </span>            :         u32 scaling_factor;
<span class="lineNum">    3054 </span>            : 
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :         table_size = eg_pi-&gt;vddc_voltage_table.count;</span>
<span class="lineNum">    3056 </span>            : 
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :         if (SMC_NISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES &lt; table_size)</span>
<span class="lineNum">    3058 </span>            :                 table_size = SMC_NISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES;
<span class="lineNum">    3059 </span>            : 
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :         scaling_factor = ni_get_smc_power_scaling_factor(rdev);</span>
<span class="lineNum">    3061 </span>            : 
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SMC_NISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES; i++) {</span>
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; table_size; j++) {</span>
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :                         t = (1000 * ((i + 1) * 8));</span>
<span class="lineNum">    3065 </span>            : 
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :                         if (t &lt; ni_pi-&gt;cac_data.leakage_minimum_temperature)</span>
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :                                 t = ni_pi-&gt;cac_data.leakage_minimum_temperature;</span>
<span class="lineNum">    3068 </span>            : 
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :                         ni_calculate_leakage_for_v_and_t(rdev,</span>
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :                                                          &amp;ni_pi-&gt;cac_data.leakage_coefficients,</span>
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :                                                          eg_pi-&gt;vddc_voltage_table.entries[j].value,</span>
<span class="lineNum">    3072 </span>            :                                                          t,
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :                                                          ni_pi-&gt;cac_data.i_leakage,</span>
<span class="lineNum">    3074 </span>            :                                                          &amp;leakage);
<span class="lineNum">    3075 </span>            : 
<span class="lineNum">    3076 </span><span class="lineNoCov">          0 :                         smc_leakage = ni_scale_power_for_smc(leakage, scaling_factor) / 1000;</span>
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :                         if (smc_leakage &gt; max_leakage)</span>
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :                                 max_leakage = smc_leakage;</span>
<span class="lineNum">    3079 </span>            : 
<span class="lineNum">    3080 </span><span class="lineNoCov">          0 :                         cac_tables-&gt;cac_lkge_lut[i][j] = cpu_to_be32(smc_leakage);</span>
<span class="lineNum">    3081 </span>            :                 }
<span class="lineNum">    3082 </span>            :         }
<span class="lineNum">    3083 </span>            : 
<span class="lineNum">    3084 </span><span class="lineNoCov">          0 :         for (j = table_size; j &lt; SMC_NISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES; j++) {</span>
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; SMC_NISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES; i++)</span>
<span class="lineNum">    3086 </span><span class="lineNoCov">          0 :                         cac_tables-&gt;cac_lkge_lut[i][j] = cpu_to_be32(max_leakage);</span>
<span class="lineNum">    3087 </span>            :         }
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3089"><span class="lineNum">    3089 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3090 </span>            : 
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 : static int ni_init_simplified_leakage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    3092 </span>            :                                             PP_NIslands_CACTABLES *cac_tables)
<span class="lineNum">    3093 </span>            : {
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3095 </span>            :         struct radeon_cac_leakage_table *leakage_table =
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.cac_leakage_table;</span>
<span class="lineNum">    3097 </span>            :         u32 i, j, table_size;
<span class="lineNum">    3098 </span>            :         u32 smc_leakage, max_leakage = 0;
<span class="lineNum">    3099 </span>            :         u32 scaling_factor;
<span class="lineNum">    3100 </span>            : 
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :         if (!leakage_table)</span>
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3103 </span>            : 
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :         table_size = leakage_table-&gt;count;</span>
<span class="lineNum">    3105 </span>            : 
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;vddc_voltage_table.count != table_size)</span>
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :                 table_size = (eg_pi-&gt;vddc_voltage_table.count &lt; leakage_table-&gt;count) ?</span>
<span class="lineNum">    3108 </span>            :                         eg_pi-&gt;vddc_voltage_table.count : leakage_table-&gt;count;
<span class="lineNum">    3109 </span>            : 
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :         if (SMC_NISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES &lt; table_size)</span>
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :                 table_size = SMC_NISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES;</span>
<span class="lineNum">    3112 </span>            : 
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 :         if (table_size == 0)</span>
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3115 </span>            : 
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :         scaling_factor = ni_get_smc_power_scaling_factor(rdev);</span>
<span class="lineNum">    3117 </span>            : 
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; table_size; j++) {</span>
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :                 smc_leakage = leakage_table-&gt;entries[j].leakage;</span>
<span class="lineNum">    3120 </span>            : 
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                 if (smc_leakage &gt; max_leakage)</span>
<span class="lineNum">    3122 </span><span class="lineNoCov">          0 :                         max_leakage = smc_leakage;</span>
<span class="lineNum">    3123 </span>            : 
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; SMC_NISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES; i++)</span>
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :                         cac_tables-&gt;cac_lkge_lut[i][j] =</span>
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :                                 cpu_to_be32(ni_scale_power_for_smc(smc_leakage, scaling_factor));</span>
<span class="lineNum">    3127 </span>            :         }
<span class="lineNum">    3128 </span>            : 
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :         for (j = table_size; j &lt; SMC_NISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES; j++) {</span>
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; SMC_NISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES; i++)</span>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :                         cac_tables-&gt;cac_lkge_lut[i][j] =</span>
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :                                 cpu_to_be32(ni_scale_power_for_smc(max_leakage, scaling_factor));</span>
<span class="lineNum">    3133 </span>            :         }
<span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3135"><span class="lineNum">    3135 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3136 </span>            : 
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 : static int ni_initialize_smc_cac_tables(struct radeon_device *rdev)</span>
<span class="lineNum">    3138 </span>            : {
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    3141 </span>            :         PP_NIslands_CACTABLES *cac_tables = NULL;
<span class="lineNum">    3142 </span>            :         int i, ret;
<span class="lineNum">    3143 </span>            :         u32 reg;
<span class="lineNum">    3144 </span>            : 
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_cac == false)</span>
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3147 </span>            : 
<span class="lineNum">    3148 </span><span class="lineNoCov">          0 :         cac_tables = kzalloc(sizeof(PP_NIslands_CACTABLES), GFP_KERNEL);</span>
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :         if (!cac_tables)</span>
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    3151 </span>            : 
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 :         reg = RREG32(CG_CAC_CTRL) &amp; ~(TID_CNT_MASK | TID_UNIT_MASK);</span>
<span class="lineNum">    3153 </span><span class="lineNoCov">          0 :         reg |= (TID_CNT(ni_pi-&gt;cac_weights-&gt;tid_cnt) |</span>
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :                 TID_UNIT(ni_pi-&gt;cac_weights-&gt;tid_unit));</span>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :         WREG32(CG_CAC_CTRL, reg);</span>
<span class="lineNum">    3156 </span>            : 
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NISLANDS_DCCAC_MAX_LEVELS; i++)</span>
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;dc_cac_table[i] = ni_pi-&gt;cac_weights-&gt;dc_cac[i];</span>
<span class="lineNum">    3159 </span>            : 
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SMC_NISLANDS_BIF_LUT_NUM_OF_ENTRIES; i++)</span>
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :                 cac_tables-&gt;cac_bif_lut[i] = ni_pi-&gt;cac_weights-&gt;pcie_cac[i];</span>
<span class="lineNum">    3162 </span>            : 
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.i_leakage = rdev-&gt;pm.dpm.cac_leakage;</span>
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.pwr_const = 0;</span>
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.dc_cac_value = ni_pi-&gt;dc_cac_table[NISLANDS_DCCAC_LEVEL_0];</span>
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.bif_cac_value = 0;</span>
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.mc_wr_weight = ni_pi-&gt;cac_weights-&gt;mc_write_weight;</span>
<span class="lineNum">    3168 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.mc_rd_weight = ni_pi-&gt;cac_weights-&gt;mc_read_weight;</span>
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.allow_ovrflw = 0;</span>
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.l2num_win_tdp = ni_pi-&gt;lta_window_size;</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.num_win_tdp = 0;</span>
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.lts_truncate_n = ni_pi-&gt;lts_truncate;</span>
<span class="lineNum">    3173 </span>            : 
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;driver_calculate_cac_leakage)</span>
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 :                 ret = ni_init_driver_calculated_leakage_table(rdev, cac_tables);</span>
<span class="lineNum">    3176 </span>            :         else
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :                 ret = ni_init_simplified_leakage_table(rdev, cac_tables);</span>
<span class="lineNum">    3178 </span>            : 
<span class="lineNum">    3179 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3180 </span>            :                 goto done_free;
<span class="lineNum">    3181 </span>            : 
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :         cac_tables-&gt;pwr_const      = cpu_to_be32(ni_pi-&gt;cac_data.pwr_const);</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         cac_tables-&gt;dc_cacValue    = cpu_to_be32(ni_pi-&gt;cac_data.dc_cac_value);</span>
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :         cac_tables-&gt;bif_cacValue   = cpu_to_be32(ni_pi-&gt;cac_data.bif_cac_value);</span>
<span class="lineNum">    3185 </span><span class="lineNoCov">          0 :         cac_tables-&gt;AllowOvrflw    = ni_pi-&gt;cac_data.allow_ovrflw;</span>
<span class="lineNum">    3186 </span><span class="lineNoCov">          0 :         cac_tables-&gt;MCWrWeight     = ni_pi-&gt;cac_data.mc_wr_weight;</span>
<span class="lineNum">    3187 </span><span class="lineNoCov">          0 :         cac_tables-&gt;MCRdWeight     = ni_pi-&gt;cac_data.mc_rd_weight;</span>
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 :         cac_tables-&gt;numWin_TDP     = ni_pi-&gt;cac_data.num_win_tdp;</span>
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         cac_tables-&gt;l2numWin_TDP   = ni_pi-&gt;cac_data.l2num_win_tdp;</span>
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :         cac_tables-&gt;lts_truncate_n = ni_pi-&gt;cac_data.lts_truncate_n;</span>
<span class="lineNum">    3191 </span>            : 
<span class="lineNum">    3192 </span><span class="lineNoCov">          0 :         ret = rv770_copy_bytes_to_smc(rdev, ni_pi-&gt;cac_table_start, (u8 *)cac_tables,</span>
<span class="lineNum">    3193 </span><span class="lineNoCov">          0 :                                       sizeof(PP_NIslands_CACTABLES), pi-&gt;sram_end);</span>
<span class="lineNum">    3194 </span>            : 
<span class="lineNum">    3195 </span>            : done_free:
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3197 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_cac = false;</span>
<span class="lineNum">    3198 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment = false;</span>
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3200 </span>            : 
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :         kfree(cac_tables);</span>
<span class="lineNum">    3202 </span>            : 
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3204"><span class="lineNum">    3204 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3205 </span>            : 
<span class="lineNum">    3206 </span><span class="lineNoCov">          0 : static int ni_initialize_hardware_cac_manager(struct radeon_device *rdev)</span>
<span class="lineNum">    3207 </span>            : {
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    3209 </span>            :         u32 reg;
<span class="lineNum">    3210 </span>            : 
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :         if (!ni_pi-&gt;enable_cac ||</span>
<span class="lineNum">    3212 </span><span class="lineNoCov">          0 :             !ni_pi-&gt;cac_configuration_required)</span>
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3214 </span>            : 
<span class="lineNum">    3215 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;cac_weights == NULL)</span>
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3217 </span>            : 
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_1_WEIGHT_0) &amp; ~(WEIGHT_TCP_SIG0_MASK |</span>
<span class="lineNum">    3219 </span>            :                                                       WEIGHT_TCP_SIG1_MASK |
<span class="lineNum">    3220 </span>            :                                                       WEIGHT_TA_SIG_MASK);
<span class="lineNum">    3221 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_TCP_SIG0(ni_pi-&gt;cac_weights-&gt;weight_tcp_sig0) |</span>
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :                 WEIGHT_TCP_SIG1(ni_pi-&gt;cac_weights-&gt;weight_tcp_sig1) |</span>
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :                 WEIGHT_TA_SIG(ni_pi-&gt;cac_weights-&gt;weight_ta_sig));</span>
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_1_WEIGHT_0, reg);</span>
<span class="lineNum">    3225 </span>            : 
<span class="lineNum">    3226 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_1_WEIGHT_1) &amp; ~(WEIGHT_TCC_EN0_MASK |</span>
<span class="lineNum">    3227 </span>            :                                                       WEIGHT_TCC_EN1_MASK |
<span class="lineNum">    3228 </span>            :                                                       WEIGHT_TCC_EN2_MASK);
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_TCC_EN0(ni_pi-&gt;cac_weights-&gt;weight_tcc_en0) |</span>
<span class="lineNum">    3230 </span><span class="lineNoCov">          0 :                 WEIGHT_TCC_EN1(ni_pi-&gt;cac_weights-&gt;weight_tcc_en1) |</span>
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :                 WEIGHT_TCC_EN2(ni_pi-&gt;cac_weights-&gt;weight_tcc_en2));</span>
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_1_WEIGHT_1, reg);</span>
<span class="lineNum">    3233 </span>            : 
<span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_2_WEIGHT_0) &amp; ~(WEIGHT_CB_EN0_MASK |</span>
<span class="lineNum">    3235 </span>            :                                                       WEIGHT_CB_EN1_MASK |
<span class="lineNum">    3236 </span>            :                                                       WEIGHT_CB_EN2_MASK |
<span class="lineNum">    3237 </span>            :                                                       WEIGHT_CB_EN3_MASK);
<span class="lineNum">    3238 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_CB_EN0(ni_pi-&gt;cac_weights-&gt;weight_cb_en0) |</span>
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :                 WEIGHT_CB_EN1(ni_pi-&gt;cac_weights-&gt;weight_cb_en1) |</span>
<span class="lineNum">    3240 </span><span class="lineNoCov">          0 :                 WEIGHT_CB_EN2(ni_pi-&gt;cac_weights-&gt;weight_cb_en2) |</span>
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :                 WEIGHT_CB_EN3(ni_pi-&gt;cac_weights-&gt;weight_cb_en3));</span>
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_2_WEIGHT_0, reg);</span>
<span class="lineNum">    3243 </span>            : 
<span class="lineNum">    3244 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_2_WEIGHT_1) &amp; ~(WEIGHT_DB_SIG0_MASK |</span>
<span class="lineNum">    3245 </span>            :                                                       WEIGHT_DB_SIG1_MASK |
<span class="lineNum">    3246 </span>            :                                                       WEIGHT_DB_SIG2_MASK |
<span class="lineNum">    3247 </span>            :                                                       WEIGHT_DB_SIG3_MASK);
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_DB_SIG0(ni_pi-&gt;cac_weights-&gt;weight_db_sig0) |</span>
<span class="lineNum">    3249 </span><span class="lineNoCov">          0 :                 WEIGHT_DB_SIG1(ni_pi-&gt;cac_weights-&gt;weight_db_sig1) |</span>
<span class="lineNum">    3250 </span><span class="lineNoCov">          0 :                 WEIGHT_DB_SIG2(ni_pi-&gt;cac_weights-&gt;weight_db_sig2) |</span>
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :                 WEIGHT_DB_SIG3(ni_pi-&gt;cac_weights-&gt;weight_db_sig3));</span>
<span class="lineNum">    3252 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_2_WEIGHT_1, reg);</span>
<span class="lineNum">    3253 </span>            : 
<span class="lineNum">    3254 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_2_WEIGHT_2) &amp; ~(WEIGHT_SXM_SIG0_MASK |</span>
<span class="lineNum">    3255 </span>            :                                                       WEIGHT_SXM_SIG1_MASK |
<span class="lineNum">    3256 </span>            :                                                       WEIGHT_SXM_SIG2_MASK |
<span class="lineNum">    3257 </span>            :                                                       WEIGHT_SXS_SIG0_MASK |
<span class="lineNum">    3258 </span>            :                                                       WEIGHT_SXS_SIG1_MASK);
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_SXM_SIG0(ni_pi-&gt;cac_weights-&gt;weight_sxm_sig0) |</span>
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :                 WEIGHT_SXM_SIG1(ni_pi-&gt;cac_weights-&gt;weight_sxm_sig1) |</span>
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :                 WEIGHT_SXM_SIG2(ni_pi-&gt;cac_weights-&gt;weight_sxm_sig2) |</span>
<span class="lineNum">    3262 </span><span class="lineNoCov">          0 :                 WEIGHT_SXS_SIG0(ni_pi-&gt;cac_weights-&gt;weight_sxs_sig0) |</span>
<span class="lineNum">    3263 </span><span class="lineNoCov">          0 :                 WEIGHT_SXS_SIG1(ni_pi-&gt;cac_weights-&gt;weight_sxs_sig1));</span>
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_2_WEIGHT_2, reg);</span>
<span class="lineNum">    3265 </span>            : 
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_3_WEIGHT_0) &amp; ~(WEIGHT_XBR_0_MASK |</span>
<span class="lineNum">    3267 </span>            :                                                       WEIGHT_XBR_1_MASK |
<span class="lineNum">    3268 </span>            :                                                       WEIGHT_XBR_2_MASK |
<span class="lineNum">    3269 </span>            :                                                       WEIGHT_SPI_SIG0_MASK);
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_XBR_0(ni_pi-&gt;cac_weights-&gt;weight_xbr_0) |</span>
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :                 WEIGHT_XBR_1(ni_pi-&gt;cac_weights-&gt;weight_xbr_1) |</span>
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :                 WEIGHT_XBR_2(ni_pi-&gt;cac_weights-&gt;weight_xbr_2) |</span>
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :                 WEIGHT_SPI_SIG0(ni_pi-&gt;cac_weights-&gt;weight_spi_sig0));</span>
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_3_WEIGHT_0, reg);</span>
<span class="lineNum">    3275 </span>            : 
<span class="lineNum">    3276 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_3_WEIGHT_1) &amp; ~(WEIGHT_SPI_SIG1_MASK |</span>
<span class="lineNum">    3277 </span>            :                                                       WEIGHT_SPI_SIG2_MASK |
<span class="lineNum">    3278 </span>            :                                                       WEIGHT_SPI_SIG3_MASK |
<span class="lineNum">    3279 </span>            :                                                       WEIGHT_SPI_SIG4_MASK |
<span class="lineNum">    3280 </span>            :                                                       WEIGHT_SPI_SIG5_MASK);
<span class="lineNum">    3281 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_SPI_SIG1(ni_pi-&gt;cac_weights-&gt;weight_spi_sig1) |</span>
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :                 WEIGHT_SPI_SIG2(ni_pi-&gt;cac_weights-&gt;weight_spi_sig2) |</span>
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :                 WEIGHT_SPI_SIG3(ni_pi-&gt;cac_weights-&gt;weight_spi_sig3) |</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :                 WEIGHT_SPI_SIG4(ni_pi-&gt;cac_weights-&gt;weight_spi_sig4) |</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :                 WEIGHT_SPI_SIG5(ni_pi-&gt;cac_weights-&gt;weight_spi_sig5));</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_3_WEIGHT_1, reg);</span>
<span class="lineNum">    3287 </span>            : 
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_4_WEIGHT_0) &amp; ~(WEIGHT_LDS_SIG0_MASK |</span>
<span class="lineNum">    3289 </span>            :                                                       WEIGHT_LDS_SIG1_MASK |
<span class="lineNum">    3290 </span>            :                                                       WEIGHT_SC_MASK);
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_LDS_SIG0(ni_pi-&gt;cac_weights-&gt;weight_lds_sig0) |</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 WEIGHT_LDS_SIG1(ni_pi-&gt;cac_weights-&gt;weight_lds_sig1) |</span>
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :                 WEIGHT_SC(ni_pi-&gt;cac_weights-&gt;weight_sc));</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_4_WEIGHT_0, reg);</span>
<span class="lineNum">    3295 </span>            : 
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_4_WEIGHT_1) &amp; ~(WEIGHT_BIF_MASK |</span>
<span class="lineNum">    3297 </span>            :                                                       WEIGHT_CP_MASK |
<span class="lineNum">    3298 </span>            :                                                       WEIGHT_PA_SIG0_MASK |
<span class="lineNum">    3299 </span>            :                                                       WEIGHT_PA_SIG1_MASK |
<span class="lineNum">    3300 </span>            :                                                       WEIGHT_VGT_SIG0_MASK);
<span class="lineNum">    3301 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_BIF(ni_pi-&gt;cac_weights-&gt;weight_bif) |</span>
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :                 WEIGHT_CP(ni_pi-&gt;cac_weights-&gt;weight_cp) |</span>
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :                 WEIGHT_PA_SIG0(ni_pi-&gt;cac_weights-&gt;weight_pa_sig0) |</span>
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :                 WEIGHT_PA_SIG1(ni_pi-&gt;cac_weights-&gt;weight_pa_sig1) |</span>
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :                 WEIGHT_VGT_SIG0(ni_pi-&gt;cac_weights-&gt;weight_vgt_sig0));</span>
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_4_WEIGHT_1, reg);</span>
<span class="lineNum">    3307 </span>            : 
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_4_WEIGHT_2) &amp; ~(WEIGHT_VGT_SIG1_MASK |</span>
<span class="lineNum">    3309 </span>            :                                                       WEIGHT_VGT_SIG2_MASK |
<span class="lineNum">    3310 </span>            :                                                       WEIGHT_DC_SIG0_MASK |
<span class="lineNum">    3311 </span>            :                                                       WEIGHT_DC_SIG1_MASK |
<span class="lineNum">    3312 </span>            :                                                       WEIGHT_DC_SIG2_MASK);
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_VGT_SIG1(ni_pi-&gt;cac_weights-&gt;weight_vgt_sig1) |</span>
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :                 WEIGHT_VGT_SIG2(ni_pi-&gt;cac_weights-&gt;weight_vgt_sig2) |</span>
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :                 WEIGHT_DC_SIG0(ni_pi-&gt;cac_weights-&gt;weight_dc_sig0) |</span>
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :                 WEIGHT_DC_SIG1(ni_pi-&gt;cac_weights-&gt;weight_dc_sig1) |</span>
<span class="lineNum">    3317 </span><span class="lineNoCov">          0 :                 WEIGHT_DC_SIG2(ni_pi-&gt;cac_weights-&gt;weight_dc_sig2));</span>
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_4_WEIGHT_2, reg);</span>
<span class="lineNum">    3319 </span>            : 
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_4_WEIGHT_3) &amp; ~(WEIGHT_DC_SIG3_MASK |</span>
<span class="lineNum">    3321 </span>            :                                                       WEIGHT_UVD_SIG0_MASK |
<span class="lineNum">    3322 </span>            :                                                       WEIGHT_UVD_SIG1_MASK |
<span class="lineNum">    3323 </span>            :                                                       WEIGHT_SPARE0_MASK |
<span class="lineNum">    3324 </span>            :                                                       WEIGHT_SPARE1_MASK);
<span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_DC_SIG3(ni_pi-&gt;cac_weights-&gt;weight_dc_sig3) |</span>
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :                 WEIGHT_UVD_SIG0(ni_pi-&gt;cac_weights-&gt;weight_uvd_sig0) |</span>
<span class="lineNum">    3327 </span><span class="lineNoCov">          0 :                 WEIGHT_UVD_SIG1(ni_pi-&gt;cac_weights-&gt;weight_uvd_sig1) |</span>
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :                 WEIGHT_SPARE0(ni_pi-&gt;cac_weights-&gt;weight_spare0) |</span>
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :                 WEIGHT_SPARE1(ni_pi-&gt;cac_weights-&gt;weight_spare1));</span>
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_4_WEIGHT_3, reg);</span>
<span class="lineNum">    3331 </span>            : 
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_5_WEIGHT_0) &amp; ~(WEIGHT_SQ_VSP_MASK |</span>
<span class="lineNum">    3333 </span>            :                                                       WEIGHT_SQ_VSP0_MASK);
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 :         reg |= (WEIGHT_SQ_VSP(ni_pi-&gt;cac_weights-&gt;weight_sq_vsp) |</span>
<span class="lineNum">    3335 </span><span class="lineNoCov">          0 :                 WEIGHT_SQ_VSP0(ni_pi-&gt;cac_weights-&gt;weight_sq_vsp0));</span>
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_5_WEIGHT_0, reg);</span>
<span class="lineNum">    3337 </span>            : 
<span class="lineNum">    3338 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_5_WEIGHT_1) &amp; ~(WEIGHT_SQ_GPR_MASK);</span>
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 :         reg |= WEIGHT_SQ_GPR(ni_pi-&gt;cac_weights-&gt;weight_sq_gpr);</span>
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_5_WEIGHT_1, reg);</span>
<span class="lineNum">    3341 </span>            : 
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :         reg = RREG32_CG(CG_CAC_REGION_4_OVERRIDE_4) &amp; ~(OVR_MODE_SPARE_0_MASK |</span>
<span class="lineNum">    3343 </span>            :                                                         OVR_VAL_SPARE_0_MASK |
<span class="lineNum">    3344 </span>            :                                                         OVR_MODE_SPARE_1_MASK |
<span class="lineNum">    3345 </span>            :                                                         OVR_VAL_SPARE_1_MASK);
<span class="lineNum">    3346 </span><span class="lineNoCov">          0 :         reg |= (OVR_MODE_SPARE_0(ni_pi-&gt;cac_weights-&gt;ovr_mode_spare_0) |</span>
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :                 OVR_VAL_SPARE_0(ni_pi-&gt;cac_weights-&gt;ovr_val_spare_0) |</span>
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :                 OVR_MODE_SPARE_1(ni_pi-&gt;cac_weights-&gt;ovr_mode_spare_1) |</span>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :                 OVR_VAL_SPARE_1(ni_pi-&gt;cac_weights-&gt;ovr_val_spare_1));</span>
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :         WREG32_CG(CG_CAC_REGION_4_OVERRIDE_4, reg);</span>
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 :         reg = RREG32(SQ_CAC_THRESHOLD) &amp; ~(VSP_MASK |</span>
<span class="lineNum">    3353 </span>            :                                            VSP0_MASK |
<span class="lineNum">    3354 </span>            :                                            GPR_MASK);
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :         reg |= (VSP(ni_pi-&gt;cac_weights-&gt;vsp) |</span>
<span class="lineNum">    3356 </span><span class="lineNoCov">          0 :                 VSP0(ni_pi-&gt;cac_weights-&gt;vsp0) |</span>
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 :                 GPR(ni_pi-&gt;cac_weights-&gt;gpr));</span>
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :         WREG32(SQ_CAC_THRESHOLD, reg);</span>
<span class="lineNum">    3359 </span>            : 
<span class="lineNum">    3360 </span>            :         reg = (MCDW_WR_ENABLE |
<span class="lineNum">    3361 </span>            :                MCDX_WR_ENABLE |
<span class="lineNum">    3362 </span>            :                MCDY_WR_ENABLE |
<span class="lineNum">    3363 </span>            :                MCDZ_WR_ENABLE |
<span class="lineNum">    3364 </span>            :                INDEX(0x09D4));
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         WREG32(MC_CG_CONFIG, reg);</span>
<span class="lineNum">    3366 </span>            : 
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :         reg = (READ_WEIGHT(ni_pi-&gt;cac_weights-&gt;mc_read_weight) |</span>
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :                WRITE_WEIGHT(ni_pi-&gt;cac_weights-&gt;mc_write_weight) |</span>
<span class="lineNum">    3369 </span>            :                ALLOW_OVERFLOW);
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :         WREG32(MC_CG_DATAPORT, reg);</span>
<span class="lineNum">    3371 </span>            : 
<span class="lineNum">    3372 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3373"><span class="lineNum">    3373 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3374 </span>            : 
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 : static int ni_enable_smc_cac(struct radeon_device *rdev,</span>
<span class="lineNum">    3376 </span>            :                              struct radeon_ps *radeon_new_state,
<span class="lineNum">    3377 </span>            :                              bool enable)
<span class="lineNum">    3378 </span>            : {
<span class="lineNum">    3379 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    3380 </span>            :         int ret = 0;
<span class="lineNum">    3381 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    3382 </span>            : 
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;enable_cac) {</span>
<span class="lineNum">    3384 </span><span class="lineNoCov">          0 :                 if (enable) {</span>
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :                         if (!r600_is_uvd_state(radeon_new_state-&gt;class, radeon_new_state-&gt;class2)) {</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                                 smc_result = rv770_send_msg_to_smc(rdev, PPSMC_MSG_CollectCAC_PowerCorreln);</span>
<span class="lineNum">    3387 </span>            : 
<span class="lineNum">    3388 </span><span class="lineNoCov">          0 :                                 if (ni_pi-&gt;support_cac_long_term_average) {</span>
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                                         smc_result = rv770_send_msg_to_smc(rdev, PPSMC_CACLongTermAvgEnable);</span>
<span class="lineNum">    3390 </span><span class="lineNoCov">          0 :                                         if (PPSMC_Result_OK != smc_result)</span>
<span class="lineNum">    3391 </span><span class="lineNoCov">          0 :                                                 ni_pi-&gt;support_cac_long_term_average = false;</span>
<span class="lineNum">    3392 </span>            :                                 }
<span class="lineNum">    3393 </span>            : 
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :                                 smc_result = rv770_send_msg_to_smc(rdev, PPSMC_MSG_EnableCac);</span>
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                                 if (PPSMC_Result_OK != smc_result)</span>
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :                                         ret = -EINVAL;</span>
<span class="lineNum">    3397 </span>            : 
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                                 ni_pi-&gt;cac_enabled = (PPSMC_Result_OK == smc_result) ? true : false;</span>
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :                 } else if (ni_pi-&gt;cac_enabled) {</span>
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                         smc_result = rv770_send_msg_to_smc(rdev, PPSMC_MSG_DisableCac);</span>
<span class="lineNum">    3402 </span>            : 
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :                         ni_pi-&gt;cac_enabled = false;</span>
<span class="lineNum">    3404 </span>            : 
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :                         if (ni_pi-&gt;support_cac_long_term_average) {</span>
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :                                 smc_result = rv770_send_msg_to_smc(rdev, PPSMC_CACLongTermAvgDisable);</span>
<span class="lineNum">    3407 </span><span class="lineNoCov">          0 :                                 if (PPSMC_Result_OK != smc_result)</span>
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                                         ni_pi-&gt;support_cac_long_term_average = false;</span>
<span class="lineNum">    3409 </span>            :                         }
<span class="lineNum">    3410 </span>            :                 }
<span class="lineNum">    3411 </span>            :         }
<span class="lineNum">    3412 </span>            : 
<span class="lineNum">    3413 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3414"><span class="lineNum">    3414 </span>            : }</a>
<span class="lineNum">    3415 </span>            : 
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 : static int ni_pcie_performance_request(struct radeon_device *rdev,</span>
<span class="lineNum">    3417 </span>            :                                        u8 perf_req, bool advertise)
<span class="lineNum">    3418 </span>            : {
<span class="lineNum">    3419 </span>            : #if defined(CONFIG_ACPI)
<span class="lineNum">    3420 </span>            :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);
<span class="lineNum">    3421 </span>            : 
<span class="lineNum">    3422 </span>            :         if ((perf_req == PCIE_PERF_REQ_PECI_GEN1) ||
<span class="lineNum">    3423 </span>            :             (perf_req == PCIE_PERF_REQ_PECI_GEN2)) {
<span class="lineNum">    3424 </span>            :                 if (eg_pi-&gt;pcie_performance_request_registered == false)
<span class="lineNum">    3425 </span>            :                         radeon_acpi_pcie_notify_device_ready(rdev);
<span class="lineNum">    3426 </span>            :                 eg_pi-&gt;pcie_performance_request_registered = true;
<span class="lineNum">    3427 </span>            :                 return radeon_acpi_pcie_performance_request(rdev, perf_req, advertise);
<span class="lineNum">    3428 </span>            :         } else if ((perf_req == PCIE_PERF_REQ_REMOVE_REGISTRY) &amp;&amp;
<span class="lineNum">    3429 </span>            :                    eg_pi-&gt;pcie_performance_request_registered) {
<span class="lineNum">    3430 </span>            :                 eg_pi-&gt;pcie_performance_request_registered = false;
<span class="lineNum">    3431 </span>            :                 return radeon_acpi_pcie_performance_request(rdev, perf_req, advertise);
<span class="lineNum">    3432 </span>            :         }
<span class="lineNum">    3433 </span>            : #endif
<span class="lineNum">    3434 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3435"><span class="lineNum">    3435 </span>            : }</a>
<span class="lineNum">    3436 </span>            : 
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 : static int ni_advertise_gen2_capability(struct radeon_device *rdev)</span>
<span class="lineNum">    3438 </span>            : {
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3440 </span>            :         u32 tmp;
<span class="lineNum">    3441 </span>            : 
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :         tmp = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    3443 </span>            : 
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :         if ((tmp &amp; LC_OTHER_SIDE_EVER_SENT_GEN2) &amp;&amp;</span>
<span class="lineNum">    3445 </span><span class="lineNoCov">          0 :             (tmp &amp; LC_OTHER_SIDE_SUPPORTS_GEN2))</span>
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 :                 pi-&gt;pcie_gen2 = true;</span>
<span class="lineNum">    3447 </span>            :         else
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 :                 pi-&gt;pcie_gen2 = false;</span>
<span class="lineNum">    3449 </span>            : 
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :         if (!pi-&gt;pcie_gen2)</span>
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 :                 ni_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN2, true);</span>
<span class="lineNum">    3452 </span>            : 
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3454"><span class="lineNum">    3454 </span>            : }</a>
<span class="lineNum">    3455 </span>            : 
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 : static void ni_enable_bif_dynamic_pcie_gen2(struct radeon_device *rdev,</span>
<span class="lineNum">    3457 </span>            :                                             bool enable)
<span class="lineNum">    3458 </span>            : {
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3460 </span>            :         u32 tmp, bif;
<span class="lineNum">    3461 </span>            : 
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :         tmp = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    3463 </span>            : 
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :         if ((tmp &amp; LC_OTHER_SIDE_EVER_SENT_GEN2) &amp;&amp;</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :             (tmp &amp; LC_OTHER_SIDE_SUPPORTS_GEN2)) {</span>
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :                 if (enable) {</span>
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :                         if (!pi-&gt;boot_in_gen2) {</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                                 bif = RREG32(CG_BIF_REQ_AND_RSP) &amp; ~CG_CLIENT_REQ_MASK;</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                                 bif |= CG_CLIENT_REQ(0xd);</span>
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :                                 WREG32(CG_BIF_REQ_AND_RSP, bif);</span>
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~LC_HW_VOLTAGE_IF_CONTROL_MASK;</span>
<span class="lineNum">    3473 </span><span class="lineNoCov">          0 :                         tmp |= LC_HW_VOLTAGE_IF_CONTROL(1);</span>
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :                         tmp |= LC_GEN2_EN_STRAP;</span>
<span class="lineNum">    3475 </span>            : 
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :                         tmp |= LC_CLR_FAILED_SPD_CHANGE_CNT;</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :                         WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp);</span>
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :                         udelay(10);</span>
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~LC_CLR_FAILED_SPD_CHANGE_CNT;</span>
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :                         WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp);</span>
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :                         if (!pi-&gt;boot_in_gen2) {</span>
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :                                 bif = RREG32(CG_BIF_REQ_AND_RSP) &amp; ~CG_CLIENT_REQ_MASK;</span>
<span class="lineNum">    3484 </span><span class="lineNoCov">          0 :                                 bif |= CG_CLIENT_REQ(0xd);</span>
<span class="lineNum">    3485 </span><span class="lineNoCov">          0 :                                 WREG32(CG_BIF_REQ_AND_RSP, bif);</span>
<span class="lineNum">    3486 </span>            : 
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~LC_HW_VOLTAGE_IF_CONTROL_MASK;</span>
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~LC_GEN2_EN_STRAP;</span>
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :                         WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp);</span>
<span class="lineNum">    3491 </span>            :                 }
<span class="lineNum">    3492 </span>            :         }
<a name="3493"><span class="lineNum">    3493 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3494 </span>            : 
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 : static void ni_enable_dynamic_pcie_gen2(struct radeon_device *rdev,</span>
<span class="lineNum">    3496 </span>            :                                         bool enable)
<span class="lineNum">    3497 </span>            : {
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :         ni_enable_bif_dynamic_pcie_gen2(rdev, enable);</span>
<span class="lineNum">    3499 </span>            : 
<span class="lineNum">    3500 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE);</span>
<span class="lineNum">    3502 </span>            :         else
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE);</span>
<a name="3504"><span class="lineNum">    3504 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3505 </span>            : 
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 : void ni_set_uvd_clock_before_set_eng_clock(struct radeon_device *rdev,</span>
<span class="lineNum">    3507 </span>            :                                            struct radeon_ps *new_ps,
<span class="lineNum">    3508 </span>            :                                            struct radeon_ps *old_ps)
<span class="lineNum">    3509 </span>            : {
<span class="lineNum">    3510 </span><span class="lineNoCov">          0 :         struct ni_ps *new_state = ni_get_ps(new_ps);</span>
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :         struct ni_ps *current_state = ni_get_ps(old_ps);</span>
<span class="lineNum">    3512 </span>            : 
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :         if ((new_ps-&gt;vclk == old_ps-&gt;vclk) &amp;&amp;</span>
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :             (new_ps-&gt;dclk == old_ps-&gt;dclk))</span>
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3516 </span>            : 
<span class="lineNum">    3517 </span><span class="lineNoCov">          0 :         if (new_state-&gt;performance_levels[new_state-&gt;performance_level_count - 1].sclk &gt;=</span>
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :             current_state-&gt;performance_levels[current_state-&gt;performance_level_count - 1].sclk)</span>
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3520 </span>            : 
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :         radeon_set_uvd_clocks(rdev, new_ps-&gt;vclk, new_ps-&gt;dclk);</span>
<a name="3522"><span class="lineNum">    3522 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3523 </span>            : 
<span class="lineNum">    3524 </span><span class="lineNoCov">          0 : void ni_set_uvd_clock_after_set_eng_clock(struct radeon_device *rdev,</span>
<span class="lineNum">    3525 </span>            :                                           struct radeon_ps *new_ps,
<span class="lineNum">    3526 </span>            :                                           struct radeon_ps *old_ps)
<span class="lineNum">    3527 </span>            : {
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         struct ni_ps *new_state = ni_get_ps(new_ps);</span>
<span class="lineNum">    3529 </span><span class="lineNoCov">          0 :         struct ni_ps *current_state = ni_get_ps(old_ps);</span>
<span class="lineNum">    3530 </span>            : 
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :         if ((new_ps-&gt;vclk == old_ps-&gt;vclk) &amp;&amp;</span>
<span class="lineNum">    3532 </span><span class="lineNoCov">          0 :             (new_ps-&gt;dclk == old_ps-&gt;dclk))</span>
<span class="lineNum">    3533 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3534 </span>            : 
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 :         if (new_state-&gt;performance_levels[new_state-&gt;performance_level_count - 1].sclk &lt;</span>
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :             current_state-&gt;performance_levels[current_state-&gt;performance_level_count - 1].sclk)</span>
<span class="lineNum">    3537 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3538 </span>            : 
<span class="lineNum">    3539 </span><span class="lineNoCov">          0 :         radeon_set_uvd_clocks(rdev, new_ps-&gt;vclk, new_ps-&gt;dclk);</span>
<a name="3540"><span class="lineNum">    3540 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3541 </span>            : 
<span class="lineNum">    3542 </span><span class="lineNoCov">          0 : void ni_dpm_setup_asic(struct radeon_device *rdev)</span>
<span class="lineNum">    3543 </span>            : {
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3545 </span>            :         int r;
<span class="lineNum">    3546 </span>            : 
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 :         r = ni_mc_load_microcode(rdev);</span>
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load MC firmware!\n&quot;);</span>
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :         ni_read_clock_registers(rdev);</span>
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :         btc_read_arb_registers(rdev);</span>
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :         rv770_get_memory_type(rdev);</span>
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;pcie_performance_request)</span>
<span class="lineNum">    3554 </span><span class="lineNoCov">          0 :                 ni_advertise_gen2_capability(rdev);</span>
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :         rv770_get_pcie_gen2_status(rdev);</span>
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :         rv770_enable_acpi_pm(rdev);</span>
<a name="3557"><span class="lineNum">    3557 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3558 </span>            : 
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 : void ni_update_current_ps(struct radeon_device *rdev,</span>
<span class="lineNum">    3560 </span>            :                           struct radeon_ps *rps)
<span class="lineNum">    3561 </span>            : {
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :         struct ni_ps *new_ps = ni_get_ps(rps);</span>
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    3565 </span>            : 
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :         eg_pi-&gt;current_rps = *rps;</span>
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :         ni_pi-&gt;current_ps = *new_ps;</span>
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         eg_pi-&gt;current_rps.ps_priv = &amp;ni_pi-&gt;current_ps;</span>
<a name="3569"><span class="lineNum">    3569 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3570 </span>            : 
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 : void ni_update_requested_ps(struct radeon_device *rdev,</span>
<span class="lineNum">    3572 </span>            :                             struct radeon_ps *rps)
<span class="lineNum">    3573 </span>            : {
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :         struct ni_ps *new_ps = ni_get_ps(rps);</span>
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :         struct ni_power_info *ni_pi = ni_get_pi(rdev);</span>
<span class="lineNum">    3577 </span>            : 
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :         eg_pi-&gt;requested_rps = *rps;</span>
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :         ni_pi-&gt;requested_ps = *new_ps;</span>
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :         eg_pi-&gt;requested_rps.ps_priv = &amp;ni_pi-&gt;requested_ps;</span>
<a name="3581"><span class="lineNum">    3581 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3582 </span>            : 
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 : int ni_dpm_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    3584 </span>            : {
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :         struct radeon_ps *boot_ps = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    3588 </span>            :         int ret;
<span class="lineNum">    3589 </span>            : 
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :         if (pi-&gt;gfx_clock_gating)</span>
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :                 ni_cg_clockgating_default(rdev);</span>
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :         if (btc_dpm_enabled(rdev))</span>
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :         if (pi-&gt;mg_clock_gating)</span>
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 :                 ni_mg_clockgating_default(rdev);</span>
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;ls_clock_gating)</span>
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :                 ni_ls_clockgating_default(rdev);</span>
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control) {</span>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :                 rv770_enable_voltage_control(rdev, true);</span>
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :                 ret = cypress_construct_voltage_tables(rdev);</span>
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;cypress_construct_voltage_tables failed\n&quot;);</span>
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3604 </span>            :                 }
<span class="lineNum">    3605 </span>            :         }
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing) {</span>
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :                 ret = ni_initialize_mc_reg_table(rdev);</span>
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :                         eg_pi-&gt;dynamic_ac_timing = false;</span>
<span class="lineNum">    3610 </span>            :         }
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :         if (pi-&gt;dynamic_ss)</span>
<span class="lineNum">    3612 </span><span class="lineNoCov">          0 :                 cypress_enable_spread_spectrum(rdev, true);</span>
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :         if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :                 rv770_enable_thermal_protection(rdev, true);</span>
<span class="lineNum">    3615 </span><span class="lineNoCov">          0 :         rv770_setup_bsp(rdev);</span>
<span class="lineNum">    3616 </span><span class="lineNoCov">          0 :         rv770_program_git(rdev);</span>
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :         rv770_program_tp(rdev);</span>
<span class="lineNum">    3618 </span><span class="lineNoCov">          0 :         rv770_program_tpp(rdev);</span>
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :         rv770_program_sstp(rdev);</span>
<span class="lineNum">    3620 </span><span class="lineNoCov">          0 :         cypress_enable_display_gap(rdev);</span>
<span class="lineNum">    3621 </span><span class="lineNoCov">          0 :         rv770_program_vc(rdev);</span>
<span class="lineNum">    3622 </span><span class="lineNoCov">          0 :         if (pi-&gt;dynamic_pcie_gen2)</span>
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :                 ni_enable_dynamic_pcie_gen2(rdev, true);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :         ret = rv770_upload_firmware(rdev);</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;rv770_upload_firmware failed\n&quot;);</span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3628 </span>            :         }
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         ret = ni_process_firmware_header(rdev);</span>
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_process_firmware_header failed\n&quot;);</span>
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3633 </span>            :         }
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :         ret = ni_initial_switch_from_arb_f0_to_f1(rdev);</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_initial_switch_from_arb_f0_to_f1 failed\n&quot;);</span>
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3638 </span>            :         }
<span class="lineNum">    3639 </span><span class="lineNoCov">          0 :         ret = ni_init_smc_table(rdev);</span>
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_init_smc_table failed\n&quot;);</span>
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3643 </span>            :         }
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :         ret = ni_init_smc_spll_table(rdev);</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3646 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_init_smc_spll_table failed\n&quot;);</span>
<span class="lineNum">    3647 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3648 </span>            :         }
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :         ret = ni_init_arb_table_index(rdev);</span>
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3651 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_init_arb_table_index failed\n&quot;);</span>
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3653 </span>            :         }
<span class="lineNum">    3654 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing) {</span>
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :                 ret = ni_populate_mc_reg_table(rdev, boot_ps);</span>
<span class="lineNum">    3656 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;ni_populate_mc_reg_table failed\n&quot;);</span>
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3659 </span>            :                 }
<span class="lineNum">    3660 </span>            :         }
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         ret = ni_initialize_smc_cac_tables(rdev);</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3663 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_initialize_smc_cac_tables failed\n&quot;);</span>
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3665 </span>            :         }
<span class="lineNum">    3666 </span><span class="lineNoCov">          0 :         ret = ni_initialize_hardware_cac_manager(rdev);</span>
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_initialize_hardware_cac_manager failed\n&quot;);</span>
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3670 </span>            :         }
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :         ret = ni_populate_smc_tdp_limits(rdev, boot_ps);</span>
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3673 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_populate_smc_tdp_limits failed\n&quot;);</span>
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3675 </span>            :         }
<span class="lineNum">    3676 </span><span class="lineNoCov">          0 :         ni_program_response_times(rdev);</span>
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         r7xx_start_smc(rdev);</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :         ret = cypress_notify_smc_display_change(rdev, false);</span>
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;cypress_notify_smc_display_change failed\n&quot;);</span>
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3682 </span>            :         }
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 :         cypress_enable_sclk_control(rdev, true);</span>
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;memory_transition)</span>
<span class="lineNum">    3685 </span><span class="lineNoCov">          0 :                 cypress_enable_mclk_control(rdev, true);</span>
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :         cypress_start_dpm(rdev);</span>
<span class="lineNum">    3687 </span><span class="lineNoCov">          0 :         if (pi-&gt;gfx_clock_gating)</span>
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :                 ni_gfx_clockgating_enable(rdev, true);</span>
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :         if (pi-&gt;mg_clock_gating)</span>
<span class="lineNum">    3690 </span><span class="lineNoCov">          0 :                 ni_mg_clockgating_enable(rdev, true);</span>
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;ls_clock_gating)</span>
<span class="lineNum">    3692 </span><span class="lineNoCov">          0 :                 ni_ls_clockgating_enable(rdev, true);</span>
<span class="lineNum">    3693 </span>            : 
<span class="lineNum">    3694 </span><span class="lineNoCov">          0 :         rv770_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, true);</span>
<span class="lineNum">    3695 </span>            : 
<span class="lineNum">    3696 </span><span class="lineNoCov">          0 :         ni_update_current_ps(rdev, boot_ps);</span>
<span class="lineNum">    3697 </span>            : 
<span class="lineNum">    3698 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3699"><span class="lineNum">    3699 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3700 </span>            : 
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 : void ni_dpm_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    3702 </span>            : {
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3704 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 :         struct radeon_ps *boot_ps = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    3706 </span>            : 
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :         if (!btc_dpm_enabled(rdev))</span>
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :         rv770_clear_vc(rdev);</span>
<span class="lineNum">    3710 </span><span class="lineNoCov">          0 :         if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :                 rv770_enable_thermal_protection(rdev, false);</span>
<span class="lineNum">    3712 </span><span class="lineNoCov">          0 :         ni_enable_power_containment(rdev, boot_ps, false);</span>
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :         ni_enable_smc_cac(rdev, boot_ps, false);</span>
<span class="lineNum">    3714 </span><span class="lineNoCov">          0 :         cypress_enable_spread_spectrum(rdev, false);</span>
<span class="lineNum">    3715 </span><span class="lineNoCov">          0 :         rv770_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, false);</span>
<span class="lineNum">    3716 </span><span class="lineNoCov">          0 :         if (pi-&gt;dynamic_pcie_gen2)</span>
<span class="lineNum">    3717 </span><span class="lineNoCov">          0 :                 ni_enable_dynamic_pcie_gen2(rdev, false);</span>
<span class="lineNum">    3718 </span>            : 
<span class="lineNum">    3719 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.installed &amp;&amp;</span>
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :             r600_is_internal_thermal_sensor(rdev-&gt;pm.int_thermal_type)) {</span>
<span class="lineNum">    3721 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = false;</span>
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :                 radeon_irq_set(rdev);</span>
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3724 </span>            : 
<span class="lineNum">    3725 </span><span class="lineNoCov">          0 :         if (pi-&gt;gfx_clock_gating)</span>
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 :                 ni_gfx_clockgating_enable(rdev, false);</span>
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :         if (pi-&gt;mg_clock_gating)</span>
<span class="lineNum">    3728 </span><span class="lineNoCov">          0 :                 ni_mg_clockgating_enable(rdev, false);</span>
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;ls_clock_gating)</span>
<span class="lineNum">    3730 </span><span class="lineNoCov">          0 :                 ni_ls_clockgating_enable(rdev, false);</span>
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :         ni_stop_dpm(rdev);</span>
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :         btc_reset_to_default(rdev);</span>
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 :         ni_stop_smc(rdev);</span>
<span class="lineNum">    3734 </span><span class="lineNoCov">          0 :         ni_force_switch_to_arb_f0(rdev);</span>
<span class="lineNum">    3735 </span>            : 
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :         ni_update_current_ps(rdev, boot_ps);</span>
<a name="3737"><span class="lineNum">    3737 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3738 </span>            : 
<span class="lineNum">    3739 </span><span class="lineNoCov">          0 : static int ni_power_control_set_level(struct radeon_device *rdev)</span>
<span class="lineNum">    3740 </span>            : {
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = rdev-&gt;pm.dpm.requested_ps;</span>
<span class="lineNum">    3742 </span>            :         int ret;
<span class="lineNum">    3743 </span>            : 
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :         ret = ni_restrict_performance_levels_before_switch(rdev);</span>
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3747 </span><span class="lineNoCov">          0 :         ret = rv770_halt_smc(rdev);</span>
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3750 </span><span class="lineNoCov">          0 :         ret = ni_populate_smc_tdp_limits(rdev, new_ps);</span>
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3752 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3753 </span><span class="lineNoCov">          0 :         ret = rv770_resume_smc(rdev);</span>
<span class="lineNum">    3754 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3756 </span><span class="lineNoCov">          0 :         ret = rv770_set_sw_state(rdev);</span>
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3759 </span>            : 
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3761"><span class="lineNum">    3761 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3762 </span>            : 
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 : int ni_dpm_pre_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    3764 </span>            : {
<span class="lineNum">    3765 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3766 </span><span class="lineNoCov">          0 :         struct radeon_ps requested_ps = *rdev-&gt;pm.dpm.requested_ps;</span>
<span class="lineNum">    3767 </span>            :         struct radeon_ps *new_ps = &amp;requested_ps;
<span class="lineNum">    3768 </span>            : 
<span class="lineNum">    3769 </span><span class="lineNoCov">          0 :         ni_update_requested_ps(rdev, new_ps);</span>
<span class="lineNum">    3770 </span>            : 
<span class="lineNum">    3771 </span><span class="lineNoCov">          0 :         ni_apply_state_adjust_rules(rdev, &amp;eg_pi-&gt;requested_rps);</span>
<span class="lineNum">    3772 </span>            : 
<span class="lineNum">    3773 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3774"><span class="lineNum">    3774 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3775 </span>            : 
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 : int ni_dpm_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    3777 </span>            : {
<span class="lineNum">    3778 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;eg_pi-&gt;requested_rps;</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :         struct radeon_ps *old_ps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    3781 </span>            :         int ret;
<span class="lineNum">    3782 </span>            : 
<span class="lineNum">    3783 </span><span class="lineNoCov">          0 :         ret = ni_restrict_performance_levels_before_switch(rdev);</span>
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_restrict_performance_levels_before_switch failed\n&quot;);</span>
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3787 </span>            :         }
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :         ni_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :         ret = ni_enable_power_containment(rdev, new_ps, false);</span>
<span class="lineNum">    3790 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3791 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_enable_power_containment failed\n&quot;);</span>
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3793 </span>            :         }
<span class="lineNum">    3794 </span><span class="lineNoCov">          0 :         ret = ni_enable_smc_cac(rdev, new_ps, false);</span>
<span class="lineNum">    3795 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_enable_smc_cac failed\n&quot;);</span>
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3798 </span>            :         }
<span class="lineNum">    3799 </span><span class="lineNoCov">          0 :         ret = rv770_halt_smc(rdev);</span>
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3801 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;rv770_halt_smc failed\n&quot;);</span>
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3803 </span>            :         }
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;smu_uvd_hs)</span>
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :                 btc_notify_uvd_to_smc(rdev, new_ps);</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :         ret = ni_upload_sw_state(rdev, new_ps);</span>
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_upload_sw_state failed\n&quot;);</span>
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3810 </span>            :         }
<span class="lineNum">    3811 </span><span class="lineNoCov">          0 :         if (eg_pi-&gt;dynamic_ac_timing) {</span>
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :                 ret = ni_upload_mc_reg_table(rdev, new_ps);</span>
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    3814 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;ni_upload_mc_reg_table failed\n&quot;);</span>
<span class="lineNum">    3815 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3816 </span>            :                 }
<span class="lineNum">    3817 </span>            :         }
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :         ret = ni_program_memory_timing_parameters(rdev, new_ps);</span>
<span class="lineNum">    3819 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3820 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_program_memory_timing_parameters failed\n&quot;);</span>
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3822 </span>            :         }
<span class="lineNum">    3823 </span><span class="lineNoCov">          0 :         ret = rv770_resume_smc(rdev);</span>
<span class="lineNum">    3824 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;rv770_resume_smc failed\n&quot;);</span>
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3827 </span>            :         }
<span class="lineNum">    3828 </span><span class="lineNoCov">          0 :         ret = rv770_set_sw_state(rdev);</span>
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;rv770_set_sw_state failed\n&quot;);</span>
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3832 </span>            :         }
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :         ni_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">    3834 </span><span class="lineNoCov">          0 :         ret = ni_enable_smc_cac(rdev, new_ps, true);</span>
<span class="lineNum">    3835 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_enable_smc_cac failed\n&quot;);</span>
<span class="lineNum">    3837 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3838 </span>            :         }
<span class="lineNum">    3839 </span><span class="lineNoCov">          0 :         ret = ni_enable_power_containment(rdev, new_ps, true);</span>
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_enable_power_containment failed\n&quot;);</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3843 </span>            :         }
<span class="lineNum">    3844 </span>            : 
<span class="lineNum">    3845 </span>            :         /* update tdp */
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :         ret = ni_power_control_set_level(rdev);</span>
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ni_power_control_set_level failed\n&quot;);</span>
<span class="lineNum">    3849 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3850 </span>            :         }
<span class="lineNum">    3851 </span>            : 
<span class="lineNum">    3852 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3853"><span class="lineNum">    3853 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3854 </span>            : 
<span class="lineNum">    3855 </span><span class="lineNoCov">          0 : void ni_dpm_post_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    3856 </span>            : {
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3858 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;eg_pi-&gt;requested_rps;</span>
<span class="lineNum">    3859 </span>            : 
<span class="lineNum">    3860 </span><span class="lineNoCov">          0 :         ni_update_current_ps(rdev, new_ps);</span>
<span class="lineNum">    3861 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3862 </span>            : 
<span class="lineNum">    3863 </span>            : #if 0
<span class="lineNum">    3864 </span>            : void ni_dpm_reset_asic(struct radeon_device *rdev)
<span class="lineNum">    3865 </span>            : {
<span class="lineNum">    3866 </span>            :         ni_restrict_performance_levels_before_switch(rdev);
<span class="lineNum">    3867 </span>            :         rv770_set_boot_state(rdev);
<span class="lineNum">    3868 </span>            : }
<span class="lineNum">    3869 </span>            : #endif
<span class="lineNum">    3870 </span>            : 
<span class="lineNum">    3871 </span>            : union power_info {
<span class="lineNum">    3872 </span>            :         struct _ATOM_POWERPLAY_INFO info;
<span class="lineNum">    3873 </span>            :         struct _ATOM_POWERPLAY_INFO_V2 info_2;
<span class="lineNum">    3874 </span>            :         struct _ATOM_POWERPLAY_INFO_V3 info_3;
<span class="lineNum">    3875 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
<span class="lineNum">    3876 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
<span class="lineNum">    3877 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
<span class="lineNum">    3878 </span>            : };
<span class="lineNum">    3879 </span>            : 
<span class="lineNum">    3880 </span>            : union pplib_clock_info {
<span class="lineNum">    3881 </span>            :         struct _ATOM_PPLIB_R600_CLOCK_INFO r600;
<span class="lineNum">    3882 </span>            :         struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780;
<span class="lineNum">    3883 </span>            :         struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen;
<span class="lineNum">    3884 </span>            :         struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo;
<span class="lineNum">    3885 </span>            : };
<span class="lineNum">    3886 </span>            : 
<span class="lineNum">    3887 </span>            : union pplib_power_state {
<span class="lineNum">    3888 </span>            :         struct _ATOM_PPLIB_STATE v1;
<span class="lineNum">    3889 </span>            :         struct _ATOM_PPLIB_STATE_V2 v2;
<a name="3890"><span class="lineNum">    3890 </span>            : };</a>
<span class="lineNum">    3891 </span>            : 
<span class="lineNum">    3892 </span><span class="lineNoCov">          0 : static void ni_parse_pplib_non_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    3893 </span>            :                                           struct radeon_ps *rps,
<span class="lineNum">    3894 </span>            :                                           struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info,
<span class="lineNum">    3895 </span>            :                                           u8 table_rev)
<span class="lineNum">    3896 </span>            : {
<span class="lineNum">    3897 </span><span class="lineNoCov">          0 :         rps-&gt;caps = le32_to_cpu(non_clock_info-&gt;ulCapsAndSettings);</span>
<span class="lineNum">    3898 </span><span class="lineNoCov">          0 :         rps-&gt;class = le16_to_cpu(non_clock_info-&gt;usClassification);</span>
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :         rps-&gt;class2 = le16_to_cpu(non_clock_info-&gt;usClassification2);</span>
<span class="lineNum">    3900 </span>            : 
<span class="lineNum">    3901 </span><span class="lineNoCov">          0 :         if (ATOM_PPLIB_NONCLOCKINFO_VER1 &lt; table_rev) {</span>
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = le32_to_cpu(non_clock_info-&gt;ulVCLK);</span>
<span class="lineNum">    3903 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = le32_to_cpu(non_clock_info-&gt;ulDCLK);</span>
<span class="lineNum">    3904 </span><span class="lineNoCov">          0 :         } else if (r600_is_uvd_state(rps-&gt;class, rps-&gt;class2)) {</span>
<span class="lineNum">    3905 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = RV770_DEFAULT_VCLK_FREQ;</span>
<span class="lineNum">    3906 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = RV770_DEFAULT_DCLK_FREQ;</span>
<span class="lineNum">    3907 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3908 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = 0;</span>
<span class="lineNum">    3909 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = 0;</span>
<span class="lineNum">    3910 </span>            :         }
<span class="lineNum">    3911 </span>            : 
<span class="lineNum">    3912 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT)</span>
<span class="lineNum">    3913 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.boot_ps = rps;</span>
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE)</span>
<span class="lineNum">    3915 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.uvd_ps = rps;</span>
<a name="3916"><span class="lineNum">    3916 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3917 </span>            : 
<span class="lineNum">    3918 </span><span class="lineNoCov">          0 : static void ni_parse_pplib_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    3919 </span>            :                                       struct radeon_ps *rps, int index,
<span class="lineNum">    3920 </span>            :                                       union pplib_clock_info *clock_info)
<span class="lineNum">    3921 </span>            : {
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">    3923 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    3924 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    3925 </span><span class="lineNoCov">          0 :         struct rv7xx_pl *pl = &amp;ps-&gt;performance_levels[index];</span>
<span class="lineNum">    3926 </span>            : 
<span class="lineNum">    3927 </span><span class="lineNoCov">          0 :         ps-&gt;performance_level_count = index + 1;</span>
<span class="lineNum">    3928 </span>            : 
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 :         pl-&gt;sclk = le16_to_cpu(clock_info-&gt;evergreen.usEngineClockLow);</span>
<span class="lineNum">    3930 </span><span class="lineNoCov">          0 :         pl-&gt;sclk |= clock_info-&gt;evergreen.ucEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    3931 </span><span class="lineNoCov">          0 :         pl-&gt;mclk = le16_to_cpu(clock_info-&gt;evergreen.usMemoryClockLow);</span>
<span class="lineNum">    3932 </span><span class="lineNoCov">          0 :         pl-&gt;mclk |= clock_info-&gt;evergreen.ucMemoryClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    3933 </span>            : 
<span class="lineNum">    3934 </span><span class="lineNoCov">          0 :         pl-&gt;vddc = le16_to_cpu(clock_info-&gt;evergreen.usVDDC);</span>
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :         pl-&gt;vddci = le16_to_cpu(clock_info-&gt;evergreen.usVDDCI);</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :         pl-&gt;flags = le32_to_cpu(clock_info-&gt;evergreen.ulFlags);</span>
<span class="lineNum">    3937 </span>            : 
<span class="lineNum">    3938 </span>            :         /* patch up vddc if necessary */
<span class="lineNum">    3939 </span><span class="lineNoCov">          0 :         if (pl-&gt;vddc == 0xff01) {</span>
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 :                 if (pi-&gt;max_vddc)</span>
<span class="lineNum">    3941 </span><span class="lineNoCov">          0 :                         pl-&gt;vddc = pi-&gt;max_vddc;</span>
<span class="lineNum">    3942 </span>            :         }
<span class="lineNum">    3943 </span>            : 
<span class="lineNum">    3944 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_ACPI) {</span>
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :                 pi-&gt;acpi_vddc = pl-&gt;vddc;</span>
<span class="lineNum">    3946 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;acpi_vddci = pl-&gt;vddci;</span>
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[0].flags &amp; ATOM_PPLIB_R600_FLAGS_PCIEGEN2)</span>
<span class="lineNum">    3948 </span><span class="lineNoCov">          0 :                         pi-&gt;acpi_pcie_gen2 = true;</span>
<span class="lineNum">    3949 </span>            :                 else
<span class="lineNum">    3950 </span><span class="lineNoCov">          0 :                         pi-&gt;acpi_pcie_gen2 = false;</span>
<span class="lineNum">    3951 </span>            :         }
<span class="lineNum">    3952 </span>            : 
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :         if (rps-&gt;class2 &amp; ATOM_PPLIB_CLASSIFICATION2_ULV) {</span>
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;ulv.supported = true;</span>
<span class="lineNum">    3955 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;ulv.pl = pl;</span>
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3957 </span>            : 
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         if (pi-&gt;min_vddc_in_table &gt; pl-&gt;vddc)</span>
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :                 pi-&gt;min_vddc_in_table = pl-&gt;vddc;</span>
<span class="lineNum">    3960 </span>            : 
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :         if (pi-&gt;max_vddc_in_table &lt; pl-&gt;vddc)</span>
<span class="lineNum">    3962 </span><span class="lineNoCov">          0 :                 pi-&gt;max_vddc_in_table = pl-&gt;vddc;</span>
<span class="lineNum">    3963 </span>            : 
<span class="lineNum">    3964 </span>            :         /* patch up boot state */
<span class="lineNum">    3965 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT) {</span>
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                 u16 vddc, vddci, mvdd;</span>
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :                 radeon_atombios_get_default_voltages(rdev, &amp;vddc, &amp;vddci, &amp;mvdd);</span>
<span class="lineNum">    3968 </span><span class="lineNoCov">          0 :                 pl-&gt;mclk = rdev-&gt;clock.default_mclk;</span>
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                 pl-&gt;sclk = rdev-&gt;clock.default_sclk;</span>
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 :                 pl-&gt;vddc = vddc;</span>
<span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                 pl-&gt;vddci = vddci;</span>
<span class="lineNum">    3972 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3973 </span>            : 
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :         if ((rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UI_MASK) ==</span>
<span class="lineNum">    3975 </span>            :             ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE) {
<span class="lineNum">    3976 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk = pl-&gt;sclk;</span>
<span class="lineNum">    3977 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.mclk = pl-&gt;mclk;</span>
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.vddc = pl-&gt;vddc;</span>
<span class="lineNum">    3979 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci = pl-&gt;vddci;</span>
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :         }</span>
<a name="3981"><span class="lineNum">    3981 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3982 </span>            : 
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 : static int ni_parse_power_table(struct radeon_device *rdev)</span>
<span class="lineNum">    3984 </span>            : {
<span class="lineNum">    3985 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">    3986 </span>            :         struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
<span class="lineNum">    3987 </span>            :         union pplib_power_state *power_state;
<span class="lineNum">    3988 </span>            :         int i, j;
<span class="lineNum">    3989 </span>            :         union pplib_clock_info *clock_info;
<span class="lineNum">    3990 </span>            :         union power_info *power_info;
<span class="lineNum">    3991 </span>            :         int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
<span class="lineNum">    3992 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">    3994 </span>            :         struct ni_ps *ps;
<span class="lineNum">    3995 </span>            : 
<span class="lineNum">    3996 </span><span class="lineNoCov">          0 :         if (!atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">    3997 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset))
<span class="lineNum">    3998 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 :         power_info = (union power_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">    4000 </span>            : 
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.ps = kzalloc(sizeof(struct radeon_ps) *</span>
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :                                   power_info-&gt;pplib.ucNumStates, GFP_KERNEL);</span>
<span class="lineNum">    4003 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.ps)</span>
<span class="lineNum">    4004 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    4005 </span>            : 
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; power_info-&gt;pplib.ucNumStates; i++) {</span>
<span class="lineNum">    4007 </span><span class="lineNoCov">          0 :                 power_state = (union pplib_power_state *)</span>
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :                          le16_to_cpu(power_info-&gt;pplib.usStateArrayOffset) +</span>
<span class="lineNum">    4010 </span><span class="lineNoCov">          0 :                          i * power_info-&gt;pplib.ucStateEntrySize);</span>
<span class="lineNum">    4011 </span><span class="lineNoCov">          0 :                 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)</span>
<span class="lineNum">    4012 </span><span class="lineNoCov">          0 :                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    4013 </span><span class="lineNoCov">          0 :                          le16_to_cpu(power_info-&gt;pplib.usNonClockInfoArrayOffset) +</span>
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :                          (power_state-&gt;v1.ucNonClockStateIndex *</span>
<span class="lineNum">    4015 </span><span class="lineNoCov">          0 :                           power_info-&gt;pplib.ucNonClockSize));</span>
<span class="lineNum">    4016 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib.ucStateEntrySize - 1) {</span>
<span class="lineNum">    4017 </span>            :                         u8 *idx;
<span class="lineNum">    4018 </span><span class="lineNoCov">          0 :                         ps = kzalloc(sizeof(struct ni_ps), GFP_KERNEL);</span>
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :                         if (ps == NULL) {</span>
<span class="lineNum">    4020 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    4021 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    4022 </span>            :                         }
<span class="lineNum">    4023 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.ps[i].ps_priv = ps;</span>
<span class="lineNum">    4024 </span><span class="lineNoCov">          0 :                         ni_parse_pplib_non_clock_info(rdev, &amp;rdev-&gt;pm.dpm.ps[i],</span>
<span class="lineNum">    4025 </span>            :                                                          non_clock_info,
<span class="lineNum">    4026 </span><span class="lineNoCov">          0 :                                                          power_info-&gt;pplib.ucNonClockSize);</span>
<span class="lineNum">    4027 </span><span class="lineNoCov">          0 :                         idx = (u8 *)&amp;power_state-&gt;v1.ucClockStateIndices[0];</span>
<span class="lineNum">    4028 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; (power_info-&gt;pplib.ucStateEntrySize - 1); j++) {</span>
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :                                 clock_info = (union pplib_clock_info *)</span>
<span class="lineNum">    4030 </span><span class="lineNoCov">          0 :                                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :                                          le16_to_cpu(power_info-&gt;pplib.usClockInfoArrayOffset) +</span>
<span class="lineNum">    4032 </span><span class="lineNoCov">          0 :                                          (idx[j] * power_info-&gt;pplib.ucClockInfoSize));</span>
<span class="lineNum">    4033 </span><span class="lineNoCov">          0 :                                 ni_parse_pplib_clock_info(rdev,</span>
<span class="lineNum">    4034 </span><span class="lineNoCov">          0 :                                                           &amp;rdev-&gt;pm.dpm.ps[i], j,</span>
<span class="lineNum">    4035 </span>            :                                                           clock_info);
<span class="lineNum">    4036 </span>            :                         }
<span class="lineNum">    4037 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4038 </span>            :         }
<span class="lineNum">    4039 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.num_ps = power_info-&gt;pplib.ucNumStates;</span>
<span class="lineNum">    4040 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4041"><span class="lineNum">    4041 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4042 </span>            : 
<span class="lineNum">    4043 </span><span class="lineNoCov">          0 : int ni_dpm_init(struct radeon_device *rdev)</span>
<span class="lineNum">    4044 </span>            : {
<span class="lineNum">    4045 </span>            :         struct rv7xx_power_info *pi;
<span class="lineNum">    4046 </span>            :         struct evergreen_power_info *eg_pi;
<span class="lineNum">    4047 </span>            :         struct ni_power_info *ni_pi;
<span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    4049 </span>            :         int ret;
<span class="lineNum">    4050 </span>            : 
<span class="lineNum">    4051 </span><span class="lineNoCov">          0 :         ni_pi = kzalloc(sizeof(struct ni_power_info), GFP_KERNEL);</span>
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :         if (ni_pi == NULL)</span>
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.priv = ni_pi;</span>
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :         eg_pi = &amp;ni_pi-&gt;eg;</span>
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :         pi = &amp;eg_pi-&gt;rv7xx;</span>
<span class="lineNum">    4057 </span>            : 
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :         rv770_get_max_vddc(rdev);</span>
<span class="lineNum">    4059 </span>            : 
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ulv.supported = false;</span>
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :         pi-&gt;acpi_vddc = 0;</span>
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :         eg_pi-&gt;acpi_vddci = 0;</span>
<span class="lineNum">    4063 </span><span class="lineNoCov">          0 :         pi-&gt;min_vddc_in_table = 0;</span>
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :         pi-&gt;max_vddc_in_table = 0;</span>
<span class="lineNum">    4065 </span>            : 
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :         ret = r600_get_platform_caps(rdev);</span>
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4068 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4069 </span>            : 
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :         ret = ni_parse_power_table(rdev);</span>
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :         ret = r600_parse_extended_power_table(rdev);</span>
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4076 </span>            : 
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries =</span>
<span class="lineNum">    4078 </span><span class="lineNoCov">          0 :                 kzalloc(4 * sizeof(struct radeon_clock_voltage_dependency_entry), GFP_KERNEL);</span>
<span class="lineNum">    4079 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) {</span>
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    4082 </span>            :         }
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4;</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0;</span>
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0;</span>
<span class="lineNum">    4086 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000;</span>
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 720;</span>
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000;</span>
<span class="lineNum">    4089 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 810;</span>
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000;</span>
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 900;</span>
<span class="lineNum">    4092 </span>            : 
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :         ni_patch_dependency_tables_based_on_leakage(rdev);</span>
<span class="lineNum">    4094 </span>            : 
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.voltage_response_time == 0)</span>
<span class="lineNum">    4096 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.voltage_response_time = R600_VOLTAGERESPONSETIME_DFLT;</span>
<span class="lineNum">    4097 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.backbias_response_time == 0)</span>
<span class="lineNum">    4098 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.backbias_response_time = R600_BACKBIASRESPONSETIME_DFLT;</span>
<span class="lineNum">    4099 </span>            : 
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    4101 </span>            :                                              0, false, &amp;dividers);
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4103 </span><span class="lineNoCov">          0 :                 pi-&gt;ref_div = dividers.ref_div + 1;</span>
<span class="lineNum">    4104 </span>            :         else
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                 pi-&gt;ref_div = R600_REFERENCEDIVIDER_DFLT;</span>
<span class="lineNum">    4106 </span>            : 
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :         pi-&gt;rlp = RV770_RLP_DFLT;</span>
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :         pi-&gt;rmp = RV770_RMP_DFLT;</span>
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :         pi-&gt;lhp = RV770_LHP_DFLT;</span>
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :         pi-&gt;lmp = RV770_LMP_DFLT;</span>
<span class="lineNum">    4111 </span>            : 
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[0].rlp = RV770_RLP_DFLT;</span>
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[0].rmp = RV770_RMP_DFLT;</span>
<span class="lineNum">    4114 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[0].lhp = RV770_LHP_DFLT;</span>
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[0].lmp = RV770_LMP_DFLT;</span>
<span class="lineNum">    4116 </span>            : 
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[1].rlp = BTC_RLP_UVD_DFLT;</span>
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[1].rmp = BTC_RMP_UVD_DFLT;</span>
<span class="lineNum">    4119 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[1].lhp = BTC_LHP_UVD_DFLT;</span>
<span class="lineNum">    4120 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ats[1].lmp = BTC_LMP_UVD_DFLT;</span>
<span class="lineNum">    4121 </span>            : 
<span class="lineNum">    4122 </span><span class="lineNoCov">          0 :         eg_pi-&gt;smu_uvd_hs = true;</span>
<span class="lineNum">    4123 </span>            : 
<span class="lineNum">    4124 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pdev-&gt;device == 0x6707) {</span>
<span class="lineNum">    4125 </span><span class="lineNoCov">          0 :                 pi-&gt;mclk_strobe_mode_threshold = 55000;</span>
<span class="lineNum">    4126 </span><span class="lineNoCov">          0 :                 pi-&gt;mclk_edc_enable_threshold = 55000;</span>
<span class="lineNum">    4127 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;mclk_edc_wr_enable_threshold = 55000;</span>
<span class="lineNum">    4128 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4129 </span><span class="lineNoCov">          0 :                 pi-&gt;mclk_strobe_mode_threshold = 40000;</span>
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :                 pi-&gt;mclk_edc_enable_threshold = 40000;</span>
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :                 eg_pi-&gt;mclk_edc_wr_enable_threshold = 40000;</span>
<span class="lineNum">    4132 </span>            :         }
<span class="lineNum">    4133 </span><span class="lineNoCov">          0 :         ni_pi-&gt;mclk_rtt_mode_threshold = eg_pi-&gt;mclk_edc_wr_enable_threshold;</span>
<span class="lineNum">    4134 </span>            : 
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :         pi-&gt;voltage_control =</span>
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC, 0);</span>
<span class="lineNum">    4137 </span>            : 
<span class="lineNum">    4138 </span><span class="lineNoCov">          0 :         pi-&gt;mvdd_control =</span>
<span class="lineNum">    4139 </span><span class="lineNoCov">          0 :                 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_MVDDC, 0);</span>
<span class="lineNum">    4140 </span>            : 
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :         eg_pi-&gt;vddci_control =</span>
<span class="lineNum">    4142 </span><span class="lineNoCov">          0 :                 radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI, 0);</span>
<span class="lineNum">    4143 </span>            : 
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :         rv770_get_engine_memory_ss(rdev);</span>
<span class="lineNum">    4145 </span>            : 
<span class="lineNum">    4146 </span><span class="lineNoCov">          0 :         pi-&gt;asi = RV770_ASI_DFLT;</span>
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :         pi-&gt;pasi = CYPRESS_HASI_DFLT;</span>
<span class="lineNum">    4148 </span><span class="lineNoCov">          0 :         pi-&gt;vrc = CYPRESS_VRC_DFLT;</span>
<span class="lineNum">    4149 </span>            : 
<span class="lineNum">    4150 </span><span class="lineNoCov">          0 :         pi-&gt;power_gating = false;</span>
<span class="lineNum">    4151 </span>            : 
<span class="lineNum">    4152 </span><span class="lineNoCov">          0 :         pi-&gt;gfx_clock_gating = true;</span>
<span class="lineNum">    4153 </span>            : 
<span class="lineNum">    4154 </span><span class="lineNoCov">          0 :         pi-&gt;mg_clock_gating = true;</span>
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :         pi-&gt;mgcgtssm = true;</span>
<span class="lineNum">    4156 </span><span class="lineNoCov">          0 :         eg_pi-&gt;ls_clock_gating = false;</span>
<span class="lineNum">    4157 </span><span class="lineNoCov">          0 :         eg_pi-&gt;sclk_deep_sleep = false;</span>
<span class="lineNum">    4158 </span>            : 
<span class="lineNum">    4159 </span><span class="lineNoCov">          0 :         pi-&gt;dynamic_pcie_gen2 = true;</span>
<span class="lineNum">    4160 </span>            : 
<span class="lineNum">    4161 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.int_thermal_type != THERMAL_TYPE_NONE)</span>
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_protection = true;</span>
<span class="lineNum">    4163 </span>            :         else
<span class="lineNum">    4164 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_protection = false;</span>
<span class="lineNum">    4165 </span>            : 
<span class="lineNum">    4166 </span><span class="lineNoCov">          0 :         pi-&gt;display_gap = true;</span>
<span class="lineNum">    4167 </span>            : 
<span class="lineNum">    4168 </span><span class="lineNoCov">          0 :         pi-&gt;dcodt = true;</span>
<span class="lineNum">    4169 </span>            : 
<span class="lineNum">    4170 </span><span class="lineNoCov">          0 :         pi-&gt;ulps = true;</span>
<span class="lineNum">    4171 </span>            : 
<span class="lineNum">    4172 </span><span class="lineNoCov">          0 :         eg_pi-&gt;dynamic_ac_timing = true;</span>
<span class="lineNum">    4173 </span><span class="lineNoCov">          0 :         eg_pi-&gt;abm = true;</span>
<span class="lineNum">    4174 </span><span class="lineNoCov">          0 :         eg_pi-&gt;mcls = true;</span>
<span class="lineNum">    4175 </span><span class="lineNoCov">          0 :         eg_pi-&gt;light_sleep = true;</span>
<span class="lineNum">    4176 </span><span class="lineNoCov">          0 :         eg_pi-&gt;memory_transition = true;</span>
<span class="lineNum">    4177 </span>            : #if defined(CONFIG_ACPI)
<span class="lineNum">    4178 </span>            :         eg_pi-&gt;pcie_performance_request =
<span class="lineNum">    4179 </span>            :                 radeon_acpi_is_pcie_performance_request_supported(rdev);
<span class="lineNum">    4180 </span>            : #else
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :         eg_pi-&gt;pcie_performance_request = false;</span>
<span class="lineNum">    4182 </span>            : #endif
<span class="lineNum">    4183 </span>            : 
<span class="lineNum">    4184 </span><span class="lineNoCov">          0 :         eg_pi-&gt;dll_default_on = false;</span>
<span class="lineNum">    4185 </span>            : 
<span class="lineNum">    4186 </span><span class="lineNoCov">          0 :         eg_pi-&gt;sclk_deep_sleep = false;</span>
<span class="lineNum">    4187 </span>            : 
<span class="lineNum">    4188 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_stutter_mode_threshold = 0;</span>
<span class="lineNum">    4189 </span>            : 
<span class="lineNum">    4190 </span><span class="lineNoCov">          0 :         pi-&gt;sram_end = SMC_RAM_END;</span>
<span class="lineNum">    4191 </span>            : 
<span class="lineNum">    4192 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.mclk_sclk_ratio = 3;</span>
<span class="lineNum">    4193 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_vddci_delta = 200;</span>
<span class="lineNum">    4194 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.min_vddc_for_pcie_gen2 = 900;</span>
<span class="lineNum">    4195 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_sclk_values.count = ARRAY_SIZE(btc_valid_sclk);</span>
<span class="lineNum">    4196 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_sclk_values.values = btc_valid_sclk;</span>
<span class="lineNum">    4197 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_mclk_values.count = 0;</span>
<span class="lineNum">    4198 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_mclk_values.values = NULL;</span>
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.sclk_mclk_delta = 12500;</span>
<span class="lineNum">    4200 </span>            : 
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.leakage_coefficients.at = 516;</span>
<span class="lineNum">    4202 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.leakage_coefficients.bt = 18;</span>
<span class="lineNum">    4203 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.leakage_coefficients.av = 51;</span>
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_data.leakage_coefficients.bv = 2957;</span>
<span class="lineNum">    4205 </span>            : 
<span class="lineNum">    4206 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">    4207 </span>            :         case 0x6700:
<span class="lineNum">    4208 </span>            :         case 0x6701:
<span class="lineNum">    4209 </span>            :         case 0x6702:
<span class="lineNum">    4210 </span>            :         case 0x6703:
<span class="lineNum">    4211 </span>            :         case 0x6718:
<span class="lineNum">    4212 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;cac_weights = &amp;cac_weights_cayman_xt;</span>
<span class="lineNum">    4213 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4214 </span>            :         case 0x6705:
<span class="lineNum">    4215 </span>            :         case 0x6719:
<span class="lineNum">    4216 </span>            :         case 0x671D:
<span class="lineNum">    4217 </span>            :         case 0x671C:
<span class="lineNum">    4218 </span>            :         default:
<span class="lineNum">    4219 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;cac_weights = &amp;cac_weights_cayman_pro;</span>
<span class="lineNum">    4220 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4221 </span>            :         case 0x6704:
<span class="lineNum">    4222 </span>            :         case 0x6706:
<span class="lineNum">    4223 </span>            :         case 0x6707:
<span class="lineNum">    4224 </span>            :         case 0x6708:
<span class="lineNum">    4225 </span>            :         case 0x6709:
<span class="lineNum">    4226 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;cac_weights = &amp;cac_weights_cayman_le;</span>
<span class="lineNum">    4227 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4228 </span>            :         }
<span class="lineNum">    4229 </span>            : 
<span class="lineNum">    4230 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;cac_weights-&gt;enable_power_containment_by_default) {</span>
<span class="lineNum">    4231 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment = true;</span>
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_cac = true;</span>
<span class="lineNum">    4233 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_sq_ramping = true;</span>
<span class="lineNum">    4234 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4235 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_power_containment = false;</span>
<span class="lineNum">    4236 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_cac = false;</span>
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;enable_sq_ramping = false;</span>
<span class="lineNum">    4238 </span>            :         }
<span class="lineNum">    4239 </span>            : 
<span class="lineNum">    4240 </span><span class="lineNoCov">          0 :         ni_pi-&gt;driver_calculate_cac_leakage = false;</span>
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :         ni_pi-&gt;cac_configuration_required = true;</span>
<span class="lineNum">    4242 </span>            : 
<span class="lineNum">    4243 </span><span class="lineNoCov">          0 :         if (ni_pi-&gt;cac_configuration_required) {</span>
<span class="lineNum">    4244 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;support_cac_long_term_average = true;</span>
<span class="lineNum">    4245 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;lta_window_size = ni_pi-&gt;cac_weights-&gt;l2_lta_window_size;</span>
<span class="lineNum">    4246 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;lts_truncate = ni_pi-&gt;cac_weights-&gt;lts_truncate;</span>
<span class="lineNum">    4247 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;support_cac_long_term_average = false;</span>
<span class="lineNum">    4249 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;lta_window_size = 0;</span>
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :                 ni_pi-&gt;lts_truncate = 0;</span>
<span class="lineNum">    4251 </span>            :         }
<span class="lineNum">    4252 </span>            : 
<span class="lineNum">    4253 </span><span class="lineNoCov">          0 :         ni_pi-&gt;use_power_boost_limit = true;</span>
<span class="lineNum">    4254 </span>            : 
<span class="lineNum">    4255 </span>            :         /* make sure dc limits are valid */
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) ||</span>
<span class="lineNum">    4257 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0))</span>
<span class="lineNum">    4258 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc =</span>
<span class="lineNum">    4259 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">    4260 </span>            : 
<span class="lineNum">    4261 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4262"><span class="lineNum">    4262 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4263 </span>            : 
<span class="lineNum">    4264 </span><span class="lineNoCov">          0 : void ni_dpm_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    4265 </span>            : {
<span class="lineNum">    4266 </span>            :         int i;
<span class="lineNum">    4267 </span>            : 
<span class="lineNum">    4268 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;pm.dpm.num_ps; i++) {</span>
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :                 kfree(rdev-&gt;pm.dpm.ps[i].ps_priv);</span>
<span class="lineNum">    4270 </span>            :         }
<span class="lineNum">    4271 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.priv);</span>
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries);</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :         r600_free_extended_power_table(rdev);</span>
<a name="4275"><span class="lineNum">    4275 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4276 </span>            : 
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 : void ni_dpm_print_power_state(struct radeon_device *rdev,</span>
<span class="lineNum">    4278 </span>            :                               struct radeon_ps *rps)
<span class="lineNum">    4279 </span>            : {
<span class="lineNum">    4280 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    4281 </span>            :         struct rv7xx_pl *pl;
<span class="lineNum">    4282 </span>            :         int i;
<span class="lineNum">    4283 </span>            : 
<span class="lineNum">    4284 </span><span class="lineNoCov">          0 :         r600_dpm_print_class_info(rps-&gt;class, rps-&gt;class2);</span>
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 :         r600_dpm_print_cap_info(rps-&gt;caps);</span>
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :         printk(&quot;\tuvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[i];</span>
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_TAHITI)</span>
<span class="lineNum">    4290 </span><span class="lineNoCov">          0 :                         printk(&quot;\t\tpower level %d    sclk: %u mclk: %u vddc: %u vddci: %u pcie gen: %u\n&quot;,</span>
<span class="lineNum">    4291 </span>            :                                i, pl-&gt;sclk, pl-&gt;mclk, pl-&gt;vddc, pl-&gt;vddci, pl-&gt;pcie_gen + 1);
<span class="lineNum">    4292 </span>            :                 else
<span class="lineNum">    4293 </span><span class="lineNoCov">          0 :                         printk(&quot;\t\tpower level %d    sclk: %u mclk: %u vddc: %u vddci: %u\n&quot;,</span>
<span class="lineNum">    4294 </span>            :                                i, pl-&gt;sclk, pl-&gt;mclk, pl-&gt;vddc, pl-&gt;vddci);
<span class="lineNum">    4295 </span>            :         }
<span class="lineNum">    4296 </span><span class="lineNoCov">          0 :         r600_dpm_print_ps_status(rdev, rps);</span>
<a name="4297"><span class="lineNum">    4297 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4298 </span>            : 
<span class="lineNum">    4299 </span><span class="lineNoCov">          0 : void ni_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    4300 </span>            :                                                     struct seq_file *m)
<span class="lineNum">    4301 </span>            : {
<span class="lineNum">    4302 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4303 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    4305 </span>            :         struct rv7xx_pl *pl;
<span class="lineNum">    4306 </span>            :         u32 current_index =
<span class="lineNum">    4307 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURRENT_STATE_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    4308 </span>            :                 CURRENT_STATE_INDEX_SHIFT;
<span class="lineNum">    4309 </span>            : 
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :         if (current_index &gt;= ps-&gt;performance_level_count) {</span>
<span class="lineNum">    4311 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;invalid dpm profile %d\n&quot;, current_index);</span>
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[current_index];</span>
<span class="lineNum">    4314 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;uvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">    4315 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;power level %d    sclk: %u mclk: %u vddc: %u vddci: %u\n&quot;,</span>
<span class="lineNum">    4316 </span><span class="lineNoCov">          0 :                            current_index, pl-&gt;sclk, pl-&gt;mclk, pl-&gt;vddc, pl-&gt;vddci);</span>
<span class="lineNum">    4317 </span>            :         }
<a name="4318"><span class="lineNum">    4318 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4319 </span>            : 
<span class="lineNum">    4320 </span><span class="lineNoCov">          0 : u32 ni_dpm_get_current_sclk(struct radeon_device *rdev)</span>
<span class="lineNum">    4321 </span>            : {
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    4324 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    4325 </span>            :         struct rv7xx_pl *pl;
<span class="lineNum">    4326 </span>            :         u32 current_index =
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURRENT_STATE_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    4328 </span>            :                 CURRENT_STATE_INDEX_SHIFT;
<span class="lineNum">    4329 </span>            : 
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :         if (current_index &gt;= ps-&gt;performance_level_count) {</span>
<span class="lineNum">    4331 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4332 </span>            :         } else {
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[current_index];</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :                 return pl-&gt;sclk;</span>
<span class="lineNum">    4335 </span>            :         }
<a name="4336"><span class="lineNum">    4336 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4337 </span>            : 
<span class="lineNum">    4338 </span><span class="lineNoCov">          0 : u32 ni_dpm_get_current_mclk(struct radeon_device *rdev)</span>
<span class="lineNum">    4339 </span>            : {
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;eg_pi-&gt;current_rps;</span>
<span class="lineNum">    4342 </span><span class="lineNoCov">          0 :         struct ni_ps *ps = ni_get_ps(rps);</span>
<span class="lineNum">    4343 </span>            :         struct rv7xx_pl *pl;
<span class="lineNum">    4344 </span>            :         u32 current_index =
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURRENT_STATE_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    4346 </span>            :                 CURRENT_STATE_INDEX_SHIFT;
<span class="lineNum">    4347 </span>            : 
<span class="lineNum">    4348 </span><span class="lineNoCov">          0 :         if (current_index &gt;= ps-&gt;performance_level_count) {</span>
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4350 </span>            :         } else {
<span class="lineNum">    4351 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[current_index];</span>
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :                 return pl-&gt;mclk;</span>
<span class="lineNum">    4353 </span>            :         }
<a name="4354"><span class="lineNum">    4354 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4355 </span>            : 
<span class="lineNum">    4356 </span><span class="lineNoCov">          0 : u32 ni_dpm_get_sclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">    4357 </span>            : {
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4359 </span><span class="lineNoCov">          0 :         struct ni_ps *requested_state = ni_get_ps(&amp;eg_pi-&gt;requested_rps);</span>
<span class="lineNum">    4360 </span>            : 
<span class="lineNum">    4361 </span><span class="lineNoCov">          0 :         if (low)</span>
<span class="lineNum">    4362 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">    4363 </span>            :         else
<span class="lineNum">    4364 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[requested_state-&gt;performance_level_count - 1].sclk;</span>
<a name="4365"><span class="lineNum">    4365 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4366 </span>            : 
<span class="lineNum">    4367 </span><span class="lineNoCov">          0 : u32 ni_dpm_get_mclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">    4368 </span>            : {
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :         struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);</span>
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :         struct ni_ps *requested_state = ni_get_ps(&amp;eg_pi-&gt;requested_rps);</span>
<span class="lineNum">    4371 </span>            : 
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :         if (low)</span>
<span class="lineNum">    4373 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[0].mclk;</span>
<span class="lineNum">    4374 </span>            :         else
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[requested_state-&gt;performance_level_count - 1].mclk;</span>
<span class="lineNum">    4376 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4377 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
