-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sum_engine_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    t0_V : IN STD_LOGIC_VECTOR (8 downto 0);
    t1_V : IN STD_LOGIC_VECTOR (8 downto 0);
    t2_V : IN STD_LOGIC_VECTOR (8 downto 0);
    t3_V : IN STD_LOGIC_VECTOR (8 downto 0);
    t4_V : IN STD_LOGIC_VECTOR (8 downto 0);
    t5_V : IN STD_LOGIC_VECTOR (8 downto 0);
    t6_V : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of sum_engine_1 is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal t6_V_read_reg_178 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ret_V_fu_84_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_reg_183 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_1_fu_98_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_1_reg_188 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_2_fu_112_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_2_reg_193 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1192_fu_135_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1192_reg_198 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_3_fu_152_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_3_reg_203 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lhs_V_fu_76_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_fu_80_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_1_fu_90_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_1_fu_94_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_2_fu_104_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_2_fu_108_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add2_V_fu_118_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_cast2_fu_129_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1192_fu_132_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_3_fu_141_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln728_fu_125_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln728_1_fu_148_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_158_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_6_fu_165_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add4_V_fu_169_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal t0_V_int_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal t1_V_int_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal t2_V_int_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal t3_V_int_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal t4_V_int_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal t5_V_int_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal t6_V_int_reg : STD_LOGIC_VECTOR (8 downto 0);


begin




    t0_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t0_V_int_reg <= t0_V;
        end if;
    end process;

    t1_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t1_V_int_reg <= t1_V;
        end if;
    end process;

    t2_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t2_V_int_reg <= t2_V;
        end if;
    end process;

    t3_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t3_V_int_reg <= t3_V;
        end if;
    end process;

    t4_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t4_V_int_reg <= t4_V;
        end if;
    end process;

    t5_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t5_V_int_reg <= t5_V;
        end if;
    end process;

    t6_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            t6_V_int_reg <= t6_V;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_reg_198 <= add_ln1192_fu_135_p2;
                ret_V_1_reg_188 <= ret_V_1_fu_98_p2;
                ret_V_2_reg_193 <= ret_V_2_fu_112_p2;
                    ret_V_3_reg_203(12 downto 2) <= ret_V_3_fu_152_p2(12 downto 2);
                ret_V_reg_183 <= ret_V_fu_84_p2;
                t6_V_read_reg_178 <= t6_V_int_reg;
            end if;
        end if;
    end process;
    ret_V_3_reg_203(1 downto 0) <= "00";
    add2_V_fu_118_p3 <= (ret_V_2_reg_193 & ap_const_lv2_0);
        add4_V_fu_169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_3_reg_203),14));

    add_ln1192_fu_135_p2 <= std_logic_vector(signed(p_cast2_fu_129_p1) + signed(sext_ln1192_fu_132_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= std_logic_vector(signed(p_Val2_6_fu_165_p1) + signed(add4_V_fu_169_p1));
        lhs_V_1_fu_90_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t2_V_int_reg),10));

        lhs_V_2_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t4_V_int_reg),10));

        lhs_V_fu_76_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t0_V_int_reg),10));

        p_Val2_6_fu_165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_158_p3),14));

        p_cast2_fu_129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_1_reg_188),11));

    ret_V_1_fu_98_p2 <= std_logic_vector(signed(lhs_V_1_fu_90_p1) + signed(rhs_V_1_fu_94_p1));
    ret_V_2_fu_112_p2 <= std_logic_vector(signed(lhs_V_2_fu_104_p1) + signed(rhs_V_2_fu_108_p1));
    ret_V_3_fu_152_p2 <= std_logic_vector(signed(sext_ln728_fu_125_p1) + signed(sext_ln728_1_fu_148_p1));
    ret_V_fu_84_p2 <= std_logic_vector(signed(lhs_V_fu_76_p1) + signed(rhs_V_fu_80_p1));
        rhs_V_1_fu_94_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t3_V_int_reg),10));

        rhs_V_2_fu_108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t5_V_int_reg),10));

    rhs_V_3_fu_141_p3 <= (t6_V_read_reg_178 & ap_const_lv2_0);
        rhs_V_fu_80_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t1_V_int_reg),10));

        sext_ln1192_fu_132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_reg_183),11));

        sext_ln728_1_fu_148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_3_fu_141_p3),13));

        sext_ln728_fu_125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add2_V_fu_118_p3),13));

    tmp_fu_158_p3 <= (add_ln1192_reg_198 & ap_const_lv2_0);
end behav;
