digraph "DependenceGraph" {
	compound=true label="Graph 0x7ffea69e8e40 has 23 nodes\n
	dd color: black
	cd color: blue"

	/* subgraph 0x184c620 nodes */
	subgraph cluster_0x184c620 {
		style="filled, rounded" fillcolor=gray95
		label="Subgraph add [0x184c620]\nhas 9 nodes
"
		NODE0x184cdb0 [label="[f] IN ARG i32 %x" style=filled fillcolor=white]
		/* -- node 0x1845a50
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184cdb0 -> NODE0x184d960 [color="black" rank=max]
		/* CD edges */
		NODE0x184cf00 [label="[f] OUT ARG i32 %x" style=filled fillcolor=white]
		/* -- node 0x1845a50
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184cf00 -> NODE0x184f0c0 [color="black" rank=max]
		/* CD edges */
		NODE0x184d0d0 [label="[f] IN ARG i32 %y" style=filled fillcolor=white]
		/* -- node 0x1845a78
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184d0d0 -> NODE0x184db10 [color="black" rank=max]
		/* CD edges */
		NODE0x184d220 [label="[f] OUT ARG i32 %y" style=filled fillcolor=white]
		/* -- node 0x1845a78
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184d220 -> NODE0x184f560 [color="black" rank=max]
		/* CD edges */
		/* Basic Block label  [0x184d3f0] */
		subgraph cluster_bb_0x184d3f0 {
			style=filled fillcolor=white
			label="label  [0x184d3f0]		\ndfs order: 9"
			NODE0x184d600 [label="0x1845b48"]
			NODE0x184d7b0 [label="0x1845ba8"]
			NODE0x184d960 [label="0x18433c0"]
			NODE0x184db10 [label="0x1843440"]
			NODE0x184dcc0 [label="0x18434a8"]
			NODE0x184de70 [label="0x1848008"]
			NODE0x184e020 [label="0x1848080"]
			NODE0x184e1d0 [label="0x18480d8"]
			NODE0x184e380 [label="0x1848138"]
		} /* cluster_bb_0x184d3f0 */

	NODE0x184e380 -> NODE0x184e570 [penwidth=2 label="255"  ltail=cluster_bb_0x184d3f0  lhead=cluster_bb_0x184e6c0]
		NODE0x184d960 [label="  store i32 %x, i32* %1, align 4" style=filled fillcolor=white]
		/* -- node 0x18433c0
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184d960 -> NODE0x184dcc0 [color="black" rank=max]
		/* CD edges */
		NODE0x184db10 [label="  store i32 %y, i32* %2, align 4" style=filled fillcolor=white]
		/* -- node 0x1843440
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184db10 -> NODE0x184de70 [color="black" rank=max]
		/* CD edges */
		NODE0x184dcc0 [label="  %3 = load i32, i32* %1, align 4" style=filled fillcolor=white]
		/* -- node 0x18434a8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184dcc0 -> NODE0x184e020 [color="black" rank=max]
		/* CD edges */
		NODE0x184d600 [label="  %1 = alloca i32, align 4" style=filled fillcolor=white]
		/* -- node 0x1845b48
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184d600 -> NODE0x184d960 [color="black" rank=max]
		NODE0x184d600 -> NODE0x184dcc0 [color="black" rank=max]
		/* CD edges */
		NODE0x184d7b0 [label="  %2 = alloca i32, align 4" style=filled fillcolor=white]
		/* -- node 0x1845ba8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184d7b0 -> NODE0x184db10 [color="black" rank=max]
		NODE0x184d7b0 -> NODE0x184de70 [color="black" rank=max]
		/* CD edges */
		NODE0x184de70 [label="  %4 = load i32, i32* %2, align 4" style=filled fillcolor=white]
		/* -- node 0x1848008
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184de70 -> NODE0x184e020 [color="black" rank=max]
		/* CD edges */
		NODE0x184e020 [label="  %5 = add nsw i32 %3, %4" style=filled fillcolor=white]
		/* -- node 0x1848080
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184e020 -> NODE0x184e1d0 [color="black" rank=max]
		/* CD edges */
		NODE0x184e1d0 [label="  %6 = sext i32 %5 to i64" style=filled fillcolor=white]
		/* -- node 0x18480d8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184e1d0 -> NODE0x184e380 [color="black" rank=max]
		/* CD edges */
		NODE0x184e380 [label="  ret i64 %6" style=filled fillcolor=white]
		/* -- node 0x1848138
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184e380 -> NODE0x184e570 [color="blue"]
		NODE0x18412c0 [label="GLOB @.str1 = private unnamed_addr constant [6 x i8] c\"a > 0\00\", align 1" style=filled fillcolor=white]
		/* -- node 0x1840298
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x1841670 [label="GLOB @__PRETTY_FUNCTION__.main = private unnamed_addr constant [11 x i8] c\"int main()\00\", align 1" style=filled fillcolor=white]
		/* -- node 0x18421c8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x18417c0 [label="GLOB @.str3 = private unnamed_addr constant [11 x i8] c\"fact: %lu\0A\00\", align 1" style=filled fillcolor=white]
		/* -- node 0x1842248
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184c770 [label="GLOB FUNC add" style=filled fillcolor=white]
		/* -- node 0x1842418
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184c770 -> NODE0x184c430 [color="black" rank=max]
		/* CD edges */
		NODE0x184c770 -> NODE0x184cdb0 [color="blue"]
		NODE0x184c770 -> NODE0x184cf00 [color="blue"]
		NODE0x184c770 -> NODE0x184d0d0 [color="blue"]
		NODE0x184c770 -> NODE0x184d220 [color="blue"]
		NODE0x184c770 -> NODE0x184d600 [color="blue"]
		NODE0x1841910 [label="GLOB FUNC main" style=filled fillcolor=white]
		/* -- node 0x18424a8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x1841910 -> NODE0x1849920 [color="blue"]
		NODE0x1841520 [label="GLOB @.str2 = private unnamed_addr constant [17 x i8] c\"samples/prog-a.c\00\", align 1" style=filled fillcolor=white]
		/* -- node 0x18427a8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x1841120 [label="GLOB @.str = private unnamed_addr constant [3 x i8] c\"%d\00\", align 1" style=filled fillcolor=white]
		/* -- node 0x1843238
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
	}
	/* subgraph 0x7ffea69e8e40 nodes */
	subgraph cluster_0x7ffea69e8e40 {
		style="filled, rounded" fillcolor=gray95
		label="Subgraph main [0x7ffea69e8e40]\nhas 23 nodes
"
		/* Basic Block label  [0x1841aa0] */
		subgraph cluster_bb_0x1841aa0 {
			style=filled fillcolor=white
			label="label  [0x1841aa0]		\ndfs order: 1"
			NODE0x1849920 [label="0x1848a38"]
			NODE0x1849a70 [label="0x1848a98"]
			NODE0x1849bc0 [label="0x1848af8"]
			NODE0x1849d10 [label="0x1848b58"]
			NODE0x1849ea0 [label="0x1848bd0"]
			NODE0x184a030 [label="0x1848c50"]
			NODE0x184a1c0 [label="0x1848cb8"]
		} /* cluster_bb_0x1841aa0 */

		/* Basic Block label  [0x184a390] */
		subgraph cluster_bb_0x184a390 {
			style=filled fillcolor=white
			label="label  [0x184a390]		\ndfs order: 2"
			NODE0x184a5a0 [label="0x1848d48"]
			NODE0x184a730 [label="0x1848dd0"]
			NODE0x184a8c0 [label="0x1848e58"]
		} /* cluster_bb_0x184a390 */

		/* Basic Block label  [0x184aa90] */
		subgraph cluster_bb_0x184aa90 {
			style=filled fillcolor=white
			label="label  [0x184aa90]		\ndfs order: 5"
			NODE0x184aca0 [label="0x1848eb8"]
			NODE0x184ae30 [label="0x1848f30"]
			NODE0x184afc0 [label="0x1848fb8"]
		} /* cluster_bb_0x184aa90 */

		/* Basic Block label  [0x184b190] */
		subgraph cluster_bb_0x184b190 {
			style=filled fillcolor=white
			label="label  [0x184b190]		\ndfs order: 7"
			NODE0x184b3a0 [label="0x1849018"]
		} /* cluster_bb_0x184b190 */

		/* Basic Block label  [0x184b570] */
		subgraph cluster_bb_0x184b570 {
			style=filled fillcolor=white
			label="label  [0x184b570]		\ndfs order: 6"
			NODE0x184b780 [label="0x18490d8"]
			NODE0x184b910 [label="0x1849130"]
		} /* cluster_bb_0x184b570 */

		/* Basic Block label  [0x184bae0] */
		subgraph cluster_bb_0x184bae0 {
			style=filled fillcolor=white
			label="label  [0x184bae0]"
			NODE0x184bcf0 [label="0x1849188"]
		} /* cluster_bb_0x184bae0 */

		/* Basic Block label  [0x184bec0] */
		subgraph cluster_bb_0x184bec0 {
			style=filled fillcolor=white
			label="label  [0x184bec0]		\ndfs order: 8"
			NODE0x184c0d0 [label="0x18491e8"]
			NODE0x184c280 [label="0x18476e8"]
			NODE0x184c430 [label="0x1847778"]
			NODE0x184f940 [label="0x1847818"]
			NODE0x184fb20 [label="0x1847888"]
		} /* cluster_bb_0x184bec0 */

		/* Basic Block label  [0x184fd10] */
		subgraph cluster_bb_0x184fd10 {
			style=filled fillcolor=white
			label="label  [0x184fd10]		\ndfs order: 3"
			NODE0x184ff20 [label="0x18478e8"]
		} /* cluster_bb_0x184fd10 */

	NODE0x184a1c0 -> NODE0x184a5a0 [penwidth=2 label="0"  ltail=cluster_bb_0x1841aa0  lhead=cluster_bb_0x184a390]
	NODE0x184a8c0 -> NODE0x184aca0 [penwidth=2 label="0"  ltail=cluster_bb_0x184a390  lhead=cluster_bb_0x184aa90]
	NODE0x184a8c0 -> NODE0x184ff20 [penwidth=2 label="1"  ltail=cluster_bb_0x184a390  lhead=cluster_bb_0x184fd10]
	NODE0x184a8c0 -> NODE0x184aca0 [penwidth=2 color=blue  ltail=cluster_bb_0x184a390  lhead=cluster_bb_0x184aa90]
	NODE0x184a8c0 -> NODE0x184ff20 [penwidth=2 color=blue  ltail=cluster_bb_0x184a390  lhead=cluster_bb_0x184fd10]
	/* post-dominance frontiers */
NODE0x184a5a0 -> NODE0x184afc0 [penwidth=3 color=green  ltail=cluster_bb_0x184a390  lhead=cluster_bb_0x184aa90 constraint=false]
	NODE0x184afc0 -> NODE0x184b3a0 [penwidth=2 label="0"  ltail=cluster_bb_0x184aa90  lhead=cluster_bb_0x184b190]
	NODE0x184afc0 -> NODE0x184b780 [penwidth=2 label="1"  ltail=cluster_bb_0x184aa90  lhead=cluster_bb_0x184b570]
	NODE0x184afc0 -> NODE0x184a5a0 [penwidth=2 color=blue  ltail=cluster_bb_0x184aa90  lhead=cluster_bb_0x184a390]
	NODE0x184afc0 -> NODE0x184b3a0 [penwidth=2 color=blue  ltail=cluster_bb_0x184aa90  lhead=cluster_bb_0x184b190]
	NODE0x184afc0 -> NODE0x184b780 [penwidth=2 color=blue  ltail=cluster_bb_0x184aa90  lhead=cluster_bb_0x184b570]
	NODE0x184afc0 -> NODE0x184c0d0 [penwidth=2 color=blue  ltail=cluster_bb_0x184aa90  lhead=cluster_bb_0x184bec0]
	/* post-dominance frontiers */
NODE0x184aca0 -> NODE0x184a8c0 [penwidth=3 color=green  ltail=cluster_bb_0x184aa90  lhead=cluster_bb_0x184a390 constraint=false]
	NODE0x184b3a0 -> NODE0x184c0d0 [penwidth=2 label="0"  ltail=cluster_bb_0x184b190  lhead=cluster_bb_0x184bec0]
	/* post-dominance frontiers */
NODE0x184b3a0 -> NODE0x184afc0 [penwidth=3 color=green  ltail=cluster_bb_0x184b190  lhead=cluster_bb_0x184aa90 constraint=false]
	/* post-dominance frontiers */
NODE0x184b780 -> NODE0x184afc0 [penwidth=3 color=green  ltail=cluster_bb_0x184b570  lhead=cluster_bb_0x184aa90 constraint=false]
	NODE0x184bcf0 -> NODE0x184c0d0 [penwidth=2 label="0"  ltail=cluster_bb_0x184bae0  lhead=cluster_bb_0x184bec0]
	NODE0x184fb20 -> NODE0x184a5a0 [penwidth=2 label="0"  ltail=cluster_bb_0x184bec0  lhead=cluster_bb_0x184a390]
	/* post-dominance frontiers */
NODE0x184c0d0 -> NODE0x184afc0 [penwidth=3 color=green  ltail=cluster_bb_0x184bec0  lhead=cluster_bb_0x184aa90 constraint=false]
	NODE0x184ff20 -> NODE0x1850110 [penwidth=2 label="255"  ltail=cluster_bb_0x184fd10  lhead=cluster_bb_0x1850260]
	/* post-dominance frontiers */
NODE0x184ff20 -> NODE0x184a8c0 [penwidth=3 color=green  ltail=cluster_bb_0x184fd10  lhead=cluster_bb_0x184a390 constraint=false]
		NODE0x184c280 [label="  %13 = load i32, i32* %c, align 4" style=filled fillcolor=white]
		/* -- node 0x18476e8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184c280 -> NODE0x184c430 [color="black" rank=max]
		/* CD edges */
		NODE0x184c430 [label="  %14 = call i64 @add(i32 %12, i32 %13)\nsubgraphs: 1" style=filled fillcolor=white]
		NODE0x184f410 [label="IN ARG   %13 = load i32, i32* %c, align 4" style=filled fillcolor=white]
		/* -- node 0x18476e8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184f410 -> NODE0x184d0d0 [color="black" rank=max]
		/* CD edges */
		NODE0x184f560 [label="OUT ARG   %13 = load i32, i32* %c, align 4" style=filled fillcolor=white]
		/* -- node 0x18476e8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184ef70 [label="IN ARG   %12 = load i32, i32* %a, align 4" style=filled fillcolor=white]
		/* -- node 0x18491e8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184ef70 -> NODE0x184cdb0 [color="black" rank=max]
		/* CD edges */
		NODE0x184f0c0 [label="OUT ARG   %12 = load i32, i32* %a, align 4" style=filled fillcolor=white]
		/* -- node 0x18491e8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		/* -- node 0x1847778
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184c430 -> NODE0x184f940 [color="black" rank=max]
		/* CD edges */
		NODE0x184c430 -> NODE0x184c770 [color="blue"]
		NODE0x184c430 -> NODE0x184ef70 [color="blue"]
		NODE0x184c430 -> NODE0x184f0c0 [color="blue"]
		NODE0x184c430 -> NODE0x184f410 [color="blue"]
		NODE0x184c430 -> NODE0x184f560 [color="blue"]
		NODE0x184f940 [label="  %15 = call i32 (i8*, ...) @printf(i8* " style=filled fillcolor=white]
		/* -- node 0x1847818
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184fb20 [label="  br label %2" style=filled fillcolor=white]
		/* -- node 0x1847888
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184ff20 [label="  ret i32 0" style=filled fillcolor=white]
		/* -- node 0x18478e8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184ff20 -> NODE0x1850110 [color="blue"]
		NODE0x1849920 [label="  %1 = alloca i32, align 4" style=filled fillcolor=white]
		/* -- node 0x1848a38
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x1849920 -> NODE0x1849ea0 [color="black" rank=max]
		/* CD edges */
		NODE0x1849a70 [label="  %a = alloca i32, align 4" style=filled fillcolor=white]
		/* -- node 0x1848a98
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x1849a70 -> NODE0x184a5a0 [color="black" rank=max]
		NODE0x1849a70 -> NODE0x184aca0 [color="black" rank=max]
		NODE0x1849a70 -> NODE0x184c0d0 [color="black" rank=max]
		/* CD edges */
		NODE0x1849bc0 [label="  %b = alloca i32, align 4" style=filled fillcolor=white]
		/* -- node 0x1848af8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x1849d10 [label="  %c = alloca i32, align 4" style=filled fillcolor=white]
		/* -- node 0x1848b58
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x1849d10 -> NODE0x184a030 [color="black" rank=max]
		NODE0x1849d10 -> NODE0x184c280 [color="black" rank=max]
		/* CD edges */
		NODE0x1849ea0 [label="  store i32 0, i32* %1" style=filled fillcolor=white]
		/* -- node 0x1848bd0
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184a030 [label="  store i32 7, i32* %c, align 4" style=filled fillcolor=white]
		/* -- node 0x1848c50
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184a030 -> NODE0x184c280 [color="black" rank=max]
		/* CD edges */
		NODE0x184a1c0 [label="  br label %2" style=filled fillcolor=white]
		/* -- node 0x1848cb8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184a5a0 [label="  %3 = call i32 (i8*, ...) @__isoc99_sca" style=filled fillcolor=white]
		/* -- node 0x1848d48
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184a5a0 -> NODE0x184a5a0 [color="black" rank=max]
		NODE0x184a5a0 -> NODE0x184a730 [color="black" rank=max]
		NODE0x184a5a0 -> NODE0x184aca0 [color="black" rank=max]
		NODE0x184a5a0 -> NODE0x184c0d0 [color="black" rank=max]
		/* CD edges */
		NODE0x184a730 [label="  %4 = icmp sgt i32 %3, 0" style=filled fillcolor=white]
		/* -- node 0x1848dd0
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184a730 -> NODE0x184a8c0 [color="black" rank=max]
		/* CD edges */
		NODE0x184a8c0 [label="  br i1 %4, label %5, label %16" style=filled fillcolor=white]
		/* -- node 0x1848e58
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184aca0 [label="  %6 = load i32, i32* %a, align 4" style=filled fillcolor=white]
		/* -- node 0x1848eb8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184aca0 -> NODE0x184ae30 [color="black" rank=max]
		/* CD edges */
		NODE0x184ae30 [label="  %7 = icmp sgt i32 %6, 0" style=filled fillcolor=white]
		/* -- node 0x1848f30
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184ae30 -> NODE0x184afc0 [color="black" rank=max]
		/* CD edges */
		NODE0x184afc0 [label="  br i1 %7, label %8, label %9" style=filled fillcolor=white]
		/* -- node 0x1848fb8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184b3a0 [label="  br label %11" style=filled fillcolor=white]
		/* -- node 0x1849018
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184b780 [label="  call void @__assert_fail(i8* getelemen" style=filled fillcolor=white]
		/* -- node 0x18490d8
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184b910 [label="  unreachable" style=filled fillcolor=white]
		/* -- node 0x1849130
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184bcf0 [label="  br label %11" style=filled fillcolor=white]
		/* -- node 0x1849188
		 * ------------------------------------------- */
		/* DD edges */
		/* CD edges */
		NODE0x184c0d0 [label="  %12 = load i32, i32* %a, align 4" style=filled fillcolor=white]
		/* -- node 0x18491e8
		 * ------------------------------------------- */
		/* DD edges */
		NODE0x184c0d0 -> NODE0x184c430 [color="black" rank=max]
		/* CD edges */
	}
}
