I 000045 40 390 1557520755039 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000035 40 380 1557520762970 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000048 40 393 1557520996964 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
 }
}
I 000048 40 393 1557521035020 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
 }
}
I 000034 40 828 1557521830996 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 380 1557521961743 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000045 40 390 1557521961750 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000035 40 380 1557521999869 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000045 40 390 1557521999877 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000037 40 1087 1557522121762 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,134,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="const_4(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000049 40 788 1557522121771 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 772 1557522121781 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000034 40 1093 1557522121791 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000048 40 796 1557522163285 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000048 40 796 1557522182529 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1427 1557522721157 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,134,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-187,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="const_4(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_addres(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 788 1557522721164 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 1748 1557522721174 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,256,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,249,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_addres(7:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1093 1557522721181 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000037 40 1427 1557522779693 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,134,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-187,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="const_4(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_addres(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 788 1557522779700 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 1755 1557522779712 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,267,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_addres(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1093 1557522779719 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 1781 1557522833955 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 11
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,267,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_addres(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 1998 1557522868314 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 11
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,267,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_addres(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000037 40 1428 1557523038969 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,134,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="const_4(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 788 1557523038976 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 1782 1557523038986 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 11
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1093 1557523038993 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000037 40 1428 1557523074956 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,134,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="const_4(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 788 1557523074963 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 1782 1557523074970 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 11
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1093 1557523074977 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000037 40 1428 1557523075186 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,134,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="const_4(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 788 1557523075202 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 1782 1557523075210 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 11
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1093 1557523075217 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1205 1557523336750 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 2381 1557523709942 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 13
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000035 40 380 1557523731533 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000045 40 390 1557523731543 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 2
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
 }
}
I 000048 40 796 1557523731784 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1759 1557523731946 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,134,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="const_4(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 788 1557523731953 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 2115 1557523731964 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 13
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1424 1557523731974 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (28,77,52,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (40,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1603 1557601764329 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1442 1557602079201 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 788 1557602079266 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 2115 1557602079276 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 13
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1424 1557602079286 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (28,77,52,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (40,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 1109 1557602282862 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,128,69,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Input1"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000049 40 1137 1557602334712 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1279 1557602428384 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000034 40 1279 1557602428957 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000034 40 1279 1557602500063 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000034 40 1658 1557602525731 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1658 1557602548463 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 1450 1557602713308 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000037 40 1442 1557602721984 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 788 1557602721991 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 4
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000035 40 2115 1557602722001 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 13
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1609 1557602722023 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000050 40 1231 1557603193573 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000037 40 1442 1557603605355 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000050 40 1119 1557603605365 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2115 1557603605372 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 13
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,277,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1609 1557603605382 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1446 1557603712949 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-239,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000050 40 1119 1557603712956 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2119 1557603712966 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 13
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1609 1557603712973 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1446 1557603843070 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-239,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000050 40 1119 1557603843077 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2119 1557603843084 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 13
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1609 1557603843091 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 1450 1557604425521 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000036 40 1085 1557604425778 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,43,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,220,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="instruction_address(7:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000046 40 1109 1557604425787 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,28,246,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,68,246,92)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4
  }
  PIN  2, 0, 0
  {
   COORD (260,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (260,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="instruction_address(7:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 756 1557604624296 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,43,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000045 40 774 1557604624305 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 6
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,28,246,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  PIN  2, 0, 0
  {
   COORD (260,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000036 40 1408 1557604792840 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,43,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,299,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000046 40 1441 1557604792851 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,28,246,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,88,246,112)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (-39,148,246,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (260,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (260,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (260,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000046 40 1595 1557604970940 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,28,246,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,88,246,112)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (-39,148,246,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (260,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (260,100)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="PCSrc"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (260,160)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 1781 1557606551000 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (47,48,186,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (200,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 2129 1557886985841 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 18
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (47,48,186,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  17, 0, 0
  {
   TEXT "$#NAME"
   RECT (-77,168,186,192)
   ALIGN 6
   MARGINS (1,1)
   PARENT 16
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (200,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  16, 0, 0
  {
   COORD (200,180)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000037 40 1445 1557887286207 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000050 40 1119 1557887286217 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2117 1557887286228 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  TEXT  14, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,277,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  13, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1609 1557887286235 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1606 1557887747917 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000037 40 1606 1557887761103 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2383 1557888088026 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  TEXT  14, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,277,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  13, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000037 40 1464 1557888678909 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,28,66,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (80,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
    #SIDE="right"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000050 40 1138 1557888678920 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,228,206,252)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,240)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
    #SIDE="right"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2117 1557888678927 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  TEXT  14, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,277,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  13, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1609 1557888678935 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1625 1557888773980 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,28,66,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (80,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000037 40 1448 1557888963712 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 16
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (-197,28,66,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (80,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000050 40 1138 1557888963724 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,228,206,252)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,240)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
    #SIDE="right"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2117 1557888963731 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  TEXT  14, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,277,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  13, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
I 000034 40 1609 1557888963739 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1446 1557889134710 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-239,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000050 40 1119 1557889134720 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2119 1557889134731 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1574 1557889134742 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000035 40 2385 1557889258804 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000035 40 2385 1557889314192 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000035 40 2385 1557889322405 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000037 40 1607 1557889698258 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-239,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DESCRIPTION=""
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 1798 1557891120976 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 18
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  17, 0, 0
  {
   TEXT "$#NAME"
   RECT (-77,168,186,192)
   ALIGN 6
   MARGINS (1,1)
   PARENT 16
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  16, 0, 0
  {
   COORD (200,180)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000037 40 1446 1557891132251 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-239,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000050 40 1119 1557891132258 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2119 1557891132269 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1574 1557891132280 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000049 40 1781 1557891265691 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 18
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (47,48,186,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (200,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000049 40 1781 1557891611308 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 18
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (47,48,186,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (200,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000037 40 1446 1557891611515 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-239,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000050 40 1119 1557891611522 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
I 000035 40 2119 1557891611530 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
I 000034 40 1574 1557891611540 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
V 000036 40 1723 1557892789588 mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8147ce7d-218c-4974-abb5-36362a7a664b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,43,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,299,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,67,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Reset"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
 }
}
V 000046 40 1764 1557892789603 testbench_mips
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="testbench_mips"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4fc0debb-2f31-467e-9cfc-465cc52e5611"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,260,280)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,260,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,28,246,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,88,246,112)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (-39,148,246,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (193,188,246,212)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (260,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (260,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (260,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (260,200)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Reset"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
V 000049 40 2121 1557892823760 instruction_fetch
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_fetch"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8b3c60a6-e25f-483e-8829-194ee5c2c5f3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,200,240)
  FREEID 22
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,200,240)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (48,168,72,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,108,299,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,188,43,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (47,48,186,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  21, 0, 0
  {
   TEXT "$#NAME"
   RECT (148,173,172,226)
   ALIGN 9
   MARGINS (1,1)
   PARENT 20
   ORIENTATION 5
  }
  PIN  4, 0, 0
  {
   COORD (60,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (200,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  20, 0, 0
  {
   COORD (160,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Reset"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
V 000037 40 1446 1557892845456 adder
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="Adder"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e3aa1e-2adc-4fa3-808f-64049382c1b3"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,80,120)
  FREEID 12
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,80,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,68,177,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (-239,48,66,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (80,60)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
V 000050 40 1119 1557892845463 instruction_memory
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #NAME="instruction_memory"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe995fb-b667-45d3-adfb-fc9963152c5d"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,220,340)
  FREEID 8
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,220,340)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,148,177,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (67,148,206,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (220,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="Instruction(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
 }
}
V 000035 40 2119 1557892845474 mux
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557522833"
  #NAME="Mux"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="348546d2-90fc-46c3-b336-786960d03fbf"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,8,46,32)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,88,72,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,28,319,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,48,299,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  12, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (60,20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #NAME="mux_pc_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="PCSrc"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="next_instruction_address_bus(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="branch_instruction_address(31:0)"
   }
   LINE  1, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  11, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
V 000034 40 1908 1557892845493 pc
SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #FUB="1"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1557602428"
  #NAME="PC"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b08ebb15-884e-49e8-80da-e3d9376ba40c"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,60,120)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (0,0,60,120)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (14,8,175,32)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-117,28,46,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (8,77,32,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (28,53,52,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 5
  }
  PIN  2, 0, 0
  {
   COORD (0,20)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="mux_pc_bus(31:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (1,-10), (1,10), (11,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (60,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #FAMILY="Fub"
    #LENGTH="0"
    #NAME="address_bus(31:0)"
    #SIDE="right"
   }
   LINE  2, 0, 0
   {
    POINTS ( (-10,-10), (-10,10), (0,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (20,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Clk"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (40,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #FAMILY="Fub"
    #NAME="Reset"
   }
   LINE  1, 0, 0
   {
    POINTS ( (-10,-1), (10,-1), (0,-11) )
   }
  }
 }
}
