#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000111ab00 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000000001119700_0 .var "clk", 0 0;
v00000000011197a0_0 .var "d", 0 0;
v00000000011658a0_0 .net "q", 0 0, v000000000111ac90_0;  1 drivers
v0000000001165940_0 .var "rst", 0 0;
S_0000000001165710 .scope module, "DUT" "designn" 2 7, 3 1 0, S_000000000111ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v00000000011172c0_0 .net "clk", 0 0, v0000000001119700_0;  1 drivers
v0000000001116b40_0 .net "d", 0 0, v00000000011197a0_0;  1 drivers
v000000000111ac90_0 .var "q", 0 0;
v000000000111ad30_0 .net "rst", 0 0, v0000000001165940_0;  1 drivers
E_0000000001168cf0 .event posedge, v000000000111ad30_0, v00000000011172c0_0;
    .scope S_0000000001165710;
T_0 ;
    %wait E_0000000001168cf0;
    %load/vec4 v000000000111ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000111ac90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001116b40_0;
    %assign/vec4 v000000000111ac90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000111ab00;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "designn.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000111ab00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001165940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001165940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001119700_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %vpi_call 2 27 "$display", "compilled successfully" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "design-test.v";
    "design.v";
