#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Mar 11 16:49:14 2022
# Process ID: 11150
# Current directory: /home/duyliontran/xilinx/zturn-driver
# Command line: vivado
# Log file: /home/duyliontran/xilinx/zturn-driver/vivado.log
# Journal file: /home/duyliontran/xilinx/zturn-driver/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/duyliontran/xilinx/pynq-test/pynq-test.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv SnowLion:hls:pnq:1.0 [get_ips  design_1_pnq_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_pnq_0_1] -no_script -sync -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/pnq/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pnq/s_axi_control]
connect_bd_net [get_bd_pins pnq/interrupt] [get_bd_pins axi_intc_0/intr]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
make_wrapper -files [get_files /home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_bd_tcl -force /home/duyliontran/xilinx/pynq-test/pnq.tcl
update_ip_catalog -rebuild -scan_changes
