Timing Analyzer report for RTF
Wed Feb 19 13:26:04 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; RTF                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; CLK                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { CLK }                                             ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK    ; sc5|altpll_component|auto_generated|pll1|inclk[0] ; { sc5|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 109.31 MHz ; 109.31 MHz      ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.852 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.694 ; 0.000         ;
; CLK                                             ; 9.891 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.852 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.436      ;
; 0.986 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.923      ;
; 0.986 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.302      ;
; 1.048 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.241      ;
; 1.055 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.234      ;
; 1.075 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.213      ;
; 1.110 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.178      ;
; 1.113 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.796      ;
; 1.118 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.791      ;
; 1.119 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.169      ;
; 1.126 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 9.193      ;
; 1.129 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.159      ;
; 1.182 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.728      ;
; 1.182 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.107      ;
; 1.189 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.721      ;
; 1.189 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.100      ;
; 1.209 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.700      ;
; 1.209 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.079      ;
; 1.229 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 9.090      ;
; 1.236 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 9.083      ;
; 1.237 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.052      ;
; 1.242 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.046      ;
; 1.244 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.665      ;
; 1.244 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.044      ;
; 1.245 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.664      ;
; 1.250 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.659      ;
; 1.263 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.025      ;
; 1.303 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 8.988      ;
; 1.309 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.601      ;
; 1.314 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.596      ;
; 1.315 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.974      ;
; 1.316 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.594      ;
; 1.321 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.589      ;
; 1.322 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 8.998      ;
; 1.322 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.967      ;
; 1.325 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.964      ;
; 1.329 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 8.991      ;
; 1.332 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.957      ;
; 1.336 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.573      ;
; 1.341 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.568      ;
; 1.342 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.946      ;
; 1.349 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 8.970      ;
; 1.352 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.936      ;
; 1.353 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.936      ;
; 1.371 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.539      ;
; 1.371 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.918      ;
; 1.371 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.538      ;
; 1.376 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.533      ;
; 1.376 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.912      ;
; 1.376 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.533      ;
; 1.377 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.532      ;
; 1.377 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.911      ;
; 1.382 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.527      ;
; 1.384 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 8.935      ;
; 1.386 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.902      ;
; 1.387 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.901      ;
; 1.396 ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.892      ;
; 1.425 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 8.895      ;
; 1.431 ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.857      ;
; 1.432 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 8.888      ;
; 1.432 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 8.888      ;
; 1.437 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.475      ;
; 1.437 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 8.854      ;
; 1.439 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 8.881      ;
; 1.441 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.469      ;
; 1.446 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.464      ;
; 1.448 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.462      ;
; 1.452 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 8.867      ;
; 1.453 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.835      ;
; 1.453 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.457      ;
; 1.459 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 8.860      ;
; 1.459 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.830      ;
; 1.466 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.823      ;
; 1.468 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.441      ;
; 1.473 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.436      ;
; 1.486 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.802      ;
; 1.487 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.423      ;
; 1.487 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.802      ;
; 1.487 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 8.832      ;
; 1.494 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 8.825      ;
; 1.498 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.412      ;
; 1.503 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.407      ;
; 1.503 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.406      ;
; 1.503 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.406      ;
; 1.504 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.785      ;
; 1.508 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.401      ;
; 1.508 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.401      ;
; 1.509 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.400      ;
; 1.509 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.779      ;
; 1.511 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 8.809      ;
; 1.514 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[12]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.395      ;
; 1.514 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.775      ;
; 1.516 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 8.803      ;
; 1.519 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.769      ;
; 1.520 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.389      ;
; 1.520 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.768      ;
; 1.521 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.767      ;
; 1.527 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.761      ;
; 1.530 ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.379      ;
; 1.530 ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.758      ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.403 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|mosi                       ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|state                      ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.430 ; AD9201:sc1|registro_paralelo:c0|qp[4]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; AD9201:sc1|registro_paralelo:c0|qp[7]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; AD9201:sc1|registro_paralelo:c0|qp[3]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.439 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.706      ;
; 0.483 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.749      ;
; 0.553 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.593 ; AD9201:sc1|registro_paralelo:c0|qp[8]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.600 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; AD9201:sc1|registro_paralelo:c0|qp[9]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; AD9201:sc1|registro_paralelo:c0|qp[6]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.869      ;
; 0.607 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.611 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.878      ;
; 0.611 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.877      ;
; 0.638 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.293      ;
; 0.640 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.641 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.295      ;
; 0.644 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.297      ;
; 0.645 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.911      ;
; 0.658 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.665 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.677 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.943      ;
; 0.678 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.679 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.682 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.947      ;
; 0.705 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.971      ;
; 0.708 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.395      ;
; 0.708 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.395      ;
; 0.709 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.396      ;
; 0.711 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.713 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.979      ;
; 0.723 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.989      ;
; 0.746 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|busy                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.011      ;
; 0.750 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.402      ;
; 0.751 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.403      ;
; 0.752 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.404      ;
; 0.755 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.408      ;
; 0.757 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.410      ;
; 0.759 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.412      ;
; 0.763 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.771 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.774 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.785 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.795 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.797 ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.817 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.828 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.514      ;
; 0.841 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.843 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.110      ;
; 0.872 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.137      ;
; 0.873 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.138      ;
; 0.874 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.139      ;
; 0.874 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.139      ;
; 0.883 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.148      ;
; 0.914 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.181      ;
; 0.917 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.185      ;
; 0.920 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.188      ;
; 0.947 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.213      ;
; 0.957 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.643      ;
; 0.957 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.643      ;
; 0.958 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.644      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 120.83 MHz ; 120.83 MHz      ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 1.724 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.687 ; 0.000         ;
; CLK                                             ; 9.887 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.724 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.539      ;
; 1.833 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.084      ;
; 1.842 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.421      ;
; 1.903 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.360      ;
; 1.922 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.343      ;
; 1.928 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.337      ;
; 1.933 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.330      ;
; 1.949 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.968      ;
; 1.959 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.304      ;
; 1.978 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.939      ;
; 1.990 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.305      ;
; 2.003 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.260      ;
; 2.012 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.905      ;
; 2.019 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.276      ;
; 2.021 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.242      ;
; 2.031 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.888      ;
; 2.033 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.262      ;
; 2.037 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.882      ;
; 2.040 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.225      ;
; 2.042 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.875      ;
; 2.046 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.219      ;
; 2.051 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.212      ;
; 2.063 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.200      ;
; 2.065 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.852      ;
; 2.083 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.182      ;
; 2.094 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.823      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.102 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.773      ;
; 2.121 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.142      ;
; 2.123 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.268      ; 8.144      ;
; 2.128 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.789      ;
; 2.138 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.125      ;
; 2.147 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.772      ;
; 2.153 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.766      ;
; 2.157 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.108      ;
; 2.157 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.760      ;
; 2.158 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.759      ;
; 2.163 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.102      ;
; 2.168 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.095      ;
; 2.169 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.126      ;
; 2.172 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.745      ;
; 2.176 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.743      ;
; 2.181 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.736      ;
; 2.181 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.082      ;
; 2.182 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.081      ;
; 2.182 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.737      ;
; 2.187 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.730      ;
; 2.188 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 8.109      ;
; 2.189 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.076      ;
; 2.192 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.727      ;
; 2.194 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 8.103      ;
; 2.196 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.067      ;
; 2.198 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.097      ;
; 2.199 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.096      ;
; 2.201 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.064      ;
; 2.201 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.064      ;
; 2.207 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 8.058      ;
; 2.210 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.707      ;
; 2.212 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.083      ;
; 2.212 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.051      ;
; 2.216 ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 8.046      ;
; 2.217 ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.264      ; 8.046      ;
; 2.217 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 8.080      ;
; 2.223 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 8.074      ;
; 2.228 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.067      ;
; 2.231 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 8.066      ;
; 2.232 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.689      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.232 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.124     ; 2.643      ;
; 2.237 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 8.060      ;
; 2.241 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.268      ; 8.026      ;
; 2.242 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.053      ;
; 2.244 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.673      ;
; 2.263 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.656      ;
; 2.269 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 7.993      ;
; 2.269 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.650      ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.354 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|mosi                       ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|state                      ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; AD9201:sc1|registro_paralelo:c0|qp[4]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; AD9201:sc1|registro_paralelo:c0|qp[7]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; AD9201:sc1|registro_paralelo:c0|qp[3]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.406 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.438 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.681      ;
; 0.507 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.749      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.752      ;
; 0.511 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.752      ;
; 0.548 ; AD9201:sc1|registro_paralelo:c0|qp[8]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; AD9201:sc1|registro_paralelo:c0|qp[6]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; AD9201:sc1|registro_paralelo:c0|qp[9]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.554 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.797      ;
; 0.556 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.558 ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.560 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.802      ;
; 0.584 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.825      ;
; 0.585 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.826      ;
; 0.587 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.590 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.603 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.608 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.202      ;
; 0.608 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.850      ;
; 0.610 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.204      ;
; 0.611 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.852      ;
; 0.612 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.206      ;
; 0.620 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.620 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.621 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.863      ;
; 0.623 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.865      ;
; 0.643 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.886      ;
; 0.648 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.275      ;
; 0.648 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.275      ;
; 0.649 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.276      ;
; 0.650 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.651 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.659 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.252      ;
; 0.660 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.253      ;
; 0.660 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.661 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.254      ;
; 0.670 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|busy                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.711 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.953      ;
; 0.716 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.718 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.718 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.312      ;
; 0.720 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.314      ;
; 0.722 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.316      ;
; 0.730 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.738 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.739 ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.757 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.383      ;
; 0.759 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.786 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.029      ;
; 0.788 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.031      ;
; 0.798 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.040      ;
; 0.800 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.042      ;
; 0.804 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.046      ;
; 0.805 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.047      ;
; 0.814 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.056      ;
; 0.821 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.063      ;
; 0.843 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.087      ;
; 0.846 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.090      ;
; 0.854 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.481      ;
; 0.863 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.106      ;
; 0.866 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.492      ;
; 0.866 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.492      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 3.445 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.775 ; 0.000         ;
; CLK                                             ; 9.574 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[6]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[7]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[8]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[9]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[10]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[5]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[4]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[3]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.445 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[2]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.505      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[6]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[7]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[8]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[9]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[10]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[5]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[4]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[3]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.539 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[2]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.411      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[16]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[1]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.584 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|txBuffer[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.376      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[6]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[7]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[8]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[9]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[10]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[5]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[4]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[3]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.657 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[2]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.293      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[16]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[1]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.678 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|txBuffer[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.282      ;
; 3.778 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[4] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.184      ;
; 3.778 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.184      ;
; 3.778 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.184      ;
; 3.778 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[2] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.184      ;
; 3.778 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[3] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.184      ;
; 3.778 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.184      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[16]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[1]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.784 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|txBuffer[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.176      ;
; 3.819 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[4] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.143      ;
; 3.819 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.143      ;
; 3.819 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.143      ;
; 3.819 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[2] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.143      ;
; 3.819 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[3] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.143      ;
; 3.819 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.143      ;
; 3.834 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|busy           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.126      ;
; 3.838 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|busy           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.122      ;
; 3.889 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[4] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.073      ;
; 3.889 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.073      ;
; 3.889 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.073      ;
; 3.889 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[2] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.073      ;
; 3.889 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[3] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.073      ;
; 3.889 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|clk_toggles[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.073      ;
; 3.908 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|busy           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.052      ;
; 3.991 ; DAC7564:sc2|spi_master:sc0|busy ; FSM_RTF:sc4|qp[0]                         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 0.939      ;
; 4.004 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|state          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 0.956      ;
; 4.007 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|state          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 0.953      ;
; 4.034 ; FSM_RTF:sc4|qp[1]               ; DAC7564:sc2|spi_master:sc0|last_bit[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 0.926      ;
; 4.055 ; FSM_RTF:sc4|qp[2]               ; DAC7564:sc2|spi_master:sc0|last_bit[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 0.905      ;
; 4.077 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|state          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 0.883      ;
; 4.100 ; FSM_RTF:sc4|qp[0]               ; DAC7564:sc2|spi_master:sc0|INT_sclk       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 0.862      ;
+-------+---------------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.179 ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|mosi                       ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|state                      ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; AD9201:sc1|registro_paralelo:c0|qp[7]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; AD9201:sc1|registro_paralelo:c0|qp[4]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; AD9201:sc1|registro_paralelo:c0|qp[3]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.224 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.349      ;
; 0.244 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.372      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.372      ;
; 0.246 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.247 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.375      ;
; 0.247 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.375      ;
; 0.248 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.375      ;
; 0.257 ; AD9201:sc1|registro_paralelo:c0|qp[8]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.260 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; AD9201:sc1|registro_paralelo:c0|qp[9]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; AD9201:sc1|registro_paralelo:c0|qp[6]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.266 ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.269 ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.395      ;
; 0.286 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.414      ;
; 0.287 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.415      ;
; 0.288 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.416      ;
; 0.288 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.416      ;
; 0.289 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.416      ;
; 0.291 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.298 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.601      ;
; 0.300 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.603      ;
; 0.300 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.604      ;
; 0.301 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.430      ;
; 0.308 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.436      ;
; 0.323 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.640      ;
; 0.323 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.640      ;
; 0.324 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.641      ;
; 0.327 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.454      ;
; 0.332 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.457      ;
; 0.334 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.459      ;
; 0.335 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.637      ;
; 0.335 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.460      ;
; 0.335 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.460      ;
; 0.336 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.638      ;
; 0.337 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.639      ;
; 0.337 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|busy                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.464      ;
; 0.339 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.464      ;
; 0.341 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.466      ;
; 0.344 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.470      ;
; 0.346 ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.472      ;
; 0.352 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.477      ;
; 0.353 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.656      ;
; 0.354 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.657      ;
; 0.356 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.659      ;
; 0.376 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.692      ;
; 0.378 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.503      ;
; 0.381 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[0]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.506      ;
; 0.387 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.514      ;
; 0.388 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.515      ;
; 0.395 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.522      ;
; 0.398 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.525      ;
; 0.398 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.525      ;
; 0.414 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.540      ;
; 0.417 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.543      ;
; 0.420 ; AD9201:sc1|registro_paralelo:c0|qp[1]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.548      ;
; 0.420 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.545      ;
; 0.426 ; DAC7564:sc2|spi_master:sc0|txBuffer[15]               ; DAC7564:sc2|spi_master:sc0|txBuffer[16]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.563      ;
; 0.429 ; AD9201:sc1|registro_paralelo:c0|qp[5]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.555      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.561      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 0.852 ; 0.179 ; N/A      ; N/A     ; 4.687               ;
;  CLK                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.852 ; 0.179 ; N/A      ; N/A     ; 4.687               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLKO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STF                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 14835    ; 4        ; 115      ; 410      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 14835    ; 4        ; 115      ; 410      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 129   ; 129  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; CLK                                             ; CLK                                             ; Base      ; Constrained ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STF        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STF        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Feb 19 13:26:03 2025
Info: Command: quartus_sta RTF -c RTF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RTF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {sc5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sc5|altpll_component|auto_generated|pll1|clk[0]} {sc5|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.852               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.694               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.724               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.445               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.775               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4945 megabytes
    Info: Processing ended: Wed Feb 19 13:26:04 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


