Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Feb 05 15:38:34 2017
| Host         : 2002-09 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uart_loop_timing_summary_routed.rpt -rpx uart_loop_timing_summary_routed.rpx
| Design       : uart_loop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.730        0.000                      0                  158        0.211        0.000                      0                  158        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.730        0.000                      0                  158        0.211        0.000                      0                  158        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/bit_number_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.930ns (23.325%)  route 3.057ns (76.675%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.349     8.519    u1/baud_count[15]_i_4_n_0
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.328     8.847 r  u1/bit_number[3]_i_1__0/O
                         net (fo=4, routed)           0.474     9.322    u1/bit_number
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.610    15.033    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[0]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.051    u1/bit_number_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/bit_number_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.930ns (23.325%)  route 3.057ns (76.675%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.349     8.519    u1/baud_count[15]_i_4_n_0
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.328     8.847 r  u1/bit_number[3]_i_1__0/O
                         net (fo=4, routed)           0.474     9.322    u1/bit_number
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.610    15.033    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[1]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.051    u1/bit_number_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/bit_number_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.930ns (23.325%)  route 3.057ns (76.675%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.349     8.519    u1/baud_count[15]_i_4_n_0
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.328     8.847 r  u1/bit_number[3]_i_1__0/O
                         net (fo=4, routed)           0.474     9.322    u1/bit_number
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.610    15.033    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[2]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.051    u1/bit_number_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/bit_number_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.930ns (23.325%)  route 3.057ns (76.675%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.349     8.519    u1/baud_count[15]_i_4_n_0
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.328     8.847 r  u1/bit_number[3]_i_1__0/O
                         net (fo=4, routed)           0.474     9.322    u1/bit_number
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.610    15.033    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[3]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.051    u1/bit_number_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/parallel_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.930ns (23.486%)  route 3.030ns (76.514%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.178     8.348    u1/baud_count[15]_i_4_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I1_O)        0.328     8.676 r  u1/parallel_data[8]_i_1__0/O
                         net (fo=9, routed)           0.619     9.295    u1/parallel_data
    SLICE_X89Y54         FDRE                                         r  u1/parallel_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.612    15.035    u1/CLK
    SLICE_X89Y54         FDRE                                         r  u1/parallel_data_reg[7]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    u1/parallel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/parallel_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.930ns (23.486%)  route 3.030ns (76.514%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.178     8.348    u1/baud_count[15]_i_4_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I1_O)        0.328     8.676 r  u1/parallel_data[8]_i_1__0/O
                         net (fo=9, routed)           0.619     9.295    u1/parallel_data
    SLICE_X89Y54         FDRE                                         r  u1/parallel_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.612    15.035    u1/CLK
    SLICE_X89Y54         FDRE                                         r  u1/parallel_data_reg[8]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    u1/parallel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/parallel_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.930ns (24.366%)  route 2.887ns (75.634%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.178     8.348    u1/baud_count[15]_i_4_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I1_O)        0.328     8.676 r  u1/parallel_data[8]_i_1__0/O
                         net (fo=9, routed)           0.476     9.151    u1/parallel_data
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.612    15.035    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[0]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.069    u1/parallel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/parallel_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.930ns (24.366%)  route 2.887ns (75.634%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.178     8.348    u1/baud_count[15]_i_4_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I1_O)        0.328     8.676 r  u1/parallel_data[8]_i_1__0/O
                         net (fo=9, routed)           0.476     9.151    u1/parallel_data
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.612    15.035    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[1]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.069    u1/parallel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/parallel_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.930ns (24.366%)  route 2.887ns (75.634%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.178     8.348    u1/baud_count[15]_i_4_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I1_O)        0.328     8.676 r  u1/parallel_data[8]_i_1__0/O
                         net (fo=9, routed)           0.476     9.151    u1/parallel_data
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.612    15.035    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[2]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.069    u1/parallel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 u1/baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/parallel_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.930ns (24.366%)  route 2.887ns (75.634%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.732     5.335    u1/CLK
    SLICE_X87Y53         FDRE                                         r  u1/baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  u1/baud_count_reg[3]/Q
                         net (fo=2, routed)           1.234     7.024    u1/baud_count[3]
    SLICE_X88Y53         LUT4 (Prop_lut4_I2_O)        0.146     7.170 f  u1/baud_count[15]_i_4/O
                         net (fo=17, routed)          1.178     8.348    u1/baud_count[15]_i_4_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I1_O)        0.328     8.676 r  u1/parallel_data[8]_i_1__0/O
                         net (fo=9, routed)           0.476     9.151    u1/parallel_data
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=77, routed)          1.612    15.035    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[3]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.069    u1/parallel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/parallel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/parallel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.573%)  route 0.117ns (45.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.607     1.526    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  u1/parallel_data_reg[3]/Q
                         net (fo=2, routed)           0.117     1.785    u1/parallel_data_reg_n_0_[3]
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.879     2.044    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y56         FDRE (Hold_fdre_C_D)         0.047     1.573    u1/parallel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.607     1.526    u1/CLK
    SLICE_X88Y56         FDRE                                         r  u1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  u1/data_reg[0]/Q
                         net (fo=2, routed)           0.128     1.819    data[0]
    SLICE_X88Y54         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.879     2.044    clock_BUFG
    SLICE_X88Y54         FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.059     1.601    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u1/parallel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.267%)  route 0.170ns (54.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.607     1.526    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  u1/parallel_data_reg[0]/Q
                         net (fo=1, routed)           0.170     1.838    u1/parallel_data_reg_n_0_[0]
    SLICE_X88Y56         FDRE                                         r  u1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.879     2.044    u1/CLK
    SLICE_X88Y56         FDRE                                         r  u1/data_reg[0]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.075     1.614    u1/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u1/parallel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.607     1.526    u1/CLK
    SLICE_X89Y56         FDRE                                         r  u1/parallel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  u1/parallel_data_reg[4]/Q
                         net (fo=2, routed)           0.119     1.774    u1/parallel_data_reg_n_0_[4]
    SLICE_X88Y56         FDRE                                         r  u1/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.879     2.044    u1/CLK
    SLICE_X88Y56         FDRE                                         r  u1/data_reg[4]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.006     1.545    u1/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u2/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/parallel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.441%)  route 0.190ns (47.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.606     1.525    u2/CLK
    SLICE_X84Y55         FDRE                                         r  u2/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  u2/busy_reg/Q
                         net (fo=12, routed)          0.190     1.879    u2/busy_reg_n_0
    SLICE_X88Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  u2/parallel_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    u2/p_1_in[1]
    SLICE_X88Y55         FDRE                                         r  u2/parallel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.879     2.044    u2/CLK
    SLICE_X88Y55         FDRE                                         r  u2/parallel_data_reg[1]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.121     1.685    u2/parallel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u2/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/parallel_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.180%)  route 0.192ns (47.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.606     1.525    u2/CLK
    SLICE_X84Y55         FDRE                                         r  u2/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  u2/busy_reg/Q
                         net (fo=12, routed)          0.192     1.881    u2/busy_reg_n_0
    SLICE_X88Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.926 r  u2/parallel_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.926    u2/p_1_in[4]
    SLICE_X88Y55         FDRE                                         r  u2/parallel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.879     2.044    u2/CLK
    SLICE_X88Y55         FDRE                                         r  u2/parallel_data_reg[4]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.121     1.685    u2/parallel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u2/bit_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/bit_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.606     1.525    u2/CLK
    SLICE_X83Y55         FDRE                                         r  u2/bit_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  u2/bit_number_reg[1]/Q
                         net (fo=4, routed)           0.168     1.835    u2/bit_number_reg__0[1]
    SLICE_X83Y55         LUT3 (Prop_lut3_I0_O)        0.042     1.877 r  u2/bit_number[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    u2/p_0_in__0[2]
    SLICE_X83Y55         FDRE                                         r  u2/bit_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    u2/CLK
    SLICE_X83Y55         FDRE                                         r  u2/bit_number_reg[2]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.107     1.632    u2/bit_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u1/bit_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/bit_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.606     1.525    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  u1/bit_number_reg[0]/Q
                         net (fo=6, routed)           0.178     1.844    u1/bit_number_reg__0[0]
    SLICE_X85Y56         LUT2 (Prop_lut2_I0_O)        0.042     1.886 r  u1/bit_number[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    u1/p_0_in[1]
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.107     1.632    u1/bit_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u1/bit_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/bit_number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.606     1.525    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  u1/bit_number_reg[0]/Q
                         net (fo=6, routed)           0.180     1.846    u1/bit_number_reg__0[0]
    SLICE_X85Y56         LUT4 (Prop_lut4_I1_O)        0.043     1.889 r  u1/bit_number[3]_i_2/O
                         net (fo=1, routed)           0.000     1.889    u1/p_0_in[3]
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    u1/CLK
    SLICE_X85Y56         FDRE                                         r  u1/bit_number_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.107     1.632    u1/bit_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u1/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.547%)  route 0.123ns (45.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.607     1.526    u1/CLK
    SLICE_X88Y56         FDRE                                         r  u1/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  u1/data_reg[4]/Q
                         net (fo=2, routed)           0.123     1.798    data[4]
    SLICE_X88Y57         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    clock_BUFG
    SLICE_X88Y57         FDRE                                         r  led_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y57         FDRE (Hold_fdre_C_D)        -0.001     1.540    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y55    busy_rx_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y54    led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    led_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    led_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    led_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    led_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y55    led_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y55    busy_rx_delay_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    led_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    led_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y55    u1/baud_count_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y54    u1/baud_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y56    u1/bit_number_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y56    u1/bit_number_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y56    u1/bit_number_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y56    u1/bit_number_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    u1/busy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y55    busy_rx_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    led_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    led_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    led_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    led_reg[4]/C



