

================================================================
== Vitis HLS Report for 'mmWBramWriter'
================================================================
* Date:           Tue Mar 29 17:31:53 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        IWR_BRAM_writer
* Solution:       mmWaveBramWriter (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.338 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_loop   |       32|       32|         2|          1|          1|    32|       yes|
        |- write_loop  |        ?|        ?|         2|          -|          -|     ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%br_ln29 = br void" [mmWaveBramWriter.cpp:29]   --->   Operation 13 'br' 'br_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln29, void %.split2, i6 0, void" [mmWaveBramWriter.cpp:29]   --->   Operation 14 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%n_points_1 = phi i32 %n_points, void %.split2, i32 32, void"   --->   Operation 15 'phi' 'n_points_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln29 = add i6 %i_2, i6 1" [mmWaveBramWriter.cpp:29]   --->   Operation 16 'add' 'add_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i_2, i6 32" [mmWaveBramWriter.cpp:29]   --->   Operation 18 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split2, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:29]   --->   Operation 20 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [mmWaveBramWriter.cpp:29]   --->   Operation 21 'zext' 'i_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_2_cast"   --->   Operation 22 'getelementptr' 'buffer_in_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 23 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mmWaveBramWriter.cpp:27]   --->   Operation 24 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 25 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 26 [1/1] (1.46ns)   --->   "%icmp_ln870 = icmp_eq  i128 %buffer_in_load, i128 0"   --->   Operation 26 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln29)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %n_points_1, i32 32" [mmWaveBramWriter.cpp:31]   --->   Operation 27 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%and_ln31 = and i1 %icmp_ln870, i1 %icmp_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 28 'and' 'and_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%trunc_ln31 = trunc i6 %i_2" [mmWaveBramWriter.cpp:31]   --->   Operation 29 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%zext_ln31 = zext i5 %trunc_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 30 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.52ns) (out node of the LUT)   --->   "%n_points = select i1 %and_ln31, i32 %zext_ln31, i32 %n_points_1" [mmWaveBramWriter.cpp:31]   --->   Operation 31 'select' 'n_points' <Predicate = (!icmp_ln29)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0" [mmWaveBramWriter.cpp:53]   --->   Operation 33 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.35ns)   --->   "%store_ln53 = store i32 %n_points_1, i8 %buffer_out_addr" [mmWaveBramWriter.cpp:53]   --->   Operation 34 'store' 'store_ln53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 129> <RAM>
ST_4 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln55 = br void" [mmWaveBramWriter.cpp:55]   --->   Operation 35 'br' 'br_ln55' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 2.46>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln55, void %.split, i32 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:55]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.20ns)   --->   "%add_ln55 = add i32 %i, i32 1" [mmWaveBramWriter.cpp:55]   --->   Operation 37 'add' 'add_ln55' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %i" [mmWaveBramWriter.cpp:55]   --->   Operation 38 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.11ns)   --->   "%icmp_ln55 = icmp_eq  i32 %i, i32 %n_points_1" [mmWaveBramWriter.cpp:55]   --->   Operation 39 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit" [mmWaveBramWriter.cpp:55]   --->   Operation 40 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %i" [mmWaveBramWriter.cpp:61]   --->   Operation 41 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln61, i2 0" [mmWaveBramWriter.cpp:61]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln58 = or i8 %shl_ln, i8 1" [mmWaveBramWriter.cpp:58]   --->   Operation 43 'or' 'or_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %or_ln58" [mmWaveBramWriter.cpp:58]   --->   Operation 44 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%buffer_out_addr_1 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln58" [mmWaveBramWriter.cpp:58]   --->   Operation 45 'getelementptr' 'buffer_out_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i8 %buffer_out_addr_1" [mmWaveBramWriter.cpp:58]   --->   Operation 46 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 129> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln59 = or i8 %shl_ln, i8 2" [mmWaveBramWriter.cpp:59]   --->   Operation 47 'or' 'or_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %or_ln59" [mmWaveBramWriter.cpp:59]   --->   Operation 48 'zext' 'zext_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%buffer_out_addr_2 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln59" [mmWaveBramWriter.cpp:59]   --->   Operation 49 'getelementptr' 'buffer_out_addr_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln59 = store i32 0, i8 %buffer_out_addr_2" [mmWaveBramWriter.cpp:59]   --->   Operation 50 'store' 'store_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 129> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i29 %buffer_r, i64 0, i64 %zext_ln55" [mmWaveBramWriter.cpp:61]   --->   Operation 51 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (0.79ns)   --->   "%lhs_V = load i5 %buffer_addr" [mmWaveBramWriter.cpp:61]   --->   Operation 52 'load' 'lhs_V' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 32> <ROM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [mmWaveBramWriter.cpp:23]   --->   Operation 53 'ret' 'ret_ln23' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.25>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mmWaveBramWriter.cpp:55]   --->   Operation 54 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln60 = or i8 %shl_ln, i8 3" [mmWaveBramWriter.cpp:60]   --->   Operation 55 'or' 'or_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %or_ln60" [mmWaveBramWriter.cpp:60]   --->   Operation 56 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%buffer_out_addr_3 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln60" [mmWaveBramWriter.cpp:60]   --->   Operation 57 'getelementptr' 'buffer_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln60 = store i32 0, i8 %buffer_out_addr_3" [mmWaveBramWriter.cpp:60]   --->   Operation 58 'store' 'store_ln60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 129> <RAM>
ST_6 : Operation 59 [1/2] (0.79ns)   --->   "%lhs_V = load i5 %buffer_addr" [mmWaveBramWriter.cpp:61]   --->   Operation 59 'load' 'lhs_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 32> <ROM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i29 %lhs_V"   --->   Operation 60 'sext' 'sext_ln1348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i31 %sext_ln1348"   --->   Operation 61 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.90ns)   --->   "%add_ln61 = add i8 %shl_ln, i8 4" [mmWaveBramWriter.cpp:61]   --->   Operation 62 'add' 'add_ln61' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %add_ln61" [mmWaveBramWriter.cpp:61]   --->   Operation 63 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_out_addr_4 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln61" [mmWaveBramWriter.cpp:61]   --->   Operation 64 'getelementptr' 'buffer_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln61 = store i32 %zext_ln1348, i8 %buffer_out_addr_4" [mmWaveBramWriter.cpp:61]   --->   Operation 65 'store' 'store_ln61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 129> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buffer_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln29           (br               ) [ 0111000]
i_2               (phi              ) [ 0011000]
n_points_1        (phi              ) [ 0011111]
add_ln29          (add              ) [ 0111000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
icmp_ln29         (icmp             ) [ 0011000]
empty             (speclooptripcount) [ 0000000]
br_ln29           (br               ) [ 0000000]
i_2_cast          (zext             ) [ 0000000]
buffer_in_addr    (getelementptr    ) [ 0011000]
specloopname_ln27 (specloopname     ) [ 0000000]
buffer_in_load    (load             ) [ 0000000]
icmp_ln870        (icmp             ) [ 0000000]
icmp_ln31         (icmp             ) [ 0000000]
and_ln31          (and              ) [ 0000000]
trunc_ln31        (trunc            ) [ 0000000]
zext_ln31         (zext             ) [ 0000000]
n_points          (select           ) [ 0111000]
br_ln0            (br               ) [ 0111000]
buffer_out_addr   (getelementptr    ) [ 0000000]
store_ln53        (store            ) [ 0000000]
br_ln55           (br               ) [ 0000111]
i                 (phi              ) [ 0000010]
add_ln55          (add              ) [ 0000111]
zext_ln55         (zext             ) [ 0000000]
icmp_ln55         (icmp             ) [ 0000011]
br_ln55           (br               ) [ 0000000]
trunc_ln61        (trunc            ) [ 0000000]
shl_ln            (bitconcatenate   ) [ 0000001]
or_ln58           (or               ) [ 0000000]
zext_ln58         (zext             ) [ 0000000]
buffer_out_addr_1 (getelementptr    ) [ 0000000]
store_ln58        (store            ) [ 0000000]
or_ln59           (or               ) [ 0000000]
zext_ln59         (zext             ) [ 0000000]
buffer_out_addr_2 (getelementptr    ) [ 0000000]
store_ln59        (store            ) [ 0000000]
buffer_addr       (getelementptr    ) [ 0000001]
ret_ln23          (ret              ) [ 0000000]
specloopname_ln55 (specloopname     ) [ 0000000]
or_ln60           (or               ) [ 0000000]
zext_ln60         (zext             ) [ 0000000]
buffer_out_addr_3 (getelementptr    ) [ 0000000]
store_ln60        (store            ) [ 0000000]
lhs_V             (load             ) [ 0000000]
sext_ln1348       (sext             ) [ 0000000]
zext_ln1348       (zext             ) [ 0000000]
add_ln61          (add              ) [ 0000000]
zext_ln61         (zext             ) [ 0000000]
buffer_out_addr_4 (getelementptr    ) [ 0000000]
store_ln61        (store            ) [ 0000000]
br_ln0            (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="buffer_in_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="128" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_in_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="buffer_out_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="8" slack="0"/>
<pin id="101" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="103" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 store_ln58/5 store_ln59/5 store_ln60/6 store_ln61/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="buffer_out_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_1/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buffer_out_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_2/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="buffer_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="29" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffer_out_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_3/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buffer_out_addr_4_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_4/6 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_2_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="n_points_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="n_points_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="7" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_points_1/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln29_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln29_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_2_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln870_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="128" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln31_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln31_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln31_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="1"/>
<pin id="217" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln31_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="n_points_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_points/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln55_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln55_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln55_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln61_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln58_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln58_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln59_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln59_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln60_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln60_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln1348_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="29" slack="0"/>
<pin id="294" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln1348_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="29" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln61_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln61_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/6 "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln29_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln29_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="320" class="1005" name="buffer_in_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="1"/>
<pin id="322" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_in_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="n_points_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points "/>
</bind>
</comp>

<comp id="330" class="1005" name="add_ln55_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="338" class="1005" name="shl_ln_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="344" class="1005" name="buffer_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="44" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="167"><net_src comp="156" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="148" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="148" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="148" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="201"><net_src comp="73" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="156" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="197" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="144" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="209" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="156" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="173" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="173" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="246"><net_src comp="173" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="156" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="173" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="275"><net_src comp="252" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="295"><net_src comp="122" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="314"><net_src comp="180" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="319"><net_src comp="186" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="66" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="328"><net_src comp="223" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="333"><net_src comp="231" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="341"><net_src comp="252" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="347"><net_src comp="115" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_out | {4 5 6 }
 - Input state : 
	Port: mmWBramWriter : buffer_in | {2 3 }
	Port: mmWBramWriter : buffer_r | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		icmp_ln29 : 1
		br_ln29 : 2
		i_2_cast : 1
		buffer_in_addr : 2
		buffer_in_load : 3
	State 3
		icmp_ln870 : 1
		and_ln31 : 2
		zext_ln31 : 1
		n_points : 2
	State 4
		store_ln53 : 1
	State 5
		add_ln55 : 1
		zext_ln55 : 1
		icmp_ln55 : 1
		br_ln55 : 2
		trunc_ln61 : 1
		shl_ln : 2
		or_ln58 : 3
		zext_ln58 : 3
		buffer_out_addr_1 : 4
		store_ln58 : 5
		or_ln59 : 3
		zext_ln59 : 3
		buffer_out_addr_2 : 4
		store_ln59 : 5
		buffer_addr : 2
		lhs_V : 3
	State 6
		buffer_out_addr_3 : 1
		store_ln60 : 2
		sext_ln1348 : 1
		zext_ln1348 : 2
		zext_ln61 : 1
		buffer_out_addr_4 : 2
		store_ln61 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln29_fu_186  |    0    |    10   |
|   icmp   |  icmp_ln870_fu_197 |    0    |    50   |
|          |  icmp_ln31_fu_203  |    0    |    20   |
|          |  icmp_ln55_fu_242  |    0    |    20   |
|----------|--------------------|---------|---------|
|          |   add_ln29_fu_180  |    0    |    13   |
|    add   |   add_ln55_fu_231  |    0    |    39   |
|          |   add_ln61_fu_301  |    0    |    15   |
|----------|--------------------|---------|---------|
|  select  |   n_points_fu_223  |    0    |    32   |
|----------|--------------------|---------|---------|
|    and   |   and_ln31_fu_209  |    0    |    2    |
|----------|--------------------|---------|---------|
|          |   i_2_cast_fu_192  |    0    |    0    |
|          |  zext_ln31_fu_219  |    0    |    0    |
|          |  zext_ln55_fu_237  |    0    |    0    |
|   zext   |  zext_ln58_fu_266  |    0    |    0    |
|          |  zext_ln59_fu_277  |    0    |    0    |
|          |  zext_ln60_fu_287  |    0    |    0    |
|          | zext_ln1348_fu_296 |    0    |    0    |
|          |  zext_ln61_fu_306  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln31_fu_215 |    0    |    0    |
|          |  trunc_ln61_fu_248 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_252   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   or_ln58_fu_260   |    0    |    0    |
|    or    |   or_ln59_fu_271   |    0    |    0    |
|          |   or_ln60_fu_282   |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   | sext_ln1348_fu_292 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   201   |
|----------|--------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_r|    0   |   29   |   15   |
+--------+--------+--------+--------+
|  Total |    0   |   29   |   15   |
+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln29_reg_311   |    6   |
|   add_ln55_reg_330   |   32   |
|  buffer_addr_reg_344 |    5   |
|buffer_in_addr_reg_320|    5   |
|      i_2_reg_144     |    6   |
|       i_reg_169      |   32   |
|   icmp_ln29_reg_316  |    1   |
|  n_points_1_reg_156  |   32   |
|   n_points_reg_325   |   32   |
|    shl_ln_reg_338    |    8   |
+----------------------+--------+
|         Total        |   159  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_87  |  p0  |   3  |   8  |   24   ||    14   |
|  grp_access_fu_87  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_87  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_87  |  p4  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_122 |  p0  |   2  |   5  |   10   ||    9    |
|     i_2_reg_144    |  p0  |   2  |   6  |   12   ||    9    |
| n_points_1_reg_156 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   200  ||   3.97  ||    77   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   201  |
|   Memory  |    0   |    -   |   29   |   15   |
|Multiplexer|    -   |    3   |    -   |   77   |
|  Register |    -   |    -   |   159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   188  |   293  |
+-----------+--------+--------+--------+--------+
