#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Oct  7 09:29:26 2021
# Process ID: 33392
# Current directory: /home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1
# Command line: vivado -log sinewave_gen_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sinewave_gen_top.tcl
# Log file: /home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/sinewave_gen_top.vds
# Journal file: /home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sinewave_gen_top.tcl -notrace
Command: synth_design -top sinewave_gen_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33426 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.652 ; gain = 81.000 ; free physical = 15851 ; free virtual = 21648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sinewave_gen_top' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd:12]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-33392-lorsi-ThinkPad-T490/realtime/vio_0_stub.vhdl:5' bound to instance 'SINE_VIO' of component 'vio_0' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-33392-lorsi-ThinkPad-T490/realtime/vio_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ila_sine' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-33392-lorsi-ThinkPad-T490/realtime/ila_sine_stub.vhdl:5' bound to instance 'sine_ila' of component 'ila_sine' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ila_sine' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-33392-lorsi-ThinkPad-T490/realtime/ila_sine_stub.vhdl:15]
	Parameter BASE_SIN_FREQ_HZ bound to: 5000 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'sine_generator' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_generator.vhd:6' bound to instance 'SINE_GEN' of component 'sine_generator' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'sine_generator' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_generator.vhd:32]
	Parameter BASE_SIN_FREQ_HZ bound to: 5000 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
	Parameter BTN_CNT_MAX_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'buttons' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd:5' bound to instance 'BTNS' of component 'buttons' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_generator.vhd:71]
INFO: [Synth 8-638] synthesizing module 'buttons' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd:14]
	Parameter BTN_CNT_MAX_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-5787] Register counter_reg in module buttons is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd:22]
WARNING: [Synth 8-5787] Register counter_reg in module buttons is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'buttons' (1#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd:14]
	Parameter SIN_SAMPLES_N bound to: 256 - type: integer 
	Parameter BASE_SIN_FREQ_HZ bound to: 5000 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'clk_gen' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sin_clk_gen.vhd:10' bound to instance 'CLKGEN' of component 'clk_gen' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_generator.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sin_clk_gen.vhd:23]
	Parameter SIN_SAMPLES_N bound to: 256 - type: integer 
	Parameter BASE_SIN_FREQ_HZ bound to: 5000 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
WARNING: [Synth 8-2897] clock signal used as data [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sin_clk_gen.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (2#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sin_clk_gen.vhd:23]
INFO: [Synth 8-3491] module 'sine_table' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd:5' bound to instance 'SIN_GEN' of component 'sine_table' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_generator.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sine_table' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd:15]
	Parameter SIN_GEN_MUL_N_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd:24]
WARNING: [Synth 8-614] signal 'mul' is read in the process but is not in the sensitivity list [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sine_table' (3#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'sine_generator' (4#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_generator.vhd:32]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SINE_GEN'. This will prevent further optimization [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'sinewave_gen_top' (5#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd:12]
WARNING: [Synth 8-3331] design clk_gen has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1351.262 ; gain = 125.609 ; free physical = 15859 ; free virtual = 21660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1351.262 ; gain = 125.609 ; free physical = 15856 ; free virtual = 21657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1351.262 ; gain = 125.609 ; free physical = 15856 ; free virtual = 21657
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'SINE_VIO'
Finished Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'SINE_VIO'
Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/ila_sine/ila_sine/ila_sine_in_context.xdc] for cell 'sine_ila'
Finished Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/ila_sine/ila_sine/ila_sine_in_context.xdc] for cell 'sine_ila'
Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/contraints/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/contraints/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/contraints/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sinewave_gen_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sinewave_gen_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.355 ; gain = 0.000 ; free physical = 15339 ; free virtual = 21143
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15457 ; free virtual = 21269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15457 ; free virtual = 21269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SINE_VIO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sine_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15457 ; free virtual = 21269
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15449 ; free virtual = 21262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module buttons 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sine_table 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15432 ; free virtual = 21237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+----------------+---------------+----------------+
|Module Name    | RTL Object     | Depth x Width | Implemented As | 
+---------------+----------------+---------------+----------------+
|sine_table     | result         | 256x8         | LUT            | 
|sine_generator | SIN_GEN/result | 256x8         | LUT            | 
+---------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15142 ; free virtual = 20978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15143 ; free virtual = 20978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15140 ; free virtual = 20976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd:22]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd:22]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15139 ; free virtual = 20974
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15139 ; free virtual = 20974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15138 ; free virtual = 20974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15138 ; free virtual = 20973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15137 ; free virtual = 20973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15137 ; free virtual = 20972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |ila_sine      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |ila_sine_bbox_1 |     1|
|2     |vio_0_bbox_0    |     1|
|3     |BUFG            |     1|
|4     |CARRY4          |     2|
|5     |LUT1            |     1|
|6     |LUT2            |     6|
|7     |LUT3            |     2|
|8     |LUT4            |    10|
|9     |LUT5            |     2|
|10    |LUT6            |    29|
|11    |MUXF7           |    12|
|12    |MUXF8           |     6|
|13    |FDRE            |     9|
|14    |LD              |    16|
|15    |IBUF            |     1|
+------+----------------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |    99|
|2     |  SINE_GEN  |sine_generator |    95|
|3     |    BTNS    |buttons        |    16|
|4     |    CLKGEN  |clk_gen        |     1|
|5     |    SIN_GEN |sine_table     |    78|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15137 ; free virtual = 20973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1661.355 ; gain = 125.609 ; free physical = 15194 ; free virtual = 21029
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.355 ; gain = 435.703 ; free physical = 15194 ; free virtual = 21029
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1678.371 ; gain = 468.727 ; free physical = 15209 ; free virtual = 21039
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/sinewave_gen_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sinewave_gen_top_utilization_synth.rpt -pb sinewave_gen_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1702.383 ; gain = 0.000 ; free physical = 15176 ; free virtual = 21040
INFO: [Common 17-206] Exiting Vivado at Thu Oct  7 09:30:17 2021...
