[05/28 16:31:45      0s] 
[05/28 16:31:45      0s] Cadence Innovus(TM) Implementation System.
[05/28 16:31:45      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/28 16:31:45      0s] 
[05/28 16:31:45      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/28 16:31:45      0s] Options:	
[05/28 16:31:45      0s] Date:		Wed May 28 16:31:45 2025
[05/28 16:31:45      0s] Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
[05/28 16:31:45      0s] OS:		Red Hat Enterprise Linux
[05/28 16:31:45      0s] 
[05/28 16:31:45      0s] License:
[05/28 16:31:45      0s] 		[16:31:45.494497] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[05/28 16:31:45      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/28 16:31:45      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/28 16:31:49      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/28 16:32:17     20s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/28 16:32:24     24s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/28 16:32:24     24s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/28 16:32:24     24s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/28 16:32:24     24s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/28 16:32:24     24s] @(#)CDS: CPE v23.10-p004
[05/28 16:32:24     24s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/28 16:32:24     24s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/28 16:32:24     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/28 16:32:24     24s] @(#)CDS: RCDB 11.15.0
[05/28 16:32:24     24s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/28 16:32:24     24s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/28 16:32:24     24s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/28 16:32:24     24s] Create and set the environment variable TMPDIR to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO.

[05/28 16:32:24     24s] Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.
[05/28 16:32:27     26s] 
[05/28 16:32:27     26s] **INFO:  MMMC transition support version v31-84 
[05/28 16:32:27     26s] 
[05/28 16:32:27     26s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/28 16:32:27     26s] <CMD> suppressMessage ENCEXT-2799
[05/28 16:32:28     26s] <CMD> getVersion
[05/28 16:32:29     27s] [INFO] Loading PVS 23.10 fill procedures
[05/28 16:32:29     27s] <CMD> win
[05/28 16:32:30     27s] <CMD> editSplit
[05/28 16:32:30     27s] **ERROR: Design must be in memory before running "editSplit"
[05/28 16:32:30     27s] **ERROR: (IMPQTF-4044):	Error occurs when 'Rda_Event::keyAction main.layout.win 154 394 s Control-s {splitWire}' is executed with the error message: 'Design must be in memory before running "editSplit"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> setDesignMode -process 22
[05/28 16:33:27     39s] ##  Process: 22            (User Set)               
[05/28 16:33:27     39s] ##     Node: (not set)                           
[05/28 16:33:27     39s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/28 16:33:27     39s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/28 16:33:27     39s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/28 16:33:27     39s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/28 16:33:27     39s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/28 16:33:27     39s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/28 16:33:27     39s] <CMD> set_message -id IMPLF-200 -suppress
[05/28 16:33:27     39s] <CMD> set_message -id IMPLF-201 -suppress
[05/28 16:33:27     39s] <CMD> set_message -id IMPFP-3961 -suppress
[05/28 16:33:27     39s] <CMD> set_message -id IMPSP-9025 -suppress
[05/28 16:33:27     39s] <CMD> setDesignMode -process 22
[05/28 16:33:27     39s] ##  Process: 22            (User Set)               
[05/28 16:33:27     39s] ##     Node: (not set)                           
[05/28 16:33:27     39s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/28 16:33:27     39s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/28 16:33:27     39s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/28 16:33:27     39s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/28 16:33:27     39s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/28 16:33:27     39s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/28 16:33:27     39s] <CMD> set init_gnd_net gnd
[05/28 16:33:27     39s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
[05/28 16:33:27     39s] <CMD> set init_design_settop 0
[05/28 16:33:27     39s] <CMD> set init_verilog ../../dc/TOP/TOP.v
[05/28 16:33:27     39s] <CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
[05/28 16:33:27     39s] <CMD> set init_pwr_net vdd
[05/28 16:33:27     39s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[05/28 16:33:27     39s] #% Begin Load MMMC data ... (date=05/28 16:33:27, mem=1512.4M)
[05/28 16:33:27     39s] #% End Load MMMC data ... (date=05/28 16:33:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1513.6M, current mem=1513.6M)
[05/28 16:33:27     39s] INFO: New setup and hold views overwrite old settings during design initialization
[05/28 16:33:27     39s] 
[05/28 16:33:27     39s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[05/28 16:33:27     39s] 
[05/28 16:33:27     39s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[05/28 16:33:27     39s] 
[05/28 16:33:27     39s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[05/28 16:33:27     39s] Set DBUPerIGU to M1 pitch 116.
[05/28 16:33:27     39s] [16:33:27.154602] Periodic Lic check successful
[16:33:27.678936] Feature usage summary:
[16:33:27.678937] Innovus_Impl_System
[16:33:27.678944] Innovus_20nm_Opt

[05/28 16:33:27     39s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[05/28 16:33:27     39s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[05/28 16:33:28     40s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/28 16:33:28     40s] Loading view definition file from ../scripts/mmmc_setup.tcl
[05/28 16:33:28     40s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 16:34:02     75s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 16:34:10     83s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[05/28 16:34:10     83s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[05/28 16:34:55    129s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[05/28 16:34:58    131s] Ending "PreSetAnalysisView" (total cpu=0:01:31, real=0:01:30, peak res=3170.5M, current mem=1736.6M)
[05/28 16:34:58    131s] *** End library_loading (cpu=1.51min, real=1.50min, mem=296.1M, fe_cpu=2.20min, fe_real=3.22min, fe_mem=2075.8M) ***
[05/28 16:34:58    131s] #% Begin Load netlist data ... (date=05/28 16:34:58, mem=1736.7M)
[05/28 16:34:58    131s] *** Begin netlist parsing (mem=2075.8M) ***
[05/28 16:34:59    131s] Created 1371 new cells from 2 timing libraries.
[05/28 16:34:59    131s] Reading netlist ...
[05/28 16:34:59    131s] Backslashed names will retain backslash and a trailing blank character.
[05/28 16:34:59    131s] Reading verilog netlist '../../dc/TOP/TOP.v'
[05/28 16:34:59    131s] 
[05/28 16:34:59    131s] *** Memory Usage v#2 (Current mem = 2075.785M, initial mem = 812.863M) ***
[05/28 16:34:59    131s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=2075.8M) ***
[05/28 16:34:59    131s] #% End Load netlist data ... (date=05/28 16:34:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=1789.0M, current mem=1789.0M)
[05/28 16:34:59    131s] Top level cell is TOP.
[05/28 16:35:00    133s] Hooked 2742 DB cells to tlib cells.
[05/28 16:35:01    133s] Ending "BindLib:" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2592.2M, current mem=2592.2M)
[05/28 16:35:01    133s] Starting recursive module instantiation check.
[05/28 16:35:01    133s] No recursion found.
[05/28 16:35:01    133s] Building hierarchical netlist for Cell TOP ...
[05/28 16:35:01    133s] ***** UseNewTieNetMode *****.
[05/28 16:35:01    133s] *** Netlist is unique.
[05/28 16:35:01    133s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[05/28 16:35:01    133s] ** info: there are 2743 modules.
[05/28 16:35:01    133s] ** info: there are 1382 stdCell insts.
[05/28 16:35:01    133s] ** info: there are 0 insts with no signal pins.
[05/28 16:35:01    133s] 
[05/28 16:35:01    133s] *** Memory Usage v#2 (Current mem = 2257.211M, initial mem = 812.863M) ***
[05/28 16:35:01    133s] 
[05/28 16:35:01    133s] Honor LEF defined pitches for advanced node
[05/28 16:35:01    133s] Start create_tracks
[05/28 16:35:02    134s] Extraction setup Started for TopCell TOP 
[05/28 16:35:02    134s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/28 16:35:02    134s] eee: __QRC_SADV_USE_LE__ is set 0
[05/28 16:35:04    135s] Generating auto layer map file.
[05/28 16:35:04    135s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/28 16:35:04    135s] eee:        1	      M1	        5	         m1	Metal          
[05/28 16:35:04    135s] eee:       34	      V1	        6	         v1	Via            
[05/28 16:35:04    135s] eee:        2	      M2	        7	         m2	Metal          
[05/28 16:35:04    135s] eee:       35	      AY	        8	         ay	Via            
[05/28 16:35:04    135s] eee:        3	      C1	        9	         c1	Metal          
[05/28 16:35:04    135s] eee:       36	      A1	       10	         a1	Via            
[05/28 16:35:04    135s] eee:        4	      C2	       11	         c2	Metal          
[05/28 16:35:04    135s] eee:       37	      A2	       12	         a2	Via            
[05/28 16:35:04    135s] eee:        5	      C3	       13	         c3	Metal          
[05/28 16:35:04    135s] eee:       38	      A3	       14	         a3	Via            
[05/28 16:35:04    135s] eee:        6	      C4	       15	         c4	Metal          
[05/28 16:35:04    135s] eee:       39	      A4	       16	         a4	Via            
[05/28 16:35:04    135s] eee:        7	      C5	       17	         c5	Metal          
[05/28 16:35:04    135s] eee:       40	      YS	       18	         ys	Via            
[05/28 16:35:04    135s] eee:        8	      JA	       19	         ja	Metal          
[05/28 16:35:04    135s] eee:       41	      JV	       20	         jv	Via            
[05/28 16:35:04    135s] eee:        9	      QA	       21	         qa	Metal          
[05/28 16:35:04    135s] eee:       42	      JW	       22	         jw	Via            
[05/28 16:35:04    135s] eee:       10	      QB	       23	         qb	Metal          
[05/28 16:35:04    135s] eee:       43	      VV	       24	         vv	Via            
[05/28 16:35:04    135s] eee:       11	      LB	       25	         lb	Metal          
[05/28 16:35:04    136s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 16:35:04    136s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 16:35:04    136s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 16:35:04    136s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/28 16:35:05    136s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 16:35:05    136s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 16:35:05    136s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 16:35:05    136s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/28 16:35:05    136s] eee: Save / Restore of RC patterns enabled 
[05/28 16:35:05    136s] eee: Pattern meta data file doesn't exist
[05/28 16:35:05    136s] eee: Pattern data restore failed for 2 tech files
[05/28 16:35:05    136s] eee: Pattern extraction started for 2 tech files
[05/28 16:35:05    136s] Importing multi-corner technology file(s) for preRoute extraction...
[05/28 16:35:05      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 16:35:06      1s] Generating auto layer map file.
[05/28 16:35:06      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/28 16:35:06      1s] eee:        1	      M1	        5	         m1	Metal          
[05/28 16:35:06      1s] eee:       34	      V1	        6	         v1	Via            
[05/28 16:35:06      1s] eee:        2	      M2	        7	         m2	Metal          
[05/28 16:35:06      1s] eee:       35	      AY	        8	         ay	Via            
[05/28 16:35:06      1s] eee:        3	      C1	        9	         c1	Metal          
[05/28 16:35:06      1s] eee:       36	      A1	       10	         a1	Via            
[05/28 16:35:06      1s] eee:        4	      C2	       11	         c2	Metal          
[05/28 16:35:06      1s] eee:       37	      A2	       12	         a2	Via            
[05/28 16:35:06      1s] eee:        5	      C3	       13	         c3	Metal          
[05/28 16:35:06      1s] eee:       38	      A3	       14	         a3	Via            
[05/28 16:35:06      1s] eee:        6	      C4	       15	         c4	Metal          
[05/28 16:35:06      1s] eee:       39	      A4	       16	         a4	Via            
[05/28 16:35:06      1s] eee:        7	      C5	       17	         c5	Metal          
[05/28 16:35:06      1s] eee:       40	      YS	       18	         ys	Via            
[05/28 16:35:06      1s] eee:        8	      JA	       19	         ja	Metal          
[05/28 16:35:06      1s] eee:       41	      JV	       20	         jv	Via            
[05/28 16:35:06      1s] eee:        9	      QA	       21	         qa	Metal          
[05/28 16:35:06      1s] eee:       42	      JW	       22	         jw	Via            
[05/28 16:35:06      1s] eee:       10	      QB	       23	         qb	Metal          
[05/28 16:35:06      1s] eee:       43	      VV	       24	         vv	Via            
[05/28 16:35:06      1s] eee:       11	      LB	       25	         lb	Metal          

[05/28 16:35:21      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 16:35:22      1s] Generating auto layer map file.
[05/28 16:35:22      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/28 16:35:22      1s] eee:        1	      M1	        5	         m1	Metal          
[05/28 16:35:22      1s] eee:       34	      V1	        6	         v1	Via            
[05/28 16:35:22      1s] eee:        2	      M2	        7	         m2	Metal          
[05/28 16:35:22      1s] eee:       35	      AY	        8	         ay	Via            
[05/28 16:35:22      1s] eee:        3	      C1	        9	         c1	Metal          
[05/28 16:35:22      1s] eee:       36	      A1	       10	         a1	Via            
[05/28 16:35:22      1s] eee:        4	      C2	       11	         c2	Metal          
[05/28 16:35:22      1s] eee:       37	      A2	       12	         a2	Via            
[05/28 16:35:22      1s] eee:        5	      C3	       13	         c3	Metal          
[05/28 16:35:22      1s] eee:       38	      A3	       14	         a3	Via            
[05/28 16:35:22      1s] eee:        6	      C4	       15	         c4	Metal          
[05/28 16:35:22      1s] eee:       39	      A4	       16	         a4	Via            
[05/28 16:35:22      1s] eee:        7	      C5	       17	         c5	Metal          
[05/28 16:35:22      1s] eee:       40	      YS	       18	         ys	Via            
[05/28 16:35:22      1s] eee:        8	      JA	       19	         ja	Metal          
[05/28 16:35:22      1s] eee:       41	      JV	       20	         jv	Via            
[05/28 16:35:22      1s] eee:        9	      QA	       21	         qa	Metal          
[05/28 16:35:22      1s] eee:       42	      JW	       22	         jw	Via            
[05/28 16:35:22      1s] eee:       10	      QB	       23	         qb	Metal          
[05/28 16:35:22      1s] eee:       43	      VV	       24	         vv	Via            
[05/28 16:35:22      1s] eee:       11	      LB	       25	         lb	Metal          

[05/28 16:35:37    145s] eee: Pattern extraction completed
[05/28 16:35:37    145s] Completed (cpu: 0:00:11.3 real: 0:00:35.0)
[05/28 16:35:37    145s] Set Shrink Factor to 1.00000
[05/28 16:35:37    145s] Summary of Active RC-Corners : 
[05/28 16:35:37    145s]  
[05/28 16:35:37    145s]  Analysis View: view_slow_mission
[05/28 16:35:37    145s]     RC-Corner Name        : rc_slow
[05/28 16:35:37    145s]     RC-Corner Index       : 0
[05/28 16:35:37    145s]     RC-Corner Temperature : 25 Celsius
[05/28 16:35:37    145s]     RC-Corner Cap Table   : ''
[05/28 16:35:37    145s]     RC-Corner PreRoute Res Factor         : 1
[05/28 16:35:37    145s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 16:35:37    145s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 16:35:37    145s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 16:35:37    145s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 16:35:37    145s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/28 16:35:37    145s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[05/28 16:35:37    145s]  
[05/28 16:35:37    145s]  Analysis View: view_fast_mission
[05/28 16:35:37    145s]     RC-Corner Name        : rc_fast
[05/28 16:35:37    145s]     RC-Corner Index       : 1
[05/28 16:35:37    145s]     RC-Corner Temperature : 25 Celsius
[05/28 16:35:37    145s]     RC-Corner Cap Table   : ''
[05/28 16:35:37    145s]     RC-Corner PreRoute Res Factor         : 1
[05/28 16:35:37    145s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 16:35:37    145s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 16:35:37    145s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 16:35:37    145s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 16:35:37    145s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 16:35:37    145s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/28 16:35:37    145s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[05/28 16:35:37    145s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[05/28 16:35:37    145s] eee: RC Grid memory allocated = 6468 (7 X 7 X 11 X 12b)
[05/28 16:35:37    145s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:35:37    145s] eee: pegSigSF=1.070000
[05/28 16:35:37    145s] Initializing multi-corner resistance tables ...
[05/28 16:35:37    145s] eee: Grid unit RC data computation started
[05/28 16:35:37    145s] eee: Grid unit RC data computation completed
[05/28 16:35:37    145s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:35:37    145s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:35:37    145s] eee: LAM-FP: thresh=1 ; dimX=352.300000 ; dimY=351.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:35:37    145s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:35:37    145s] eee: NetCapCache creation started. (Current Mem: 2528.430M) 
[05/28 16:35:37    145s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2528.430M) 
[05/28 16:35:37    145s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(28.184000, 28.080000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (6 X 6)
[05/28 16:35:37    145s] eee: Metal Layers Info:
[05/28 16:35:37    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:35:37    145s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:35:37    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:35:37    145s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:35:37    145s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:35:37    145s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:35:37    145s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:35:37    145s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:35:37    145s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:35:37    145s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:35:37    145s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:35:37    145s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:35:37    145s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:35:37    145s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:35:37    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:35:37    145s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:35:37    145s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/28 16:35:37    145s] *Info: initialize multi-corner CTS.
[05/28 16:35:41    147s] Ending "SetAnalysisView" (total cpu=0:00:01.5, real=0:00:04.0, peak res=3062.7M, current mem=1979.7M)
[05/28 16:35:41    148s] Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
[05/28 16:35:41    148s] Current (total cpu=0:02:29, real=0:03:56, peak res=3170.5M, current mem=2553.1M)
[05/28 16:35:41    148s] INFO (CTE): Constraints read successfully.
[05/28 16:35:41    148s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2565.7M, current mem=2565.7M)
[05/28 16:35:41    148s] Current (total cpu=0:02:29, real=0:03:56, peak res=3170.5M, current mem=2565.7M)
[05/28 16:35:41    148s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:35:41    148s] 
[05/28 16:35:41    148s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:35:41    148s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:35:41    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:35:41    148s] Summary for sequential cells identification: 
[05/28 16:35:41    148s]   Identified SBFF number: 299
[05/28 16:35:41    148s]   Identified MBFF number: 75
[05/28 16:35:41    148s]   Identified SB Latch number: 22
[05/28 16:35:41    148s]   Identified MB Latch number: 0
[05/28 16:35:41    148s]   Not identified SBFF number: 15
[05/28 16:35:41    148s]   Not identified MBFF number: 0
[05/28 16:35:41    148s]   Not identified SB Latch number: 0
[05/28 16:35:41    148s]   Not identified MB Latch number: 0
[05/28 16:35:41    148s]   Number of sequential cells which are not FFs: 45
[05/28 16:35:41    148s] Total number of combinational cells: 890
[05/28 16:35:41    148s] Total number of sequential cells: 456
[05/28 16:35:41    148s] Total number of tristate cells: 0
[05/28 16:35:41    148s] Total number of level shifter cells: 0
[05/28 16:35:41    148s] Total number of power gating cells: 0
[05/28 16:35:41    148s] Total number of isolation cells: 0
[05/28 16:35:41    148s] Total number of power switch cells: 0
[05/28 16:35:41    148s] Total number of pulse generator cells: 0
[05/28 16:35:41    148s] Total number of always on buffers: 0
[05/28 16:35:41    148s] Total number of retention cells: 0
[05/28 16:35:41    148s] Total number of physical cells: 25
[05/28 16:35:41    148s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[05/28 16:35:41    148s] Total number of usable buffers: 48
[05/28 16:35:41    148s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[05/28 16:35:41    148s] Total number of unusable buffers: 4
[05/28 16:35:41    148s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[05/28 16:35:41    148s] Total number of usable inverters: 37
[05/28 16:35:41    148s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[05/28 16:35:41    148s] Total number of unusable inverters: 3
[05/28 16:35:41    148s] List of identified usable delay cells:
[05/28 16:35:41    148s] Total number of identified usable delay cells: 0
[05/28 16:35:41    148s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[05/28 16:35:41    148s] Total number of identified unusable delay cells: 44
[05/28 16:35:41    148s] 
[05/28 16:35:41    148s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/28 16:35:41    148s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] TimeStamp Deleting Cell Server End ...
[05/28 16:35:42    148s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2595.6M, current mem=2595.6M)
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:35:42    148s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:35:42    148s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:35:42    148s] Summary for sequential cells identification: 
[05/28 16:35:42    148s]   Identified SBFF number: 299
[05/28 16:35:42    148s]   Identified MBFF number: 75
[05/28 16:35:42    148s]   Identified SB Latch number: 22
[05/28 16:35:42    148s]   Identified MB Latch number: 0
[05/28 16:35:42    148s]   Not identified SBFF number: 15
[05/28 16:35:42    148s]   Not identified MBFF number: 0
[05/28 16:35:42    148s]   Not identified SB Latch number: 0
[05/28 16:35:42    148s]   Not identified MB Latch number: 0
[05/28 16:35:42    148s]   Number of sequential cells which are not FFs: 45
[05/28 16:35:42    148s]  Visiting view : view_slow_mission
[05/28 16:35:42    148s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:35:42    148s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:35:42    148s]  Visiting view : view_fast_mission
[05/28 16:35:42    148s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:35:42    148s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:35:42    148s] TLC MultiMap info (StdDelay):
[05/28 16:35:42    148s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:35:42    148s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:35:42    148s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:35:42    148s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:35:42    148s]  Setting StdDelay to: 6.1ps
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] TimeStamp Deleting Cell Server End ...
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] *** Summary of all messages that are not suppressed in this session:
[05/28 16:35:42    148s] Severity  ID               Count  Summary                                  
[05/28 16:35:42    148s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/28 16:35:42    148s] *** Message Summary: 42 warning(s), 0 error(s)
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] <CMD> getIoFlowFlag
[05/28 16:35:42    148s] <CMD> setIoFlowFlag 0
[05/28 16:35:42    148s] <CMD> floorPlan -site GF22_DST -r 1.0 0.05 4 4 4 4
[05/28 16:35:42    148s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :4.06
[05/28 16:35:42    148s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :4.06
[05/28 16:35:42    148s] Adjusting core size to PlacementGrid : width :105.792 height : 104.8
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] Honor LEF defined pitches for advanced node
[05/28 16:35:42    148s] Start create_tracks
[05/28 16:35:42    148s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/28 16:35:42    148s] <CMD> uiSetTool select
[05/28 16:35:42    148s] <CMD> getIoFlowFlag
[05/28 16:35:42    148s] <CMD> fit
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] Honor LEF defined pitches for advanced node
[05/28 16:35:42    148s] Start create_tracks
[05/28 16:35:42    148s] TRACKS Y 5200 DO 30 STEP 3600 LAYER  LB ;  
[05/28 16:35:42    148s] TRACKS X 3658 DO 31 STEP 3600 LAYER  LB ;  
[05/28 16:35:42    148s] TRACKS X 1660 DO 47 STEP 2400 LAYER  QB ;  
[05/28 16:35:42    148s] TRACKS Y 1600 DO 47 STEP 2400 LAYER  QB ;  
[05/28 16:35:42    148s] TRACKS Y 1600 DO 47 STEP 2400 LAYER  QA ;  
[05/28 16:35:42    148s] TRACKS X 1660 DO 47 STEP 2400 LAYER  QA ;  
[05/28 16:35:42    148s] TRACKS X 100 DO 1265 STEP 90 LAYER  JA ;  
[05/28 16:35:42    148s] TRACKS Y 1300 DO 124 STEP 900 LAYER  JA ;  
[05/28 16:35:42    148s] TRACKS Y 130 DO 1252 STEP 90 LAYER  C5 ;  
[05/28 16:35:42    148s] TRACKS X 100 DO 1265 STEP 90 LAYER  C5 ;  
[05/28 16:35:42    148s] TRACKS X 100 DO 1265 STEP 90 LAYER  C4 ;  
[05/28 16:35:42    148s] TRACKS Y 130 DO 1252 STEP 90 LAYER  C4 ;  
[05/28 16:35:42    148s] TRACKS Y 130 DO 1252 STEP 90 LAYER  C3 ;  
[05/28 16:35:42    148s] TRACKS X 100 DO 1265 STEP 90 LAYER  C3 ;  
[05/28 16:35:42    148s] TRACKS X 100 DO 1265 STEP 90 LAYER  C2 ;  
[05/28 16:35:42    148s] TRACKS Y 130 DO 1252 STEP 90 LAYER  C2 ;  
[05/28 16:35:42    148s] TRACKS Y 130 DO 1252 STEP 90 LAYER  C1 ;  
[05/28 16:35:42    148s] TRACKS X 100 DO 1265 STEP 90 LAYER  C1 ;  
[05/28 16:35:42    148s] TRACKS X 60 DO 1424 STEP 80 LAYER  M2 ;  
[05/28 16:35:42    148s] TRACKS Y 80 DO 1409 STEP 80 LAYER  M2 ;  
[05/28 16:35:42    148s] TRACKS Y 80 DO 1409 STEP 80 LAYER  M1 ;  
[05/28 16:35:42    148s] TRACKS X 58 DO 982 STEP 116 LAYER  M1 ;  
[05/28 16:35:42    148s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[05/28 16:35:42    148s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[05/28 16:35:42    148s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[05/28 16:35:42    148s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[05/28 16:35:42    148s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/28 16:35:42    148s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/28 16:35:42    148s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[05/28 16:35:42    148s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[05/28 16:35:42    148s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[05/28 16:35:42    148s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[05/28 16:35:42    148s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[05/28 16:35:42    148s] <CMD> clearGlobalNets
[05/28 16:35:42    148s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[05/28 16:35:42    148s] 1382 new pwr-pin connections were made to global net 'vdd'.
[05/28 16:35:42    148s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[05/28 16:35:42    148s] 1382 new gnd-pin connections were made to global net 'gnd'.
[05/28 16:35:42    148s] <CMD> applyGlobalNets
[05/28 16:35:42    148s] *** Checked 2 GNC rules.
[05/28 16:35:42    148s] *** Applying global-net connections...
[05/28 16:35:42    148s] 1382 new pwr-pin connections were made to global net 'vdd'.
[05/28 16:35:42    148s] 1382 new gnd-pin connections were made to global net 'gnd'.
[05/28 16:35:42    148s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/28 16:35:42    148s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
[05/28 16:35:42    148s] #% Begin addRing (date=05/28 16:35:42, mem=2598.4M)
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] viaInitial starts at Wed May 28 16:35:42 2025
viaInitial ends at Wed May 28 16:35:42 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2707.2M)
[05/28 16:35:42    148s] Ring generation is complete.
[05/28 16:35:42    148s] vias are now being generated.
[05/28 16:35:42    148s] addRing created 8 wires.
[05/28 16:35:42    148s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/28 16:35:42    148s] +--------+----------------+----------------+
[05/28 16:35:42    148s] |  Layer |     Created    |     Deleted    |
[05/28 16:35:42    148s] +--------+----------------+----------------+
[05/28 16:35:42    148s] |   M1   |        4       |       NA       |
[05/28 16:35:42    148s] |   V1   |        8       |        0       |
[05/28 16:35:42    148s] |   M2   |        4       |       NA       |
[05/28 16:35:42    148s] +--------+----------------+----------------+
[05/28 16:35:42    148s] #% End addRing (date=05/28 16:35:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2600.6M, current mem=2600.6M)
[05/28 16:35:42    148s] <CMD> sroute -nets {vdd gnd}
[05/28 16:35:42    148s] #% Begin sroute (date=05/28 16:35:42, mem=2600.6M)
[05/28 16:35:42    148s] *** Begin SPECIAL ROUTE on Wed May 28 16:35:42 2025 ***
[05/28 16:35:42    148s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
[05/28 16:35:42    148s] SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] Begin option processing ...
[05/28 16:35:42    148s] srouteConnectPowerBump set to false
[05/28 16:35:42    148s] routeSelectNet set to "vdd gnd"
[05/28 16:35:42    148s] routeSpecial set to true
[05/28 16:35:42    148s] srouteConnectConverterPin set to false
[05/28 16:35:42    148s] srouteFollowCorePinEnd set to 3
[05/28 16:35:42    148s] srouteJogControl set to "preferWithChanges differentLayer"
[05/28 16:35:42    148s] sroutePadPinAllPorts set to true
[05/28 16:35:42    148s] sroutePreserveExistingRoutes set to true
[05/28 16:35:42    148s] srouteRoutePowerBarPortOnBothDir set to true
[05/28 16:35:42    148s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1057.00 megs.
[05/28 16:35:42    148s] 
[05/28 16:35:42    148s] Reading DB technology information...
[05/28 16:35:42    148s] Finished reading DB technology information.
[05/28 16:35:42    148s] Reading floorplan and netlist information...
[05/28 16:35:42    148s] Finished reading floorplan and netlist information.
[05/28 16:35:42    148s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/28 16:35:43    149s] Read in 23 layers, 11 routing layers, 1 overlap layer
[05/28 16:35:43    149s] Read in 1371 macros, 58 used
[05/28 16:35:43    149s] Read in 56 components
[05/28 16:35:43    149s]   56 core components: 56 unplaced, 0 placed, 0 fixed
[05/28 16:35:43    149s] Read in 12 logical pins
[05/28 16:35:43    149s] Read in 12 nets
[05/28 16:35:43    149s] Read in 2 special nets, 2 routed
[05/28 16:35:43    149s] Read in 112 terminals
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 16:35:43    149s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[05/28 16:35:43    149s] To increase the message display limit, refer to the product command reference manual.
[05/28 16:35:43    149s] 2 nets selected.
[05/28 16:35:43    149s] 
[05/28 16:35:43    149s] Begin power routing ...
[05/28 16:35:43    149s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/28 16:35:43    149s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:35:43    149s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:35:43    149s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/28 16:35:43    149s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/28 16:35:43    149s] Type 'man IMPSR-1256' for more detail.
[05/28 16:35:43    149s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/28 16:35:43    149s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/28 16:35:43    149s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/28 16:35:43    149s] Type 'man IMPSR-1256' for more detail.
[05/28 16:35:43    149s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/28 16:35:43    149s] CPU time for vdd FollowPin 0 seconds
[05/28 16:35:43    149s] CPU time for gnd FollowPin 0 seconds
[05/28 16:35:43    150s]   Number of IO ports routed: 0
[05/28 16:35:43    150s]   Number of Block ports routed: 0
[05/28 16:35:43    150s]   Number of Stripe ports routed: 0
[05/28 16:35:43    150s]   Number of Core ports routed: 390
[05/28 16:35:43    150s]   Number of Pad ports routed: 0
[05/28 16:35:43    150s]   Number of Power Bump ports routed: 0
[05/28 16:35:43    150s]   Number of Followpin connections: 195
[05/28 16:35:43    150s] End power routing: cpu: 0:00:01, real: 0:00:00, peak: 1115.00 megs.
[05/28 16:35:43    150s] 
[05/28 16:35:43    150s] 
[05/28 16:35:43    150s] 
[05/28 16:35:43    150s]  Begin updating DB with routing results ...
[05/28 16:35:43    150s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/28 16:35:43    150s] Pin and blockage extraction finished
[05/28 16:35:43    150s] 
[05/28 16:35:43    150s] sroute created 585 wires.
[05/28 16:35:43    150s] ViaGen created 390 vias, deleted 0 via to avoid violation.
[05/28 16:35:43    150s] +--------+----------------+----------------+
[05/28 16:35:43    150s] |  Layer |     Created    |     Deleted    |
[05/28 16:35:43    150s] +--------+----------------+----------------+
[05/28 16:35:43    150s] |   M1   |       585      |       NA       |
[05/28 16:35:43    150s] |   V1   |       390      |        0       |
[05/28 16:35:43    150s] +--------+----------------+----------------+
[05/28 16:35:44    150s] #% End sroute (date=05/28 16:35:43, total cpu=0:00:01.6, real=0:00:02.0, peak res=2639.0M, current mem=2639.0M)
[05/28 16:35:44    150s] <CMD> saveDesign floorplan.inn
[05/28 16:35:44    150s] #% Begin save design ... (date=05/28 16:35:44, mem=2642.4M)
[05/28 16:35:44    150s] % Begin Save ccopt configuration ... (date=05/28 16:35:44, mem=2642.4M)
[05/28 16:35:44    150s] % End Save ccopt configuration ... (date=05/28 16:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2642.4M, current mem=2639.9M)
[05/28 16:35:44    150s] % Begin Save netlist data ... (date=05/28 16:35:44, mem=2640.0M)
[05/28 16:35:44    150s] Writing Binary DB to floorplan.inn.dat/TOP.v.bin in single-threaded mode...
[05/28 16:35:44    150s] % End Save netlist data ... (date=05/28 16:35:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2640.1M, current mem=2640.1M)
[05/28 16:35:44    150s] Saving symbol-table file ...
[05/28 16:35:44    150s] Saving congestion map file floorplan.inn.dat/TOP.route.congmap.gz ...
[05/28 16:35:44    150s] % Begin Save AAE data ... (date=05/28 16:35:44, mem=2640.3M)
[05/28 16:35:44    150s] Saving AAE Data ...
[05/28 16:35:45    151s] % End Save AAE data ... (date=05/28 16:35:45, total cpu=0:00:00.5, real=0:00:01.0, peak res=2640.3M, current mem=2640.0M)
[05/28 16:35:45    151s] Saving preference file floorplan.inn.dat/gui.pref.tcl ...
[05/28 16:35:45    151s] Saving mode setting ...
[05/28 16:35:45    151s] Saving global file ...
[05/28 16:35:45    151s] % Begin Save floorplan data ... (date=05/28 16:35:45, mem=2646.7M)
[05/28 16:35:45    151s] Saving floorplan file ...
[05/28 16:35:46    151s] % End Save floorplan data ... (date=05/28 16:35:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=2646.7M, current mem=2646.7M)
[05/28 16:35:46    151s] Saving PG file floorplan.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 16:35:46 2025)
[05/28 16:35:46    151s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2739.1M) ***
[05/28 16:35:46    151s] *info - save blackBox cells to lef file floorplan.inn.dat/TOP.bbox.lef
[05/28 16:35:46    151s] Saving Drc markers ...
[05/28 16:35:46    151s] ... No Drc file written since there is no markers found.
[05/28 16:35:46    151s] % Begin Save placement data ... (date=05/28 16:35:46, mem=2646.9M)
[05/28 16:35:46    151s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 16:35:46    151s] Save Adaptive View Pruning View Names to Binary file
[05/28 16:35:46    151s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2742.1M) ***
[05/28 16:35:46    151s] % End Save placement data ... (date=05/28 16:35:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2646.9M, current mem=2646.9M)
[05/28 16:35:46    151s] % Begin Save routing data ... (date=05/28 16:35:46, mem=2646.9M)
[05/28 16:35:46    151s] Saving route file ...
[05/28 16:35:46    151s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2739.1M) ***
[05/28 16:35:46    151s] % End Save routing data ... (date=05/28 16:35:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2647.0M, current mem=2647.0M)
[05/28 16:35:47    151s] Saving property file floorplan.inn.dat/TOP.prop
[05/28 16:35:47    152s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2742.1M) ***
[05/28 16:35:47    152s] Saving preRoute extracted patterns in file 'floorplan.inn.dat/TOP.techData.gz' ...
[05/28 16:35:47    152s] Saving preRoute extraction data in directory 'floorplan.inn.dat/extraction/' ...
[05/28 16:35:47    152s] eee: Checksum of RC Grid density data=132
[05/28 16:35:47    152s] % Begin Save power constraints data ... (date=05/28 16:35:47, mem=2650.1M)
[05/28 16:35:47    152s] % End Save power constraints data ... (date=05/28 16:35:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2650.2M, current mem=2650.2M)
[05/28 16:35:48    152s] Generated self-contained design floorplan.inn.dat
[05/28 16:35:48    152s] #% End save design ... (date=05/28 16:35:48, total cpu=0:00:02.3, real=0:00:04.0, peak res=2651.8M, current mem=2651.8M)
[05/28 16:35:48    152s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 16:35:48    152s] 
[05/28 16:35:48    152s] <CMD> checkDesign -all
[05/28 16:35:48    152s] Creating directory checkDesign.
[05/28 16:35:48    152s] OPERPROF: Starting checkPlace at level 1, MEM:2795.4M, EPOCH TIME: 1748464548.581611
[05/28 16:35:48    152s] Processing tracks to init pin-track alignment.
[05/28 16:35:48    152s] z: 1, totalTracks: 1
[05/28 16:35:48    152s] z: 3, totalTracks: 1
[05/28 16:35:48    152s] z: 5, totalTracks: 1
[05/28 16:35:48    152s] z: 7, totalTracks: 1
[05/28 16:35:48    153s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 16:35:48    153s] #spOpts: rpCkHalo=4 
[05/28 16:35:48    153s] Initializing Route Infrastructure for color support ...
[05/28 16:35:48    153s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:2798.4M, EPOCH TIME: 1748464548.957986
[05/28 16:35:48    153s] ### info: trigger incremental cell import ( 1371 new cells ).
[05/28 16:35:50    154s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/28 16:35:50    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:35:50    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:35:51    155s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:35:51    155s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:35:51    155s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.350, REAL:2.356, MEM:2884.9M, EPOCH TIME: 1748464551.313865
[05/28 16:35:51    155s] Route Infrastructure Initialized for color support successfully.
[05/28 16:35:51    155s] Cell TOP LLGs are deleted
[05/28 16:35:51    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:51    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:51    155s] # Building TOP llgBox search-tree.
[05/28 16:35:51    155s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:35:51    155s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2891.9M, EPOCH TIME: 1748464551.329898
[05/28 16:35:51    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:51    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:51    155s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2891.9M, EPOCH TIME: 1748464551.330473
[05/28 16:35:51    155s] Max number of tech site patterns supported in site array is 256.
[05/28 16:35:51    155s] Core basic site is GF22_DST
[05/28 16:35:51    155s] Processing tracks to init pin-track alignment.
[05/28 16:35:51    155s] z: 1, totalTracks: 1
[05/28 16:35:51    155s] z: 3, totalTracks: 1
[05/28 16:35:51    155s] z: 5, totalTracks: 1
[05/28 16:35:51    155s] z: 7, totalTracks: 1
[05/28 16:35:51    155s] DP-Init: Signature of floorplan is b6dadea8db3f6e40. Signature of routing blockage is 1778b4e8dfaee089.
[05/28 16:35:51    155s] After signature check, allow fast init is false, keep pre-filter is false.
[05/28 16:35:51    155s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 16:35:51    155s] Use non-trimmed site array because memory saving is not enough.
[05/28 16:35:51    155s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:35:51    155s] SiteArray: use 995,328 bytes
[05/28 16:35:51    155s] SiteArray: current memory after site array memory allocation 2898.8M
[05/28 16:35:51    155s] SiteArray: FP blocked sites are writable
[05/28 16:35:51    155s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fb1095cc5c0.
[05/28 16:35:51    155s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[05/28 16:35:51    155s] Estimated cell power/ground rail width = 0.075 um
[05/28 16:35:51    155s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:35:51    155s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3026.9M, EPOCH TIME: 1748464551.497962
[05/28 16:35:51    155s] Process 585 wires and vias for routing blockage analysis
[05/28 16:35:51    155s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3026.9M, EPOCH TIME: 1748464551.498124
[05/28 16:35:51    155s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:35:51    155s] Atter site array init, number of instance map data is 0.
[05/28 16:35:51    155s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.260, REAL:0.244, MEM:3044.9M, EPOCH TIME: 1748464551.574054
[05/28 16:35:51    155s] 
[05/28 16:35:51    155s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/28 16:35:51    155s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:35:51    155s] 
[05/28 16:35:51    155s]  Pre_CCE_Colorizing is beginning ...
[05/28 16:35:51    155s] 
[05/28 16:35:51    155s]    Running colorizing using single thread! ...
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 16:35:51    155s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[05/28 16:35:51    155s] #To increase the message display limit, refer to the product command reference manual.
[05/28 16:35:51    155s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[05/28 16:35:51    155s] 
[05/28 16:35:51    155s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[05/28 16:35:51    155s] 
[05/28 16:35:51    155s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[05/28 16:35:51    155s] 
[05/28 16:35:51    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[05/28 16:35:51    156s] 
[05/28 16:35:51    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[05/28 16:35:51    156s] 
[05/28 16:35:52    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] 	Real Time: 0.636312  Cpu Time: 0.640000
[05/28 16:35:52    156s]    1371 cells have been colorized (1364+7+0),
[05/28 16:35:52    156s]  Pre_CCE_Colorizing is done.
[05/28 16:35:52    156s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.900, REAL:0.883, MEM:3060.9M, EPOCH TIME: 1748464552.212803
[05/28 16:35:52    156s] Begin checking placement ... (start mem=2795.4M, init mem=3060.9M)
[05/28 16:35:52    156s] Begin checking exclusive groups violation ...
[05/28 16:35:52    156s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 16:35:52    156s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] Running CheckPlace using 1 thread in normal mode...
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] ...checkPlace normal is done!
[05/28 16:35:52    156s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3060.9M, EPOCH TIME: 1748464552.216975
[05/28 16:35:52    156s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3060.9M, EPOCH TIME: 1748464552.217141
[05/28 16:35:52    156s] *info: Recommended don't use cell = 0           
[05/28 16:35:52    156s] *info: Placed = 0             
[05/28 16:35:52    156s] *info: Unplaced = 1382        
[05/28 16:35:52    156s] Placement Density:4.99%(553/11082)
[05/28 16:35:52    156s] Placement Density (including fixed std cells):4.99%(553/11082)
[05/28 16:35:52    156s] Cell TOP LLGs are deleted
[05/28 16:35:52    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:52    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:52    156s] # Resetting pin-track-align track data.
[05/28 16:35:52    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:52    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:35:52    156s] Finished checkPlace (total: cpu=0:00:03.7, real=0:00:04.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3060.9M)
[05/28 16:35:52    156s] OPERPROF: Finished checkPlace at level 1, CPU:3.670, REAL:3.660, MEM:3060.9M, EPOCH TIME: 1748464552.241846
[05/28 16:35:52    156s] Design: TOP
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] ------ Design Summary:
[05/28 16:35:52    156s] Total Standard Cell Number   (cells) : 1382
[05/28 16:35:52    156s] Total Block Cell Number      (cells) : 0
[05/28 16:35:52    156s] Total I/O Pad Cell Number    (cells) : 0
[05/28 16:35:52    156s] Total Standard Cell Area     ( um^2) : 553.99
[05/28 16:35:52    156s] Total Block Cell Area        ( um^2) : 0.00
[05/28 16:35:52    156s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] ------ Design Statistics:
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] Number of Instances            : 1382
[05/28 16:35:52    156s] Number of Non-uniquified Insts : 1369
[05/28 16:35:52    156s] Number of Nets                 : 1405
[05/28 16:35:52    156s] Average number of Pins per Net : 3.42
[05/28 16:35:52    156s] Maximum number of Pins in Net  : 225
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] ------ I/O Port summary
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] Number of Primary I/O Ports    : 12
[05/28 16:35:52    156s] Number of Input Ports          : 8
[05/28 16:35:52    156s] Number of Output Ports         : 4
[05/28 16:35:52    156s] Number of Bidirectional Ports  : 0
[05/28 16:35:52    156s] Number of Power/Ground Ports   : 0
[05/28 16:35:52    156s] Number of Floating Ports                     *: 0
[05/28 16:35:52    156s] Number of Ports Connected to Multiple Pads   *: 0
[05/28 16:35:52    156s] Number of Ports Connected to Core Instances   : 12
[05/28 16:35:52    156s] **WARN: (IMPREPO-202):	There are 12 Ports connected to core instances.
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] ------ Design Rule Checking:
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] Number of Output Pins connect to Power/Ground *: 0
[05/28 16:35:52    156s] Number of Insts with Input Pins tied together ?: 14
[05/28 16:35:52    156s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/28 16:35:52    156s] Number of Input/InOut Floating Pins            : 0
[05/28 16:35:52    156s] Number of Output Floating Pins                 : 0
[05/28 16:35:52    156s] Number of Output Term Marked TieHi/Lo         *: 0
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] **WARN: (IMPREPO-216):	There are 14 Instances with input pins tied together.
[05/28 16:35:52    156s] Number of nets with tri-state drivers          : 0
[05/28 16:35:52    156s] Number of nets with parallel drivers           : 0
[05/28 16:35:52    156s] Number of nets with multiple drivers           : 0
[05/28 16:35:52    156s] Number of nets with no driver (No FanIn)       : 0
[05/28 16:35:52    156s] Number of Output Floating nets (No FanOut)     : 0
[05/28 16:35:52    156s] Number of High Fanout nets (>50)               : 1
[05/28 16:35:52    156s] **WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
[05/28 16:35:52    156s] **WARN: (IMPREPO-213):	There are 12 I/O Pins connected to Non-IO Insts.
[05/28 16:35:52    156s] Checking for any assigns in the netlist...
[05/28 16:35:52    156s]   No assigns found.
[05/28 16:35:52    156s] Checking routing tracks.....
[05/28 16:35:52    156s] Checking other grids.....
[05/28 16:35:52    156s] Checking FINFET Grid is on Manufacture Grid.....

[05/28 16:35:52    156s] Checking core/die box is on Grid.....

[05/28 16:35:52    156s] WARNING (IMPFP-7237): CORE's corner: (109.8520000000 , 108.7600000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorPlan can be used to fix this issue.
[05/28 16:35:52    156s] Checking snap rule ......

[05/28 16:35:52    156s] Checking Row is on grid......

[05/28 16:35:52    156s] Checking AreaIO row.....
[05/28 16:35:52    156s] Checking routing blockage.....
[05/28 16:35:52    156s] Checking components.....
[05/28 16:35:52    156s] Checking constraints (guide/region/fence).....
[05/28 16:35:52    156s] Checking groups.....
[05/28 16:35:52    156s] Checking Ptn Core Box.....
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] Checking Preroutes.....
[05/28 16:35:52    156s] No. of regular pre-routes not on tracks : 0 
[05/28 16:35:52    156s]  Design check done.
[05/28 16:35:52    156s] Report saved in file checkDesign/TOP.main.htm.ascii
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] *** Summary of all messages that are not suppressed in this session:
[05/28 16:35:52    156s] Severity  ID               Count  Summary                                  
[05/28 16:35:52    156s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[05/28 16:35:52    156s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/28 16:35:52    156s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/28 16:35:52    156s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/28 16:35:52    156s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/28 16:35:52    156s] WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
[05/28 16:35:52    156s] *** Message Summary: 358 warning(s), 0 error(s)
[05/28 16:35:52    156s] 
[05/28 16:35:52    156s] <CMD> check_timing
[05/28 16:35:52    157s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:35:53    157s] AAE DB initialization (MEM=3093.27 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 16:35:53    157s] #################################################################################
[05/28 16:35:53    157s] # Design Stage: PreRoute
[05/28 16:35:53    157s] # Design Name: TOP
[05/28 16:35:53    157s] # Design Mode: 22nm
[05/28 16:35:53    157s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:35:53    157s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:35:53    157s] # Signoff Settings: SI Off 
[05/28 16:35:53    157s] #################################################################################
[05/28 16:35:53    157s] Calculate delays in BcWc mode...
[05/28 16:35:53    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 3109.8M, InitMEM = 3107.8M)
[05/28 16:35:53    157s] Start delay calculation (fullDC) (1 T). (MEM=3222.23)
[05/28 16:35:53    157s] Start AAE Lib Loading. (MEM=3109.8)
[05/28 16:35:53    157s] End AAE Lib Loading. (MEM=3310.8 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 16:35:53    157s] End AAE Lib Interpolated Model. (MEM=3310.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:35:57    159s] Total number of fetched objects 1403
[05/28 16:35:57    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:35:57    159s] End delay calculation. (MEM=2710.29 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 16:36:14    173s] End delay calculation (fullDC). (MEM=2660.85 CPU=0:00:15.3 REAL=0:00:21.0)
[05/28 16:36:14    173s] *** CDM Built up (cpu=0:00:15.5  real=0:00:21.0  mem= 3177.6M) ***
[05/28 16:36:15    173s] <CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
[05/28 16:36:15    173s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[05/28 16:36:15    173s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:02:54.8/0:04:26.3 (0.7), mem = 3165.1M
[05/28 16:36:15    173s] Set Using Default Delay Limit as 101.
[05/28 16:36:15    173s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/28 16:36:15    173s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/28 16:36:15    173s] Set Default Net Delay as 0 ps.
[05/28 16:36:15    173s] Set Default Net Load as 0 pF. 
[05/28 16:36:15    173s] Set Default Input Pin Transition as 1 ps.
[05/28 16:36:15    173s] INFO: setAnalysisMode clkSrcPath true -> false
[05/28 16:36:15    173s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[05/28 16:36:15    173s] Effort level <high> specified for reg2reg path_group
[05/28 16:36:16    174s] Cell TOP LLGs are deleted
[05/28 16:36:16    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:16    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:16    174s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3089.5M, EPOCH TIME: 1748464576.123498
[05/28 16:36:16    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:16    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:16    174s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3089.5M, EPOCH TIME: 1748464576.124255
[05/28 16:36:16    174s] Max number of tech site patterns supported in site array is 256.
[05/28 16:36:16    174s] Core basic site is GF22_DST
[05/28 16:36:16    174s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:36:16    174s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:36:16    174s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:36:16    174s] SiteArray: use 995,328 bytes
[05/28 16:36:16    174s] SiteArray: current memory after site array memory allocation 3089.5M
[05/28 16:36:16    174s] SiteArray: FP blocked sites are writable
[05/28 16:36:16    174s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3089.5M, EPOCH TIME: 1748464576.298749
[05/28 16:36:16    174s] Process 585 wires and vias for routing blockage analysis
[05/28 16:36:16    174s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3089.5M, EPOCH TIME: 1748464576.298947
[05/28 16:36:16    174s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:36:16    174s] Atter site array init, number of instance map data is 0.
[05/28 16:36:16    174s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.262, MEM:3093.5M, EPOCH TIME: 1748464576.385898
[05/28 16:36:16    174s] 
[05/28 16:36:16    174s] 
[05/28 16:36:16    174s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:16    174s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.265, MEM:3093.5M, EPOCH TIME: 1748464576.388069
[05/28 16:36:16    174s] Cell TOP LLGs are deleted
[05/28 16:36:16    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:16    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:16    174s] Starting delay calculation for Setup views
[05/28 16:36:16    174s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:36:16    174s] AAE DB initialization (MEM=3103.02 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 16:36:16    174s] #################################################################################
[05/28 16:36:16    174s] # Design Stage: PreRoute
[05/28 16:36:16    174s] # Design Name: TOP
[05/28 16:36:16    174s] # Design Mode: 22nm
[05/28 16:36:16    174s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:36:16    174s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:36:16    174s] # Signoff Settings: SI Off 
[05/28 16:36:16    174s] #################################################################################
[05/28 16:36:16    174s] Calculate delays in BcWc mode...
[05/28 16:36:16    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 3120.8M, InitMEM = 3120.8M)
[05/28 16:36:16    174s] Start delay calculation (fullDC) (1 T). (MEM=3219.28)
[05/28 16:36:16    174s] Start AAE Lib Loading. (MEM=3120.8)
[05/28 16:36:16    174s] End AAE Lib Loading. (MEM=3340.88 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 16:36:16    174s] End AAE Lib Interpolated Model. (MEM=3340.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:36:17    175s] Total number of fetched objects 1403
[05/28 16:36:17    175s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:36:17    175s] End delay calculation. (MEM=3321.27 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 16:36:20    176s] End delay calculation (fullDC). (MEM=2659.81 CPU=0:00:02.2 REAL=0:00:04.0)
[05/28 16:36:20    176s] *** CDM Built up (cpu=0:00:02.2  real=0:00:04.0  mem= 3198.6M) ***
[05/28 16:36:21    177s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:05.0 totSessionCpu=0:02:58 mem=3198.6M)
[05/28 16:36:21    177s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.752  | 49.752  | 49.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.999%
------------------------------------------------------------------

[05/28 16:36:21    177s] Resetting back High Fanout Nets as non-ideal
[05/28 16:36:21    177s] Set Using Default Delay Limit as 1000.
[05/28 16:36:21    177s] Set Default Net Delay as 1000 ps.
[05/28 16:36:21    177s] Set Default Input Pin Transition as 0.1 ps.
[05/28 16:36:21    177s] Set Default Net Load as 0.5 pF. 
[05/28 16:36:21    177s] Reported timing to dir timingReports
[05/28 16:36:21    177s] Total CPU time: 4.04 sec
[05/28 16:36:21    177s] Total Real time: 6.0 sec
[05/28 16:36:21    177s] Total Memory Usage: 3117.054688 Mbytes
[05/28 16:36:21    177s] *** timeDesign #1 [finish] () : cpu/real = 0:00:03.9/0:00:05.9 (0.7), totSession cpu/real = 0:02:58.7/0:04:32.2 (0.7), mem = 3117.1M
[05/28 16:36:21    177s] 
[05/28 16:36:21    177s] =============================================================================================
[05/28 16:36:21    177s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[05/28 16:36:21    177s] =============================================================================================
[05/28 16:36:21    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:36:21    177s] ---------------------------------------------------------------------------------------------
[05/28 16:36:21    177s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:36:21    177s] [ OptSummaryReport       ]      1   0:00:00.3  (   5.4 % )     0:00:05.5 /  0:00:03.5    0.6
[05/28 16:36:21    177s] [ UpdateTimingGraph      ]      1   0:00:00.7  (  12.2 % )     0:00:04.9 /  0:00:03.0    0.6
[05/28 16:36:21    177s] [ FullDelayCalc          ]      1   0:00:04.2  (  70.8 % )     0:00:04.2 /  0:00:02.2    0.5
[05/28 16:36:21    177s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:36:21    177s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[05/28 16:36:21    177s] [ GenerateReports        ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 16:36:21    177s] [ MISC                   ]          0:00:00.4  (   7.4 % )     0:00:00.4 /  0:00:00.4    0.8
[05/28 16:36:21    177s] ---------------------------------------------------------------------------------------------
[05/28 16:36:21    177s]  timeDesign #1 TOTAL                0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:03.9    0.7
[05/28 16:36:21    177s] ---------------------------------------------------------------------------------------------
[05/28 16:36:21    177s] 
[05/28 16:36:21    177s] <CMD> timeDesign -preplace -hold -prefix preplace_hold -outDir timingReports
[05/28 16:36:21    177s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:02:58.7/0:04:32.2 (0.7), mem = 3117.1M
[05/28 16:36:21    177s] Set Using Default Delay Limit as 101.
[05/28 16:36:21    177s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/28 16:36:21    177s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/28 16:36:21    177s] Set Default Net Delay as 0 ps.
[05/28 16:36:21    177s] Set Default Net Load as 0 pF. 
[05/28 16:36:21    177s] INFO: setAnalysisMode checkType setup -> hold
[05/28 16:36:21    177s] Effort level <high> specified for reg2reg path_group
[05/28 16:36:21    177s] Cell TOP LLGs are deleted
[05/28 16:36:21    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:21    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:21    177s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3132.6M, EPOCH TIME: 1748464581.978222
[05/28 16:36:21    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:21    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:21    177s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3132.6M, EPOCH TIME: 1748464581.978756
[05/28 16:36:21    177s] Max number of tech site patterns supported in site array is 256.
[05/28 16:36:21    177s] Core basic site is GF22_DST
[05/28 16:36:22    178s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:36:22    178s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:36:22    178s] Fast DP-INIT is on for default
[05/28 16:36:22    178s] Atter site array init, number of instance map data is 0.
[05/28 16:36:22    178s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.244, MEM:3135.6M, EPOCH TIME: 1748464582.222960
[05/28 16:36:22    178s] 
[05/28 16:36:22    178s] 
[05/28 16:36:22    178s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:22    178s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.246, MEM:3135.6M, EPOCH TIME: 1748464582.224704
[05/28 16:36:22    178s] Cell TOP LLGs are deleted
[05/28 16:36:22    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:22    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:22    178s] OPTC: user 20.0
[05/28 16:36:22    178s] Starting delay calculation for Hold views
[05/28 16:36:22    178s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:36:22    178s] #################################################################################
[05/28 16:36:22    178s] # Design Stage: PreRoute
[05/28 16:36:22    178s] # Design Name: TOP
[05/28 16:36:22    178s] # Design Mode: 22nm
[05/28 16:36:22    178s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:36:22    178s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:36:22    178s] # Signoff Settings: SI Off 
[05/28 16:36:22    178s] #################################################################################
[05/28 16:36:22    178s] Calculate delays in BcWc mode...
[05/28 16:36:22    178s] Topological Sorting (REAL = 0:00:00.0, MEM = 3150.2M, InitMEM = 3150.2M)
[05/28 16:36:22    178s] Start delay calculation (fullDC) (1 T). (MEM=3228.09)
[05/28 16:36:22    178s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 16:36:22    178s] End AAE Lib Interpolated Model. (MEM=3150.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:36:22    178s] Total number of fetched objects 1403
[05/28 16:36:22    178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:36:22    178s] End delay calculation. (MEM=3252.64 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:36:22    178s] End delay calculation (fullDC). (MEM=3252.64 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 16:36:22    178s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3207.9M) ***
[05/28 16:36:23    178s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:00 mem=3207.9M)
[05/28 16:36:23    179s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.070  | -0.108  |
|           TNS (ns):| -23.456 | -11.623 | -13.132 |
|    Violating Paths:|   450   |   221   |   256   |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.999%
------------------------------------------------------------------

[05/28 16:36:23    179s] Resetting back High Fanout Nets as non-ideal
[05/28 16:36:23    179s] Set Using Default Delay Limit as 1000.
[05/28 16:36:23    179s] Set Default Net Delay as 1000 ps.
[05/28 16:36:23    179s] Set Default Net Load as 0.5 pF. 
[05/28 16:36:23    179s] Reported timing to dir timingReports
[05/28 16:36:23    179s] Total CPU time: 1.43 sec
[05/28 16:36:23    179s] Total Real time: 2.0 sec
[05/28 16:36:23    179s] Total Memory Usage: 3122.335938 Mbytes
[05/28 16:36:23    179s] *** timeDesign #2 [finish] () : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:03:00.1/0:04:33.7 (0.7), mem = 3122.3M
[05/28 16:36:23    179s] 
[05/28 16:36:23    179s] =============================================================================================
[05/28 16:36:23    179s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[05/28 16:36:23    179s] =============================================================================================
[05/28 16:36:23    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:36:23    179s] ---------------------------------------------------------------------------------------------
[05/28 16:36:23    179s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:36:23    179s] [ OptSummaryReport       ]      1   0:00:00.3  (  18.4 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 16:36:23    179s] [ UpdateTimingGraph      ]      1   0:00:00.3  (  18.9 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 16:36:23    179s] [ FullDelayCalc          ]      1   0:00:00.4  (  27.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 16:36:23    179s] [ TimingUpdate           ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 16:36:23    179s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 16:36:23    179s] [ GenerateReports        ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:36:23    179s] [ MISC                   ]          0:00:00.4  (  25.5 % )     0:00:00.4 /  0:00:00.3    0.7
[05/28 16:36:23    179s] ---------------------------------------------------------------------------------------------
[05/28 16:36:23    179s]  timeDesign #2 TOTAL                0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[05/28 16:36:23    179s] ---------------------------------------------------------------------------------------------
[05/28 16:36:23    179s] 
[05/28 16:36:23    179s] <CMD> setPlaceMode -place_global_cong_effort high
[05/28 16:36:23    179s] <CMD> setPlaceMode -place_global_clock_power_driven true
[05/28 16:36:23    179s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[05/28 16:36:23    179s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[05/28 16:36:23    179s] <CMD> place_opt_design
[05/28 16:36:23    179s] #% Begin place_opt_design (date=05/28 16:36:23, mem=3211.9M)
[05/28 16:36:23    179s] **INFO: User settings:
[05/28 16:36:23    179s] setDesignMode -process                                22
[05/28 16:36:23    179s] setExtractRCMode -coupling_c_th                       3
[05/28 16:36:23    179s] setExtractRCMode -relative_c_th                       0.03
[05/28 16:36:23    179s] setExtractRCMode -total_c_th                          5
[05/28 16:36:23    179s] setDelayCalMode -enable_high_fanout                   true
[05/28 16:36:23    179s] setDelayCalMode -engine                               aae
[05/28 16:36:23    179s] setDelayCalMode -ignoreNetLoad                        true
[05/28 16:36:23    179s] setDelayCalMode -socv_accuracy_mode                   low
[05/28 16:36:23    179s] setPlaceMode -place_detail_check_route                true
[05/28 16:36:23    179s] setPlaceMode -place_detail_dpt_flow                   true
[05/28 16:36:23    179s] setPlaceMode -place_global_clock_power_driven         true
[05/28 16:36:23    179s] setPlaceMode -place_global_clock_power_driven_effort  high
[05/28 16:36:23    179s] setPlaceMode -place_global_cong_effort                high
[05/28 16:36:23    179s] setPlaceMode -place_global_place_io_pins              true
[05/28 16:36:23    179s] setAnalysisMode -analysisType                         bcwc
[05/28 16:36:23    179s] setAnalysisMode -checkType                            setup
[05/28 16:36:23    179s] setAnalysisMode -clkSrcPath                           false
[05/28 16:36:23    179s] setAnalysisMode -clockPropagation                     forcedIdeal
[05/28 16:36:23    179s] 
[05/28 16:36:23    179s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:00.3/0:04:33.8 (0.7), mem = 3122.3M
[05/28 16:36:23    179s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/28 16:36:23    179s] *** Starting GigaPlace ***
[05/28 16:36:23    179s] Starting place_opt_design V2 flow
[05/28 16:36:23    179s] #optDebug: fT-E <X 2 3 1 0>
[05/28 16:36:23    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:3122.3M, EPOCH TIME: 1748464583.370770
[05/28 16:36:23    179s] Processing tracks to init pin-track alignment.
[05/28 16:36:23    179s] z: 1, totalTracks: 1
[05/28 16:36:23    179s] z: 3, totalTracks: 1
[05/28 16:36:23    179s] z: 5, totalTracks: 1
[05/28 16:36:23    179s] z: 7, totalTracks: 1
[05/28 16:36:23    179s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:36:23    179s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:36:23    179s] Initializing Route Infrastructure for color support ...
[05/28 16:36:23    179s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3122.3M, EPOCH TIME: 1748464583.371052
[05/28 16:36:23    179s] ### Add 31 auto generated vias to default rule
[05/28 16:36:23    179s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3122.3M, EPOCH TIME: 1748464583.374715
[05/28 16:36:23    179s] Route Infrastructure Initialized for color support successfully.
[05/28 16:36:23    179s] Cell TOP LLGs are deleted
[05/28 16:36:23    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] # Building TOP llgBox search-tree.
[05/28 16:36:23    179s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:36:23    179s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3121.4M, EPOCH TIME: 1748464583.383407
[05/28 16:36:23    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3121.4M, EPOCH TIME: 1748464583.383966
[05/28 16:36:23    179s] Max number of tech site patterns supported in site array is 256.
[05/28 16:36:23    179s] Core basic site is GF22_DST
[05/28 16:36:23    179s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:36:23    179s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 16:36:23    179s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:36:23    179s] SiteArray: use 995,328 bytes
[05/28 16:36:23    179s] SiteArray: current memory after site array memory allocation 3122.3M
[05/28 16:36:23    179s] SiteArray: FP blocked sites are writable
[05/28 16:36:23    179s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:36:23    179s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3122.3M, EPOCH TIME: 1748464583.552096
[05/28 16:36:23    179s] Process 585 wires and vias for routing blockage analysis
[05/28 16:36:23    179s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1748464583.552278
[05/28 16:36:23    179s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:36:23    179s] Atter site array init, number of instance map data is 0.
[05/28 16:36:23    179s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.240, REAL:0.234, MEM:3122.3M, EPOCH TIME: 1748464583.617586
[05/28 16:36:23    179s] 
[05/28 16:36:23    179s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:36:23    179s] 
[05/28 16:36:23    179s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:23    179s] OPERPROF:     Starting CMU at level 3, MEM:3122.3M, EPOCH TIME: 1748464583.619001
[05/28 16:36:23    179s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1748464583.619409
[05/28 16:36:23    179s] 
[05/28 16:36:23    179s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:36:23    179s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.237, MEM:3122.3M, EPOCH TIME: 1748464583.619933
[05/28 16:36:23    179s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3122.3M, EPOCH TIME: 1748464583.620014
[05/28 16:36:23    179s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3122.3M, EPOCH TIME: 1748464583.620299
[05/28 16:36:23    179s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3122.3MB).
[05/28 16:36:23    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.251, MEM:3122.3M, EPOCH TIME: 1748464583.622016
[05/28 16:36:23    179s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3122.3M, EPOCH TIME: 1748464583.622075
[05/28 16:36:23    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] Cell TOP LLGs are deleted
[05/28 16:36:23    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:23    179s] # Resetting pin-track-align track data.
[05/28 16:36:23    179s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:3122.3M, EPOCH TIME: 1748464583.642233
[05/28 16:36:23    179s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:00.5/0:04:34.1 (0.7), mem = 3122.3M
[05/28 16:36:23    179s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:36:23    179s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 224, percentage of missing scan cell = 0.00% (0 / 224)
[05/28 16:36:23    179s] no activity file in design. spp won't run.
[05/28 16:36:23    179s] {MMLU 0 0 1403}
[05/28 16:36:23    179s] [oiLAM] Zs 11, 12
[05/28 16:36:23    179s] ### Creating LA Mngr. totSessionCpu=0:03:01 mem=3122.3M
[05/28 16:36:23    179s] ### Creating LA Mngr, finished. totSessionCpu=0:03:01 mem=3122.3M
[05/28 16:36:23    179s] *** Start deleteBufferTree ***
[05/28 16:36:23    179s] Info: Detect buffers to remove automatically.
[05/28 16:36:23    179s] Analyzing netlist ...
[05/28 16:36:24    179s] Updating netlist
[05/28 16:36:24    179s] 
[05/28 16:36:24    179s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:36:24    179s] *summary: 279 instances (buffers/inverters) removed
[05/28 16:36:24    179s] *** Finish deleteBufferTree (0:00:00.2) ***
[05/28 16:36:24    179s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/28 16:36:24    179s] Info: 1 threads available for lower-level modules during optimization.
[05/28 16:36:24    179s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3149.0M, EPOCH TIME: 1748464584.154663
[05/28 16:36:24    179s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/28 16:36:24    179s]  Deleted 0 physical inst  (cell - / prefix -).
[05/28 16:36:24    179s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:3149.0M, EPOCH TIME: 1748464584.155284
[05/28 16:36:24    179s] INFO: #ExclusiveGroups=0
[05/28 16:36:24    179s] INFO: There are no Exclusive Groups.
[05/28 16:36:24    179s] No user-set net weight.
[05/28 16:36:24    179s] Net fanout histogram:
[05/28 16:36:24    179s] 2		: 469 (41.0%) nets
[05/28 16:36:24    179s] 3		: 337 (29.5%) nets
[05/28 16:36:24    179s] 4     -	14	: 323 (28.3%) nets
[05/28 16:36:24    179s] 15    -	39	: 12 (1.0%) nets
[05/28 16:36:24    179s] 40    -	79	: 0 (0.0%) nets
[05/28 16:36:24    179s] 80    -	159	: 0 (0.0%) nets
[05/28 16:36:24    179s] 160   -	319	: 2 (0.2%) nets
[05/28 16:36:24    179s] 320   -	639	: 0 (0.0%) nets
[05/28 16:36:24    179s] 640   -	1279	: 0 (0.0%) nets
[05/28 16:36:24    179s] 1280  -	2559	: 0 (0.0%) nets
[05/28 16:36:24    179s] 2560  -	5119	: 0 (0.0%) nets
[05/28 16:36:24    179s] 5120+		: 0 (0.0%) nets
[05/28 16:36:24    179s] no activity file in design. spp won't run.
[05/28 16:36:24    179s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[05/28 16:36:24    179s] Scan chains were not defined.
[05/28 16:36:24    179s] Processing tracks to init pin-track alignment.
[05/28 16:36:24    179s] z: 1, totalTracks: 1
[05/28 16:36:24    179s] z: 3, totalTracks: 1
[05/28 16:36:24    179s] z: 5, totalTracks: 1
[05/28 16:36:24    179s] z: 7, totalTracks: 1
[05/28 16:36:24    179s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 16:36:24    179s] #spOpts: rpCkHalo=4 
[05/28 16:36:24    179s] Initializing Route Infrastructure for color support ...
[05/28 16:36:24    179s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:3149.0M, EPOCH TIME: 1748464584.157086
[05/28 16:36:24    179s] ### Add 31 auto generated vias to default rule
[05/28 16:36:24    179s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.010, REAL:0.004, MEM:3149.0M, EPOCH TIME: 1748464584.160676
[05/28 16:36:24    179s] Route Infrastructure Initialized for color support successfully.
[05/28 16:36:24    179s] Cell TOP LLGs are deleted
[05/28 16:36:24    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:24    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:24    179s] # Building TOP llgBox search-tree.
[05/28 16:36:24    179s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:36:24    179s] #std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
[05/28 16:36:24    179s] #ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
[05/28 16:36:24    179s] stdCell: 1122 single + 0 double + 0 multi
[05/28 16:36:24    179s] Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)
[05/28 16:36:24    179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3149.0M, EPOCH TIME: 1748464584.174684
[05/28 16:36:24    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:24    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:24    179s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3149.0M, EPOCH TIME: 1748464584.175178
[05/28 16:36:24    179s] Max number of tech site patterns supported in site array is 256.
[05/28 16:36:24    179s] Core basic site is GF22_DST
[05/28 16:36:24    179s] Processing tracks to init pin-track alignment.
[05/28 16:36:24    179s] z: 1, totalTracks: 1
[05/28 16:36:24    179s] z: 3, totalTracks: 1
[05/28 16:36:24    179s] z: 5, totalTracks: 1
[05/28 16:36:24    179s] z: 7, totalTracks: 1
[05/28 16:36:24    180s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:36:24    180s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 16:36:24    180s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:36:24    180s] SiteArray: use 995,328 bytes
[05/28 16:36:24    180s] SiteArray: current memory after site array memory allocation 3149.0M
[05/28 16:36:24    180s] SiteArray: FP blocked sites are writable
[05/28 16:36:24    180s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:36:24    180s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3149.0M, EPOCH TIME: 1748464584.344649
[05/28 16:36:24    180s] Process 585 wires and vias for routing blockage analysis
[05/28 16:36:24    180s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3149.0M, EPOCH TIME: 1748464584.344817
[05/28 16:36:24    180s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:36:24    180s] Atter site array init, number of instance map data is 0.
[05/28 16:36:24    180s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.171, MEM:3149.0M, EPOCH TIME: 1748464584.346317
[05/28 16:36:24    180s] 
[05/28 16:36:24    180s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:36:24    180s] 
[05/28 16:36:24    180s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:24    180s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.173, MEM:3149.0M, EPOCH TIME: 1748464584.347816
[05/28 16:36:24    180s] 
[05/28 16:36:24    180s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:36:24    180s] 
[05/28 16:36:24    180s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:24    180s] Average module density = 0.046.
[05/28 16:36:24    180s] Density for the design = 0.046.
[05/28 16:36:24    180s]        = stdcell_area 8221 sites (515 um^2) / alloc_area 176928 sites (11083 um^2).
[05/28 16:36:24    180s] Pin Density = 0.02420.
[05/28 16:36:24    180s]             = total # of pins 4281 / total area 176928.
[05/28 16:36:24    180s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3149.0M, EPOCH TIME: 1748464584.350217
[05/28 16:36:24    180s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.001, MEM:3149.0M, EPOCH TIME: 1748464584.351647
[05/28 16:36:24    180s] OPERPROF: Starting pre-place ADS at level 1, MEM:3149.0M, EPOCH TIME: 1748464584.351976
[05/28 16:36:24    180s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3149.0M, EPOCH TIME: 1748464584.356446
[05/28 16:36:24    180s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3149.0M, EPOCH TIME: 1748464584.356554
[05/28 16:36:24    180s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3149.0M, EPOCH TIME: 1748464584.356668
[05/28 16:36:24    180s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3149.0M, EPOCH TIME: 1748464584.356729
[05/28 16:36:24    180s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3149.0M, EPOCH TIME: 1748464584.356784
[05/28 16:36:24    180s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3149.0M, EPOCH TIME: 1748464584.356927
[05/28 16:36:24    180s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3149.0M, EPOCH TIME: 1748464584.356994
[05/28 16:36:24    180s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3149.0M, EPOCH TIME: 1748464584.357075
[05/28 16:36:24    180s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3149.0M, EPOCH TIME: 1748464584.357132
[05/28 16:36:24    180s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:3149.0M, EPOCH TIME: 1748464584.357422
[05/28 16:36:24    180s] ADSU 0.046 -> 0.046. site 176928.000 -> 176928.000. GS 4.320
[05/28 16:36:24    180s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.009, MEM:3149.0M, EPOCH TIME: 1748464584.361397
[05/28 16:36:24    180s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3131.0M, EPOCH TIME: 1748464584.364990
[05/28 16:36:24    180s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3131.0M, EPOCH TIME: 1748464584.365161
[05/28 16:36:24    180s] spContextMPad 55 55.
[05/28 16:36:24    180s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:3131.0M, EPOCH TIME: 1748464584.366022
[05/28 16:36:24    180s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:3131.0M, EPOCH TIME: 1748464584.366109
[05/28 16:36:24    180s] Initial padding reaches pin density 0.416 for top
[05/28 16:36:24    180s] InitPadU 0.046 -> 0.085 for top
[05/28 16:36:24    180s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3131.0M, EPOCH TIME: 1748464584.372137
[05/28 16:36:24    180s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3131.0M, EPOCH TIME: 1748464584.372235
[05/28 16:36:24    180s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3131.0M, EPOCH TIME: 1748464584.372563
[05/28 16:36:24    180s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.002, MEM:3131.0M, EPOCH TIME: 1748464584.374560
[05/28 16:36:24    180s] === lastAutoLevel = 9 
[05/28 16:36:24    180s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3131.0M, EPOCH TIME: 1748464584.375849
[05/28 16:36:24    180s] no activity file in design. spp won't run.
[05/28 16:36:24    180s] [spp] 0
[05/28 16:36:24    180s] [adp] 0:1:1:2
[05/28 16:36:24    180s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:3131.0M, EPOCH TIME: 1748464584.376246
[05/28 16:36:24    180s] Clock gating cells determined by native netlist tracing.
[05/28 16:36:24    180s] no activity file in design. spp won't run.
[05/28 16:36:24    180s] no activity file in design. spp won't run.
[05/28 16:36:24    180s] OPERPROF: Starting NP-MAIN at level 1, MEM:3131.0M, EPOCH TIME: 1748464584.376752
[05/28 16:36:25    180s] OPERPROF:   Starting NP-Place at level 2, MEM:3155.0M, EPOCH TIME: 1748464585.395002
[05/28 16:36:25    180s] Iteration  1: Total net bbox = 1.513e-10 (0.00e+00 1.51e-10)
[05/28 16:36:25    180s]               Est.  stn bbox = 1.598e-10 (0.00e+00 1.60e-10)
[05/28 16:36:25    180s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3159.0M
[05/28 16:36:25    180s] Iteration  2: Total net bbox = 1.513e-10 (0.00e+00 1.51e-10)
[05/28 16:36:25    180s]               Est.  stn bbox = 1.598e-10 (0.00e+00 1.60e-10)
[05/28 16:36:25    180s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3159.0M
[05/28 16:36:25    180s] OPERPROF:     Starting InitSKP at level 3, MEM:3159.0M, EPOCH TIME: 1748464585.471095
[05/28 16:36:25    180s] 
[05/28 16:36:25    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:36:25    180s] TLC MultiMap info (StdDelay):
[05/28 16:36:25    180s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:36:25    180s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:36:25    180s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:36:25    180s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:36:25    180s]  Setting StdDelay to: 6.1ps
[05/28 16:36:25    180s] 
[05/28 16:36:25    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:36:25    180s] 
[05/28 16:36:25    180s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:36:25    180s] 
[05/28 16:36:25    180s] TimeStamp Deleting Cell Server End ...
[05/28 16:36:25    180s] 
[05/28 16:36:25    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:36:25    180s] TLC MultiMap info (StdDelay):
[05/28 16:36:25    180s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:36:25    180s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:36:25    180s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:36:25    180s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:36:25    180s]  Setting StdDelay to: 6.1ps
[05/28 16:36:25    180s] 
[05/28 16:36:25    180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:36:28    183s] 
[05/28 16:36:28    183s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:36:28    183s] 
[05/28 16:36:28    183s] TimeStamp Deleting Cell Server End ...
[05/28 16:36:28    183s] 
[05/28 16:36:28    183s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:36:28    183s] TLC MultiMap info (StdDelay):
[05/28 16:36:28    183s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:36:28    183s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:36:28    183s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:36:28    183s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:36:28    183s]  Setting StdDelay to: 6.1ps
[05/28 16:36:28    183s] 
[05/28 16:36:28    183s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:36:36    191s] *** Distribution of endpoint levels
[05/28 16:36:36    191s]   [0-9]: 296 / 450 = 65.78%
[05/28 16:36:36    191s]   [10-19]: 87 / 450 = 19.33%
[05/28 16:36:36    191s]   [20-29]: 33 / 450 = 7.33%
[05/28 16:36:36    191s]   [30-39]: 7 / 450 = 1.56%
[05/28 16:36:36    191s]   [40-49]: 5 / 450 = 1.11%
[05/28 16:36:36    191s]   [50-59]: 8 / 450 = 1.78%
[05/28 16:36:36    191s]   [60-69]: 0 / 450 = 0.00%
[05/28 16:36:36    191s]   [70-79]: 0 / 450 = 0.00%
[05/28 16:36:36    191s]   [80-89]: 0 / 450 = 0.00%
[05/28 16:36:36    191s]   [90+]: 14 / 450 = 3.11%
[05/28 16:36:36    191s] Max Level = 219, on sh_sync_inst/avg_interval_reg[0]/D
[05/28 16:36:36    191s] *** Finished SKP initialization (cpu=0:00:11.0, real=0:00:11.0)***
[05/28 16:36:36    191s] OPERPROF:     Finished InitSKP at level 3, CPU:10.980, REAL:11.124, MEM:3605.7M, EPOCH TIME: 1748464596.595006
[05/28 16:36:36    191s] SKP will use view:
[05/28 16:36:36    191s]   view_slow_mission
[05/28 16:36:36    191s] exp_mt_sequential is set from setPlaceMode option to 1
[05/28 16:36:36    191s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/28 16:36:36    191s] place_exp_mt_interval set to default 32
[05/28 16:36:36    191s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/28 16:36:36    191s] Iteration  3: Total net bbox = 6.091e+01 (3.40e+01 2.69e+01)
[05/28 16:36:36    191s]               Est.  stn bbox = 7.263e+01 (4.06e+01 3.21e+01)
[05/28 16:36:36    191s]               cpu = 0:00:11.2 real = 0:00:11.0 mem = 3621.2M
[05/28 16:36:36    191s] Iteration  4: Total net bbox = 4.821e+01 (2.69e+01 2.13e+01)
[05/28 16:36:36    191s]               Est.  stn bbox = 5.780e+01 (3.24e+01 2.54e+01)
[05/28 16:36:36    191s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3623.7M
[05/28 16:36:36    191s] Iteration  5: Total net bbox = 4.821e+01 (2.69e+01 2.13e+01)
[05/28 16:36:36    191s]               Est.  stn bbox = 5.780e+01 (3.24e+01 2.54e+01)
[05/28 16:36:36    191s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3623.7M
[05/28 16:36:36    191s] OPERPROF:   Finished NP-Place at level 2, CPU:11.360, REAL:11.488, MEM:3623.7M, EPOCH TIME: 1748464596.883041
[05/28 16:36:36    191s] OPERPROF: Finished NP-MAIN at level 1, CPU:11.390, REAL:12.515, MEM:3623.7M, EPOCH TIME: 1748464596.891696
[05/28 16:36:36    191s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3623.7M, EPOCH TIME: 1748464596.896585
[05/28 16:36:36    191s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 16:36:36    191s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.010, REAL:0.001, MEM:3623.7M, EPOCH TIME: 1748464596.897384
[05/28 16:36:36    191s] OPERPROF: Starting NP-MAIN at level 1, MEM:3623.7M, EPOCH TIME: 1748464596.897648
[05/28 16:36:36    191s] OPERPROF:   Starting NP-Place at level 2, MEM:3623.7M, EPOCH TIME: 1748464596.913993
[05/28 16:36:38    193s] Iteration  6: Total net bbox = 2.769e+03 (1.43e+03 1.33e+03)
[05/28 16:36:38    193s]               Est.  stn bbox = 3.385e+03 (1.73e+03 1.65e+03)
[05/28 16:36:38    193s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 3582.7M
[05/28 16:36:38    193s] OPERPROF:   Finished NP-Place at level 2, CPU:1.500, REAL:1.390, MEM:3582.7M, EPOCH TIME: 1748464598.303865
[05/28 16:36:38    193s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.520, REAL:1.412, MEM:3582.7M, EPOCH TIME: 1748464598.309923
[05/28 16:36:38    193s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3582.7M, EPOCH TIME: 1748464598.310440
[05/28 16:36:38    193s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 16:36:38    193s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3582.7M, EPOCH TIME: 1748464598.310805
[05/28 16:36:38    193s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3582.7M, EPOCH TIME: 1748464598.310961
[05/28 16:36:38    193s] Starting Early Global Route rough congestion estimation: mem = 3582.7M
[05/28 16:36:38    193s] (I)      Initializing eGR engine (rough)
[05/28 16:36:38    193s] Set min layer with default ( 2 )
[05/28 16:36:38    193s] Set max layer with default ( 127 )
[05/28 16:36:38    193s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:38    193s] Min route layer (adjusted) = 2
[05/28 16:36:38    193s] Max route layer (adjusted) = 11
[05/28 16:36:38    193s] (I)      clean place blk overflow:
[05/28 16:36:38    193s] (I)      H : enabled 0.60 0
[05/28 16:36:38    193s] (I)      V : enabled 0.60 0
[05/28 16:36:38    193s] (I)      Initializing eGR engine (rough)
[05/28 16:36:38    193s] Set min layer with default ( 2 )
[05/28 16:36:38    193s] Set max layer with default ( 127 )
[05/28 16:36:38    193s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:38    193s] Min route layer (adjusted) = 2
[05/28 16:36:38    193s] Max route layer (adjusted) = 11
[05/28 16:36:38    193s] (I)      clean place blk overflow:
[05/28 16:36:38    193s] (I)      H : enabled 0.60 0
[05/28 16:36:38    193s] (I)      V : enabled 0.60 0
[05/28 16:36:38    193s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.47 MB )
[05/28 16:36:38    193s] (I)      Running eGR Rough flow
[05/28 16:36:38    193s] (I)      # wire layers (front) : 12
[05/28 16:36:38    193s] (I)      # wire layers (back)  : 0
[05/28 16:36:38    193s] (I)      min wire layer : 1
[05/28 16:36:38    193s] (I)      max wire layer : 11
[05/28 16:36:38    193s] (I)      # cut layers (front) : 11
[05/28 16:36:38    193s] (I)      # cut layers (back)  : 0
[05/28 16:36:38    193s] (I)      min cut layer : 1
[05/28 16:36:38    193s] (I)      max cut layer : 10
[05/28 16:36:38    193s] (I)      ================================== Layers ===================================
[05/28 16:36:38    193s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:38    193s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:36:38    193s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:38    193s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:36:38    193s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:36:38    193s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:38    193s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:38    193s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:38    193s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:38    193s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:38    193s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:36:38    193s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:36:38    193s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:36:38    193s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:36:38    193s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:38    193s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:36:38    193s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:36:38    193s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:38    193s] (I)      Started Import and model ( Curr Mem: 3.47 MB )
[05/28 16:36:38    193s] (I)      == Non-default Options ==
[05/28 16:36:38    193s] (I)      Print mode                                         : 2
[05/28 16:36:38    193s] (I)      Stop if highly congested                           : false
[05/28 16:36:38    193s] (I)      Local connection modeling                          : true
[05/28 16:36:38    193s] (I)      Maximum routing layer                              : 11
[05/28 16:36:38    193s] (I)      Top routing layer                                  : 11
[05/28 16:36:38    193s] (I)      Assign partition pins                              : false
[05/28 16:36:38    193s] (I)      Support large GCell                                : true
[05/28 16:36:38    193s] (I)      Number of threads                                  : 1
[05/28 16:36:38    193s] (I)      Number of rows per GCell                           : 13
[05/28 16:36:38    193s] (I)      Max num rows per GCell                             : 32
[05/28 16:36:38    193s] (I)      Route tie net to shape                             : auto
[05/28 16:36:38    193s] (I)      Method to set GCell size                           : row
[05/28 16:36:38    193s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:36:38    193s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:36:38    193s] (I)      ============== Pin Summary ==============
[05/28 16:36:38    193s] (I)      +-------+--------+---------+------------+
[05/28 16:36:38    193s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:36:38    193s] (I)      +-------+--------+---------+------------+
[05/28 16:36:38    193s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/28 16:36:38    193s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/28 16:36:38    193s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 16:36:38    193s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:36:38    193s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:36:38    193s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:36:38    193s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:36:38    193s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:36:38    193s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:36:38    193s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:36:38    193s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:36:38    193s] (I)      +-------+--------+---------+------------+
[05/28 16:36:38    193s] (I)      Use row-based GCell size
[05/28 16:36:38    193s] (I)      Use row-based GCell align
[05/28 16:36:38    193s] (I)      layer 0 area = 6400
[05/28 16:36:38    193s] (I)      layer 1 area = 8800
[05/28 16:36:38    193s] (I)      layer 2 area = 11000
[05/28 16:36:38    193s] (I)      layer 3 area = 11000
[05/28 16:36:38    193s] (I)      layer 4 area = 11000
[05/28 16:36:38    193s] (I)      layer 5 area = 11000
[05/28 16:36:38    193s] (I)      layer 6 area = 11000
[05/28 16:36:38    193s] (I)      layer 7 area = 810000
[05/28 16:36:38    193s] (I)      layer 8 area = 2000000
[05/28 16:36:38    193s] (I)      layer 9 area = 2000000
[05/28 16:36:38    193s] (I)      layer 10 area = 0
[05/28 16:36:38    193s] (I)      GCell unit size   : 540
[05/28 16:36:38    193s] (I)      GCell multiplier  : 13
[05/28 16:36:38    193s] (I)      GCell row height  : 540
[05/28 16:36:38    193s] (I)      Actual row height : 540
[05/28 16:36:38    193s] (I)      GCell align ref   : 4060 4000
[05/28 16:36:38    193s] (I)      Track table information for default rule: 
[05/28 16:36:38    193s] (I)      M1 has single uniform track structure
[05/28 16:36:38    193s] (I)      M2 has single uniform track structure
[05/28 16:36:38    193s] (I)      C1 has single uniform track structure
[05/28 16:36:38    193s] (I)      C2 has single uniform track structure
[05/28 16:36:38    193s] (I)      C3 has single uniform track structure
[05/28 16:36:38    193s] (I)      C4 has single uniform track structure
[05/28 16:36:38    193s] (I)      C5 has single uniform track structure
[05/28 16:36:38    193s] (I)      JA has single uniform track structure
[05/28 16:36:38    193s] (I)      QA has single uniform track structure
[05/28 16:36:38    193s] (I)      QB has single uniform track structure
[05/28 16:36:38    193s] (I)      LB has single uniform track structure
[05/28 16:36:38    193s] (I)      ========================= Default via ==========================
[05/28 16:36:38    193s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:38    193s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:36:38    193s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:38    193s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:36:38    193s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:36:38    193s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:36:38    193s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:36:38    193s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:36:38    193s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:36:38    193s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:36:38    193s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:36:38    193s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:36:38    193s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:36:38    193s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:38    193s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:36:38    193s] (I)      Read 4 PG shapes
[05/28 16:36:38    193s] (I)      Read 0 clock shapes
[05/28 16:36:38    193s] (I)      Read 0 other shapes
[05/28 16:36:38    193s] (I)      #Routing Blockages  : 0
[05/28 16:36:38    193s] (I)      #Instance Blockages : 12517
[05/28 16:36:38    193s] (I)      #PG Blockages       : 4
[05/28 16:36:38    193s] (I)      #Halo Blockages     : 0
[05/28 16:36:38    193s] (I)      #Boundary Blockages : 0
[05/28 16:36:38    193s] (I)      #Clock Blockages    : 0
[05/28 16:36:38    193s] (I)      #Other Blockages    : 0
[05/28 16:36:38    193s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:36:38    193s] (I)      Custom ignore net properties:
[05/28 16:36:38    193s] (I)      1 : NotLegal
[05/28 16:36:38    193s] (I)      Default ignore net properties:
[05/28 16:36:38    193s] (I)      1 : Special
[05/28 16:36:38    193s] (I)      2 : Analog
[05/28 16:36:38    193s] (I)      3 : Fixed
[05/28 16:36:38    193s] (I)      4 : Skipped
[05/28 16:36:38    193s] (I)      5 : MixedSignal
[05/28 16:36:38    193s] (I)      Prerouted net properties:
[05/28 16:36:38    193s] (I)      1 : NotLegal
[05/28 16:36:38    193s] (I)      2 : Special
[05/28 16:36:38    193s] (I)      3 : Analog
[05/28 16:36:38    193s] (I)      4 : Fixed
[05/28 16:36:38    193s] (I)      5 : Skipped
[05/28 16:36:38    193s] (I)      6 : MixedSignal
[05/28 16:36:38    193s] (I)      Early global route reroute all routable nets
[05/28 16:36:38    193s] (I)      #prerouted nets         : 0
[05/28 16:36:38    193s] (I)      #prerouted special nets : 0
[05/28 16:36:38    193s] (I)      #prerouted wires        : 0
[05/28 16:36:38    193s] (I)      Read 1137 nets ( ignored 0 )
[05/28 16:36:38    193s] (I)        Front-side 1137 ( ignored 0 )
[05/28 16:36:38    193s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:36:38    193s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:36:38    193s] (I)      Reading macro buffers
[05/28 16:36:38    193s] (I)      Number of macros with buffers: 0
[05/28 16:36:38    193s] (I)      early_global_route_priority property id does not exist.
[05/28 16:36:38    193s] (I)      Read Num Blocks=12919  Num Prerouted Wires=0  Num CS=0
[05/28 16:36:38    193s] (I)      Layer 1 (H) : #blockages 12245 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:38    193s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:36:38    193s] (I)      Track adjustment: Reducing 3588 tracks (15.00%) for Layer2
[05/28 16:36:38    193s] (I)      Track adjustment: Reducing 2579 tracks (12.00%) for Layer3
[05/28 16:36:38    193s] (I)      Number of ignored nets                =      0
[05/28 16:36:38    193s] (I)      Number of connected nets              =      0
[05/28 16:36:38    193s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:36:38    193s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:36:38    193s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:36:38    193s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:36:38    193s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:36:38    193s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:36:38    193s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:36:38    193s] (I)      There are 1 clock nets ( 0 with NDR ).
[05/28 16:36:38    193s] (I)      Ndr track 0 does not exist
[05/28 16:36:38    193s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:36:38    193s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:36:38    193s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:36:38    193s] (I)      Site width          :   116  (dbu)
[05/28 16:36:38    193s] (I)      Row height          :   540  (dbu)
[05/28 16:36:38    193s] (I)      GCell row height    :   540  (dbu)
[05/28 16:36:38    193s] (I)      GCell width         :  7020  (dbu)
[05/28 16:36:38    193s] (I)      GCell height        :  7020  (dbu)
[05/28 16:36:38    193s] (I)      Grid                :    17    17    11
[05/28 16:36:38    193s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:36:38    193s] (I)      Vertical capacity   :     0     0  7020     0  7020     0  7020     0  7020     0  7020
[05/28 16:36:38    193s] (I)      Horizontal capacity :     0  7020     0  7020     0  7020     0  7020     0  7020     0
[05/28 16:36:38    193s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:36:38    193s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:36:38    193s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:36:38    193s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:36:38    193s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:36:38    193s] (I)      Num tracks per GCell: 87.75 87.75 78.00 78.00 78.00 78.00 78.00  7.80  2.92  2.92  1.95
[05/28 16:36:38    193s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:36:38    193s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:36:38    193s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:36:38    193s] (I)      --------------------------------------------------------
[05/28 16:36:38    193s] 
[05/28 16:36:38    193s] (I)      ============ Routing rule table ============
[05/28 16:36:38    193s] (I)      Rule id: 0  Nets: 1137
[05/28 16:36:38    193s] (I)      ========================================
[05/28 16:36:38    193s] (I)      
[05/28 16:36:38    193s] (I)      ======== NDR :  =========
[05/28 16:36:38    193s] (I)      +--------------+--------+
[05/28 16:36:38    193s] (I)      |           ID |      0 |
[05/28 16:36:38    193s] (I)      |         Name |        |
[05/28 16:36:38    193s] (I)      |      Default |    yes |
[05/28 16:36:38    193s] (I)      |  Clk Special |     no |
[05/28 16:36:38    193s] (I)      | Hard spacing |     no |
[05/28 16:36:38    193s] (I)      |    NDR track | (none) |
[05/28 16:36:38    193s] (I)      |      NDR via | (none) |
[05/28 16:36:38    193s] (I)      |  Extra space |      0 |
[05/28 16:36:38    193s] (I)      |      Shields |      0 |
[05/28 16:36:38    193s] (I)      |   Demand (H) |      1 |
[05/28 16:36:38    193s] (I)      |   Demand (V) |      1 |
[05/28 16:36:38    193s] (I)      |        #Nets |   1137 |
[05/28 16:36:38    193s] (I)      +--------------+--------+
[05/28 16:36:38    193s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:38    193s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:36:38    193s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:38    193s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:36:38    193s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:38    193s] (I)      =============== Blocked Tracks ===============
[05/28 16:36:38    193s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:38    193s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:36:38    193s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:38    193s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |     2 |   23953 |     5632 |        23.51% |
[05/28 16:36:38    193s] (I)      |     3 |   21505 |     1278 |         5.94% |
[05/28 16:36:38    193s] (I)      |     4 |   21284 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |     5 |   21505 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |     6 |   21284 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |     7 |   21505 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |     8 |    2108 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |     9 |     799 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |    10 |     799 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      |    11 |     527 |        0 |         0.00% |
[05/28 16:36:38    193s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:38    193s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.47 MB )
[05/28 16:36:38    193s] (I)      Reset routing kernel
[05/28 16:36:38    193s] (I)      numLocalWires=5194  numGlobalNetBranches=1250  numLocalNetBranches=1349
[05/28 16:36:38    193s] (I)      totalPins=4263  totalGlobalPin=927 (21.75%)
[05/28 16:36:38    193s] (I)      total 2D Cap : 125987 = (63568 H, 62419 V)
[05/28 16:36:38    193s] (I)      total 2D Demand : 300 = (300 H, 0 V)
[05/28 16:36:38    193s] (I)      #blocked GCells = 0
[05/28 16:36:38    193s] (I)      #regions = 1
[05/28 16:36:38    193s] (I)      
[05/28 16:36:38    193s] (I)      ============  Phase 1a Route ============
[05/28 16:36:38    193s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 16:36:38    193s] (I)      Usage: 547 = (309 H, 238 V) = (0.49% H, 0.38% V) = (2.169e+03um H, 1.671e+03um V)
[05/28 16:36:38    193s] (I)      
[05/28 16:36:38    193s] (I)      ============  Phase 1b Route ============
[05/28 16:36:38    193s] (I)      Usage: 547 = (309 H, 238 V) = (0.49% H, 0.38% V) = (2.169e+03um H, 1.671e+03um V)
[05/28 16:36:38    193s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/28 16:36:38    193s] 
[05/28 16:36:38    193s] (I)      Updating congestion map
[05/28 16:36:38    193s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:36:38    193s] (I)      Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.47 MB )
[05/28 16:36:38    193s] Finished Early Global Route rough congestion estimation: mem = 3577.7M
[05/28 16:36:38    193s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.050, REAL:0.057, MEM:3577.7M, EPOCH TIME: 1748464598.368075
[05/28 16:36:38    193s] earlyGlobalRoute rough estimation gcell size 13 row height
[05/28 16:36:38    193s] OPERPROF: Starting CDPad at level 1, MEM:3577.7M, EPOCH TIME: 1748464598.368265
[05/28 16:36:38    193s] CDPadU 0.085 -> 0.084. R=0.046, N=1122, GS=7.020
[05/28 16:36:38    193s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.031, MEM:3577.7M, EPOCH TIME: 1748464598.398999
[05/28 16:36:38    193s] OPERPROF: Starting NP-MAIN at level 1, MEM:3577.7M, EPOCH TIME: 1748464598.399782
[05/28 16:36:38    193s] OPERPROF:   Starting NP-Place at level 2, MEM:3577.7M, EPOCH TIME: 1748464598.414257
[05/28 16:36:38    193s] OPERPROF:   Finished NP-Place at level 2, CPU:0.060, REAL:0.065, MEM:3581.7M, EPOCH TIME: 1748464598.479716
[05/28 16:36:38    193s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.090, REAL:0.084, MEM:3581.7M, EPOCH TIME: 1748464598.483904
[05/28 16:36:38    193s] Global placement CDP skipped at cutLevel 7.
[05/28 16:36:38    193s] Iteration  7: Total net bbox = 3.586e+03 (1.76e+03 1.83e+03)
[05/28 16:36:38    193s]               Est.  stn bbox = 4.399e+03 (2.06e+03 2.34e+03)
[05/28 16:36:38    193s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3581.7M
[05/28 16:36:38    193s] Iteration  8: Total net bbox = 3.586e+03 (1.76e+03 1.83e+03)
[05/28 16:36:38    193s]               Est.  stn bbox = 4.399e+03 (2.06e+03 2.34e+03)
[05/28 16:36:38    193s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
[05/28 16:36:38    193s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3581.7M, EPOCH TIME: 1748464598.492139
[05/28 16:36:38    193s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 16:36:38    193s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3581.7M, EPOCH TIME: 1748464598.492334
[05/28 16:36:38    193s] OPERPROF: Starting NP-MAIN at level 1, MEM:3581.7M, EPOCH TIME: 1748464598.492513
[05/28 16:36:38    193s] OPERPROF:   Starting NP-Place at level 2, MEM:3581.7M, EPOCH TIME: 1748464598.508580
[05/28 16:36:41    195s] OPERPROF:   Finished NP-Place at level 2, CPU:2.640, REAL:2.509, MEM:3581.7M, EPOCH TIME: 1748464601.017282
[05/28 16:36:41    195s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.670, REAL:2.529, MEM:3581.7M, EPOCH TIME: 1748464601.021826
[05/28 16:36:41    195s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3581.7M, EPOCH TIME: 1748464601.022235
[05/28 16:36:41    195s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 16:36:41    195s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3581.7M, EPOCH TIME: 1748464601.022552
[05/28 16:36:41    195s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3581.7M, EPOCH TIME: 1748464601.022691
[05/28 16:36:41    195s] Starting Early Global Route rough congestion estimation: mem = 3581.7M
[05/28 16:36:41    195s] (I)      Initializing eGR engine (rough)
[05/28 16:36:41    195s] Set min layer with default ( 2 )
[05/28 16:36:41    195s] Set max layer with default ( 127 )
[05/28 16:36:41    195s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:41    195s] Min route layer (adjusted) = 2
[05/28 16:36:41    195s] Max route layer (adjusted) = 11
[05/28 16:36:41    195s] (I)      clean place blk overflow:
[05/28 16:36:41    195s] (I)      H : enabled 0.60 0
[05/28 16:36:41    195s] (I)      V : enabled 0.60 0
[05/28 16:36:41    195s] (I)      Initializing eGR engine (rough)
[05/28 16:36:41    195s] Set min layer with default ( 2 )
[05/28 16:36:41    195s] Set max layer with default ( 127 )
[05/28 16:36:41    195s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:41    195s] Min route layer (adjusted) = 2
[05/28 16:36:41    195s] Max route layer (adjusted) = 11
[05/28 16:36:41    195s] (I)      clean place blk overflow:
[05/28 16:36:41    195s] (I)      H : enabled 0.60 0
[05/28 16:36:41    195s] (I)      V : enabled 0.60 0
[05/28 16:36:41    195s] (I)      Started Early Global Route kernel ( Curr Mem: 3.47 MB )
[05/28 16:36:41    195s] (I)      Running eGR Rough flow
[05/28 16:36:41    195s] (I)      # wire layers (front) : 12
[05/28 16:36:41    195s] (I)      # wire layers (back)  : 0
[05/28 16:36:41    195s] (I)      min wire layer : 1
[05/28 16:36:41    195s] (I)      max wire layer : 11
[05/28 16:36:41    195s] (I)      # cut layers (front) : 11
[05/28 16:36:41    195s] (I)      # cut layers (back)  : 0
[05/28 16:36:41    195s] (I)      min cut layer : 1
[05/28 16:36:41    195s] (I)      max cut layer : 10
[05/28 16:36:41    195s] (I)      ================================== Layers ===================================
[05/28 16:36:41    195s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:41    195s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:36:41    195s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:41    195s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:36:41    195s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:36:41    195s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:41    195s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:41    195s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:41    195s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:41    195s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:41    195s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:36:41    195s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:36:41    195s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:36:41    195s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:36:41    195s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:41    195s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:36:41    195s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:36:41    195s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:41    195s] (I)      Started Import and model ( Curr Mem: 3.47 MB )
[05/28 16:36:41    195s] (I)      == Non-default Options ==
[05/28 16:36:41    195s] (I)      Print mode                                         : 2
[05/28 16:36:41    195s] (I)      Stop if highly congested                           : false
[05/28 16:36:41    195s] (I)      Local connection modeling                          : true
[05/28 16:36:41    195s] (I)      Maximum routing layer                              : 11
[05/28 16:36:41    195s] (I)      Top routing layer                                  : 11
[05/28 16:36:41    195s] (I)      Assign partition pins                              : false
[05/28 16:36:41    195s] (I)      Support large GCell                                : true
[05/28 16:36:41    195s] (I)      Number of threads                                  : 1
[05/28 16:36:41    195s] (I)      Number of rows per GCell                           : 7
[05/28 16:36:41    195s] (I)      Max num rows per GCell                             : 32
[05/28 16:36:41    195s] (I)      Route tie net to shape                             : auto
[05/28 16:36:41    195s] (I)      Method to set GCell size                           : row
[05/28 16:36:41    195s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:36:41    195s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:36:41    195s] (I)      ============== Pin Summary ==============
[05/28 16:36:41    195s] (I)      +-------+--------+---------+------------+
[05/28 16:36:41    195s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:36:41    195s] (I)      +-------+--------+---------+------------+
[05/28 16:36:41    195s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/28 16:36:41    195s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/28 16:36:41    195s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 16:36:41    195s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:36:41    195s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:36:41    195s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:36:41    195s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:36:41    195s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:36:41    195s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:36:41    195s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:36:41    195s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:36:41    195s] (I)      +-------+--------+---------+------------+
[05/28 16:36:41    195s] (I)      Use row-based GCell size
[05/28 16:36:41    195s] (I)      Use row-based GCell align
[05/28 16:36:41    195s] (I)      layer 0 area = 6400
[05/28 16:36:41    195s] (I)      layer 1 area = 8800
[05/28 16:36:41    195s] (I)      layer 2 area = 11000
[05/28 16:36:41    195s] (I)      layer 3 area = 11000
[05/28 16:36:41    195s] (I)      layer 4 area = 11000
[05/28 16:36:41    195s] (I)      layer 5 area = 11000
[05/28 16:36:41    195s] (I)      layer 6 area = 11000
[05/28 16:36:41    195s] (I)      layer 7 area = 810000
[05/28 16:36:41    195s] (I)      layer 8 area = 2000000
[05/28 16:36:41    195s] (I)      layer 9 area = 2000000
[05/28 16:36:41    195s] (I)      layer 10 area = 0
[05/28 16:36:41    195s] (I)      GCell unit size   : 540
[05/28 16:36:41    195s] (I)      GCell multiplier  : 7
[05/28 16:36:41    195s] (I)      GCell row height  : 540
[05/28 16:36:41    195s] (I)      Actual row height : 540
[05/28 16:36:41    195s] (I)      GCell align ref   : 4060 4000
[05/28 16:36:41    195s] (I)      Track table information for default rule: 
[05/28 16:36:41    195s] (I)      M1 has single uniform track structure
[05/28 16:36:41    195s] (I)      M2 has single uniform track structure
[05/28 16:36:41    195s] (I)      C1 has single uniform track structure
[05/28 16:36:41    195s] (I)      C2 has single uniform track structure
[05/28 16:36:41    195s] (I)      C3 has single uniform track structure
[05/28 16:36:41    195s] (I)      C4 has single uniform track structure
[05/28 16:36:41    195s] (I)      C5 has single uniform track structure
[05/28 16:36:41    195s] (I)      JA has single uniform track structure
[05/28 16:36:41    195s] (I)      QA has single uniform track structure
[05/28 16:36:41    195s] (I)      QB has single uniform track structure
[05/28 16:36:41    195s] (I)      LB has single uniform track structure
[05/28 16:36:41    195s] (I)      ========================= Default via ==========================
[05/28 16:36:41    195s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:41    195s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:36:41    195s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:41    195s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:36:41    195s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:36:41    195s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:36:41    195s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:36:41    195s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:36:41    195s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:36:41    195s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:36:41    195s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:36:41    195s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:36:41    195s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:36:41    195s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:41    195s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:36:41    195s] (I)      Read 4 PG shapes
[05/28 16:36:41    195s] (I)      Read 0 clock shapes
[05/28 16:36:41    195s] (I)      Read 0 other shapes
[05/28 16:36:41    195s] (I)      #Routing Blockages  : 0
[05/28 16:36:41    195s] (I)      #Instance Blockages : 12517
[05/28 16:36:41    195s] (I)      #PG Blockages       : 4
[05/28 16:36:41    195s] (I)      #Halo Blockages     : 0
[05/28 16:36:41    195s] (I)      #Boundary Blockages : 0
[05/28 16:36:41    195s] (I)      #Clock Blockages    : 0
[05/28 16:36:41    195s] (I)      #Other Blockages    : 0
[05/28 16:36:41    195s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:36:41    195s] (I)      Custom ignore net properties:
[05/28 16:36:41    195s] (I)      1 : NotLegal
[05/28 16:36:41    195s] (I)      Default ignore net properties:
[05/28 16:36:41    195s] (I)      1 : Special
[05/28 16:36:41    195s] (I)      2 : Analog
[05/28 16:36:41    195s] (I)      3 : Fixed
[05/28 16:36:41    195s] (I)      4 : Skipped
[05/28 16:36:41    195s] (I)      5 : MixedSignal
[05/28 16:36:41    195s] (I)      Prerouted net properties:
[05/28 16:36:41    195s] (I)      1 : NotLegal
[05/28 16:36:41    195s] (I)      2 : Special
[05/28 16:36:41    195s] (I)      3 : Analog
[05/28 16:36:41    195s] (I)      4 : Fixed
[05/28 16:36:41    195s] (I)      5 : Skipped
[05/28 16:36:41    195s] (I)      6 : MixedSignal
[05/28 16:36:41    195s] (I)      Early global route reroute all routable nets
[05/28 16:36:41    195s] (I)      #prerouted nets         : 0
[05/28 16:36:41    195s] (I)      #prerouted special nets : 0
[05/28 16:36:41    195s] (I)      #prerouted wires        : 0
[05/28 16:36:41    195s] (I)      Read 1143 nets ( ignored 0 )
[05/28 16:36:41    195s] (I)        Front-side 1143 ( ignored 0 )
[05/28 16:36:41    195s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:36:41    195s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:36:41    195s] (I)      Reading macro buffers
[05/28 16:36:41    195s] (I)      Number of macros with buffers: 0
[05/28 16:36:41    195s] (I)      early_global_route_priority property id does not exist.
[05/28 16:36:41    195s] (I)      Read Num Blocks=12919  Num Prerouted Wires=0  Num CS=0
[05/28 16:36:41    195s] (I)      Layer 1 (H) : #blockages 12245 : #preroutes 0
[05/28 16:36:41    195s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/28 16:36:41    195s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:41    195s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:41    195s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:41    196s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:41    196s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:41    196s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:41    196s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:41    196s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:41    196s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:36:41    196s] (I)      Track adjustment: Reducing 6548 tracks (15.00%) for Layer2
[05/28 16:36:41    196s] (I)      Track adjustment: Reducing 4529 tracks (12.00%) for Layer3
[05/28 16:36:41    196s] (I)      Number of ignored nets                =      0
[05/28 16:36:41    196s] (I)      Number of connected nets              =      0
[05/28 16:36:41    196s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:36:41    196s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:36:41    196s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:36:41    196s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:36:41    196s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:36:41    196s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:36:41    196s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:36:41    196s] (I)      There are 1 clock nets ( 0 with NDR ).
[05/28 16:36:41    196s] (I)      Ndr track 0 does not exist
[05/28 16:36:41    196s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:36:41    196s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:36:41    196s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:36:41    196s] (I)      Site width          :   116  (dbu)
[05/28 16:36:41    196s] (I)      Row height          :   540  (dbu)
[05/28 16:36:41    196s] (I)      GCell row height    :   540  (dbu)
[05/28 16:36:41    196s] (I)      GCell width         :  3780  (dbu)
[05/28 16:36:41    196s] (I)      GCell height        :  3780  (dbu)
[05/28 16:36:41    196s] (I)      Grid                :    31    30    11
[05/28 16:36:41    196s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:36:41    196s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780     0  3780     0  3780
[05/28 16:36:41    196s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0  3780     0  3780     0
[05/28 16:36:41    196s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:36:41    196s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:36:41    196s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:36:41    196s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:36:41    196s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:36:41    196s] (I)      Num tracks per GCell: 47.25 47.25 42.00 42.00 42.00 42.00 42.00  4.20  1.57  1.57  1.05
[05/28 16:36:41    196s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:36:41    196s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:36:41    196s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:36:41    196s] (I)      --------------------------------------------------------
[05/28 16:36:41    196s] 
[05/28 16:36:41    196s] (I)      ============ Routing rule table ============
[05/28 16:36:41    196s] (I)      Rule id: 0  Nets: 1143
[05/28 16:36:41    196s] (I)      ========================================
[05/28 16:36:41    196s] (I)      
[05/28 16:36:41    196s] (I)      ======== NDR :  =========
[05/28 16:36:41    196s] (I)      +--------------+--------+
[05/28 16:36:41    196s] (I)      |           ID |      0 |
[05/28 16:36:41    196s] (I)      |         Name |        |
[05/28 16:36:41    196s] (I)      |      Default |    yes |
[05/28 16:36:41    196s] (I)      |  Clk Special |     no |
[05/28 16:36:41    196s] (I)      | Hard spacing |     no |
[05/28 16:36:41    196s] (I)      |    NDR track | (none) |
[05/28 16:36:41    196s] (I)      |      NDR via | (none) |
[05/28 16:36:41    196s] (I)      |  Extra space |      0 |
[05/28 16:36:41    196s] (I)      |      Shields |      0 |
[05/28 16:36:41    196s] (I)      |   Demand (H) |      1 |
[05/28 16:36:41    196s] (I)      |   Demand (V) |      1 |
[05/28 16:36:41    196s] (I)      |        #Nets |   1143 |
[05/28 16:36:41    196s] (I)      +--------------+--------+
[05/28 16:36:41    196s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:41    196s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:36:41    196s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:41    196s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:36:41    196s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:41    196s] (I)      =============== Blocked Tracks ===============
[05/28 16:36:41    196s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:41    196s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:36:41    196s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:41    196s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |     2 |   43679 |     5929 |        13.57% |
[05/28 16:36:41    196s] (I)      |     3 |   37950 |     2309 |         6.08% |
[05/28 16:36:41    196s] (I)      |     4 |   38812 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |     5 |   37950 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |     6 |   38812 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |     7 |   37950 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |     8 |    3844 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |     9 |    1410 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |    10 |    1457 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      |    11 |     930 |        0 |         0.00% |
[05/28 16:36:41    196s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:41    196s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/28 16:36:41    196s] (I)      Reset routing kernel
[05/28 16:36:41    196s] (I)      numLocalWires=4162  numGlobalNetBranches=1259  numLocalNetBranches=824
[05/28 16:36:41    196s] (I)      totalPins=4279  totalGlobalPin=1679 (39.24%)
[05/28 16:36:41    196s] (I)      total 2D Cap : 225571 = (115543 H, 110028 V)
[05/28 16:36:41    196s] (I)      total 2D Demand : 461 = (461 H, 0 V)
[05/28 16:36:41    196s] (I)      #blocked GCells = 0
[05/28 16:36:41    196s] (I)      #regions = 1
[05/28 16:36:41    196s] (I)      
[05/28 16:36:41    196s] (I)      ============  Phase 1a Route ============
[05/28 16:36:41    196s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 16:36:41    196s] (I)      Usage: 1193 = (606 H, 587 V) = (0.52% H, 0.53% V) = (2.291e+03um H, 2.219e+03um V)
[05/28 16:36:41    196s] (I)      
[05/28 16:36:41    196s] (I)      ============  Phase 1b Route ============
[05/28 16:36:41    196s] (I)      Usage: 1193 = (606 H, 587 V) = (0.52% H, 0.53% V) = (2.291e+03um H, 2.219e+03um V)
[05/28 16:36:41    196s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/28 16:36:41    196s] 
[05/28 16:36:41    196s] (I)      Updating congestion map
[05/28 16:36:41    196s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:36:41    196s] (I)      Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.47 MB )
[05/28 16:36:41    196s] Finished Early Global Route rough congestion estimation: mem = 3577.7M
[05/28 16:36:41    196s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.070, REAL:0.067, MEM:3577.7M, EPOCH TIME: 1748464601.089602
[05/28 16:36:41    196s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/28 16:36:41    196s] OPERPROF: Starting CDPad at level 1, MEM:3577.7M, EPOCH TIME: 1748464601.089732
[05/28 16:36:41    196s] CDPadU 0.084 -> 0.084. R=0.046, N=1122, GS=3.780
[05/28 16:36:41    196s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.040, MEM:3577.7M, EPOCH TIME: 1748464601.129249
[05/28 16:36:41    196s] OPERPROF: Starting NP-MAIN at level 1, MEM:3577.7M, EPOCH TIME: 1748464601.130209
[05/28 16:36:41    196s] OPERPROF:   Starting NP-Place at level 2, MEM:3577.7M, EPOCH TIME: 1748464601.152532
[05/28 16:36:41    196s] OPERPROF:   Finished NP-Place at level 2, CPU:0.080, REAL:0.073, MEM:3581.7M, EPOCH TIME: 1748464601.225692
[05/28 16:36:41    196s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.110, REAL:0.100, MEM:3581.7M, EPOCH TIME: 1748464601.229921
[05/28 16:36:41    196s] Global placement CDP skipped at cutLevel 9.
[05/28 16:36:41    196s] Iteration  9: Total net bbox = 3.888e+03 (1.96e+03 1.93e+03)
[05/28 16:36:41    196s]               Est.  stn bbox = 4.663e+03 (2.30e+03 2.36e+03)
[05/28 16:36:41    196s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 3581.7M
[05/28 16:36:41    196s] Iteration 10: Total net bbox = 3.888e+03 (1.96e+03 1.93e+03)
[05/28 16:36:41    196s]               Est.  stn bbox = 4.663e+03 (2.30e+03 2.36e+03)
[05/28 16:36:41    196s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
[05/28 16:36:41    196s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3581.7M, EPOCH TIME: 1748464601.237476
[05/28 16:36:41    196s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 16:36:41    196s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3581.7M, EPOCH TIME: 1748464601.237691
[05/28 16:36:41    196s] Legalizing MH Cells... 0 / 0 (level 9) on TOP
[05/28 16:36:41    196s] MH packer: No MH instances from GP
[05/28 16:36:41    196s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:36:41    196s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3581.7M, DRC: 0)
[05/28 16:36:41    196s] OPERPROF: Starting NP-MAIN at level 1, MEM:3581.7M, EPOCH TIME: 1748464601.238006
[05/28 16:36:41    196s] OPERPROF:   Starting NP-Place at level 2, MEM:3581.7M, EPOCH TIME: 1748464601.254795
[05/28 16:36:43    198s] GP RA stats: MHOnly 0 nrInst 1122 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/28 16:36:44    199s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3613.8M, EPOCH TIME: 1748464604.153461
[05/28 16:36:44    199s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.010, REAL:0.006, MEM:3613.8M, EPOCH TIME: 1748464604.159802
[05/28 16:36:44    199s] Iteration 11: Total net bbox = 4.338e+03 (1.97e+03 2.37e+03)
[05/28 16:36:44    199s]               Est.  stn bbox = 5.078e+03 (2.30e+03 2.78e+03)
[05/28 16:36:44    199s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3613.8M
[05/28 16:36:44    199s] OPERPROF:   Finished NP-Place at level 2, CPU:3.030, REAL:2.907, MEM:3597.7M, EPOCH TIME: 1748464604.162112
[05/28 16:36:44    199s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.050, REAL:2.932, MEM:3581.7M, EPOCH TIME: 1748464604.169565
[05/28 16:36:44    199s] Iteration 12: Total net bbox = 4.574e+03 (2.19e+03 2.38e+03)
[05/28 16:36:44    199s]               Est.  stn bbox = 5.364e+03 (2.53e+03 2.83e+03)
[05/28 16:36:44    199s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 3581.7M
[05/28 16:36:44    199s] Iteration 13: Total net bbox = 4.574e+03 (2.19e+03 2.38e+03)
[05/28 16:36:44    199s]               Est.  stn bbox = 5.364e+03 (2.53e+03 2.83e+03)
[05/28 16:36:44    199s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
[05/28 16:36:44    199s] [adp] clock
[05/28 16:36:44    199s] [adp] weight, nr nets, wire length
[05/28 16:36:44    199s] [adp]      0        1  117.013000
[05/28 16:36:44    199s] [adp] data
[05/28 16:36:44    199s] [adp] weight, nr nets, wire length
[05/28 16:36:44    199s] [adp]      0     1142  4546.520000
[05/28 16:36:44    199s] [adp] 0.000000|0.000000|0.000000
[05/28 16:36:44    199s] Iteration 14: Total net bbox = 4.574e+03 (2.19e+03 2.38e+03)
[05/28 16:36:44    199s]               Est.  stn bbox = 5.364e+03 (2.53e+03 2.83e+03)
[05/28 16:36:44    199s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
[05/28 16:36:44    199s] Clear WL Bound Manager after Global Placement... 
[05/28 16:36:44    199s] Finished Global Placement (cpu=0:00:19.1, real=0:00:20.0, mem=3581.7M)
[05/28 16:36:44    199s] Keep Tdgp Graph and DB for later use
[05/28 16:36:44    199s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[05/28 16:36:44    199s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3581.7M, EPOCH TIME: 1748464604.179870
[05/28 16:36:44    199s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3581.7M, EPOCH TIME: 1748464604.179933
[05/28 16:36:44    199s] Saved padding area to DB
[05/28 16:36:44    199s] Cell TOP LLGs are deleted
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] # Resetting pin-track-align track data.
[05/28 16:36:44    199s] Solver runtime cpu: 0:00:06.5 real: 0:00:06.2
[05/28 16:36:44    199s] Core Placement runtime cpu: 0:00:18.8 real: 0:00:20.0
[05/28 16:36:44    199s] Begin: Reorder Scan Chains
[05/28 16:36:44    199s] End: Reorder Scan Chains
[05/28 16:36:44    199s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3581.7M, EPOCH TIME: 1748464604.194290
[05/28 16:36:44    199s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3581.7M, EPOCH TIME: 1748464604.194442
[05/28 16:36:44    199s] Processing tracks to init pin-track alignment.
[05/28 16:36:44    199s] z: 1, totalTracks: 1
[05/28 16:36:44    199s] z: 3, totalTracks: 1
[05/28 16:36:44    199s] z: 5, totalTracks: 1
[05/28 16:36:44    199s] z: 7, totalTracks: 1
[05/28 16:36:44    199s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 16:36:44    199s] #spOpts: rpCkHalo=4 
[05/28 16:36:44    199s] Initializing Route Infrastructure for color support ...
[05/28 16:36:44    199s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3581.7M, EPOCH TIME: 1748464604.194949
[05/28 16:36:44    199s] ### Add 31 auto generated vias to default rule
[05/28 16:36:44    199s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.006, MEM:3581.7M, EPOCH TIME: 1748464604.200954
[05/28 16:36:44    199s] Route Infrastructure Initialized for color support successfully.
[05/28 16:36:44    199s] Cell TOP LLGs are deleted
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] # Building TOP llgBox search-tree.
[05/28 16:36:44    199s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:36:44    199s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3581.7M, EPOCH TIME: 1748464604.211391
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3581.7M, EPOCH TIME: 1748464604.212088
[05/28 16:36:44    199s] Max number of tech site patterns supported in site array is 256.
[05/28 16:36:44    199s] Core basic site is GF22_DST
[05/28 16:36:44    199s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:36:44    199s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:36:44    199s] Fast DP-INIT is on for default
[05/28 16:36:44    199s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:36:44    199s] Atter site array init, number of instance map data is 0.
[05/28 16:36:44    199s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.180, REAL:0.178, MEM:3581.7M, EPOCH TIME: 1748464604.389967
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:44    199s] OPERPROF:       Starting CMU at level 4, MEM:3581.7M, EPOCH TIME: 1748464604.391232
[05/28 16:36:44    199s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:3581.7M, EPOCH TIME: 1748464604.399676
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:36:44    199s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.190, REAL:0.189, MEM:3581.7M, EPOCH TIME: 1748464604.400198
[05/28 16:36:44    199s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3581.7M, EPOCH TIME: 1748464604.400283
[05/28 16:36:44    199s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3581.7M, EPOCH TIME: 1748464604.400793
[05/28 16:36:44    199s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3581.7MB).
[05/28 16:36:44    199s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.208, MEM:3581.7M, EPOCH TIME: 1748464604.402502
[05/28 16:36:44    199s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.210, REAL:0.208, MEM:3581.7M, EPOCH TIME: 1748464604.402614
[05/28 16:36:44    199s] TDRefine: refinePlace mode is spiral
[05/28 16:36:44    199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.1
[05/28 16:36:44    199s] OPERPROF: Starting Refine-Place at level 1, MEM:3581.7M, EPOCH TIME: 1748464604.402847
[05/28 16:36:44    199s] *** Starting refinePlace (0:03:20 mem=3581.7M) ***
[05/28 16:36:44    199s] Total net bbox length = 4.575e+03 (2.194e+03 2.381e+03) (ext = 1.545e+02)
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:44    199s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3581.7M, EPOCH TIME: 1748464604.404014
[05/28 16:36:44    199s] # Found 0 legal fixed insts to color.
[05/28 16:36:44    199s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3581.7M, EPOCH TIME: 1748464604.404150
[05/28 16:36:44    199s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3581.7M, EPOCH TIME: 1748464604.404530
[05/28 16:36:44    199s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:36:44    199s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3581.7M, EPOCH TIME: 1748464604.404758
[05/28 16:36:44    199s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:36:44    199s] Set min layer with default ( 2 )
[05/28 16:36:44    199s] Set max layer with default ( 127 )
[05/28 16:36:44    199s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:44    199s] Min route layer (adjusted) = 2
[05/28 16:36:44    199s] Max route layer (adjusted) = 11
[05/28 16:36:44    199s] Set min layer with default ( 2 )
[05/28 16:36:44    199s] Set max layer with default ( 127 )
[05/28 16:36:44    199s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:44    199s] Min route layer (adjusted) = 2
[05/28 16:36:44    199s] Max route layer (adjusted) = 11
[05/28 16:36:44    199s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3581.7M, EPOCH TIME: 1748464604.411990
[05/28 16:36:44    199s] Starting refinePlace ...
[05/28 16:36:44    199s] Set min layer with default ( 2 )
[05/28 16:36:44    199s] Set max layer with default ( 127 )
[05/28 16:36:44    199s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:44    199s] Min route layer (adjusted) = 2
[05/28 16:36:44    199s] Max route layer (adjusted) = 11
[05/28 16:36:44    199s] Set min layer with default ( 2 )
[05/28 16:36:44    199s] Set max layer with default ( 127 )
[05/28 16:36:44    199s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:44    199s] Min route layer (adjusted) = 2
[05/28 16:36:44    199s] Max route layer (adjusted) = 11
[05/28 16:36:44    199s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:36:44    199s] DDP markSite nrRow 194 nrJob 194
[05/28 16:36:44    199s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/28 16:36:44    199s] ** Cut row section cpu time 0:00:00.0.
[05/28 16:36:44    199s]  ** Cut row section real time 0:00:00.0.
[05/28 16:36:44    199s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 16:36:44    199s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3581.7MB) @(0:03:20 - 0:03:20).
[05/28 16:36:44    199s] Move report: preRPlace moves 1122 insts, mean move: 0.13 um, max move: 0.75 um 
[05/28 16:36:44    199s] 	Max move on inst (U2003): (56.77, 13.01) --> (56.72, 13.72)
[05/28 16:36:44    199s] 	Length: 7 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OA22_1
[05/28 16:36:44    199s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3581.7M, EPOCH TIME: 1748464604.453250
[05/28 16:36:44    199s] Tweakage: fix icg 0, fix clk 0.
[05/28 16:36:44    199s] Tweakage: density cost 0, scale 0.4.
[05/28 16:36:44    199s] Tweakage: activity cost 0, scale 1.0.
[05/28 16:36:44    199s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3581.7M, EPOCH TIME: 1748464604.455788
[05/28 16:36:44    199s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3581.7M, EPOCH TIME: 1748464604.462096
[05/28 16:36:44    199s] Tweakage swap 39 pairs.
[05/28 16:36:44    199s] Tweakage perm 18 insts, flip 401 insts.
[05/28 16:36:44    199s] Tweakage perm 9 insts, flip 50 insts.
[05/28 16:36:44    199s] Tweakage swap 12 pairs.
[05/28 16:36:44    199s] Tweakage perm 3 insts, flip 7 insts.
[05/28 16:36:44    199s] Tweakage perm 0 insts, flip 0 insts.
[05/28 16:36:44    199s] Tweakage swap 2 pairs.
[05/28 16:36:44    199s] Tweakage swap 0 pairs.
[05/28 16:36:44    199s] Tweakage perm 1 insts, flip 76 insts.
[05/28 16:36:44    199s] Tweakage perm 0 insts, flip 7 insts.
[05/28 16:36:44    199s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.130, REAL:0.132, MEM:3581.7M, EPOCH TIME: 1748464604.594063
[05/28 16:36:44    199s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.140, REAL:0.139, MEM:3581.7M, EPOCH TIME: 1748464604.595269
[05/28 16:36:44    199s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.150, REAL:0.143, MEM:3581.7M, EPOCH TIME: 1748464604.596665
[05/28 16:36:44    199s] Move report: Congestion aware Tweak moves 116 insts, mean move: 1.16 um, max move: 3.71 um 
[05/28 16:36:44    199s] 	Max move on inst (U980): (58.46, 13.18) --> (54.75, 13.18)
[05/28 16:36:44    199s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3581.7mb) @(0:03:20 - 0:03:21).
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s]  === Spiral for Logical I: (movable: 1122) ===
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s]  Info: 0 filler has been deleted!
[05/28 16:36:44    199s] Move report: legalization moves 3 insts, mean move: 0.12 um, max move: 0.12 um spiral
[05/28 16:36:44    199s] 	Max move on inst (intadd_0/U6): (60.32, 46.12) --> (60.44, 46.12)
[05/28 16:36:44    199s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:36:44    199s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:36:44    199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3549.7MB) @(0:03:21 - 0:03:21).
[05/28 16:36:44    199s] Move report: Detail placement moves 1122 insts, mean move: 0.24 um, max move: 3.86 um 
[05/28 16:36:44    199s] 	Max move on inst (U980): (58.41, 12.98) --> (54.75, 13.18)
[05/28 16:36:44    199s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3549.7MB
[05/28 16:36:44    199s] Statistics of distance of Instance movement in refine placement:
[05/28 16:36:44    199s]   maximum (X+Y) =         3.86 um
[05/28 16:36:44    199s]   inst (U980) with max move: (58.413, 12.979) -> (54.752, 13.18)
[05/28 16:36:44    199s]   mean    (X+Y) =         0.24 um
[05/28 16:36:44    199s] Summary Report:
[05/28 16:36:44    199s] Instances move: 1122 (out of 1122 movable)
[05/28 16:36:44    199s] Instances flipped: 0
[05/28 16:36:44    199s] Mean displacement: 0.24 um
[05/28 16:36:44    199s] Max displacement: 3.86 um (Instance: U980) (58.413, 12.979) -> (54.752, 13.18)
[05/28 16:36:44    199s] 	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
[05/28 16:36:44    199s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/28 16:36:44    199s] Total instances moved : 1122
[05/28 16:36:44    199s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.320, REAL:0.296, MEM:3549.7M, EPOCH TIME: 1748464604.707848
[05/28 16:36:44    199s] Total net bbox length = 4.325e+03 (1.945e+03 2.380e+03) (ext = 1.551e+02)
[05/28 16:36:44    199s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3549.7MB
[05/28 16:36:44    199s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3549.7MB) @(0:03:20 - 0:03:21).
[05/28 16:36:44    199s] *** Finished refinePlace (0:03:21 mem=3549.7M) ***
[05/28 16:36:44    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.1
[05/28 16:36:44    199s] OPERPROF: Finished Refine-Place at level 1, CPU:0.320, REAL:0.306, MEM:3549.7M, EPOCH TIME: 1748464604.709035
[05/28 16:36:44    199s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3549.7M, EPOCH TIME: 1748464604.709166
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] Cell TOP LLGs are deleted
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] # Resetting pin-track-align track data.
[05/28 16:36:44    199s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:3545.7M, EPOCH TIME: 1748464604.717421
[05/28 16:36:44    199s] *** Finished Initial Placement (cpu=0:00:19.8, real=0:00:20.0, mem=3545.7M) ***
[05/28 16:36:44    199s] Processing tracks to init pin-track alignment.
[05/28 16:36:44    199s] z: 1, totalTracks: 1
[05/28 16:36:44    199s] z: 3, totalTracks: 1
[05/28 16:36:44    199s] z: 5, totalTracks: 1
[05/28 16:36:44    199s] z: 7, totalTracks: 1
[05/28 16:36:44    199s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 16:36:44    199s] #spOpts: rpCkHalo=4 
[05/28 16:36:44    199s] Cell TOP LLGs are deleted
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] # Building TOP llgBox search-tree.
[05/28 16:36:44    199s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:36:44    199s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3545.7M, EPOCH TIME: 1748464604.725610
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3545.7M, EPOCH TIME: 1748464604.726070
[05/28 16:36:44    199s] Max number of tech site patterns supported in site array is 256.
[05/28 16:36:44    199s] Core basic site is GF22_DST
[05/28 16:36:44    199s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:36:44    199s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:36:44    199s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:36:44    199s] SiteArray: use 995,328 bytes
[05/28 16:36:44    199s] SiteArray: current memory after site array memory allocation 3545.7M
[05/28 16:36:44    199s] SiteArray: FP blocked sites are writable
[05/28 16:36:44    199s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:36:44    199s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3545.7M, EPOCH TIME: 1748464604.900997
[05/28 16:36:44    199s] Process 585 wires and vias for routing blockage analysis
[05/28 16:36:44    199s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3545.7M, EPOCH TIME: 1748464604.901182
[05/28 16:36:44    199s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:36:44    199s] Atter site array init, number of instance map data is 0.
[05/28 16:36:44    199s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.180, REAL:0.177, MEM:3545.7M, EPOCH TIME: 1748464604.902793
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:36:44    199s] 
[05/28 16:36:44    199s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:44    199s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.179, MEM:3545.7M, EPOCH TIME: 1748464604.904474
[05/28 16:36:44    199s] default core: bins with density > 0.750 =  0.00 % ( 0 / 400 )
[05/28 16:36:44    199s] Density distribution unevenness ratio = 86.533%
[05/28 16:36:44    199s] Density distribution unevenness ratio (U70) = 0.000%
[05/28 16:36:44    199s] Density distribution unevenness ratio (U80) = 0.000%
[05/28 16:36:44    199s] Density distribution unevenness ratio (U90) = 0.000%
[05/28 16:36:44    199s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3545.7M, EPOCH TIME: 1748464604.910181
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] Cell TOP LLGs are deleted
[05/28 16:36:44    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:44    199s] # Resetting pin-track-align track data.
[05/28 16:36:44    199s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:3545.7M, EPOCH TIME: 1748464604.915622
[05/28 16:36:44    199s] Starting IO pin assignment...
[05/28 16:36:44    199s] The design is not routed. Using placement based method for pin assignment.
[05/28 16:36:44    199s] ### Add 31 auto generated vias to default rule
[05/28 16:36:44    199s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:36:44    199s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:36:44    200s] Completed IO pin assignment.
[05/28 16:36:44    200s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/28 16:36:44    200s] 
[05/28 16:36:44    200s] *** Start incrementalPlace ***
[05/28 16:36:44    200s] User Input Parameters:
[05/28 16:36:44    200s] - Congestion Driven    : On
[05/28 16:36:44    200s] - Timing Driven        : On
[05/28 16:36:44    200s] - Area-Violation Based : On
[05/28 16:36:44    200s] - Start Rollback Level : -5
[05/28 16:36:44    200s] - Legalized            : On
[05/28 16:36:44    200s] - Window Based         : Off
[05/28 16:36:44    200s] - eDen incr mode       : Off
[05/28 16:36:44    200s] - Small incr mode      : Off
[05/28 16:36:44    200s] 
[05/28 16:36:44    200s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3563.7M, EPOCH TIME: 1748464604.966224
[05/28 16:36:44    200s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3563.7M, EPOCH TIME: 1748464604.966346
[05/28 16:36:44    200s] No Views given, use default active views for adaptive view pruning
[05/28 16:36:44    200s] Active views:
[05/28 16:36:44    200s]   view_slow_mission
[05/28 16:36:44    200s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3563.7M, EPOCH TIME: 1748464604.966864
[05/28 16:36:44    200s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:3563.7M, EPOCH TIME: 1748464604.972131
[05/28 16:36:44    200s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3563.7M, EPOCH TIME: 1748464604.972258
[05/28 16:36:44    200s] Starting Early Global Route congestion estimation: mem = 3563.7M
[05/28 16:36:44    200s] (I)      Initializing eGR engine (regular)
[05/28 16:36:44    200s] Set min layer with default ( 2 )
[05/28 16:36:44    200s] Set max layer with default ( 127 )
[05/28 16:36:44    200s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:44    200s] Min route layer (adjusted) = 2
[05/28 16:36:44    200s] Max route layer (adjusted) = 11
[05/28 16:36:44    200s] (I)      clean place blk overflow:
[05/28 16:36:44    200s] (I)      H : enabled 1.00 0
[05/28 16:36:44    200s] (I)      V : enabled 1.00 0
[05/28 16:36:44    200s] (I)      Initializing eGR engine (regular)
[05/28 16:36:44    200s] Set min layer with default ( 2 )
[05/28 16:36:44    200s] Set max layer with default ( 127 )
[05/28 16:36:44    200s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:44    200s] Min route layer (adjusted) = 2
[05/28 16:36:44    200s] Max route layer (adjusted) = 11
[05/28 16:36:44    200s] (I)      clean place blk overflow:
[05/28 16:36:44    200s] (I)      H : enabled 1.00 0
[05/28 16:36:44    200s] (I)      V : enabled 1.00 0
[05/28 16:36:44    200s] (I)      Started Early Global Route kernel ( Curr Mem: 3.45 MB )
[05/28 16:36:44    200s] (I)      Running eGR Regular flow
[05/28 16:36:44    200s] (I)      # wire layers (front) : 12
[05/28 16:36:44    200s] (I)      # wire layers (back)  : 0
[05/28 16:36:44    200s] (I)      min wire layer : 1
[05/28 16:36:44    200s] (I)      max wire layer : 11
[05/28 16:36:44    200s] (I)      # cut layers (front) : 11
[05/28 16:36:44    200s] (I)      # cut layers (back)  : 0
[05/28 16:36:44    200s] (I)      min cut layer : 1
[05/28 16:36:44    200s] (I)      max cut layer : 10
[05/28 16:36:44    200s] (I)      ================================== Layers ===================================
[05/28 16:36:44    200s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:44    200s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:36:44    200s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:44    200s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:36:44    200s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:36:44    200s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:44    200s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:44    200s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:44    200s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:44    200s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:36:44    200s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:36:44    200s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:36:44    200s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:36:44    200s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:36:44    200s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:44    200s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:36:44    200s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:36:44    200s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:36:44    200s] (I)      Started Import and model ( Curr Mem: 3.45 MB )
[05/28 16:36:44    200s] (I)      == Non-default Options ==
[05/28 16:36:44    200s] (I)      Maximum routing layer                              : 11
[05/28 16:36:44    200s] (I)      Top routing layer                                  : 11
[05/28 16:36:44    200s] (I)      Number of threads                                  : 1
[05/28 16:36:44    200s] (I)      Route tie net to shape                             : auto
[05/28 16:36:44    200s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 16:36:44    200s] (I)      Method to set GCell size                           : row
[05/28 16:36:44    200s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:36:44    200s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:36:44    200s] (I)      ============== Pin Summary ==============
[05/28 16:36:44    200s] (I)      +-------+--------+---------+------------+
[05/28 16:36:44    200s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:36:44    200s] (I)      +-------+--------+---------+------------+
[05/28 16:36:44    200s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/28 16:36:44    200s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/28 16:36:44    200s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 16:36:44    200s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:36:44    200s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:36:44    200s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:36:44    200s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:36:44    200s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:36:44    200s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:36:44    200s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:36:44    200s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:36:44    200s] (I)      +-------+--------+---------+------------+
[05/28 16:36:44    200s] (I)      Use row-based GCell size
[05/28 16:36:44    200s] (I)      Use row-based GCell align
[05/28 16:36:44    200s] (I)      layer 0 area = 6400
[05/28 16:36:44    200s] (I)      layer 1 area = 8800
[05/28 16:36:44    200s] (I)      layer 2 area = 11000
[05/28 16:36:44    200s] (I)      layer 3 area = 11000
[05/28 16:36:44    200s] (I)      layer 4 area = 11000
[05/28 16:36:44    200s] (I)      layer 5 area = 11000
[05/28 16:36:44    200s] (I)      layer 6 area = 11000
[05/28 16:36:44    200s] (I)      layer 7 area = 810000
[05/28 16:36:44    200s] (I)      layer 8 area = 2000000
[05/28 16:36:44    200s] (I)      layer 9 area = 2000000
[05/28 16:36:44    200s] (I)      layer 10 area = 0
[05/28 16:36:44    200s] (I)      GCell unit size   : 540
[05/28 16:36:44    200s] (I)      GCell multiplier  : 1
[05/28 16:36:44    200s] (I)      GCell row height  : 540
[05/28 16:36:44    200s] (I)      Actual row height : 540
[05/28 16:36:44    200s] (I)      GCell align ref   : 4060 4000
[05/28 16:36:44    200s] [NR-eGR] Track table information for default rule: 
[05/28 16:36:44    200s] [NR-eGR] M1 has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] M2 has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] C1 has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] C2 has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] C3 has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] C4 has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] C5 has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] JA has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] QA has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] QB has single uniform track structure
[05/28 16:36:44    200s] [NR-eGR] LB has single uniform track structure
[05/28 16:36:44    200s] (I)      ========================= Default via ==========================
[05/28 16:36:44    200s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:44    200s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:36:44    200s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:44    200s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:36:44    200s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:36:44    200s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:36:44    200s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:36:44    200s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:36:44    200s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:36:44    200s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:36:44    200s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:36:44    200s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:36:44    200s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:36:44    200s] (I)      +----+------------------+--------------------------------------+
[05/28 16:36:44    200s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:36:44    200s] [NR-eGR] Read 4 PG shapes
[05/28 16:36:44    200s] [NR-eGR] Read 0 clock shapes
[05/28 16:36:44    200s] [NR-eGR] Read 0 other shapes
[05/28 16:36:44    200s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:36:44    200s] [NR-eGR] #Instance Blockages : 12517
[05/28 16:36:44    200s] [NR-eGR] #PG Blockages       : 4
[05/28 16:36:44    200s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:36:44    200s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:36:44    200s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:36:44    200s] [NR-eGR] #Other Blockages    : 0
[05/28 16:36:44    200s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:36:44    200s] (I)      Custom ignore net properties:
[05/28 16:36:44    200s] (I)      1 : NotLegal
[05/28 16:36:44    200s] (I)      Default ignore net properties:
[05/28 16:36:44    200s] (I)      1 : Special
[05/28 16:36:44    200s] (I)      2 : Analog
[05/28 16:36:44    200s] (I)      3 : Fixed
[05/28 16:36:44    200s] (I)      4 : Skipped
[05/28 16:36:44    200s] (I)      5 : MixedSignal
[05/28 16:36:44    200s] (I)      Prerouted net properties:
[05/28 16:36:44    200s] (I)      1 : NotLegal
[05/28 16:36:44    200s] (I)      2 : Special
[05/28 16:36:44    200s] (I)      3 : Analog
[05/28 16:36:44    200s] (I)      4 : Fixed
[05/28 16:36:44    200s] (I)      5 : Skipped
[05/28 16:36:44    200s] (I)      6 : MixedSignal
[05/28 16:36:44    200s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:36:44    200s] [NR-eGR] #prerouted nets         : 0
[05/28 16:36:44    200s] [NR-eGR] #prerouted special nets : 0
[05/28 16:36:44    200s] [NR-eGR] #prerouted wires        : 0
[05/28 16:36:44    200s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/28 16:36:44    200s] (I)        Front-side 1143 ( ignored 0 )
[05/28 16:36:44    200s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:36:44    200s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:36:45    200s] (I)      Reading macro buffers
[05/28 16:36:45    200s] (I)      Number of macros with buffers: 0
[05/28 16:36:45    200s] (I)      early_global_route_priority property id does not exist.
[05/28 16:36:45    200s] (I)      Setting up GCell size
[05/28 16:36:45    200s] (I)      Base Grid  :   211 x   209
[05/28 16:36:45    200s] (I)      Final Grid :   106 x   105
[05/28 16:36:45    200s] (I)      Read Num Blocks=12919  Num Prerouted Wires=0  Num CS=0
[05/28 16:36:45    200s] (I)      Layer 1 (H) : #blockages 12245 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:36:45    200s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:36:45    200s] (I)      Track adjustment: Reducing 20976 tracks (15.00%) for Layer2
[05/28 16:36:45    200s] (I)      Track adjustment: Reducing 15659 tracks (12.00%) for Layer3
[05/28 16:36:45    200s] (I)      Number of ignored nets                =      0
[05/28 16:36:45    200s] (I)      Number of connected nets              =      0
[05/28 16:36:45    200s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:36:45    200s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:36:45    200s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:36:45    200s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:36:45    200s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:36:45    200s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:36:45    200s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:36:45    200s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:36:45    200s] (I)      Ndr track 0 does not exist
[05/28 16:36:45    200s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:36:45    200s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:36:45    200s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:36:45    200s] (I)      Site width          :   116  (dbu)
[05/28 16:36:45    200s] (I)      Row height          :   540  (dbu)
[05/28 16:36:45    200s] (I)      GCell row height    :   540  (dbu)
[05/28 16:36:45    200s] (I)      GCell width         :  1080  (dbu)
[05/28 16:36:45    200s] (I)      GCell height        :  1080  (dbu)
[05/28 16:36:45    200s] (I)      Grid                :   106   105    11
[05/28 16:36:45    200s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:36:45    200s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:36:45    200s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:36:45    200s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:36:45    200s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:36:45    200s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:36:45    200s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:36:45    200s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:36:45    200s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:36:45    200s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:36:45    200s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:36:45    200s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:36:45    200s] (I)      --------------------------------------------------------
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] [NR-eGR] ============ Routing rule table ============
[05/28 16:36:45    200s] [NR-eGR] Rule id: 0  Nets: 1143
[05/28 16:36:45    200s] [NR-eGR] ========================================
[05/28 16:36:45    200s] [NR-eGR] 
[05/28 16:36:45    200s] (I)      ======== NDR :  =========
[05/28 16:36:45    200s] (I)      +--------------+--------+
[05/28 16:36:45    200s] (I)      |           ID |      0 |
[05/28 16:36:45    200s] (I)      |         Name |        |
[05/28 16:36:45    200s] (I)      |      Default |    yes |
[05/28 16:36:45    200s] (I)      |  Clk Special |     no |
[05/28 16:36:45    200s] (I)      | Hard spacing |     no |
[05/28 16:36:45    200s] (I)      |    NDR track | (none) |
[05/28 16:36:45    200s] (I)      |      NDR via | (none) |
[05/28 16:36:45    200s] (I)      |  Extra space |      0 |
[05/28 16:36:45    200s] (I)      |      Shields |      0 |
[05/28 16:36:45    200s] (I)      |   Demand (H) |      1 |
[05/28 16:36:45    200s] (I)      |   Demand (V) |      1 |
[05/28 16:36:45    200s] (I)      |        #Nets |   1143 |
[05/28 16:36:45    200s] (I)      +--------------+--------+
[05/28 16:36:45    200s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:45    200s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:36:45    200s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:45    200s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:36:45    200s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:36:45    200s] (I)      =============== Blocked Tracks ===============
[05/28 16:36:45    200s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:45    200s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:36:45    200s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:45    200s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |     2 |  149354 |    22317 |        14.94% |
[05/28 16:36:45    200s] (I)      |     3 |  132825 |     5622 |         4.23% |
[05/28 16:36:45    200s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:36:45    200s] (I)      +-------+---------+----------+---------------+
[05/28 16:36:45    200s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.46 MB )
[05/28 16:36:45    200s] (I)      Reset routing kernel
[05/28 16:36:45    200s] (I)      Started Global Routing ( Curr Mem: 3.46 MB )
[05/28 16:36:45    200s] (I)      totalPins=4281  totalGlobalPin=3770 (88.06%)
[05/28 16:36:45    200s] (I)      ================= Net Group Info =================
[05/28 16:36:45    200s] (I)      +----+----------------+--------------+-----------+
[05/28 16:36:45    200s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:36:45    200s] (I)      +----+----------------+--------------+-----------+
[05/28 16:36:45    200s] (I)      |  1 |           1143 |        M2(2) |    LB(11) |
[05/28 16:36:45    200s] (I)      +----+----------------+--------------+-----------+
[05/28 16:36:45    200s] (I)      total 2D Cap : 782411 = (395611 H, 386800 V)
[05/28 16:36:45    200s] (I)      total 2D Demand : 443 = (443 H, 0 V)
[05/28 16:36:45    200s] (I)      #blocked GCells = 0
[05/28 16:36:45    200s] (I)      #regions = 1
[05/28 16:36:45    200s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[05/28 16:36:45    200s] (I)      
[05/28 16:36:45    200s] (I)      ============  Phase 1a Route ============
[05/28 16:36:45    200s] (I)      Usage: 4748 = (2114 H, 2634 V) = (0.53% H, 0.68% V) = (2.283e+03um H, 2.845e+03um V)
[05/28 16:36:45    200s] (I)      
[05/28 16:36:45    200s] (I)      ============  Phase 1b Route ============
[05/28 16:36:45    200s] (I)      Usage: 4748 = (2114 H, 2634 V) = (0.53% H, 0.68% V) = (2.283e+03um H, 2.845e+03um V)
[05/28 16:36:45    200s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.127840e+03um
[05/28 16:36:45    200s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:36:45    200s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:36:45    200s] (I)      
[05/28 16:36:45    200s] (I)      ============  Phase 1c Route ============
[05/28 16:36:45    200s] (I)      Usage: 4748 = (2114 H, 2634 V) = (0.53% H, 0.68% V) = (2.283e+03um H, 2.845e+03um V)
[05/28 16:36:45    200s] (I)      
[05/28 16:36:45    200s] (I)      ============  Phase 1d Route ============
[05/28 16:36:45    200s] (I)      Usage: 4748 = (2114 H, 2634 V) = (0.53% H, 0.68% V) = (2.283e+03um H, 2.845e+03um V)
[05/28 16:36:45    200s] (I)      
[05/28 16:36:45    200s] (I)      ============  Phase 1e Route ============
[05/28 16:36:45    200s] (I)      Usage: 4748 = (2114 H, 2634 V) = (0.53% H, 0.68% V) = (2.283e+03um H, 2.845e+03um V)
[05/28 16:36:45    200s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.127840e+03um
[05/28 16:36:45    200s] (I)      
[05/28 16:36:45    200s] (I)      ============  Phase 1l Route ============
[05/28 16:36:45    200s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:36:45    200s] (I)      Layer  2:     111659      1205       143         216      148622    ( 0.15%) 
[05/28 16:36:45    200s] (I)      Layer  3:     112049      2253       106        1236      131052    ( 0.93%) 
[05/28 16:36:45    200s] (I)      Layer  4:     131460      1576         0           0      132300    ( 0.00%) 
[05/28 16:36:45    200s] (I)      Layer  5:     131560       974         0           0      132288    ( 0.00%) 
[05/28 16:36:45    200s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:36:45    200s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:36:45    200s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:36:45    200s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:36:45    200s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:36:45    200s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:36:45    200s] (I)      Total:        775815      6008       249        9545      827213    ( 1.14%) 
[05/28 16:36:45    200s] (I)      
[05/28 16:36:45    200s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:36:45    200s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:36:45    200s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:36:45    200s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/28 16:36:45    200s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:36:45    200s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      M2 ( 2)       122( 1.11%)         2( 0.02%)   ( 1.13%) 
[05/28 16:36:45    200s] [NR-eGR]      C1 ( 3)        70( 0.64%)         6( 0.05%)   ( 0.70%) 
[05/28 16:36:45    200s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:36:45    200s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:36:45    200s] [NR-eGR]        Total       192( 0.21%)         8( 0.01%)   ( 0.22%) 
[05/28 16:36:45    200s] [NR-eGR] 
[05/28 16:36:45    200s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.46 MB )
[05/28 16:36:45    200s] (I)      Updating congestion map
[05/28 16:36:45    200s] (I)      total 2D Cap : 783452 = (396465 H, 386987 V)
[05/28 16:36:45    200s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:36:45    200s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.45 MB )
[05/28 16:36:45    200s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3567.7M
[05/28 16:36:45    200s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.078, MEM:3567.7M, EPOCH TIME: 1748464605.050507
[05/28 16:36:45    200s] OPERPROF: Starting HotSpotCal at level 1, MEM:3567.7M, EPOCH TIME: 1748464605.050618
[05/28 16:36:45    200s] [hotspot] +------------+---------------+---------------+
[05/28 16:36:45    200s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:36:45    200s] [hotspot] +------------+---------------+---------------+
[05/28 16:36:45    200s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:36:45    200s] [hotspot] +------------+---------------+---------------+
[05/28 16:36:45    200s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:36:45    200s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:36:45    200s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:3583.7M, EPOCH TIME: 1748464605.052828
[05/28 16:36:45    200s] Skipped repairing congestion.
[05/28 16:36:45    200s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3583.7M, EPOCH TIME: 1748464605.053026
[05/28 16:36:45    200s] Starting Early Global Route wiring: mem = 3583.7M
[05/28 16:36:45    200s] (I)      Running track assignment and export wires
[05/28 16:36:45    200s] (I)      Delete wires for 1143 nets 
[05/28 16:36:45    200s] (I)      ============= Track Assignment ============
[05/28 16:36:45    200s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.47 MB )
[05/28 16:36:45    200s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:36:45    200s] (I)      Run Multi-thread track assignment
[05/28 16:36:45    200s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/28 16:36:45    200s] (I)      Started Export ( Curr Mem: 3.47 MB )
[05/28 16:36:45    200s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:36:45    200s] [NR-eGR] Total eGR-routed clock nets wire length: 361um, number of vias: 498
[05/28 16:36:45    200s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:36:45    200s] [NR-eGR]             Length (um)  Vias 
[05/28 16:36:45    200s] [NR-eGR] ------------------------------
[05/28 16:36:45    200s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:36:45    200s] [NR-eGR]  M2  (2H)          1370  5078 
[05/28 16:36:45    200s] [NR-eGR]  C1  (3V)          2126  2062 
[05/28 16:36:45    200s] [NR-eGR]  C2  (4H)          1379   936 
[05/28 16:36:45    200s] [NR-eGR]  C3  (5V)          1016    30 
[05/28 16:36:45    200s] [NR-eGR]  C4  (6H)             4     0 
[05/28 16:36:45    200s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:36:45    200s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:36:45    200s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:36:45    200s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:36:45    200s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:36:45    200s] [NR-eGR] ------------------------------
[05/28 16:36:45    200s] [NR-eGR]      Total         5896  9561 
[05/28 16:36:45    200s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:36:45    200s] [NR-eGR] Total half perimeter of net bounding box: 4324um
[05/28 16:36:45    200s] [NR-eGR] Total length: 5896um, number of vias: 9561
[05/28 16:36:45    200s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:36:45    200s] (I)      == Layer wire length by net rule ==
[05/28 16:36:45    200s] (I)                  Default 
[05/28 16:36:45    200s] (I)      --------------------
[05/28 16:36:45    200s] (I)       M1  (1V)       0um 
[05/28 16:36:45    200s] (I)       M2  (2H)    1370um 
[05/28 16:36:45    200s] (I)       C1  (3V)    2126um 
[05/28 16:36:45    200s] (I)       C2  (4H)    1379um 
[05/28 16:36:45    200s] (I)       C3  (5V)    1016um 
[05/28 16:36:45    200s] (I)       C4  (6H)       4um 
[05/28 16:36:45    200s] (I)       C5  (7V)       0um 
[05/28 16:36:45    200s] (I)       JA  (8H)       0um 
[05/28 16:36:45    200s] (I)       QA  (9V)       0um 
[05/28 16:36:45    200s] (I)       QB  (10H)      0um 
[05/28 16:36:45    200s] (I)       LB  (11V)      0um 
[05/28 16:36:45    200s] (I)      --------------------
[05/28 16:36:45    200s] (I)           Total   5896um 
[05/28 16:36:45    200s] (I)      == Layer via count by net rule ==
[05/28 16:36:45    200s] (I)                  Default 
[05/28 16:36:45    200s] (I)      --------------------
[05/28 16:36:45    200s] (I)       M1  (1V)      1455 
[05/28 16:36:45    200s] (I)       M2  (2H)      5078 
[05/28 16:36:45    200s] (I)       C1  (3V)      2062 
[05/28 16:36:45    200s] (I)       C2  (4H)       936 
[05/28 16:36:45    200s] (I)       C3  (5V)        30 
[05/28 16:36:45    200s] (I)       C4  (6H)         0 
[05/28 16:36:45    200s] (I)       C5  (7V)         0 
[05/28 16:36:45    200s] (I)       JA  (8H)         0 
[05/28 16:36:45    200s] (I)       QA  (9V)         0 
[05/28 16:36:45    200s] (I)       QB  (10H)        0 
[05/28 16:36:45    200s] (I)       LB  (11V)        0 
[05/28 16:36:45    200s] (I)      --------------------
[05/28 16:36:45    200s] (I)           Total     9561 
[05/28 16:36:45    200s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.47 MB )
[05/28 16:36:45    200s] eee: RC Grid memory freed = 6468 (7 X 7 X 11 X 12b)
[05/28 16:36:45    200s] (I)      Global routing data unavailable, rerun eGR
[05/28 16:36:45    200s] (I)      Initializing eGR engine (regular)
[05/28 16:36:45    200s] Set min layer with default ( 2 )
[05/28 16:36:45    200s] Set max layer with default ( 127 )
[05/28 16:36:45    200s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:36:45    200s] Min route layer (adjusted) = 2
[05/28 16:36:45    200s] Max route layer (adjusted) = 11
[05/28 16:36:45    200s] (I)      clean place blk overflow:
[05/28 16:36:45    200s] (I)      H : enabled 1.00 0
[05/28 16:36:45    200s] (I)      V : enabled 1.00 0
[05/28 16:36:45    200s] Early Global Route wiring runtime: 0.04 seconds, mem = 3583.7M
[05/28 16:36:45    200s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.038, MEM:3583.7M, EPOCH TIME: 1748464605.091316
[05/28 16:36:45    200s] 0 delay mode for cte disabled.
[05/28 16:36:45    200s] SKP cleared!
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:01.0)***
[05/28 16:36:45    200s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3567.7M, EPOCH TIME: 1748464605.175916
[05/28 16:36:45    200s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3567.7M, EPOCH TIME: 1748464605.176042
[05/28 16:36:45    200s] Tdgp not enabled or already been cleared! skip clearing
[05/28 16:36:45    200s] **placeDesign ... cpu = 0: 0:21, real = 0: 0:22, mem = 3562.7M **
[05/28 16:36:45    200s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:36:45    200s] VSMManager cleared!
[05/28 16:36:45    200s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.8/0:00:21.7 (1.0), totSession cpu/real = 0:03:21.4/0:04:55.8 (0.7), mem = 3562.7M
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] =============================================================================================
[05/28 16:36:45    200s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[05/28 16:36:45    200s] =============================================================================================
[05/28 16:36:45    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:36:45    200s] ---------------------------------------------------------------------------------------------
[05/28 16:36:45    200s] [ CellServerInit         ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:36:45    200s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:36:45    200s] [ RefinePlace            ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:36:45    200s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:36:45    200s] [ TimingUpdate           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:36:45    200s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:36:45    200s] [ MISC                   ]          0:00:20.9  (  96.6 % )     0:00:20.9 /  0:00:20.1    1.0
[05/28 16:36:45    200s] ---------------------------------------------------------------------------------------------
[05/28 16:36:45    200s]  GlobalPlace #1 TOTAL               0:00:21.7  ( 100.0 % )     0:00:21.7 /  0:00:20.8    1.0
[05/28 16:36:45    200s] ---------------------------------------------------------------------------------------------
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] Enable CTE adjustment.
[05/28 16:36:45    200s] Enable Layer aware incrSKP.
[05/28 16:36:45    200s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3578.2M, totSessionCpu=0:03:21 **
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] Active Setup views: view_slow_mission 
[05/28 16:36:45    200s] GigaOpt running with 1 threads.
[05/28 16:36:45    200s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:21.4/0:04:55.8 (0.7), mem = 3560.7M
[05/28 16:36:45    200s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 16:36:45    200s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:36:45    200s] OPERPROF: Starting DPlace-Init at level 1, MEM:3560.7M, EPOCH TIME: 1748464605.365954
[05/28 16:36:45    200s] Processing tracks to init pin-track alignment.
[05/28 16:36:45    200s] z: 1, totalTracks: 1
[05/28 16:36:45    200s] z: 3, totalTracks: 1
[05/28 16:36:45    200s] z: 5, totalTracks: 1
[05/28 16:36:45    200s] z: 7, totalTracks: 1
[05/28 16:36:45    200s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:36:45    200s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:36:45    200s] Initializing Route Infrastructure for color support ...
[05/28 16:36:45    200s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3560.7M, EPOCH TIME: 1748464605.366305
[05/28 16:36:45    200s] ### Add 31 auto generated vias to default rule
[05/28 16:36:45    200s] ### Add 31 auto generated vias to default rule
[05/28 16:36:45    200s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 16:36:45    200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:36:45    200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:36:45    200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:36:45    200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:36:45    200s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.080, REAL:0.081, MEM:3560.7M, EPOCH TIME: 1748464605.447577
[05/28 16:36:45    200s] Route Infrastructure Initialized for color support successfully.
[05/28 16:36:45    200s] Cell TOP LLGs are deleted
[05/28 16:36:45    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] # Building TOP llgBox search-tree.
[05/28 16:36:45    200s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:36:45    200s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3560.7M, EPOCH TIME: 1748464605.457745
[05/28 16:36:45    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3560.7M, EPOCH TIME: 1748464605.458359
[05/28 16:36:45    200s] Max number of tech site patterns supported in site array is 256.
[05/28 16:36:45    200s] Core basic site is GF22_DST
[05/28 16:36:45    200s] Processing tracks to init pin-track alignment.
[05/28 16:36:45    200s] z: 1, totalTracks: 1
[05/28 16:36:45    200s] z: 3, totalTracks: 1
[05/28 16:36:45    200s] z: 5, totalTracks: 1
[05/28 16:36:45    200s] z: 7, totalTracks: 1
[05/28 16:36:45    200s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:36:45    200s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:36:45    200s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:36:45    200s] SiteArray: use 995,328 bytes
[05/28 16:36:45    200s] SiteArray: current memory after site array memory allocation 3560.7M
[05/28 16:36:45    200s] SiteArray: FP blocked sites are writable
[05/28 16:36:45    200s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:36:45    200s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3560.7M, EPOCH TIME: 1748464605.636908
[05/28 16:36:45    200s] Process 24981 wires and vias for routing blockage analysis
[05/28 16:36:45    200s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:3560.7M, EPOCH TIME: 1748464605.642941
[05/28 16:36:45    200s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:36:45    200s] Atter site array init, number of instance map data is 0.
[05/28 16:36:45    200s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.190, REAL:0.186, MEM:3560.7M, EPOCH TIME: 1748464605.644569
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:36:45    200s] OPERPROF:     Starting CMU at level 3, MEM:3560.7M, EPOCH TIME: 1748464605.645675
[05/28 16:36:45    200s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3560.7M, EPOCH TIME: 1748464605.646089
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:36:45    200s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.189, MEM:3560.7M, EPOCH TIME: 1748464605.646605
[05/28 16:36:45    200s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3560.7M, EPOCH TIME: 1748464605.646690
[05/28 16:36:45    200s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3560.7M, EPOCH TIME: 1748464605.646965
[05/28 16:36:45    200s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3560.7MB).
[05/28 16:36:45    200s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.283, MEM:3560.7M, EPOCH TIME: 1748464605.648691
[05/28 16:36:45    200s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3560.7M, EPOCH TIME: 1748464605.649034
[05/28 16:36:45    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:36:45    200s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3544.7M, EPOCH TIME: 1748464605.656723
[05/28 16:36:45    200s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:36:45    200s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:36:45    200s] eee: pegSigSF=1.070000
[05/28 16:36:45    200s] Initializing multi-corner resistance tables ...
[05/28 16:36:45    200s] eee: Grid unit RC data computation started
[05/28 16:36:45    200s] eee: Grid unit RC data computation completed
[05/28 16:36:45    200s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:36:45    200s] eee: l=2 avDens=0.041573 usedTrk=269.395555 availTrk=6480.000000 sigTrk=269.395555
[05/28 16:36:45    200s] eee: l=3 avDens=0.119315 usedTrk=393.739443 availTrk=3300.000000 sigTrk=393.739443
[05/28 16:36:45    200s] eee: l=4 avDens=0.081855 usedTrk=255.388518 availTrk=3120.000000 sigTrk=255.388518
[05/28 16:36:45    200s] eee: l=5 avDens=0.072929 usedTrk=188.156112 availTrk=2580.000000 sigTrk=188.156112
[05/28 16:36:45    200s] eee: l=6 avDens=0.001086 usedTrk=0.716667 availTrk=660.000000 sigTrk=0.716667
[05/28 16:36:45    200s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:36:45    200s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:36:45    200s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:36:45    200s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:36:45    200s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:36:45    200s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:36:45    200s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:36:45    200s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.203815 uaWl=1.000000 uaWlH=0.406900 aWlH=0.000000 lMod=0 pMax=0.862500 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:36:45    200s] eee: NetCapCache creation started. (Current Mem: 3544.738M) 
[05/28 16:36:45    200s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3544.738M) 
[05/28 16:36:45    200s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:36:45    200s] eee: Metal Layers Info:
[05/28 16:36:45    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:36:45    200s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:36:45    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:36:45    200s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:36:45    200s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:36:45    200s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:36:45    200s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:36:45    200s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:36:45    200s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:36:45    200s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:36:45    200s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:36:45    200s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:36:45    200s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:36:45    200s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:36:45    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:36:45    200s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:36:45    200s] 
[05/28 16:36:45    200s] Creating Lib Analyzer ...
[05/28 16:36:46    201s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:36:46    201s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:36:46    201s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:36:46    201s] 
[05/28 16:36:46    201s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:36:57    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=3550.8M
[05/28 16:36:57    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=3550.8M
[05/28 16:36:57    211s] Creating Lib Analyzer, finished. 
[05/28 16:36:57    212s] #optDebug: fT-S <1 2 3 1 0>
[05/28 16:36:57    212s] Info: IPO magic value 0x80D5BEEF.
[05/28 16:36:57    212s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/28 16:36:57    212s]       SynthesisEngine workers will not check out additional licenses.
[05/28 16:37:20    212s] **INFO: Using Advanced Metric Collection system.
[05/28 16:37:21    213s] **optDesign ... cpu = 0:00:13, real = 0:00:36, mem = 3583.9M, totSessionCpu=0:03:34 **
[05/28 16:37:21    213s] #optDebug: { P: 22 W: 4195 FE: standard PE: none LDR: 1}
[05/28 16:37:22    213s] *** optDesign -preCTS ***
[05/28 16:37:22    213s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 16:37:22    213s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 16:37:22    213s] Hold Target Slack: user slack 0
[05/28 16:37:22    213s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3548.8M, EPOCH TIME: 1748464642.150000
[05/28 16:37:22    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:22    213s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.186, MEM:3548.8M, EPOCH TIME: 1748464642.336492
[05/28 16:37:22    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:22    213s] Deleting Lib Analyzer.
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:22    213s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:22    213s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:22    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:22    213s] Summary for sequential cells identification: 
[05/28 16:37:22    213s]   Identified SBFF number: 299
[05/28 16:37:22    213s]   Identified MBFF number: 75
[05/28 16:37:22    213s]   Identified SB Latch number: 22
[05/28 16:37:22    213s]   Identified MB Latch number: 0
[05/28 16:37:22    213s]   Not identified SBFF number: 15
[05/28 16:37:22    213s]   Not identified MBFF number: 0
[05/28 16:37:22    213s]   Not identified SB Latch number: 0
[05/28 16:37:22    213s]   Not identified MB Latch number: 0
[05/28 16:37:22    213s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:22    213s]  Visiting view : view_slow_mission
[05/28 16:37:22    213s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:22    213s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:22    213s]  Visiting view : view_fast_mission
[05/28 16:37:22    213s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:22    213s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:22    213s] TLC MultiMap info (StdDelay):
[05/28 16:37:22    213s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:22    213s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:22    213s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:22    213s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:22    213s]  Setting StdDelay to: 6.1ps
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:22    213s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3548.8M, EPOCH TIME: 1748464642.642992
[05/28 16:37:22    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] Cell TOP LLGs are deleted
[05/28 16:37:22    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:22    213s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:3539.8M, EPOCH TIME: 1748464642.646162
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] Creating Lib Analyzer ...
[05/28 16:37:22    213s] 
[05/28 16:37:22    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:22    214s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:22    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:22    214s] Summary for sequential cells identification: 
[05/28 16:37:22    214s]   Identified SBFF number: 299
[05/28 16:37:22    214s]   Identified MBFF number: 75
[05/28 16:37:22    214s]   Identified SB Latch number: 22
[05/28 16:37:22    214s]   Identified MB Latch number: 0
[05/28 16:37:22    214s]   Not identified SBFF number: 15
[05/28 16:37:22    214s]   Not identified MBFF number: 0
[05/28 16:37:22    214s]   Not identified SB Latch number: 0
[05/28 16:37:22    214s]   Not identified MB Latch number: 0
[05/28 16:37:22    214s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:22    214s]  Visiting view : view_slow_mission
[05/28 16:37:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:22    214s]  Visiting view : view_fast_mission
[05/28 16:37:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:22    214s] TLC MultiMap info (StdDelay):
[05/28 16:37:22    214s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:22    214s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:22    214s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:22    214s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:22    214s]  Setting StdDelay to: 6.1ps
[05/28 16:37:22    214s] 
[05/28 16:37:22    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:23    214s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 16:37:23    214s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 16:37:23    214s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:37:23    214s] 
[05/28 16:37:23    214s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:37:24    215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=3547.8M
[05/28 16:37:24    216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=3547.8M
[05/28 16:37:24    216s] Creating Lib Analyzer, finished. 
[05/28 16:37:24    216s] ### Creating TopoMgr, started
[05/28 16:37:24    216s] ### Creating TopoMgr, finished
[05/28 16:37:24    216s] #optDebug: Start CG creation (mem=3547.8M)
[05/28 16:37:24    216s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:24    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:25    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:25    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:25    216s] ToF 88.4500um
[05/28 16:37:25    216s] (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s]  ...processing cgPrt (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s]  ...processing cgEgp (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s]  ...processing cgPbk (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s]  ...processing cgNrb(cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s]  ...processing cgObs (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s]  ...processing cgCon (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s]  ...processing cgPdm (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3751.1M)
[05/28 16:37:25    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:25    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:25    216s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:25    217s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:25    217s] {MMLU 0 0 1143}
[05/28 16:37:25    217s] [oiLAM] Zs 11, 12
[05/28 16:37:25    217s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=3751.1M
[05/28 16:37:25    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=3751.1M
[05/28 16:37:25    217s] Running pre-eGR process
[05/28 16:37:25    217s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.52 MB )
[05/28 16:37:25    217s] (I)      Initializing eGR engine (regular)
[05/28 16:37:25    217s] Set min layer with default ( 2 )
[05/28 16:37:25    217s] Set max layer with default ( 127 )
[05/28 16:37:25    217s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:25    217s] Min route layer (adjusted) = 2
[05/28 16:37:25    217s] Max route layer (adjusted) = 11
[05/28 16:37:25    217s] (I)      clean place blk overflow:
[05/28 16:37:25    217s] (I)      H : enabled 1.00 0
[05/28 16:37:25    217s] (I)      V : enabled 1.00 0
[05/28 16:37:25    217s] (I)      Initializing eGR engine (regular)
[05/28 16:37:25    217s] Set min layer with default ( 2 )
[05/28 16:37:25    217s] Set max layer with default ( 127 )
[05/28 16:37:25    217s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:25    217s] Min route layer (adjusted) = 2
[05/28 16:37:25    217s] Max route layer (adjusted) = 11
[05/28 16:37:25    217s] (I)      clean place blk overflow:
[05/28 16:37:25    217s] (I)      H : enabled 1.00 0
[05/28 16:37:25    217s] (I)      V : enabled 1.00 0
[05/28 16:37:25    217s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[05/28 16:37:25    217s] (I)      Running eGR Regular flow
[05/28 16:37:25    217s] (I)      # wire layers (front) : 12
[05/28 16:37:25    217s] (I)      # wire layers (back)  : 0
[05/28 16:37:25    217s] (I)      min wire layer : 1
[05/28 16:37:25    217s] (I)      max wire layer : 11
[05/28 16:37:25    217s] (I)      # cut layers (front) : 11
[05/28 16:37:25    217s] (I)      # cut layers (back)  : 0
[05/28 16:37:25    217s] (I)      min cut layer : 1
[05/28 16:37:25    217s] (I)      max cut layer : 10
[05/28 16:37:25    217s] (I)      ================================== Layers ===================================
[05/28 16:37:25    217s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:25    217s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:37:25    217s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:25    217s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:37:25    217s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:37:25    217s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:25    217s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:25    217s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:25    217s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:25    217s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:25    217s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:37:25    217s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:25    217s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:25    217s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:37:25    217s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:25    217s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:37:25    217s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:37:25    217s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:25    217s] (I)      Started Import and model ( Curr Mem: 3.52 MB )
[05/28 16:37:25    217s] (I)      Number of ignored instance 0
[05/28 16:37:25    217s] (I)      Number of inbound cells 0
[05/28 16:37:25    217s] (I)      Number of opened ILM blockages 0
[05/28 16:37:25    217s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/28 16:37:25    217s] (I)      numMoveCells=1122, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/28 16:37:25    217s] (I)      cell height: 540, count: 1122
[05/28 16:37:25    217s] (I)      Number of nets = 1143 ( 0 ignored )
[05/28 16:37:25    217s] [NR-eGR] Read rows... (mem=3.5M)
[05/28 16:37:25    217s] [NR-eGR] Done Read rows (cpu=0.000s, mem=3.5M)
[05/28 16:37:25    217s] 
[05/28 16:37:25    217s] (I)      Identified Clock instances: Flop 224, Clock buffer/inverter 0, Gate 0, Logic 0
[05/28 16:37:25    217s] [NR-eGR] Read module constraints... (mem=3.5M)
[05/28 16:37:25    217s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.5M)
[05/28 16:37:25    217s] 
[05/28 16:37:25    217s] (I)      == Non-default Options ==
[05/28 16:37:25    217s] (I)      Maximum routing layer                              : 11
[05/28 16:37:25    217s] (I)      Top routing layer                                  : 11
[05/28 16:37:25    217s] (I)      Buffering-aware routing                            : true
[05/28 16:37:25    217s] (I)      Spread congestion away from blockages              : true
[05/28 16:37:25    217s] (I)      Number of threads                                  : 1
[05/28 16:37:25    217s] (I)      Overflow penalty cost                              : 10
[05/28 16:37:25    217s] (I)      Punch through distance                             : 558.940000
[05/28 16:37:25    217s] (I)      Source-to-sink ratio                               : 0.300000
[05/28 16:37:25    217s] (I)      Route tie net to shape                             : auto
[05/28 16:37:25    217s] (I)      Method to set GCell size                           : row
[05/28 16:37:25    217s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:37:25    217s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:37:25    217s] (I)      ============== Pin Summary ==============
[05/28 16:37:25    217s] (I)      +-------+--------+---------+------------+
[05/28 16:37:25    217s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:37:25    217s] (I)      +-------+--------+---------+------------+
[05/28 16:37:25    217s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/28 16:37:25    217s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/28 16:37:25    217s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 16:37:25    217s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:37:25    217s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:37:25    217s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:37:25    217s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:37:25    217s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:37:25    217s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:37:25    217s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:37:25    217s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:37:25    217s] (I)      +-------+--------+---------+------------+
[05/28 16:37:25    217s] (I)      Use row-based GCell size
[05/28 16:37:25    217s] (I)      Use row-based GCell align
[05/28 16:37:25    217s] (I)      layer 0 area = 6400
[05/28 16:37:25    217s] (I)      layer 1 area = 8800
[05/28 16:37:25    217s] (I)      layer 2 area = 11000
[05/28 16:37:25    217s] (I)      layer 3 area = 11000
[05/28 16:37:25    217s] (I)      layer 4 area = 11000
[05/28 16:37:25    217s] (I)      layer 5 area = 11000
[05/28 16:37:25    217s] (I)      layer 6 area = 11000
[05/28 16:37:25    217s] (I)      layer 7 area = 810000
[05/28 16:37:25    217s] (I)      layer 8 area = 2000000
[05/28 16:37:25    217s] (I)      layer 9 area = 2000000
[05/28 16:37:25    217s] (I)      layer 10 area = 0
[05/28 16:37:25    217s] (I)      GCell unit size   : 540
[05/28 16:37:25    217s] (I)      GCell multiplier  : 1
[05/28 16:37:25    217s] (I)      GCell row height  : 540
[05/28 16:37:25    217s] (I)      Actual row height : 540
[05/28 16:37:25    217s] (I)      GCell align ref   : 4060 4000
[05/28 16:37:25    217s] [NR-eGR] Track table information for default rule: 
[05/28 16:37:25    217s] [NR-eGR] M1 has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] M2 has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] C1 has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] C2 has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] C3 has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] C4 has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] C5 has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] JA has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] QA has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] QB has single uniform track structure
[05/28 16:37:25    217s] [NR-eGR] LB has single uniform track structure
[05/28 16:37:25    217s] (I)      ========================= Default via ==========================
[05/28 16:37:25    217s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:25    217s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:37:25    217s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:25    217s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:37:25    217s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:37:25    217s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:37:25    217s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:37:25    217s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:37:25    217s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:37:25    217s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:37:25    217s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:37:25    217s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:37:25    217s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:37:25    217s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:25    217s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:37:25    217s] [NR-eGR] Read 4 PG shapes
[05/28 16:37:25    217s] [NR-eGR] Read 0 clock shapes
[05/28 16:37:25    217s] [NR-eGR] Read 0 other shapes
[05/28 16:37:25    217s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:37:25    217s] [NR-eGR] #Instance Blockages : 12517
[05/28 16:37:25    217s] [NR-eGR] #PG Blockages       : 4
[05/28 16:37:25    217s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:37:25    217s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:37:25    217s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:37:25    217s] [NR-eGR] #Other Blockages    : 0
[05/28 16:37:25    217s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:37:25    217s] (I)      Custom ignore net properties:
[05/28 16:37:25    217s] (I)      1 : NotLegal
[05/28 16:37:25    217s] (I)      Default ignore net properties:
[05/28 16:37:25    217s] (I)      1 : Special
[05/28 16:37:25    217s] (I)      2 : Analog
[05/28 16:37:25    217s] (I)      3 : Fixed
[05/28 16:37:25    217s] (I)      4 : Skipped
[05/28 16:37:25    217s] (I)      5 : MixedSignal
[05/28 16:37:25    217s] (I)      Prerouted net properties:
[05/28 16:37:25    217s] (I)      1 : NotLegal
[05/28 16:37:25    217s] (I)      2 : Special
[05/28 16:37:25    217s] (I)      3 : Analog
[05/28 16:37:25    217s] (I)      4 : Fixed
[05/28 16:37:25    217s] (I)      5 : Skipped
[05/28 16:37:25    217s] (I)      6 : MixedSignal
[05/28 16:37:25    217s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:37:25    217s] [NR-eGR] #prerouted nets         : 0
[05/28 16:37:25    217s] [NR-eGR] #prerouted special nets : 0
[05/28 16:37:25    217s] [NR-eGR] #prerouted wires        : 0
[05/28 16:37:25    217s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/28 16:37:25    217s] (I)        Front-side 1143 ( ignored 0 )
[05/28 16:37:25    217s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:37:25    217s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:37:25    217s] (I)      Reading macro buffers
[05/28 16:37:25    217s] (I)      Number of macros with buffers: 0
[05/28 16:37:25    217s] (I)      early_global_route_priority property id does not exist.
[05/28 16:37:25    217s] (I)      Setting up GCell size
[05/28 16:37:25    217s] (I)      Base Grid  :   211 x   209
[05/28 16:37:25    217s] (I)      Final Grid :   106 x   105
[05/28 16:37:25    217s] (I)      Read Num Blocks=12919  Num Prerouted Wires=0  Num CS=0
[05/28 16:37:25    217s] (I)      Layer 1 (H) : #blockages 12245 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:25    217s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:37:25    217s] (I)      Track adjustment: Reducing 20976 tracks (15.00%) for Layer2
[05/28 16:37:25    217s] (I)      Track adjustment: Reducing 15659 tracks (12.00%) for Layer3
[05/28 16:37:25    217s] (I)      Number of ignored nets                =      0
[05/28 16:37:25    217s] (I)      Number of connected nets              =      0
[05/28 16:37:25    217s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:37:25    217s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:37:25    217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:37:25    217s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:37:25    217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:37:25    217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:37:25    217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:37:25    217s] (I)      Constructing bin map
[05/28 16:37:25    217s] (I)      Initialize bin information with width=2160 height=2160
[05/28 16:37:25    217s] (I)      Done constructing bin map
[05/28 16:37:25    217s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:37:25    217s] (I)      Ndr track 0 does not exist
[05/28 16:37:25    217s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:37:25    217s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:37:25    217s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:37:25    217s] (I)      Site width          :   116  (dbu)
[05/28 16:37:25    217s] (I)      Row height          :   540  (dbu)
[05/28 16:37:25    217s] (I)      GCell row height    :   540  (dbu)
[05/28 16:37:25    217s] (I)      GCell width         :  1080  (dbu)
[05/28 16:37:25    217s] (I)      GCell height        :  1080  (dbu)
[05/28 16:37:25    217s] (I)      Grid                :   106   105    11
[05/28 16:37:25    217s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:37:25    217s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:37:25    217s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:37:25    217s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:37:25    217s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:37:25    217s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:37:25    217s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:37:25    217s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:37:25    217s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:37:25    217s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:37:25    217s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:37:25    217s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:37:25    217s] (I)      --------------------------------------------------------
[05/28 16:37:25    217s] 
[05/28 16:37:25    217s] [NR-eGR] ============ Routing rule table ============
[05/28 16:37:25    217s] [NR-eGR] Rule id: 0  Nets: 1143
[05/28 16:37:25    217s] [NR-eGR] ========================================
[05/28 16:37:25    217s] [NR-eGR] 
[05/28 16:37:25    217s] (I)      ======== NDR :  =========
[05/28 16:37:25    217s] (I)      +--------------+--------+
[05/28 16:37:25    217s] (I)      |           ID |      0 |
[05/28 16:37:25    217s] (I)      |         Name |        |
[05/28 16:37:25    217s] (I)      |      Default |    yes |
[05/28 16:37:25    217s] (I)      |  Clk Special |     no |
[05/28 16:37:25    217s] (I)      | Hard spacing |     no |
[05/28 16:37:25    217s] (I)      |    NDR track | (none) |
[05/28 16:37:25    217s] (I)      |      NDR via | (none) |
[05/28 16:37:25    217s] (I)      |  Extra space |      0 |
[05/28 16:37:25    217s] (I)      |      Shields |      0 |
[05/28 16:37:25    217s] (I)      |   Demand (H) |      1 |
[05/28 16:37:25    217s] (I)      |   Demand (V) |      1 |
[05/28 16:37:25    217s] (I)      |        #Nets |   1143 |
[05/28 16:37:25    217s] (I)      +--------------+--------+
[05/28 16:37:25    217s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:25    217s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:37:25    217s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:25    217s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:37:25    217s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:25    217s] (I)      =============== Blocked Tracks ===============
[05/28 16:37:25    217s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:25    217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:37:25    217s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:25    217s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |     2 |  149354 |    22317 |        14.94% |
[05/28 16:37:25    217s] (I)      |     3 |  132825 |     5622 |         4.23% |
[05/28 16:37:25    217s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:37:25    217s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:25    217s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] (I)      Reset routing kernel
[05/28 16:37:25    217s] (I)      Started Global Routing ( Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] (I)      totalPins=4281  totalGlobalPin=3770 (88.06%)
[05/28 16:37:25    217s] (I)      ================= Net Group Info =================
[05/28 16:37:25    217s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:25    217s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:37:25    217s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:25    217s] (I)      |  1 |           1143 |        M2(2) |    LB(11) |
[05/28 16:37:25    217s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:25    217s] (I)      total 2D Cap : 782411 = (395611 H, 386800 V)
[05/28 16:37:25    217s] (I)      total 2D Demand : 443 = (443 H, 0 V)
[05/28 16:37:25    217s] (I)      #blocked GCells = 0
[05/28 16:37:25    217s] (I)      #regions = 1
[05/28 16:37:25    217s] (I)      #blocked areas for congestion spreading : 0
[05/28 16:37:25    217s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[05/28 16:37:25    217s] (I)      
[05/28 16:37:25    217s] (I)      ============  Phase 1a Route ============
[05/28 16:37:25    217s] (I)      Usage: 4784 = (2132 H, 2652 V) = (0.54% H, 0.69% V) = (2.303e+03um H, 2.864e+03um V)
[05/28 16:37:25    217s] (I)      
[05/28 16:37:25    217s] (I)      ============  Phase 1b Route ============
[05/28 16:37:25    217s] (I)      Usage: 4784 = (2132 H, 2652 V) = (0.54% H, 0.69% V) = (2.303e+03um H, 2.864e+03um V)
[05/28 16:37:25    217s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.166720e+03um
[05/28 16:37:25    217s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:37:25    217s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:37:25    217s] (I)      
[05/28 16:37:25    217s] (I)      ============  Phase 1c Route ============
[05/28 16:37:25    217s] (I)      Usage: 4784 = (2132 H, 2652 V) = (0.54% H, 0.69% V) = (2.303e+03um H, 2.864e+03um V)
[05/28 16:37:25    217s] (I)      
[05/28 16:37:25    217s] (I)      ============  Phase 1d Route ============
[05/28 16:37:25    217s] (I)      Usage: 4784 = (2132 H, 2652 V) = (0.54% H, 0.69% V) = (2.303e+03um H, 2.864e+03um V)
[05/28 16:37:25    217s] (I)      
[05/28 16:37:25    217s] (I)      ============  Phase 1e Route ============
[05/28 16:37:25    217s] (I)      Usage: 4784 = (2132 H, 2652 V) = (0.54% H, 0.69% V) = (2.303e+03um H, 2.864e+03um V)
[05/28 16:37:25    217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.166720e+03um
[05/28 16:37:25    217s] (I)      
[05/28 16:37:25    217s] (I)      ============  Phase 1l Route ============
[05/28 16:37:25    217s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:37:25    217s] (I)      Layer  2:     111659      1213       152         216      148622    ( 0.15%) 
[05/28 16:37:25    217s] (I)      Layer  3:     112049      2272       105        1236      131052    ( 0.93%) 
[05/28 16:37:25    217s] (I)      Layer  4:     131460      1589         0           0      132300    ( 0.00%) 
[05/28 16:37:25    217s] (I)      Layer  5:     131560       983         0           0      132288    ( 0.00%) 
[05/28 16:37:25    217s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:37:25    217s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:37:25    217s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:37:25    217s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:37:25    217s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:37:25    217s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:37:25    217s] (I)      Total:        775815      6057       257        9545      827213    ( 1.14%) 
[05/28 16:37:25    217s] (I)      
[05/28 16:37:25    217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:37:25    217s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:37:25    217s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:37:25    217s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/28 16:37:25    217s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:37:25    217s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      M2 ( 2)       127( 1.15%)         2( 0.02%)   ( 1.17%) 
[05/28 16:37:25    217s] [NR-eGR]      C1 ( 3)        73( 0.67%)         3( 0.03%)   ( 0.70%) 
[05/28 16:37:25    217s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:25    217s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:37:25    217s] [NR-eGR]        Total       200( 0.22%)         5( 0.01%)   ( 0.23%) 
[05/28 16:37:25    217s] [NR-eGR] 
[05/28 16:37:25    217s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] (I)      Updating congestion map
[05/28 16:37:25    217s] (I)      total 2D Cap : 783452 = (396465 H, 386987 V)
[05/28 16:37:25    217s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:37:25    217s] (I)      Running track assignment and export wires
[05/28 16:37:25    217s] (I)      Delete wires for 1143 nets 
[05/28 16:37:25    217s] (I)      ============= Track Assignment ============
[05/28 16:37:25    217s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:37:25    217s] (I)      Run Multi-thread track assignment
[05/28 16:37:25    217s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] (I)      Started Export ( Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:37:25    217s] [NR-eGR] Total eGR-routed clock nets wire length: 370um, number of vias: 493
[05/28 16:37:25    217s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:37:25    217s] [NR-eGR]             Length (um)  Vias 
[05/28 16:37:25    217s] [NR-eGR] ------------------------------
[05/28 16:37:25    217s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:37:25    217s] [NR-eGR]  M2  (2H)          1376  5042 
[05/28 16:37:25    217s] [NR-eGR]  C1  (3V)          2123  2064 
[05/28 16:37:25    217s] [NR-eGR]  C2  (4H)          1401   992 
[05/28 16:37:25    217s] [NR-eGR]  C3  (5V)          1037    28 
[05/28 16:37:25    217s] [NR-eGR]  C4  (6H)             3     0 
[05/28 16:37:25    217s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:37:25    217s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:37:25    217s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:37:25    217s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:37:25    217s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:37:25    217s] [NR-eGR] ------------------------------
[05/28 16:37:25    217s] [NR-eGR]      Total         5941  9581 
[05/28 16:37:25    217s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:37:25    217s] [NR-eGR] Total half perimeter of net bounding box: 4324um
[05/28 16:37:25    217s] [NR-eGR] Total length: 5941um, number of vias: 9581
[05/28 16:37:25    217s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:37:25    217s] (I)      == Layer wire length by net rule ==
[05/28 16:37:25    217s] (I)                  Default 
[05/28 16:37:25    217s] (I)      --------------------
[05/28 16:37:25    217s] (I)       M1  (1V)       0um 
[05/28 16:37:25    217s] (I)       M2  (2H)    1376um 
[05/28 16:37:25    217s] (I)       C1  (3V)    2123um 
[05/28 16:37:25    217s] (I)       C2  (4H)    1401um 
[05/28 16:37:25    217s] (I)       C3  (5V)    1037um 
[05/28 16:37:25    217s] (I)       C4  (6H)       3um 
[05/28 16:37:25    217s] (I)       C5  (7V)       0um 
[05/28 16:37:25    217s] (I)       JA  (8H)       0um 
[05/28 16:37:25    217s] (I)       QA  (9V)       0um 
[05/28 16:37:25    217s] (I)       QB  (10H)      0um 
[05/28 16:37:25    217s] (I)       LB  (11V)      0um 
[05/28 16:37:25    217s] (I)      --------------------
[05/28 16:37:25    217s] (I)           Total   5941um 
[05/28 16:37:25    217s] (I)      == Layer via count by net rule ==
[05/28 16:37:25    217s] (I)                  Default 
[05/28 16:37:25    217s] (I)      --------------------
[05/28 16:37:25    217s] (I)       M1  (1V)      1455 
[05/28 16:37:25    217s] (I)       M2  (2H)      5042 
[05/28 16:37:25    217s] (I)       C1  (3V)      2064 
[05/28 16:37:25    217s] (I)       C2  (4H)       992 
[05/28 16:37:25    217s] (I)       C3  (5V)        28 
[05/28 16:37:25    217s] (I)       C4  (6H)         0 
[05/28 16:37:25    217s] (I)       C5  (7V)         0 
[05/28 16:37:25    217s] (I)       JA  (8H)         0 
[05/28 16:37:25    217s] (I)       QA  (9V)         0 
[05/28 16:37:25    217s] (I)       QB  (10H)        0 
[05/28 16:37:25    217s] (I)       LB  (11V)        0 
[05/28 16:37:25    217s] (I)      --------------------
[05/28 16:37:25    217s] (I)           Total     9581 
[05/28 16:37:25    217s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:37:25    217s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] [NR-eGR] Finished Early Global Route ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.53 MB )
[05/28 16:37:25    217s] (I)      ======================================== Runtime Summary =========================================
[05/28 16:37:25    217s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[05/28 16:37:25    217s] (I)      --------------------------------------------------------------------------------------------------
[05/28 16:37:25    217s] (I)       Early Global Route                             100.00%  47.45 sec  47.60 sec  0.15 sec  0.15 sec 
[05/28 16:37:25    217s] (I)       +-Early Global Route kernel                     95.62%  47.46 sec  47.60 sec  0.14 sec  0.14 sec 
[05/28 16:37:25    217s] (I)       | +-Import and model                            22.40%  47.46 sec  47.50 sec  0.03 sec  0.04 sec 
[05/28 16:37:25    217s] (I)       | | +-Create place DB                            3.79%  47.46 sec  47.47 sec  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | +-Import place data                        3.65%  47.46 sec  47.47 sec  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read instances and placement           0.96%  47.46 sec  47.47 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read nets                              1.74%  47.47 sec  47.47 sec  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read rows                              0.04%  47.47 sec  47.47 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read module constraints                0.03%  47.47 sec  47.47 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Create route DB                           13.75%  47.47 sec  47.49 sec  0.02 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | +-Import route data (1T)                  13.39%  47.47 sec  47.49 sec  0.02 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read blockages ( Layer 2-11 )          3.46%  47.47 sec  47.48 sec  0.01 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Read routing blockages               0.00%  47.47 sec  47.47 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Read instance blockages              1.58%  47.47 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Read PG blockages                    0.87%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Read clock blockages                 0.02%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Read other blockages                 0.01%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Read halo blockages                  0.01%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Read boundary cut boxes              0.00%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read blackboxes                        0.01%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read prerouted                         0.33%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Read nets                              0.38%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Set up via pillars                     0.02%  47.48 sec  47.48 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Initialize 3D grid graph               0.38%  47.48 sec  47.48 sec  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Model blockage capacity                6.07%  47.48 sec  47.49 sec  0.01 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Initialize 3D capacity               5.49%  47.48 sec  47.49 sec  0.01 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Read aux data                              0.88%  47.49 sec  47.49 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Others data preparation                    0.02%  47.49 sec  47.49 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Create route kernel                        3.10%  47.49 sec  47.50 sec  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | +-Global Routing                              26.91%  47.50 sec  47.54 sec  0.04 sec  0.03 sec 
[05/28 16:37:25    217s] (I)       | | +-Initialization                             0.61%  47.50 sec  47.50 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Net group 1                               21.47%  47.50 sec  47.53 sec  0.03 sec  0.02 sec 
[05/28 16:37:25    217s] (I)       | | | +-Generate topology                        0.93%  47.50 sec  47.50 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | +-Phase 1a                                 1.74%  47.50 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Pattern routing (1T)                   1.06%  47.50 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Add via demand to 2D                   0.32%  47.51 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | +-Phase 1b                                 0.48%  47.51 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | +-Phase 1c                                 0.01%  47.51 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | +-Phase 1d                                 0.01%  47.51 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | +-Phase 1e                                 0.38%  47.51 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Route legalization                     0.19%  47.51 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | | | +-Legalize Reach Aware Violations      0.05%  47.51 sec  47.51 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | | +-Phase 1l                                15.31%  47.51 sec  47.53 sec  0.02 sec  0.02 sec 
[05/28 16:37:25    217s] (I)       | | | | +-Layer assignment (1T)                 14.40%  47.51 sec  47.53 sec  0.02 sec  0.02 sec 
[05/28 16:37:25    217s] (I)       | +-Export cong map                              4.44%  47.54 sec  47.55 sec  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | +-Export 2D cong map                         0.27%  47.55 sec  47.55 sec  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | +-Extract Global 3D Wires                      0.18%  47.55 sec  47.55 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | +-Track Assignment (1T)                       18.15%  47.55 sec  47.57 sec  0.03 sec  0.03 sec 
[05/28 16:37:25    217s] (I)       | | +-Initialization                             0.13%  47.55 sec  47.55 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Track Assignment Kernel                   16.52%  47.55 sec  47.57 sec  0.03 sec  0.03 sec 
[05/28 16:37:25    217s] (I)       | | +-Free Memory                                0.02%  47.57 sec  47.57 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | +-Export                                      16.69%  47.58 sec  47.60 sec  0.03 sec  0.02 sec 
[05/28 16:37:25    217s] (I)       | | +-Export DB wires                            9.67%  47.58 sec  47.59 sec  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | +-Export all nets                          7.27%  47.58 sec  47.59 sec  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | | +-Set wire vias                            1.33%  47.59 sec  47.59 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Report wirelength                          4.52%  47.59 sec  47.60 sec  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)       | | +-Update net boxes                           1.54%  47.60 sec  47.60 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | | +-Update timing                              0.01%  47.60 sec  47.60 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)       | +-Postprocess design                           0.73%  47.60 sec  47.60 sec  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)      ====================== Summary by functions ======================
[05/28 16:37:25    217s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:37:25    217s] (I)      ------------------------------------------------------------------
[05/28 16:37:25    217s] (I)        0  Early Global Route               100.00%  0.15 sec  0.15 sec 
[05/28 16:37:25    217s] (I)        1  Early Global Route kernel         95.62%  0.14 sec  0.14 sec 
[05/28 16:37:25    217s] (I)        2  Global Routing                    26.91%  0.04 sec  0.03 sec 
[05/28 16:37:25    217s] (I)        2  Import and model                  22.40%  0.03 sec  0.04 sec 
[05/28 16:37:25    217s] (I)        2  Track Assignment (1T)             18.15%  0.03 sec  0.03 sec 
[05/28 16:37:25    217s] (I)        2  Export                            16.69%  0.03 sec  0.02 sec 
[05/28 16:37:25    217s] (I)        2  Export cong map                    4.44%  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        2  Postprocess design                 0.73%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        2  Extract Global 3D Wires            0.18%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        3  Net group 1                       21.47%  0.03 sec  0.02 sec 
[05/28 16:37:25    217s] (I)        3  Track Assignment Kernel           16.52%  0.03 sec  0.03 sec 
[05/28 16:37:25    217s] (I)        3  Create route DB                   13.75%  0.02 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        3  Export DB wires                    9.67%  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        3  Report wirelength                  4.52%  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        3  Create place DB                    3.79%  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        3  Create route kernel                3.10%  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        3  Update net boxes                   1.54%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        3  Read aux data                      0.88%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        3  Initialization                     0.74%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        3  Export 2D cong map                 0.27%  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        3  Others data preparation            0.02%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        3  Free Memory                        0.02%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        4  Phase 1l                          15.31%  0.02 sec  0.02 sec 
[05/28 16:37:25    217s] (I)        4  Import route data (1T)            13.39%  0.02 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        4  Export all nets                    7.27%  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        4  Import place data                  3.65%  0.01 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        4  Phase 1a                           1.74%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        4  Set wire vias                      1.33%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        4  Generate topology                  0.93%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        4  Phase 1b                           0.48%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        4  Phase 1e                           0.38%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Layer assignment (1T)             14.40%  0.02 sec  0.02 sec 
[05/28 16:37:25    217s] (I)        5  Model blockage capacity            6.07%  0.01 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Read blockages ( Layer 2-11 )      3.46%  0.01 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Read nets                          2.11%  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        5  Pattern routing (1T)               1.06%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Read instances and placement       0.96%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Initialize 3D grid graph           0.38%  0.00 sec  0.01 sec 
[05/28 16:37:25    217s] (I)        5  Read prerouted                     0.33%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Add via demand to 2D               0.32%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Route legalization                 0.19%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Read rows                          0.04%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Read module constraints            0.03%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Initialize 3D capacity             5.49%  0.01 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Read instance blockages            1.58%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Read PG blockages                  0.87%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Legalize Reach Aware Violations    0.05%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[05/28 16:37:25    217s] Running post-eGR process
[05/28 16:37:25    217s] Extraction called for design 'TOP' of instances=1122 and nets=1145 using extraction engine 'preRoute' .
[05/28 16:37:25    217s] PreRoute RC Extraction called for design TOP.
[05/28 16:37:25    217s] RC Extraction called in multi-corner(2) mode.
[05/28 16:37:25    217s] RCMode: PreRoute
[05/28 16:37:25    217s]       RC Corner Indexes            0       1   
[05/28 16:37:25    217s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:37:25    217s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:37:25    217s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:37:25    217s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:37:25    217s] Shrink Factor                : 1.00000
[05/28 16:37:25    217s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:37:25    217s] Using Quantus QRC technology file ...
[05/28 16:37:25    217s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:37:25    217s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:37:25    217s] eee: pegSigSF=1.070000
[05/28 16:37:25    217s] Initializing multi-corner resistance tables ...
[05/28 16:37:26    217s] eee: Grid unit RC data computation started
[05/28 16:37:26    217s] eee: Grid unit RC data computation completed
[05/28 16:37:26    217s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:37:26    217s] eee: l=2 avDens=0.041744 usedTrk=270.498146 availTrk=6480.000000 sigTrk=270.498146
[05/28 16:37:26    217s] eee: l=3 avDens=0.119158 usedTrk=393.220557 availTrk=3300.000000 sigTrk=393.220557
[05/28 16:37:26    217s] eee: l=4 avDens=0.083170 usedTrk=259.489261 availTrk=3120.000000 sigTrk=259.489261
[05/28 16:37:26    217s] eee: l=5 avDens=0.074448 usedTrk=192.076853 availTrk=2580.000000 sigTrk=192.076853
[05/28 16:37:26    217s] eee: l=6 avDens=0.001049 usedTrk=0.566667 availTrk=540.000000 sigTrk=0.566667
[05/28 16:37:26    217s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:26    217s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:26    217s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:26    217s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:26    217s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:26    217s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:37:26    217s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:37:26    217s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.201738 uaWl=1.000000 uaWlH=0.410900 aWlH=0.000000 lMod=0 pMax=0.863600 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:37:26    217s] eee: NetCapCache creation started. (Current Mem: 3658.082M) 
[05/28 16:37:26    217s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3658.082M) 
[05/28 16:37:26    217s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:37:26    217s] eee: Metal Layers Info:
[05/28 16:37:26    217s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:37:26    217s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:37:26    217s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:37:26    217s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:37:26    217s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:37:26    217s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:37:26    217s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:37:26    217s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:37:26    217s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:37:26    217s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:37:26    217s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:37:26    217s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:37:26    217s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:37:26    217s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:37:26    217s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:37:26    217s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:37:26    217s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3658.082M)
[05/28 16:37:26    217s] Cell TOP LLGs are deleted
[05/28 16:37:26    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:26    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:26    217s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3658.1M, EPOCH TIME: 1748464646.081691
[05/28 16:37:26    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:26    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:26    217s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3658.1M, EPOCH TIME: 1748464646.082488
[05/28 16:37:26    217s] Max number of tech site patterns supported in site array is 256.
[05/28 16:37:26    217s] Core basic site is GF22_DST
[05/28 16:37:26    217s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:37:26    217s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:37:26    217s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:37:26    217s] SiteArray: use 995,328 bytes
[05/28 16:37:26    217s] SiteArray: current memory after site array memory allocation 3658.1M
[05/28 16:37:26    217s] SiteArray: FP blocked sites are writable
[05/28 16:37:26    217s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3658.1M, EPOCH TIME: 1748464646.261741
[05/28 16:37:26    217s] Process 585 wires and vias for routing blockage analysis
[05/28 16:37:26    217s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3658.1M, EPOCH TIME: 1748464646.261944
[05/28 16:37:26    217s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:37:26    217s] Atter site array init, number of instance map data is 0.
[05/28 16:37:26    217s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.190, REAL:0.181, MEM:3658.1M, EPOCH TIME: 1748464646.263500
[05/28 16:37:26    217s] 
[05/28 16:37:26    217s] 
[05/28 16:37:26    217s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:26    217s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.183, MEM:3658.1M, EPOCH TIME: 1748464646.265109
[05/28 16:37:26    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:26    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:26    217s] Starting delay calculation for Setup views
[05/28 16:37:26    218s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:37:26    218s] #################################################################################
[05/28 16:37:26    218s] # Design Stage: PreRoute
[05/28 16:37:26    218s] # Design Name: TOP
[05/28 16:37:26    218s] # Design Mode: 22nm
[05/28 16:37:26    218s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:37:26    218s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:37:26    218s] # Signoff Settings: SI Off 
[05/28 16:37:26    218s] #################################################################################
[05/28 16:37:27    218s] Calculate delays in BcWc mode...
[05/28 16:37:27    218s] Topological Sorting (REAL = 0:00:00.0, MEM = 3684.9M, InitMEM = 3684.9M)
[05/28 16:37:27    218s] Start delay calculation (fullDC) (1 T). (MEM=3717.14)
[05/28 16:37:27    218s] End AAE Lib Interpolated Model. (MEM=3684.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:37:27    218s] Total number of fetched objects 1143
[05/28 16:37:27    218s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:37:27    218s] End delay calculation. (MEM=3724.5 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:37:27    218s] End delay calculation (fullDC). (MEM=3724.5 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 16:37:27    218s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3718.6M) ***
[05/28 16:37:27    218s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:40 mem=3718.6M)
[05/28 16:37:27    218s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.707  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.273   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -220    |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.647%
------------------------------------------------------------------

[05/28 16:37:27    218s] **optDesign ... cpu = 0:00:19, real = 0:00:42, mem = 3716.3M, totSessionCpu=0:03:40 **
[05/28 16:37:27    218s] Begin: Collecting metrics
[05/28 16:37:27    219s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 49.707 |   0 |        4.65 | 0:00:01  |        3674 |    0 |   2 |
 ------------------------------------------------------------------------------------ 
[05/28 16:37:28    219s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3726.8M, current mem=3716.4M)

[05/28 16:37:28    219s] End: Collecting metrics
[05/28 16:37:28    219s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:18.8/0:00:42.7 (0.4), totSession cpu/real = 0:03:40.2/0:05:38.5 (0.7), mem = 3666.7M
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] =============================================================================================
[05/28 16:37:28    219s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[05/28 16:37:28    219s] =============================================================================================
[05/28 16:37:28    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:37:28    219s] ---------------------------------------------------------------------------------------------
[05/28 16:37:28    219s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:37:28    219s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.5 % )     0:00:01.7 /  0:00:01.6    0.9
[05/28 16:37:28    219s] [ MetricReport           ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 16:37:28    219s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:37:28    219s] [ CellServerInit         ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 16:37:28    219s] [ LibAnalyzerInit        ]      2   0:00:14.0  (  32.7 % )     0:00:14.0 /  0:00:13.3    1.0
[05/28 16:37:28    219s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:28    219s] [ MetricInit             ]      1   0:00:01.1  (   2.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 16:37:28    219s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:37:28    219s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 16:37:28    219s] [ ExtractRC              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[05/28 16:37:28    219s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   1.5 % )     0:00:01.5 /  0:00:01.3    0.9
[05/28 16:37:28    219s] [ FullDelayCalc          ]      1   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.6    0.8
[05/28 16:37:28    219s] [ TimingUpdate           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:37:28    219s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:28    219s] [ MISC                   ]          0:00:24.9  (  58.4 % )     0:00:24.9 /  0:00:01.8    0.1
[05/28 16:37:28    219s] ---------------------------------------------------------------------------------------------
[05/28 16:37:28    219s]  InitOpt #1 TOTAL                   0:00:42.7  ( 100.0 % )     0:00:42.7 /  0:00:18.8    0.4
[05/28 16:37:28    219s] ---------------------------------------------------------------------------------------------
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/28 16:37:28    219s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:37:28    219s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:40 mem=3666.7M
[05/28 16:37:28    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:3666.7M, EPOCH TIME: 1748464648.033388
[05/28 16:37:28    219s] Processing tracks to init pin-track alignment.
[05/28 16:37:28    219s] z: 1, totalTracks: 1
[05/28 16:37:28    219s] z: 3, totalTracks: 1
[05/28 16:37:28    219s] z: 5, totalTracks: 1
[05/28 16:37:28    219s] z: 7, totalTracks: 1
[05/28 16:37:28    219s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:37:28    219s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:37:28    219s] Initializing Route Infrastructure for color support ...
[05/28 16:37:28    219s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3666.7M, EPOCH TIME: 1748464648.033858
[05/28 16:37:28    219s] ### Add 31 auto generated vias to default rule
[05/28 16:37:28    219s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:3666.7M, EPOCH TIME: 1748464648.040425
[05/28 16:37:28    219s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:28    219s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:28    219s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3666.7M, EPOCH TIME: 1748464648.055269
[05/28 16:37:28    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:28    219s] OPERPROF:     Starting CMU at level 3, MEM:3666.7M, EPOCH TIME: 1748464648.229983
[05/28 16:37:28    219s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3666.7M, EPOCH TIME: 1748464648.230534
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:28    219s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.176, MEM:3666.7M, EPOCH TIME: 1748464648.231077
[05/28 16:37:28    219s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3666.7M, EPOCH TIME: 1748464648.231160
[05/28 16:37:28    219s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3666.7M, EPOCH TIME: 1748464648.231648
[05/28 16:37:28    219s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3666.7MB).
[05/28 16:37:28    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.199, MEM:3666.7M, EPOCH TIME: 1748464648.232121
[05/28 16:37:28    219s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:40 mem=3666.7M
[05/28 16:37:28    219s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3666.7M, EPOCH TIME: 1748464648.234092
[05/28 16:37:28    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3666.7M, EPOCH TIME: 1748464648.241610
[05/28 16:37:28    219s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:37:28    219s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:40 mem=3666.7M
[05/28 16:37:28    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:3666.7M, EPOCH TIME: 1748464648.242261
[05/28 16:37:28    219s] Processing tracks to init pin-track alignment.
[05/28 16:37:28    219s] z: 1, totalTracks: 1
[05/28 16:37:28    219s] z: 3, totalTracks: 1
[05/28 16:37:28    219s] z: 5, totalTracks: 1
[05/28 16:37:28    219s] z: 7, totalTracks: 1
[05/28 16:37:28    219s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:37:28    219s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:37:28    219s] Initializing Route Infrastructure for color support ...
[05/28 16:37:28    219s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3666.7M, EPOCH TIME: 1748464648.242613
[05/28 16:37:28    219s] ### Add 31 auto generated vias to default rule
[05/28 16:37:28    219s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3666.7M, EPOCH TIME: 1748464648.246240
[05/28 16:37:28    219s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:28    219s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:28    219s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3666.7M, EPOCH TIME: 1748464648.253278
[05/28 16:37:28    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:28    219s] OPERPROF:     Starting CMU at level 3, MEM:3666.7M, EPOCH TIME: 1748464648.424518
[05/28 16:37:28    219s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:3666.7M, EPOCH TIME: 1748464648.425006
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:28    219s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.172, MEM:3666.7M, EPOCH TIME: 1748464648.425520
[05/28 16:37:28    219s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3666.7M, EPOCH TIME: 1748464648.425638
[05/28 16:37:28    219s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3666.7M, EPOCH TIME: 1748464648.425910
[05/28 16:37:28    219s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3666.7MB).
[05/28 16:37:28    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.184, MEM:3666.7M, EPOCH TIME: 1748464648.426366
[05/28 16:37:28    219s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=3666.7M
[05/28 16:37:28    219s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3666.7M, EPOCH TIME: 1748464648.427908
[05/28 16:37:28    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:28    219s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3666.7M, EPOCH TIME: 1748464648.435105
[05/28 16:37:28    219s] *** Starting optimizing excluded clock nets MEM= 3666.7M) ***
[05/28 16:37:28    219s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3666.7M) ***
[05/28 16:37:28    219s] The useful skew maximum allowed delay is: 0.3
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:28    219s] Deleting Lib Analyzer.
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:28    219s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:28    219s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:28    219s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:28    219s] Summary for sequential cells identification: 
[05/28 16:37:28    219s]   Identified SBFF number: 299
[05/28 16:37:28    219s]   Identified MBFF number: 75
[05/28 16:37:28    219s]   Identified SB Latch number: 22
[05/28 16:37:28    219s]   Identified MB Latch number: 0
[05/28 16:37:28    219s]   Not identified SBFF number: 15
[05/28 16:37:28    219s]   Not identified MBFF number: 0
[05/28 16:37:28    219s]   Not identified SB Latch number: 0
[05/28 16:37:28    219s]   Not identified MB Latch number: 0
[05/28 16:37:28    219s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:28    219s]  Visiting view : view_slow_mission
[05/28 16:37:28    219s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:28    219s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:28    219s]  Visiting view : view_fast_mission
[05/28 16:37:28    219s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:28    219s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:28    219s] TLC MultiMap info (StdDelay):
[05/28 16:37:28    219s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:28    219s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:28    219s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:28    219s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:28    219s]  Setting StdDelay to: 6.1ps
[05/28 16:37:28    219s] 
[05/28 16:37:28    219s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:29    220s] 
[05/28 16:37:29    220s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:29    220s] 
[05/28 16:37:29    220s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:29    220s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:41.1/0:05:39.5 (0.7), mem = 3666.7M
[05/28 16:37:29    220s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:37:29    220s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:37:29    220s] ### Creating LA Mngr. totSessionCpu=0:03:41 mem=3666.7M
[05/28 16:37:29    220s] ### Creating LA Mngr, finished. totSessionCpu=0:03:41 mem=3666.7M
[05/28 16:37:29    220s] 
[05/28 16:37:29    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:29    220s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:29    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:29    220s] Summary for sequential cells identification: 
[05/28 16:37:29    220s]   Identified SBFF number: 299
[05/28 16:37:29    220s]   Identified MBFF number: 75
[05/28 16:37:29    220s]   Identified SB Latch number: 22
[05/28 16:37:29    220s]   Identified MB Latch number: 0
[05/28 16:37:29    220s]   Not identified SBFF number: 15
[05/28 16:37:29    220s]   Not identified MBFF number: 0
[05/28 16:37:29    220s]   Not identified SB Latch number: 0
[05/28 16:37:29    220s]   Not identified MB Latch number: 0
[05/28 16:37:29    220s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:29    220s]  Visiting view : view_slow_mission
[05/28 16:37:29    220s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:29    220s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:29    220s]  Visiting view : view_fast_mission
[05/28 16:37:29    220s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:29    220s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:29    220s] TLC MultiMap info (StdDelay):
[05/28 16:37:29    220s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:29    220s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:29    220s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:29    220s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:29    220s]  Setting StdDelay to: 6.1ps
[05/28 16:37:29    220s] 
[05/28 16:37:29    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:29    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.1
[05/28 16:37:29    220s] 
[05/28 16:37:29    220s] Creating Lib Analyzer ...
[05/28 16:37:29    220s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 16:37:29    220s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 16:37:29    220s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:37:29    220s] 
[05/28 16:37:29    220s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:37:31    222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=3666.7M
[05/28 16:37:31    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=3666.7M
[05/28 16:37:31    222s] Creating Lib Analyzer, finished. 
[05/28 16:37:31    222s] 
[05/28 16:37:31    222s] Active Setup views: view_slow_mission 
[05/28 16:37:31    222s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3666.7M, EPOCH TIME: 1748464651.634472
[05/28 16:37:31    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:31    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:31    222s] 
[05/28 16:37:31    222s] 
[05/28 16:37:31    222s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:31    222s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.176, MEM:3666.7M, EPOCH TIME: 1748464651.810789
[05/28 16:37:31    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:31    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:31    222s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/28 16:37:31    222s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/28 16:37:31    222s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:37:31    222s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:44 mem=3666.7M
[05/28 16:37:31    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:3666.7M, EPOCH TIME: 1748464651.816660
[05/28 16:37:31    222s] Processing tracks to init pin-track alignment.
[05/28 16:37:31    222s] z: 1, totalTracks: 1
[05/28 16:37:31    222s] z: 3, totalTracks: 1
[05/28 16:37:31    222s] z: 5, totalTracks: 1
[05/28 16:37:31    222s] z: 7, totalTracks: 1
[05/28 16:37:31    222s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:37:31    222s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:37:31    222s] Initializing Route Infrastructure for color support ...
[05/28 16:37:31    222s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3666.7M, EPOCH TIME: 1748464651.816986
[05/28 16:37:31    222s] ### Add 31 auto generated vias to default rule
[05/28 16:37:31    222s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:3666.7M, EPOCH TIME: 1748464651.821533
[05/28 16:37:31    222s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:31    222s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:31    222s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3666.7M, EPOCH TIME: 1748464651.828474
[05/28 16:37:31    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:31    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:31    223s] 
[05/28 16:37:31    223s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:31    223s] 
[05/28 16:37:31    223s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:31    223s] OPERPROF:     Starting CMU at level 3, MEM:3666.7M, EPOCH TIME: 1748464651.994465
[05/28 16:37:31    223s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3666.7M, EPOCH TIME: 1748464651.994921
[05/28 16:37:31    223s] 
[05/28 16:37:31    223s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:31    223s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.167, MEM:3666.7M, EPOCH TIME: 1748464651.995424
[05/28 16:37:31    223s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3666.7M, EPOCH TIME: 1748464651.995507
[05/28 16:37:31    223s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3666.7M, EPOCH TIME: 1748464651.995798
[05/28 16:37:31    223s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3666.7MB).
[05/28 16:37:31    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3666.7M, EPOCH TIME: 1748464651.996236
[05/28 16:37:31    223s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:37:32    223s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/28 16:37:32    223s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=3666.7M
[05/28 16:37:32    223s] 
[05/28 16:37:32    223s] Footprint cell information for calculating maxBufDist
[05/28 16:37:32    223s] *info: There are 20 candidate Buffer cells
[05/28 16:37:32    223s] *info: There are 20 candidate Inverter cells
[05/28 16:37:32    223s] 
[05/28 16:37:32    223s] #optDebug: Start CG creation (mem=3666.7M)
[05/28 16:37:32    223s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:32    223s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:32    223s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:32    223s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:33    224s] ToF 88.4500um
[05/28 16:37:33    224s] (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s]  ...processing cgPrt (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s]  ...processing cgEgp (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s]  ...processing cgPbk (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s]  ...processing cgNrb(cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s]  ...processing cgObs (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s]  ...processing cgCon (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s]  ...processing cgPdm (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3760.4M)
[05/28 16:37:33    224s] ### Creating RouteCongInterface, started
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s] #optDebug: {0, 1.000}
[05/28 16:37:33    224s] ### Creating RouteCongInterface, finished
[05/28 16:37:33    224s] {MG  {8 0 1.7 0.287023} }
[05/28 16:37:33    224s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3760.4M, EPOCH TIME: 1748464653.217526
[05/28 16:37:33    224s] Found 0 hard placement blockage before merging.
[05/28 16:37:33    224s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3760.4M, EPOCH TIME: 1748464653.217781
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s] Netlist preparation processing... 
[05/28 16:37:33    224s] Removed 0 instance
[05/28 16:37:33    224s] *info: Marking 0 isolation instances dont touch
[05/28 16:37:33    224s] *info: Marking 0 level shifter instances dont touch
[05/28 16:37:33    224s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:37:33    224s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/28 16:37:33    224s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3795.5M, EPOCH TIME: 1748464653.252320
[05/28 16:37:33    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/28 16:37:33    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3683.5M, EPOCH TIME: 1748464653.261175
[05/28 16:37:33    224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.1
[05/28 16:37:33    224s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:45.3/0:05:43.7 (0.7), mem = 3683.5M
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s] =============================================================================================
[05/28 16:37:33    224s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[05/28 16:37:33    224s] =============================================================================================
[05/28 16:37:33    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:37:33    224s] ---------------------------------------------------------------------------------------------
[05/28 16:37:33    224s] [ CellServerInit         ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:37:33    224s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  52.8 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 16:37:33    224s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:33    224s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:33    224s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 16:37:33    224s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:33    224s] [ SteinerInterfaceInit   ]      1   0:00:01.2  (  27.7 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 16:37:33    224s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:33    224s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:33    224s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:33    224s] [ MISC                   ]          0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:37:33    224s] ---------------------------------------------------------------------------------------------
[05/28 16:37:33    224s]  SimplifyNetlist #1 TOTAL           0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[05/28 16:37:33    224s] ---------------------------------------------------------------------------------------------
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s] Begin: Collecting metrics
[05/28 16:37:33    224s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.707 |   0 |        4.65 | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:05  |        3684 |      |     |
 ------------------------------------------------------------------------------------- 
[05/28 16:37:33    224s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3717.6M, current mem=3717.6M)

[05/28 16:37:33    224s] End: Collecting metrics
[05/28 16:37:33    224s] Running new flow changes for HFN
[05/28 16:37:33    224s] Begin: GigaOpt high fanout net optimization
[05/28 16:37:33    224s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 16:37:33    224s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 16:37:33    224s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:45.5/0:05:44.0 (0.7), mem = 3683.5M
[05/28 16:37:33    224s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:37:33    224s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:37:33    224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.2
[05/28 16:37:33    224s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s] Active Setup views: view_slow_mission 
[05/28 16:37:33    224s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3683.5M, EPOCH TIME: 1748464653.710726
[05/28 16:37:33    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s] 
[05/28 16:37:33    224s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:33    224s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.173, MEM:3683.5M, EPOCH TIME: 1748464653.884002
[05/28 16:37:33    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/28 16:37:33    224s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/28 16:37:33    224s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 16:37:33    224s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:46 mem=3683.5M
[05/28 16:37:33    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:3683.5M, EPOCH TIME: 1748464653.890092
[05/28 16:37:33    224s] Processing tracks to init pin-track alignment.
[05/28 16:37:33    224s] z: 1, totalTracks: 1
[05/28 16:37:33    224s] z: 3, totalTracks: 1
[05/28 16:37:33    224s] z: 5, totalTracks: 1
[05/28 16:37:33    224s] z: 7, totalTracks: 1
[05/28 16:37:33    224s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:37:33    224s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:37:33    224s] Initializing Route Infrastructure for color support ...
[05/28 16:37:33    224s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3683.5M, EPOCH TIME: 1748464653.890423
[05/28 16:37:33    224s] ### Add 31 auto generated vias to default rule
[05/28 16:37:33    224s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.005, MEM:3683.5M, EPOCH TIME: 1748464653.895116
[05/28 16:37:33    224s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:33    224s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:33    224s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3683.5M, EPOCH TIME: 1748464653.902168
[05/28 16:37:33    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:33    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:34    225s] OPERPROF:     Starting CMU at level 3, MEM:3683.5M, EPOCH TIME: 1748464654.070149
[05/28 16:37:34    225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3683.5M, EPOCH TIME: 1748464654.070647
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:34    225s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.169, MEM:3683.5M, EPOCH TIME: 1748464654.071150
[05/28 16:37:34    225s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3683.5M, EPOCH TIME: 1748464654.071234
[05/28 16:37:34    225s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3683.5M, EPOCH TIME: 1748464654.071506
[05/28 16:37:34    225s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3683.5MB).
[05/28 16:37:34    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.182, MEM:3683.5M, EPOCH TIME: 1748464654.071968
[05/28 16:37:34    225s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:37:34    225s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/28 16:37:34    225s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=3683.5M
[05/28 16:37:34    225s] ### Creating RouteCongInterface, started
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] #optDebug: {0, 1.000}
[05/28 16:37:34    225s] ### Creating RouteCongInterface, finished
[05/28 16:37:34    225s] {MG  {8 0 1.7 0.287023} }
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:34    225s] AoF 551.2950um
[05/28 16:37:34    225s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:37:34    225s] Total-nets :: 1143, Stn-nets :: 0, ratio :: 0 %, Total-len 5941.35, Stn-len 0
[05/28 16:37:34    225s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/28 16:37:34    225s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3741.7M, EPOCH TIME: 1748464654.722417
[05/28 16:37:34    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:34    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:34    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:34    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:34    225s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3682.7M, EPOCH TIME: 1748464654.730510
[05/28 16:37:34    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.2
[05/28 16:37:34    225s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:03:46.8/0:05:45.2 (0.7), mem = 3682.7M
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] =============================================================================================
[05/28 16:37:34    225s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[05/28 16:37:34    225s] =============================================================================================
[05/28 16:37:34    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:37:34    225s] ---------------------------------------------------------------------------------------------
[05/28 16:37:34    225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:34    225s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:34    225s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:34    225s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:34    225s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:34    225s] [ DetailPlaceInit        ]      1   0:00:00.2  (  14.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:34    225s] [ MISC                   ]          0:00:01.0  (  83.7 % )     0:00:01.0 /  0:00:01.1    1.0
[05/28 16:37:34    225s] ---------------------------------------------------------------------------------------------
[05/28 16:37:34    225s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 16:37:34    225s] ---------------------------------------------------------------------------------------------
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 16:37:34    225s] End: GigaOpt high fanout net optimization
[05/28 16:37:34    225s] Begin: Collecting metrics
[05/28 16:37:34    225s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.707 |   0 |        4.65 | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:05  |        3684 |      |     |
| drv_fixing       |        |     |             | 0:00:01  |        3683 |      |     |
 ------------------------------------------------------------------------------------- 
[05/28 16:37:34    225s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3717.6M, current mem=3717.6M)

[05/28 16:37:34    225s] End: Collecting metrics
[05/28 16:37:34    225s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:34    225s] Deleting Lib Analyzer.
[05/28 16:37:34    225s] 
[05/28 16:37:34    225s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:34    225s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:35    226s] Summary for sequential cells identification: 
[05/28 16:37:35    226s]   Identified SBFF number: 299
[05/28 16:37:35    226s]   Identified MBFF number: 75
[05/28 16:37:35    226s]   Identified SB Latch number: 22
[05/28 16:37:35    226s]   Identified MB Latch number: 0
[05/28 16:37:35    226s]   Not identified SBFF number: 15
[05/28 16:37:35    226s]   Not identified MBFF number: 0
[05/28 16:37:35    226s]   Not identified SB Latch number: 0
[05/28 16:37:35    226s]   Not identified MB Latch number: 0
[05/28 16:37:35    226s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:35    226s]  Visiting view : view_slow_mission
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:35    226s]  Visiting view : view_fast_mission
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:35    226s] TLC MultiMap info (StdDelay):
[05/28 16:37:35    226s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:35    226s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:35    226s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:35    226s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:35    226s]  Setting StdDelay to: 6.1ps
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:35    226s] Begin: GigaOpt DRV Optimization
[05/28 16:37:35    226s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 16:37:35    226s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:47.2/0:05:45.6 (0.7), mem = 3682.7M
[05/28 16:37:35    226s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:37:35    226s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:37:35    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.3
[05/28 16:37:35    226s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:35    226s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:35    226s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:35    226s] Summary for sequential cells identification: 
[05/28 16:37:35    226s]   Identified SBFF number: 299
[05/28 16:37:35    226s]   Identified MBFF number: 75
[05/28 16:37:35    226s]   Identified SB Latch number: 22
[05/28 16:37:35    226s]   Identified MB Latch number: 0
[05/28 16:37:35    226s]   Not identified SBFF number: 15
[05/28 16:37:35    226s]   Not identified MBFF number: 0
[05/28 16:37:35    226s]   Not identified SB Latch number: 0
[05/28 16:37:35    226s]   Not identified MB Latch number: 0
[05/28 16:37:35    226s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:35    226s]  Visiting view : view_slow_mission
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:35    226s]  Visiting view : view_fast_mission
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:35    226s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:35    226s] TLC MultiMap info (StdDelay):
[05/28 16:37:35    226s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:35    226s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:35    226s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:35    226s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:35    226s]  Setting StdDelay to: 6.1ps
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] Creating Lib Analyzer ...
[05/28 16:37:35    226s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 16:37:35    226s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 16:37:35    226s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:37:35    226s] 
[05/28 16:37:35    226s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:37:37    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=3682.7M
[05/28 16:37:37    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=3682.7M
[05/28 16:37:37    228s] Creating Lib Analyzer, finished. 
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s] Active Setup views: view_slow_mission 
[05/28 16:37:37    228s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3682.7M, EPOCH TIME: 1748464657.600669
[05/28 16:37:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:37    228s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.172, MEM:3682.7M, EPOCH TIME: 1748464657.773128
[05/28 16:37:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:37    228s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/28 16:37:37    228s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/28 16:37:37    228s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 16:37:37    228s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:50 mem=3682.7M
[05/28 16:37:37    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:3682.7M, EPOCH TIME: 1748464657.778614
[05/28 16:37:37    228s] Processing tracks to init pin-track alignment.
[05/28 16:37:37    228s] z: 1, totalTracks: 1
[05/28 16:37:37    228s] z: 3, totalTracks: 1
[05/28 16:37:37    228s] z: 5, totalTracks: 1
[05/28 16:37:37    228s] z: 7, totalTracks: 1
[05/28 16:37:37    228s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:37:37    228s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:37:37    228s] Initializing Route Infrastructure for color support ...
[05/28 16:37:37    228s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3682.7M, EPOCH TIME: 1748464657.778922
[05/28 16:37:37    228s] ### Add 31 auto generated vias to default rule
[05/28 16:37:37    228s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:3682.7M, EPOCH TIME: 1748464657.783436
[05/28 16:37:37    228s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:37    228s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:37    228s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3682.7M, EPOCH TIME: 1748464657.790263
[05/28 16:37:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:37    228s] OPERPROF:     Starting CMU at level 3, MEM:3682.7M, EPOCH TIME: 1748464657.956321
[05/28 16:37:37    228s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3682.7M, EPOCH TIME: 1748464657.956800
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:37    228s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.167, MEM:3682.7M, EPOCH TIME: 1748464657.957306
[05/28 16:37:37    228s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3682.7M, EPOCH TIME: 1748464657.957404
[05/28 16:37:37    228s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3682.7M, EPOCH TIME: 1748464657.957701
[05/28 16:37:37    228s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3682.7MB).
[05/28 16:37:37    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3682.7M, EPOCH TIME: 1748464657.958143
[05/28 16:37:37    228s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:37:37    228s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/28 16:37:37    228s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:50 mem=3682.7M
[05/28 16:37:37    228s] ### Creating RouteCongInterface, started
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 16:37:37    228s] 
[05/28 16:37:37    228s] #optDebug: {0, 1.000}
[05/28 16:37:37    228s] ### Creating RouteCongInterface, finished
[05/28 16:37:37    228s] {MG  {8 0 1.7 0.287023} }
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:37:38    229s] AoF 551.2950um
[05/28 16:37:38    229s] [GPS-DRV] Optimizer inputs ============================= 
[05/28 16:37:38    229s] [GPS-DRV] drvFixingStage: Large Scale
[05/28 16:37:38    229s] [GPS-DRV] costLowerBound: 0.1
[05/28 16:37:38    229s] [GPS-DRV] setupTNSCost  : 0
[05/28 16:37:38    229s] [GPS-DRV] maxIter       : 2
[05/28 16:37:38    229s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[05/28 16:37:38    229s] [GPS-DRV] Optimizer parameters ============================= 
[05/28 16:37:38    229s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/28 16:37:38    229s] [GPS-DRV] maxDensity (design): 0.95
[05/28 16:37:38    229s] [GPS-DRV] maxLocalDensity: 1.2
[05/28 16:37:38    229s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/28 16:37:38    229s] [GPS-DRV] Dflt RT Characteristic Length 338.736um AoF 551.295um x 1
[05/28 16:37:38    229s] [GPS-DRV] isCPECostingOn: false
[05/28 16:37:38    229s] [GPS-DRV] All active and enabled setup views
[05/28 16:37:38    229s] [GPS-DRV]     view_slow_mission
[05/28 16:37:38    229s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 16:37:38    229s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 16:37:38    229s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/28 16:37:38    229s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[05/28 16:37:38    229s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/28 16:37:38    229s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3740.8M, EPOCH TIME: 1748464658.661705
[05/28 16:37:38    229s] Found 0 hard placement blockage before merging.
[05/28 16:37:38    229s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3740.8M, EPOCH TIME: 1748464658.661873
[05/28 16:37:38    229s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[05/28 16:37:38    229s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/28 16:37:38    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:37:38    229s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 16:37:38    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:37:38    229s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 16:37:38    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:37:38    229s] Info: violation cost 71.881203 (cap = 70.881203, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[05/28 16:37:38    229s] |     0|     0|     0.00|     3|     3|    -0.27|    98|    98|     0|     0|    49.71|     0.00|       0|       0|       0|  4.65%|          |         |
[05/28 16:37:38    229s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:37:38    229s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.33|     0.00|       6|       0|       0|  4.66%| 0:00:00.0|  3784.4M|
[05/28 16:37:38    229s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:37:38    229s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.33|     0.00|       0|       0|       0|  4.66%| 0:00:00.0|  3784.4M|
[05/28 16:37:38    229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:37:38    229s] Bottom Preferred Layer:
[05/28 16:37:38    229s]     None
[05/28 16:37:38    229s] Via Pillar Rule:
[05/28 16:37:38    229s]     None
[05/28 16:37:38    229s] Finished writing unified metrics of routing constraints.
[05/28 16:37:38    229s] 
[05/28 16:37:38    229s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3784.4M) ***
[05/28 16:37:38    229s] 
[05/28 16:37:38    229s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:37:38    229s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5941.41, Stn-len 0
[05/28 16:37:38    229s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/28 16:37:38    229s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3784.4M, EPOCH TIME: 1748464658.964462
[05/28 16:37:38    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/28 16:37:38    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:38    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:38    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:38    229s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3703.4M, EPOCH TIME: 1748464658.973098
[05/28 16:37:38    229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.3
[05/28 16:37:38    229s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:03:51.0/0:05:49.5 (0.7), mem = 3703.4M
[05/28 16:37:38    229s] 
[05/28 16:37:38    229s] =============================================================================================
[05/28 16:37:38    229s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[05/28 16:37:38    229s] =============================================================================================
[05/28 16:37:38    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:37:38    229s] ---------------------------------------------------------------------------------------------
[05/28 16:37:38    229s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:38    229s] [ CellServerInit         ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:37:38    229s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  56.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 16:37:38    229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:38    229s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:38    229s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:37:38    229s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:38    229s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:38    229s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:37:38    229s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:37:38    229s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:38    229s] [ OptEval                ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:37:38    229s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 16:37:38    229s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:38    229s] [ IncrDelayCalc          ]      8   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.1    0.9
[05/28 16:37:38    229s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:38    229s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:38    229s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:38    229s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:37:38    229s] [ MISC                   ]          0:00:01.1  (  29.5 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 16:37:38    229s] ---------------------------------------------------------------------------------------------
[05/28 16:37:38    229s]  DrvOpt #2 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[05/28 16:37:38    229s] ---------------------------------------------------------------------------------------------
[05/28 16:37:38    229s] 
[05/28 16:37:38    229s] End: GigaOpt DRV Optimization
[05/28 16:37:38    229s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 16:37:38    229s] **optDesign ... cpu = 0:00:30, real = 0:00:53, mem = 3728.5M, totSessionCpu=0:03:51 **
[05/28 16:37:38    229s] Begin: Collecting metrics
[05/28 16:37:39    230s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.707 |           |        0 |        4.65 | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        3684 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3683 |      |     |
| drv_fixing_2     |     0.000 |   49.325 |         0 |        0 |        4.66 | 0:00:05  |        3703 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[05/28 16:37:39    230s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3732.7M, current mem=3728.5M)

[05/28 16:37:39    230s] End: Collecting metrics
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] Active setup views:
[05/28 16:37:39    230s]  view_slow_mission
[05/28 16:37:39    230s]   Dominating endpoints: 0
[05/28 16:37:39    230s]   Dominating TNS: -0.000
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:39    230s] Deleting Lib Analyzer.
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:39    230s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:39    230s] Summary for sequential cells identification: 
[05/28 16:37:39    230s]   Identified SBFF number: 299
[05/28 16:37:39    230s]   Identified MBFF number: 75
[05/28 16:37:39    230s]   Identified SB Latch number: 22
[05/28 16:37:39    230s]   Identified MB Latch number: 0
[05/28 16:37:39    230s]   Not identified SBFF number: 15
[05/28 16:37:39    230s]   Not identified MBFF number: 0
[05/28 16:37:39    230s]   Not identified SB Latch number: 0
[05/28 16:37:39    230s]   Not identified MB Latch number: 0
[05/28 16:37:39    230s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:39    230s]  Visiting view : view_slow_mission
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:39    230s]  Visiting view : view_fast_mission
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:39    230s] TLC MultiMap info (StdDelay):
[05/28 16:37:39    230s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:39    230s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:39    230s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:39    230s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:39    230s]  Setting StdDelay to: 6.1ps
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:39    230s] Begin: GigaOpt Global Optimization
[05/28 16:37:39    230s] *info: use new DP (enabled)
[05/28 16:37:39    230s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/28 16:37:39    230s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:37:39    230s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:37:39    230s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:51.4/0:05:49.9 (0.7), mem = 3761.6M
[05/28 16:37:39    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.4
[05/28 16:37:39    230s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:39    230s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:39    230s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:39    230s] Summary for sequential cells identification: 
[05/28 16:37:39    230s]   Identified SBFF number: 299
[05/28 16:37:39    230s]   Identified MBFF number: 75
[05/28 16:37:39    230s]   Identified SB Latch number: 22
[05/28 16:37:39    230s]   Identified MB Latch number: 0
[05/28 16:37:39    230s]   Not identified SBFF number: 15
[05/28 16:37:39    230s]   Not identified MBFF number: 0
[05/28 16:37:39    230s]   Not identified SB Latch number: 0
[05/28 16:37:39    230s]   Not identified MB Latch number: 0
[05/28 16:37:39    230s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:39    230s]  Visiting view : view_slow_mission
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:39    230s]  Visiting view : view_fast_mission
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:39    230s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:39    230s] TLC MultiMap info (StdDelay):
[05/28 16:37:39    230s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:39    230s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:39    230s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:39    230s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:39    230s]  Setting StdDelay to: 6.1ps
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:39    230s] 
[05/28 16:37:39    230s] Creating Lib Analyzer ...
[05/28 16:37:40    231s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 16:37:40    231s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 16:37:40    231s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:37:40    231s] 
[05/28 16:37:40    231s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:37:41    232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:53 mem=3761.6M
[05/28 16:37:41    232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:54 mem=3761.6M
[05/28 16:37:41    232s] Creating Lib Analyzer, finished. 
[05/28 16:37:41    232s] 
[05/28 16:37:41    232s] Active Setup views: view_slow_mission 
[05/28 16:37:41    232s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3761.6M, EPOCH TIME: 1748464661.841524
[05/28 16:37:41    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:41    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:42    233s] 
[05/28 16:37:42    233s] 
[05/28 16:37:42    233s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:42    233s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.160, REAL:0.170, MEM:3761.6M, EPOCH TIME: 1748464662.011065
[05/28 16:37:42    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:42    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:42    233s] [oiPhyDebug] optDemand 516466800.00, spDemand 516466800.00.
[05/28 16:37:42    233s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/28 16:37:42    233s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 16:37:42    233s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:54 mem=3761.6M
[05/28 16:37:42    233s] OPERPROF: Starting DPlace-Init at level 1, MEM:3761.6M, EPOCH TIME: 1748464662.016397
[05/28 16:37:42    233s] Processing tracks to init pin-track alignment.
[05/28 16:37:42    233s] z: 1, totalTracks: 1
[05/28 16:37:42    233s] z: 3, totalTracks: 1
[05/28 16:37:42    233s] z: 5, totalTracks: 1
[05/28 16:37:42    233s] z: 7, totalTracks: 1
[05/28 16:37:42    233s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:37:42    233s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:37:42    233s] Initializing Route Infrastructure for color support ...
[05/28 16:37:42    233s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3761.6M, EPOCH TIME: 1748464662.016743
[05/28 16:37:42    233s] ### Add 31 auto generated vias to default rule
[05/28 16:37:42    233s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.003, MEM:3761.6M, EPOCH TIME: 1748464662.020235
[05/28 16:37:42    233s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:42    233s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:42    233s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3761.6M, EPOCH TIME: 1748464662.027057
[05/28 16:37:42    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:42    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:42    233s] 
[05/28 16:37:42    233s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:42    233s] 
[05/28 16:37:42    233s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:42    233s] OPERPROF:     Starting CMU at level 3, MEM:3761.6M, EPOCH TIME: 1748464662.197262
[05/28 16:37:42    233s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3761.6M, EPOCH TIME: 1748464662.197832
[05/28 16:37:42    233s] 
[05/28 16:37:42    233s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:42    233s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.171, MEM:3761.6M, EPOCH TIME: 1748464662.198334
[05/28 16:37:42    233s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3761.6M, EPOCH TIME: 1748464662.198433
[05/28 16:37:42    233s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3761.6M, EPOCH TIME: 1748464662.198738
[05/28 16:37:42    233s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3761.6MB).
[05/28 16:37:42    233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.183, MEM:3761.6M, EPOCH TIME: 1748464662.199187
[05/28 16:37:42    233s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:37:42    233s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/28 16:37:42    233s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:54 mem=3761.6M
[05/28 16:37:42    233s] ### Creating RouteCongInterface, started
[05/28 16:37:42    233s] 
[05/28 16:37:42    233s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:37:42    233s] 
[05/28 16:37:42    233s] #optDebug: {0, 1.000}
[05/28 16:37:42    233s] ### Creating RouteCongInterface, finished
[05/28 16:37:42    233s] {MG  {8 0 1.7 0.287023} }
[05/28 16:37:42    233s] *info: 1 clock net excluded
[05/28 16:37:42    233s] *info: 1 ideal net excluded from IPO operation.
[05/28 16:37:42    233s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3761.6M, EPOCH TIME: 1748464662.518430
[05/28 16:37:42    233s] Found 0 hard placement blockage before merging.
[05/28 16:37:42    233s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3761.6M, EPOCH TIME: 1748464662.518641
[05/28 16:37:43    234s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/28 16:37:43    234s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 16:37:43    234s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
[05/28 16:37:43    234s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 16:37:43    234s] |   0.000|   0.000|    4.66%|   0:00:00.0| 3761.6M|view_slow_mission|       NA| NA                                      |
[05/28 16:37:43    234s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 16:37:43    234s] 
[05/28 16:37:43    234s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3761.6M) ***
[05/28 16:37:43    234s] 
[05/28 16:37:43    234s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3761.6M) ***
[05/28 16:37:43    234s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:37:43    234s] Bottom Preferred Layer:
[05/28 16:37:43    234s]     None
[05/28 16:37:43    234s] Via Pillar Rule:
[05/28 16:37:43    234s]     None
[05/28 16:37:43    234s] Finished writing unified metrics of routing constraints.
[05/28 16:37:43    234s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/28 16:37:43    234s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5941.41, Stn-len 0
[05/28 16:37:43    234s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/28 16:37:43    234s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3761.6M, EPOCH TIME: 1748464663.946537
[05/28 16:37:43    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/28 16:37:43    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:43    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:43    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:43    234s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:3699.6M, EPOCH TIME: 1748464663.959559
[05/28 16:37:43    234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.4
[05/28 16:37:43    234s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:03:56.0/0:05:54.4 (0.7), mem = 3699.6M
[05/28 16:37:43    234s] 
[05/28 16:37:43    234s] =============================================================================================
[05/28 16:37:43    234s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[05/28 16:37:43    234s] =============================================================================================
[05/28 16:37:43    234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:37:43    234s] ---------------------------------------------------------------------------------------------
[05/28 16:37:43    234s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 16:37:43    234s] [ CellServerInit         ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:37:43    234s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  46.7 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 16:37:43    234s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:43    234s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:43    234s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 16:37:43    234s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:43    234s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:43    234s] [ TransformInit          ]      1   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:37:43    234s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:37:43    234s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:43    234s] [ MISC                   ]          0:00:01.9  (  41.5 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 16:37:43    234s] ---------------------------------------------------------------------------------------------
[05/28 16:37:43    234s]  GlobalOpt #1 TOTAL                 0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.5    1.0
[05/28 16:37:43    234s] ---------------------------------------------------------------------------------------------
[05/28 16:37:43    234s] 
[05/28 16:37:43    234s] End: GigaOpt Global Optimization
[05/28 16:37:43    234s] Begin: Collecting metrics
[05/28 16:37:44    235s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.707 |           |        0 |        4.65 | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        3684 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3683 |      |     |
| drv_fixing_2     |     0.000 |   49.325 |         0 |        0 |        4.66 | 0:00:05  |        3703 |    0 |   0 |
| global_opt       |           |   49.325 |           |        0 |        4.66 | 0:00:05  |        3700 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/28 16:37:44    235s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3728.5M, current mem=3713.5M)

[05/28 16:37:44    235s] End: Collecting metrics
[05/28 16:37:44    235s] *** Timing Is met
[05/28 16:37:44    235s] *** Check timing (0:00:00.0)
[05/28 16:37:44    235s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:44    235s] Deleting Lib Analyzer.
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:44    235s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:44    235s] Summary for sequential cells identification: 
[05/28 16:37:44    235s]   Identified SBFF number: 299
[05/28 16:37:44    235s]   Identified MBFF number: 75
[05/28 16:37:44    235s]   Identified SB Latch number: 22
[05/28 16:37:44    235s]   Identified MB Latch number: 0
[05/28 16:37:44    235s]   Not identified SBFF number: 15
[05/28 16:37:44    235s]   Not identified MBFF number: 0
[05/28 16:37:44    235s]   Not identified SB Latch number: 0
[05/28 16:37:44    235s]   Not identified MB Latch number: 0
[05/28 16:37:44    235s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:44    235s]  Visiting view : view_slow_mission
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:44    235s]  Visiting view : view_fast_mission
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:44    235s] TLC MultiMap info (StdDelay):
[05/28 16:37:44    235s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:44    235s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:44    235s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:44    235s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:44    235s]  Setting StdDelay to: 6.1ps
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Deleting Cell Server End ...
[05/28 16:37:44    235s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[05/28 16:37:44    235s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:37:44    235s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:37:44    235s] ### Creating LA Mngr. totSessionCpu=0:03:56 mem=3699.6M
[05/28 16:37:44    235s] ### Creating LA Mngr, finished. totSessionCpu=0:03:56 mem=3699.6M
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:37:44    235s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:37:44    235s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:37:44    235s] Summary for sequential cells identification: 
[05/28 16:37:44    235s]   Identified SBFF number: 299
[05/28 16:37:44    235s]   Identified MBFF number: 75
[05/28 16:37:44    235s]   Identified SB Latch number: 22
[05/28 16:37:44    235s]   Identified MB Latch number: 0
[05/28 16:37:44    235s]   Not identified SBFF number: 15
[05/28 16:37:44    235s]   Not identified MBFF number: 0
[05/28 16:37:44    235s]   Not identified SB Latch number: 0
[05/28 16:37:44    235s]   Not identified MB Latch number: 0
[05/28 16:37:44    235s]   Number of sequential cells which are not FFs: 45
[05/28 16:37:44    235s]  Visiting view : view_slow_mission
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:37:44    235s]  Visiting view : view_fast_mission
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:37:44    235s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:37:44    235s] TLC MultiMap info (StdDelay):
[05/28 16:37:44    235s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:37:44    235s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:37:44    235s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:37:44    235s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:37:44    235s]  Setting StdDelay to: 6.1ps
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:37:44    235s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3757.8M, EPOCH TIME: 1748464664.476119
[05/28 16:37:44    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:44    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:44    235s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.176, MEM:3757.8M, EPOCH TIME: 1748464664.651716
[05/28 16:37:44    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:44    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:44    235s] [oiPhyDebug] optDemand 516466800.00, spDemand 516466800.00.
[05/28 16:37:44    235s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/28 16:37:44    235s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:37:44    235s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:57 mem=3757.8M
[05/28 16:37:44    235s] OPERPROF: Starting DPlace-Init at level 1, MEM:3757.8M, EPOCH TIME: 1748464664.657035
[05/28 16:37:44    235s] Processing tracks to init pin-track alignment.
[05/28 16:37:44    235s] z: 1, totalTracks: 1
[05/28 16:37:44    235s] z: 3, totalTracks: 1
[05/28 16:37:44    235s] z: 5, totalTracks: 1
[05/28 16:37:44    235s] z: 7, totalTracks: 1
[05/28 16:37:44    235s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:37:44    235s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:37:44    235s] Initializing Route Infrastructure for color support ...
[05/28 16:37:44    235s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3757.8M, EPOCH TIME: 1748464664.657340
[05/28 16:37:44    235s] ### Add 31 auto generated vias to default rule
[05/28 16:37:44    235s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3757.8M, EPOCH TIME: 1748464664.663207
[05/28 16:37:44    235s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:44    235s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:44    235s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3757.8M, EPOCH TIME: 1748464664.670185
[05/28 16:37:44    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:44    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:44    235s] OPERPROF:     Starting CMU at level 3, MEM:3757.8M, EPOCH TIME: 1748464664.835479
[05/28 16:37:44    235s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3757.8M, EPOCH TIME: 1748464664.835935
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:44    235s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.166, MEM:3757.8M, EPOCH TIME: 1748464664.836451
[05/28 16:37:44    235s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3757.8M, EPOCH TIME: 1748464664.836538
[05/28 16:37:44    235s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3757.8M, EPOCH TIME: 1748464664.836821
[05/28 16:37:44    235s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3757.8MB).
[05/28 16:37:44    235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.180, MEM:3757.8M, EPOCH TIME: 1748464664.837264
[05/28 16:37:44    235s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:37:44    235s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/28 16:37:44    235s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:57 mem=3757.8M
[05/28 16:37:44    235s] Begin: Area Reclaim Optimization
[05/28 16:37:44    235s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:56.8/0:05:55.3 (0.7), mem = 3757.8M
[05/28 16:37:44    235s] 
[05/28 16:37:44    235s] Creating Lib Analyzer ...
[05/28 16:37:45    236s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 16:37:45    236s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 16:37:45    236s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:37:45    236s] 
[05/28 16:37:45    236s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:37:46    237s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:59 mem=3759.8M
[05/28 16:37:46    237s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:59 mem=3759.8M
[05/28 16:37:46    237s] Creating Lib Analyzer, finished. 
[05/28 16:37:46    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.5
[05/28 16:37:47    238s] 
[05/28 16:37:47    238s] Active Setup views: view_slow_mission 
[05/28 16:37:47    238s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/28 16:37:47    238s] ### Creating RouteCongInterface, started
[05/28 16:37:47    238s] 
[05/28 16:37:47    238s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:37:47    238s] 
[05/28 16:37:47    238s] #optDebug: {0, 1.000}
[05/28 16:37:47    238s] ### Creating RouteCongInterface, finished
[05/28 16:37:47    238s] {MG  {8 0 1.7 0.287023} }
[05/28 16:37:47    238s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3759.8M, EPOCH TIME: 1748464667.162867
[05/28 16:37:47    238s] Found 0 hard placement blockage before merging.
[05/28 16:37:47    238s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3759.8M, EPOCH TIME: 1748464667.163030
[05/28 16:37:47    238s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.66
[05/28 16:37:47    238s] +---------+---------+--------+--------+------------+--------+
[05/28 16:37:47    238s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 16:37:47    238s] +---------+---------+--------+--------+------------+--------+
[05/28 16:37:47    238s] |    4.66%|        -|   0.000|   0.000|   0:00:00.0| 3759.8M|
[05/28 16:37:47    238s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3759.8M|
[05/28 16:37:47    238s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:37:47    238s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3759.8M|
[05/28 16:37:47    238s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3759.8M|
[05/28 16:37:47    238s] |    4.66%|        1|   0.000|   0.000|   0:00:00.0| 3778.8M|
[05/28 16:37:47    238s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3778.8M|
[05/28 16:37:47    238s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:37:47    238s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3778.8M|
[05/28 16:37:47    238s] +---------+---------+--------+--------+------------+--------+
[05/28 16:37:47    238s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.66
[05/28 16:37:47    238s] 
[05/28 16:37:47    238s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[05/28 16:37:47    238s] --------------------------------------------------------------
[05/28 16:37:47    238s] |                                   | Total     | Sequential |
[05/28 16:37:47    238s] --------------------------------------------------------------
[05/28 16:37:47    238s] | Num insts resized                 |       1  |       1    |
[05/28 16:37:47    238s] | Num insts undone                  |       0  |       0    |
[05/28 16:37:47    238s] | Num insts Downsized               |       1  |       1    |
[05/28 16:37:47    238s] | Num insts Samesized               |       0  |       0    |
[05/28 16:37:47    238s] | Num insts Upsized                 |       0  |       0    |
[05/28 16:37:47    238s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 16:37:47    238s] --------------------------------------------------------------
[05/28 16:37:47    238s] Bottom Preferred Layer:
[05/28 16:37:47    238s]     None
[05/28 16:37:47    238s] Via Pillar Rule:
[05/28 16:37:47    238s]     None
[05/28 16:37:47    238s] Finished writing unified metrics of routing constraints.
[05/28 16:37:47    238s] 
[05/28 16:37:47    238s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 16:37:47    238s] End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
[05/28 16:37:47    238s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:37:47    238s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/28 16:37:47    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.5
[05/28 16:37:47    238s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:03:59.8/0:05:58.2 (0.7), mem = 3778.8M
[05/28 16:37:47    238s] 
[05/28 16:37:47    238s] =============================================================================================
[05/28 16:37:47    238s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[05/28 16:37:47    238s] =============================================================================================
[05/28 16:37:47    238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:37:47    238s] ---------------------------------------------------------------------------------------------
[05/28 16:37:47    238s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:47    238s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  71.1 % )     0:00:02.0 /  0:00:02.1    1.0
[05/28 16:37:47    238s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:47    238s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 16:37:47    238s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:47    238s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:47    238s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:37:47    238s] [ OptSingleIteration     ]      6   0:00:00.1  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:37:47    238s] [ OptGetWeight           ]    440   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 16:37:47    238s] [ OptEval                ]    440   0:00:00.3  (   9.4 % )     0:00:00.3 /  0:00:00.2    0.9
[05/28 16:37:47    238s] [ OptCommit              ]    440   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 16:37:47    238s] [ PostCommitDelayUpdate  ]    440   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.6
[05/28 16:37:47    238s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:37:47    238s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:37:47    238s] [ MISC                   ]          0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:37:47    238s] ---------------------------------------------------------------------------------------------
[05/28 16:37:47    238s]  AreaOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 16:37:47    238s] ---------------------------------------------------------------------------------------------
[05/28 16:37:47    238s] 
[05/28 16:37:47    238s] Executing incremental physical updates
[05/28 16:37:47    238s] Executing incremental physical updates
[05/28 16:37:47    238s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/28 16:37:47    238s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3778.8M, EPOCH TIME: 1748464667.721150
[05/28 16:37:47    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/28 16:37:47    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:47    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:47    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:47    238s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:3701.8M, EPOCH TIME: 1748464667.729989
[05/28 16:37:47    238s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3701.84M, totSessionCpu=0:04:00).
[05/28 16:37:47    238s] Begin: Collecting metrics
[05/28 16:37:47    238s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.707 |           |        0 |        4.65 | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |        3684 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3683 |      |     |
| drv_fixing_2     |     0.000 |   49.325 |         0 |        0 |        4.66 | 0:00:05  |        3703 |    0 |   0 |
| global_opt       |           |   49.325 |           |        0 |        4.66 | 0:00:05  |        3700 |      |     |
| area_reclaiming  |     0.000 |   49.325 |         0 |        0 |        4.66 | 0:00:03  |        3702 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/28 16:37:47    239s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3719.1M, current mem=3719.1M)

[05/28 16:37:47    239s] End: Collecting metrics
[05/28 16:37:47    239s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.1/0:05:58.5 (0.7), mem = 3701.8M
[05/28 16:37:47    239s] 
[05/28 16:37:47    239s] *** Start incrementalPlace ***
[05/28 16:37:47    239s] User Input Parameters:
[05/28 16:37:47    239s] - Congestion Driven    : On
[05/28 16:37:47    239s] - Timing Driven        : On
[05/28 16:37:47    239s] - Area-Violation Based : On
[05/28 16:37:47    239s] - Start Rollback Level : -5
[05/28 16:37:47    239s] - Legalized            : On
[05/28 16:37:47    239s] - Window Based         : Off
[05/28 16:37:47    239s] - eDen incr mode       : Off
[05/28 16:37:47    239s] - Small incr mode      : Off
[05/28 16:37:47    239s] 
[05/28 16:37:47    239s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3701.8M, EPOCH TIME: 1748464667.996042
[05/28 16:37:47    239s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3701.8M, EPOCH TIME: 1748464667.996127
[05/28 16:37:48    239s] no activity file in design. spp won't run.
[05/28 16:37:48    239s] Effort level <high> specified for reg2reg path_group
[05/28 16:37:48    239s] No Views given, use default active views for adaptive view pruning
[05/28 16:37:48    239s] Active views:
[05/28 16:37:48    239s]   view_slow_mission
[05/28 16:37:48    239s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3704.9M, EPOCH TIME: 1748464668.365952
[05/28 16:37:48    239s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:3704.9M, EPOCH TIME: 1748464668.369176
[05/28 16:37:48    239s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3704.9M, EPOCH TIME: 1748464668.369287
[05/28 16:37:48    239s] Starting Early Global Route congestion estimation: mem = 3704.9M
[05/28 16:37:48    239s] (I)      Initializing eGR engine (regular)
[05/28 16:37:48    239s] Set min layer with default ( 2 )
[05/28 16:37:48    239s] Set max layer with default ( 127 )
[05/28 16:37:48    239s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:48    239s] Min route layer (adjusted) = 2
[05/28 16:37:48    239s] Max route layer (adjusted) = 11
[05/28 16:37:48    239s] (I)      clean place blk overflow:
[05/28 16:37:48    239s] (I)      H : enabled 1.00 0
[05/28 16:37:48    239s] (I)      V : enabled 1.00 0
[05/28 16:37:48    239s] (I)      Initializing eGR engine (regular)
[05/28 16:37:48    239s] Set min layer with default ( 2 )
[05/28 16:37:48    239s] Set max layer with default ( 127 )
[05/28 16:37:48    239s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:48    239s] Min route layer (adjusted) = 2
[05/28 16:37:48    239s] Max route layer (adjusted) = 11
[05/28 16:37:48    239s] (I)      clean place blk overflow:
[05/28 16:37:48    239s] (I)      H : enabled 1.00 0
[05/28 16:37:48    239s] (I)      V : enabled 1.00 0
[05/28 16:37:48    239s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
[05/28 16:37:48    239s] (I)      Running eGR Regular flow
[05/28 16:37:48    239s] (I)      # wire layers (front) : 12
[05/28 16:37:48    239s] (I)      # wire layers (back)  : 0
[05/28 16:37:48    239s] (I)      min wire layer : 1
[05/28 16:37:48    239s] (I)      max wire layer : 11
[05/28 16:37:48    239s] (I)      # cut layers (front) : 11
[05/28 16:37:48    239s] (I)      # cut layers (back)  : 0
[05/28 16:37:48    239s] (I)      min cut layer : 1
[05/28 16:37:48    239s] (I)      max cut layer : 10
[05/28 16:37:48    239s] (I)      ================================== Layers ===================================
[05/28 16:37:48    239s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:48    239s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:37:48    239s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:48    239s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:37:48    239s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:37:48    239s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:48    239s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:48    239s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:48    239s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:48    239s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:48    239s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:37:48    239s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:48    239s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:48    239s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:37:48    239s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:48    239s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:37:48    239s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:37:48    239s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:48    239s] (I)      Started Import and model ( Curr Mem: 3.57 MB )
[05/28 16:37:48    239s] (I)      == Non-default Options ==
[05/28 16:37:48    239s] (I)      Maximum routing layer                              : 11
[05/28 16:37:48    239s] (I)      Top routing layer                                  : 11
[05/28 16:37:48    239s] (I)      Number of threads                                  : 1
[05/28 16:37:48    239s] (I)      Route tie net to shape                             : auto
[05/28 16:37:48    239s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 16:37:48    239s] (I)      Method to set GCell size                           : row
[05/28 16:37:48    239s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:37:48    239s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:37:48    239s] (I)      ============== Pin Summary ==============
[05/28 16:37:48    239s] (I)      +-------+--------+---------+------------+
[05/28 16:37:48    239s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:37:48    239s] (I)      +-------+--------+---------+------------+
[05/28 16:37:48    239s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:37:48    239s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:37:48    239s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:37:48    239s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:37:48    239s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:37:48    239s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:37:48    239s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:37:48    239s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:37:48    239s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:37:48    239s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:37:48    239s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:37:48    239s] (I)      +-------+--------+---------+------------+
[05/28 16:37:48    239s] (I)      Use row-based GCell size
[05/28 16:37:48    239s] (I)      Use row-based GCell align
[05/28 16:37:48    239s] (I)      layer 0 area = 6400
[05/28 16:37:48    239s] (I)      layer 1 area = 8800
[05/28 16:37:48    239s] (I)      layer 2 area = 11000
[05/28 16:37:48    239s] (I)      layer 3 area = 11000
[05/28 16:37:48    239s] (I)      layer 4 area = 11000
[05/28 16:37:48    239s] (I)      layer 5 area = 11000
[05/28 16:37:48    239s] (I)      layer 6 area = 11000
[05/28 16:37:48    239s] (I)      layer 7 area = 810000
[05/28 16:37:48    239s] (I)      layer 8 area = 2000000
[05/28 16:37:48    239s] (I)      layer 9 area = 2000000
[05/28 16:37:48    239s] (I)      layer 10 area = 0
[05/28 16:37:48    239s] (I)      GCell unit size   : 540
[05/28 16:37:48    239s] (I)      GCell multiplier  : 1
[05/28 16:37:48    239s] (I)      GCell row height  : 540
[05/28 16:37:48    239s] (I)      Actual row height : 540
[05/28 16:37:48    239s] (I)      GCell align ref   : 4060 4000
[05/28 16:37:48    239s] [NR-eGR] Track table information for default rule: 
[05/28 16:37:48    239s] [NR-eGR] M1 has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] M2 has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] C1 has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] C2 has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] C3 has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] C4 has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] C5 has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] JA has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] QA has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] QB has single uniform track structure
[05/28 16:37:48    239s] [NR-eGR] LB has single uniform track structure
[05/28 16:37:48    239s] (I)      ========================= Default via ==========================
[05/28 16:37:48    239s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:48    239s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:37:48    239s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:48    239s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:37:48    239s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:37:48    239s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:37:48    239s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:37:48    239s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:37:48    239s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:37:48    239s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:37:48    239s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:37:48    239s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:37:48    239s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:37:48    239s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:48    239s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:37:48    239s] [NR-eGR] Read 4 PG shapes
[05/28 16:37:48    239s] [NR-eGR] Read 0 clock shapes
[05/28 16:37:48    239s] [NR-eGR] Read 0 other shapes
[05/28 16:37:48    239s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:37:48    239s] [NR-eGR] #Instance Blockages : 12531
[05/28 16:37:48    239s] [NR-eGR] #PG Blockages       : 4
[05/28 16:37:48    239s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:37:48    239s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:37:48    239s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:37:48    239s] [NR-eGR] #Other Blockages    : 0
[05/28 16:37:48    239s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:37:48    239s] (I)      Custom ignore net properties:
[05/28 16:37:48    239s] (I)      1 : NotLegal
[05/28 16:37:48    239s] (I)      Default ignore net properties:
[05/28 16:37:48    239s] (I)      1 : Special
[05/28 16:37:48    239s] (I)      2 : Analog
[05/28 16:37:48    239s] (I)      3 : Fixed
[05/28 16:37:48    239s] (I)      4 : Skipped
[05/28 16:37:48    239s] (I)      5 : MixedSignal
[05/28 16:37:48    239s] (I)      Prerouted net properties:
[05/28 16:37:48    239s] (I)      1 : NotLegal
[05/28 16:37:48    239s] (I)      2 : Special
[05/28 16:37:48    239s] (I)      3 : Analog
[05/28 16:37:48    239s] (I)      4 : Fixed
[05/28 16:37:48    239s] (I)      5 : Skipped
[05/28 16:37:48    239s] (I)      6 : MixedSignal
[05/28 16:37:48    239s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:37:48    239s] [NR-eGR] #prerouted nets         : 0
[05/28 16:37:48    239s] [NR-eGR] #prerouted special nets : 0
[05/28 16:37:48    239s] [NR-eGR] #prerouted wires        : 0
[05/28 16:37:48    239s] [NR-eGR] Read 1149 nets ( ignored 0 )
[05/28 16:37:48    239s] (I)        Front-side 1149 ( ignored 0 )
[05/28 16:37:48    239s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:37:48    239s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:37:48    239s] (I)      Reading macro buffers
[05/28 16:37:48    239s] (I)      Number of macros with buffers: 0
[05/28 16:37:48    239s] (I)      early_global_route_priority property id does not exist.
[05/28 16:37:48    239s] (I)      Setting up GCell size
[05/28 16:37:48    239s] (I)      Base Grid  :   211 x   209
[05/28 16:37:48    239s] (I)      Final Grid :   106 x   105
[05/28 16:37:48    239s] (I)      Read Num Blocks=12933  Num Prerouted Wires=0  Num CS=0
[05/28 16:37:48    239s] (I)      Layer 1 (H) : #blockages 12257 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:48    239s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:37:48    239s] (I)      Track adjustment: Reducing 20973 tracks (15.00%) for Layer2
[05/28 16:37:48    239s] (I)      Track adjustment: Reducing 15658 tracks (12.00%) for Layer3
[05/28 16:37:48    239s] (I)      Number of ignored nets                =      0
[05/28 16:37:48    239s] (I)      Number of connected nets              =      0
[05/28 16:37:48    239s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:37:48    239s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:37:48    239s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:37:48    239s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:37:48    239s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:37:48    239s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:37:48    239s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:37:48    239s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:37:48    239s] (I)      Ndr track 0 does not exist
[05/28 16:37:48    239s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:37:48    239s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:37:48    239s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:37:48    239s] (I)      Site width          :   116  (dbu)
[05/28 16:37:48    239s] (I)      Row height          :   540  (dbu)
[05/28 16:37:48    239s] (I)      GCell row height    :   540  (dbu)
[05/28 16:37:48    239s] (I)      GCell width         :  1080  (dbu)
[05/28 16:37:48    239s] (I)      GCell height        :  1080  (dbu)
[05/28 16:37:48    239s] (I)      Grid                :   106   105    11
[05/28 16:37:48    239s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:37:48    239s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:37:48    239s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:37:48    239s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:37:48    239s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:37:48    239s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:37:48    239s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:37:48    239s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:37:48    239s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:37:48    239s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:37:48    239s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:37:48    239s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:37:48    239s] (I)      --------------------------------------------------------
[05/28 16:37:48    239s] 
[05/28 16:37:48    239s] [NR-eGR] ============ Routing rule table ============
[05/28 16:37:48    239s] [NR-eGR] Rule id: 0  Nets: 1149
[05/28 16:37:48    239s] [NR-eGR] ========================================
[05/28 16:37:48    239s] [NR-eGR] 
[05/28 16:37:48    239s] (I)      ======== NDR :  =========
[05/28 16:37:48    239s] (I)      +--------------+--------+
[05/28 16:37:48    239s] (I)      |           ID |      0 |
[05/28 16:37:48    239s] (I)      |         Name |        |
[05/28 16:37:48    239s] (I)      |      Default |    yes |
[05/28 16:37:48    239s] (I)      |  Clk Special |     no |
[05/28 16:37:48    239s] (I)      | Hard spacing |     no |
[05/28 16:37:48    239s] (I)      |    NDR track | (none) |
[05/28 16:37:48    239s] (I)      |      NDR via | (none) |
[05/28 16:37:48    239s] (I)      |  Extra space |      0 |
[05/28 16:37:48    239s] (I)      |      Shields |      0 |
[05/28 16:37:48    239s] (I)      |   Demand (H) |      1 |
[05/28 16:37:48    239s] (I)      |   Demand (V) |      1 |
[05/28 16:37:48    239s] (I)      |        #Nets |   1149 |
[05/28 16:37:48    239s] (I)      +--------------+--------+
[05/28 16:37:48    239s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:48    239s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:37:48    239s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:48    239s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:37:48    239s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:48    239s] (I)      =============== Blocked Tracks ===============
[05/28 16:37:48    239s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:48    239s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:37:48    239s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:48    239s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |     2 |  149354 |    22312 |        14.94% |
[05/28 16:37:48    239s] (I)      |     3 |  132825 |     5623 |         4.23% |
[05/28 16:37:48    239s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:37:48    239s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:48    239s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.57 MB )
[05/28 16:37:48    239s] (I)      Reset routing kernel
[05/28 16:37:48    239s] (I)      Started Global Routing ( Curr Mem: 3.57 MB )
[05/28 16:37:48    239s] (I)      totalPins=4293  totalGlobalPin=3777 (87.98%)
[05/28 16:37:48    239s] (I)      ================= Net Group Info =================
[05/28 16:37:48    239s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:48    239s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:37:48    239s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:48    239s] (I)      |  1 |           1149 |        M2(2) |    LB(11) |
[05/28 16:37:48    239s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:48    239s] (I)      total 2D Cap : 782411 = (395612 H, 386799 V)
[05/28 16:37:48    239s] (I)      total 2D Demand : 445 = (445 H, 0 V)
[05/28 16:37:48    239s] (I)      #blocked GCells = 0
[05/28 16:37:48    239s] (I)      #regions = 1
[05/28 16:37:48    239s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 11]
[05/28 16:37:48    239s] (I)      
[05/28 16:37:48    239s] (I)      ============  Phase 1a Route ============
[05/28 16:37:48    239s] (I)      Usage: 4756 = (2101 H, 2655 V) = (0.53% H, 0.69% V) = (2.269e+03um H, 2.867e+03um V)
[05/28 16:37:48    239s] (I)      
[05/28 16:37:48    239s] (I)      ============  Phase 1b Route ============
[05/28 16:37:48    239s] (I)      Usage: 4756 = (2101 H, 2655 V) = (0.53% H, 0.69% V) = (2.269e+03um H, 2.867e+03um V)
[05/28 16:37:48    239s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.136480e+03um
[05/28 16:37:48    239s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:37:48    239s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:37:48    239s] (I)      
[05/28 16:37:48    239s] (I)      ============  Phase 1c Route ============
[05/28 16:37:48    239s] (I)      Usage: 4756 = (2101 H, 2655 V) = (0.53% H, 0.69% V) = (2.269e+03um H, 2.867e+03um V)
[05/28 16:37:48    239s] (I)      
[05/28 16:37:48    239s] (I)      ============  Phase 1d Route ============
[05/28 16:37:48    239s] (I)      Usage: 4756 = (2101 H, 2655 V) = (0.53% H, 0.69% V) = (2.269e+03um H, 2.867e+03um V)
[05/28 16:37:48    239s] (I)      
[05/28 16:37:48    239s] (I)      ============  Phase 1e Route ============
[05/28 16:37:48    239s] (I)      Usage: 4756 = (2101 H, 2655 V) = (0.53% H, 0.69% V) = (2.269e+03um H, 2.867e+03um V)
[05/28 16:37:48    239s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.136480e+03um
[05/28 16:37:48    239s] (I)      
[05/28 16:37:48    239s] (I)      ============  Phase 1l Route ============
[05/28 16:37:48    239s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:37:48    239s] (I)      Layer  2:     111659      1214       148         216      148622    ( 0.15%) 
[05/28 16:37:48    239s] (I)      Layer  3:     112048      2262       108        1236      131052    ( 0.93%) 
[05/28 16:37:48    239s] (I)      Layer  4:     131460      1574         0           0      132300    ( 0.00%) 
[05/28 16:37:48    239s] (I)      Layer  5:     131560      1000         0           0      132288    ( 0.00%) 
[05/28 16:37:48    239s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:37:48    239s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:37:48    239s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:37:48    239s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:37:48    239s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:37:48    239s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:37:48    239s] (I)      Total:        775814      6050       256        9545      827213    ( 1.14%) 
[05/28 16:37:48    239s] (I)      
[05/28 16:37:48    239s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:37:48    239s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:37:48    239s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:37:48    239s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:37:48    239s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:37:48    239s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      M2 ( 2)       124( 1.13%)         3( 0.03%)   ( 1.15%) 
[05/28 16:37:48    239s] [NR-eGR]      C1 ( 3)        74( 0.68%)         4( 0.04%)   ( 0.71%) 
[05/28 16:37:48    239s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:48    239s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:37:48    239s] [NR-eGR]        Total       198( 0.22%)         7( 0.01%)   ( 0.23%) 
[05/28 16:37:48    239s] [NR-eGR] 
[05/28 16:37:48    239s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3.57 MB )
[05/28 16:37:48    239s] (I)      Updating congestion map
[05/28 16:37:48    239s] (I)      total 2D Cap : 783451 = (396466 H, 386985 V)
[05/28 16:37:48    239s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:37:48    239s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 3.57 MB )
[05/28 16:37:48    239s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3704.9M
[05/28 16:37:48    239s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.090, REAL:0.097, MEM:3704.9M, EPOCH TIME: 1748464668.465938
[05/28 16:37:48    239s] OPERPROF: Starting HotSpotCal at level 1, MEM:3704.9M, EPOCH TIME: 1748464668.466005
[05/28 16:37:48    239s] [hotspot] +------------+---------------+---------------+
[05/28 16:37:48    239s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:37:48    239s] [hotspot] +------------+---------------+---------------+
[05/28 16:37:48    239s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:37:48    239s] [hotspot] +------------+---------------+---------------+
[05/28 16:37:48    239s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:37:48    239s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:37:48    239s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:3704.9M, EPOCH TIME: 1748464668.470258
[05/28 16:37:48    239s] 
[05/28 16:37:48    239s] === incrementalPlace Internal Loop 1 ===
[05/28 16:37:48    239s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:37:48    239s] UM:*                                                                   incrNP_iter_start
[05/28 16:37:48    239s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/28 16:37:48    239s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3704.9M, EPOCH TIME: 1748464668.614842
[05/28 16:37:48    239s] Processing tracks to init pin-track alignment.
[05/28 16:37:48    239s] z: 1, totalTracks: 1
[05/28 16:37:48    239s] z: 3, totalTracks: 1
[05/28 16:37:48    239s] z: 5, totalTracks: 1
[05/28 16:37:48    239s] z: 7, totalTracks: 1
[05/28 16:37:48    239s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 16:37:48    239s] #spOpts: rpCkHalo=4 
[05/28 16:37:48    239s] Initializing Route Infrastructure for color support ...
[05/28 16:37:48    239s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3704.9M, EPOCH TIME: 1748464668.615247
[05/28 16:37:48    239s] ### Add 31 auto generated vias to default rule
[05/28 16:37:48    239s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3704.9M, EPOCH TIME: 1748464668.619523
[05/28 16:37:48    239s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:48    239s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:48    239s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3704.9M, EPOCH TIME: 1748464668.634794
[05/28 16:37:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:48    239s] Processing tracks to init pin-track alignment.
[05/28 16:37:48    239s] z: 1, totalTracks: 1
[05/28 16:37:48    239s] z: 3, totalTracks: 1
[05/28 16:37:48    239s] z: 5, totalTracks: 1
[05/28 16:37:48    239s] z: 7, totalTracks: 1
[05/28 16:37:48    239s] 
[05/28 16:37:48    239s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:48    239s] 
[05/28 16:37:48    239s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:48    239s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.180, MEM:3704.9M, EPOCH TIME: 1748464668.814536
[05/28 16:37:48    239s] OPERPROF:   Starting post-place ADS at level 2, MEM:3704.9M, EPOCH TIME: 1748464668.814708
[05/28 16:37:48    239s] ADSU 0.047 -> 0.047. site 176928.000 -> 176928.000. GS 4.320
[05/28 16:37:48    239s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.012, MEM:3704.9M, EPOCH TIME: 1748464668.826914
[05/28 16:37:48    239s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3704.9M, EPOCH TIME: 1748464668.827196
[05/28 16:37:48    239s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3704.9M, EPOCH TIME: 1748464668.827331
[05/28 16:37:48    239s] spContextMPad 56 56.
[05/28 16:37:48    239s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.001, MEM:3704.9M, EPOCH TIME: 1748464668.828253
[05/28 16:37:48    239s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.010, REAL:0.003, MEM:3704.9M, EPOCH TIME: 1748464668.830118
[05/28 16:37:48    239s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3704.9M, EPOCH TIME: 1748464668.831775
[05/28 16:37:48    239s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3704.9M, EPOCH TIME: 1748464668.831949
[05/28 16:37:48    239s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3704.9M, EPOCH TIME: 1748464668.832118
[05/28 16:37:48    239s] no activity file in design. spp won't run.
[05/28 16:37:48    239s] [spp] 0
[05/28 16:37:48    239s] [adp] 0:1:1:2
[05/28 16:37:48    239s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3704.9M, EPOCH TIME: 1748464668.832507
[05/28 16:37:48    239s] SP #FI/SF FL/PI 0/0 1128/0
[05/28 16:37:48    239s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.220, REAL:0.218, MEM:3704.9M, EPOCH TIME: 1748464668.832765
[05/28 16:37:48    239s] PP off. flexM 0
[05/28 16:37:48    239s] OPERPROF: Starting CDPad at level 1, MEM:3704.9M, EPOCH TIME: 1748464668.844223
[05/28 16:37:48    239s] 3DP is on.
[05/28 16:37:48    239s] 3DP OF M2 0.014, M4 0.000. Diff 0, Offset 0
[05/28 16:37:48    239s] design sh 0.038. rd 0.200
[05/28 16:37:48    239s] 3DP (1, 3) DPT Adjust 1. 0.812, 0.735, delta 0.077. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/28 16:37:48    239s] design sh 0.010. rd 0.200
[05/28 16:37:48    239s] CDPadU 0.089 -> 0.081. R=0.047, N=1128, GS=1.080
[05/28 16:37:48    239s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.083, MEM:3704.9M, EPOCH TIME: 1748464668.927073
[05/28 16:37:48    239s] OPERPROF: Starting InitSKP at level 1, MEM:3704.9M, EPOCH TIME: 1748464668.927497
[05/28 16:37:48    239s] no activity file in design. spp won't run.
[05/28 16:37:49    239s] no activity file in design. spp won't run.
[05/28 16:37:49    240s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
[05/28 16:37:49    240s] OPERPROF: Finished InitSKP at level 1, CPU:0.290, REAL:0.298, MEM:3704.9M, EPOCH TIME: 1748464669.225601
[05/28 16:37:49    240s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/28 16:37:49    240s] no activity file in design. spp won't run.
[05/28 16:37:49    240s] 
[05/28 16:37:49    240s] AB Est...
[05/28 16:37:49    240s] OPERPROF: Starting NP-Place at level 1, MEM:3704.9M, EPOCH TIME: 1748464669.232289
[05/28 16:37:49    240s] OPERPROF: Finished NP-Place at level 1, CPU:0.060, REAL:0.050, MEM:3695.9M, EPOCH TIME: 1748464669.282260
[05/28 16:37:49    240s] Iteration  4: Skipped, with CDP Off
[05/28 16:37:49    240s] 
[05/28 16:37:49    240s] AB Est...
[05/28 16:37:49    240s] OPERPROF: Starting NP-Place at level 1, MEM:3695.9M, EPOCH TIME: 1748464669.288191
[05/28 16:37:49    240s] OPERPROF: Finished NP-Place at level 1, CPU:0.050, REAL:0.046, MEM:3695.9M, EPOCH TIME: 1748464669.334159
[05/28 16:37:49    240s] Iteration  5: Skipped, with CDP Off
[05/28 16:37:49    240s] 
[05/28 16:37:49    240s] AB Est...
[05/28 16:37:49    240s] OPERPROF: Starting NP-Place at level 1, MEM:3695.9M, EPOCH TIME: 1748464669.338678
[05/28 16:37:49    240s] OPERPROF: Finished NP-Place at level 1, CPU:0.030, REAL:0.038, MEM:3695.9M, EPOCH TIME: 1748464669.376901
[05/28 16:37:49    240s] Iteration  6: Skipped, with CDP Off
[05/28 16:37:49    240s] OPERPROF: Starting NP-Place at level 1, MEM:3695.9M, EPOCH TIME: 1748464669.390483
[05/28 16:37:49    240s] Starting Early Global Route supply map. mem = 3695.9M
[05/28 16:37:49    240s] (I)      Initializing eGR engine (regular)
[05/28 16:37:49    240s] Set min layer with default ( 2 )
[05/28 16:37:49    240s] Set max layer with default ( 127 )
[05/28 16:37:49    240s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:49    240s] Min route layer (adjusted) = 2
[05/28 16:37:49    240s] Max route layer (adjusted) = 11
[05/28 16:37:49    240s] (I)      clean place blk overflow:
[05/28 16:37:49    240s] (I)      H : enabled 1.00 0
[05/28 16:37:49    240s] (I)      V : enabled 1.00 0
[05/28 16:37:49    240s] (I)      Initializing eGR engine (regular)
[05/28 16:37:49    240s] Set min layer with default ( 2 )
[05/28 16:37:49    240s] Set max layer with default ( 127 )
[05/28 16:37:49    240s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:49    240s] Min route layer (adjusted) = 2
[05/28 16:37:49    240s] Max route layer (adjusted) = 11
[05/28 16:37:49    240s] (I)      clean place blk overflow:
[05/28 16:37:49    240s] (I)      H : enabled 1.00 0
[05/28 16:37:49    240s] (I)      V : enabled 1.00 0
[05/28 16:37:49    240s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
[05/28 16:37:49    240s] (I)      Running eGR Regular flow
[05/28 16:37:49    240s] (I)      # wire layers (front) : 12
[05/28 16:37:49    240s] (I)      # wire layers (back)  : 0
[05/28 16:37:49    240s] (I)      min wire layer : 1
[05/28 16:37:49    240s] (I)      max wire layer : 11
[05/28 16:37:49    240s] (I)      # cut layers (front) : 11
[05/28 16:37:49    240s] (I)      # cut layers (back)  : 0
[05/28 16:37:49    240s] (I)      min cut layer : 1
[05/28 16:37:49    240s] (I)      max cut layer : 10
[05/28 16:37:49    240s] (I)      ================================== Layers ===================================
[05/28 16:37:49    240s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:49    240s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:37:49    240s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:49    240s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:37:49    240s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:37:49    240s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:49    240s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:49    240s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:49    240s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:49    240s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:49    240s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:37:49    240s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:49    240s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:49    240s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:37:49    240s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:49    240s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:37:49    240s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:37:49    240s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:49    240s] Finished Early Global Route supply map. mem = 3703.9M
[05/28 16:37:49    240s] SKP will use view:
[05/28 16:37:49    240s]   view_slow_mission
[05/28 16:37:50    240s] Iteration  7: Total net bbox = 3.474e+03 (1.59e+03 1.89e+03)
[05/28 16:37:50    240s]               Est.  stn bbox = 4.270e+03 (1.91e+03 2.36e+03)
[05/28 16:37:50    240s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3701.4M
[05/28 16:37:50    240s] OPERPROF: Finished NP-Place at level 1, CPU:0.640, REAL:0.629, MEM:3701.4M, EPOCH TIME: 1748464670.019462
[05/28 16:37:50    240s] no activity file in design. spp won't run.
[05/28 16:37:50    240s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/28 16:37:50    240s] no activity file in design. spp won't run.
[05/28 16:37:50    240s] OPERPROF: Starting NP-Place at level 1, MEM:3685.4M, EPOCH TIME: 1748464670.043597
[05/28 16:37:51    242s] Iteration  8: Total net bbox = 3.935e+03 (1.81e+03 2.12e+03)
[05/28 16:37:51    242s]               Est.  stn bbox = 4.774e+03 (2.16e+03 2.62e+03)
[05/28 16:37:51    242s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 3685.4M
[05/28 16:37:51    242s] OPERPROF: Finished NP-Place at level 1, CPU:1.120, REAL:1.096, MEM:3685.4M, EPOCH TIME: 1748464671.139329
[05/28 16:37:51    242s] Legalizing MH Cells... 0 / 0 (level 6) on TOP
[05/28 16:37:51    242s] MH packer: No MH instances from GP
[05/28 16:37:51    242s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:37:51    242s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3685.4M, DRC: 0)
[05/28 16:37:51    242s] no activity file in design. spp won't run.
[05/28 16:37:51    242s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/28 16:37:51    242s] no activity file in design. spp won't run.
[05/28 16:37:51    242s] OPERPROF: Starting NP-Place at level 1, MEM:3685.4M, EPOCH TIME: 1748464671.166596
[05/28 16:37:54    245s] Iteration  9: Total net bbox = 4.336e+03 (2.02e+03 2.32e+03)
[05/28 16:37:54    245s]               Est.  stn bbox = 5.177e+03 (2.36e+03 2.81e+03)
[05/28 16:37:54    245s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 3685.4M
[05/28 16:37:54    245s] OPERPROF: Finished NP-Place at level 1, CPU:3.250, REAL:3.232, MEM:3685.4M, EPOCH TIME: 1748464674.398457
[05/28 16:37:54    245s] Legalizing MH Cells... 0 / 0 (level 7) on TOP
[05/28 16:37:54    245s] MH packer: No MH instances from GP
[05/28 16:37:54    245s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:37:54    245s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3685.4M, DRC: 0)
[05/28 16:37:54    245s] no activity file in design. spp won't run.
[05/28 16:37:54    245s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/28 16:37:54    245s] no activity file in design. spp won't run.
[05/28 16:37:54    245s] OPERPROF: Starting NP-Place at level 1, MEM:3685.4M, EPOCH TIME: 1748464674.423887
[05/28 16:37:56    247s] Iteration 10: Total net bbox = 4.548e+03 (2.11e+03 2.44e+03)
[05/28 16:37:56    247s]               Est.  stn bbox = 5.394e+03 (2.45e+03 2.94e+03)
[05/28 16:37:56    247s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 3692.5M
[05/28 16:37:56    247s] OPERPROF: Finished NP-Place at level 1, CPU:2.220, REAL:2.194, MEM:3692.5M, EPOCH TIME: 1748464676.618307
[05/28 16:37:56    247s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[05/28 16:37:56    247s] MH packer: No MH instances from GP
[05/28 16:37:56    247s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:37:56    247s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3692.5M, DRC: 0)
[05/28 16:37:56    247s] no activity file in design. spp won't run.
[05/28 16:37:56    247s] NP #FI/FS/SF FL/PI: 0/0/0 1128/0
[05/28 16:37:56    247s] no activity file in design. spp won't run.
[05/28 16:37:56    247s] OPERPROF: Starting NP-Place at level 1, MEM:3692.5M, EPOCH TIME: 1748464676.651154
[05/28 16:37:56    247s] GP RA stats: MHOnly 0 nrInst 1128 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/28 16:37:57    248s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3701.5M, EPOCH TIME: 1748464677.342483
[05/28 16:37:57    248s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.001, MEM:3701.5M, EPOCH TIME: 1748464677.343015
[05/28 16:37:57    248s] Iteration 11: Total net bbox = 4.534e+03 (2.09e+03 2.44e+03)
[05/28 16:37:57    248s]               Est.  stn bbox = 5.379e+03 (2.44e+03 2.94e+03)
[05/28 16:37:57    248s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3701.5M
[05/28 16:37:57    248s] OPERPROF: Finished NP-Place at level 1, CPU:0.710, REAL:0.694, MEM:3701.5M, EPOCH TIME: 1748464677.345532
[05/28 16:37:57    248s] Legalizing MH Cells... 0 / 0 (level 9) on TOP
[05/28 16:37:57    248s] MH packer: No MH instances from GP
[05/28 16:37:57    248s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:37:57    248s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3685.5M, DRC: 0)
[05/28 16:37:57    248s] Move report: Timing Driven Placement moves 1128 insts, mean move: 1.67 um, max move: 7.60 um 
[05/28 16:37:57    248s] 	Max move on inst (tx_buf_inst/buffer_reg[1]): (58.12, 10.48) --> (54.84, 6.16)
[05/28 16:37:57    248s] no activity file in design. spp won't run.
[05/28 16:37:57    248s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3685.5M, EPOCH TIME: 1748464677.357082
[05/28 16:37:57    248s] Saved padding area to DB
[05/28 16:37:57    248s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3685.5M, EPOCH TIME: 1748464677.357565
[05/28 16:37:57    248s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.003, MEM:3685.5M, EPOCH TIME: 1748464677.361016
[05/28 16:37:57    248s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3685.5M, EPOCH TIME: 1748464677.362955
[05/28 16:37:57    248s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 16:37:57    248s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.010, REAL:0.001, MEM:3685.5M, EPOCH TIME: 1748464677.363532
[05/28 16:37:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.020, REAL:0.013, MEM:3685.5M, EPOCH TIME: 1748464677.369981
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s] Finished Incremental Placement (cpu=0:00:09.0, real=0:00:09.0, mem=3685.5M)
[05/28 16:37:57    248s] Begin: Reorder Scan Chains
[05/28 16:37:57    248s] End: Reorder Scan Chains
[05/28 16:37:57    248s] CongRepair sets shifter mode to gplace
[05/28 16:37:57    248s] TDRefine: refinePlace mode is spiral
[05/28 16:37:57    248s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3685.5M, EPOCH TIME: 1748464677.371555
[05/28 16:37:57    248s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3685.5M, EPOCH TIME: 1748464677.371657
[05/28 16:37:57    248s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3685.5M, EPOCH TIME: 1748464677.371767
[05/28 16:37:57    248s] Processing tracks to init pin-track alignment.
[05/28 16:37:57    248s] z: 1, totalTracks: 1
[05/28 16:37:57    248s] z: 3, totalTracks: 1
[05/28 16:37:57    248s] z: 5, totalTracks: 1
[05/28 16:37:57    248s] z: 7, totalTracks: 1
[05/28 16:37:57    248s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 16:37:57    248s] #spOpts: rpCkHalo=4 
[05/28 16:37:57    248s] Initializing Route Infrastructure for color support ...
[05/28 16:37:57    248s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3685.5M, EPOCH TIME: 1748464677.372230
[05/28 16:37:57    248s] ### Add 31 auto generated vias to default rule
[05/28 16:37:57    248s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.004, MEM:3685.5M, EPOCH TIME: 1748464677.376610
[05/28 16:37:57    248s] Route Infrastructure Initialized for color support successfully.
[05/28 16:37:57    248s] Cell TOP LLGs are deleted
[05/28 16:37:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] # Building TOP llgBox search-tree.
[05/28 16:37:57    248s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:37:57    248s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3685.5M, EPOCH TIME: 1748464677.385077
[05/28 16:37:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3685.5M, EPOCH TIME: 1748464677.385684
[05/28 16:37:57    248s] Max number of tech site patterns supported in site array is 256.
[05/28 16:37:57    248s] Core basic site is GF22_DST
[05/28 16:37:57    248s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:37:57    248s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:37:57    248s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:37:57    248s] SiteArray: use 995,328 bytes
[05/28 16:37:57    248s] SiteArray: current memory after site array memory allocation 3685.5M
[05/28 16:37:57    248s] SiteArray: FP blocked sites are writable
[05/28 16:37:57    248s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:37:57    248s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3685.5M, EPOCH TIME: 1748464677.568644
[05/28 16:37:57    248s] Process 25011 wires and vias for routing blockage analysis
[05/28 16:37:57    248s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.006, MEM:3685.5M, EPOCH TIME: 1748464677.574445
[05/28 16:37:57    248s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:37:57    248s] Atter site array init, number of instance map data is 0.
[05/28 16:37:57    248s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.180, REAL:0.190, MEM:3685.5M, EPOCH TIME: 1748464677.576013
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:57    248s] OPERPROF:         Starting CMU at level 5, MEM:3685.5M, EPOCH TIME: 1748464677.577170
[05/28 16:37:57    248s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:3685.5M, EPOCH TIME: 1748464677.577851
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:37:57    248s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.190, REAL:0.193, MEM:3685.5M, EPOCH TIME: 1748464677.578359
[05/28 16:37:57    248s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3685.5M, EPOCH TIME: 1748464677.578442
[05/28 16:37:57    248s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3685.5M, EPOCH TIME: 1748464677.578798
[05/28 16:37:57    248s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3685.5MB).
[05/28 16:37:57    248s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.210, REAL:0.207, MEM:3685.5M, EPOCH TIME: 1748464677.579231
[05/28 16:37:57    248s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.210, REAL:0.208, MEM:3685.5M, EPOCH TIME: 1748464677.579291
[05/28 16:37:57    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.2
[05/28 16:37:57    248s] OPERPROF:   Starting Refine-Place at level 2, MEM:3685.5M, EPOCH TIME: 1748464677.579458
[05/28 16:37:57    248s] *** Starting refinePlace (0:04:10 mem=3685.5M) ***
[05/28 16:37:57    248s] Total net bbox length = 4.745e+03 (2.296e+03 2.449e+03) (ext = 1.316e+02)
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:37:57    248s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3685.5M, EPOCH TIME: 1748464677.580435
[05/28 16:37:57    248s] # Found 0 legal fixed insts to color.
[05/28 16:37:57    248s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3685.5M, EPOCH TIME: 1748464677.580576
[05/28 16:37:57    248s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3685.5M, EPOCH TIME: 1748464677.580939
[05/28 16:37:57    248s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:37:57    248s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3685.5M, EPOCH TIME: 1748464677.581403
[05/28 16:37:57    248s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:37:57    248s] Set min layer with default ( 2 )
[05/28 16:37:57    248s] Set max layer with default ( 127 )
[05/28 16:37:57    248s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:57    248s] Min route layer (adjusted) = 2
[05/28 16:37:57    248s] Max route layer (adjusted) = 11
[05/28 16:37:57    248s] Set min layer with default ( 2 )
[05/28 16:37:57    248s] Set max layer with default ( 127 )
[05/28 16:37:57    248s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:57    248s] Min route layer (adjusted) = 2
[05/28 16:37:57    248s] Max route layer (adjusted) = 11
[05/28 16:37:57    248s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3685.5M, EPOCH TIME: 1748464677.588851
[05/28 16:37:57    248s] Starting refinePlace ...
[05/28 16:37:57    248s] Set min layer with default ( 2 )
[05/28 16:37:57    248s] Set max layer with default ( 127 )
[05/28 16:37:57    248s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:57    248s] Min route layer (adjusted) = 2
[05/28 16:37:57    248s] Max route layer (adjusted) = 11
[05/28 16:37:57    248s] Set min layer with default ( 2 )
[05/28 16:37:57    248s] Set max layer with default ( 127 )
[05/28 16:37:57    248s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:57    248s] Min route layer (adjusted) = 2
[05/28 16:37:57    248s] Max route layer (adjusted) = 11
[05/28 16:37:57    248s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:37:57    248s] DDP markSite nrRow 194 nrJob 194
[05/28 16:37:57    248s]   Spread Effort: high, pre-route mode, useDDP on.
[05/28 16:37:57    248s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3685.5MB) @(0:04:10 - 0:04:10).
[05/28 16:37:57    248s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:37:57    248s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3685.5M, EPOCH TIME: 1748464677.608103
[05/28 16:37:57    248s] Tweakage: fix icg 0, fix clk 0.
[05/28 16:37:57    248s] Tweakage: density cost 0, scale 0.4.
[05/28 16:37:57    248s] Tweakage: activity cost 0, scale 1.0.
[05/28 16:37:57    248s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3685.5M, EPOCH TIME: 1748464677.610525
[05/28 16:37:57    248s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3685.5M, EPOCH TIME: 1748464677.616287
[05/28 16:37:57    248s] Tweakage perm 22 insts, flip 419 insts.
[05/28 16:37:57    248s] Tweakage perm 9 insts, flip 39 insts.
[05/28 16:37:57    248s] Tweakage perm 2 insts, flip 1 insts.
[05/28 16:37:57    248s] Tweakage perm 0 insts, flip 1 insts.
[05/28 16:37:57    248s] Tweakage perm 3 insts, flip 59 insts.
[05/28 16:37:57    248s] Tweakage perm 1 insts, flip 1 insts.
[05/28 16:37:57    248s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.060, REAL:0.065, MEM:3685.5M, EPOCH TIME: 1748464677.680877
[05/28 16:37:57    248s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.070, REAL:0.071, MEM:3685.5M, EPOCH TIME: 1748464677.682003
[05/28 16:37:57    248s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.080, REAL:0.075, MEM:3685.5M, EPOCH TIME: 1748464677.683266
[05/28 16:37:57    248s] Move report: Congestion aware Tweak moves 813 insts, mean move: 0.21 um, max move: 2.92 um 
[05/28 16:37:57    248s] 	Max move on inst (U1974): (61.30, 26.60) --> (58.46, 26.68)
[05/28 16:37:57    248s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3685.5mb) @(0:04:10 - 0:04:10).
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s]  === Spiral for Logical I: (movable: 1128) ===
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s]  Info: 0 filler has been deleted!
[05/28 16:37:57    248s] Move report: legalization moves 318 insts, mean move: 0.18 um, max move: 0.49 um spiral
[05/28 16:37:57    248s] 	Max move on inst (sh_sync_inst/interval_sum_reg[10]): (60.07, 47.86) --> (60.44, 47.74)
[05/28 16:37:57    248s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:37:57    248s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:37:57    248s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3653.4MB) @(0:04:10 - 0:04:10).
[05/28 16:37:57    248s] Move report: Detail placement moves 1128 insts, mean move: 0.20 um, max move: 2.92 um 
[05/28 16:37:57    248s] 	Max move on inst (U1974): (61.30, 26.60) --> (58.46, 26.68)
[05/28 16:37:57    248s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3653.4MB
[05/28 16:37:57    248s] Statistics of distance of Instance movement in refine placement:
[05/28 16:37:57    248s]   maximum (X+Y) =         2.92 um
[05/28 16:37:57    248s]   inst (U1974) with max move: (61.303, 26.6) -> (58.464, 26.68)
[05/28 16:37:57    248s]   mean    (X+Y) =         0.20 um
[05/28 16:37:57    248s] Summary Report:
[05/28 16:37:57    248s] Instances move: 1128 (out of 1128 movable)
[05/28 16:37:57    248s] Instances flipped: 0
[05/28 16:37:57    248s] Mean displacement: 0.20 um
[05/28 16:37:57    248s] Max displacement: 2.92 um (Instance: U1974) (61.303, 26.6) -> (58.464, 26.68)
[05/28 16:37:57    248s] 	Length: 4 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OAI21_0P75
[05/28 16:37:57    248s] 	Violation at original loc: Overlapping with other instance
[05/28 16:37:57    248s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/28 16:37:57    248s] Total instances moved : 1128
[05/28 16:37:57    248s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.220, REAL:0.208, MEM:3653.4M, EPOCH TIME: 1748464677.797260
[05/28 16:37:57    248s] Total net bbox length = 4.478e+03 (2.016e+03 2.461e+03) (ext = 1.284e+02)
[05/28 16:37:57    248s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3653.4MB
[05/28 16:37:57    248s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3653.4MB) @(0:04:10 - 0:04:10).
[05/28 16:37:57    248s] *** Finished refinePlace (0:04:10 mem=3653.4M) ***
[05/28 16:37:57    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.2
[05/28 16:37:57    248s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.230, REAL:0.219, MEM:3653.4M, EPOCH TIME: 1748464677.798821
[05/28 16:37:57    248s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3653.4M, EPOCH TIME: 1748464677.798981
[05/28 16:37:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/28 16:37:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:57    248s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.022, MEM:3649.4M, EPOCH TIME: 1748464677.820836
[05/28 16:37:57    248s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.460, REAL:0.449, MEM:3649.4M, EPOCH TIME: 1748464677.820974
[05/28 16:37:57    248s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3649.4M, EPOCH TIME: 1748464677.821222
[05/28 16:37:57    248s] Starting Early Global Route congestion estimation: mem = 3649.4M
[05/28 16:37:57    248s] (I)      Initializing eGR engine (regular)
[05/28 16:37:57    248s] Set min layer with default ( 2 )
[05/28 16:37:57    248s] Set max layer with default ( 127 )
[05/28 16:37:57    248s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:57    248s] Min route layer (adjusted) = 2
[05/28 16:37:57    248s] Max route layer (adjusted) = 11
[05/28 16:37:57    248s] (I)      clean place blk overflow:
[05/28 16:37:57    248s] (I)      H : enabled 1.00 0
[05/28 16:37:57    248s] (I)      V : enabled 1.00 0
[05/28 16:37:57    248s] (I)      Initializing eGR engine (regular)
[05/28 16:37:57    248s] Set min layer with default ( 2 )
[05/28 16:37:57    248s] Set max layer with default ( 127 )
[05/28 16:37:57    248s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:57    248s] Min route layer (adjusted) = 2
[05/28 16:37:57    248s] Max route layer (adjusted) = 11
[05/28 16:37:57    248s] (I)      clean place blk overflow:
[05/28 16:37:57    248s] (I)      H : enabled 1.00 0
[05/28 16:37:57    248s] (I)      V : enabled 1.00 0
[05/28 16:37:57    248s] (I)      Started Early Global Route kernel ( Curr Mem: 3.51 MB )
[05/28 16:37:57    248s] (I)      Running eGR Regular flow
[05/28 16:37:57    248s] (I)      # wire layers (front) : 12
[05/28 16:37:57    248s] (I)      # wire layers (back)  : 0
[05/28 16:37:57    248s] (I)      min wire layer : 1
[05/28 16:37:57    248s] (I)      max wire layer : 11
[05/28 16:37:57    248s] (I)      # cut layers (front) : 11
[05/28 16:37:57    248s] (I)      # cut layers (back)  : 0
[05/28 16:37:57    248s] (I)      min cut layer : 1
[05/28 16:37:57    248s] (I)      max cut layer : 10
[05/28 16:37:57    248s] (I)      ================================== Layers ===================================
[05/28 16:37:57    248s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:57    248s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:37:57    248s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:57    248s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:37:57    248s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:37:57    248s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:57    248s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:57    248s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:57    248s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:57    248s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:37:57    248s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:37:57    248s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:57    248s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:37:57    248s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:37:57    248s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:57    248s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:37:57    248s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:37:57    248s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:37:57    248s] (I)      Started Import and model ( Curr Mem: 3.51 MB )
[05/28 16:37:57    248s] (I)      == Non-default Options ==
[05/28 16:37:57    248s] (I)      Maximum routing layer                              : 11
[05/28 16:37:57    248s] (I)      Top routing layer                                  : 11
[05/28 16:37:57    248s] (I)      Number of threads                                  : 1
[05/28 16:37:57    248s] (I)      Route tie net to shape                             : auto
[05/28 16:37:57    248s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 16:37:57    248s] (I)      Method to set GCell size                           : row
[05/28 16:37:57    248s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:37:57    248s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:37:57    248s] (I)      ============== Pin Summary ==============
[05/28 16:37:57    248s] (I)      +-------+--------+---------+------------+
[05/28 16:37:57    248s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:37:57    248s] (I)      +-------+--------+---------+------------+
[05/28 16:37:57    248s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:37:57    248s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:37:57    248s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:37:57    248s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:37:57    248s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:37:57    248s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:37:57    248s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:37:57    248s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:37:57    248s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:37:57    248s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:37:57    248s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:37:57    248s] (I)      +-------+--------+---------+------------+
[05/28 16:37:57    248s] (I)      Use row-based GCell size
[05/28 16:37:57    248s] (I)      Use row-based GCell align
[05/28 16:37:57    248s] (I)      layer 0 area = 6400
[05/28 16:37:57    248s] (I)      layer 1 area = 8800
[05/28 16:37:57    248s] (I)      layer 2 area = 11000
[05/28 16:37:57    248s] (I)      layer 3 area = 11000
[05/28 16:37:57    248s] (I)      layer 4 area = 11000
[05/28 16:37:57    248s] (I)      layer 5 area = 11000
[05/28 16:37:57    248s] (I)      layer 6 area = 11000
[05/28 16:37:57    248s] (I)      layer 7 area = 810000
[05/28 16:37:57    248s] (I)      layer 8 area = 2000000
[05/28 16:37:57    248s] (I)      layer 9 area = 2000000
[05/28 16:37:57    248s] (I)      layer 10 area = 0
[05/28 16:37:57    248s] (I)      GCell unit size   : 540
[05/28 16:37:57    248s] (I)      GCell multiplier  : 1
[05/28 16:37:57    248s] (I)      GCell row height  : 540
[05/28 16:37:57    248s] (I)      Actual row height : 540
[05/28 16:37:57    248s] (I)      GCell align ref   : 4060 4000
[05/28 16:37:57    248s] [NR-eGR] Track table information for default rule: 
[05/28 16:37:57    248s] [NR-eGR] M1 has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] M2 has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] C1 has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] C2 has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] C3 has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] C4 has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] C5 has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] JA has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] QA has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] QB has single uniform track structure
[05/28 16:37:57    248s] [NR-eGR] LB has single uniform track structure
[05/28 16:37:57    248s] (I)      ========================= Default via ==========================
[05/28 16:37:57    248s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:57    248s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:37:57    248s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:57    248s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:37:57    248s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:37:57    248s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:37:57    248s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:37:57    248s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:37:57    248s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:37:57    248s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:37:57    248s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:37:57    248s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:37:57    248s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:37:57    248s] (I)      +----+------------------+--------------------------------------+
[05/28 16:37:57    248s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:37:57    248s] [NR-eGR] Read 4 PG shapes
[05/28 16:37:57    248s] [NR-eGR] Read 0 clock shapes
[05/28 16:37:57    248s] [NR-eGR] Read 0 other shapes
[05/28 16:37:57    248s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:37:57    248s] [NR-eGR] #Instance Blockages : 12531
[05/28 16:37:57    248s] [NR-eGR] #PG Blockages       : 4
[05/28 16:37:57    248s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:37:57    248s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:37:57    248s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:37:57    248s] [NR-eGR] #Other Blockages    : 0
[05/28 16:37:57    248s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:37:57    248s] (I)      Custom ignore net properties:
[05/28 16:37:57    248s] (I)      1 : NotLegal
[05/28 16:37:57    248s] (I)      Default ignore net properties:
[05/28 16:37:57    248s] (I)      1 : Special
[05/28 16:37:57    248s] (I)      2 : Analog
[05/28 16:37:57    248s] (I)      3 : Fixed
[05/28 16:37:57    248s] (I)      4 : Skipped
[05/28 16:37:57    248s] (I)      5 : MixedSignal
[05/28 16:37:57    248s] (I)      Prerouted net properties:
[05/28 16:37:57    248s] (I)      1 : NotLegal
[05/28 16:37:57    248s] (I)      2 : Special
[05/28 16:37:57    248s] (I)      3 : Analog
[05/28 16:37:57    248s] (I)      4 : Fixed
[05/28 16:37:57    248s] (I)      5 : Skipped
[05/28 16:37:57    248s] (I)      6 : MixedSignal
[05/28 16:37:57    248s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:37:57    248s] [NR-eGR] #prerouted nets         : 0
[05/28 16:37:57    248s] [NR-eGR] #prerouted special nets : 0
[05/28 16:37:57    248s] [NR-eGR] #prerouted wires        : 0
[05/28 16:37:57    248s] [NR-eGR] Read 1149 nets ( ignored 0 )
[05/28 16:37:57    248s] (I)        Front-side 1149 ( ignored 0 )
[05/28 16:37:57    248s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:37:57    248s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:37:57    248s] (I)      Reading macro buffers
[05/28 16:37:57    248s] (I)      Number of macros with buffers: 0
[05/28 16:37:57    248s] (I)      early_global_route_priority property id does not exist.
[05/28 16:37:57    248s] (I)      Setting up GCell size
[05/28 16:37:57    248s] (I)      Base Grid  :   211 x   209
[05/28 16:37:57    248s] (I)      Final Grid :   106 x   105
[05/28 16:37:57    248s] (I)      Read Num Blocks=12933  Num Prerouted Wires=0  Num CS=0
[05/28 16:37:57    248s] (I)      Layer 1 (H) : #blockages 12257 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:37:57    248s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:37:57    248s] (I)      Track adjustment: Reducing 21011 tracks (15.00%) for Layer2
[05/28 16:37:57    248s] (I)      Track adjustment: Reducing 15676 tracks (12.00%) for Layer3
[05/28 16:37:57    248s] (I)      Number of ignored nets                =      0
[05/28 16:37:57    248s] (I)      Number of connected nets              =      0
[05/28 16:37:57    248s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:37:57    248s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:37:57    248s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:37:57    248s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:37:57    248s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:37:57    248s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:37:57    248s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:37:57    248s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:37:57    248s] (I)      Ndr track 0 does not exist
[05/28 16:37:57    248s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:37:57    248s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:37:57    248s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:37:57    248s] (I)      Site width          :   116  (dbu)
[05/28 16:37:57    248s] (I)      Row height          :   540  (dbu)
[05/28 16:37:57    248s] (I)      GCell row height    :   540  (dbu)
[05/28 16:37:57    248s] (I)      GCell width         :  1080  (dbu)
[05/28 16:37:57    248s] (I)      GCell height        :  1080  (dbu)
[05/28 16:37:57    248s] (I)      Grid                :   106   105    11
[05/28 16:37:57    248s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:37:57    248s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:37:57    248s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:37:57    248s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:37:57    248s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:37:57    248s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:37:57    248s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:37:57    248s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:37:57    248s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:37:57    248s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:37:57    248s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:37:57    248s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:37:57    248s] (I)      --------------------------------------------------------
[05/28 16:37:57    248s] 
[05/28 16:37:57    248s] [NR-eGR] ============ Routing rule table ============
[05/28 16:37:57    248s] [NR-eGR] Rule id: 0  Nets: 1149
[05/28 16:37:57    248s] [NR-eGR] ========================================
[05/28 16:37:57    248s] [NR-eGR] 
[05/28 16:37:57    248s] (I)      ======== NDR :  =========
[05/28 16:37:57    248s] (I)      +--------------+--------+
[05/28 16:37:57    248s] (I)      |           ID |      0 |
[05/28 16:37:57    248s] (I)      |         Name |        |
[05/28 16:37:57    248s] (I)      |      Default |    yes |
[05/28 16:37:57    248s] (I)      |  Clk Special |     no |
[05/28 16:37:57    248s] (I)      | Hard spacing |     no |
[05/28 16:37:57    248s] (I)      |    NDR track | (none) |
[05/28 16:37:57    248s] (I)      |      NDR via | (none) |
[05/28 16:37:57    248s] (I)      |  Extra space |      0 |
[05/28 16:37:57    248s] (I)      |      Shields |      0 |
[05/28 16:37:57    248s] (I)      |   Demand (H) |      1 |
[05/28 16:37:57    248s] (I)      |   Demand (V) |      1 |
[05/28 16:37:57    248s] (I)      |        #Nets |   1149 |
[05/28 16:37:57    248s] (I)      +--------------+--------+
[05/28 16:37:57    248s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:57    248s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:37:57    248s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:57    248s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:37:57    248s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:37:57    248s] (I)      =============== Blocked Tracks ===============
[05/28 16:37:57    248s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:57    248s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:37:57    248s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:57    248s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |     2 |  149354 |    22395 |        14.99% |
[05/28 16:37:57    248s] (I)      |     3 |  132825 |     5492 |         4.13% |
[05/28 16:37:57    248s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:37:57    248s] (I)      +-------+---------+----------+---------------+
[05/28 16:37:57    248s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.52 MB )
[05/28 16:37:57    248s] (I)      Reset routing kernel
[05/28 16:37:57    248s] (I)      Started Global Routing ( Curr Mem: 3.52 MB )
[05/28 16:37:57    248s] (I)      totalPins=4293  totalGlobalPin=3835 (89.33%)
[05/28 16:37:57    248s] (I)      ================= Net Group Info =================
[05/28 16:37:57    248s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:57    248s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:37:57    248s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:57    248s] (I)      |  1 |           1149 |        M2(2) |    LB(11) |
[05/28 16:37:57    248s] (I)      +----+----------------+--------------+-----------+
[05/28 16:37:57    248s] (I)      total 2D Cap : 782172 = (395480 H, 386692 V)
[05/28 16:37:57    248s] (I)      total 2D Demand : 395 = (395 H, 0 V)
[05/28 16:37:57    248s] (I)      #blocked GCells = 0
[05/28 16:37:57    248s] (I)      #regions = 1
[05/28 16:37:57    248s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 11]
[05/28 16:37:57    248s] (I)      
[05/28 16:37:57    248s] (I)      ============  Phase 1a Route ============
[05/28 16:37:57    248s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:37:57    248s] (I)      
[05/28 16:37:57    248s] (I)      ============  Phase 1b Route ============
[05/28 16:37:57    248s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:37:57    248s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.284440e+03um
[05/28 16:37:57    248s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:37:57    248s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:37:57    248s] (I)      
[05/28 16:37:57    248s] (I)      ============  Phase 1c Route ============
[05/28 16:37:57    248s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:37:57    248s] (I)      
[05/28 16:37:57    248s] (I)      ============  Phase 1d Route ============
[05/28 16:37:57    248s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:37:57    248s] (I)      
[05/28 16:37:57    248s] (I)      ============  Phase 1e Route ============
[05/28 16:37:57    248s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:37:57    248s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.284440e+03um
[05/28 16:37:57    248s] (I)      
[05/28 16:37:57    248s] (I)      ============  Phase 1l Route ============
[05/28 16:37:57    248s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:37:57    248s] (I)      Layer  2:     111531      1232       173         243      148594    ( 0.16%) 
[05/28 16:37:57    248s] (I)      Layer  3:     111961      2384        75        1248      131040    ( 0.94%) 
[05/28 16:37:57    248s] (I)      Layer  4:     131460      1516         0           0      132300    ( 0.00%) 
[05/28 16:37:57    248s] (I)      Layer  5:     131560       829         0           0      132288    ( 0.00%) 
[05/28 16:37:57    248s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:37:57    248s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:37:57    248s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:37:57    248s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:37:57    248s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:37:57    248s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:37:57    248s] (I)      Total:        775599      5961       248        9584      827174    ( 1.15%) 
[05/28 16:37:57    248s] (I)      
[05/28 16:37:57    248s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:37:57    248s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:37:57    248s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:37:57    248s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:37:57    248s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:37:57    248s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      M2 ( 2)       124( 1.13%)         7( 0.06%)   ( 1.19%) 
[05/28 16:37:57    248s] [NR-eGR]      C1 ( 3)        53( 0.49%)         1( 0.01%)   ( 0.49%) 
[05/28 16:37:57    248s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:37:57    248s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:37:57    248s] [NR-eGR]        Total       177( 0.20%)         8( 0.01%)   ( 0.21%) 
[05/28 16:37:57    248s] [NR-eGR] 
[05/28 16:37:57    248s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.52 MB )
[05/28 16:37:57    248s] (I)      Updating congestion map
[05/28 16:37:57    248s] (I)      total 2D Cap : 783238 = (396343 H, 386895 V)
[05/28 16:37:57    248s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:37:57    248s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.52 MB )
[05/28 16:37:57    248s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3657.5M
[05/28 16:37:57    248s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.100, REAL:0.101, MEM:3657.5M, EPOCH TIME: 1748464677.922698
[05/28 16:37:57    248s] OPERPROF: Starting HotSpotCal at level 1, MEM:3657.5M, EPOCH TIME: 1748464677.922766
[05/28 16:37:57    248s] [hotspot] +------------+---------------+---------------+
[05/28 16:37:57    248s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:37:57    248s] [hotspot] +------------+---------------+---------------+
[05/28 16:37:57    248s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:37:57    248s] [hotspot] +------------+---------------+---------------+
[05/28 16:37:57    248s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:37:57    248s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:37:57    248s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:3673.5M, EPOCH TIME: 1748464677.926920
[05/28 16:37:57    248s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3673.5M, EPOCH TIME: 1748464677.927200
[05/28 16:37:57    248s] Starting Early Global Route wiring: mem = 3673.5M
[05/28 16:37:57    248s] (I)      Running track assignment and export wires
[05/28 16:37:57    248s] (I)      Delete wires for 1149 nets 
[05/28 16:37:57    248s] (I)      ============= Track Assignment ============
[05/28 16:37:57    248s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.53 MB )
[05/28 16:37:57    248s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:37:57    248s] (I)      Run Multi-thread track assignment
[05/28 16:37:57    248s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.53 MB )
[05/28 16:37:57    248s] (I)      Started Export ( Curr Mem: 3.53 MB )
[05/28 16:37:57    249s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:37:57    249s] [NR-eGR] Total eGR-routed clock nets wire length: 375um, number of vias: 509
[05/28 16:37:57    249s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:37:57    249s] [NR-eGR]             Length (um)  Vias 
[05/28 16:37:57    249s] [NR-eGR] ------------------------------
[05/28 16:37:57    249s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:37:57    249s] [NR-eGR]  M2  (2H)          1465  5098 
[05/28 16:37:57    249s] [NR-eGR]  C1  (3V)          2292  1916 
[05/28 16:37:57    249s] [NR-eGR]  C2  (4H)          1371   796 
[05/28 16:37:57    249s] [NR-eGR]  C3  (5V)           886    34 
[05/28 16:37:57    249s] [NR-eGR]  C4  (6H)             4     0 
[05/28 16:37:57    249s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:37:57    249s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:37:57    249s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:37:57    249s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:37:57    249s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:37:57    249s] [NR-eGR] ------------------------------
[05/28 16:37:57    249s] [NR-eGR]      Total         6016  9299 
[05/28 16:37:57    249s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:37:57    249s] [NR-eGR] Total half perimeter of net bounding box: 4478um
[05/28 16:37:57    249s] [NR-eGR] Total length: 6016um, number of vias: 9299
[05/28 16:37:57    249s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:37:57    249s] (I)      == Layer wire length by net rule ==
[05/28 16:37:57    249s] (I)                  Default 
[05/28 16:37:57    249s] (I)      --------------------
[05/28 16:37:57    249s] (I)       M1  (1V)       0um 
[05/28 16:37:57    249s] (I)       M2  (2H)    1465um 
[05/28 16:37:57    249s] (I)       C1  (3V)    2292um 
[05/28 16:37:57    249s] (I)       C2  (4H)    1371um 
[05/28 16:37:57    249s] (I)       C3  (5V)     886um 
[05/28 16:37:57    249s] (I)       C4  (6H)       4um 
[05/28 16:37:57    249s] (I)       C5  (7V)       0um 
[05/28 16:37:57    249s] (I)       JA  (8H)       0um 
[05/28 16:37:57    249s] (I)       QA  (9V)       0um 
[05/28 16:37:57    249s] (I)       QB  (10H)      0um 
[05/28 16:37:57    249s] (I)       LB  (11V)      0um 
[05/28 16:37:57    249s] (I)      --------------------
[05/28 16:37:57    249s] (I)           Total   6016um 
[05/28 16:37:57    249s] (I)      == Layer via count by net rule ==
[05/28 16:37:57    249s] (I)                  Default 
[05/28 16:37:57    249s] (I)      --------------------
[05/28 16:37:57    249s] (I)       M1  (1V)      1455 
[05/28 16:37:57    249s] (I)       M2  (2H)      5098 
[05/28 16:37:57    249s] (I)       C1  (3V)      1916 
[05/28 16:37:57    249s] (I)       C2  (4H)       796 
[05/28 16:37:57    249s] (I)       C3  (5V)        34 
[05/28 16:37:57    249s] (I)       C4  (6H)         0 
[05/28 16:37:57    249s] (I)       C5  (7V)         0 
[05/28 16:37:57    249s] (I)       JA  (8H)         0 
[05/28 16:37:57    249s] (I)       QA  (9V)         0 
[05/28 16:37:57    249s] (I)       QB  (10H)        0 
[05/28 16:37:57    249s] (I)       LB  (11V)        0 
[05/28 16:37:57    249s] (I)      --------------------
[05/28 16:37:57    249s] (I)           Total     9299 
[05/28 16:37:57    249s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.53 MB )
[05/28 16:37:57    249s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:37:57    249s] (I)      Global routing data unavailable, rerun eGR
[05/28 16:37:57    249s] (I)      Initializing eGR engine (regular)
[05/28 16:37:57    249s] Set min layer with default ( 2 )
[05/28 16:37:57    249s] Set max layer with default ( 127 )
[05/28 16:37:57    249s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:37:57    249s] Min route layer (adjusted) = 2
[05/28 16:37:57    249s] Max route layer (adjusted) = 11
[05/28 16:37:57    249s] (I)      clean place blk overflow:
[05/28 16:37:57    249s] (I)      H : enabled 1.00 0
[05/28 16:37:57    249s] (I)      V : enabled 1.00 0
[05/28 16:37:57    249s] Early Global Route wiring runtime: 0.06 seconds, mem = 3673.5M
[05/28 16:37:57    249s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.060, REAL:0.055, MEM:3673.5M, EPOCH TIME: 1748464677.982527
[05/28 16:37:57    249s] 0 delay mode for cte disabled.
[05/28 16:37:57    249s] SKP cleared!
[05/28 16:37:57    249s] 
[05/28 16:37:57    249s] *** Finished incrementalPlace (cpu=0:00:09.9, real=0:00:10.0)***
[05/28 16:37:58    249s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3673.5M, EPOCH TIME: 1748464678.014849
[05/28 16:37:58    249s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3673.5M, EPOCH TIME: 1748464678.014963
[05/28 16:37:58    249s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3673.5M, EPOCH TIME: 1748464678.021984
[05/28 16:37:58    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:58    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:58    249s] Cell TOP LLGs are deleted
[05/28 16:37:58    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:58    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:37:58    249s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3673.5M, EPOCH TIME: 1748464678.023069
[05/28 16:37:58    249s] Start to check current routing status for nets...
[05/28 16:37:58    249s] All nets are already routed correctly.
[05/28 16:37:58    249s] End to check current routing status for nets (mem=3673.5M)
[05/28 16:37:58    249s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/28 16:37:58    249s] PreRoute RC Extraction called for design TOP.
[05/28 16:37:58    249s] RC Extraction called in multi-corner(2) mode.
[05/28 16:37:58    249s] RCMode: PreRoute
[05/28 16:37:58    249s]       RC Corner Indexes            0       1   
[05/28 16:37:58    249s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:37:58    249s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:37:58    249s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:37:58    249s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:37:58    249s] Shrink Factor                : 1.00000
[05/28 16:37:58    249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:37:58    249s] Using Quantus QRC technology file ...
[05/28 16:37:58    249s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:37:58    249s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:37:58    249s] eee: pegSigSF=1.070000
[05/28 16:37:58    249s] Initializing multi-corner resistance tables ...
[05/28 16:37:58    249s] eee: Grid unit RC data computation started
[05/28 16:37:58    249s] eee: Grid unit RC data computation completed
[05/28 16:37:58    249s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:37:58    249s] eee: l=2 avDens=0.043804 usedTrk=286.808888 availTrk=6547.500000 sigTrk=286.808888
[05/28 16:37:58    249s] eee: l=3 avDens=0.128609 usedTrk=424.410553 availTrk=3300.000000 sigTrk=424.410553
[05/28 16:37:58    249s] eee: l=4 avDens=0.081351 usedTrk=253.815184 availTrk=3120.000000 sigTrk=253.815184
[05/28 16:37:58    249s] eee: l=5 avDens=0.056938 usedTrk=163.982779 availTrk=2880.000000 sigTrk=163.982779
[05/28 16:37:58    249s] eee: l=6 avDens=0.000985 usedTrk=0.650000 availTrk=660.000000 sigTrk=0.650000
[05/28 16:37:58    249s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:58    249s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:58    249s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:58    249s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:58    249s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:37:58    249s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:37:58    249s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:37:58    249s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.375600 aWlH=0.000000 lMod=0 pMax=0.854700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:37:58    249s] eee: NetCapCache creation started. (Current Mem: 3673.457M) 
[05/28 16:37:58    249s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3673.457M) 
[05/28 16:37:58    249s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:37:58    249s] eee: Metal Layers Info:
[05/28 16:37:58    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:37:58    249s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:37:58    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:37:58    249s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:37:58    249s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:37:58    249s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:37:58    249s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:37:58    249s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:37:58    249s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:37:58    249s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:37:58    249s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:37:58    249s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:37:58    249s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:37:58    249s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:37:58    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:37:58    249s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:37:58    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3673.457M)
[05/28 16:37:58    249s] **optDesign ... cpu = 0:00:49, real = 0:01:13, mem = 3687.8M, totSessionCpu=0:04:10 **
[05/28 16:37:58    249s] Starting delay calculation for Setup views
[05/28 16:37:58    249s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:37:58    249s] #################################################################################
[05/28 16:37:58    249s] # Design Stage: PreRoute
[05/28 16:37:58    249s] # Design Name: TOP
[05/28 16:37:58    249s] # Design Mode: 22nm
[05/28 16:37:58    249s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:37:58    249s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:37:58    249s] # Signoff Settings: SI Off 
[05/28 16:37:58    249s] #################################################################################
[05/28 16:37:58    249s] Calculate delays in BcWc mode...
[05/28 16:37:58    249s] Topological Sorting (REAL = 0:00:00.0, MEM = 3687.3M, InitMEM = 3687.3M)
[05/28 16:37:58    249s] Start delay calculation (fullDC) (1 T). (MEM=3729.16)
[05/28 16:37:58    249s] End AAE Lib Interpolated Model. (MEM=3687.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:37:59    250s] Total number of fetched objects 1149
[05/28 16:37:59    250s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:37:59    250s] End delay calculation. (MEM=3733.29 CPU=0:00:00.3 REAL=0:00:01.0)
[05/28 16:37:59    250s] End delay calculation (fullDC). (MEM=3733.29 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 16:37:59    250s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3740.0M) ***
[05/28 16:37:59    250s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:11 mem=3740.0M)
[05/28 16:37:59    250s] Begin: Collecting metrics
[05/28 16:37:59    250s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 16:37:59    250s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 16:37:59      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.0M
[05/28 16:37:59      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3719.6M, current mem=3349.0M)
[05/28 16:37:59      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3719.6M, current mem=3349.3M)
[05/28 16:37:59      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.1M
[05/28 16:37:59      0s] 
[05/28 16:37:59      0s] =============================================================================================
[05/28 16:37:59      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[05/28 16:37:59      0s]                                                                                 23.10-p003_1
[05/28 16:37:59      0s] =============================================================================================
[05/28 16:37:59      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:37:59      0s] ---------------------------------------------------------------------------------------------
[05/28 16:37:59      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:37:59      0s] ---------------------------------------------------------------------------------------------
[05/28 16:37:59      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:37:59      0s] ---------------------------------------------------------------------------------------------
[05/28 16:37:59      0s] 

[05/28 16:37:59    250s]  
_______________________________________________________________________
[05/28 16:38:00    250s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.707 |           |        0 |        4.65 |            |              | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3684 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3683 |      |     |
| drv_fixing_2            |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:05  |        3703 |    0 |   0 |
| global_opt              |           |   49.325 |           |        0 |        4.66 |            |              | 0:00:05  |        3700 |      |     |
| area_reclaiming         |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:03  |        3702 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:13  |        3705 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:38:00    250s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3746.1M, current mem=3720.8M)

[05/28 16:38:00    250s] End: Collecting metrics
[05/28 16:38:00    250s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.6/0:00:12.2 (0.9), totSession cpu/real = 0:04:11.7/0:06:10.7 (0.7), mem = 3664.0M
[05/28 16:38:00    250s] 
[05/28 16:38:00    250s] =============================================================================================
[05/28 16:38:00    250s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[05/28 16:38:00    250s] =============================================================================================
[05/28 16:38:00    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:38:00    250s] ---------------------------------------------------------------------------------------------
[05/28 16:38:00    250s] [ MetricReport           ]      1   0:00:00.8  (   6.7 % )     0:00:00.8 /  0:00:00.3    0.4
[05/28 16:38:00    250s] [ RefinePlace            ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:38:00    250s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:38:00    250s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:38:00    250s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   4.6 % )     0:00:01.3 /  0:00:01.2    0.9
[05/28 16:38:00    250s] [ FullDelayCalc          ]      1   0:00:00.7  (   5.6 % )     0:00:00.7 /  0:00:00.6    0.8
[05/28 16:38:00    250s] [ TimingUpdate           ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:38:00    250s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:00    250s] [ MISC                   ]          0:00:09.5  (  78.1 % )     0:00:09.5 /  0:00:09.5    1.0
[05/28 16:38:00    250s] ---------------------------------------------------------------------------------------------
[05/28 16:38:00    250s]  IncrReplace #1 TOTAL               0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:11.6    0.9
[05/28 16:38:00    250s] ---------------------------------------------------------------------------------------------
[05/28 16:38:00    250s] 
[05/28 16:38:00    250s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/28 16:38:00    250s] *** Timing Is met
[05/28 16:38:00    250s] *** Check timing (0:00:00.0)
[05/28 16:38:00    250s] *** Timing Is met
[05/28 16:38:00    250s] *** Check timing (0:00:00.0)
[05/28 16:38:00    250s] *** Timing Is met
[05/28 16:38:00    250s] *** Check timing (0:00:00.0)
[05/28 16:38:00    250s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/28 16:38:00    250s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:38:00    250s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:38:00    250s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=3680.1M
[05/28 16:38:00    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=3680.1M
[05/28 16:38:00    250s] Cell TOP LLGs are deleted
[05/28 16:38:00    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    250s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3738.2M, EPOCH TIME: 1748464680.477401
[05/28 16:38:00    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    250s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3738.2M, EPOCH TIME: 1748464680.478251
[05/28 16:38:00    250s] Max number of tech site patterns supported in site array is 256.
[05/28 16:38:00    250s] Core basic site is GF22_DST
[05/28 16:38:00    251s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:38:00    251s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:38:00    251s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:38:00    251s] SiteArray: use 995,328 bytes
[05/28 16:38:00    251s] SiteArray: current memory after site array memory allocation 3738.2M
[05/28 16:38:00    251s] SiteArray: FP blocked sites are writable
[05/28 16:38:00    251s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3738.2M, EPOCH TIME: 1748464680.666920
[05/28 16:38:00    251s] Process 585 wires and vias for routing blockage analysis
[05/28 16:38:00    251s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3738.2M, EPOCH TIME: 1748464680.667119
[05/28 16:38:00    251s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:38:00    251s] Atter site array init, number of instance map data is 0.
[05/28 16:38:00    251s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.190, REAL:0.190, MEM:3738.2M, EPOCH TIME: 1748464680.668729
[05/28 16:38:00    251s] 
[05/28 16:38:00    251s] 
[05/28 16:38:00    251s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:00    251s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.193, MEM:3738.2M, EPOCH TIME: 1748464680.670513
[05/28 16:38:00    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    251s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/28 16:38:00    251s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/28 16:38:00    251s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:38:00    251s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:12 mem=3738.2M
[05/28 16:38:00    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:3738.2M, EPOCH TIME: 1748464680.677111
[05/28 16:38:00    251s] Processing tracks to init pin-track alignment.
[05/28 16:38:00    251s] z: 1, totalTracks: 1
[05/28 16:38:00    251s] z: 3, totalTracks: 1
[05/28 16:38:00    251s] z: 5, totalTracks: 1
[05/28 16:38:00    251s] z: 7, totalTracks: 1
[05/28 16:38:00    251s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:38:00    251s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:38:00    251s] Initializing Route Infrastructure for color support ...
[05/28 16:38:00    251s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3738.2M, EPOCH TIME: 1748464680.677458
[05/28 16:38:00    251s] ### Add 31 auto generated vias to default rule
[05/28 16:38:00    251s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3738.2M, EPOCH TIME: 1748464680.683837
[05/28 16:38:00    251s] Route Infrastructure Initialized for color support successfully.
[05/28 16:38:00    251s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:38:00    251s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3738.2M, EPOCH TIME: 1748464680.691616
[05/28 16:38:00    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:00    251s] 
[05/28 16:38:00    251s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:38:00    251s] 
[05/28 16:38:00    251s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:00    251s] OPERPROF:     Starting CMU at level 3, MEM:3738.2M, EPOCH TIME: 1748464680.865802
[05/28 16:38:00    251s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3738.2M, EPOCH TIME: 1748464680.866319
[05/28 16:38:00    251s] 
[05/28 16:38:00    251s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:38:00    251s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.175, MEM:3738.2M, EPOCH TIME: 1748464680.866867
[05/28 16:38:00    251s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3738.2M, EPOCH TIME: 1748464680.866954
[05/28 16:38:00    251s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3738.2M, EPOCH TIME: 1748464680.867407
[05/28 16:38:00    251s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3738.2MB).
[05/28 16:38:00    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.191, MEM:3738.2M, EPOCH TIME: 1748464680.867909
[05/28 16:38:00    251s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:38:00    251s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/28 16:38:00    251s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=3738.2M
[05/28 16:38:00    251s] Begin: Area Reclaim Optimization
[05/28 16:38:00    251s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:12.3/0:06:11.4 (0.7), mem = 3738.2M
[05/28 16:38:00    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.6
[05/28 16:38:01    251s] 
[05/28 16:38:01    251s] Active Setup views: view_slow_mission 
[05/28 16:38:01    251s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1128
[05/28 16:38:01    251s] ### Creating RouteCongInterface, started
[05/28 16:38:01    251s] 
[05/28 16:38:01    251s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:38:01    251s] 
[05/28 16:38:01    251s] #optDebug: {0, 1.000}
[05/28 16:38:01    251s] ### Creating RouteCongInterface, finished
[05/28 16:38:01    251s] {MG  {8 0 1.7 0.287023} }
[05/28 16:38:01    251s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3738.2M, EPOCH TIME: 1748464681.149488
[05/28 16:38:01    251s] Found 0 hard placement blockage before merging.
[05/28 16:38:01    251s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3738.2M, EPOCH TIME: 1748464681.149692
[05/28 16:38:01    251s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.66
[05/28 16:38:01    251s] +---------+---------+--------+--------+------------+--------+
[05/28 16:38:01    251s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 16:38:01    251s] +---------+---------+--------+--------+------------+--------+
[05/28 16:38:01    251s] |    4.66%|        -|   0.000|   0.000|   0:00:00.0| 3754.2M|
[05/28 16:38:01    251s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:38:01    251s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
[05/28 16:38:01    251s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
[05/28 16:38:01    251s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
[05/28 16:38:01    251s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:38:01    251s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/28 16:38:01    251s] |    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
[05/28 16:38:01    251s] +---------+---------+--------+--------+------------+--------+
[05/28 16:38:01    251s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.66
[05/28 16:38:01    251s] 
[05/28 16:38:01    251s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/28 16:38:01    251s] --------------------------------------------------------------
[05/28 16:38:01    251s] |                                   | Total     | Sequential |
[05/28 16:38:01    251s] --------------------------------------------------------------
[05/28 16:38:01    251s] | Num insts resized                 |       0  |       0    |
[05/28 16:38:01    251s] | Num insts undone                  |       0  |       0    |
[05/28 16:38:01    251s] | Num insts Downsized               |       0  |       0    |
[05/28 16:38:01    251s] | Num insts Samesized               |       0  |       0    |
[05/28 16:38:01    251s] | Num insts Upsized                 |       0  |       0    |
[05/28 16:38:01    251s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 16:38:01    251s] --------------------------------------------------------------
[05/28 16:38:01    251s] Bottom Preferred Layer:
[05/28 16:38:01    251s]     None
[05/28 16:38:01    251s] Via Pillar Rule:
[05/28 16:38:01    251s]     None
[05/28 16:38:01    251s] Finished writing unified metrics of routing constraints.
[05/28 16:38:01    251s] 
[05/28 16:38:01    251s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 16:38:01    251s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[05/28 16:38:01    251s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3754.2M, EPOCH TIME: 1748464681.442652
[05/28 16:38:01    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/28 16:38:01    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    251s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.011, MEM:3754.2M, EPOCH TIME: 1748464681.453920
[05/28 16:38:01    251s] *** Finished re-routing un-routed nets (3754.2M) ***
[05/28 16:38:01    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:3754.2M, EPOCH TIME: 1748464681.461245
[05/28 16:38:01    251s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3754.2M, EPOCH TIME: 1748464681.461610
[05/28 16:38:01    251s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3754.2M, EPOCH TIME: 1748464681.465592
[05/28 16:38:01    251s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3754.2M, EPOCH TIME: 1748464681.474520
[05/28 16:38:01    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    252s] 
[05/28 16:38:01    252s] 
[05/28 16:38:01    252s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:01    252s] OPERPROF:     Starting CMU at level 3, MEM:3754.2M, EPOCH TIME: 1748464681.680359
[05/28 16:38:01    252s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:3754.2M, EPOCH TIME: 1748464681.680958
[05/28 16:38:01    252s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.207, MEM:3754.2M, EPOCH TIME: 1748464681.681479
[05/28 16:38:01    252s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3754.2M, EPOCH TIME: 1748464681.681582
[05/28 16:38:01    252s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.000, MEM:3754.2M, EPOCH TIME: 1748464681.681962
[05/28 16:38:01    252s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3754.2M, EPOCH TIME: 1748464681.682322
[05/28 16:38:01    252s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3754.2M, EPOCH TIME: 1748464681.682455
[05/28 16:38:01    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.221, MEM:3754.2M, EPOCH TIME: 1748464681.682643
[05/28 16:38:01    252s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:38:01    252s] 
[05/28 16:38:01    252s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3754.2M) ***
[05/28 16:38:01    252s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:38:01    252s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1128
[05/28 16:38:01    252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.6
[05/28 16:38:01    252s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:13.2/0:06:12.2 (0.7), mem = 3754.2M
[05/28 16:38:01    252s] 
[05/28 16:38:01    252s] =============================================================================================
[05/28 16:38:01    252s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[05/28 16:38:01    252s] =============================================================================================
[05/28 16:38:01    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:38:01    252s] ---------------------------------------------------------------------------------------------
[05/28 16:38:01    252s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:01    252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:01    252s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.5
[05/28 16:38:01    252s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:01    252s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:01    252s] [ OptimizationStep       ]      1   0:00:00.0  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:38:01    252s] [ OptSingleIteration     ]      4   0:00:00.1  (   8.0 % )     0:00:00.2 /  0:00:00.3    1.0
[05/28 16:38:01    252s] [ OptGetWeight           ]    220   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.5
[05/28 16:38:01    252s] [ OptEval                ]    220   0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:38:01    252s] [ OptCommit              ]    220   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.6
[05/28 16:38:01    252s] [ PostCommitDelayUpdate  ]    220   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:38:01    252s] [ RefinePlace            ]      1   0:00:00.3  (  31.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:38:01    252s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:01    252s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:01    252s] [ MISC                   ]          0:00:00.3  (  31.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:38:01    252s] ---------------------------------------------------------------------------------------------
[05/28 16:38:01    252s]  AreaOpt #2 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 16:38:01    252s] ---------------------------------------------------------------------------------------------
[05/28 16:38:01    252s] 
[05/28 16:38:01    252s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/28 16:38:01    252s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3746.2M, EPOCH TIME: 1748464681.700966
[05/28 16:38:01    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:01    252s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3688.2M, EPOCH TIME: 1748464681.709486
[05/28 16:38:01    252s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3688.21M, totSessionCpu=0:04:13).
[05/28 16:38:01    252s] Begin: Collecting metrics
[05/28 16:38:01    252s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.707 |           |        0 |        4.65 |            |              | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3684 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3683 |      |     |
| drv_fixing_2            |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:05  |        3703 |    0 |   0 |
| global_opt              |           |   49.325 |           |        0 |        4.66 |            |              | 0:00:05  |        3700 |      |     |
| area_reclaiming         |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:03  |        3702 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:13  |        3705 |      |     |
| area_reclaiming_2       |    49.713 |   49.336 |         0 |        0 |        4.66 |            |              | 0:00:01  |        3688 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:38:01    252s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3720.8M, current mem=3718.7M)

[05/28 16:38:01    252s] End: Collecting metrics
[05/28 16:38:02    252s] **INFO: Flow update: Design timing is met.
[05/28 16:38:02    252s] Begin: GigaOpt postEco DRV Optimization
[05/28 16:38:02    252s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[05/28 16:38:02    252s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:13.5/0:06:12.5 (0.7), mem = 3688.2M
[05/28 16:38:02    252s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:38:02    252s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:38:02    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.7
[05/28 16:38:02    252s] 
[05/28 16:38:02    252s] Active Setup views: view_slow_mission 
[05/28 16:38:02    252s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3688.2M, EPOCH TIME: 1748464682.253188
[05/28 16:38:02    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:02    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:02    252s] 
[05/28 16:38:02    252s] 
[05/28 16:38:02    252s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:02    252s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.173, MEM:3688.2M, EPOCH TIME: 1748464682.425982
[05/28 16:38:02    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:02    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:02    252s] [oiPhyDebug] optDemand 516404160.00, spDemand 516404160.00.
[05/28 16:38:02    252s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1128
[05/28 16:38:02    252s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:38:02    252s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:14 mem=3688.2M
[05/28 16:38:02    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:3688.2M, EPOCH TIME: 1748464682.432249
[05/28 16:38:02    252s] Processing tracks to init pin-track alignment.
[05/28 16:38:02    252s] z: 1, totalTracks: 1
[05/28 16:38:02    252s] z: 3, totalTracks: 1
[05/28 16:38:02    252s] z: 5, totalTracks: 1
[05/28 16:38:02    252s] z: 7, totalTracks: 1
[05/28 16:38:02    252s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 16:38:02    252s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:38:02    252s] Initializing Route Infrastructure for color support ...
[05/28 16:38:02    252s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3688.2M, EPOCH TIME: 1748464682.432614
[05/28 16:38:02    252s] ### Add 31 auto generated vias to default rule
[05/28 16:38:02    252s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3688.2M, EPOCH TIME: 1748464682.436449
[05/28 16:38:02    252s] Route Infrastructure Initialized for color support successfully.
[05/28 16:38:02    252s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:38:02    252s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3688.2M, EPOCH TIME: 1748464682.444201
[05/28 16:38:02    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:02    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:02    253s] 
[05/28 16:38:02    253s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:38:02    253s] 
[05/28 16:38:02    253s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:02    253s] OPERPROF:     Starting CMU at level 3, MEM:3688.2M, EPOCH TIME: 1748464682.618174
[05/28 16:38:02    253s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3688.2M, EPOCH TIME: 1748464682.618751
[05/28 16:38:02    253s] 
[05/28 16:38:02    253s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:38:02    253s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.175, MEM:3688.2M, EPOCH TIME: 1748464682.619266
[05/28 16:38:02    253s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3688.2M, EPOCH TIME: 1748464682.619361
[05/28 16:38:02    253s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3688.2M, EPOCH TIME: 1748464682.619829
[05/28 16:38:02    253s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3688.2MB).
[05/28 16:38:02    253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.188, MEM:3688.2M, EPOCH TIME: 1748464682.620317
[05/28 16:38:02    253s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:38:02    253s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1128
[05/28 16:38:02    253s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=3688.2M
[05/28 16:38:02    253s] ### Creating RouteCongInterface, started
[05/28 16:38:02    253s] 
[05/28 16:38:02    253s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 16:38:02    253s] 
[05/28 16:38:02    253s] #optDebug: {0, 1.000}
[05/28 16:38:02    253s] ### Creating RouteCongInterface, finished
[05/28 16:38:02    253s] {MG  {8 0 1.7 0.287023} }
[05/28 16:38:02    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:02    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:02    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:03    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:03    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:03    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:03    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:03    253s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:38:03    253s] AoF 551.2950um
[05/28 16:38:03    253s] [GPS-DRV] Optimizer inputs ============================= 
[05/28 16:38:03    253s] [GPS-DRV] drvFixingStage: Small Scale
[05/28 16:38:03    253s] [GPS-DRV] costLowerBound: 0.1
[05/28 16:38:03    253s] [GPS-DRV] setupTNSCost  : 1
[05/28 16:38:03    253s] [GPS-DRV] maxIter       : 3
[05/28 16:38:03    253s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/28 16:38:03    253s] [GPS-DRV] Optimizer parameters ============================= 
[05/28 16:38:03    253s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/28 16:38:03    253s] [GPS-DRV] maxDensity (design): 0.95
[05/28 16:38:03    253s] [GPS-DRV] maxLocalDensity: 0.98
[05/28 16:38:03    253s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/28 16:38:03    253s] [GPS-DRV] Dflt RT Characteristic Length 338.735um AoF 551.295um x 1
[05/28 16:38:03    253s] [GPS-DRV] isCPECostingOn: false
[05/28 16:38:03    253s] [GPS-DRV] All active and enabled setup views
[05/28 16:38:03    253s] [GPS-DRV]     view_slow_mission
[05/28 16:38:03    253s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 16:38:03    253s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 16:38:03    253s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/28 16:38:03    253s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[05/28 16:38:03    253s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/28 16:38:03    253s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3746.4M, EPOCH TIME: 1748464683.274780
[05/28 16:38:03    253s] Found 0 hard placement blockage before merging.
[05/28 16:38:03    253s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3746.4M, EPOCH TIME: 1748464683.274938
[05/28 16:38:03    253s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/28 16:38:03    253s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/28 16:38:03    253s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:38:03    253s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 16:38:03    253s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:38:03    253s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 16:38:03    253s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:38:03    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:38:03    253s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.34|     0.00|       0|       0|       0|  4.66%|          |         |
[05/28 16:38:03    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:38:03    253s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.34|     0.00|       0|       0|       0|  4.66%| 0:00:00.0|  3746.4M|
[05/28 16:38:03    253s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:38:03    253s] Bottom Preferred Layer:
[05/28 16:38:03    253s]     None
[05/28 16:38:03    253s] Via Pillar Rule:
[05/28 16:38:03    253s]     None
[05/28 16:38:03    253s] Finished writing unified metrics of routing constraints.
[05/28 16:38:03    253s] 
[05/28 16:38:03    253s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3746.4M) ***
[05/28 16:38:03    253s] 
[05/28 16:38:03    253s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:38:03    253s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 6015.95, Stn-len 0
[05/28 16:38:03    253s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1128
[05/28 16:38:03    253s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3746.4M, EPOCH TIME: 1748464683.314496
[05/28 16:38:03    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/28 16:38:03    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:03    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:03    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:03    253s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:3688.4M, EPOCH TIME: 1748464683.329507
[05/28 16:38:03    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.7
[05/28 16:38:03    253s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:04:14.8/0:06:13.8 (0.7), mem = 3688.4M
[05/28 16:38:03    253s] 
[05/28 16:38:03    253s] =============================================================================================
[05/28 16:38:03    253s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.10-p003_1
[05/28 16:38:03    253s] =============================================================================================
[05/28 16:38:03    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:38:03    253s] ---------------------------------------------------------------------------------------------
[05/28 16:38:03    253s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:03    253s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:03    253s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:38:03    253s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 16:38:03    253s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:03    253s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:03    253s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[05/28 16:38:03    253s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:03    253s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:03    253s] [ DetailPlaceInit        ]      1   0:00:00.2  (  14.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:38:03    253s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:03    253s] [ MISC                   ]          0:00:01.1  (  81.2 % )     0:00:01.1 /  0:00:01.0    1.0
[05/28 16:38:03    253s] ---------------------------------------------------------------------------------------------
[05/28 16:38:03    253s]  DrvOpt #3 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 16:38:03    253s] ---------------------------------------------------------------------------------------------
[05/28 16:38:03    253s] 
[05/28 16:38:03    253s] Begin: Collecting metrics
[05/28 16:38:03    253s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.707 |           |        0 |        4.65 |            |              | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3684 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3683 |      |     |
| drv_fixing_2            |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:05  |        3703 |    0 |   0 |
| global_opt              |           |   49.325 |           |        0 |        4.66 |            |              | 0:00:05  |        3700 |      |     |
| area_reclaiming         |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:03  |        3702 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:13  |        3705 |      |     |
| area_reclaiming_2       |    49.713 |   49.336 |         0 |        0 |        4.66 |            |              | 0:00:01  |        3688 |      |     |
| drv_eco_fixing          |    49.713 |   49.336 |         0 |        0 |        4.66 |            |              | 0:00:01  |        3688 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:38:03    254s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3718.7M, current mem=3716.8M)

[05/28 16:38:03    254s] End: Collecting metrics
[05/28 16:38:03    254s] End: GigaOpt postEco DRV Optimization
[05/28 16:38:03    254s] **INFO: Flow update: Design timing is met.
[05/28 16:38:03    254s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[05/28 16:38:03    254s] **INFO: Flow update: Design timing is met.
[05/28 16:38:03    254s] **INFO: Flow update: Design timing is met.
[05/28 16:38:03    254s] Register exp ratio and priority group on 0 nets on 1149 nets : 
[05/28 16:38:03    254s] 
[05/28 16:38:03    254s] Active setup views:
[05/28 16:38:03    254s]  view_slow_mission
[05/28 16:38:03    254s]   Dominating endpoints: 0
[05/28 16:38:03    254s]   Dominating TNS: -0.000
[05/28 16:38:03    254s] 
[05/28 16:38:04    254s] Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
[05/28 16:38:04    254s] PreRoute RC Extraction called for design TOP.
[05/28 16:38:04    254s] RC Extraction called in multi-corner(2) mode.
[05/28 16:38:04    254s] RCMode: PreRoute
[05/28 16:38:04    254s]       RC Corner Indexes            0       1   
[05/28 16:38:04    254s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:38:04    254s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:38:04    254s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:38:04    254s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:38:04    254s] Shrink Factor                : 1.00000
[05/28 16:38:04    254s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:38:04    254s] Using Quantus QRC technology file ...
[05/28 16:38:04    254s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/28 16:38:04    254s] Grid density data update skipped
[05/28 16:38:04    254s] eee: pegSigSF=1.070000
[05/28 16:38:04    254s] Initializing multi-corner resistance tables ...
[05/28 16:38:04    254s] eee: Grid unit RC data computation started
[05/28 16:38:04    254s] eee: Grid unit RC data computation completed
[05/28 16:38:04    254s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:38:04    254s] eee: l=2 avDens=0.043804 usedTrk=286.808888 availTrk=6547.500000 sigTrk=286.808888
[05/28 16:38:04    254s] eee: l=3 avDens=0.128609 usedTrk=424.410553 availTrk=3300.000000 sigTrk=424.410553
[05/28 16:38:04    254s] eee: l=4 avDens=0.081351 usedTrk=253.815184 availTrk=3120.000000 sigTrk=253.815184
[05/28 16:38:04    254s] eee: l=5 avDens=0.056938 usedTrk=163.982779 availTrk=2880.000000 sigTrk=163.982779
[05/28 16:38:04    254s] eee: l=6 avDens=0.000985 usedTrk=0.650000 availTrk=660.000000 sigTrk=0.650000
[05/28 16:38:04    254s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:38:04    254s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:38:04    254s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:38:04    254s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:38:04    254s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:38:04    254s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:38:04    254s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:38:04    254s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.375600 aWlH=0.000000 lMod=0 pMax=0.854700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:38:04    254s] eee: NetCapCache creation started. (Current Mem: 3667.004M) 
[05/28 16:38:04    254s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3667.004M) 
[05/28 16:38:04    254s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:38:04    254s] eee: Metal Layers Info:
[05/28 16:38:04    254s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:38:04    254s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:38:04    254s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:38:04    254s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:38:04    254s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:38:04    254s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:38:04    254s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:38:04    254s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:38:04    254s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:38:04    254s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:38:04    254s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:38:04    254s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:38:04    254s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:38:04    254s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:38:04    254s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:38:04    254s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:38:04    254s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3667.004M)
[05/28 16:38:04    254s] Skewing Data Summary (End_of_FINAL)
[05/28 16:38:04    254s] 
[05/28 16:38:04    254s] Skew summary for view view_slow_mission:
[05/28 16:38:04    254s] * Accumulated skew : count = 0
[05/28 16:38:04    254s] *     Internal use : count = 0
[05/28 16:38:04    254s] 
[05/28 16:38:04    254s] Starting delay calculation for Setup views
[05/28 16:38:04    254s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:38:04    254s] #################################################################################
[05/28 16:38:04    254s] # Design Stage: PreRoute
[05/28 16:38:04    254s] # Design Name: TOP
[05/28 16:38:04    254s] # Design Mode: 22nm
[05/28 16:38:04    254s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:38:04    254s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:38:04    254s] # Signoff Settings: SI Off 
[05/28 16:38:04    254s] #################################################################################
[05/28 16:38:05    255s] Calculate delays in BcWc mode...
[05/28 16:38:05    255s] Topological Sorting (REAL = 0:00:00.0, MEM = 3690.8M, InitMEM = 3690.8M)
[05/28 16:38:05    255s] Start delay calculation (fullDC) (1 T). (MEM=3722.18)
[05/28 16:38:05    255s] End AAE Lib Interpolated Model. (MEM=3690.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:38:05    255s] Total number of fetched objects 1149
[05/28 16:38:05    255s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:38:05    255s] End delay calculation. (MEM=3728.39 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:38:05    255s] End delay calculation (fullDC). (MEM=3728.39 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 16:38:05    255s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3716.5M) ***
[05/28 16:38:05    255s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:17 mem=3716.5M)
[05/28 16:38:05    255s] OPTC: user 20.0
[05/28 16:38:05    255s] Reported timing to dir ./timingReports
[05/28 16:38:05    255s] **optDesign ... cpu = 0:00:55, real = 0:01:20, mem = 3718.2M, totSessionCpu=0:04:17 **
[05/28 16:38:05    255s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3654.5M, EPOCH TIME: 1748464685.668735
[05/28 16:38:05    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:05    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:05    256s] 
[05/28 16:38:05    256s] 
[05/28 16:38:05    256s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:05    256s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.187, MEM:3654.5M, EPOCH TIME: 1748464685.855744
[05/28 16:38:05    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:05    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:08    256s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.336  | 49.713  | 49.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/28 16:38:08    256s] Begin: Collecting metrics
[05/28 16:38:08    256s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 16:38:08    256s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 16:38:08      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.7M
[05/28 16:38:08      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3716.8M, current mem=3346.2M)
[05/28 16:38:09      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3352.0M, current mem=3346.9M)
[05/28 16:38:09      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.7M
[05/28 16:38:09      0s] 
[05/28 16:38:09      0s] =============================================================================================
[05/28 16:38:09      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[05/28 16:38:09      0s] =============================================================================================
[05/28 16:38:09      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:38:09      0s] ---------------------------------------------------------------------------------------------
[05/28 16:38:09      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:38:09      0s] ---------------------------------------------------------------------------------------------
[05/28 16:38:09      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:38:09      0s] ---------------------------------------------------------------------------------------------
[05/28 16:38:09      0s] 

[05/28 16:38:09    256s]  
_______________________________________________________________________
[05/28 16:38:09    256s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:38:09    256s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/28 16:38:09    256s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/28 16:38:09    256s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[05/28 16:38:09    256s] | initial_summary         |           |   49.707 |           |        0 |        4.65 |            |              | 0:00:01  |        3674 |    0 |   2 |
[05/28 16:38:09    256s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3684 |      |     |
[05/28 16:38:09    256s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3683 |      |     |
[05/28 16:38:09    256s] | drv_fixing_2            |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:05  |        3703 |    0 |   0 |
[05/28 16:38:09    256s] | global_opt              |           |   49.325 |           |        0 |        4.66 |            |              | 0:00:05  |        3700 |      |     |
[05/28 16:38:09    256s] | area_reclaiming         |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:03  |        3702 |      |     |
[05/28 16:38:09    256s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:13  |        3705 |      |     |
[05/28 16:38:09    256s] | area_reclaiming_2       |    49.713 |   49.336 |         0 |        0 |        4.66 |            |              | 0:00:01  |        3688 |      |     |
[05/28 16:38:09    256s] | drv_eco_fixing          |    49.713 |   49.336 |         0 |        0 |        4.66 |            |              | 0:00:01  |        3688 |    0 |   0 |
[05/28 16:38:09    256s] | final_summary           |    49.713 |   49.336 |           |        0 |        4.66 |            |              | 0:00:04  |        3671 |    0 |   0 |
[05/28 16:38:09    256s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:38:09    256s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=3719.8M, current mem=3719.8M)

[05/28 16:38:09    256s] End: Collecting metrics
[05/28 16:38:09    256s] **optDesign ... cpu = 0:00:57, real = 0:01:24, mem = 3719.8M, totSessionCpu=0:04:18 **
[05/28 16:38:09    257s] 
[05/28 16:38:09    257s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:38:09    257s] Deleting Lib Analyzer.
[05/28 16:38:09    257s] 
[05/28 16:38:09    257s] TimeStamp Deleting Cell Server End ...
[05/28 16:38:09    257s] *** Finished optDesign ***
[05/28 16:38:09    257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:38:09    257s] UM:*                                                                   final
[05/28 16:38:09    257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:38:09    257s] UM:*                                                                   opt_design_prects
[05/28 16:38:09    257s] 
[05/28 16:38:09    257s] Creating Lib Analyzer ...
[05/28 16:38:09    257s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:38:09    257s] 
[05/28 16:38:09    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:38:09    257s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:38:09    257s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:38:09    257s] Summary for sequential cells identification: 
[05/28 16:38:09    257s]   Identified SBFF number: 299
[05/28 16:38:09    257s]   Identified MBFF number: 75
[05/28 16:38:09    257s]   Identified SB Latch number: 22
[05/28 16:38:09    257s]   Identified MB Latch number: 0
[05/28 16:38:09    257s]   Not identified SBFF number: 15
[05/28 16:38:09    257s]   Not identified MBFF number: 0
[05/28 16:38:09    257s]   Not identified SB Latch number: 0
[05/28 16:38:09    257s]   Not identified MB Latch number: 0
[05/28 16:38:09    257s]   Number of sequential cells which are not FFs: 45
[05/28 16:38:09    257s]  Visiting view : view_slow_mission
[05/28 16:38:09    257s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:38:09    257s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:38:09    257s]  Visiting view : view_fast_mission
[05/28 16:38:09    257s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:38:09    257s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:38:09    257s] TLC MultiMap info (StdDelay):
[05/28 16:38:09    257s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:38:09    257s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:38:09    257s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:38:09    257s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:38:09    257s]  Setting StdDelay to: 6.1ps
[05/28 16:38:09    257s] 
[05/28 16:38:09    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:38:10    258s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:38:10    258s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:38:10    258s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:38:10    258s] 
[05/28 16:38:10    258s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:38:12    259s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:21 mem=3670.7M
[05/28 16:38:12    260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:21 mem=3670.7M
[05/28 16:38:12    260s] Creating Lib Analyzer, finished. 
[05/28 16:38:47    260s] Info: final physical memory for 2 CRR processes is 1780.08MB.
[05/28 16:38:52    260s] Info: Summary of CRR changes:
[05/28 16:38:52    260s]       - Timing transform commits:       0
[05/28 16:38:52    260s] 
[05/28 16:38:52    260s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:08 real=  0:02:38)
[05/28 16:38:52    260s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.6 real=0:00:04.6)
[05/28 16:38:52    260s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.9 real=0:00:05.0)
[05/28 16:38:52    260s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.7 real=0:00:04.6)
[05/28 16:38:52    260s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:10.1 real=0:00:10.1)
[05/28 16:38:52    260s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[05/28 16:38:52    260s] Deleting Lib Analyzer.
[05/28 16:38:52    260s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:38:52    260s] clean pInstBBox. size 0
[05/28 16:38:52    260s] Cell TOP LLGs are deleted
[05/28 16:38:52    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    260s] 
[05/28 16:38:52    260s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:38:52    260s] 
[05/28 16:38:52    260s] TimeStamp Deleting Cell Server End ...
[05/28 16:38:52    260s] Disable CTE adjustment.
[05/28 16:38:52    260s] Disable Layer aware incrSKP.
[05/28 16:38:52    260s] Info: pop threads available for lower-level modules during optimization.
[05/28 16:38:52    260s] #optDebug: fT-D <X 1 0 0 0>
[05/28 16:38:52    260s] VSMManager cleared!
[05/28 16:38:52    260s] **place_opt_design ... cpu = 0:01:21, real = 0:02:29, mem = 3569.7M **
[05/28 16:38:52    260s] *** Finished GigaPlace ***
[05/28 16:38:52    260s] 
[05/28 16:38:52    260s] *** Summary of all messages that are not suppressed in this session:
[05/28 16:38:52    260s] Severity  ID               Count  Summary                                  
[05/28 16:38:52    260s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/28 16:38:52    260s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[05/28 16:38:52    260s] *** Message Summary: 7 warning(s), 0 error(s)
[05/28 16:38:52    260s] 
[05/28 16:38:52    260s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:21.4/0:02:29.2 (0.5), totSession cpu/real = 0:04:21.7/0:07:03.0 (0.6), mem = 3569.7M
[05/28 16:38:52    260s] 
[05/28 16:38:52    260s] =============================================================================================
[05/28 16:38:52    260s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[05/28 16:38:52    260s] =============================================================================================
[05/28 16:38:52    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:38:52    260s] ---------------------------------------------------------------------------------------------
[05/28 16:38:52    260s] [ InitOpt                ]      1   0:00:40.4  (  27.1 % )     0:00:42.7 /  0:00:18.8    0.4
[05/28 16:38:52    260s] [ GlobalOpt              ]      1   0:00:04.6  (   3.1 % )     0:00:04.6 /  0:00:04.5    1.0
[05/28 16:38:52    260s] [ DrvOpt                 ]      3   0:00:06.4  (   4.3 % )     0:00:06.4 /  0:00:06.4    1.0
[05/28 16:38:52    260s] [ SimplifyNetlist        ]      1   0:00:04.2  (   2.8 % )     0:00:04.2 /  0:00:04.2    1.0
[05/28 16:38:52    260s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:52    260s] [ AreaOpt                ]      2   0:00:03.4  (   2.3 % )     0:00:03.7 /  0:00:03.8    1.0
[05/28 16:38:52    260s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:38:52    260s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.3 % )     0:00:04.7 /  0:00:02.3    0.5
[05/28 16:38:52    260s] [ MetricReport           ]     10   0:00:03.6  (   2.4 % )     0:00:03.6 /  0:00:02.6    0.7
[05/28 16:38:52    260s] [ DrvReport              ]      2   0:00:02.2  (   1.5 % )     0:00:02.2 /  0:00:00.1    0.1
[05/28 16:38:52    260s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.7
[05/28 16:38:52    260s] [ CellServerInit         ]      6   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 16:38:52    260s] [ LibAnalyzerInit        ]      1   0:00:02.8  (   1.9 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 16:38:52    260s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:52    260s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 16:38:52    260s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:52    260s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:38:52    260s] [ GlobalPlace            ]      1   0:00:21.3  (  14.3 % )     0:00:21.7 /  0:00:20.8    1.0
[05/28 16:38:52    260s] [ IncrReplace            ]      1   0:00:09.8  (   6.5 % )     0:00:12.2 /  0:00:11.6    0.9
[05/28 16:38:52    260s] [ RefinePlace            ]      3   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 16:38:52    260s] [ DetailPlaceInit        ]      5   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 16:38:52    260s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 16:38:52    260s] [ ExtractRC              ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.8
[05/28 16:38:52    260s] [ UpdateTimingGraph      ]      7   0:00:01.9  (   1.3 % )     0:00:04.6 /  0:00:04.0    0.9
[05/28 16:38:52    260s] [ FullDelayCalc          ]      3   0:00:02.1  (   1.4 % )     0:00:02.1 /  0:00:01.7    0.8
[05/28 16:38:52    260s] [ TimingUpdate           ]     35   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:00.8    0.8
[05/28 16:38:52    260s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 16:38:52    260s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 16:38:52    260s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.9
[05/28 16:38:52    260s] [ MISC                   ]          0:00:41.9  (  28.1 % )     0:00:41.9 /  0:00:02.5    0.1
[05/28 16:38:52    260s] ---------------------------------------------------------------------------------------------
[05/28 16:38:52    260s]  place_opt_design #1 TOTAL          0:02:29.2  ( 100.0 % )     0:02:29.2 /  0:01:21.4    0.5
[05/28 16:38:52    260s] ---------------------------------------------------------------------------------------------
[05/28 16:38:52    260s] 
[05/28 16:38:52    260s] #% End place_opt_design (date=05/28 16:38:52, total cpu=0:01:22, real=0:02:29, peak res=3746.1M, current mem=3611.3M)
[05/28 16:38:52    260s] <CMD> addTieHiLo -cell {UDB116SVT24_TIE0_ECOCT_1 UDB116SVT24_TIE1_ECOCT_1}
[05/28 16:38:52    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:3569.7M, EPOCH TIME: 1748464732.595639
[05/28 16:38:52    260s] Processing tracks to init pin-track alignment.
[05/28 16:38:52    260s] z: 1, totalTracks: 1
[05/28 16:38:52    260s] z: 3, totalTracks: 1
[05/28 16:38:52    260s] z: 5, totalTracks: 1
[05/28 16:38:52    260s] z: 7, totalTracks: 1
[05/28 16:38:52    260s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:38:52    260s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:38:52    260s] Initializing Route Infrastructure for color support ...
[05/28 16:38:52    260s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3569.7M, EPOCH TIME: 1748464732.596027
[05/28 16:38:52    260s] ### Add 31 auto generated vias to default rule
[05/28 16:38:52    260s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3569.7M, EPOCH TIME: 1748464732.602525
[05/28 16:38:52    260s] Route Infrastructure Initialized for color support successfully.
[05/28 16:38:52    260s] Cell TOP LLGs are deleted
[05/28 16:38:52    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    260s] # Building TOP llgBox search-tree.
[05/28 16:38:52    260s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:38:52    260s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3569.7M, EPOCH TIME: 1748464732.616384
[05/28 16:38:52    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    260s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3569.7M, EPOCH TIME: 1748464732.617214
[05/28 16:38:52    260s] Max number of tech site patterns supported in site array is 256.
[05/28 16:38:52    260s] Core basic site is GF22_DST
[05/28 16:38:52    260s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:38:52    260s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:38:52    260s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:38:52    260s] SiteArray: use 995,328 bytes
[05/28 16:38:52    260s] SiteArray: current memory after site array memory allocation 3569.7M
[05/28 16:38:52    260s] SiteArray: FP blocked sites are writable
[05/28 16:38:52    260s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:38:52    260s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3569.7M, EPOCH TIME: 1748464732.816681
[05/28 16:38:52    260s] Process 24561 wires and vias for routing blockage analysis
[05/28 16:38:52    260s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:3569.7M, EPOCH TIME: 1748464732.822519
[05/28 16:38:52    261s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:38:52    261s] Atter site array init, number of instance map data is 0.
[05/28 16:38:52    261s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.283, MEM:3569.7M, EPOCH TIME: 1748464732.899888
[05/28 16:38:52    261s] 
[05/28 16:38:52    261s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:38:52    261s] 
[05/28 16:38:52    261s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:52    261s] 
[05/28 16:38:52    261s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:38:52    261s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.285, MEM:3569.7M, EPOCH TIME: 1748464732.901791
[05/28 16:38:52    261s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3569.7M, EPOCH TIME: 1748464732.901884
[05/28 16:38:52    261s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3569.7M, EPOCH TIME: 1748464732.902225
[05/28 16:38:52    261s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3569.7MB).
[05/28 16:38:52    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.308, MEM:3569.7M, EPOCH TIME: 1748464732.903989
[05/28 16:38:52    261s] Options: No distance constraint, No Fan-out constraint.
[05/28 16:38:52    261s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3569.7M, EPOCH TIME: 1748464732.904128
[05/28 16:38:52    261s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3569.7M, EPOCH TIME: 1748464732.904222
[05/28 16:38:52    261s] INFO: Total Number of Tie Cells (UDB116SVT24_TIE0_ECOCT_1) placed: 0  
[05/28 16:38:52    261s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3569.7M, EPOCH TIME: 1748464732.907687
[05/28 16:38:52    261s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3569.7M, EPOCH TIME: 1748464732.907797
[05/28 16:38:52    261s] INFO: Total Number of Tie Cells (UDB116SVT24_TIE1_ECOCT_1) placed: 0  
[05/28 16:38:52    261s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3569.7M, EPOCH TIME: 1748464732.909616
[05/28 16:38:52    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1128).
[05/28 16:38:52    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    261s] Cell TOP LLGs are deleted
[05/28 16:38:52    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    261s] # Resetting pin-track-align track data.
[05/28 16:38:52    261s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.027, MEM:3569.7M, EPOCH TIME: 1748464732.936153
[05/28 16:38:52    261s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
[05/28 16:38:52    261s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
[05/28 16:38:52    261s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
[05/28 16:38:52    261s] <CMD> addDeCap -totCap 5000
[05/28 16:38:52    261s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:3569.7M, EPOCH TIME: 1748464732.937796
[05/28 16:38:52    261s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3569.7M, EPOCH TIME: 1748464732.937947
[05/28 16:38:52    261s] Processing tracks to init pin-track alignment.
[05/28 16:38:52    261s] z: 1, totalTracks: 1
[05/28 16:38:52    261s] z: 3, totalTracks: 1
[05/28 16:38:52    261s] z: 5, totalTracks: 1
[05/28 16:38:52    261s] z: 7, totalTracks: 1
[05/28 16:38:52    261s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:38:52    261s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:38:52    261s] Initializing Route Infrastructure for color support ...
[05/28 16:38:52    261s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3569.7M, EPOCH TIME: 1748464732.938229
[05/28 16:38:52    261s] ### Add 31 auto generated vias to default rule
[05/28 16:38:52    261s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.004, MEM:3569.7M, EPOCH TIME: 1748464732.942054
[05/28 16:38:52    261s] Route Infrastructure Initialized for color support successfully.
[05/28 16:38:52    261s] Cell TOP LLGs are deleted
[05/28 16:38:52    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    261s] # Building TOP llgBox search-tree.
[05/28 16:38:52    261s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:38:52    261s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3569.7M, EPOCH TIME: 1748464732.949978
[05/28 16:38:52    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:52    261s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3569.7M, EPOCH TIME: 1748464732.950461
[05/28 16:38:52    261s] Max number of tech site patterns supported in site array is 256.
[05/28 16:38:52    261s] Core basic site is GF22_DST
[05/28 16:38:52    261s] Processing tracks to init pin-track alignment.
[05/28 16:38:52    261s] z: 1, totalTracks: 1
[05/28 16:38:52    261s] z: 3, totalTracks: 1
[05/28 16:38:52    261s] z: 5, totalTracks: 1
[05/28 16:38:52    261s] z: 7, totalTracks: 1
[05/28 16:38:53    261s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:38:53    261s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:38:53    261s] Fast DP-INIT is on for default
[05/28 16:38:53    261s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:38:53    261s] Atter site array init, number of instance map data is 0.
[05/28 16:38:53    261s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.260, REAL:0.254, MEM:3569.7M, EPOCH TIME: 1748464733.204123
[05/28 16:38:53    261s] 
[05/28 16:38:53    261s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:38:53    261s] 
[05/28 16:38:53    261s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:53    261s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.260, REAL:0.256, MEM:3569.7M, EPOCH TIME: 1748464733.205981
[05/28 16:38:53    261s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3569.7M, EPOCH TIME: 1748464733.206079
[05/28 16:38:53    261s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3569.7M, EPOCH TIME: 1748464733.206310
[05/28 16:38:53    261s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3569.7MB).
[05/28 16:38:53    261s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.270, REAL:0.269, MEM:3569.7M, EPOCH TIME: 1748464733.206711
[05/28 16:38:53    261s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.270, REAL:0.269, MEM:3569.7M, EPOCH TIME: 1748464733.206773
[05/28 16:38:53    261s] Add decoupling capacitance in area (4.06 4) (109.852 108.76).
[05/28 16:38:53    261s] Total decoupling capacitance threshold is 5000 fF.
[05/28 16:38:53    261s] The capacitance of the already placed decoupling capacitance instances is 0 fF.
[05/28 16:38:53    261s] The decoupling capacitance needed is 5000 fF.
[05/28 16:38:53    261s] Add decoupling capacitance cells with low effort (homogeneous) approach.
[05/28 16:38:53    261s] Iteration 0:
[05/28 16:38:53    261s]    Added 313 instances (5000 fF).
[05/28 16:38:53    261s]    Checking for DRC violations on added decoupling instances.
[05/28 16:38:53    261s] ### Add 31 auto generated vias to default rule
[05/28 16:38:53    261s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:38:53    261s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:38:53    261s]    Found 30 DRC violations. (CPU 0:00:00.3)
[05/28 16:38:53    261s]    Deleted 6 instances (96 fF) due to DRC violation.
[05/28 16:38:53    261s] Iteration 1:
[05/28 16:38:53    261s]    Added 12 instances (96 fF).
[05/28 16:38:53    261s]    Checking for DRC violations on added decoupling instances.
[05/28 16:38:53    261s] ### Add 31 auto generated vias to default rule
[05/28 16:38:53    261s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:38:53    261s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:38:53    261s]    Found 0 DRC violations. (CPU 0:00:00.1)
[05/28 16:38:53    261s] Added 319 decoupling capacitance instances. Total capacitance is 5000 fF.
[05/28 16:38:53    261s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3844.8M, EPOCH TIME: 1748464733.697273
[05/28 16:38:53    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1453).
[05/28 16:38:53    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:53    261s] Cell TOP LLGs are deleted
[05/28 16:38:53    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:53    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:53    261s] # Resetting pin-track-align track data.
[05/28 16:38:53    261s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.030, REAL:0.031, MEM:3568.9M, EPOCH TIME: 1748464733.728351
[05/28 16:38:53    261s] <CMD> reportCongestion -overflow
[05/28 16:38:53    261s] Usage: (0.7%H 0.8%V) = (2.971e+03um 3.473e+03um) = (2751 3216)
[05/28 16:38:53    261s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/28 16:38:53    261s] 
[05/28 16:38:53    261s] Congestion distribution:
[05/28 16:38:53    261s] 
[05/28 16:38:53    261s] Remain	cntH		cntV
[05/28 16:38:53    261s] --------------------------------------
[05/28 16:38:53    261s] --------------------------------------
[05/28 16:38:53    261s]   5:	11130	100.00%	11130	100.00%
[05/28 16:38:53    261s] <CMD> timeDesign -preCTS -prefix preCTS_setup -outDir timingReports
[05/28 16:38:53    261s] #optDebug: fT-S <1 1 0 0 0>
[05/28 16:38:53    261s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:04:22.9/0:07:04.2 (0.6), mem = 3568.9M
[05/28 16:38:53    261s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3568.9M, EPOCH TIME: 1748464733.753055
[05/28 16:38:53    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:53    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:53    261s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3568.9M, EPOCH TIME: 1748464733.753242
[05/28 16:38:53    261s] Start to check current routing status for nets...
[05/28 16:38:53    261s] All nets are already routed correctly.
[05/28 16:38:53    261s] End to check current routing status for nets (mem=3568.9M)
[05/28 16:38:53    261s] Effort level <high> specified for reg2reg path_group
[05/28 16:38:54    262s] Cell TOP LLGs are deleted
[05/28 16:38:54    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:54    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:54    262s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3570.9M, EPOCH TIME: 1748464734.039418
[05/28 16:38:54    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:54    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:54    262s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3570.9M, EPOCH TIME: 1748464734.040003
[05/28 16:38:54    262s] Max number of tech site patterns supported in site array is 256.
[05/28 16:38:54    262s] Core basic site is GF22_DST
[05/28 16:38:54    262s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:38:54    262s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 16:38:54    262s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:38:54    262s] SiteArray: use 995,328 bytes
[05/28 16:38:54    262s] SiteArray: current memory after site array memory allocation 3571.8M
[05/28 16:38:54    262s] SiteArray: FP blocked sites are writable
[05/28 16:38:54    262s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3571.8M, EPOCH TIME: 1748464734.229836
[05/28 16:38:54    262s] Process 585 wires and vias for routing blockage analysis
[05/28 16:38:54    262s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3571.8M, EPOCH TIME: 1748464734.230034
[05/28 16:38:54    262s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:38:54    262s] Atter site array init, number of instance map data is 0.
[05/28 16:38:54    262s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.268, MEM:3571.8M, EPOCH TIME: 1748464734.308361
[05/28 16:38:54    262s] 
[05/28 16:38:54    262s] 
[05/28 16:38:54    262s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:54    262s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.271, MEM:3571.8M, EPOCH TIME: 1748464734.310185
[05/28 16:38:54    262s] Cell TOP LLGs are deleted
[05/28 16:38:54    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:54    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:56    262s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.336  | 49.713  | 49.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/28 16:38:56    262s] Reported timing to dir timingReports
[05/28 16:38:56    262s] Total CPU time: 0.84 sec
[05/28 16:38:56    262s] Total Real time: 3.0 sec
[05/28 16:38:56    262s] Total Memory Usage: 3569.96875 Mbytes
[05/28 16:38:56    262s] Info: pop threads available for lower-level modules during optimization.
[05/28 16:38:56    262s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.8/0:00:03.1 (0.3), totSession cpu/real = 0:04:23.7/0:07:07.4 (0.6), mem = 3570.0M
[05/28 16:38:56    262s] 
[05/28 16:38:56    262s] =============================================================================================
[05/28 16:38:56    262s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[05/28 16:38:56    262s] =============================================================================================
[05/28 16:38:56    262s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:38:56    262s] ---------------------------------------------------------------------------------------------
[05/28 16:38:56    262s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:56    262s] [ OptSummaryReport       ]      1   0:00:00.3  (  10.2 % )     0:00:02.8 /  0:00:00.7    0.2
[05/28 16:38:56    262s] [ DrvReport              ]      1   0:00:02.3  (  71.5 % )     0:00:02.3 /  0:00:00.1    0.0
[05/28 16:38:56    262s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:38:56    262s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:38:56    262s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:38:56    262s] [ GenerateReports        ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 16:38:56    262s] [ MISC                   ]          0:00:00.3  (  10.2 % )     0:00:00.3 /  0:00:00.2    0.6
[05/28 16:38:56    262s] ---------------------------------------------------------------------------------------------
[05/28 16:38:56    262s]  timeDesign #3 TOTAL                0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:00.8    0.3
[05/28 16:38:56    262s] ---------------------------------------------------------------------------------------------
[05/28 16:38:56    262s] 
[05/28 16:38:56    262s] <CMD> timeDesign -preCTS -hold -prefix preCTS_hold -outDir timingReports
[05/28 16:38:56    262s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:04:23.8/0:07:07.4 (0.6), mem = 3570.0M
[05/28 16:38:57    262s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3552.5M, EPOCH TIME: 1748464737.029786
[05/28 16:38:57    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    262s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:3552.5M, EPOCH TIME: 1748464737.030016
[05/28 16:38:57    262s] Start to check current routing status for nets...
[05/28 16:38:57    262s] All nets are already routed correctly.
[05/28 16:38:57    262s] End to check current routing status for nets (mem=3552.5M)
[05/28 16:38:57    262s] Effort level <high> specified for reg2reg path_group
[05/28 16:38:57    263s] Cell TOP LLGs are deleted
[05/28 16:38:57    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    263s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3560.5M, EPOCH TIME: 1748464737.321621
[05/28 16:38:57    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    263s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3560.5M, EPOCH TIME: 1748464737.322173
[05/28 16:38:57    263s] Max number of tech site patterns supported in site array is 256.
[05/28 16:38:57    263s] Core basic site is GF22_DST
[05/28 16:38:57    263s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:38:57    263s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:38:57    263s] Fast DP-INIT is on for default
[05/28 16:38:57    263s] Atter site array init, number of instance map data is 0.
[05/28 16:38:57    263s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.266, MEM:3560.5M, EPOCH TIME: 1748464737.587742
[05/28 16:38:57    263s] 
[05/28 16:38:57    263s] 
[05/28 16:38:57    263s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:38:57    263s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.268, MEM:3560.5M, EPOCH TIME: 1748464737.589652
[05/28 16:38:57    263s] Cell TOP LLGs are deleted
[05/28 16:38:57    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:38:57    263s] OPTC: user 20.0
[05/28 16:38:57    263s] Starting delay calculation for Hold views
[05/28 16:38:58    263s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:38:58    263s] #################################################################################
[05/28 16:38:58    263s] # Design Stage: PreRoute
[05/28 16:38:58    263s] # Design Name: TOP
[05/28 16:38:58    263s] # Design Mode: 22nm
[05/28 16:38:58    263s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:38:58    263s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:38:58    263s] # Signoff Settings: SI Off 
[05/28 16:38:58    263s] #################################################################################
[05/28 16:38:58    264s] Calculate delays in BcWc mode...
[05/28 16:38:58    264s] Topological Sorting (REAL = 0:00:00.0, MEM = 3575.0M, InitMEM = 3575.0M)
[05/28 16:38:58    264s] Start delay calculation (fullDC) (1 T). (MEM=3613.2)
[05/28 16:38:58    264s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 16:38:58    264s] End AAE Lib Interpolated Model. (MEM=3575.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:38:58    264s] Total number of fetched objects 1149
[05/28 16:38:58    264s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:38:58    264s] End delay calculation. (MEM=3618.69 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:38:58    264s] End delay calculation (fullDC). (MEM=3618.69 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 16:38:58    264s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3616.7M) ***
[05/28 16:38:58    264s] Turning on fast DC mode.
[05/28 16:38:58    264s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:26 mem=3616.7M)
[05/28 16:38:58    264s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  | -0.069  | -0.098  |
|           TNS (ns):| -10.927 | -10.413 | -1.254  |
|    Violating Paths:|   253   |   221   |   57    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.660%
       (11.725% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/28 16:38:59    264s] Reported timing to dir timingReports
[05/28 16:38:59    264s] Total CPU time: 2.07 sec
[05/28 16:38:59    264s] Total Real time: 3.0 sec
[05/28 16:38:59    264s] Total Memory Usage: 3538.183594 Mbytes
[05/28 16:38:59    264s] *** timeDesign #4 [finish] () : cpu/real = 0:00:02.1/0:00:02.2 (0.9), totSession cpu/real = 0:04:25.8/0:07:09.6 (0.6), mem = 3538.2M
[05/28 16:38:59    264s] 
[05/28 16:38:59    264s] =============================================================================================
[05/28 16:38:59    264s]  Final TAT Report : timeDesign #4                                               23.10-p003_1
[05/28 16:38:59    264s] =============================================================================================
[05/28 16:38:59    264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:38:59    264s] ---------------------------------------------------------------------------------------------
[05/28 16:38:59    264s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:38:59    264s] [ OptSummaryReport       ]      1   0:00:00.3  (  14.3 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 16:38:59    264s] [ UpdateTimingGraph      ]      1   0:00:00.6  (  29.5 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 16:38:59    264s] [ FullDelayCalc          ]      1   0:00:00.5  (  24.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:38:59    264s] [ TimingUpdate           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:38:59    264s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 16:38:59    264s] [ GenerateReports        ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:38:59    264s] [ MISC                   ]          0:00:00.5  (  24.7 % )     0:00:00.5 /  0:00:00.4    0.8
[05/28 16:38:59    264s] ---------------------------------------------------------------------------------------------
[05/28 16:38:59    264s]  timeDesign #4 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    0.9
[05/28 16:38:59    264s] ---------------------------------------------------------------------------------------------
[05/28 16:38:59    264s] 
[05/28 16:38:59    264s] <CMD> setDesignMode -powerEffort high
[05/28 16:38:59    264s] <CMD> setOptMode -leakageToDynamicRatio 0.5
[05/28 16:38:59    264s] <CMD> optPower -preCTS
[05/28 16:38:59    264s] *** optPower #1 [begin] () : totSession cpu/real = 0:04:25.8/0:07:09.6 (0.6), mem = 3538.2M
[05/28 16:38:59    264s] GigaOpt running with 1 threads.
[05/28 16:38:59    264s] Info: 1 threads available for lower-level modules during optimization.
[05/28 16:38:59    264s] **WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
[05/28 16:38:59    264s] #optDebug: fT-E <X 2 3 1 0>
[05/28 16:38:59    264s] #optDebug: fT-S <1 2 3 1 0>
[05/28 16:38:59    265s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:38:59    265s] #################################################################################
[05/28 16:38:59    265s] # Design Stage: PreRoute
[05/28 16:38:59    265s] # Design Name: TOP
[05/28 16:38:59    265s] # Design Mode: 22nm
[05/28 16:38:59    265s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:38:59    265s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:38:59    265s] # Signoff Settings: SI Off 
[05/28 16:38:59    265s] #################################################################################
[05/28 16:38:59    265s] Calculate delays in BcWc mode...
[05/28 16:38:59    265s] Topological Sorting (REAL = 0:00:00.0, MEM = 3558.7M, InitMEM = 3558.7M)
[05/28 16:38:59    265s] Start delay calculation (fullDC) (1 T). (MEM=3611.92)
[05/28 16:38:59    265s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 16:38:59    265s] End AAE Lib Interpolated Model. (MEM=3558.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:39:00    265s] Total number of fetched objects 1149
[05/28 16:39:00    265s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:39:00    265s] End delay calculation. (MEM=3619.72 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:39:00    265s] End delay calculation (fullDC). (MEM=3619.72 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 16:39:00    265s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3611.0M) ***
[05/28 16:39:00    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:3611.0M, EPOCH TIME: 1748464740.496370
[05/28 16:39:00    266s] Processing tracks to init pin-track alignment.
[05/28 16:39:00    266s] z: 1, totalTracks: 1
[05/28 16:39:00    266s] z: 3, totalTracks: 1
[05/28 16:39:00    266s] z: 5, totalTracks: 1
[05/28 16:39:00    266s] z: 7, totalTracks: 1
[05/28 16:39:00    266s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:39:00    266s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:39:00    266s] Initializing Route Infrastructure for color support ...
[05/28 16:39:00    266s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3611.0M, EPOCH TIME: 1748464740.497847
[05/28 16:39:00    266s] ### Add 31 auto generated vias to default rule
[05/28 16:39:00    266s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:3611.0M, EPOCH TIME: 1748464740.504718
[05/28 16:39:00    266s] Route Infrastructure Initialized for color support successfully.
[05/28 16:39:00    266s] Cell TOP LLGs are deleted
[05/28 16:39:00    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] # Building TOP llgBox search-tree.
[05/28 16:39:00    266s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:39:00    266s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3611.0M, EPOCH TIME: 1748464740.522629
[05/28 16:39:00    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3611.0M, EPOCH TIME: 1748464740.523504
[05/28 16:39:00    266s] Max number of tech site patterns supported in site array is 256.
[05/28 16:39:00    266s] Core basic site is GF22_DST
[05/28 16:39:00    266s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:39:00    266s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:39:00    266s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:39:00    266s] SiteArray: use 995,328 bytes
[05/28 16:39:00    266s] SiteArray: current memory after site array memory allocation 3611.0M
[05/28 16:39:00    266s] SiteArray: FP blocked sites are writable
[05/28 16:39:00    266s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:39:00    266s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3611.0M, EPOCH TIME: 1748464740.720479
[05/28 16:39:00    266s] Process 24561 wires and vias for routing blockage analysis
[05/28 16:39:00    266s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:3611.0M, EPOCH TIME: 1748464740.726425
[05/28 16:39:00    266s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:39:00    266s] Atter site array init, number of instance map data is 0.
[05/28 16:39:00    266s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.290, REAL:0.298, MEM:3611.0M, EPOCH TIME: 1748464740.821535
[05/28 16:39:00    266s] 
[05/28 16:39:00    266s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:39:00    266s] 
[05/28 16:39:00    266s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:39:00    266s] OPERPROF:     Starting CMU at level 3, MEM:3611.0M, EPOCH TIME: 1748464740.822964
[05/28 16:39:00    266s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:3611.0M, EPOCH TIME: 1748464740.829051
[05/28 16:39:00    266s] 
[05/28 16:39:00    266s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:39:00    266s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.300, REAL:0.307, MEM:3611.0M, EPOCH TIME: 1748464740.829628
[05/28 16:39:00    266s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3611.0M, EPOCH TIME: 1748464740.829717
[05/28 16:39:00    266s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3611.0M, EPOCH TIME: 1748464740.830104
[05/28 16:39:00    266s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3611.0MB).
[05/28 16:39:00    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.336, MEM:3611.0M, EPOCH TIME: 1748464740.831976
[05/28 16:39:00    266s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3611.0M, EPOCH TIME: 1748464740.832280
[05/28 16:39:00    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:39:00    266s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:3554.0M, EPOCH TIME: 1748464740.858733
[05/28 16:39:00    266s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:39:00    266s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:39:00    266s] **INFO: No dynamic/leakage power view specified, setting up the setup view "view_slow_mission" as power view
[05/28 16:39:00    266s] clk(10MHz) Processing average sequential pin duty cycle 
[05/28 16:39:00    266s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:39:00    266s] 
[05/28 16:39:00    266s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:39:00    266s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:39:00    266s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:39:00    266s] Summary for sequential cells identification: 
[05/28 16:39:00    266s]   Identified SBFF number: 299
[05/28 16:39:00    266s]   Identified MBFF number: 75
[05/28 16:39:00    266s]   Identified SB Latch number: 22
[05/28 16:39:00    266s]   Identified MB Latch number: 0
[05/28 16:39:00    266s]   Not identified SBFF number: 15
[05/28 16:39:00    266s]   Not identified MBFF number: 0
[05/28 16:39:00    266s]   Not identified SB Latch number: 0
[05/28 16:39:00    266s]   Not identified MB Latch number: 0
[05/28 16:39:00    266s]   Number of sequential cells which are not FFs: 45
[05/28 16:39:00    266s]  Visiting view : view_slow_mission
[05/28 16:39:00    266s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:39:00    266s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:39:00    266s]  Visiting view : view_fast_mission
[05/28 16:39:00    266s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:39:00    266s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:39:00    266s] TLC MultiMap info (StdDelay):
[05/28 16:39:00    266s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:39:00    266s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:39:00    266s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:39:00    266s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:39:00    266s]  Setting StdDelay to: 6.1ps
[05/28 16:39:00    266s] 
[05/28 16:39:00    266s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:39:00    266s] Processing average sequential pin duty cycle 
[05/28 16:43:16    522s] Processing average sequential pin duty cycle 
[05/28 16:46:50    737s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3796.1M, totSessionCpu=0:12:19 **
[05/28 16:46:50    737s] Cell TOP LLGs are deleted
[05/28 16:46:50    737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:50    737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:50    737s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3647.6M, EPOCH TIME: 1748465210.861793
[05/28 16:46:50    737s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:50    737s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:50    737s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3647.6M, EPOCH TIME: 1748465210.864074
[05/28 16:46:50    737s] Max number of tech site patterns supported in site array is 256.
[05/28 16:46:50    737s] Core basic site is GF22_DST
[05/28 16:46:51    737s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:46:51    737s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:46:51    737s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:46:51    737s] SiteArray: use 995,328 bytes
[05/28 16:46:51    737s] SiteArray: current memory after site array memory allocation 3647.6M
[05/28 16:46:51    737s] SiteArray: FP blocked sites are writable
[05/28 16:46:51    737s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3647.6M, EPOCH TIME: 1748465211.066514
[05/28 16:46:51    737s] Process 585 wires and vias for routing blockage analysis
[05/28 16:46:51    737s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3647.6M, EPOCH TIME: 1748465211.066689
[05/28 16:46:51    738s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:46:51    738s] Atter site array init, number of instance map data is 0.
[05/28 16:46:51    738s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.290, REAL:0.285, MEM:3647.6M, EPOCH TIME: 1748465211.149387
[05/28 16:46:51    738s] 
[05/28 16:46:51    738s] 
[05/28 16:46:51    738s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:46:51    738s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.290, REAL:0.290, MEM:3647.6M, EPOCH TIME: 1748465211.151347
[05/28 16:46:51    738s] Cell TOP LLGs are deleted
[05/28 16:46:51    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.336  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
------------------------------------------------------------------

[05/28 16:46:51    738s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -leakage -dynamic -downsize -noUpsize -samesize -noDelbuf -noDeclone -useCPE -powerCutoffMultiplier 0.001 -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[05/28 16:46:51    738s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:46:51    738s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:46:51    738s] [oiLAM] Zs 11, 12
[05/28 16:46:51    738s] ### Creating LA Mngr. totSessionCpu=0:12:19 mem=3715.8M
[05/28 16:46:51    738s] ### Creating LA Mngr, finished. totSessionCpu=0:12:19 mem=3715.8M
[05/28 16:46:51    738s] Cell TOP LLGs are deleted
[05/28 16:46:51    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3715.8M, EPOCH TIME: 1748465211.249663
[05/28 16:46:51    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3715.8M, EPOCH TIME: 1748465211.250148
[05/28 16:46:51    738s] Max number of tech site patterns supported in site array is 256.
[05/28 16:46:51    738s] Core basic site is GF22_DST
[05/28 16:46:51    738s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:46:51    738s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:46:51    738s] Fast DP-INIT is on for default
[05/28 16:46:51    738s] Atter site array init, number of instance map data is 0.
[05/28 16:46:51    738s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.249, MEM:3715.8M, EPOCH TIME: 1748465211.499287
[05/28 16:46:51    738s] 
[05/28 16:46:51    738s] 
[05/28 16:46:51    738s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:46:51    738s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.251, MEM:3715.8M, EPOCH TIME: 1748465211.501065
[05/28 16:46:51    738s] Cell TOP LLGs are deleted
[05/28 16:46:51    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:51    738s]  Design has 1141 nets in selected transition density range, driven by 162 HVT insts, 0 MVT insts and 979 LVT insts
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin: Power Optimization
[05/28 16:46:52    739s] Processing average sequential pin duty cycle 
[05/28 16:46:52    739s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Power Net Detected:
[05/28 16:46:52    739s]         Voltage	    Name
[05/28 16:46:52    739s]              0V	    gnd
[05/28 16:46:52    739s]           0.72V	    vdd
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin Power Analysis
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s]              0V	    gnd
[05/28 16:46:52    739s]           0.72V	    vdd
[05/28 16:46:52    739s] Begin Processing Timing Library for Power Calculation
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.00MB/6463.03MB/3797.01MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin Processing Power Net/Grid for Power Calculation
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.02MB/6463.03MB/3797.03MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin Processing Timing Window Data for Power Calculation
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.03MB/6463.03MB/3797.03MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin Processing User Attributes
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.05MB/6463.03MB/3797.05MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin Processing Signal Activity
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.07MB/6463.03MB/3797.07MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin Power Computation
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s]       ----------------------------------------------------------
[05/28 16:46:52    739s]       # of cell(s) missing both power/leakage table: 0
[05/28 16:46:52    739s]       # of cell(s) missing power table: 0
[05/28 16:46:52    739s]       # of cell(s) missing leakage table: 0
[05/28 16:46:52    739s]       ----------------------------------------------------------
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] POWER LEVEL         CELL                              INSTANCE
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_BUF_1P5               FE_OFC5_RX
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_INV_0P75              FE_DBTC18_n711
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_FDPCBQ_1              \fsm_sync_inst/sh_en_prev_reg 
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_FDNQ_V2_1             \fsm_sync_inst/state_neg_reg 
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_FDPRBQ_V2_1           \sh_sync_inst/interval_sum_reg[28] 
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_FDPSBQ_1              \sh_sync_inst/sh_en_done_reg 
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U2 
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_FDPQ_V2_4             \fsm_sync_inst/state_pos_reg 
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_OR2_0P75              U890
[05/28 16:46:52    739s] VNW_P               UDB116SVT24_AN2_1                 U1077
[05/28 16:46:52    739s]       # of MSMV cell(s) missing power_level: 0
[05/28 16:46:52    739s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.49MB/6463.03MB/3797.49MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Begin Processing User Attributes
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.56MB/6463.03MB/3797.56MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.56MB/6463.03MB/3797.57MB)
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] *



[05/28 16:46:52    739s] Total Power
[05/28 16:46:52    739s] -----------------------------------------------------------------------------------------
[05/28 16:46:52    739s] Total Internal Power:        0.00499203 	    7.6295%
[05/28 16:46:52    739s] Total Switching Power:       0.00179409 	    2.7420%
[05/28 16:46:52    739s] Total Leakage Power:         0.05864421 	   89.6285%
[05/28 16:46:52    739s] Total Power:                 0.06543033
[05/28 16:46:52    739s] -----------------------------------------------------------------------------------------
[05/28 16:46:52    739s] Processing average sequential pin duty cycle 
[05/28 16:46:52    739s] 
[05/28 16:46:52    739s] Creating Lib Analyzer ...
[05/28 16:46:53    740s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:46:53    740s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:46:53    740s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:46:53    740s] 
[05/28 16:46:53    740s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:46:55    742s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:23 mem=3715.8M
[05/28 16:46:55    742s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:24 mem=3715.8M
[05/28 16:46:55    742s] Creating Lib Analyzer, finished. 
[05/28 16:46:55    742s] Cell TOP LLGs are deleted
[05/28 16:46:55    742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:55    742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:55    742s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3719.8M, EPOCH TIME: 1748465215.884384
[05/28 16:46:55    742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:55    742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:55    742s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3719.8M, EPOCH TIME: 1748465215.885197
[05/28 16:46:55    742s] Max number of tech site patterns supported in site array is 256.
[05/28 16:46:55    742s] Core basic site is GF22_DST
[05/28 16:46:56    742s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:46:56    742s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:46:56    742s] Fast DP-INIT is on for default
[05/28 16:46:56    742s] Atter site array init, number of instance map data is 0.
[05/28 16:46:56    742s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.264, MEM:3724.8M, EPOCH TIME: 1748465216.149215
[05/28 16:46:56    742s] 
[05/28 16:46:56    742s] 
[05/28 16:46:56    742s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:46:56    742s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.267, MEM:3724.8M, EPOCH TIME: 1748465216.151166
[05/28 16:46:56    742s] Cell TOP LLGs are deleted
[05/28 16:46:56    742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:56    742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:56    742s] [oiPhyDebug] optDemand 1299404160.00, spDemand 516404160.00.
[05/28 16:46:56    742s] InstCnt mismatch: prevInstCnt = 1128, ttlInstCnt = 1447
[05/28 16:46:56    743s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:46:56    743s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:46:56    743s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:12:24 mem=3724.8M
[05/28 16:46:56    743s] OPERPROF: Starting DPlace-Init at level 1, MEM:3724.8M, EPOCH TIME: 1748465216.174277
[05/28 16:46:56    743s] Processing tracks to init pin-track alignment.
[05/28 16:46:56    743s] z: 1, totalTracks: 1
[05/28 16:46:56    743s] z: 3, totalTracks: 1
[05/28 16:46:56    743s] z: 5, totalTracks: 1
[05/28 16:46:56    743s] z: 7, totalTracks: 1
[05/28 16:46:56    743s] #spOpts: N=22 dpt autoPA advPA mergeVia=T genus sncAbut pinDensity cut2cut 
[05/28 16:46:56    743s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/28 16:46:56    743s] Initializing Route Infrastructure for color support ...
[05/28 16:46:56    743s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3724.8M, EPOCH TIME: 1748465216.174649
[05/28 16:46:56    743s] ### Add 31 auto generated vias to default rule
[05/28 16:46:56    743s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.007, MEM:3724.8M, EPOCH TIME: 1748465216.181161
[05/28 16:46:56    743s] Route Infrastructure Initialized for color support successfully.
[05/28 16:46:56    743s] Cell TOP LLGs are deleted
[05/28 16:46:56    743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:56    743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:56    743s] # Building TOP llgBox search-tree.
[05/28 16:46:56    743s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:46:56    743s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3724.8M, EPOCH TIME: 1748465216.189479
[05/28 16:46:56    743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:56    743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:46:56    743s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3724.8M, EPOCH TIME: 1748465216.190023
[05/28 16:46:56    743s] Max number of tech site patterns supported in site array is 256.
[05/28 16:46:56    743s] Core basic site is GF22_DST
[05/28 16:46:56    743s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:46:56    743s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:46:56    743s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:46:56    743s] SiteArray: use 995,328 bytes
[05/28 16:46:56    743s] SiteArray: current memory after site array memory allocation 3724.8M
[05/28 16:46:56    743s] SiteArray: FP blocked sites are writable
[05/28 16:46:56    743s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:46:56    743s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3724.8M, EPOCH TIME: 1748465216.375400
[05/28 16:46:56    743s] Process 24561 wires and vias for routing blockage analysis
[05/28 16:46:56    743s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:3724.8M, EPOCH TIME: 1748465216.381235
[05/28 16:46:56    743s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:46:56    743s] Atter site array init, number of instance map data is 0.
[05/28 16:46:56    743s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.260, MEM:3724.8M, EPOCH TIME: 1748465216.450454
[05/28 16:46:56    743s] 
[05/28 16:46:56    743s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:46:56    743s] 
[05/28 16:46:56    743s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:46:56    743s] OPERPROF:     Starting CMU at level 3, MEM:3724.8M, EPOCH TIME: 1748465216.451807
[05/28 16:46:56    743s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3724.8M, EPOCH TIME: 1748465216.452395
[05/28 16:46:56    743s] 
[05/28 16:46:56    743s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:46:56    743s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.263, MEM:3724.8M, EPOCH TIME: 1748465216.452936
[05/28 16:46:56    743s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3724.8M, EPOCH TIME: 1748465216.453020
[05/28 16:46:56    743s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3724.8M, EPOCH TIME: 1748465216.453497
[05/28 16:46:56    743s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3724.8MB).
[05/28 16:46:56    743s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.280, MEM:3724.8M, EPOCH TIME: 1748465216.454060
[05/28 16:46:56    743s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:46:56    743s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:46:56    743s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:12:24 mem=3724.8M
[05/28 16:46:56    743s] Effort level <high> specified for reg2reg path_group
[05/28 16:46:56    743s]   Timing Snapshot: (REF)
[05/28 16:46:56    743s]      Weighted WNS: 0.000
[05/28 16:46:56    743s]       All  PG WNS: 0.000
[05/28 16:46:56    743s]       High PG WNS: 0.000
[05/28 16:46:56    743s]       All  PG TNS: 0.000
[05/28 16:46:56    743s]       High PG TNS: 0.000
[05/28 16:46:56    743s]       Low  PG TNS: 0.000
[05/28 16:46:56    743s]    Category Slack: { [L, 49.336] [H, 49.713] }
[05/28 16:46:56    743s] 
[05/28 16:46:56    743s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.336|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.336|0.000|
+----------+------+-----+

[05/28 16:46:56    743s] Begin: Core Power Optimization
[05/28 16:46:56    743s] *** PowerOpt #1 [begin] (optPower #1) : totSession cpu/real = 0:12:24.5/0:15:07.4 (0.8), mem = 3746.8M
[05/28 16:46:56    743s] Processing average sequential pin duty cycle 
[05/28 16:46:56    743s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.8
[05/28 16:46:56    743s] #optDebug: Start CG creation (mem=3746.8M)
[05/28 16:46:56    743s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:46:57    743s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:46:57    744s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:46:57    744s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:46:57    744s] ToF 82.9880um
[05/28 16:46:58    744s] (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s]  ...processing cgPrt (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s]  ...processing cgEgp (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s]  ...processing cgPbk (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s]  ...processing cgNrb(cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s]  ...processing cgObs (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s]  ...processing cgCon (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s]  ...processing cgPdm (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    744s] #optDebug: Finish CG creation (cpu=0:00:01.2, mem=3942.1M)
[05/28 16:46:58    745s] (I,S,L,T): view_slow_mission: 0.00511802, 0.00241542, 0.0583278, 0.0658612
[05/28 16:46:58    745s] 
[05/28 16:46:58    745s] Active Setup views: view_slow_mission 
[05/28 16:46:58    745s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1447
[05/28 16:46:58    745s] ### Creating RouteCongInterface, started
[05/28 16:46:58    745s] 
[05/28 16:46:58    745s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:46:58    745s] 
[05/28 16:46:58    745s] #optDebug: {0, 1.000}
[05/28 16:46:58    745s] ### Creating RouteCongInterface, finished
[05/28 16:46:58    745s] {MG  {8 0 1.7 0.287023} }
[05/28 16:46:58    745s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3942.1M, EPOCH TIME: 1748465218.649463
[05/28 16:46:58    745s] Found 0 hard placement blockage before merging.
[05/28 16:46:58    745s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3942.1M, EPOCH TIME: 1748465218.649662
[05/28 16:46:58    745s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:46:58    745s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.72
[05/28 16:46:58    745s] +---------+---------+--------+--------+------------+--------+
[05/28 16:46:58    745s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 16:46:58    745s] +---------+---------+--------+--------+------------+--------+
[05/28 16:46:58    745s] |   11.72%|        -|   0.000|   0.000|   0:00:00.0| 3942.1M|
[05/28 16:46:58    745s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:46:58    745s] Running power reclaim iteration with 0.05042 cutoff 
[05/28 16:47:00    747s] |   11.72%|       27|   0.000|   0.000|   0:00:02.0| 3950.1M|
[05/28 16:47:00    747s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[05/28 16:47:00    747s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:47:00    747s] +---------+---------+--------+--------+------------+--------+
[05/28 16:47:00    747s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.72
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 27 **
[05/28 16:47:00    747s] --------------------------------------------------------------
[05/28 16:47:00    747s] |                                   | Total     | Sequential |
[05/28 16:47:00    747s] --------------------------------------------------------------
[05/28 16:47:00    747s] | Num insts resized                 |      27  |       1    |
[05/28 16:47:00    747s] | Num insts undone                  |       0  |       0    |
[05/28 16:47:00    747s] | Num insts Downsized               |       0  |       0    |
[05/28 16:47:00    747s] | Num insts Samesized               |      27  |       1    |
[05/28 16:47:00    747s] | Num insts Upsized                 |       0  |       0    |
[05/28 16:47:00    747s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 16:47:00    747s] --------------------------------------------------------------
[05/28 16:47:00    747s] Bottom Preferred Layer:
[05/28 16:47:00    747s]     None
[05/28 16:47:00    747s] Via Pillar Rule:
[05/28 16:47:00    747s]     None
[05/28 16:47:00    747s] Finished writing unified metrics of routing constraints.
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Number of insts committed for which the initial cell was dont use = 0
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 16:47:00    747s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/28 16:47:00    747s] End: Core Power Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
[05/28 16:47:00    747s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:47:00    747s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1447
[05/28 16:47:00    747s] (I,S,L,T): view_slow_mission: 0.00511532, 0.00241238, 0.0582731, 0.0658008
[05/28 16:47:00    747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.8
[05/28 16:47:00    747s] *** PowerOpt #1 [finish] (optPower #1) : cpu/real = 0:00:03.6/0:00:03.7 (1.0), totSession cpu/real = 0:12:28.2/0:15:11.1 (0.8), mem = 3950.1M
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] =============================================================================================
[05/28 16:47:00    747s]  Step TAT Report : PowerOpt #1 / optPower #1                                    23.10-p003_1
[05/28 16:47:00    747s] =============================================================================================
[05/28 16:47:00    747s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:47:00    747s] ---------------------------------------------------------------------------------------------
[05/28 16:47:00    747s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:00    747s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:00    747s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[05/28 16:47:00    747s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:47:00    747s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:00    747s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:47:00    747s] [ OptimizationStep       ]      1   0:00:01.4  (  39.2 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 16:47:00    747s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:47:00    747s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:00    747s] [ OptEval                ]      3   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:47:00    747s] [ OptCommit              ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:47:00    747s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:47:00    747s] [ IncrDelayCalc          ]      8   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:47:00    747s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:00    747s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:47:00    747s] [ MISC                   ]          0:00:01.7  (  47.8 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 16:47:00    747s] ---------------------------------------------------------------------------------------------
[05/28 16:47:00    747s]  PowerOpt #1 TOTAL                  0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.6    1.0
[05/28 16:47:00    747s] ---------------------------------------------------------------------------------------------
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:47:00    747s]   Timing Snapshot: (TGT)
[05/28 16:47:00    747s]      Weighted WNS: 0.000
[05/28 16:47:00    747s]       All  PG WNS: 0.000
[05/28 16:47:00    747s]       High PG WNS: 0.000
[05/28 16:47:00    747s]       All  PG TNS: 0.000
[05/28 16:47:00    747s]       High PG TNS: 0.000
[05/28 16:47:00    747s]       Low  PG TNS: 0.000
[05/28 16:47:00    747s]    Category Slack: { [L, 49.336] [H, 49.713] }
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Checking setup slack degradation ...
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Recovery Manager:
[05/28 16:47:00    747s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/28 16:47:00    747s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/28 16:47:00    747s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[05/28 16:47:00    747s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Begin Power Analysis
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s]              0V	    gnd
[05/28 16:47:00    747s]           0.72V	    vdd
[05/28 16:47:00    747s] Begin Processing Timing Library for Power Calculation
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Begin Processing Power Net/Grid for Power Calculation
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Begin Processing Timing Window Data for Power Calculation
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Begin Processing User Attributes
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Begin Processing Signal Activity
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] Begin Power Computation
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s]       ----------------------------------------------------------
[05/28 16:47:00    747s]       # of cell(s) missing both power/leakage table: 0
[05/28 16:47:00    747s]       # of cell(s) missing power table: 0
[05/28 16:47:00    747s]       # of cell(s) missing leakage table: 0
[05/28 16:47:00    747s]       ----------------------------------------------------------
[05/28 16:47:00    747s] 
[05/28 16:47:00    747s] 
[05/28 16:47:01    747s]       # of MSMV cell(s) missing power_level: 0
[05/28 16:47:01    747s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)
[05/28 16:47:01    747s] 
[05/28 16:47:01    747s] Begin Processing User Attributes
[05/28 16:47:01    747s] 
[05/28 16:47:01    747s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)
[05/28 16:47:01    747s] 
[05/28 16:47:01    747s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)
[05/28 16:47:01    747s] 
[05/28 16:47:01    747s] *



[05/28 16:47:01    747s] Total Power
[05/28 16:47:01    747s] -----------------------------------------------------------------------------------------
[05/28 16:47:01    747s] Total Internal Power:        0.00498970 	    7.6330%
[05/28 16:47:01    747s] Total Switching Power:       0.00179105 	    2.7399%
[05/28 16:47:01    747s] Total Leakage Power:         0.05858892 	   89.6271%
[05/28 16:47:01    747s] Total Power:                 0.06536967
[05/28 16:47:01    747s] -----------------------------------------------------------------------------------------
[05/28 16:47:01    747s] Processing average sequential pin duty cycle 
[05/28 16:47:01    747s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:47:01    747s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3950.1M, EPOCH TIME: 1748465221.246875
[05/28 16:47:01    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:47:01    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    747s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.044, MEM:3807.1M, EPOCH TIME: 1748465221.290670
[05/28 16:47:01    747s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.336|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.336|0.000|
+----------+------+-----+

[05/28 16:47:01    747s] End: Power Optimization (cpu=0:00:04, real=0:00:05, mem=3805.08M, totSessionCpu=0:12:29).
[05/28 16:47:01    748s] Cell TOP LLGs are deleted
[05/28 16:47:01    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    748s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3805.1M, EPOCH TIME: 1748465221.410490
[05/28 16:47:01    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    748s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3805.1M, EPOCH TIME: 1748465221.412023
[05/28 16:47:01    748s] Max number of tech site patterns supported in site array is 256.
[05/28 16:47:01    748s] Core basic site is GF22_DST
[05/28 16:47:01    748s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:47:01    748s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:47:01    748s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:47:01    748s] SiteArray: use 995,328 bytes
[05/28 16:47:01    748s] SiteArray: current memory after site array memory allocation 3805.1M
[05/28 16:47:01    748s] SiteArray: FP blocked sites are writable
[05/28 16:47:01    748s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3805.1M, EPOCH TIME: 1748465221.597961
[05/28 16:47:01    748s] Process 585 wires and vias for routing blockage analysis
[05/28 16:47:01    748s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3805.1M, EPOCH TIME: 1748465221.598157
[05/28 16:47:01    748s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:47:01    748s] Atter site array init, number of instance map data is 0.
[05/28 16:47:01    748s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.262, MEM:3805.1M, EPOCH TIME: 1748465221.674278
[05/28 16:47:01    748s] 
[05/28 16:47:01    748s] 
[05/28 16:47:01    748s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:01    748s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.266, MEM:3805.1M, EPOCH TIME: 1748465221.676199
[05/28 16:47:01    748s] Cell TOP LLGs are deleted
[05/28 16:47:01    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:01    748s] 
------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.336  | 49.713  | 49.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
------------------------------------------------------------------

[05/28 16:47:01    748s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 3928.5M, totSessionCpu=0:12:29 **
[05/28 16:47:01    748s] clean pInstBBox. size 0
[05/28 16:47:01    748s] #optDebug: fT-D <X 1 0 0 0>
[05/28 16:47:01    748s] OPTC: user 20.0
[05/28 16:47:01    748s] 
[05/28 16:47:01    748s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:47:01    748s] Deleting Lib Analyzer.
[05/28 16:47:01    748s] 
[05/28 16:47:01    748s] TimeStamp Deleting Cell Server End ...
[05/28 16:47:01    748s] ** Finished Power Reclaim Optimization (cpu = 0:08:04) (real = 0:08:02) **
[05/28 16:47:01    748s] clean pInstBBox. size 0
[05/28 16:47:02    748s] Info: pop threads available for lower-level modules during optimization.
[05/28 16:47:02    748s] *** optPower #1 [finish] () : cpu/real = 0:08:03.8/0:08:03.1 (1.0), totSession cpu/real = 0:12:29.7/0:15:12.7 (0.8), mem = 3805.2M
[05/28 16:47:02    748s] 
[05/28 16:47:02    748s] =============================================================================================
[05/28 16:47:02    748s]  Final TAT Report : optPower #1                                                 23.10-p003_1
[05/28 16:47:02    748s] =============================================================================================
[05/28 16:47:02    748s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:47:02    748s] ---------------------------------------------------------------------------------------------
[05/28 16:47:02    748s] [ PowerOpt               ]      1   0:00:03.7  (   0.8 % )     0:00:03.7 /  0:00:03.6    1.0
[05/28 16:47:02    748s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:47:02    748s] [ OptSummaryReport       ]      2   0:00:00.6  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 16:47:02    748s] [ DrvReport              ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:47:02    748s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:47:02    748s] [ LibAnalyzerInit        ]      1   0:00:02.9  (   0.6 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 16:47:02    748s] [ PowerInterfaceInit     ]      2   0:00:00.1  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:47:02    748s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:47:02    748s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:02    748s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:02    748s] [ DetailPlaceInit        ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 16:47:02    748s] [ UpdateTimingGraph      ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:47:02    748s] [ FullDelayCalc          ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.6    0.8
[05/28 16:47:02    748s] [ TimingUpdate           ]     10   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.3    0.7
[05/28 16:47:02    748s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:47:02    748s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:47:02    748s] [ PowerReport            ]      2   0:00:01.4  (   0.3 % )     0:00:01.4 /  0:00:01.3    0.9
[05/28 16:47:02    748s] [ PropagateActivity      ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:47:02    748s] [ MISC                   ]          0:07:52.3  (  97.8 % )     0:07:52.3 /  0:07:53.4    1.0
[05/28 16:47:02    748s] ---------------------------------------------------------------------------------------------
[05/28 16:47:02    748s]  optPower #1 TOTAL                  0:08:03.1  ( 100.0 % )     0:08:03.1 /  0:08:03.9    1.0
[05/28 16:47:02    748s] ---------------------------------------------------------------------------------------------
[05/28 16:47:02    748s] 
[05/28 16:47:02    748s] <CMD> saveDesign preCTS.inn
[05/28 16:47:02    748s] #% Begin save design ... (date=05/28 16:47:02, mem=3838.2M)
[05/28 16:47:02    748s] % Begin Save ccopt configuration ... (date=05/28 16:47:02, mem=3838.2M)
[05/28 16:47:02    748s] % End Save ccopt configuration ... (date=05/28 16:47:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3838.4M, current mem=3838.4M)
[05/28 16:47:02    748s] % Begin Save netlist data ... (date=05/28 16:47:02, mem=3838.4M)
[05/28 16:47:02    748s] Writing Binary DB to preCTS.inn.dat/TOP.v.bin in single-threaded mode...
[05/28 16:47:02    749s] % End Save netlist data ... (date=05/28 16:47:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3838.4M, current mem=3838.4M)
[05/28 16:47:02    749s] Saving symbol-table file ...
[05/28 16:47:02    749s] Saving congestion map file preCTS.inn.dat/TOP.route.congmap.gz ...
[05/28 16:47:03    749s] % Begin Save AAE data ... (date=05/28 16:47:03, mem=3838.9M)
[05/28 16:47:03    749s] Saving AAE Data ...
[05/28 16:47:03    750s] % End Save AAE data ... (date=05/28 16:47:03, total cpu=0:00:01.1, real=0:00:00.0, peak res=3838.9M, current mem=3838.2M)
[05/28 16:47:03    750s] Saving preference file preCTS.inn.dat/gui.pref.tcl ...
[05/28 16:47:04    750s] Saving mode setting ...
[05/28 16:47:04    750s] Saving global file ...
[05/28 16:47:04    750s] % Begin Save floorplan data ... (date=05/28 16:47:04, mem=3839.1M)
[05/28 16:47:04    750s] Saving floorplan file ...
[05/28 16:47:04    750s] % End Save floorplan data ... (date=05/28 16:47:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3839.1M, current mem=3839.1M)
[05/28 16:47:04    750s] Saving PG file preCTS.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 16:47:04 2025)
[05/28 16:47:05    750s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3780.8M) ***
[05/28 16:47:05    750s] *info - save blackBox cells to lef file preCTS.inn.dat/TOP.bbox.lef
[05/28 16:47:05    750s] Saving Drc markers ...
[05/28 16:47:05    750s] ... No Drc file written since there is no markers found.
[05/28 16:47:05    750s] % Begin Save placement data ... (date=05/28 16:47:05, mem=3839.1M)
[05/28 16:47:05    750s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 16:47:05    750s] Save Adaptive View Pruning View Names to Binary file
[05/28 16:47:05    750s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3783.8M) ***
[05/28 16:47:05    751s] % End Save placement data ... (date=05/28 16:47:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3839.1M, current mem=3839.1M)
[05/28 16:47:05    751s] % Begin Save routing data ... (date=05/28 16:47:05, mem=3839.1M)
[05/28 16:47:05    751s] Saving route file ...
[05/28 16:47:05    751s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3780.8M) ***
[05/28 16:47:05    751s] % End Save routing data ... (date=05/28 16:47:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3839.3M, current mem=3839.3M)
[05/28 16:47:05    751s] Saving property file preCTS.inn.dat/TOP.prop
[05/28 16:47:05    751s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3783.8M) ***
[05/28 16:47:05    751s] Saving rc congestion map preCTS.inn.dat/TOP.congmap.gz ...
[05/28 16:47:06    751s] Saving preRoute extracted patterns in file 'preCTS.inn.dat/TOP.techData.gz' ...
[05/28 16:47:06    751s] Saving preRoute extraction data in directory 'preCTS.inn.dat/extraction/' ...
[05/28 16:47:06    751s] eee: Checksum of RC Grid density data=132
[05/28 16:47:06    751s] % Begin Save power constraints data ... (date=05/28 16:47:06, mem=3840.8M)
[05/28 16:47:06    751s] % End Save power constraints data ... (date=05/28 16:47:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3840.8M, current mem=3840.8M)
[05/28 16:47:07    751s] Generated self-contained design preCTS.inn.dat
[05/28 16:47:07    751s] #% End save design ... (date=05/28 16:47:07, total cpu=0:00:03.2, real=0:00:05.0, peak res=3840.8M, current mem=3840.7M)
[05/28 16:47:07    751s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 16:47:07    751s] 
[05/28 16:47:07    751s] <CMD> setOptMode -holdTargetSlack 0.050
[05/28 16:47:07    751s] <CMD> clock_opt_design
[05/28 16:47:07    751s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:12:33.0/0:15:18.2 (0.8), mem = 3811.9M
[05/28 16:47:07    751s] **INFO: User's settings:
[05/28 16:47:07    751s] setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
[05/28 16:47:07    751s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[05/28 16:47:07    751s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[05/28 16:47:07    751s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[05/28 16:47:07    751s] setOptMode -opt_drv_margin                                     0
[05/28 16:47:07    751s] setOptMode -opt_exp_pre_route_auto_flow_update                 true
[05/28 16:47:07    751s] setOptMode -opt_drv                                            true
[05/28 16:47:07    751s] setOptMode -opt_hold_target_slack                              0.05
[05/28 16:47:07    751s] setOptMode -opt_leakage_to_dynamic_ratio                       0.5
[05/28 16:47:07    751s] setOptMode -opt_resize_flip_flops                              true
[05/28 16:47:07    751s] setOptMode -opt_setup_target_slack                             0
[05/28 16:47:07    751s] 
[05/28 16:47:07    751s] Hard fence disabled
[05/28 16:47:07    751s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3811.9M, EPOCH TIME: 1748465227.699712
[05/28 16:47:07    751s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3811.9M, EPOCH TIME: 1748465227.699818
[05/28 16:47:07    751s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3811.9M, EPOCH TIME: 1748465227.699935
[05/28 16:47:07    751s] Processing tracks to init pin-track alignment.
[05/28 16:47:07    751s] z: 1, totalTracks: 1
[05/28 16:47:07    751s] z: 3, totalTracks: 1
[05/28 16:47:07    751s] z: 5, totalTracks: 1
[05/28 16:47:07    751s] z: 7, totalTracks: 1
[05/28 16:47:07    751s] #spOpts: N=22 dpt mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[05/28 16:47:07    751s] Initializing Route Infrastructure for color support ...
[05/28 16:47:07    751s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3811.9M, EPOCH TIME: 1748465227.700394
[05/28 16:47:07    751s] ### Add 31 auto generated vias to default rule
[05/28 16:47:07    751s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.006, MEM:3811.9M, EPOCH TIME: 1748465227.706490
[05/28 16:47:07    751s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:07    752s] Cell TOP LLGs are deleted
[05/28 16:47:07    752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] # Building TOP llgBox search-tree.
[05/28 16:47:07    752s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:07    752s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3811.9M, EPOCH TIME: 1748465227.722032
[05/28 16:47:07    752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3811.9M, EPOCH TIME: 1748465227.723675
[05/28 16:47:07    752s] Max number of tech site patterns supported in site array is 256.
[05/28 16:47:07    752s] Core basic site is GF22_DST
[05/28 16:47:07    752s] Processing tracks to init pin-track alignment.
[05/28 16:47:07    752s] z: 1, totalTracks: 1
[05/28 16:47:07    752s] z: 3, totalTracks: 1
[05/28 16:47:07    752s] z: 5, totalTracks: 1
[05/28 16:47:07    752s] z: 7, totalTracks: 1
[05/28 16:47:07    752s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:47:07    752s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:47:07    752s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:47:07    752s] SiteArray: use 995,328 bytes
[05/28 16:47:07    752s] SiteArray: current memory after site array memory allocation 3811.9M
[05/28 16:47:07    752s] SiteArray: FP blocked sites are writable
[05/28 16:47:07    752s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:47:07    752s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3811.9M, EPOCH TIME: 1748465227.919236
[05/28 16:47:07    752s] Process 24561 wires and vias for routing blockage analysis
[05/28 16:47:07    752s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.006, MEM:3811.9M, EPOCH TIME: 1748465227.925105
[05/28 16:47:07    752s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:47:07    752s] Atter site array init, number of instance map data is 0.
[05/28 16:47:07    752s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.210, REAL:0.203, MEM:3811.9M, EPOCH TIME: 1748465227.926749
[05/28 16:47:07    752s] 
[05/28 16:47:07    752s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:07    752s] 
[05/28 16:47:07    752s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:07    752s] OPERPROF:         Starting CMU at level 5, MEM:3811.9M, EPOCH TIME: 1748465227.928027
[05/28 16:47:07    752s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:3811.9M, EPOCH TIME: 1748465227.930950
[05/28 16:47:07    752s] 
[05/28 16:47:07    752s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:07    752s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.210, REAL:0.209, MEM:3811.9M, EPOCH TIME: 1748465227.931501
[05/28 16:47:07    752s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3811.9M, EPOCH TIME: 1748465227.931598
[05/28 16:47:07    752s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3811.9M, EPOCH TIME: 1748465227.932005
[05/28 16:47:07    752s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3811.9MB).
[05/28 16:47:07    752s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.230, REAL:0.233, MEM:3811.9M, EPOCH TIME: 1748465227.932503
[05/28 16:47:07    752s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.230, REAL:0.233, MEM:3811.9M, EPOCH TIME: 1748465227.932579
[05/28 16:47:07    752s] TDRefine: refinePlace mode is spiral
[05/28 16:47:07    752s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.3
[05/28 16:47:07    752s] OPERPROF:   Starting Refine-Place at level 2, MEM:3811.9M, EPOCH TIME: 1748465227.932761
[05/28 16:47:07    752s] *** Starting refinePlace (0:12:33 mem=3811.9M) ***
[05/28 16:47:07    752s] Total net bbox length = 4.478e+03 (2.016e+03 2.462e+03) (ext = 1.285e+02)
[05/28 16:47:07    752s] 
[05/28 16:47:07    752s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:07    752s] 
[05/28 16:47:07    752s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:07    752s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3811.9M, EPOCH TIME: 1748465227.933807
[05/28 16:47:07    752s] # Found 0 legal fixed insts to color.
[05/28 16:47:07    752s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3811.9M, EPOCH TIME: 1748465227.933951
[05/28 16:47:07    752s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3811.9M, EPOCH TIME: 1748465227.934430
[05/28 16:47:07    752s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:47:07    752s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3811.9M, EPOCH TIME: 1748465227.934887
[05/28 16:47:07    752s] Set min layer with default ( 2 )
[05/28 16:47:07    752s] Set max layer with default ( 127 )
[05/28 16:47:07    752s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:07    752s] Min route layer (adjusted) = 2
[05/28 16:47:07    752s] Max route layer (adjusted) = 11
[05/28 16:47:07    752s] Set min layer with default ( 2 )
[05/28 16:47:07    752s] Set max layer with default ( 127 )
[05/28 16:47:07    752s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:07    752s] Min route layer (adjusted) = 2
[05/28 16:47:07    752s] Max route layer (adjusted) = 11
[05/28 16:47:07    752s] 
[05/28 16:47:07    752s] Starting Small incrNP...
[05/28 16:47:07    752s] User Input Parameters:
[05/28 16:47:07    752s] - Congestion Driven    : Off
[05/28 16:47:07    752s] - Timing Driven        : Off
[05/28 16:47:07    752s] - Area-Violation Based : Off
[05/28 16:47:07    752s] - Start Rollback Level : -5
[05/28 16:47:07    752s] - Legalized            : On
[05/28 16:47:07    752s] - Window Based         : Off
[05/28 16:47:07    752s] - eDen incr mode       : Off
[05/28 16:47:07    752s] - Small incr mode      : On
[05/28 16:47:07    752s] 
[05/28 16:47:07    752s] default core: bins with density > 0.750 =  0.00 % ( 0 / 400 )
[05/28 16:47:07    752s] Density distribution unevenness ratio = 31.143%
[05/28 16:47:07    752s] Density distribution unevenness ratio (U70) = 0.000%
[05/28 16:47:07    752s] Density distribution unevenness ratio (U80) = 0.000%
[05/28 16:47:07    752s] Density distribution unevenness ratio (U90) = 0.000%
[05/28 16:47:07    752s] cost 0.536170, thresh 1.000000
[05/28 16:47:07    752s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3811.9M)
[05/28 16:47:07    752s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:07    752s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3811.9M, EPOCH TIME: 1748465227.950161
[05/28 16:47:07    752s] Starting refinePlace ...
[05/28 16:47:07    752s] Set min layer with default ( 2 )
[05/28 16:47:07    752s] Set max layer with default ( 127 )
[05/28 16:47:07    752s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:07    752s] Min route layer (adjusted) = 2
[05/28 16:47:07    752s] Max route layer (adjusted) = 11
[05/28 16:47:07    752s] Set min layer with default ( 2 )
[05/28 16:47:07    752s] Set max layer with default ( 127 )
[05/28 16:47:07    752s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:07    752s] Min route layer (adjusted) = 2
[05/28 16:47:07    752s] Max route layer (adjusted) = 11
[05/28 16:47:07    752s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:47:07    752s] DDP markSite nrRow 194 nrJob 194
[05/28 16:47:07    752s]   Spread Effort: high, standalone mode, useDDP on.
[05/28 16:47:07    752s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3819.9MB) @(0:12:33 - 0:12:33).
[05/28 16:47:07    752s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:07    752s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:07    752s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3819.9MB
[05/28 16:47:07    752s] Statistics of distance of Instance movement in refine placement:
[05/28 16:47:07    752s]   maximum (X+Y) =         0.00 um
[05/28 16:47:07    752s]   mean    (X+Y) =         0.00 um
[05/28 16:47:07    752s] Summary Report:
[05/28 16:47:07    752s] Instances move: 0 (out of 1128 movable)
[05/28 16:47:07    752s] Instances flipped: 0
[05/28 16:47:07    752s] Mean displacement: 0.00 um
[05/28 16:47:07    752s] Max displacement: 0.00 um 
[05/28 16:47:07    752s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:47:07    752s] Total instances moved : 0
[05/28 16:47:07    752s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.010, REAL:0.015, MEM:3819.9M, EPOCH TIME: 1748465227.965495
[05/28 16:47:07    752s] Total net bbox length = 4.478e+03 (2.016e+03 2.462e+03) (ext = 1.285e+02)
[05/28 16:47:07    752s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3819.9MB
[05/28 16:47:07    752s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3819.9MB) @(0:12:33 - 0:12:33).
[05/28 16:47:07    752s] *** Finished refinePlace (0:12:33 mem=3819.9M) ***
[05/28 16:47:07    752s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.3
[05/28 16:47:07    752s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.030, REAL:0.034, MEM:3819.9M, EPOCH TIME: 1748465227.966932
[05/28 16:47:07    752s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3819.9M, EPOCH TIME: 1748465227.967103
[05/28 16:47:07    752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] Cell TOP LLGs are deleted
[05/28 16:47:07    752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:07    752s] # Resetting pin-track-align track data.
[05/28 16:47:07    752s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.008, MEM:3819.9M, EPOCH TIME: 1748465227.975368
[05/28 16:47:07    752s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.280, REAL:0.276, MEM:3819.9M, EPOCH TIME: 1748465227.975474
[05/28 16:47:07    752s] ccopt_args: 
[05/28 16:47:07    752s] Turning off fast DC mode.
[05/28 16:47:08    752s] Runtime...
[05/28 16:47:08    752s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/28 16:47:08    752s] (clock_opt_design): Checking analysis view for power/activity...
[05/28 16:47:08    752s] (clock_opt_design): create_ccopt_clock_tree_spec
[05/28 16:47:08    752s] Creating clock tree spec for modes (timing configs): mode_mission
[05/28 16:47:08    752s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/28 16:47:08    752s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:47:08    752s] 
[05/28 16:47:08    752s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:47:08    752s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:47:08    752s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:47:08    752s] Summary for sequential cells identification: 
[05/28 16:47:08    752s]   Identified SBFF number: 299
[05/28 16:47:08    752s]   Identified MBFF number: 75
[05/28 16:47:08    752s]   Identified SB Latch number: 22
[05/28 16:47:08    752s]   Identified MB Latch number: 0
[05/28 16:47:08    752s]   Not identified SBFF number: 15
[05/28 16:47:08    752s]   Not identified MBFF number: 0
[05/28 16:47:08    752s]   Not identified SB Latch number: 0
[05/28 16:47:08    752s]   Not identified MB Latch number: 0
[05/28 16:47:08    752s]   Number of sequential cells which are not FFs: 45
[05/28 16:47:08    752s]  Visiting view : view_slow_mission
[05/28 16:47:08    752s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:47:08    752s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:47:08    752s]  Visiting view : view_fast_mission
[05/28 16:47:08    752s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:47:08    752s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:47:08    752s] TLC MultiMap info (StdDelay):
[05/28 16:47:08    752s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 16:47:08    752s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 16:47:08    752s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 16:47:08    752s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 16:47:08    752s]  Setting StdDelay to: 6.1ps
[05/28 16:47:08    752s] 
[05/28 16:47:08    752s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:47:08    752s] Reset timing graph...
[05/28 16:47:08    752s] Ignoring AAE DB Resetting ...
[05/28 16:47:08    752s] Reset timing graph done.
[05/28 16:47:08    752s] Ignoring AAE DB Resetting ...
[05/28 16:47:08    752s] Analyzing clock structure...
[05/28 16:47:08    752s] Analyzing clock structure done.
[05/28 16:47:08    752s] Reset timing graph...
[05/28 16:47:08    752s] Ignoring AAE DB Resetting ...
[05/28 16:47:08    752s] Reset timing graph done.
[05/28 16:47:08    752s] Extracting original clock gating for clk...
[05/28 16:47:08    752s]   clock_tree clk contains 224 sinks and 0 clock gates.
[05/28 16:47:08    752s] Extracting original clock gating for clk done.
[05/28 16:47:08    752s] The skew group clk/mode_mission was created. It contains 224 sinks and 1 sources.
[05/28 16:47:08    752s] Checking clock tree convergence...
[05/28 16:47:08    752s] Checking clock tree convergence done.
[05/28 16:47:08    752s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/28 16:47:08    752s] Set place::cacheFPlanSiteMark to 1
[05/28 16:47:08    752s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/28 16:47:08    752s] Using CCOpt effort standard.
[05/28 16:47:08    752s] Updating ideal nets and annotations...
[05/28 16:47:08    752s] Reset timing graph...
[05/28 16:47:08    752s] Ignoring AAE DB Resetting ...
[05/28 16:47:08    752s] Reset timing graph done.
[05/28 16:47:08    752s] Ignoring AAE DB Resetting ...
[05/28 16:47:09    753s] Reset timing graph...
[05/28 16:47:09    753s] Ignoring AAE DB Resetting ...
[05/28 16:47:09    753s] Reset timing graph done.
[05/28 16:47:09    753s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/28 16:47:09    753s] Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:47:09    753s] CCOpt::Phase::Initialization...
[05/28 16:47:09    753s] Check Prerequisites...
[05/28 16:47:09    753s] Leaving CCOpt scope - CheckPlace...
[05/28 16:47:09    753s] OPERPROF: Starting checkPlace at level 1, MEM:3823.2M, EPOCH TIME: 1748465229.190466
[05/28 16:47:09    753s] Processing tracks to init pin-track alignment.
[05/28 16:47:09    753s] z: 1, totalTracks: 1
[05/28 16:47:09    753s] z: 3, totalTracks: 1
[05/28 16:47:09    753s] z: 5, totalTracks: 1
[05/28 16:47:09    753s] z: 7, totalTracks: 1
[05/28 16:47:09    753s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 16:47:09    753s] #spOpts: rpCkHalo=4 
[05/28 16:47:09    753s] Cell TOP LLGs are deleted
[05/28 16:47:09    753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:09    753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:09    753s] # Building TOP llgBox search-tree.
[05/28 16:47:09    753s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3823.2M, EPOCH TIME: 1748465229.204397
[05/28 16:47:09    753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:09    753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:09    753s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3823.2M, EPOCH TIME: 1748465229.205064
[05/28 16:47:09    753s] Max number of tech site patterns supported in site array is 256.
[05/28 16:47:09    753s] Core basic site is GF22_DST
[05/28 16:47:09    753s] Processing tracks to init pin-track alignment.
[05/28 16:47:09    753s] z: 1, totalTracks: 1
[05/28 16:47:09    753s] z: 3, totalTracks: 1
[05/28 16:47:09    753s] z: 5, totalTracks: 1
[05/28 16:47:09    753s] z: 7, totalTracks: 1
[05/28 16:47:09    753s] # From Library, align V-Layer z-1 pins to tracks.
[05/28 16:47:09    753s] #   V-Align Layer name: <M1>.
[05/28 16:47:09    753s] # From Library, align H-Layer z-2 pins to tracks.
[05/28 16:47:09    753s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 16:47:09    753s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:47:09    753s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:47:09    753s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:47:09    753s] SiteArray: use 995,328 bytes
[05/28 16:47:09    753s] SiteArray: current memory after site array memory allocation 3823.2M
[05/28 16:47:09    753s] SiteArray: FP blocked sites are writable
[05/28 16:47:09    753s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:47:09    753s] Atter site array init, number of instance map data is 0.
[05/28 16:47:09    753s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.014, MEM:3823.2M, EPOCH TIME: 1748465229.218682
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:09    753s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.015, MEM:3823.2M, EPOCH TIME: 1748465229.219727
[05/28 16:47:09    753s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3823.2M, EPOCH TIME: 1748465229.221148
[05/28 16:47:09    753s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:47:09    753s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3823.2M, EPOCH TIME: 1748465229.221886
[05/28 16:47:09    753s] Begin checking placement ... (start mem=3823.2M, init mem=3823.2M)
[05/28 16:47:09    753s] Begin checking exclusive groups violation ...
[05/28 16:47:09    753s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 16:47:09    753s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] Running CheckPlace using 1 thread in normal mode...
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] ...checkPlace normal is done!
[05/28 16:47:09    753s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3823.2M, EPOCH TIME: 1748465229.232904
[05/28 16:47:09    753s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3823.2M, EPOCH TIME: 1748465229.234268
[05/28 16:47:09    753s] *info: Placed = 1447          
[05/28 16:47:09    753s] *info: Unplaced = 0           
[05/28 16:47:09    753s] Placement Density:11.72%(1299/11082)
[05/28 16:47:09    753s] Placement Density (including fixed std cells):11.72%(1299/11082)
[05/28 16:47:09    753s] Cell TOP LLGs are deleted
[05/28 16:47:09    753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:47:09    753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:09    753s] # Resetting pin-track-align track data.
[05/28 16:47:09    753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:09    753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:09    753s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3823.2M)
[05/28 16:47:09    753s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.048, MEM:3823.2M, EPOCH TIME: 1748465229.238845
[05/28 16:47:09    753s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:09    753s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/28 16:47:09    753s]  * There are 2 clocks in propagated mode.
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] Reset timing graph...
[05/28 16:47:09    753s] Ignoring AAE DB Resetting ...
[05/28 16:47:09    753s] Reset timing graph done.
[05/28 16:47:09    753s] Ignoring AAE DB Resetting ...
[05/28 16:47:09    753s] No differences between SDC and CTS ideal net status found.
[05/28 16:47:09    753s] No differences between SDC and CTS transition time annotations found.
[05/28 16:47:09    753s] No differences between SDC and CTS delay annotations found.
[05/28 16:47:09    753s] Reset timing graph...
[05/28 16:47:09    753s] Ignoring AAE DB Resetting ...
[05/28 16:47:09    753s] Reset timing graph done.
[05/28 16:47:09    753s] Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] Ideal Nets:
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] ----------------------------------------------------------------------------------------------------------------
[05/28 16:47:09    753s] Net    Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[05/28 16:47:09    753s] ----------------------------------------------------------------------------------------------------------------
[05/28 16:47:09    753s] clk    partial                                 no                                       no
[05/28 16:47:09    753s] clk    partial                                 no                                       no
[05/28 16:47:09    753s] ----------------------------------------------------------------------------------------------------------------
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] Pins with transition annotations:
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] -----------------------------------------------------------------------------------------------------------------
[05/28 16:47:09    753s] Pin                                        Edge    Delay corner     Annotation    Status (in listed delay corner)
[05/28 16:47:09    753s] -----------------------------------------------------------------------------------------------------------------
[05/28 16:47:09    753s] fsm_sync_inst/sh_en_prev_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/sh_en_prev_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_neg_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_neg_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[28]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[28]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[9]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[9]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[13]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[13]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[12]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[12]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[11]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[11]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[10]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[10]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[9]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[9]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[8]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[8]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[7]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[7]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[6]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[6]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[5]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[5]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[4]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[4]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[3]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[3]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[2]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[2]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[1]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[1]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[0]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[0]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[1]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[1]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[2]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[2]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[3]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[3]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[4]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[4]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[5]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[5]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[6]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[6]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[7]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[7]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[8]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[8]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[9]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[9]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[10]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[10]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[11]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[11]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[12]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[12]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[13]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[13]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[0]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[0]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_done_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_done_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/first_pulse_flag_reg/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/first_pulse_flag_reg/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[0]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[0]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[1]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[1]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[2]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[2]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[3]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[3]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[4]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[4]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[5]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[5]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[6]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[6]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[7]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[7]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[8]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[8]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[9]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[9]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[10]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[10]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[11]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[11]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[12]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[12]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[13]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[13]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[14]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[14]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[15]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[15]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[16]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[16]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[17]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[17]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[18]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[18]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[19]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[19]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[20]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[20]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[21]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[21]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[22]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[22]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[23]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[23]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[24]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[24]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[25]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[25]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[26]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[26]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[27]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[27]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[29]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[29]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[30]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[30]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[31]/CK       fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[31]/CK       rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_reg/CK                  fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_reg/CK                  rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[1]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[1]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[2]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[2]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[3]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[3]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[4]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[4]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[0]/CK     fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[0]/CK     rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/fsm_rst_reg/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/fsm_rst_reg/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[3]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[3]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[2]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[2]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[1]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[1]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_edge_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_edge_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_prev_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_prev_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync2_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync2_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync1_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync1_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[12]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[12]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[8]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[8]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[7]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[7]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[2]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[2]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[0]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[0]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[1]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[1]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[10]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[10]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[6]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[6]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[5]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[5]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[4]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[4]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[3]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[3]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[14]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[14]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[1]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[1]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[2]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[2]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[5]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[5]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[4]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[4]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[3]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[3]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[2]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[2]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[1]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[1]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[0]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[0]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[6]/CK    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[6]/CK    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[13]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[13]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[0]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[0]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[0]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[0]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_p_reg/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_p_reg/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_prev_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_prev_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/pkt_rec_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/pkt_rec_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[0]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[0]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[1]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[1]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[2]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[2]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[3]/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[3]/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[23]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[23]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[22]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[22]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[21]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[21]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[20]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[20]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[19]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[19]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[18]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[18]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[17]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[17]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[16]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[16]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[15]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[15]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[14]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[14]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[13]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[13]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[12]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[12]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[11]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[11]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[10]/CK        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[10]/CK        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[9]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[9]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[8]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[8]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[7]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[7]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[6]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[6]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[5]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[5]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[4]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[4]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[3]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[3]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[2]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[2]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[1]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[1]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[0]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[0]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[0]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[0]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[16]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[16]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[8]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[8]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[0]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[0]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[1]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[1]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[17]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[17]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[9]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[9]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[1]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[1]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[2]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[2]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[18]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[18]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[10]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[10]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[2]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[2]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[3]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[3]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[19]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[19]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[11]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[11]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[3]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[3]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[4]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[4]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[20]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[20]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[12]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[12]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[4]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[4]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[5]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[5]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[21]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[21]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[13]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[13]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[5]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[5]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[6]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[6]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[22]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[22]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[14]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[14]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[6]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[6]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[7]/CK                fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[7]/CK                rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[23]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[23]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[15]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[15]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[7]/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[7]/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[1]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[1]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[2]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[2]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[3]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[3]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[4]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[4]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[5]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[5]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[6]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[6]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[7]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[7]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[0]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[0]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_IN_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_IN_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_prev_reg/CK              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_prev_reg/CK              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_prev_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_prev_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_1_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_1_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_0_reg/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_0_reg/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_1_reg/CK           fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_1_reg/CK           rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_0_reg/CK           fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_0_reg/CK           rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_1_reg/CK          fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_1_reg/CK          rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_0_reg/CK          fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_0_reg/CK          rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/dout_reg/CK                    fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/dout_reg/CK                    rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[7]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[7]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[6]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[6]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[5]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[5]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[4]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[4]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[3]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[3]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[2]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[2]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[1]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[1]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[0]/CK               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[0]/CK               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] TX_SH_reg/CK                               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] TX_SH_reg/CK                               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[3]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[3]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[1]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[1]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[0]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[0]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[0]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[0]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[1]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[1]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[2]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[2]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] TX_EN_reg/CK                               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] TX_EN_reg/CK                               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[0]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[0]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[2]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[2]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[1]/CK                         fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[1]/CK                         rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] PKT_EN_reg/CK                              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] PKT_EN_reg/CK                              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] PKT_RST_reg/CK                             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] PKT_RST_reg/CK                             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[0]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[0]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[1]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[1]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[2]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[2]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[3]/CK                          fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[3]/CK                          rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_LD_reg/CK                              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] SPI_LD_reg/CK                              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_rec_prev_reg/CK                        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] pkt_rec_prev_reg/CK                        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[11]/CK            fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[11]/CK            rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] TX_LD_reg/CK                               fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] TX_LD_reg/CK                               rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] PKT_LD_reg/CK                              fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] PKT_LD_reg/CK                              rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_pos_reg/CK             fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_pos_reg/CK             rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] clk                                        fall    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] clk                                        rise    dc_fast:hold       0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/sh_en_prev_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/sh_en_prev_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_neg_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_neg_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[28]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[28]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[9]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[9]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[13]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[13]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[12]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[12]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[11]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[11]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[10]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[10]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[9]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[9]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[8]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[8]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[7]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[7]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[6]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[6]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[5]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[5]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[4]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[4]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[3]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[3]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[2]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[2]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[1]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[1]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[0]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/timeout_counter_reg[0]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[1]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[1]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[2]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[2]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[3]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[3]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[4]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[4]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[5]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[5]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[6]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[6]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[7]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[7]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[8]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[8]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[9]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[9]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[10]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[10]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[11]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[11]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[12]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[12]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[13]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[13]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[0]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/avg_interval_reg[0]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_done_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_done_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/first_pulse_flag_reg/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/first_pulse_flag_reg/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[0]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[0]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[1]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[1]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[2]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[2]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[3]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[3]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[4]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[4]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[5]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[5]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[6]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[6]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[7]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[7]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[8]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[8]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[9]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[9]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[10]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[10]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[11]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[11]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[12]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[12]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[13]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[13]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[14]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[14]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[15]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[15]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[16]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[16]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[17]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[17]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[18]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[18]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[19]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[19]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[20]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[20]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[21]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[21]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[22]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[22]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[23]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[23]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[24]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[24]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[25]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[25]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[26]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[26]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[27]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[27]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[29]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[29]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[30]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[30]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[31]/CK       fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/interval_sum_reg[31]/CK       rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_reg/CK                  fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/sh_en_reg/CK                  rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[1]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[1]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[2]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[2]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[3]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[3]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[4]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[4]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[0]/CK     fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_gen_count_reg[0]/CK     rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/fsm_rst_reg/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/fsm_rst_reg/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[3]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[3]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[2]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[2]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[1]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[1]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_edge_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_edge_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_prev_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_prev_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync2_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync2_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync1_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/rfin_sync1_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[12]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[12]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[8]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[8]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[7]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[7]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[2]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[2]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[0]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[0]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[1]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[1]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[10]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[10]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[6]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[6]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[5]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[5]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[4]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[4]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[3]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[3]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[14]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[14]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[1]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[1]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[2]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[2]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[5]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[5]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[4]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[4]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[3]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[3]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[2]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[2]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[1]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[1]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[0]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[0]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[6]/CK    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_pack_count_reg[6]/CK    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[13]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[13]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[0]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/state_reg[0]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[0]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/pulse_count_reg[0]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_p_reg/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_p_reg/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_prev_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/tx_rdy_prev_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/pkt_rec_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/pkt_rec_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[0]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[0]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[1]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[1]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[2]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[2]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[3]/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/sync_reg[3]/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[23]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[23]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[22]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[22]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[21]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[21]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[20]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[20]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[19]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[19]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[18]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[18]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[17]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[17]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[16]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[16]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[15]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[15]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[14]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[14]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[13]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[13]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[12]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[12]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[11]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[11]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[10]/CK        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[10]/CK        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[9]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[9]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[8]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[8]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[7]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[7]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[6]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[6]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[5]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[5]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[4]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[4]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[3]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[3]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[2]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[2]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[1]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[1]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[0]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] shift_buf_inst/shift_reg_reg[0]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[0]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[0]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[16]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[16]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[8]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[8]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[0]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[0]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[1]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[1]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[17]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[17]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[9]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[9]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[1]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[1]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[2]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[2]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[18]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[18]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[10]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[10]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[2]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[2]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[3]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[3]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[19]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[19]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[11]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[11]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[3]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[3]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[4]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[4]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[20]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[20]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[12]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[12]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[4]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[4]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[5]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[5]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[21]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[21]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[13]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[13]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[5]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[5]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[6]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[6]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[22]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[22]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[14]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[14]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[6]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[6]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[7]/CK                fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/dout_reg[7]/CK                rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[23]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[23]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[15]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[15]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[7]/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_reg_inst/pkt_reg_reg[7]/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[1]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[1]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[2]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[2]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[3]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[3]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[4]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[4]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[5]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[5]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[6]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[6]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[7]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[7]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[7]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[6]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[5]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[4]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[3]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[2]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[1]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[0]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/OUT_reg[0]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_REG_reg[0]/CK         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_IN_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SHIFT_IN_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SPI_OUT_RDY_reg/CK          rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_prev_reg/CK              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_prev_reg/CK              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_prev_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_prev_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_1_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_1_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_0_reg/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SS_sync_0_reg/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_1_reg/CK           fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_1_reg/CK           rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_0_reg/CK           fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/SCK_sync_0_reg/CK           rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_1_reg/CK          fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_1_reg/CK          rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_0_reg/CK          fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_slave_inst/MOSI_sync_0_reg/CK          rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/dout_reg/CK                    fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/dout_reg/CK                    rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[7]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[7]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[6]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[6]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[5]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[5]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[4]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[4]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[3]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[3]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[2]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[2]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[1]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[1]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[0]/CK               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_buf_inst/buffer_reg[0]/CK               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] TX_SH_reg/CK                               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] TX_SH_reg/CK                               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[3]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[3]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[1]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[1]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[0]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] tx_state_reg[0]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[0]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[0]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[1]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[1]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[2]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter3_reg[2]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] TX_EN_reg/CK                               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] TX_EN_reg/CK                               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[0]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[0]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[2]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[2]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[1]/CK                         fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] rx_state_reg[1]/CK                         rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] PKT_EN_reg/CK                              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] PKT_EN_reg/CK                              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] PKT_RST_reg/CK                             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] PKT_RST_reg/CK                             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[0]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[0]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[1]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[1]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[2]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[2]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[3]/CK                          fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] counter_reg[3]/CK                          rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_LD_reg/CK                              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] SPI_LD_reg/CK                              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_rec_prev_reg/CK                        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] pkt_rec_prev_reg/CK                        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[11]/CK            fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] sh_sync_inst/counter_reg[11]/CK            rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] TX_LD_reg/CK                               fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] TX_LD_reg/CK                               rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] PKT_LD_reg/CK                              fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] PKT_LD_reg/CK                              rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_pos_reg/CK             fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] fsm_sync_inst/state_pos_reg/CK             rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] clk                                        fall    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] clk                                        rise    dc_slow:setup      0.000       fully annotated
[05/28 16:47:09    753s] -----------------------------------------------------------------------------------------------------------------
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:47:09    753s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:47:09    753s] Info: 1 threads available for lower-level modules during optimization.
[05/28 16:47:09    753s] 
[05/28 16:47:09    753s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 16:47:10    754s] #################################################################################
[05/28 16:47:10    754s] # Design Stage: PreRoute
[05/28 16:47:10    754s] # Design Name: TOP
[05/28 16:47:10    754s] # Design Mode: 22nm
[05/28 16:47:10    754s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:47:10    754s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:47:10    754s] # Signoff Settings: SI Off 
[05/28 16:47:10    754s] #################################################################################
[05/28 16:47:10    754s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3824.8M) ***
[05/28 16:47:10    754s]              0V	    gnd
[05/28 16:47:10    754s]           0.72V	    vdd
[05/28 16:47:10    754s] Processing average sequential pin duty cycle 
[05/28 16:47:10    754s] Processing average sequential pin duty cycle 
[05/28 16:47:11    754s] Executing ccopt post-processing.
[05/28 16:47:11    754s] Synthesizing clock trees with CCOpt...
[05/28 16:47:11    754s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:12:35.8/0:15:21.5 (0.8), mem = 3840.4M
[05/28 16:47:11    754s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:47:11    754s] CCOpt::Phase::PreparingToBalance...
[05/28 16:47:11    754s] Leaving CCOpt scope - Initializing power interface...
[05/28 16:47:11    754s] Processing average sequential pin duty cycle 
[05/28 16:47:11    754s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:11    754s] Leaving CCOpt scope - Initializing activity data...
[05/28 16:47:11    754s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:11    754s] 
[05/28 16:47:11    754s] Positive (advancing) pin insertion delays
[05/28 16:47:11    754s] =========================================
[05/28 16:47:11    754s] 
[05/28 16:47:11    754s] Found 0 advancing pin insertion delay (0.000% of 224 clock tree sinks)
[05/28 16:47:11    754s] 
[05/28 16:47:11    754s] Negative (delaying) pin insertion delays
[05/28 16:47:11    754s] ========================================
[05/28 16:47:11    754s] 
[05/28 16:47:11    754s] Found 0 delaying pin insertion delay (0.000% of 224 clock tree sinks)
[05/28 16:47:11    754s] Notify start of optimization...
[05/28 16:47:11    754s] Notify start of optimization done.
[05/28 16:47:11    754s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/28 16:47:11    754s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3840.4M, EPOCH TIME: 1748465231.029911
[05/28 16:47:11    754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    754s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.010, REAL:0.004, MEM:3832.4M, EPOCH TIME: 1748465231.033893
[05/28 16:47:11    754s] [oiLAM] Zs 11, 12
[05/28 16:47:11    754s] ### Creating LA Mngr. totSessionCpu=0:12:36 mem=3832.4M
[05/28 16:47:11    754s] ### Creating LA Mngr, finished. totSessionCpu=0:12:36 mem=3832.4M
[05/28 16:47:11    754s] Running pre-eGR process
[05/28 16:47:11    754s] (I)      Started Early Global Route ( Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      Initializing eGR engine (regular)
[05/28 16:47:11    754s] Set min layer with default ( 2 )
[05/28 16:47:11    754s] Set max layer with default ( 127 )
[05/28 16:47:11    754s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:11    754s] Min route layer (adjusted) = 2
[05/28 16:47:11    754s] Max route layer (adjusted) = 11
[05/28 16:47:11    754s] (I)      clean place blk overflow:
[05/28 16:47:11    754s] (I)      H : enabled 1.00 0
[05/28 16:47:11    754s] (I)      V : enabled 1.00 0
[05/28 16:47:11    754s] (I)      Initializing eGR engine (regular)
[05/28 16:47:11    754s] Set min layer with default ( 2 )
[05/28 16:47:11    754s] Set max layer with default ( 127 )
[05/28 16:47:11    754s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:11    754s] Min route layer (adjusted) = 2
[05/28 16:47:11    754s] Max route layer (adjusted) = 11
[05/28 16:47:11    754s] (I)      clean place blk overflow:
[05/28 16:47:11    754s] (I)      H : enabled 1.00 0
[05/28 16:47:11    754s] (I)      V : enabled 1.00 0
[05/28 16:47:11    754s] (I)      Started Early Global Route kernel ( Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      Running eGR Regular flow
[05/28 16:47:11    754s] (I)      # wire layers (front) : 12
[05/28 16:47:11    754s] (I)      # wire layers (back)  : 0
[05/28 16:47:11    754s] (I)      min wire layer : 1
[05/28 16:47:11    754s] (I)      max wire layer : 11
[05/28 16:47:11    754s] (I)      # cut layers (front) : 11
[05/28 16:47:11    754s] (I)      # cut layers (back)  : 0
[05/28 16:47:11    754s] (I)      min cut layer : 1
[05/28 16:47:11    754s] (I)      max cut layer : 10
[05/28 16:47:11    754s] (I)      ================================== Layers ===================================
[05/28 16:47:11    754s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:11    754s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:47:11    754s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:11    754s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:47:11    754s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:47:11    754s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:11    754s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:11    754s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:11    754s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:11    754s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:11    754s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:47:11    754s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:11    754s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:11    754s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:47:11    754s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:11    754s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:47:11    754s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:47:11    754s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:11    754s] (I)      Started Import and model ( Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      == Non-default Options ==
[05/28 16:47:11    754s] (I)      Maximum routing layer                              : 11
[05/28 16:47:11    754s] (I)      Top routing layer                                  : 11
[05/28 16:47:11    754s] (I)      Number of threads                                  : 1
[05/28 16:47:11    754s] (I)      Route tie net to shape                             : auto
[05/28 16:47:11    754s] (I)      Method to set GCell size                           : row
[05/28 16:47:11    754s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:47:11    754s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:47:11    754s] (I)      ============== Pin Summary ==============
[05/28 16:47:11    754s] (I)      +-------+--------+---------+------------+
[05/28 16:47:11    754s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:47:11    754s] (I)      +-------+--------+---------+------------+
[05/28 16:47:11    754s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:47:11    754s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:47:11    754s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:47:11    754s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:47:11    754s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:47:11    754s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:47:11    754s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:47:11    754s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:47:11    754s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:47:11    754s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:47:11    754s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:47:11    754s] (I)      +-------+--------+---------+------------+
[05/28 16:47:11    754s] (I)      Use row-based GCell size
[05/28 16:47:11    754s] (I)      Use row-based GCell align
[05/28 16:47:11    754s] (I)      layer 0 area = 6400
[05/28 16:47:11    754s] (I)      layer 1 area = 8800
[05/28 16:47:11    754s] (I)      layer 2 area = 11000
[05/28 16:47:11    754s] (I)      layer 3 area = 11000
[05/28 16:47:11    754s] (I)      layer 4 area = 11000
[05/28 16:47:11    754s] (I)      layer 5 area = 11000
[05/28 16:47:11    754s] (I)      layer 6 area = 11000
[05/28 16:47:11    754s] (I)      layer 7 area = 810000
[05/28 16:47:11    754s] (I)      layer 8 area = 2000000
[05/28 16:47:11    754s] (I)      layer 9 area = 2000000
[05/28 16:47:11    754s] (I)      layer 10 area = 0
[05/28 16:47:11    754s] (I)      GCell unit size   : 540
[05/28 16:47:11    754s] (I)      GCell multiplier  : 1
[05/28 16:47:11    754s] (I)      GCell row height  : 540
[05/28 16:47:11    754s] (I)      Actual row height : 540
[05/28 16:47:11    754s] (I)      GCell align ref   : 4060 4000
[05/28 16:47:11    754s] [NR-eGR] Track table information for default rule: 
[05/28 16:47:11    754s] [NR-eGR] M1 has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] M2 has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] C1 has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] C2 has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] C3 has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] C4 has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] C5 has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] JA has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] QA has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] QB has single uniform track structure
[05/28 16:47:11    754s] [NR-eGR] LB has single uniform track structure
[05/28 16:47:11    754s] (I)      ========================= Default via ==========================
[05/28 16:47:11    754s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:11    754s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:47:11    754s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:11    754s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:47:11    754s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:47:11    754s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:47:11    754s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:47:11    754s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:47:11    754s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:47:11    754s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:47:11    754s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:47:11    754s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:47:11    754s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:47:11    754s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:11    754s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:47:11    754s] [NR-eGR] Read 4 PG shapes
[05/28 16:47:11    754s] [NR-eGR] Read 0 clock shapes
[05/28 16:47:11    754s] [NR-eGR] Read 0 other shapes
[05/28 16:47:11    754s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:47:11    754s] [NR-eGR] #Instance Blockages : 14055
[05/28 16:47:11    754s] [NR-eGR] #PG Blockages       : 4
[05/28 16:47:11    754s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:47:11    754s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:47:11    754s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:47:11    754s] [NR-eGR] #Other Blockages    : 0
[05/28 16:47:11    754s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:47:11    754s] (I)      Custom ignore net properties:
[05/28 16:47:11    754s] (I)      1 : NotLegal
[05/28 16:47:11    754s] (I)      Default ignore net properties:
[05/28 16:47:11    754s] (I)      1 : Special
[05/28 16:47:11    754s] (I)      2 : Analog
[05/28 16:47:11    754s] (I)      3 : Fixed
[05/28 16:47:11    754s] (I)      4 : Skipped
[05/28 16:47:11    754s] (I)      5 : MixedSignal
[05/28 16:47:11    754s] (I)      Prerouted net properties:
[05/28 16:47:11    754s] (I)      1 : NotLegal
[05/28 16:47:11    754s] (I)      2 : Special
[05/28 16:47:11    754s] (I)      3 : Analog
[05/28 16:47:11    754s] (I)      4 : Fixed
[05/28 16:47:11    754s] (I)      5 : Skipped
[05/28 16:47:11    754s] (I)      6 : MixedSignal
[05/28 16:47:11    754s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:47:11    754s] [NR-eGR] #prerouted nets         : 0
[05/28 16:47:11    754s] [NR-eGR] #prerouted special nets : 0
[05/28 16:47:11    754s] [NR-eGR] #prerouted wires        : 0
[05/28 16:47:11    754s] [NR-eGR] Read 1149 nets ( ignored 0 )
[05/28 16:47:11    754s] (I)        Front-side 1149 ( ignored 0 )
[05/28 16:47:11    754s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:47:11    754s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:47:11    754s] (I)      Reading macro buffers
[05/28 16:47:11    754s] (I)      Number of macros with buffers: 0
[05/28 16:47:11    754s] (I)      early_global_route_priority property id does not exist.
[05/28 16:47:11    754s] (I)      Setting up GCell size
[05/28 16:47:11    754s] (I)      Base Grid  :   211 x   209
[05/28 16:47:11    754s] (I)      Final Grid :   106 x   105
[05/28 16:47:11    754s] (I)      Read Num Blocks=14457  Num Prerouted Wires=0  Num CS=0
[05/28 16:47:11    754s] (I)      Layer 1 (H) : #blockages 13781 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:11    754s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:47:11    754s] (I)      Track adjustment: Reducing 21011 tracks (15.00%) for Layer2
[05/28 16:47:11    754s] (I)      Track adjustment: Reducing 15676 tracks (12.00%) for Layer3
[05/28 16:47:11    754s] (I)      Number of ignored nets                =      0
[05/28 16:47:11    754s] (I)      Number of connected nets              =      0
[05/28 16:47:11    754s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:47:11    754s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:47:11    754s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:47:11    754s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:47:11    754s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:47:11    754s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:47:11    754s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:47:11    754s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:47:11    754s] (I)      Ndr track 0 does not exist
[05/28 16:47:11    754s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:47:11    754s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:47:11    754s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:47:11    754s] (I)      Site width          :   116  (dbu)
[05/28 16:47:11    754s] (I)      Row height          :   540  (dbu)
[05/28 16:47:11    754s] (I)      GCell row height    :   540  (dbu)
[05/28 16:47:11    754s] (I)      GCell width         :  1080  (dbu)
[05/28 16:47:11    754s] (I)      GCell height        :  1080  (dbu)
[05/28 16:47:11    754s] (I)      Grid                :   106   105    11
[05/28 16:47:11    754s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:47:11    754s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:47:11    754s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:47:11    754s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:47:11    754s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:47:11    754s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:11    754s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:11    754s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:47:11    754s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:47:11    754s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:47:11    754s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:47:11    754s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:47:11    754s] (I)      --------------------------------------------------------
[05/28 16:47:11    754s] 
[05/28 16:47:11    754s] [NR-eGR] ============ Routing rule table ============
[05/28 16:47:11    754s] [NR-eGR] Rule id: 0  Nets: 1149
[05/28 16:47:11    754s] [NR-eGR] ========================================
[05/28 16:47:11    754s] [NR-eGR] 
[05/28 16:47:11    754s] (I)      ======== NDR :  =========
[05/28 16:47:11    754s] (I)      +--------------+--------+
[05/28 16:47:11    754s] (I)      |           ID |      0 |
[05/28 16:47:11    754s] (I)      |         Name |        |
[05/28 16:47:11    754s] (I)      |      Default |    yes |
[05/28 16:47:11    754s] (I)      |  Clk Special |     no |
[05/28 16:47:11    754s] (I)      | Hard spacing |     no |
[05/28 16:47:11    754s] (I)      |    NDR track | (none) |
[05/28 16:47:11    754s] (I)      |      NDR via | (none) |
[05/28 16:47:11    754s] (I)      |  Extra space |      0 |
[05/28 16:47:11    754s] (I)      |      Shields |      0 |
[05/28 16:47:11    754s] (I)      |   Demand (H) |      1 |
[05/28 16:47:11    754s] (I)      |   Demand (V) |      1 |
[05/28 16:47:11    754s] (I)      |        #Nets |   1149 |
[05/28 16:47:11    754s] (I)      +--------------+--------+
[05/28 16:47:11    754s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:11    754s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:47:11    754s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:11    754s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:47:11    754s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:11    754s] (I)      =============== Blocked Tracks ===============
[05/28 16:47:11    754s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:11    754s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:47:11    754s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:11    754s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |     2 |  149354 |    26609 |        17.82% |
[05/28 16:47:11    754s] (I)      |     3 |  132825 |     5492 |         4.13% |
[05/28 16:47:11    754s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:47:11    754s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:11    754s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      Reset routing kernel
[05/28 16:47:11    754s] (I)      Started Global Routing ( Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      totalPins=4293  totalGlobalPin=3835 (89.33%)
[05/28 16:47:11    754s] (I)      ================= Net Group Info =================
[05/28 16:47:11    754s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:11    754s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:47:11    754s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:11    754s] (I)      |  1 |           1149 |        M2(2) |    LB(11) |
[05/28 16:47:11    754s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:11    754s] (I)      total 2D Cap : 778548 = (391856 H, 386692 V)
[05/28 16:47:11    754s] (I)      total 2D Demand : 395 = (395 H, 0 V)
[05/28 16:47:11    754s] (I)      #blocked GCells = 0
[05/28 16:47:11    754s] (I)      #regions = 1
[05/28 16:47:11    754s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 11]
[05/28 16:47:11    754s] (I)      
[05/28 16:47:11    754s] (I)      ============  Phase 1a Route ============
[05/28 16:47:11    754s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:47:11    754s] (I)      
[05/28 16:47:11    754s] (I)      ============  Phase 1b Route ============
[05/28 16:47:11    754s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:47:11    754s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.284440e+03um
[05/28 16:47:11    754s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:47:11    754s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:47:11    754s] (I)      
[05/28 16:47:11    754s] (I)      ============  Phase 1c Route ============
[05/28 16:47:11    754s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:47:11    754s] (I)      
[05/28 16:47:11    754s] (I)      ============  Phase 1d Route ============
[05/28 16:47:11    754s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:47:11    754s] (I)      
[05/28 16:47:11    754s] (I)      ============  Phase 1e Route ============
[05/28 16:47:11    754s] (I)      Usage: 4893 = (2207 H, 2686 V) = (0.56% H, 0.69% V) = (2.384e+03um H, 2.901e+03um V)
[05/28 16:47:11    754s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.284440e+03um
[05/28 16:47:11    754s] (I)      
[05/28 16:47:11    754s] (I)      ============  Phase 1l Route ============
[05/28 16:47:11    754s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:47:11    754s] (I)      Layer  2:     108409      1232       172         243      148594    ( 0.16%) 
[05/28 16:47:11    754s] (I)      Layer  3:     111961      2385        75        1248      131040    ( 0.94%) 
[05/28 16:47:11    754s] (I)      Layer  4:     131460      1517         0           0      132300    ( 0.00%) 
[05/28 16:47:11    754s] (I)      Layer  5:     131560       829         0           0      132288    ( 0.00%) 
[05/28 16:47:11    754s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:47:11    754s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:47:11    754s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:47:11    754s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:47:11    754s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:47:11    754s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:47:11    754s] (I)      Total:        772477      5963       247        9584      827174    ( 1.15%) 
[05/28 16:47:11    754s] (I)      
[05/28 16:47:11    754s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:47:11    754s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:47:11    754s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:47:11    754s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:47:11    754s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:47:11    754s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      M2 ( 2)       123( 1.12%)         7( 0.06%)   ( 1.18%) 
[05/28 16:47:11    754s] [NR-eGR]      C1 ( 3)        53( 0.49%)         1( 0.01%)   ( 0.49%) 
[05/28 16:47:11    754s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:11    754s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:47:11    754s] [NR-eGR]        Total       176( 0.20%)         8( 0.01%)   ( 0.20%) 
[05/28 16:47:11    754s] [NR-eGR] 
[05/28 16:47:11    754s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      Updating congestion map
[05/28 16:47:11    754s] (I)      total 2D Cap : 780164 = (393269 H, 386895 V)
[05/28 16:47:11    754s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:47:11    754s] (I)      Running track assignment and export wires
[05/28 16:47:11    754s] (I)      Delete wires for 1149 nets 
[05/28 16:47:11    754s] (I)      ============= Track Assignment ============
[05/28 16:47:11    754s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:47:11    754s] (I)      Run Multi-thread track assignment
[05/28 16:47:11    754s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      Started Export ( Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:47:11    754s] [NR-eGR] Total eGR-routed clock nets wire length: 375um, number of vias: 509
[05/28 16:47:11    754s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:11    754s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:11    754s] [NR-eGR] ------------------------------
[05/28 16:47:11    754s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:47:11    754s] [NR-eGR]  M2  (2H)          1464  5105 
[05/28 16:47:11    754s] [NR-eGR]  C1  (3V)          2291  1917 
[05/28 16:47:11    754s] [NR-eGR]  C2  (4H)          1371   796 
[05/28 16:47:11    754s] [NR-eGR]  C3  (5V)           885    34 
[05/28 16:47:11    754s] [NR-eGR]  C4  (6H)             4     0 
[05/28 16:47:11    754s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:11    754s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:11    754s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:11    754s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:11    754s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:11    754s] [NR-eGR] ------------------------------
[05/28 16:47:11    754s] [NR-eGR]      Total         6015  9307 
[05/28 16:47:11    754s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:11    754s] [NR-eGR] Total half perimeter of net bounding box: 4478um
[05/28 16:47:11    754s] [NR-eGR] Total length: 6015um, number of vias: 9307
[05/28 16:47:11    754s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:11    754s] (I)      == Layer wire length by net rule ==
[05/28 16:47:11    754s] (I)                  Default 
[05/28 16:47:11    754s] (I)      --------------------
[05/28 16:47:11    754s] (I)       M1  (1V)       0um 
[05/28 16:47:11    754s] (I)       M2  (2H)    1464um 
[05/28 16:47:11    754s] (I)       C1  (3V)    2291um 
[05/28 16:47:11    754s] (I)       C2  (4H)    1371um 
[05/28 16:47:11    754s] (I)       C3  (5V)     885um 
[05/28 16:47:11    754s] (I)       C4  (6H)       4um 
[05/28 16:47:11    754s] (I)       C5  (7V)       0um 
[05/28 16:47:11    754s] (I)       JA  (8H)       0um 
[05/28 16:47:11    754s] (I)       QA  (9V)       0um 
[05/28 16:47:11    754s] (I)       QB  (10H)      0um 
[05/28 16:47:11    754s] (I)       LB  (11V)      0um 
[05/28 16:47:11    754s] (I)      --------------------
[05/28 16:47:11    754s] (I)           Total   6015um 
[05/28 16:47:11    754s] (I)      == Layer via count by net rule ==
[05/28 16:47:11    754s] (I)                  Default 
[05/28 16:47:11    754s] (I)      --------------------
[05/28 16:47:11    754s] (I)       M1  (1V)      1455 
[05/28 16:47:11    754s] (I)       M2  (2H)      5105 
[05/28 16:47:11    754s] (I)       C1  (3V)      1917 
[05/28 16:47:11    754s] (I)       C2  (4H)       796 
[05/28 16:47:11    754s] (I)       C3  (5V)        34 
[05/28 16:47:11    754s] (I)       C4  (6H)         0 
[05/28 16:47:11    754s] (I)       C5  (7V)         0 
[05/28 16:47:11    754s] (I)       JA  (8H)         0 
[05/28 16:47:11    754s] (I)       QA  (9V)         0 
[05/28 16:47:11    754s] (I)       QB  (10H)        0 
[05/28 16:47:11    754s] (I)       LB  (11V)        0 
[05/28 16:47:11    754s] (I)      --------------------
[05/28 16:47:11    754s] (I)           Total     9307 
[05/28 16:47:11    754s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[05/28 16:47:11    754s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:11    754s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] [NR-eGR] Finished Early Global Route ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.70 MB )
[05/28 16:47:11    754s] (I)      ========================================= Runtime Summary ==========================================
[05/28 16:47:11    754s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/28 16:47:11    754s] (I)      ----------------------------------------------------------------------------------------------------
[05/28 16:47:11    754s] (I)       Early Global Route                             100.00%  632.72 sec  632.86 sec  0.15 sec  0.15 sec 
[05/28 16:47:11    754s] (I)       +-Early Global Route kernel                     95.41%  632.72 sec  632.86 sec  0.14 sec  0.14 sec 
[05/28 16:47:11    754s] (I)       | +-Import and model                            22.38%  632.73 sec  632.76 sec  0.03 sec  0.04 sec 
[05/28 16:47:11    754s] (I)       | | +-Create place DB                            3.24%  632.73 sec  632.73 sec  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | | +-Import place data                        3.10%  632.73 sec  632.73 sec  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Read instances and placement           0.97%  632.73 sec  632.73 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Read nets                              1.80%  632.73 sec  632.73 sec  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | +-Create route DB                           15.20%  632.73 sec  632.76 sec  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)       | | | +-Import route data (1T)                  14.86%  632.73 sec  632.76 sec  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Read blockages ( Layer 2-11 )          4.50%  632.74 sec  632.74 sec  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Read routing blockages               0.00%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Read instance blockages              1.74%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Read PG blockages                    1.67%  632.74 sec  632.74 sec  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Read clock blockages                 0.02%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Read other blockages                 0.01%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Read halo blockages                  0.01%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Read boundary cut boxes              0.00%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Read blackboxes                        0.01%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Read prerouted                         0.27%  632.74 sec  632.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Read nets                              0.36%  632.74 sec  632.75 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Set up via pillars                     0.02%  632.75 sec  632.75 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Initialize 3D grid graph               0.38%  632.75 sec  632.75 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Model blockage capacity                6.34%  632.75 sec  632.76 sec  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | | | | +-Initialize 3D capacity               5.72%  632.75 sec  632.76 sec  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | +-Read aux data                              0.00%  632.76 sec  632.76 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | +-Others data preparation                    0.02%  632.76 sec  632.76 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | +-Create route kernel                        3.12%  632.76 sec  632.76 sec  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | +-Global Routing                              27.71%  632.76 sec  632.80 sec  0.04 sec  0.04 sec 
[05/28 16:47:11    754s] (I)       | | +-Initialization                             0.46%  632.76 sec  632.76 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | +-Net group 1                               21.02%  632.76 sec  632.79 sec  0.03 sec  0.04 sec 
[05/28 16:47:11    754s] (I)       | | | +-Generate topology                        0.81%  632.76 sec  632.76 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | +-Phase 1a                                 2.05%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Pattern routing (1T)                   1.32%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Add via demand to 2D                   0.35%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | +-Phase 1b                                 0.57%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | +-Phase 1c                                 0.01%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | +-Phase 1d                                 0.01%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | +-Phase 1e                                 0.20%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Route legalization                     0.00%  632.77 sec  632.77 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | | +-Phase 1l                                14.97%  632.77 sec  632.79 sec  0.02 sec  0.03 sec 
[05/28 16:47:11    754s] (I)       | | | | +-Layer assignment (1T)                 14.03%  632.77 sec  632.79 sec  0.02 sec  0.03 sec 
[05/28 16:47:11    754s] (I)       | +-Export cong map                              3.11%  632.80 sec  632.81 sec  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | +-Export 2D cong map                         0.19%  632.81 sec  632.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | +-Extract Global 3D Wires                      0.27%  632.81 sec  632.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | +-Track Assignment (1T)                       15.64%  632.81 sec  632.83 sec  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)       | | +-Initialization                             0.14%  632.81 sec  632.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | +-Track Assignment Kernel                   14.57%  632.81 sec  632.83 sec  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)       | | +-Free Memory                                0.01%  632.83 sec  632.83 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | +-Export                                      14.85%  632.83 sec  632.85 sec  0.02 sec  0.03 sec 
[05/28 16:47:11    754s] (I)       | | +-Export DB wires                            9.68%  632.83 sec  632.85 sec  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | | +-Export all nets                          7.61%  632.83 sec  632.84 sec  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | | +-Set wire vias                            1.30%  632.84 sec  632.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | +-Report wirelength                          2.92%  632.85 sec  632.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | | +-Update net boxes                           1.55%  632.85 sec  632.85 sec  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)       | | +-Update timing                              0.01%  632.85 sec  632.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)       | +-Postprocess design                           5.61%  632.85 sec  632.86 sec  0.01 sec  0.00 sec 
[05/28 16:47:11    754s] (I)      ====================== Summary by functions ======================
[05/28 16:47:11    754s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:47:11    754s] (I)      ------------------------------------------------------------------
[05/28 16:47:11    754s] (I)        0  Early Global Route               100.00%  0.15 sec  0.15 sec 
[05/28 16:47:11    754s] (I)        1  Early Global Route kernel         95.41%  0.14 sec  0.14 sec 
[05/28 16:47:11    754s] (I)        2  Global Routing                    27.71%  0.04 sec  0.04 sec 
[05/28 16:47:11    754s] (I)        2  Import and model                  22.38%  0.03 sec  0.04 sec 
[05/28 16:47:11    754s] (I)        2  Track Assignment (1T)             15.64%  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)        2  Export                            14.85%  0.02 sec  0.03 sec 
[05/28 16:47:11    754s] (I)        2  Postprocess design                 5.61%  0.01 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        2  Export cong map                    3.11%  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        2  Extract Global 3D Wires            0.27%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        3  Net group 1                       21.02%  0.03 sec  0.04 sec 
[05/28 16:47:11    754s] (I)        3  Create route DB                   15.20%  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)        3  Track Assignment Kernel           14.57%  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)        3  Export DB wires                    9.68%  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        3  Create place DB                    3.24%  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        3  Create route kernel                3.12%  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        3  Report wirelength                  2.92%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        3  Update net boxes                   1.55%  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        3  Initialization                     0.60%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        3  Export 2D cong map                 0.19%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        3  Others data preparation            0.02%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        4  Phase 1l                          14.97%  0.02 sec  0.03 sec 
[05/28 16:47:11    754s] (I)        4  Import route data (1T)            14.86%  0.02 sec  0.02 sec 
[05/28 16:47:11    754s] (I)        4  Export all nets                    7.61%  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        4  Import place data                  3.10%  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        4  Phase 1a                           2.05%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        4  Set wire vias                      1.30%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        4  Generate topology                  0.81%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        4  Phase 1b                           0.57%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        4  Phase 1e                           0.20%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Layer assignment (1T)             14.03%  0.02 sec  0.03 sec 
[05/28 16:47:11    754s] (I)        5  Model blockage capacity            6.34%  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        5  Read blockages ( Layer 2-11 )      4.50%  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        5  Read nets                          2.16%  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        5  Pattern routing (1T)               1.32%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Read instances and placement       0.97%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Initialize 3D grid graph           0.38%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Add via demand to 2D               0.35%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Read prerouted                     0.27%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        6  Initialize 3D capacity             5.72%  0.01 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        6  Read instance blockages            1.74%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        6  Read PG blockages                  1.67%  0.00 sec  0.01 sec 
[05/28 16:47:11    754s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] (I)        7  Allocate memory for PG via list    0.05%  0.00 sec  0.00 sec 
[05/28 16:47:11    754s] Running post-eGR process
[05/28 16:47:11    754s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 16:47:11    754s] Legalization setup...
[05/28 16:47:11    754s] Using cell based legalization.
[05/28 16:47:11    754s] Initializing placement interface...
[05/28 16:47:11    754s]   Use check_library -place or consult logv if problems occur.
[05/28 16:47:11    754s]   Leaving CCOpt scope - Initializing placement interface...
[05/28 16:47:11    754s] OPERPROF: Starting DPlace-Init at level 1, MEM:3832.4M, EPOCH TIME: 1748465231.198647
[05/28 16:47:11    754s] Processing tracks to init pin-track alignment.
[05/28 16:47:11    754s] z: 1, totalTracks: 1
[05/28 16:47:11    754s] z: 3, totalTracks: 1
[05/28 16:47:11    754s] z: 5, totalTracks: 1
[05/28 16:47:11    754s] z: 7, totalTracks: 1
[05/28 16:47:11    754s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:11    754s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:11    754s] Initializing Route Infrastructure for color support ...
[05/28 16:47:11    754s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3832.4M, EPOCH TIME: 1748465231.199116
[05/28 16:47:11    754s] ### Add 31 auto generated vias to default rule
[05/28 16:47:11    754s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3832.4M, EPOCH TIME: 1748465231.205097
[05/28 16:47:11    754s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:11    754s] Cell TOP LLGs are deleted
[05/28 16:47:11    754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    754s] # Building TOP llgBox search-tree.
[05/28 16:47:11    754s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:11    754s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3832.4M, EPOCH TIME: 1748465231.222696
[05/28 16:47:11    754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    754s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3832.4M, EPOCH TIME: 1748465231.223232
[05/28 16:47:11    754s] Max number of tech site patterns supported in site array is 256.
[05/28 16:47:11    754s] Core basic site is GF22_DST
[05/28 16:47:11    754s] Processing tracks to init pin-track alignment.
[05/28 16:47:11    754s] z: 1, totalTracks: 1
[05/28 16:47:11    754s] z: 3, totalTracks: 1
[05/28 16:47:11    754s] z: 5, totalTracks: 1
[05/28 16:47:11    754s] z: 7, totalTracks: 1
[05/28 16:47:11    755s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:47:11    755s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:47:11    755s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:47:11    755s] SiteArray: use 995,328 bytes
[05/28 16:47:11    755s] SiteArray: current memory after site array memory allocation 3832.4M
[05/28 16:47:11    755s] SiteArray: FP blocked sites are writable
[05/28 16:47:11    755s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:47:11    755s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3832.4M, EPOCH TIME: 1748465231.408357
[05/28 16:47:11    755s] Process 24576 wires and vias for routing blockage analysis
[05/28 16:47:11    755s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:3832.4M, EPOCH TIME: 1748465231.414025
[05/28 16:47:11    755s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:47:11    755s] Atter site array init, number of instance map data is 0.
[05/28 16:47:11    755s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.266, MEM:3832.4M, EPOCH TIME: 1748465231.489377
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:11    755s] OPERPROF:     Starting CMU at level 3, MEM:3832.4M, EPOCH TIME: 1748465231.490729
[05/28 16:47:11    755s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:3832.4M, EPOCH TIME: 1748465231.493586
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:11    755s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.271, MEM:3832.4M, EPOCH TIME: 1748465231.494147
[05/28 16:47:11    755s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3832.4M, EPOCH TIME: 1748465231.494235
[05/28 16:47:11    755s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3832.4M, EPOCH TIME: 1748465231.494656
[05/28 16:47:11    755s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3832.4MB).
[05/28 16:47:11    755s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.298, MEM:3832.4M, EPOCH TIME: 1748465231.496472
[05/28 16:47:11    755s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 16:47:11    755s] Initializing placement interface done.
[05/28 16:47:11    755s] Leaving CCOpt scope - Cleaning up placement interface...
[05/28 16:47:11    755s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3832.4M, EPOCH TIME: 1748465231.496679
[05/28 16:47:11    755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    755s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.023, MEM:3832.4M, EPOCH TIME: 1748465231.519497
[05/28 16:47:11    755s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:11    755s] Leaving CCOpt scope - Initializing placement interface...
[05/28 16:47:11    755s] OPERPROF: Starting DPlace-Init at level 1, MEM:3832.4M, EPOCH TIME: 1748465231.541528
[05/28 16:47:11    755s] Processing tracks to init pin-track alignment.
[05/28 16:47:11    755s] z: 1, totalTracks: 1
[05/28 16:47:11    755s] z: 3, totalTracks: 1
[05/28 16:47:11    755s] z: 5, totalTracks: 1
[05/28 16:47:11    755s] z: 7, totalTracks: 1
[05/28 16:47:11    755s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:11    755s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:11    755s] Initializing Route Infrastructure for color support ...
[05/28 16:47:11    755s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3832.4M, EPOCH TIME: 1748465231.541870
[05/28 16:47:11    755s] ### Add 31 auto generated vias to default rule
[05/28 16:47:11    755s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3832.4M, EPOCH TIME: 1748465231.545461
[05/28 16:47:11    755s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:11    755s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:11    755s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3832.4M, EPOCH TIME: 1748465231.552774
[05/28 16:47:11    755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:11    755s] OPERPROF:     Starting CMU at level 3, MEM:3832.4M, EPOCH TIME: 1748465231.790520
[05/28 16:47:11    755s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:3832.4M, EPOCH TIME: 1748465231.793030
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:11    755s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.241, MEM:3832.4M, EPOCH TIME: 1748465231.793596
[05/28 16:47:11    755s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3832.4M, EPOCH TIME: 1748465231.793686
[05/28 16:47:11    755s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3832.4M, EPOCH TIME: 1748465231.794093
[05/28 16:47:11    755s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3832.4MB).
[05/28 16:47:11    755s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.253, MEM:3832.4M, EPOCH TIME: 1748465231.794655
[05/28 16:47:11    755s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 16:47:11    755s] Set min layer with default ( 2 )
[05/28 16:47:11    755s] Set max layer with default ( 127 )
[05/28 16:47:11    755s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:11    755s] Min route layer (adjusted) = 2
[05/28 16:47:11    755s] Max route layer (adjusted) = 11
[05/28 16:47:11    755s] [PSP]    Load db... (mem=3.7M)
[05/28 16:47:11    755s] [PSP]    Read data from FE... (mem=3.7M)
[05/28 16:47:11    755s] (I)      Number of ignored instance 0
[05/28 16:47:11    755s] (I)      Number of inbound cells 0
[05/28 16:47:11    755s] (I)      Number of opened ILM blockages 0
[05/28 16:47:11    755s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/28 16:47:11    755s] (I)      numMoveCells=1447, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/28 16:47:11    755s] (I)      cell height: 540, count: 1447
[05/28 16:47:11    755s] [PSP]    Read rows... (mem=3.7M)
[05/28 16:47:11    755s] [PSP]    Done Read rows (cpu=0.000s, mem=3.7M)
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] [PSP]    Done Read data from FE (cpu=0.000s, mem=3.7M)
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] [PSP]    Done Load db (cpu=0.000s, mem=3.7M)
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] [PSP]    Constructing placeable region... (mem=3.7M)
[05/28 16:47:11    755s] (I)      Constructing bin map
[05/28 16:47:11    755s] (I)      Initialize bin information with width=5400 height=5400
[05/28 16:47:11    755s] (I)      Done constructing bin map
[05/28 16:47:11    755s] [PSP]    Compute region effective width... (mem=3.7M)
[05/28 16:47:11    755s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.7M)
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] [PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.7M)
[05/28 16:47:11    755s] 
[05/28 16:47:11    755s] Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 16:47:11    755s] Validating CTS configuration...
[05/28 16:47:11    755s] Checking module port directions...
[05/28 16:47:11    755s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:11    755s] Non-default CCOpt properties:
[05/28 16:47:11    755s]   Public non-default CCOpt properties:
[05/28 16:47:11    755s]     cts_merge_clock_gates is set for at least one object
[05/28 16:47:11    755s]     cts_merge_clock_logic is set for at least one object
[05/28 16:47:11    755s]     route_type is set for at least one object
[05/28 16:47:11    755s]     source_max_capacitance is set for at least one object
[05/28 16:47:11    755s]     target_max_trans_sdc is set for at least one object
[05/28 16:47:11    755s]   Private non-default CCOpt properties:
[05/28 16:47:11    755s]     cloning_copy_activity: 1 (default: false)
[05/28 16:47:11    755s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:11    755s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:47:11    755s] eee: pegSigSF=1.070000
[05/28 16:47:11    755s] Initializing multi-corner resistance tables ...
[05/28 16:47:11    755s] eee: Grid unit RC data computation started
[05/28 16:47:11    755s] eee: Grid unit RC data computation completed
[05/28 16:47:11    755s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:47:11    755s] eee: l=2 avDens=0.043783 usedTrk=286.668332 availTrk=6547.500000 sigTrk=286.668332
[05/28 16:47:11    755s] eee: l=3 avDens=0.128586 usedTrk=424.332775 availTrk=3300.000000 sigTrk=424.332775
[05/28 16:47:11    755s] eee: l=4 avDens=0.081399 usedTrk=253.964999 availTrk=3120.000000 sigTrk=253.964999
[05/28 16:47:11    755s] eee: l=5 avDens=0.056933 usedTrk=163.966113 availTrk=2880.000000 sigTrk=163.966113
[05/28 16:47:11    755s] eee: l=6 avDens=0.000985 usedTrk=0.650000 availTrk=660.000000 sigTrk=0.650000
[05/28 16:47:11    755s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:11    755s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:11    755s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:11    755s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:11    755s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:11    755s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:47:11    755s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:47:11    755s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.375800 aWlH=0.000000 lMod=0 pMax=0.854800 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:47:11    755s] eee: NetCapCache creation started. (Current Mem: 3832.414M) 
[05/28 16:47:11    755s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3832.414M) 
[05/28 16:47:11    755s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:47:11    755s] eee: Metal Layers Info:
[05/28 16:47:11    755s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:11    755s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:47:11    755s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:11    755s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:47:11    755s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:47:11    755s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:47:11    755s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:47:11    755s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:47:11    755s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:47:11    755s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:47:11    755s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:47:11    755s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:47:11    755s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:47:11    755s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:47:11    755s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:11    755s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:47:11    755s] Route type trimming info:
[05/28 16:47:11    755s]   No route type modifications were made.
[05/28 16:47:11    755s] End AAE Lib Interpolated Model. (MEM=3838.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_2P5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_32
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_3
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_24
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_20
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_16
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_8
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_4
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_32
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_16
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_9
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_6
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5P5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_4
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_3
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2P75
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_2
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_7P5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_MN_8
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_8
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_4
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P75
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_32
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_24
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1P75
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16P5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12P5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_10
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6P5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_L_1
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:11    755s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1
[05/28 16:47:11    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
[05/28 16:47:12    755s] Original list had 39 cells:
[05/28 16:47:12    755s] UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
[05/28 16:47:12    755s] New trimmed list has 18 cells:
[05/28 16:47:12    755s] UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_9
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_8
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_6
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_5
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_4
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_32
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_3
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_24
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_20
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_2
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1P5
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_18
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_16
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_15
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_12
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_10
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_0P75
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
[05/28 16:47:12    755s] Original list had 18 cells:
[05/28 16:47:12    755s] UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/28 16:47:12    755s] New trimmed list has 17 cells:
[05/28 16:47:12    755s] UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_8
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_4
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_2
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_1
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_8
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_6
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_4
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_3
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_24
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_2
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_16
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_12
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_1
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_9
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_8
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_7
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_6
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_5
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_4
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3P5
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2P5
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P75
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P5
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_16
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_13
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_12
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_11
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:12    755s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_0P75
[05/28 16:47:12    755s] Accumulated time to calculate placeable region: 0
[05/28 16:47:15    758s] **WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
[05/28 16:47:15    758s] Type 'man IMPCCOPT-2431' for more detail.
[05/28 16:47:17    760s] Clock tree balancer configuration for clock_tree clk:
[05/28 16:47:17    760s] Non-default CCOpt properties:
[05/28 16:47:17    760s]   Public non-default CCOpt properties:
[05/28 16:47:17    760s]     cts_merge_clock_gates: true (default: false)
[05/28 16:47:17    760s]     cts_merge_clock_logic: true (default: false)
[05/28 16:47:17    760s]     route_type (leaf): default_route_type_leaf (default: default)
[05/28 16:47:17    760s]     route_type (top): default_route_type_nonleaf (default: default)
[05/28 16:47:17    760s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/28 16:47:17    760s]     source_max_capacitance: 0.005 (default: auto)
[05/28 16:47:17    760s]   No private non-default CCOpt properties
[05/28 16:47:17    760s] For power domain auto-default:
[05/28 16:47:17    760s]   Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
[05/28 16:47:17    760s]   Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
[05/28 16:47:17    760s]   Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
[05/28 16:47:17    760s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 11082.770um^2
[05/28 16:47:17    760s] Top Routing info:
[05/28 16:47:17    760s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 16:47:17    760s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 16:47:17    760s] Trunk Routing info:
[05/28 16:47:17    760s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 16:47:17    760s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 16:47:17    760s] Leaf Routing info:
[05/28 16:47:17    760s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/28 16:47:17    760s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 16:47:17    760s] For timing_corner dc_slow:setup, late and power domain auto-default:
[05/28 16:47:17    760s]   Slew time target (leaf):    0.060ns
[05/28 16:47:17    760s]   Slew time target (trunk):   0.060ns
[05/28 16:47:17    760s]   Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
[05/28 16:47:17    760s]   Buffer unit delay: 0.030ns
[05/28 16:47:17    760s]   Buffer max distance: 247.294um
[05/28 16:47:17    760s] Fastest wire driving cells and distances:
[05/28 16:47:17    760s]   Buffer    : {lib_cell:UDB116SVT24_BUF_16P5, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=231.428um, saturatedSlew=0.050ns, speed=4467.722um per ns, cellArea=7.308um^2 per 1000um}
[05/28 16:47:17    760s]   Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=158.394um, saturatedSlew=0.038ns, speed=5117.738um per ns, cellArea=8.305um^2 per 1000um}
[05/28 16:47:17    760s]   Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=219.750um, saturatedSlew=0.051ns, speed=3555.825um per ns, cellArea=18.243um^2 per 1000um}
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Logic Sizing Table:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] ----------------------------------------------------------
[05/28 16:47:17    760s] Cell    Instance count    Source    Eligible library cells
[05/28 16:47:17    760s] ----------------------------------------------------------
[05/28 16:47:17    760s]   (empty table)
[05/28 16:47:17    760s] ----------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Clock tree balancer configuration for skew_group clk/mode_mission:
[05/28 16:47:17    760s]  Created from constraint modes: {[]}
[05/28 16:47:17    760s]   Sources:                     pin clk
[05/28 16:47:17    760s]   Total number of sinks:       224
[05/28 16:47:17    760s]   Delay constrained sinks:     224
[05/28 16:47:17    760s]   Constrains:                  default
[05/28 16:47:17    760s]   Non-leaf sinks:              0
[05/28 16:47:17    760s]   Ignore pins:                 0
[05/28 16:47:17    760s]  Timing corner dc_slow:setup.late:
[05/28 16:47:17    760s]   Skew target:                 0.030ns
[05/28 16:47:17    760s] Primary reporting skew groups are:
[05/28 16:47:17    760s] skew_group clk/mode_mission with 224 clock sinks
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Constraint summary
[05/28 16:47:17    760s] ==================
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Transition constraints are active in the following delay corners:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] dc_slow:setup.late
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Cap constraints are active in the following delay corners:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] dc_slow:setup.late
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Transition constraint summary:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] ------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
[05/28 16:47:17    760s] ------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] dc_slow:setup.late (primary)         -            -              -                 -
[05/28 16:47:17    760s]              -                     0.060         226       auto extracted    all
[05/28 16:47:17    760s] ------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Capacitance constraint summary:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] ----------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
[05/28 16:47:17    760s] ----------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] dc_slow:setup.late (primary)        -            -                       -                         -
[05/28 16:47:17    760s]              -                    0.005          1        source_max_capacitance_property    all
[05/28 16:47:17    760s] ----------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Clock DAG hash initial state: 5719591777979781179 7090381159968472827
[05/28 16:47:17    760s] CTS services accumulated run-time stats initial state:
[05/28 16:47:17    760s]   delay calculator: calls=31301, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:17    760s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:17    760s]   steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:17    760s] Clock DAG stats initial state:
[05/28 16:47:17    760s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:17    760s]   sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:17    760s]   misc counts      : r=1, pp=0, mci=0
[05/28 16:47:17    760s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:17    760s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:17    760s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:47:17    760s] UM:*                                                                   InitialState
[05/28 16:47:17    760s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/28 16:47:17    760s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Layer information for route type default_route_type_leaf:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] Layer    Preferred    Route    Res.          Cap.          RC
[05/28 16:47:17    760s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] M1       N            V           8.420        0.183         1.540
[05/28 16:47:17    760s] M2       N            H          11.284        0.177         2.003
[05/28 16:47:17    760s] C1       Y            V           5.521        0.191         1.052
[05/28 16:47:17    760s] C2       Y            H           5.425        0.167         0.908
[05/28 16:47:17    760s] C3       N            V           5.425        0.168         0.911
[05/28 16:47:17    760s] C4       N            H           5.425        0.170         0.920
[05/28 16:47:17    760s] C5       N            V           5.425        0.170         0.923
[05/28 16:47:17    760s] JA       N            H           0.034        0.304         0.010
[05/28 16:47:17    760s] QA       N            V           0.006        0.374         0.002
[05/28 16:47:17    760s] QB       N            H           0.006        0.422         0.003
[05/28 16:47:17    760s] LB       N            V           0.007        0.455         0.003
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 16:47:17    760s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Layer information for route type default_route_type_nonleaf:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] Layer    Preferred    Route    Res.          Cap.          RC
[05/28 16:47:17    760s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] M1       N            V          14.765        0.210         3.102
[05/28 16:47:17    760s] M2       N            H          20.553        0.184         3.778
[05/28 16:47:17    760s] C1       Y            V          12.709        0.216         2.742
[05/28 16:47:17    760s] C2       Y            H          12.752        0.186         2.378
[05/28 16:47:17    760s] C3       N            V          12.710        0.188         2.388
[05/28 16:47:17    760s] C4       N            H          12.702        0.191         2.431
[05/28 16:47:17    760s] C5       N            V          12.752        0.192         2.451
[05/28 16:47:17    760s] JA       N            H           0.034        0.378         0.013
[05/28 16:47:17    760s] QA       N            V           0.006        0.421         0.003
[05/28 16:47:17    760s] QB       N            H           0.006        0.468         0.003
[05/28 16:47:17    760s] LB       N            V           0.007        0.495         0.004
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 16:47:17    760s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Layer information for route type default_route_type_nonleaf:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] Layer    Preferred    Route    Res.          Cap.          RC
[05/28 16:47:17    760s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] M1       N            V           8.420        0.183         1.540
[05/28 16:47:17    760s] M2       N            H          11.284        0.177         2.003
[05/28 16:47:17    760s] C1       Y            V           5.521        0.191         1.052
[05/28 16:47:17    760s] C2       Y            H           5.425        0.167         0.908
[05/28 16:47:17    760s] C3       N            V           5.425        0.168         0.911
[05/28 16:47:17    760s] C4       N            H           5.425        0.170         0.920
[05/28 16:47:17    760s] C5       N            V           5.425        0.170         0.923
[05/28 16:47:17    760s] JA       N            H           0.034        0.304         0.010
[05/28 16:47:17    760s] QA       N            V           0.006        0.374         0.002
[05/28 16:47:17    760s] QB       N            H           0.006        0.422         0.003
[05/28 16:47:17    760s] LB       N            V           0.007        0.455         0.003
[05/28 16:47:17    760s] --------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Via selection for estimated routes (rule default):
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] --------------------------------------------------------------------------
[05/28 16:47:17    760s] Layer    Via Cell                 Res.      Cap.     RC       Top of Stack
[05/28 16:47:17    760s] Range                             (Ohm)     (fF)     (fs)     Only
[05/28 16:47:17    760s] --------------------------------------------------------------------------
[05/28 16:47:17    760s] M1-M2    VIA01_0_30_0_30_HH_V1    14.000    0.016    0.221    false
[05/28 16:47:17    760s] M2-C1    VIA02_0_30_2_34_HH_AY    16.000    0.018    0.291    false
[05/28 16:47:17    760s] C1-C2    VIA03                    14.000    0.013    0.188    false
[05/28 16:47:17    760s] C2-C3    VIA04_0_25_0_32_HH_A2    14.000    0.016    0.223    false
[05/28 16:47:17    760s] C3-C4    VIA05                    14.000    0.012    0.174    false
[05/28 16:47:17    760s] C4-C5    VIA06_0_25_0_32_HH_A4    14.000    0.015    0.211    false
[05/28 16:47:17    760s] C5-JA    VIA07                     0.340    0.552    0.188    false
[05/28 16:47:17    760s] JA-QA    VIA08                     0.055    2.116    0.116    false
[05/28 16:47:17    760s] QA-QB    VIA09                     0.055    1.290    0.071    false
[05/28 16:47:17    760s] QB-LB    VIA10                     0.025    3.184    0.080    false
[05/28 16:47:17    760s] --------------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/28 16:47:17    760s] Type 'man IMPCCOPT-2314' for more detail.
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Ideal and dont_touch net fanout counts:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] -----------------------------------------------------------
[05/28 16:47:17    760s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/28 16:47:17    760s] -----------------------------------------------------------
[05/28 16:47:17    760s]       1            10                      0
[05/28 16:47:17    760s]      11           100                      0
[05/28 16:47:17    760s]     101          1000                      1
[05/28 16:47:17    760s]    1001         10000                      0
[05/28 16:47:17    760s]   10001           +                        0
[05/28 16:47:17    760s] -----------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Top ideal and dont_touch nets by fanout:
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] ---------------------
[05/28 16:47:17    760s] Net name    Fanout ()
[05/28 16:47:17    760s] ---------------------
[05/28 16:47:17    760s] clk            224
[05/28 16:47:17    760s] ---------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] No dont_touch hnets found in the clock tree
[05/28 16:47:17    760s] No dont_touch hpins found in the clock network.
[05/28 16:47:17    760s] Checking for illegal sizes of clock logic instances...
[05/28 16:47:17    760s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Filtering reasons for cell type: buffer
[05/28 16:47:17    760s] =======================================
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] Clock trees    Power domain    Reason                         Library cells
[05/28 16:47:17    760s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] all            auto-default    Library trimming               { UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_2P75
[05/28 16:47:17    760s]                                                                 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3P75
[05/28 16:47:17    760s]                                                                 UDB116SVT24_BUF_5 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_7P5
[05/28 16:47:17    760s]                                                                 UDB116SVT24_BUF_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_M_4
[05/28 16:47:17    760s]                                                                 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_2P5
[05/28 16:47:17    760s]                                                                 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_5 }
[05/28 16:47:17    760s] all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12
[05/28 16:47:17    760s]                                                                 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_6
[05/28 16:47:17    760s]                                                                 UDB116SVT24_BUF_S_8 }
[05/28 16:47:17    760s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Filtering reasons for cell type: inverter
[05/28 16:47:17    760s] =========================================
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] Clock trees    Power domain    Reason                         Library cells
[05/28 16:47:17    760s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] all            auto-default    Library trimming               { UDB116SVT24_INV_1P5 }
[05/28 16:47:17    760s] all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_10
[05/28 16:47:17    760s]                                                                 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25
[05/28 16:47:17    760s]                                                                 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_20
[05/28 16:47:17    760s]                                                                 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_3
[05/28 16:47:17    760s]                                                                 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6
[05/28 16:47:17    760s]                                                                 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9 }
[05/28 16:47:17    760s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Validating CTS configuration done. (took cpu=0:00:05.4 real=0:00:05.4)
[05/28 16:47:17    760s] CCOpt configuration status: all checks passed.
[05/28 16:47:17    760s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/28 16:47:17    760s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/28 16:47:17    760s]   No exclusion drivers are needed.
[05/28 16:47:17    760s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/28 16:47:17    760s] Antenna diode management...
[05/28 16:47:17    760s]   Found 0 antenna diodes in the clock trees.
[05/28 16:47:17    760s]   
[05/28 16:47:17    760s] Antenna diode management done.
[05/28 16:47:17    760s] Adding driver cells for primary IOs...
[05/28 16:47:17    760s] Adding driver cells for primary IOs done.
[05/28 16:47:17    760s] Adding driver cells for primary IOs...
[05/28 16:47:17    760s] Adding driver cells for primary IOs done.
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] ----------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] CCOpt reported the following when adding drivers below input ports and above output ports     
[05/28 16:47:17    760s] ----------------------------------------------------------------------------------------------
[05/28 16:47:17    760s]   (empty table)
[05/28 16:47:17    760s] ----------------------------------------------------------------------------------------------
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] 
[05/28 16:47:17    760s] Adding driver cell for primary IO roots...
[05/28 16:47:17    760s] Adding driver cell for primary IO roots done.
[05/28 16:47:17    760s] Maximizing clock DAG abstraction...
[05/28 16:47:17    760s]   Removing clock DAG drivers
[05/28 16:47:17    760s] Maximizing clock DAG abstraction done.
[05/28 16:47:17    760s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.2 real=0:00:06.2)
[05/28 16:47:17    760s] Synthesizing clock trees...
[05/28 16:47:17    760s]   Preparing To Balance...
[05/28 16:47:17    760s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/28 16:47:17    760s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3895.1M, EPOCH TIME: 1748465237.199901
[05/28 16:47:17    760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:17    760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:17    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:17    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:17    761s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.040, REAL:0.039, MEM:3895.1M, EPOCH TIME: 1748465237.239044
[05/28 16:47:17    761s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:17    761s]   Leaving CCOpt scope - Initializing placement interface...
[05/28 16:47:17    761s] OPERPROF: Starting DPlace-Init at level 1, MEM:3895.1M, EPOCH TIME: 1748465237.239355
[05/28 16:47:17    761s] Processing tracks to init pin-track alignment.
[05/28 16:47:17    761s] z: 1, totalTracks: 1
[05/28 16:47:17    761s] z: 3, totalTracks: 1
[05/28 16:47:17    761s] z: 5, totalTracks: 1
[05/28 16:47:17    761s] z: 7, totalTracks: 1
[05/28 16:47:17    761s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:17    761s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:17    761s] Initializing Route Infrastructure for color support ...
[05/28 16:47:17    761s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3895.1M, EPOCH TIME: 1748465237.239893
[05/28 16:47:17    761s] ### Add 31 auto generated vias to default rule
[05/28 16:47:17    761s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3895.1M, EPOCH TIME: 1748465237.245791
[05/28 16:47:17    761s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:17    761s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:17    761s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3895.1M, EPOCH TIME: 1748465237.254443
[05/28 16:47:17    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:17    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:17    761s] 
[05/28 16:47:17    761s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:17    761s] 
[05/28 16:47:17    761s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:17    761s] OPERPROF:     Starting CMU at level 3, MEM:3895.1M, EPOCH TIME: 1748465237.502153
[05/28 16:47:17    761s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:3895.1M, EPOCH TIME: 1748465237.505234
[05/28 16:47:17    761s] 
[05/28 16:47:17    761s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:17    761s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.251, MEM:3895.1M, EPOCH TIME: 1748465237.505822
[05/28 16:47:17    761s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3895.1M, EPOCH TIME: 1748465237.505908
[05/28 16:47:17    761s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3895.1M, EPOCH TIME: 1748465237.506254
[05/28 16:47:17    761s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3895.1MB).
[05/28 16:47:17    761s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.267, MEM:3895.1M, EPOCH TIME: 1748465237.506818
[05/28 16:47:17    761s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 16:47:17    761s]   Merging duplicate siblings in DAG...
[05/28 16:47:17    761s]     Clock DAG hash before merging: 5719591777979781179 7090381159968472827
[05/28 16:47:17    761s]     CTS services accumulated run-time stats before merging:
[05/28 16:47:17    761s]       delay calculator: calls=31301, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:17    761s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:17    761s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:17    761s]     Clock DAG stats before merging:
[05/28 16:47:17    761s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:17    761s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:17    761s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:17    761s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:17    761s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:17    761s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:47:17    761s] UM:*                                                                   before merging
[05/28 16:47:17    761s]     Resynthesising clock tree into netlist...
[05/28 16:47:17    761s]       Reset timing graph...
[05/28 16:47:17    761s] Ignoring AAE DB Resetting ...
[05/28 16:47:17    761s]       Reset timing graph done.
[05/28 16:47:17    761s]     Resynthesising clock tree into netlist done.
[05/28 16:47:17    761s]     Merging duplicate clock dag driver clones in DAG...
[05/28 16:47:17    761s]     Merging duplicate clock dag driver clones in DAG done.
[05/28 16:47:17    761s]     
[05/28 16:47:17    761s]     Disconnecting clock tree from netlist...
[05/28 16:47:17    761s]     Disconnecting clock tree from netlist done.
[05/28 16:47:17    761s]   Merging duplicate siblings in DAG done.
[05/28 16:47:17    761s]   Applying movement limits...
[05/28 16:47:17    761s]   Applying movement limits done.
[05/28 16:47:17    761s]   Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:47:17    761s]   CCOpt::Phase::Construction...
[05/28 16:47:17    761s]   Stage::Clustering...
[05/28 16:47:17    761s]   Clustering...
[05/28 16:47:17    761s]     Clock DAG hash before 'Clustering': 5719591777979781179 7090381159968472827
[05/28 16:47:17    761s]     CTS services accumulated run-time stats before 'Clustering':
[05/28 16:47:17    761s]       delay calculator: calls=31301, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:17    761s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:17    761s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:17    761s]     Initialize for clustering...
[05/28 16:47:17    761s]     Clock DAG hash before clustering: 5719591777979781179 7090381159968472827
[05/28 16:47:17    761s]     CTS services accumulated run-time stats before clustering:
[05/28 16:47:17    761s]       delay calculator: calls=31301, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:17    761s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:17    761s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:17    761s]     Clock DAG stats before clustering:
[05/28 16:47:17    761s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:17    761s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:17    761s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:17    761s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:17    761s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:17    761s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:47:17    761s] UM:*                                                                   before clustering
[05/28 16:47:17    761s]     Computing max distances from locked parents...
[05/28 16:47:17    761s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/28 16:47:17    761s]     Computing max distances from locked parents done.
[05/28 16:47:17    761s]     Computing optimal clock node locations...
[05/28 16:47:17    761s]     : End AAE Lib Interpolated Model. (MEM=3895.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:17    761s] ...20% ...40% ...60% ...80% ...100% 
[05/28 16:47:17    761s]     Optimal path computation stats:
[05/28 16:47:17    761s]       Successful          : 0
[05/28 16:47:17    761s]       Unsuccessful        : 0
[05/28 16:47:17    761s]       Immovable           : 1
[05/28 16:47:17    761s]       lockedParentLocation: 0
[05/28 16:47:17    761s]       Region hash         : e4d0d11cb7a6f7ec
[05/28 16:47:17    761s]     Unsuccessful details:
[05/28 16:47:17    761s]     
[05/28 16:47:17    761s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:17    761s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:17    761s]     Bottom-up phase...
[05/28 16:47:17    761s]     Clustering bottom-up starting from leaves...
[05/28 16:47:17    761s]       Clustering clock_tree clk...
[05/28 16:47:17    761s]       Clustering clock_tree clk done.
[05/28 16:47:17    761s]     Clustering bottom-up starting from leaves done.
[05/28 16:47:17    761s]     Rebuilding the clock tree after clustering...
[05/28 16:47:17    761s]     Rebuilding the clock tree after clustering done.
[05/28 16:47:17    761s]     Clock DAG hash after bottom-up phase: 5719591777979781179 7090381159968472827
[05/28 16:47:17    761s]     CTS services accumulated run-time stats after bottom-up phase:
[05/28 16:47:17    761s]       delay calculator: calls=31302, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:17    761s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:17    761s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:17    761s]     Clock DAG stats after bottom-up phase:
[05/28 16:47:17    761s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:17    761s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:17    761s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:17    761s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:17    761s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:17    761s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:47:17    761s] UM:*                                                                   after bottom-up phase
[05/28 16:47:17    761s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:17    761s]     Legalizing clock trees...
[05/28 16:47:17    761s]     Resynthesising clock tree into netlist...
[05/28 16:47:17    761s]       Reset timing graph...
[05/28 16:47:18    761s] Ignoring AAE DB Resetting ...
[05/28 16:47:18    761s]       Reset timing graph done.
[05/28 16:47:18    761s]     Resynthesising clock tree into netlist done.
[05/28 16:47:18    761s]     Commiting net attributes....
[05/28 16:47:18    761s]     Commiting net attributes. done.
[05/28 16:47:18    761s]     Leaving CCOpt scope - ClockRefiner...
[05/28 16:47:18    761s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3895.1M, EPOCH TIME: 1748465238.021633
[05/28 16:47:18    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    761s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.080, REAL:0.044, MEM:3841.1M, EPOCH TIME: 1748465238.065798
[05/28 16:47:18    761s]     Assigned high priority to 224 instances.
[05/28 16:47:18    761s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/28 16:47:18    761s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/28 16:47:18    761s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3841.1M, EPOCH TIME: 1748465238.091458
[05/28 16:47:18    761s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3841.1M, EPOCH TIME: 1748465238.091698
[05/28 16:47:18    761s] Processing tracks to init pin-track alignment.
[05/28 16:47:18    761s] z: 1, totalTracks: 1
[05/28 16:47:18    761s] z: 3, totalTracks: 1
[05/28 16:47:18    761s] z: 5, totalTracks: 1
[05/28 16:47:18    761s] z: 7, totalTracks: 1
[05/28 16:47:18    761s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:18    761s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:18    761s] Initializing Route Infrastructure for color support ...
[05/28 16:47:18    761s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3841.1M, EPOCH TIME: 1748465238.092031
[05/28 16:47:18    761s] ### Add 31 auto generated vias to default rule
[05/28 16:47:18    761s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.005, MEM:3841.1M, EPOCH TIME: 1748465238.097222
[05/28 16:47:18    761s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:18    761s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:18    761s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3841.1M, EPOCH TIME: 1748465238.105641
[05/28 16:47:18    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:18    762s] OPERPROF:       Starting CMU at level 4, MEM:3841.1M, EPOCH TIME: 1748465238.350174
[05/28 16:47:18    762s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:3841.1M, EPOCH TIME: 1748465238.353154
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:18    762s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.240, REAL:0.248, MEM:3841.1M, EPOCH TIME: 1748465238.353746
[05/28 16:47:18    762s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3841.1M, EPOCH TIME: 1748465238.353834
[05/28 16:47:18    762s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3841.1M, EPOCH TIME: 1748465238.354221
[05/28 16:47:18    762s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3841.1MB).
[05/28 16:47:18    762s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.263, MEM:3841.1M, EPOCH TIME: 1748465238.354790
[05/28 16:47:18    762s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.260, REAL:0.263, MEM:3841.1M, EPOCH TIME: 1748465238.354848
[05/28 16:47:18    762s] TDRefine: refinePlace mode is spiral
[05/28 16:47:18    762s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.4
[05/28 16:47:18    762s] OPERPROF: Starting Refine-Place at level 1, MEM:3841.1M, EPOCH TIME: 1748465238.355037
[05/28 16:47:18    762s] *** Starting refinePlace (0:12:43 mem=3841.1M) ***
[05/28 16:47:18    762s] Total net bbox length = 4.478e+03 (2.016e+03 2.462e+03) (ext = 1.285e+02)
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:18    762s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3841.1M, EPOCH TIME: 1748465238.356094
[05/28 16:47:18    762s] # Found 0 legal fixed insts to color.
[05/28 16:47:18    762s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3841.1M, EPOCH TIME: 1748465238.356235
[05/28 16:47:18    762s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3841.1M, EPOCH TIME: 1748465238.356746
[05/28 16:47:18    762s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:47:18    762s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3841.1M, EPOCH TIME: 1748465238.357614
[05/28 16:47:18    762s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:18    762s] Set min layer with default ( 2 )
[05/28 16:47:18    762s] Set max layer with default ( 127 )
[05/28 16:47:18    762s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:18    762s] Min route layer (adjusted) = 2
[05/28 16:47:18    762s] Max route layer (adjusted) = 11
[05/28 16:47:18    762s] Set min layer with default ( 2 )
[05/28 16:47:18    762s] Set max layer with default ( 127 )
[05/28 16:47:18    762s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:18    762s] Min route layer (adjusted) = 2
[05/28 16:47:18    762s] Max route layer (adjusted) = 11
[05/28 16:47:18    762s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3841.1M, EPOCH TIME: 1748465238.368402
[05/28 16:47:18    762s] Starting refinePlace ...
[05/28 16:47:18    762s] Set min layer with default ( 2 )
[05/28 16:47:18    762s] Set max layer with default ( 127 )
[05/28 16:47:18    762s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:18    762s] Min route layer (adjusted) = 2
[05/28 16:47:18    762s] Max route layer (adjusted) = 11
[05/28 16:47:18    762s] One DDP V2 for no tweak run.
[05/28 16:47:18    762s] Set min layer with default ( 2 )
[05/28 16:47:18    762s] Set max layer with default ( 127 )
[05/28 16:47:18    762s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:18    762s] Min route layer (adjusted) = 2
[05/28 16:47:18    762s] Max route layer (adjusted) = 11
[05/28 16:47:18    762s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:47:18    762s] DDP markSite nrRow 194 nrJob 194
[05/28 16:47:18    762s]   Spread Effort: high, standalone mode, useDDP on.
[05/28 16:47:18    762s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3841.1MB) @(0:12:43 - 0:12:43).
[05/28 16:47:18    762s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:18    762s] wireLenOptFixPriorityInst 224 inst fixed
[05/28 16:47:18    762s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s]   === Spiral for Logical II: (movable: 1128) ===
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s]  Info: 0 filler has been deleted!
[05/28 16:47:18    762s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 16:47:18    762s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:18    762s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:18    762s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3809.1MB) @(0:12:43 - 0:12:43).
[05/28 16:47:18    762s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:18    762s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3809.1MB
[05/28 16:47:18    762s] Statistics of distance of Instance movement in refine placement:
[05/28 16:47:18    762s]   maximum (X+Y) =         0.00 um
[05/28 16:47:18    762s]   mean    (X+Y) =         0.00 um
[05/28 16:47:18    762s] Summary Report:
[05/28 16:47:18    762s] Instances move: 0 (out of 1128 movable)
[05/28 16:47:18    762s] Instances flipped: 0
[05/28 16:47:18    762s] Mean displacement: 0.00 um
[05/28 16:47:18    762s] Max displacement: 0.00 um 
[05/28 16:47:18    762s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:47:18    762s] Total instances moved : 0
[05/28 16:47:18    762s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.190, REAL:0.170, MEM:3809.1M, EPOCH TIME: 1748465238.538430
[05/28 16:47:18    762s] Total net bbox length = 4.478e+03 (2.016e+03 2.462e+03) (ext = 1.285e+02)
[05/28 16:47:18    762s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3809.1MB
[05/28 16:47:18    762s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3809.1MB) @(0:12:43 - 0:12:43).
[05/28 16:47:18    762s] *** Finished refinePlace (0:12:43 mem=3809.1M) ***
[05/28 16:47:18    762s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.4
[05/28 16:47:18    762s] OPERPROF: Finished Refine-Place at level 1, CPU:0.210, REAL:0.185, MEM:3809.1M, EPOCH TIME: 1748465238.539624
[05/28 16:47:18    762s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3809.1M, EPOCH TIME: 1748465238.539757
[05/28 16:47:18    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:47:18    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.025, MEM:3809.1M, EPOCH TIME: 1748465238.564800
[05/28 16:47:18    762s]     ClockRefiner summary
[05/28 16:47:18    762s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/28 16:47:18    762s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/28 16:47:18    762s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/28 16:47:18    762s]     Revert refine place priority changes on 0 instances.
[05/28 16:47:18    762s] OPERPROF: Starting DPlace-Init at level 1, MEM:3809.1M, EPOCH TIME: 1748465238.584792
[05/28 16:47:18    762s] Processing tracks to init pin-track alignment.
[05/28 16:47:18    762s] z: 1, totalTracks: 1
[05/28 16:47:18    762s] z: 3, totalTracks: 1
[05/28 16:47:18    762s] z: 5, totalTracks: 1
[05/28 16:47:18    762s] z: 7, totalTracks: 1
[05/28 16:47:18    762s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:18    762s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:18    762s] Initializing Route Infrastructure for color support ...
[05/28 16:47:18    762s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3809.1M, EPOCH TIME: 1748465238.585108
[05/28 16:47:18    762s] ### Add 31 auto generated vias to default rule
[05/28 16:47:18    762s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:3809.1M, EPOCH TIME: 1748465238.589759
[05/28 16:47:18    762s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:18    762s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:18    762s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3809.1M, EPOCH TIME: 1748465238.597562
[05/28 16:47:18    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:18    762s] OPERPROF:     Starting CMU at level 3, MEM:3809.1M, EPOCH TIME: 1748465238.829581
[05/28 16:47:18    762s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3809.1M, EPOCH TIME: 1748465238.831974
[05/28 16:47:18    762s] 
[05/28 16:47:18    762s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:18    762s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.235, MEM:3809.1M, EPOCH TIME: 1748465238.832522
[05/28 16:47:18    762s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3809.1M, EPOCH TIME: 1748465238.832620
[05/28 16:47:18    762s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3809.1M, EPOCH TIME: 1748465238.833045
[05/28 16:47:18    762s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3809.1MB).
[05/28 16:47:18    762s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.249, MEM:3809.1M, EPOCH TIME: 1748465238.833596
[05/28 16:47:18    762s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.8)
[05/28 16:47:18    762s]     Disconnecting clock tree from netlist...
[05/28 16:47:18    762s]     Disconnecting clock tree from netlist done.
[05/28 16:47:18    762s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/28 16:47:18    762s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3809.1M, EPOCH TIME: 1748465238.834291
[05/28 16:47:18    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.023, MEM:3809.1M, EPOCH TIME: 1748465238.856934
[05/28 16:47:18    762s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:18    762s]     Leaving CCOpt scope - Initializing placement interface...
[05/28 16:47:18    762s] OPERPROF: Starting DPlace-Init at level 1, MEM:3809.1M, EPOCH TIME: 1748465238.857173
[05/28 16:47:18    762s] Processing tracks to init pin-track alignment.
[05/28 16:47:18    762s] z: 1, totalTracks: 1
[05/28 16:47:18    762s] z: 3, totalTracks: 1
[05/28 16:47:18    762s] z: 5, totalTracks: 1
[05/28 16:47:18    762s] z: 7, totalTracks: 1
[05/28 16:47:18    762s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:18    762s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:18    762s] Initializing Route Infrastructure for color support ...
[05/28 16:47:18    762s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3809.1M, EPOCH TIME: 1748465238.857503
[05/28 16:47:18    762s] ### Add 31 auto generated vias to default rule
[05/28 16:47:18    762s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3809.1M, EPOCH TIME: 1748465238.861035
[05/28 16:47:18    762s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:18    762s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:18    762s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3809.1M, EPOCH TIME: 1748465238.867910
[05/28 16:47:18    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:18    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:19    762s] 
[05/28 16:47:19    762s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:19    762s] 
[05/28 16:47:19    762s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:19    762s] OPERPROF:     Starting CMU at level 3, MEM:3809.1M, EPOCH TIME: 1748465239.100073
[05/28 16:47:19    762s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:3809.1M, EPOCH TIME: 1748465239.102348
[05/28 16:47:19    762s] 
[05/28 16:47:19    762s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:19    762s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.235, MEM:3809.1M, EPOCH TIME: 1748465239.102899
[05/28 16:47:19    762s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3809.1M, EPOCH TIME: 1748465239.102984
[05/28 16:47:19    762s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3809.1M, EPOCH TIME: 1748465239.103300
[05/28 16:47:19    762s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3809.1MB).
[05/28 16:47:19    762s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.247, MEM:3809.1M, EPOCH TIME: 1748465239.103814
[05/28 16:47:19    762s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 16:47:19    762s]     Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 16:47:19    762s] End AAE Lib Interpolated Model. (MEM=3815.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:19    762s]     Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:19    762s]     
[05/28 16:47:19    762s]     Clock tree legalization - Histogram:
[05/28 16:47:19    762s]     ====================================
[05/28 16:47:19    762s]     
[05/28 16:47:19    762s]     --------------------------------
[05/28 16:47:19    762s]     Movement (um)    Number of cells
[05/28 16:47:19    762s]     --------------------------------
[05/28 16:47:19    762s]       (empty table)
[05/28 16:47:19    762s]     --------------------------------
[05/28 16:47:19    762s]     
[05/28 16:47:19    762s]     
[05/28 16:47:19    762s]     Clock tree legalization - There are no Movements:
[05/28 16:47:19    762s]     =================================================
[05/28 16:47:19    762s]     
[05/28 16:47:19    762s]     ---------------------------------------------
[05/28 16:47:19    762s]     Movement (um)    Desired     Achieved    Node
[05/28 16:47:19    762s]                      location    location    
[05/28 16:47:19    762s]     ---------------------------------------------
[05/28 16:47:19    762s]       (empty table)
[05/28 16:47:19    762s]     ---------------------------------------------
[05/28 16:47:19    762s]     
[05/28 16:47:19    762s]     Legalizing clock trees done. (took cpu=0:00:01.2 real=0:00:01.1)
[05/28 16:47:19    763s]     Clock DAG hash after 'Clustering': 5719591777979781179 7090381159968472827
[05/28 16:47:19    763s]     CTS services accumulated run-time stats after 'Clustering':
[05/28 16:47:19    763s]       delay calculator: calls=31303, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:19    763s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:19    763s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:19    763s]     Clock DAG stats after 'Clustering':
[05/28 16:47:19    763s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:19    763s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:19    763s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:19    763s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:19    763s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:19    763s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:19    763s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:19    763s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:19    763s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:19    763s]     Clock DAG net violations after 'Clustering':
[05/28 16:47:19    763s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:19    763s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/28 16:47:19    763s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:19    763s]     Primary reporting skew groups after 'Clustering':
[05/28 16:47:19    763s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:19    763s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:19    763s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:19    763s]     Skew group summary after 'Clustering':
[05/28 16:47:19    763s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:19    763s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:19    763s]   Clustering done. (took cpu=0:00:01.5 real=0:00:01.4)
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   Post-Clustering Statistics Report
[05/28 16:47:19    763s]   =================================
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   Fanout Statistics:
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   -----------------------------------------------------------------------------
[05/28 16:47:19    763s]   Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[05/28 16:47:19    763s]                        Fanout     Fanout    Fanout    Fanout       Distribution
[05/28 16:47:19    763s]   -----------------------------------------------------------------------------
[05/28 16:47:19    763s]   Trunk         1        1.000       1         1        0.000      {1 <= 2}
[05/28 16:47:19    763s]   Leaf          1      224.000     224       224        0.000      {1 <= 224}
[05/28 16:47:19    763s]   -----------------------------------------------------------------------------
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   Clustering Failure Statistics:
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   --------------------------------
[05/28 16:47:19    763s]   Net Type    Clusters    Clusters
[05/28 16:47:19    763s]               Tried       Failed
[05/28 16:47:19    763s]   --------------------------------
[05/28 16:47:19    763s]     (empty table)
[05/28 16:47:19    763s]   --------------------------------
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   Clustering Partition Statistics:
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   ----------------------------------------------------------------------------------
[05/28 16:47:19    763s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[05/28 16:47:19    763s]               Fraction    Fraction    Count        Size    Size    Size    Size
[05/28 16:47:19    763s]   ----------------------------------------------------------------------------------
[05/28 16:47:19    763s]     (empty table)
[05/28 16:47:19    763s]   ----------------------------------------------------------------------------------
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   Longest 5 runtime clustering solutions:
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   ----------------------------------------------------------------------------
[05/28 16:47:19    763s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[05/28 16:47:19    763s]   ----------------------------------------------------------------------------
[05/28 16:47:19    763s]   6418.506      224         0                  1          clk           clk
[05/28 16:47:19    763s]   ----------------------------------------------------------------------------
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   Bottom-up runtime statistics:
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   -----------------------------------------------------
[05/28 16:47:19    763s]   Mean        Min         Max         Std. Dev    Count
[05/28 16:47:19    763s]   -----------------------------------------------------
[05/28 16:47:19    763s]   6418.506    6418.506    6418.506     0.000         1
[05/28 16:47:19    763s]   -----------------------------------------------------
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   
[05/28 16:47:19    763s]   Looking for fanout violations...
[05/28 16:47:19    763s]   Looking for fanout violations done.
[05/28 16:47:19    763s]   CongRepair After Initial Clustering...
[05/28 16:47:19    763s]   Reset timing graph...
[05/28 16:47:19    763s] Ignoring AAE DB Resetting ...
[05/28 16:47:19    763s]   Reset timing graph done.
[05/28 16:47:19    763s]   Leaving CCOpt scope - Early Global Route...
[05/28 16:47:19    763s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3863.3M, EPOCH TIME: 1748465239.171016
[05/28 16:47:19    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/28 16:47:19    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:19    763s] Cell TOP LLGs are deleted
[05/28 16:47:19    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:19    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:19    763s] # Resetting pin-track-align track data.
[05/28 16:47:19    763s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.030, REAL:0.027, MEM:3809.3M, EPOCH TIME: 1748465239.197890
[05/28 16:47:19    763s]   Clock implementation routing...
[05/28 16:47:19    763s] Net route status summary:
[05/28 16:47:19    763s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:19    763s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:19    763s]     Routing using eGR only...
[05/28 16:47:19    763s]       Early Global Route - eGR only step...
[05/28 16:47:19    763s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[05/28 16:47:19    763s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/28 16:47:19    763s] (ccopt eGR): Start to route 1 all nets
[05/28 16:47:19    763s] Running pre-eGR process
[05/28 16:47:19    763s] (I)      Started Early Global Route ( Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] (I)      Initializing eGR engine (clean)
[05/28 16:47:19    763s] Set min layer with default ( 2 )
[05/28 16:47:19    763s] Set max layer with default ( 127 )
[05/28 16:47:19    763s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:19    763s] Min route layer (adjusted) = 2
[05/28 16:47:19    763s] Max route layer (adjusted) = 11
[05/28 16:47:19    763s] (I)      clean place blk overflow:
[05/28 16:47:19    763s] (I)      H : enabled 1.00 0
[05/28 16:47:19    763s] (I)      V : enabled 1.00 0
[05/28 16:47:19    763s] (I)      Initializing eGR engine (clean)
[05/28 16:47:19    763s] Set min layer with default ( 2 )
[05/28 16:47:19    763s] Set max layer with default ( 127 )
[05/28 16:47:19    763s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:19    763s] Min route layer (adjusted) = 2
[05/28 16:47:19    763s] Max route layer (adjusted) = 11
[05/28 16:47:19    763s] (I)      clean place blk overflow:
[05/28 16:47:19    763s] (I)      H : enabled 1.00 0
[05/28 16:47:19    763s] (I)      V : enabled 1.00 0
[05/28 16:47:19    763s] (I)      Started Early Global Route kernel ( Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] (I)      Running eGR Cong Clean flow
[05/28 16:47:19    763s] (I)      # wire layers (front) : 12
[05/28 16:47:19    763s] (I)      # wire layers (back)  : 0
[05/28 16:47:19    763s] (I)      min wire layer : 1
[05/28 16:47:19    763s] (I)      max wire layer : 11
[05/28 16:47:19    763s] (I)      # cut layers (front) : 11
[05/28 16:47:19    763s] (I)      # cut layers (back)  : 0
[05/28 16:47:19    763s] (I)      min cut layer : 1
[05/28 16:47:19    763s] (I)      max cut layer : 10
[05/28 16:47:19    763s] (I)      ================================== Layers ===================================
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:47:19    763s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:47:19    763s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:47:19    763s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:19    763s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:19    763s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      Started Import and model ( Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] (I)      == Non-default Options ==
[05/28 16:47:19    763s] (I)      Clean congestion better                            : true
[05/28 16:47:19    763s] (I)      Estimate vias on DPT layer                         : true
[05/28 16:47:19    763s] (I)      Rerouting rounds                                   : 10
[05/28 16:47:19    763s] (I)      Clean congestion layer assignment rounds           : 3
[05/28 16:47:19    763s] (I)      Layer constraints as soft constraints              : true
[05/28 16:47:19    763s] (I)      Soft top layer                                     : true
[05/28 16:47:19    763s] (I)      Skip prospective layer relax nets                  : true
[05/28 16:47:19    763s] (I)      Better NDR handling                                : true
[05/28 16:47:19    763s] (I)      Improved NDR modeling in LA                        : true
[05/28 16:47:19    763s] (I)      Routing cost fix for NDR handling                  : true
[05/28 16:47:19    763s] (I)      Block tracks for preroutes                         : true
[05/28 16:47:19    763s] (I)      Assign IRoute by net group key                     : true
[05/28 16:47:19    763s] (I)      Block unroutable channels                          : true
[05/28 16:47:19    763s] (I)      Block unroutable channels 3D                       : true
[05/28 16:47:19    763s] (I)      Bound layer relaxed segment wl                     : true
[05/28 16:47:19    763s] (I)      Blocked pin reach length threshold                 : 2
[05/28 16:47:19    763s] (I)      Check blockage within NDR space in TA              : true
[05/28 16:47:19    763s] (I)      Skip must join for term with via pillar            : true
[05/28 16:47:19    763s] (I)      Model find APA for IO pin                          : true
[05/28 16:47:19    763s] (I)      On pin location for off pin term                   : true
[05/28 16:47:19    763s] (I)      Handle EOL spacing                                 : true
[05/28 16:47:19    763s] (I)      Merge PG vias by gap                               : true
[05/28 16:47:19    763s] (I)      Maximum routing layer                              : 11
[05/28 16:47:19    763s] (I)      Top routing layer                                  : 11
[05/28 16:47:19    763s] (I)      Ignore routing layer                               : true
[05/28 16:47:19    763s] (I)      Route selected nets only                           : true
[05/28 16:47:19    763s] (I)      Refine MST                                         : true
[05/28 16:47:19    763s] (I)      Honor PRL                                          : true
[05/28 16:47:19    763s] (I)      Strong congestion aware                            : true
[05/28 16:47:19    763s] (I)      Improved initial location for IRoutes              : true
[05/28 16:47:19    763s] (I)      Multi panel TA                                     : true
[05/28 16:47:19    763s] (I)      Penalize wire overlap                              : true
[05/28 16:47:19    763s] (I)      Expand small instance blockage                     : true
[05/28 16:47:19    763s] (I)      Reduce via in TA                                   : true
[05/28 16:47:19    763s] (I)      SS-aware routing                                   : true
[05/28 16:47:19    763s] (I)      Improve tree edge sharing                          : true
[05/28 16:47:19    763s] (I)      Improve 2D via estimation                          : true
[05/28 16:47:19    763s] (I)      Refine Steiner tree                                : true
[05/28 16:47:19    763s] (I)      Build spine tree                                   : true
[05/28 16:47:19    763s] (I)      Model pass through capacity                        : true
[05/28 16:47:19    763s] (I)      Extend blockages by a half GCell                   : true
[05/28 16:47:19    763s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/28 16:47:19    763s] (I)      Consider pin shapes                                : true
[05/28 16:47:19    763s] (I)      Consider pin shapes for all nodes                  : true
[05/28 16:47:19    763s] (I)      Consider NR APA                                    : true
[05/28 16:47:19    763s] (I)      Consider IO pin shape                              : true
[05/28 16:47:19    763s] (I)      Fix pin connection bug                             : true
[05/28 16:47:19    763s] (I)      Consider layer RC for local wires                  : true
[05/28 16:47:19    763s] (I)      Honor layer constraint                             : true
[05/28 16:47:19    763s] (I)      Route to clock mesh pin                            : true
[05/28 16:47:19    763s] (I)      LA-aware pin escape length                         : 2
[05/28 16:47:19    763s] (I)      Connect multiple ports                             : true
[05/28 16:47:19    763s] (I)      Split for must join                                : true
[05/28 16:47:19    763s] (I)      Number of threads                                  : 1
[05/28 16:47:19    763s] (I)      Routing effort level                               : 10000
[05/28 16:47:19    763s] (I)      Prefer layer length threshold                      : 8
[05/28 16:47:19    763s] (I)      Overflow penalty cost                              : 10
[05/28 16:47:19    763s] (I)      A-star cost                                        : 0.300000
[05/28 16:47:19    763s] (I)      Misalignment cost                                  : 10.000000
[05/28 16:47:19    763s] (I)      Threshold for short IRoute                         : 6
[05/28 16:47:19    763s] (I)      Via cost during post routing                       : 1.000000
[05/28 16:47:19    763s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/28 16:47:19    763s] (I)      Source-to-sink ratio                               : 0.300000
[05/28 16:47:19    763s] (I)      Scenic ratio bound                                 : 3.000000
[05/28 16:47:19    763s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/28 16:47:19    763s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/28 16:47:19    763s] (I)      Layer demotion scenic scale                        : 1.000000
[05/28 16:47:19    763s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/28 16:47:19    763s] (I)      PG-aware similar topology routing                  : true
[05/28 16:47:19    763s] (I)      Maze routing via cost fix                          : true
[05/28 16:47:19    763s] (I)      Apply PRL on PG terms                              : true
[05/28 16:47:19    763s] (I)      Apply PRL on obs objects                           : true
[05/28 16:47:19    763s] (I)      Handle range-type spacing rules                    : true
[05/28 16:47:19    763s] (I)      PG gap threshold multiplier                        : 10.000000
[05/28 16:47:19    763s] (I)      Parallel spacing query fix                         : true
[05/28 16:47:19    763s] (I)      Force source to root IR                            : true
[05/28 16:47:19    763s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/28 16:47:19    763s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/28 16:47:19    763s] (I)      Route tie net to shape                             : auto
[05/28 16:47:19    763s] (I)      Do not relax to DPT layer                          : true
[05/28 16:47:19    763s] (I)      No DPT in post routing                             : true
[05/28 16:47:19    763s] (I)      Modeling PG via merging fix                        : true
[05/28 16:47:19    763s] (I)      Shield aware TA                                    : true
[05/28 16:47:19    763s] (I)      Strong shield aware TA                             : true
[05/28 16:47:19    763s] (I)      Overflow calculation fix in LA                     : true
[05/28 16:47:19    763s] (I)      Post routing fix                                   : true
[05/28 16:47:19    763s] (I)      Strong post routing                                : true
[05/28 16:47:19    763s] (I)      Violation on path threshold                        : 1
[05/28 16:47:19    763s] (I)      Pass through capacity modeling                     : true
[05/28 16:47:19    763s] (I)      Read layer and via RC                              : true
[05/28 16:47:19    763s] (I)      Select the non-relaxed segments in post routing stage : true
[05/28 16:47:19    763s] (I)      Select term pin box for io pin                     : true
[05/28 16:47:19    763s] (I)      Penalize NDR sharing                               : true
[05/28 16:47:19    763s] (I)      Enable special modeling                            : false
[05/28 16:47:19    763s] (I)      Keep fixed segments                                : true
[05/28 16:47:19    763s] (I)      Reorder net groups by key                          : true
[05/28 16:47:19    763s] (I)      Increase net scenic ratio                          : true
[05/28 16:47:19    763s] (I)      Method to set GCell size                           : row
[05/28 16:47:19    763s] (I)      Connect multiple ports and must join fix           : true
[05/28 16:47:19    763s] (I)      Avoid high resistance layers                       : true
[05/28 16:47:19    763s] (I)      Segment length threshold                           : 1
[05/28 16:47:19    763s] (I)      Model find APA for IO pin fix                      : true
[05/28 16:47:19    763s] (I)      Avoid connecting non-metal layers                  : true
[05/28 16:47:19    763s] (I)      Use track pitch for NDR                            : true
[05/28 16:47:19    763s] (I)      Decide max and min layer to relax with layer difference : true
[05/28 16:47:19    763s] (I)      Handle non-default track width                     : false
[05/28 16:47:19    763s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:47:19    763s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:47:19    763s] (I)      ============== Pin Summary ==============
[05/28 16:47:19    763s] (I)      +-------+--------+---------+------------+
[05/28 16:47:19    763s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:47:19    763s] (I)      +-------+--------+---------+------------+
[05/28 16:47:19    763s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:47:19    763s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:47:19    763s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:47:19    763s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:47:19    763s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      +-------+--------+---------+------------+
[05/28 16:47:19    763s] (I)      Use row-based GCell size
[05/28 16:47:19    763s] (I)      Use row-based GCell align
[05/28 16:47:19    763s] (I)      layer 0 area = 6400
[05/28 16:47:19    763s] (I)      layer 1 area = 8800
[05/28 16:47:19    763s] (I)      layer 2 area = 11000
[05/28 16:47:19    763s] (I)      layer 3 area = 11000
[05/28 16:47:19    763s] (I)      layer 4 area = 11000
[05/28 16:47:19    763s] (I)      layer 5 area = 11000
[05/28 16:47:19    763s] (I)      layer 6 area = 11000
[05/28 16:47:19    763s] (I)      layer 7 area = 810000
[05/28 16:47:19    763s] (I)      layer 8 area = 2000000
[05/28 16:47:19    763s] (I)      layer 9 area = 2000000
[05/28 16:47:19    763s] (I)      layer 10 area = 0
[05/28 16:47:19    763s] (I)      GCell unit size   : 540
[05/28 16:47:19    763s] (I)      GCell multiplier  : 1
[05/28 16:47:19    763s] (I)      GCell row height  : 540
[05/28 16:47:19    763s] (I)      Actual row height : 540
[05/28 16:47:19    763s] (I)      GCell align ref   : 4060 4000
[05/28 16:47:19    763s] [NR-eGR] Track table information for default rule: 
[05/28 16:47:19    763s] [NR-eGR] M1 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] M2 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C1 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C2 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C3 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C4 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C5 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] JA has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] QA has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] QB has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] LB has single uniform track structure
[05/28 16:47:19    763s] (I)      ========================= Default via ==========================
[05/28 16:47:19    763s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:19    763s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:47:19    763s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:19    763s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:47:19    763s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:47:19    763s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:47:19    763s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:47:19    763s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:47:19    763s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:47:19    763s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:47:19    763s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:47:19    763s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:47:19    763s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:47:19    763s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:19    763s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:47:19    763s] [NR-eGR] Read 4 PG shapes
[05/28 16:47:19    763s] [NR-eGR] Read 0 clock shapes
[05/28 16:47:19    763s] [NR-eGR] Read 0 other shapes
[05/28 16:47:19    763s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:47:19    763s] [NR-eGR] #Instance Blockages : 14055
[05/28 16:47:19    763s] [NR-eGR] #PG Blockages       : 4
[05/28 16:47:19    763s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:47:19    763s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:47:19    763s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:47:19    763s] [NR-eGR] #Other Blockages    : 0
[05/28 16:47:19    763s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:47:19    763s] (I)      Custom ignore net properties:
[05/28 16:47:19    763s] (I)      1 : NotLegal
[05/28 16:47:19    763s] (I)      2 : NotSelected
[05/28 16:47:19    763s] (I)      Default ignore net properties:
[05/28 16:47:19    763s] (I)      1 : Special
[05/28 16:47:19    763s] (I)      2 : Analog
[05/28 16:47:19    763s] (I)      3 : Fixed
[05/28 16:47:19    763s] (I)      4 : Skipped
[05/28 16:47:19    763s] (I)      5 : MixedSignal
[05/28 16:47:19    763s] (I)      Prerouted net properties:
[05/28 16:47:19    763s] (I)      1 : NotLegal
[05/28 16:47:19    763s] (I)      2 : Special
[05/28 16:47:19    763s] (I)      3 : Analog
[05/28 16:47:19    763s] (I)      4 : Fixed
[05/28 16:47:19    763s] (I)      5 : Skipped
[05/28 16:47:19    763s] (I)      6 : MixedSignal
[05/28 16:47:19    763s] [NR-eGR] Early global route reroute 1 out of 1149 routable nets
[05/28 16:47:19    763s] [NR-eGR] #prerouted nets         : 0
[05/28 16:47:19    763s] [NR-eGR] #prerouted special nets : 0
[05/28 16:47:19    763s] [NR-eGR] #prerouted wires        : 0
[05/28 16:47:19    763s] [NR-eGR] Read 1149 nets ( ignored 1148 )
[05/28 16:47:19    763s] (I)        Front-side 1149 ( ignored 1148 )
[05/28 16:47:19    763s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:47:19    763s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:47:19    763s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/28 16:47:19    763s] [NR-eGR] #via pillars        : 0
[05/28 16:47:19    763s] [NR-eGR] #must join all port : 0
[05/28 16:47:19    763s] [NR-eGR] #multiple ports     : 0
[05/28 16:47:19    763s] [NR-eGR] #has must join      : 0
[05/28 16:47:19    763s] (I)      Reading macro buffers
[05/28 16:47:19    763s] (I)      Number of macros with buffers: 0
[05/28 16:47:19    763s] (I)      ======= RC Report: Rule 0 ========
[05/28 16:47:19    763s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/28 16:47:19    763s] (I)      ----------------------------------
[05/28 16:47:19    763s] (I)          M2        20.553        0.184 
[05/28 16:47:19    763s] (I)          C1        12.709        0.216 
[05/28 16:47:19    763s] (I)          C2        12.752        0.186 
[05/28 16:47:19    763s] (I)          C3        12.710        0.188 
[05/28 16:47:19    763s] (I)          C4        12.702        0.191 
[05/28 16:47:19    763s] (I)          C5        12.752        0.192 
[05/28 16:47:19    763s] (I)          JA         0.034        0.378 
[05/28 16:47:19    763s] (I)          QA         0.006        0.421 
[05/28 16:47:19    763s] (I)          QB         0.006        0.468 
[05/28 16:47:19    763s] (I)          LB         0.007        0.495 
[05/28 16:47:19    763s] (I)      early_global_route_priority property id does not exist.
[05/28 16:47:19    763s] (I)      Setting up GCell size
[05/28 16:47:19    763s] (I)      Base Grid  :   211 x   209
[05/28 16:47:19    763s] (I)      Final Grid :   106 x   105
[05/28 16:47:19    763s] (I)      Read Num Blocks=14457  Num Prerouted Wires=0  Num CS=0
[05/28 16:47:19    763s] (I)      Layer 1 (H) : #blockages 13781 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:47:19    763s] (I)      Track adjustment: Reducing 20895 tracks (15.00%) for Layer2
[05/28 16:47:19    763s] (I)      Track adjustment: Reducing 15960 tracks (12.00%) for Layer3
[05/28 16:47:19    763s] (I)      Moved 1 terms for better access 
[05/28 16:47:19    763s] (I)      Number of ignored nets                =   1148
[05/28 16:47:19    763s] (I)      Number of connected nets              =      0
[05/28 16:47:19    763s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:47:19    763s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:47:19    763s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:47:19    763s] (I)      Ndr track 0 does not exist
[05/28 16:47:19    763s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:47:19    763s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:47:19    763s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:47:19    763s] (I)      Site width          :   116  (dbu)
[05/28 16:47:19    763s] (I)      Row height          :   540  (dbu)
[05/28 16:47:19    763s] (I)      GCell row height    :   540  (dbu)
[05/28 16:47:19    763s] (I)      GCell width         :  1080  (dbu)
[05/28 16:47:19    763s] (I)      GCell height        :  1080  (dbu)
[05/28 16:47:19    763s] (I)      Grid                :   106   105    11
[05/28 16:47:19    763s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:47:19    763s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:47:19    763s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:47:19    763s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:47:19    763s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:47:19    763s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:19    763s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:19    763s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:47:19    763s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:47:19    763s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:47:19    763s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:47:19    763s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:47:19    763s] (I)      --------------------------------------------------------
[05/28 16:47:19    763s] 
[05/28 16:47:19    763s] [NR-eGR] ============ Routing rule table ============
[05/28 16:47:19    763s] [NR-eGR] Rule id: 0  Nets: 1
[05/28 16:47:19    763s] [NR-eGR] ========================================
[05/28 16:47:19    763s] [NR-eGR] 
[05/28 16:47:19    763s] (I)      ======== NDR :  =========
[05/28 16:47:19    763s] (I)      +--------------+--------+
[05/28 16:47:19    763s] (I)      |           ID |      0 |
[05/28 16:47:19    763s] (I)      |         Name |        |
[05/28 16:47:19    763s] (I)      |      Default |    yes |
[05/28 16:47:19    763s] (I)      |  Clk Special |     no |
[05/28 16:47:19    763s] (I)      | Hard spacing |     no |
[05/28 16:47:19    763s] (I)      |    NDR track | (none) |
[05/28 16:47:19    763s] (I)      |      NDR via | (none) |
[05/28 16:47:19    763s] (I)      |  Extra space |      0 |
[05/28 16:47:19    763s] (I)      |      Shields |      0 |
[05/28 16:47:19    763s] (I)      |   Demand (H) |      1 |
[05/28 16:47:19    763s] (I)      |   Demand (V) |      1 |
[05/28 16:47:19    763s] (I)      |        #Nets |      1 |
[05/28 16:47:19    763s] (I)      +--------------+--------+
[05/28 16:47:19    763s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:19    763s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:47:19    763s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:19    763s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:19    763s] (I)      =============== Blocked Tracks ===============
[05/28 16:47:19    763s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:19    763s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:47:19    763s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:19    763s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     2 |  149354 |    27345 |        18.31% |
[05/28 16:47:19    763s] (I)      |     3 |  132825 |     4046 |         3.05% |
[05/28 16:47:19    763s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:19    763s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.69 MB )
[05/28 16:47:19    763s] (I)      Reset routing kernel
[05/28 16:47:19    763s] (I)      Started Global Routing ( Curr Mem: 3.69 MB )
[05/28 16:47:19    763s] (I)      totalPins=225  totalGlobalPin=190 (84.44%)
[05/28 16:47:19    763s] (I)      ================= Net Group Info =================
[05/28 16:47:19    763s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:19    763s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:47:19    763s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:19    763s] (I)      |  1 |              1 |        M2(2) |    LB(11) |
[05/28 16:47:19    763s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:19    763s] (I)      total 2D Cap : 780784 = (391861 H, 388923 V)
[05/28 16:47:19    763s] (I)      total 2D Demand : 34 = (34 H, 0 V)
[05/28 16:47:19    763s] (I)      #blocked GCells = 0
[05/28 16:47:19    763s] (I)      #regions = 1
[05/28 16:47:19    763s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1a Route ============
[05/28 16:47:19    763s] (I)      Usage: 303 = (129 H, 174 V) = (0.03% H, 0.04% V) = (1.393e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1b Route ============
[05/28 16:47:19    763s] (I)      Usage: 303 = (129 H, 174 V) = (0.03% H, 0.04% V) = (1.393e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.272400e+02um
[05/28 16:47:19    763s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:47:19    763s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1c Route ============
[05/28 16:47:19    763s] (I)      Usage: 303 = (129 H, 174 V) = (0.03% H, 0.04% V) = (1.393e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1d Route ============
[05/28 16:47:19    763s] (I)      Usage: 303 = (129 H, 174 V) = (0.03% H, 0.04% V) = (1.393e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1e Route ============
[05/28 16:47:19    763s] (I)      Usage: 303 = (129 H, 174 V) = (0.03% H, 0.04% V) = (1.393e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.272400e+02um
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1f Route ============
[05/28 16:47:19    763s] (I)      Usage: 303 = (129 H, 174 V) = (0.03% H, 0.04% V) = (1.393e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1g Route ============
[05/28 16:47:19    763s] (I)      Usage: 302 = (128 H, 174 V) = (0.03% H, 0.04% V) = (1.382e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1h Route ============
[05/28 16:47:19    763s] (I)      Usage: 302 = (128 H, 174 V) = (0.03% H, 0.04% V) = (1.382e+02um H, 1.879e+02um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1l Route ============
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:47:19    763s] [NR-eGR]                        OverCon            
[05/28 16:47:19    763s] [NR-eGR]                         #Gcell     %Gcell
[05/28 16:47:19    763s] [NR-eGR]        Layer               (1)    OverCon
[05/28 16:47:19    763s] [NR-eGR] ----------------------------------------------
[05/28 16:47:19    763s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      M2 ( 2)         2( 0.02%)   ( 0.02%) 
[05/28 16:47:19    763s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR] ----------------------------------------------
[05/28 16:47:19    763s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR] 
[05/28 16:47:19    763s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.69 MB )
[05/28 16:47:19    763s] (I)      Updating congestion map
[05/28 16:47:19    763s] (I)      total 2D Cap : 782459 = (393288 H, 389171 V)
[05/28 16:47:19    763s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:47:19    763s] (I)      Running track assignment and export wires
[05/28 16:47:19    763s] (I)      Delete wires for 1 nets 
[05/28 16:47:19    763s] (I)      ============= Track Assignment ============
[05/28 16:47:19    763s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:47:19    763s] (I)      Run Multi-thread track assignment
[05/28 16:47:19    763s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] (I)      Started Export ( Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:47:19    763s] [NR-eGR] Total eGR-routed clock nets wire length: 368um, number of vias: 350
[05/28 16:47:19    763s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:19    763s] [NR-eGR] Report for selected net(s) only.
[05/28 16:47:19    763s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:19    763s] [NR-eGR] ------------------------------
[05/28 16:47:19    763s] [NR-eGR]  M1  (1V)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  M2  (2H)            97   260 
[05/28 16:47:19    763s] [NR-eGR]  C1  (3V)           186    88 
[05/28 16:47:19    763s] [NR-eGR]  C2  (4H)            78     2 
[05/28 16:47:19    763s] [NR-eGR]  C3  (5V)             6     0 
[05/28 16:47:19    763s] [NR-eGR]  C4  (6H)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:19    763s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:19    763s] [NR-eGR] ------------------------------
[05/28 16:47:19    763s] [NR-eGR]      Total          368   350 
[05/28 16:47:19    763s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:19    763s] [NR-eGR] Total half perimeter of net bounding box: 74um
[05/28 16:47:19    763s] [NR-eGR] Total length: 368um, number of vias: 350
[05/28 16:47:19    763s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:19    763s] [NR-eGR] Total routed clock nets wire length: 368um, number of vias: 350
[05/28 16:47:19    763s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:19    763s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:19    763s] [NR-eGR] ------------------------------
[05/28 16:47:19    763s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:47:19    763s] [NR-eGR]  M2  (2H)          1466  5072 
[05/28 16:47:19    763s] [NR-eGR]  C1  (3V)          2341  1879 
[05/28 16:47:19    763s] [NR-eGR]  C2  (4H)          1365   712 
[05/28 16:47:19    763s] [NR-eGR]  C3  (5V)           833    30 
[05/28 16:47:19    763s] [NR-eGR]  C4  (6H)             3     0 
[05/28 16:47:19    763s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:19    763s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:19    763s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:19    763s] [NR-eGR] ------------------------------
[05/28 16:47:19    763s] [NR-eGR]      Total         6008  9148 
[05/28 16:47:19    763s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:19    763s] [NR-eGR] Total half perimeter of net bounding box: 4478um
[05/28 16:47:19    763s] [NR-eGR] Total length: 6008um, number of vias: 9148
[05/28 16:47:19    763s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:19    763s] (I)      == Layer wire length by net rule ==
[05/28 16:47:19    763s] (I)                  Default 
[05/28 16:47:19    763s] (I)      --------------------
[05/28 16:47:19    763s] (I)       M1  (1V)       0um 
[05/28 16:47:19    763s] (I)       M2  (2H)    1466um 
[05/28 16:47:19    763s] (I)       C1  (3V)    2341um 
[05/28 16:47:19    763s] (I)       C2  (4H)    1365um 
[05/28 16:47:19    763s] (I)       C3  (5V)     833um 
[05/28 16:47:19    763s] (I)       C4  (6H)       3um 
[05/28 16:47:19    763s] (I)       C5  (7V)       0um 
[05/28 16:47:19    763s] (I)       JA  (8H)       0um 
[05/28 16:47:19    763s] (I)       QA  (9V)       0um 
[05/28 16:47:19    763s] (I)       QB  (10H)      0um 
[05/28 16:47:19    763s] (I)       LB  (11V)      0um 
[05/28 16:47:19    763s] (I)      --------------------
[05/28 16:47:19    763s] (I)           Total   6008um 
[05/28 16:47:19    763s] (I)      == Layer via count by net rule ==
[05/28 16:47:19    763s] (I)                  Default 
[05/28 16:47:19    763s] (I)      --------------------
[05/28 16:47:19    763s] (I)       M1  (1V)      1455 
[05/28 16:47:19    763s] (I)       M2  (2H)      5072 
[05/28 16:47:19    763s] (I)       C1  (3V)      1879 
[05/28 16:47:19    763s] (I)       C2  (4H)       712 
[05/28 16:47:19    763s] (I)       C3  (5V)        30 
[05/28 16:47:19    763s] (I)       C4  (6H)         0 
[05/28 16:47:19    763s] (I)       C5  (7V)         0 
[05/28 16:47:19    763s] (I)       JA  (8H)         0 
[05/28 16:47:19    763s] (I)       QA  (9V)         0 
[05/28 16:47:19    763s] (I)       QB  (10H)        0 
[05/28 16:47:19    763s] (I)       LB  (11V)        0 
[05/28 16:47:19    763s] (I)      --------------------
[05/28 16:47:19    763s] (I)           Total     9148 
[05/28 16:47:19    763s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:19    763s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] [NR-eGR] Finished Early Global Route ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.68 MB )
[05/28 16:47:19    763s] (I)      ========================================= Runtime Summary ==========================================
[05/28 16:47:19    763s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/28 16:47:19    763s] (I)      ----------------------------------------------------------------------------------------------------
[05/28 16:47:19    763s] (I)       Early Global Route                             100.00%  640.92 sec  641.02 sec  0.10 sec  0.10 sec 
[05/28 16:47:19    763s] (I)       +-Early Global Route kernel                     94.45%  640.93 sec  641.02 sec  0.09 sec  0.10 sec 
[05/28 16:47:19    763s] (I)       | +-Import and model                            36.12%  640.93 sec  640.97 sec  0.04 sec  0.04 sec 
[05/28 16:47:19    763s] (I)       | | +-Create place DB                            4.63%  640.93 sec  640.94 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Import place data                        4.42%  640.93 sec  640.94 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Read instances and placement           1.50%  640.93 sec  640.94 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Read nets                              2.39%  640.94 sec  640.94 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Create route DB                           25.54%  640.94 sec  640.96 sec  0.03 sec  0.02 sec 
[05/28 16:47:19    763s] (I)       | | | +-Import route data (1T)                  24.52%  640.94 sec  640.96 sec  0.02 sec  0.02 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Read blockages ( Layer 2-11 )          5.83%  640.94 sec  640.95 sec  0.01 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Read routing blockages               0.01%  640.94 sec  640.94 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Read instance blockages              2.79%  640.94 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Read PG blockages                    1.40%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | | +-Allocate memory for PG via list    0.07%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Read clock blockages                 0.04%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Read other blockages                 0.02%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Read halo blockages                  0.02%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Read boundary cut boxes              0.01%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Read blackboxes                        0.02%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Read prerouted                         1.03%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Read nets                              0.08%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Set up via pillars                     0.01%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Set up RC info                         0.45%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Initialize 3D grid graph               0.97%  640.95 sec  640.95 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Model blockage capacity               11.07%  640.95 sec  640.96 sec  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | | | | +-Initialize 3D capacity              10.04%  640.95 sec  640.96 sec  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Move terms for access (1T)             0.27%  640.96 sec  640.96 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Read aux data                              0.01%  640.96 sec  640.96 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Others data preparation                    0.03%  640.96 sec  640.96 sec  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | +-Create route kernel                        4.60%  640.96 sec  640.97 sec  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | +-Global Routing                              14.92%  640.97 sec  640.98 sec  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | +-Initialization                             0.11%  640.97 sec  640.97 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Net group 1                               12.20%  640.97 sec  640.98 sec  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | | +-Generate topology                        1.32%  640.97 sec  640.97 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1a                                 1.33%  640.97 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Pattern routing (1T)                   0.50%  640.97 sec  640.97 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Add via demand to 2D                   0.26%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1b                                 0.19%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1c                                 0.02%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1d                                 0.02%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1e                                 0.29%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Route legalization                     0.01%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1f                                 0.02%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1g                                 0.64%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Post Routing                           0.38%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1h                                 0.52%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Post Routing                           0.27%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Phase 1l                                 3.15%  640.98 sec  640.98 sec  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | | | +-Layer assignment (1T)                  1.89%  640.98 sec  640.98 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | +-Export cong map                              3.86%  640.98 sec  640.99 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Export 2D cong map                         0.29%  640.99 sec  640.99 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | +-Extract Global 3D Wires                      0.02%  640.99 sec  640.99 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | +-Track Assignment (1T)                       16.09%  640.99 sec  641.01 sec  0.02 sec  0.03 sec 
[05/28 16:47:19    763s] (I)       | | +-Initialization                             0.03%  640.99 sec  640.99 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Track Assignment Kernel                   15.01%  640.99 sec  641.00 sec  0.01 sec  0.02 sec 
[05/28 16:47:19    763s] (I)       | | +-Free Memory                                0.01%  641.00 sec  641.00 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | +-Export                                      13.26%  641.01 sec  641.02 sec  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | +-Export DB wires                            0.85%  641.01 sec  641.01 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Export all nets                          0.30%  641.01 sec  641.01 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | | +-Set wire vias                            0.05%  641.01 sec  641.01 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Report wirelength                          7.80%  641.01 sec  641.01 sec  0.01 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | | +-Update net boxes                           3.42%  641.01 sec  641.02 sec  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)       | | +-Update timing                              0.01%  641.02 sec  641.02 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)       | +-Postprocess design                           0.94%  641.02 sec  641.02 sec  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)      ====================== Summary by functions ======================
[05/28 16:47:19    763s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:47:19    763s] (I)      ------------------------------------------------------------------
[05/28 16:47:19    763s] (I)        0  Early Global Route               100.00%  0.10 sec  0.10 sec 
[05/28 16:47:19    763s] (I)        1  Early Global Route kernel         94.45%  0.09 sec  0.10 sec 
[05/28 16:47:19    763s] (I)        2  Import and model                  36.12%  0.04 sec  0.04 sec 
[05/28 16:47:19    763s] (I)        2  Track Assignment (1T)             16.09%  0.02 sec  0.03 sec 
[05/28 16:47:19    763s] (I)        2  Global Routing                    14.92%  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        2  Export                            13.26%  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        2  Export cong map                    3.86%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        2  Postprocess design                 0.94%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Create route DB                   25.54%  0.03 sec  0.02 sec 
[05/28 16:47:19    763s] (I)        3  Track Assignment Kernel           15.01%  0.01 sec  0.02 sec 
[05/28 16:47:19    763s] (I)        3  Net group 1                       12.20%  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        3  Report wirelength                  7.80%  0.01 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Create place DB                    4.63%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Create route kernel                4.60%  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        3  Update net boxes                   3.42%  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        3  Export DB wires                    0.85%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Export 2D cong map                 0.29%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Initialization                     0.14%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Others data preparation            0.03%  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Import route data (1T)            24.52%  0.02 sec  0.02 sec 
[05/28 16:47:19    763s] (I)        4  Import place data                  4.42%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1l                           3.15%  0.00 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1a                           1.33%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Generate topology                  1.32%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1g                           0.64%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1h                           0.52%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Export all nets                    0.30%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1e                           0.29%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1b                           0.19%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        4  Phase 1f                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Model blockage capacity           11.07%  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        5  Read blockages ( Layer 2-11 )      5.83%  0.01 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Read nets                          2.46%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Layer assignment (1T)              1.89%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Read instances and placement       1.50%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Read prerouted                     1.03%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Initialize 3D grid graph           0.97%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Post Routing                       0.65%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Pattern routing (1T)               0.50%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Set up RC info                     0.45%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Move terms for access (1T)         0.27%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Add via demand to 2D               0.26%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        6  Initialize 3D capacity            10.04%  0.01 sec  0.01 sec 
[05/28 16:47:19    763s] (I)        6  Read instance blockages            2.79%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        6  Read PG blockages                  1.40%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        6  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] (I)        7  Allocate memory for PG via list    0.07%  0.00 sec  0.00 sec 
[05/28 16:47:19    763s] Running post-eGR process
[05/28 16:47:19    763s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 16:47:19    763s]     Routing using eGR only done.
[05/28 16:47:19    763s] Net route status summary:
[05/28 16:47:19    763s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:19    763s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:19    763s] 
[05/28 16:47:19    763s] CCOPT: Done with clock implementation routing.
[05/28 16:47:19    763s] 
[05/28 16:47:19    763s]   Clock implementation routing done.
[05/28 16:47:19    763s]   Fixed 1 wires.
[05/28 16:47:19    763s]   CCOpt: Starting congestion repair using flow wrapper...
[05/28 16:47:19    763s]     Congestion Repair...
[05/28 16:47:19    763s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:12:44.3/0:15:29.9 (0.8), mem = 3814.3M
[05/28 16:47:19    763s] Info: Enable timing driven in postCTS congRepair.
[05/28 16:47:19    763s] 
[05/28 16:47:19    763s] *** Start incrementalPlace ***
[05/28 16:47:19    763s] User Input Parameters:
[05/28 16:47:19    763s] - Congestion Driven    : On
[05/28 16:47:19    763s] - Timing Driven        : On
[05/28 16:47:19    763s] - Area-Violation Based : On
[05/28 16:47:19    763s] - Start Rollback Level : -5
[05/28 16:47:19    763s] - Legalized            : On
[05/28 16:47:19    763s] - Window Based         : Off
[05/28 16:47:19    763s] - eDen incr mode       : Off
[05/28 16:47:19    763s] - Small incr mode      : Off
[05/28 16:47:19    763s] 
[05/28 16:47:19    763s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3814.3M, EPOCH TIME: 1748465239.413371
[05/28 16:47:19    763s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3814.3M, EPOCH TIME: 1748465239.413458
[05/28 16:47:19    763s] no activity file in design. spp won't run.
[05/28 16:47:19    763s] Effort level <high> specified for reg2reg path_group
[05/28 16:47:19    763s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/28 16:47:19    763s] No Views given, use default active views for adaptive view pruning
[05/28 16:47:19    763s] Active views:
[05/28 16:47:19    763s]   view_slow_mission
[05/28 16:47:19    763s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3822.3M, EPOCH TIME: 1748465239.811145
[05/28 16:47:19    763s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:3822.3M, EPOCH TIME: 1748465239.813756
[05/28 16:47:19    763s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3822.3M, EPOCH TIME: 1748465239.813865
[05/28 16:47:19    763s] Starting Early Global Route congestion estimation: mem = 3822.3M
[05/28 16:47:19    763s] (I)      Initializing eGR engine (regular)
[05/28 16:47:19    763s] Set min layer with default ( 2 )
[05/28 16:47:19    763s] Set max layer with default ( 127 )
[05/28 16:47:19    763s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:19    763s] Min route layer (adjusted) = 2
[05/28 16:47:19    763s] Max route layer (adjusted) = 11
[05/28 16:47:19    763s] (I)      clean place blk overflow:
[05/28 16:47:19    763s] (I)      H : enabled 1.00 0
[05/28 16:47:19    763s] (I)      V : enabled 1.00 0
[05/28 16:47:19    763s] (I)      Initializing eGR engine (regular)
[05/28 16:47:19    763s] Set min layer with default ( 2 )
[05/28 16:47:19    763s] Set max layer with default ( 127 )
[05/28 16:47:19    763s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:19    763s] Min route layer (adjusted) = 2
[05/28 16:47:19    763s] Max route layer (adjusted) = 11
[05/28 16:47:19    763s] (I)      clean place blk overflow:
[05/28 16:47:19    763s] (I)      H : enabled 1.00 0
[05/28 16:47:19    763s] (I)      V : enabled 1.00 0
[05/28 16:47:19    763s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.70 MB )
[05/28 16:47:19    763s] (I)      Running eGR Regular flow
[05/28 16:47:19    763s] (I)      # wire layers (front) : 12
[05/28 16:47:19    763s] (I)      # wire layers (back)  : 0
[05/28 16:47:19    763s] (I)      min wire layer : 1
[05/28 16:47:19    763s] (I)      max wire layer : 11
[05/28 16:47:19    763s] (I)      # cut layers (front) : 11
[05/28 16:47:19    763s] (I)      # cut layers (back)  : 0
[05/28 16:47:19    763s] (I)      min cut layer : 1
[05/28 16:47:19    763s] (I)      max cut layer : 10
[05/28 16:47:19    763s] (I)      ================================== Layers ===================================
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:47:19    763s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:47:19    763s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:19    763s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:47:19    763s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:19    763s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:19    763s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:47:19    763s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:47:19    763s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:19    763s] (I)      Started Import and model ( Curr Mem: 3.70 MB )
[05/28 16:47:19    763s] (I)      == Non-default Options ==
[05/28 16:47:19    763s] (I)      Maximum routing layer                              : 11
[05/28 16:47:19    763s] (I)      Top routing layer                                  : 11
[05/28 16:47:19    763s] (I)      Number of threads                                  : 1
[05/28 16:47:19    763s] (I)      Route tie net to shape                             : auto
[05/28 16:47:19    763s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 16:47:19    763s] (I)      Method to set GCell size                           : row
[05/28 16:47:19    763s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:47:19    763s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:47:19    763s] (I)      ============== Pin Summary ==============
[05/28 16:47:19    763s] (I)      +-------+--------+---------+------------+
[05/28 16:47:19    763s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:47:19    763s] (I)      +-------+--------+---------+------------+
[05/28 16:47:19    763s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:47:19    763s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:47:19    763s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:47:19    763s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:47:19    763s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:47:19    763s] (I)      +-------+--------+---------+------------+
[05/28 16:47:19    763s] (I)      Use row-based GCell size
[05/28 16:47:19    763s] (I)      Use row-based GCell align
[05/28 16:47:19    763s] (I)      layer 0 area = 6400
[05/28 16:47:19    763s] (I)      layer 1 area = 8800
[05/28 16:47:19    763s] (I)      layer 2 area = 11000
[05/28 16:47:19    763s] (I)      layer 3 area = 11000
[05/28 16:47:19    763s] (I)      layer 4 area = 11000
[05/28 16:47:19    763s] (I)      layer 5 area = 11000
[05/28 16:47:19    763s] (I)      layer 6 area = 11000
[05/28 16:47:19    763s] (I)      layer 7 area = 810000
[05/28 16:47:19    763s] (I)      layer 8 area = 2000000
[05/28 16:47:19    763s] (I)      layer 9 area = 2000000
[05/28 16:47:19    763s] (I)      layer 10 area = 0
[05/28 16:47:19    763s] (I)      GCell unit size   : 540
[05/28 16:47:19    763s] (I)      GCell multiplier  : 1
[05/28 16:47:19    763s] (I)      GCell row height  : 540
[05/28 16:47:19    763s] (I)      Actual row height : 540
[05/28 16:47:19    763s] (I)      GCell align ref   : 4060 4000
[05/28 16:47:19    763s] [NR-eGR] Track table information for default rule: 
[05/28 16:47:19    763s] [NR-eGR] M1 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] M2 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C1 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C2 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C3 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C4 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] C5 has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] JA has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] QA has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] QB has single uniform track structure
[05/28 16:47:19    763s] [NR-eGR] LB has single uniform track structure
[05/28 16:47:19    763s] (I)      ========================= Default via ==========================
[05/28 16:47:19    763s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:19    763s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:47:19    763s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:19    763s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:47:19    763s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:47:19    763s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:47:19    763s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:47:19    763s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:47:19    763s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:47:19    763s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:47:19    763s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:47:19    763s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:47:19    763s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:47:19    763s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:19    763s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:47:19    763s] [NR-eGR] Read 4 PG shapes
[05/28 16:47:19    763s] [NR-eGR] Read 0 clock shapes
[05/28 16:47:19    763s] [NR-eGR] Read 0 other shapes
[05/28 16:47:19    763s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:47:19    763s] [NR-eGR] #Instance Blockages : 14055
[05/28 16:47:19    763s] [NR-eGR] #PG Blockages       : 4
[05/28 16:47:19    763s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:47:19    763s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:47:19    763s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:47:19    763s] [NR-eGR] #Other Blockages    : 0
[05/28 16:47:19    763s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:47:19    763s] (I)      Custom ignore net properties:
[05/28 16:47:19    763s] (I)      1 : NotLegal
[05/28 16:47:19    763s] (I)      Default ignore net properties:
[05/28 16:47:19    763s] (I)      1 : Special
[05/28 16:47:19    763s] (I)      2 : Analog
[05/28 16:47:19    763s] (I)      3 : Fixed
[05/28 16:47:19    763s] (I)      4 : Skipped
[05/28 16:47:19    763s] (I)      5 : MixedSignal
[05/28 16:47:19    763s] (I)      Prerouted net properties:
[05/28 16:47:19    763s] (I)      1 : NotLegal
[05/28 16:47:19    763s] (I)      2 : Special
[05/28 16:47:19    763s] (I)      3 : Analog
[05/28 16:47:19    763s] (I)      4 : Fixed
[05/28 16:47:19    763s] (I)      5 : Skipped
[05/28 16:47:19    763s] (I)      6 : MixedSignal
[05/28 16:47:19    763s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:47:19    763s] [NR-eGR] #prerouted nets         : 1
[05/28 16:47:19    763s] [NR-eGR] #prerouted special nets : 0
[05/28 16:47:19    763s] [NR-eGR] #prerouted wires        : 735
[05/28 16:47:19    763s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/28 16:47:19    763s] (I)        Front-side 1149 ( ignored 1 )
[05/28 16:47:19    763s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:47:19    763s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:47:19    763s] (I)      Reading macro buffers
[05/28 16:47:19    763s] (I)      Number of macros with buffers: 0
[05/28 16:47:19    763s] (I)      early_global_route_priority property id does not exist.
[05/28 16:47:19    763s] (I)      Setting up GCell size
[05/28 16:47:19    763s] (I)      Base Grid  :   211 x   209
[05/28 16:47:19    763s] (I)      Final Grid :   106 x   105
[05/28 16:47:19    763s] (I)      Read Num Blocks=14457  Num Prerouted Wires=735  Num CS=0
[05/28 16:47:19    763s] (I)      Layer 1 (H) : #blockages 13781 : #preroutes 519
[05/28 16:47:19    763s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 179
[05/28 16:47:19    763s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 36
[05/28 16:47:19    763s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 1
[05/28 16:47:19    763s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:19    763s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:47:19    763s] (I)      Track adjustment: Reducing 21011 tracks (15.00%) for Layer2
[05/28 16:47:19    763s] (I)      Track adjustment: Reducing 15676 tracks (12.00%) for Layer3
[05/28 16:47:19    763s] (I)      Number of ignored nets                =      1
[05/28 16:47:19    763s] (I)      Number of connected nets              =      0
[05/28 16:47:19    763s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:47:19    763s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:47:19    763s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:47:19    763s] (I)      Ndr track 0 does not exist
[05/28 16:47:19    763s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:47:19    763s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:47:19    763s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:47:19    763s] (I)      Site width          :   116  (dbu)
[05/28 16:47:19    763s] (I)      Row height          :   540  (dbu)
[05/28 16:47:19    763s] (I)      GCell row height    :   540  (dbu)
[05/28 16:47:19    763s] (I)      GCell width         :  1080  (dbu)
[05/28 16:47:19    763s] (I)      GCell height        :  1080  (dbu)
[05/28 16:47:19    763s] (I)      Grid                :   106   105    11
[05/28 16:47:19    763s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:47:19    763s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:47:19    763s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:47:19    763s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:47:19    763s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:47:19    763s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:19    763s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:19    763s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:47:19    763s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:47:19    763s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:47:19    763s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:47:19    763s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:47:19    763s] (I)      --------------------------------------------------------
[05/28 16:47:19    763s] 
[05/28 16:47:19    763s] [NR-eGR] ============ Routing rule table ============
[05/28 16:47:19    763s] [NR-eGR] Rule id: 0  Nets: 1148
[05/28 16:47:19    763s] [NR-eGR] ========================================
[05/28 16:47:19    763s] [NR-eGR] 
[05/28 16:47:19    763s] (I)      ======== NDR :  =========
[05/28 16:47:19    763s] (I)      +--------------+--------+
[05/28 16:47:19    763s] (I)      |           ID |      0 |
[05/28 16:47:19    763s] (I)      |         Name |        |
[05/28 16:47:19    763s] (I)      |      Default |    yes |
[05/28 16:47:19    763s] (I)      |  Clk Special |     no |
[05/28 16:47:19    763s] (I)      | Hard spacing |     no |
[05/28 16:47:19    763s] (I)      |    NDR track | (none) |
[05/28 16:47:19    763s] (I)      |      NDR via | (none) |
[05/28 16:47:19    763s] (I)      |  Extra space |      0 |
[05/28 16:47:19    763s] (I)      |      Shields |      0 |
[05/28 16:47:19    763s] (I)      |   Demand (H) |      1 |
[05/28 16:47:19    763s] (I)      |   Demand (V) |      1 |
[05/28 16:47:19    763s] (I)      |        #Nets |   1148 |
[05/28 16:47:19    763s] (I)      +--------------+--------+
[05/28 16:47:19    763s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:19    763s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:47:19    763s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:19    763s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:47:19    763s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:19    763s] (I)      =============== Blocked Tracks ===============
[05/28 16:47:19    763s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:19    763s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:47:19    763s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:19    763s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     2 |  149354 |    26609 |        17.82% |
[05/28 16:47:19    763s] (I)      |     3 |  132825 |     5492 |         4.13% |
[05/28 16:47:19    763s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:47:19    763s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:19    763s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.71 MB )
[05/28 16:47:19    763s] (I)      Reset routing kernel
[05/28 16:47:19    763s] (I)      Started Global Routing ( Curr Mem: 3.71 MB )
[05/28 16:47:19    763s] (I)      totalPins=4068  totalGlobalPin=3645 (89.60%)
[05/28 16:47:19    763s] (I)      ================= Net Group Info =================
[05/28 16:47:19    763s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:19    763s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:47:19    763s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:19    763s] (I)      |  1 |           1148 |        M2(2) |    LB(11) |
[05/28 16:47:19    763s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:19    763s] (I)      total 2D Cap : 778548 = (391856 H, 386692 V)
[05/28 16:47:19    763s] (I)      total 2D Demand : 739 = (496 H, 243 V)
[05/28 16:47:19    763s] (I)      #blocked GCells = 0
[05/28 16:47:19    763s] (I)      #regions = 1
[05/28 16:47:19    763s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1a Route ============
[05/28 16:47:19    763s] (I)      Usage: 4597 = (2074 H, 2523 V) = (0.53% H, 0.65% V) = (2.240e+03um H, 2.725e+03um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1b Route ============
[05/28 16:47:19    763s] (I)      Usage: 4597 = (2074 H, 2523 V) = (0.53% H, 0.65% V) = (2.240e+03um H, 2.725e+03um V)
[05/28 16:47:19    763s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.964760e+03um
[05/28 16:47:19    763s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:47:19    763s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1c Route ============
[05/28 16:47:19    763s] (I)      Usage: 4597 = (2074 H, 2523 V) = (0.53% H, 0.65% V) = (2.240e+03um H, 2.725e+03um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1d Route ============
[05/28 16:47:19    763s] (I)      Usage: 4597 = (2074 H, 2523 V) = (0.53% H, 0.65% V) = (2.240e+03um H, 2.725e+03um V)
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1e Route ============
[05/28 16:47:19    763s] (I)      Usage: 4597 = (2074 H, 2523 V) = (0.53% H, 0.65% V) = (2.240e+03um H, 2.725e+03um V)
[05/28 16:47:19    763s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.964760e+03um
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] (I)      ============  Phase 1l Route ============
[05/28 16:47:19    763s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:47:19    763s] (I)      Layer  2:     108409      1200       167         243      148594    ( 0.16%) 
[05/28 16:47:19    763s] (I)      Layer  3:     111961      2404        77        1248      131040    ( 0.94%) 
[05/28 16:47:19    763s] (I)      Layer  4:     131460      1495         0           0      132300    ( 0.00%) 
[05/28 16:47:19    763s] (I)      Layer  5:     131560       769         0           0      132288    ( 0.00%) 
[05/28 16:47:19    763s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:47:19    763s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:47:19    763s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:47:19    763s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:47:19    763s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:47:19    763s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:47:19    763s] (I)      Total:        772477      5868       244        9584      827174    ( 1.15%) 
[05/28 16:47:19    763s] (I)      
[05/28 16:47:19    763s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:47:19    763s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:47:19    763s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:47:19    763s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:47:19    763s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:47:19    763s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      M2 ( 2)       116( 1.05%)         8( 0.07%)   ( 1.13%) 
[05/28 16:47:19    763s] [NR-eGR]      C1 ( 3)        58( 0.53%)         2( 0.02%)   ( 0.55%) 
[05/28 16:47:19    763s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:19    763s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:47:19    763s] [NR-eGR]        Total       174( 0.19%)        10( 0.01%)   ( 0.20%) 
[05/28 16:47:19    763s] [NR-eGR] 
[05/28 16:47:19    763s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.71 MB )
[05/28 16:47:19    763s] (I)      Updating congestion map
[05/28 16:47:19    763s] (I)      total 2D Cap : 780164 = (393269 H, 386895 V)
[05/28 16:47:19    763s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:47:19    763s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.71 MB )
[05/28 16:47:19    763s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3822.3M
[05/28 16:47:19    763s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.090, REAL:0.083, MEM:3822.3M, EPOCH TIME: 1748465239.896638
[05/28 16:47:19    763s] OPERPROF: Starting HotSpotCal at level 1, MEM:3822.3M, EPOCH TIME: 1748465239.896707
[05/28 16:47:19    763s] [hotspot] +------------+---------------+---------------+
[05/28 16:47:19    763s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:47:19    763s] [hotspot] +------------+---------------+---------------+
[05/28 16:47:19    763s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:47:19    763s] [hotspot] +------------+---------------+---------------+
[05/28 16:47:19    763s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:47:19    763s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:47:19    763s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:3838.3M, EPOCH TIME: 1748465239.900211
[05/28 16:47:19    763s] 
[05/28 16:47:19    763s] === incrementalPlace Internal Loop 1 ===
[05/28 16:47:20    763s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:47:20    763s] UM:*                                                                   incrNP_iter_start
[05/28 16:47:20    763s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=10
[05/28 16:47:20    763s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3838.3M, EPOCH TIME: 1748465240.026480
[05/28 16:47:20    763s] Processing tracks to init pin-track alignment.
[05/28 16:47:20    763s] z: 1, totalTracks: 1
[05/28 16:47:20    763s] z: 3, totalTracks: 1
[05/28 16:47:20    763s] z: 5, totalTracks: 1
[05/28 16:47:20    763s] z: 7, totalTracks: 1
[05/28 16:47:20    763s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:20    763s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:20    763s] Initializing Route Infrastructure for color support ...
[05/28 16:47:20    763s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3838.3M, EPOCH TIME: 1748465240.026858
[05/28 16:47:20    763s] ### Add 31 auto generated vias to default rule
[05/28 16:47:20    763s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3838.3M, EPOCH TIME: 1748465240.030745
[05/28 16:47:20    763s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:20    763s] Cell TOP LLGs are deleted
[05/28 16:47:20    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:20    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:20    763s] # Building TOP llgBox search-tree.
[05/28 16:47:20    763s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:20    763s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3838.3M, EPOCH TIME: 1748465240.044418
[05/28 16:47:20    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:20    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:20    763s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3838.3M, EPOCH TIME: 1748465240.044910
[05/28 16:47:20    763s] Max number of tech site patterns supported in site array is 256.
[05/28 16:47:20    763s] Core basic site is GF22_DST
[05/28 16:47:20    763s] Processing tracks to init pin-track alignment.
[05/28 16:47:20    763s] z: 1, totalTracks: 1
[05/28 16:47:20    763s] z: 3, totalTracks: 1
[05/28 16:47:20    763s] z: 5, totalTracks: 1
[05/28 16:47:20    763s] z: 7, totalTracks: 1
[05/28 16:47:20    763s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:47:20    763s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:47:20    763s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:47:20    763s] SiteArray: use 995,328 bytes
[05/28 16:47:20    763s] SiteArray: current memory after site array memory allocation 3838.3M
[05/28 16:47:20    763s] SiteArray: FP blocked sites are writable
[05/28 16:47:20    763s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:47:20    763s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3838.3M, EPOCH TIME: 1748465240.218650
[05/28 16:47:20    763s] Process 585 wires and vias for routing blockage analysis
[05/28 16:47:20    763s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3838.3M, EPOCH TIME: 1748465240.218830
[05/28 16:47:20    764s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:47:20    764s] Atter site array init, number of instance map data is 0.
[05/28 16:47:20    764s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.240, REAL:0.244, MEM:3838.3M, EPOCH TIME: 1748465240.288706
[05/28 16:47:20    764s] 
[05/28 16:47:20    764s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:20    764s] 
[05/28 16:47:20    764s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:20    764s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.246, MEM:3838.3M, EPOCH TIME: 1748465240.290483
[05/28 16:47:20    764s] OPERPROF:   Starting post-place ADS at level 2, MEM:3838.3M, EPOCH TIME: 1748465240.290588
[05/28 16:47:20    764s] ADSU 0.117 -> 0.117. site 176928.000 -> 176928.000. GS 4.320
[05/28 16:47:20    764s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.008, MEM:3838.3M, EPOCH TIME: 1748465240.298649
[05/28 16:47:20    764s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3838.3M, EPOCH TIME: 1748465240.299323
[05/28 16:47:20    764s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3838.3M, EPOCH TIME: 1748465240.299495
[05/28 16:47:20    764s] spContextMPad 60 60.
[05/28 16:47:20    764s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.001, MEM:3838.3M, EPOCH TIME: 1748465240.300448
[05/28 16:47:20    764s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.003, MEM:3838.3M, EPOCH TIME: 1748465240.302279
[05/28 16:47:20    764s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3838.3M, EPOCH TIME: 1748465240.303971
[05/28 16:47:20    764s] Identified 319 spare or floating instances, with no clusters.
[05/28 16:47:20    764s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3838.3M, EPOCH TIME: 1748465240.304211
[05/28 16:47:20    764s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3838.3M, EPOCH TIME: 1748465240.304471
[05/28 16:47:20    764s] no activity file in design. spp won't run.
[05/28 16:47:20    764s] [spp] 0
[05/28 16:47:20    764s] [adp] 0:1:1:2
[05/28 16:47:20    764s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3838.3M, EPOCH TIME: 1748465240.304858
[05/28 16:47:20    764s] SP #FI/SF FL/PI 0/0 904/224
[05/28 16:47:20    764s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.270, REAL:0.279, MEM:3838.3M, EPOCH TIME: 1748465240.305122
[05/28 16:47:20    764s] PP off. flexM 0
[05/28 16:47:20    764s] OPERPROF: Starting CDPad at level 1, MEM:3838.3M, EPOCH TIME: 1748465240.314832
[05/28 16:47:20    764s] 3DP is on.
[05/28 16:47:20    764s] 3DP OF M2 0.015, M4 0.000. Diff 0, Offset 0
[05/28 16:47:20    764s] design sh 0.044. rd 0.200
[05/28 16:47:20    764s] design sh 0.000. rd 0.200
[05/28 16:47:20    764s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/28 16:47:20    764s] CDPadU 0.097 -> 0.097. R=0.050, N=1128, GS=1.080
[05/28 16:47:20    764s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.076, MEM:3838.3M, EPOCH TIME: 1748465240.390574
[05/28 16:47:20    764s] OPERPROF: Starting InitSKP at level 1, MEM:3838.3M, EPOCH TIME: 1748465240.390945
[05/28 16:47:20    764s] no activity file in design. spp won't run.
[05/28 16:47:20    764s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:47:20    764s] #################################################################################
[05/28 16:47:20    764s] # Design Stage: PreRoute
[05/28 16:47:20    764s] # Design Name: TOP
[05/28 16:47:20    764s] # Design Mode: 22nm
[05/28 16:47:20    764s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:47:20    764s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:47:20    764s] # Signoff Settings: SI Off 
[05/28 16:47:20    764s] #################################################################################
[05/28 16:47:20    764s] Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
[05/28 16:47:20    764s] PreRoute RC Extraction called for design TOP.
[05/28 16:47:20    764s] RC Extraction called in multi-corner(2) mode.
[05/28 16:47:20    764s] RCMode: PreRoute
[05/28 16:47:20    764s]       RC Corner Indexes            0       1   
[05/28 16:47:20    764s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:47:20    764s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:20    764s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:20    764s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:20    764s] Shrink Factor                : 1.00000
[05/28 16:47:20    764s] Using Quantus QRC technology file ...
[05/28 16:47:20    764s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:20    764s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:47:20    764s] eee: pegSigSF=1.070000
[05/28 16:47:20    764s] Initializing multi-corner resistance tables ...
[05/28 16:47:20    764s] eee: Grid unit RC data computation started
[05/28 16:47:20    764s] eee: Grid unit RC data computation completed
[05/28 16:47:20    764s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:47:20    764s] eee: l=2 avDens=0.043851 usedTrk=287.117592 availTrk=6547.500000 sigTrk=287.117592
[05/28 16:47:20    764s] eee: l=3 avDens=0.131365 usedTrk=433.504999 availTrk=3300.000000 sigTrk=433.504999
[05/28 16:47:20    764s] eee: l=4 avDens=0.080992 usedTrk=252.695741 availTrk=3120.000000 sigTrk=252.695741
[05/28 16:47:20    764s] eee: l=5 avDens=0.053580 usedTrk=154.310927 availTrk=2880.000000 sigTrk=154.310927
[05/28 16:47:20    764s] eee: l=6 avDens=0.001028 usedTrk=0.616667 availTrk=600.000000 sigTrk=0.616667
[05/28 16:47:20    764s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:20    764s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:20    764s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:20    764s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:20    764s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:20    764s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:47:20    764s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:47:20    764s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.375300 aWlH=0.000000 lMod=0 pMax=0.854700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:47:20    764s] eee: NetCapCache creation started. (Current Mem: 3836.336M) 
[05/28 16:47:20    764s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3836.336M) 
[05/28 16:47:20    764s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:47:20    764s] eee: Metal Layers Info:
[05/28 16:47:20    764s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:20    764s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:47:20    764s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:20    764s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:47:20    764s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:47:20    764s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:47:20    764s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:47:20    764s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:47:20    764s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:47:20    764s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:47:20    764s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:47:20    764s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:47:20    764s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:47:20    764s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:47:20    764s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:20    764s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:47:20    764s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3836.336M)
[05/28 16:47:21    764s] Calculate delays in BcWc mode...
[05/28 16:47:21    764s] Topological Sorting (REAL = 0:00:00.0, MEM = 3852.9M, InitMEM = 3852.9M)
[05/28 16:47:21    764s] Start delay calculation (fullDC) (1 T). (MEM=3954.46)
[05/28 16:47:21    764s] End AAE Lib Interpolated Model. (MEM=3852.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:21    765s] Total number of fetched objects 1149
[05/28 16:47:21    765s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:21    765s] End delay calculation. (MEM=3958.51 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:47:21    765s] End delay calculation (fullDC). (MEM=3958.51 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 16:47:21    765s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3886.6M) ***
[05/28 16:47:21    765s] no activity file in design. spp won't run.
[05/28 16:47:22    765s] *** Finished SKP initialization (cpu=0:00:01.6, real=0:00:02.0)***
[05/28 16:47:22    765s] OPERPROF: Finished InitSKP at level 1, CPU:1.570, REAL:1.711, MEM:3902.6M, EPOCH TIME: 1748465242.102288
[05/28 16:47:22    765s] NP #FI/FS/SF FL/PI: 319/0/319 1128/224
[05/28 16:47:22    765s] no activity file in design. spp won't run.
[05/28 16:47:22    765s] 
[05/28 16:47:22    765s] AB Est...
[05/28 16:47:22    765s] OPERPROF: Starting NP-Place at level 1, MEM:3902.6M, EPOCH TIME: 1748465242.109980
[05/28 16:47:22    765s] OPERPROF: Finished NP-Place at level 1, CPU:0.050, REAL:0.055, MEM:3902.6M, EPOCH TIME: 1748465242.165170
[05/28 16:47:22    765s] Iteration  4: Skipped, with CDP Off
[05/28 16:47:22    765s] 
[05/28 16:47:22    765s] AB Est...
[05/28 16:47:22    765s] OPERPROF: Starting NP-Place at level 1, MEM:3902.6M, EPOCH TIME: 1748465242.171785
[05/28 16:47:22    765s] OPERPROF: Finished NP-Place at level 1, CPU:0.050, REAL:0.041, MEM:3902.6M, EPOCH TIME: 1748465242.212840
[05/28 16:47:22    765s] Iteration  5: Skipped, with CDP Off
[05/28 16:47:22    765s] 
[05/28 16:47:22    765s] AB Est...
[05/28 16:47:22    765s] OPERPROF: Starting NP-Place at level 1, MEM:3902.6M, EPOCH TIME: 1748465242.220121
[05/28 16:47:22    765s] OPERPROF: Finished NP-Place at level 1, CPU:0.030, REAL:0.032, MEM:3902.6M, EPOCH TIME: 1748465242.251884
[05/28 16:47:22    765s] Iteration  6: Skipped, with CDP Off
[05/28 16:47:22    765s] 
[05/28 16:47:22    765s] AB Est...
[05/28 16:47:22    765s] OPERPROF: Starting NP-Place at level 1, MEM:3902.6M, EPOCH TIME: 1748465242.257137
[05/28 16:47:22    765s] OPERPROF: Finished NP-Place at level 1, CPU:0.030, REAL:0.033, MEM:3902.6M, EPOCH TIME: 1748465242.290563
[05/28 16:47:22    765s] Iteration  7: Skipped, with CDP Off
[05/28 16:47:22    765s] 
[05/28 16:47:22    765s] AB Est...
[05/28 16:47:22    765s] OPERPROF: Starting NP-Place at level 1, MEM:3902.6M, EPOCH TIME: 1748465242.295035
[05/28 16:47:22    765s] AB param 75.5% (852/1128).
[05/28 16:47:22    765s] OPERPROF: Finished NP-Place at level 1, CPU:0.040, REAL:0.042, MEM:3902.6M, EPOCH TIME: 1748465242.337185
[05/28 16:47:22    765s] AB WA 0.76. HSB #SP 0
[05/28 16:47:22    765s] AB Full.
[05/28 16:47:22    765s] OPERPROF: Starting NP-Place at level 1, MEM:3902.6M, EPOCH TIME: 1748465242.348978
[05/28 16:47:22    765s] Starting Early Global Route supply map. mem = 3902.6M
[05/28 16:47:22    765s] (I)      Initializing eGR engine (regular)
[05/28 16:47:22    765s] Set min layer with default ( 2 )
[05/28 16:47:22    765s] Set max layer with default ( 127 )
[05/28 16:47:22    765s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:22    765s] Min route layer (adjusted) = 2
[05/28 16:47:22    765s] Max route layer (adjusted) = 11
[05/28 16:47:22    765s] (I)      clean place blk overflow:
[05/28 16:47:22    765s] (I)      H : enabled 1.00 0
[05/28 16:47:22    765s] (I)      V : enabled 1.00 0
[05/28 16:47:22    765s] (I)      Initializing eGR engine (regular)
[05/28 16:47:22    765s] Set min layer with default ( 2 )
[05/28 16:47:22    765s] Set max layer with default ( 127 )
[05/28 16:47:22    765s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:22    765s] Min route layer (adjusted) = 2
[05/28 16:47:22    765s] Max route layer (adjusted) = 11
[05/28 16:47:22    765s] (I)      clean place blk overflow:
[05/28 16:47:22    765s] (I)      H : enabled 1.00 0
[05/28 16:47:22    765s] (I)      V : enabled 1.00 0
[05/28 16:47:22    765s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.75 MB )
[05/28 16:47:22    765s] (I)      Running eGR Regular flow
[05/28 16:47:22    765s] (I)      # wire layers (front) : 12
[05/28 16:47:22    765s] (I)      # wire layers (back)  : 0
[05/28 16:47:22    765s] (I)      min wire layer : 1
[05/28 16:47:22    765s] (I)      max wire layer : 11
[05/28 16:47:22    765s] (I)      # cut layers (front) : 11
[05/28 16:47:22    765s] (I)      # cut layers (back)  : 0
[05/28 16:47:22    765s] (I)      min cut layer : 1
[05/28 16:47:22    765s] (I)      max cut layer : 10
[05/28 16:47:22    765s] (I)      ================================== Layers ===================================
[05/28 16:47:22    765s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:22    765s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:47:22    765s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:22    765s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:47:22    765s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:47:22    765s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:22    765s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:22    765s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:22    765s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:22    765s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:22    765s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:47:22    765s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:22    765s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:22    765s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:47:22    765s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:22    765s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:47:22    765s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:47:22    765s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:22    766s] Finished Early Global Route supply map. mem = 3859.6M
[05/28 16:47:22    766s] SKP will use view:
[05/28 16:47:22    766s]   view_slow_mission
[05/28 16:47:23    766s] Iteration  8: Total net bbox = 4.267e+03 (2.03e+03 2.24e+03)
[05/28 16:47:23    766s]               Est.  stn bbox = 5.138e+03 (2.40e+03 2.74e+03)
[05/28 16:47:23    766s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 3871.1M
[05/28 16:47:23    766s] OPERPROF: Finished NP-Place at level 1, CPU:0.940, REAL:0.932, MEM:3871.1M, EPOCH TIME: 1748465243.281133
[05/28 16:47:23    766s] Legalizing MH Cells... 0 / 0 (level 6) on TOP
[05/28 16:47:23    766s] MH packer: No MH instances from GP
[05/28 16:47:23    766s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:47:23    766s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3855.0M, DRC: 0)
[05/28 16:47:23    766s] no activity file in design. spp won't run.
[05/28 16:47:23    766s] NP #FI/FS/SF FL/PI: 319/0/319 1128/224
[05/28 16:47:23    766s] no activity file in design. spp won't run.
[05/28 16:47:23    766s] OPERPROF: Starting NP-Place at level 1, MEM:3855.0M, EPOCH TIME: 1748465243.307077
[05/28 16:47:26    769s] Iteration  9: Total net bbox = 4.653e+03 (2.24e+03 2.41e+03)
[05/28 16:47:26    769s]               Est.  stn bbox = 5.530e+03 (2.61e+03 2.92e+03)
[05/28 16:47:26    769s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 3860.0M
[05/28 16:47:26    769s] OPERPROF: Finished NP-Place at level 1, CPU:2.910, REAL:2.900, MEM:3860.0M, EPOCH TIME: 1748465246.206704
[05/28 16:47:26    769s] Legalizing MH Cells... 0 / 0 (level 7) on TOP
[05/28 16:47:26    769s] MH packer: No MH instances from GP
[05/28 16:47:26    769s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:47:26    769s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3860.0M, DRC: 0)
[05/28 16:47:26    769s] no activity file in design. spp won't run.
[05/28 16:47:26    769s] NP #FI/FS/SF FL/PI: 319/0/319 1128/224
[05/28 16:47:26    769s] no activity file in design. spp won't run.
[05/28 16:47:26    769s] OPERPROF: Starting NP-Place at level 1, MEM:3860.0M, EPOCH TIME: 1748465246.234052
[05/28 16:47:28    771s] Iteration 10: Total net bbox = 4.851e+03 (2.31e+03 2.54e+03)
[05/28 16:47:28    771s]               Est.  stn bbox = 5.737e+03 (2.68e+03 3.05e+03)
[05/28 16:47:28    771s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 3873.1M
[05/28 16:47:28    771s] OPERPROF: Finished NP-Place at level 1, CPU:1.960, REAL:1.934, MEM:3873.1M, EPOCH TIME: 1748465248.167612
[05/28 16:47:28    771s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[05/28 16:47:28    771s] MH packer: No MH instances from GP
[05/28 16:47:28    771s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:47:28    771s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3873.1M, DRC: 0)
[05/28 16:47:28    771s] no activity file in design. spp won't run.
[05/28 16:47:28    771s] NP #FI/FS/SF FL/PI: 319/0/319 1128/224
[05/28 16:47:28    771s] no activity file in design. spp won't run.
[05/28 16:47:28    771s] OPERPROF: Starting NP-Place at level 1, MEM:3873.1M, EPOCH TIME: 1748465248.196571
[05/28 16:47:28    771s] GP RA stats: MHOnly 0 nrInst 1128 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/28 16:47:28    772s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3880.2M, EPOCH TIME: 1748465248.949612
[05/28 16:47:28    772s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3880.2M, EPOCH TIME: 1748465248.950010
[05/28 16:47:28    772s] Iteration 11: Total net bbox = 4.799e+03 (2.27e+03 2.53e+03)
[05/28 16:47:28    772s]               Est.  stn bbox = 5.682e+03 (2.64e+03 3.04e+03)
[05/28 16:47:28    772s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 3880.2M
[05/28 16:47:28    772s] OPERPROF: Finished NP-Place at level 1, CPU:0.770, REAL:0.756, MEM:3880.2M, EPOCH TIME: 1748465248.952579
[05/28 16:47:28    772s] Legalizing MH Cells... 0 / 0 (level 9) on TOP
[05/28 16:47:28    772s] MH packer: No MH instances from GP
[05/28 16:47:28    772s] 0 (out of 0) MH cells were successfully legalized.
[05/28 16:47:28    772s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3864.1M, DRC: 0)
[05/28 16:47:28    772s] Move report: Timing Driven Placement moves 1128 insts, mean move: 1.14 um, max move: 5.48 um 
[05/28 16:47:28    772s] 	Max move on inst (U1254): (64.61, 29.92) --> (67.91, 27.74)
[05/28 16:47:28    772s] no activity file in design. spp won't run.
[05/28 16:47:28    772s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3864.1M, EPOCH TIME: 1748465248.964208
[05/28 16:47:28    772s] Saved padding area to DB
[05/28 16:47:28    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:28    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:28    772s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.040, REAL:0.035, MEM:3864.1M, EPOCH TIME: 1748465248.999685
[05/28 16:47:28    772s] 
[05/28 16:47:28    772s] Finished Incremental Placement (cpu=0:00:09.0, real=0:00:09.0, mem=3864.1M)
[05/28 16:47:28    772s] CongRepair sets shifter mode to gplace
[05/28 16:47:28    772s] TDRefine: refinePlace mode is spiral
[05/28 16:47:28    772s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3864.1M, EPOCH TIME: 1748465248.999901
[05/28 16:47:29    772s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3864.1M, EPOCH TIME: 1748465248.999962
[05/28 16:47:29    772s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3864.1M, EPOCH TIME: 1748465249.000066
[05/28 16:47:29    772s] Processing tracks to init pin-track alignment.
[05/28 16:47:29    772s] z: 1, totalTracks: 1
[05/28 16:47:29    772s] z: 3, totalTracks: 1
[05/28 16:47:29    772s] z: 5, totalTracks: 1
[05/28 16:47:29    772s] z: 7, totalTracks: 1
[05/28 16:47:29    772s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:29    772s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:29    772s] Initializing Route Infrastructure for color support ...
[05/28 16:47:29    772s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3864.1M, EPOCH TIME: 1748465249.000663
[05/28 16:47:29    772s] ### Add 31 auto generated vias to default rule
[05/28 16:47:29    772s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.004, MEM:3864.1M, EPOCH TIME: 1748465249.004978
[05/28 16:47:29    772s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:29    772s] Cell TOP LLGs are deleted
[05/28 16:47:29    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    772s] # Building TOP llgBox search-tree.
[05/28 16:47:29    772s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:29    772s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3864.1M, EPOCH TIME: 1748465249.015719
[05/28 16:47:29    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    772s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3864.1M, EPOCH TIME: 1748465249.016317
[05/28 16:47:29    772s] Max number of tech site patterns supported in site array is 256.
[05/28 16:47:29    772s] Core basic site is GF22_DST
[05/28 16:47:29    772s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:47:29    772s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:47:29    772s] Fast DP-INIT is on for default
[05/28 16:47:29    772s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:47:29    772s] Atter site array init, number of instance map data is 0.
[05/28 16:47:29    772s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.250, REAL:0.249, MEM:3864.1M, EPOCH TIME: 1748465249.264965
[05/28 16:47:29    772s] 
[05/28 16:47:29    772s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:29    772s] 
[05/28 16:47:29    772s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:29    772s] 
[05/28 16:47:29    772s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:47:29    772s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.250, REAL:0.251, MEM:3864.1M, EPOCH TIME: 1748465249.266980
[05/28 16:47:29    772s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3864.1M, EPOCH TIME: 1748465249.267072
[05/28 16:47:29    772s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3864.1M, EPOCH TIME: 1748465249.267407
[05/28 16:47:29    772s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3864.1MB).
[05/28 16:47:29    772s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.268, MEM:3864.1M, EPOCH TIME: 1748465249.267973
[05/28 16:47:29    772s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.270, REAL:0.268, MEM:3864.1M, EPOCH TIME: 1748465249.268031
[05/28 16:47:29    772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.5
[05/28 16:47:29    772s] OPERPROF:   Starting Refine-Place at level 2, MEM:3864.1M, EPOCH TIME: 1748465249.268187
[05/28 16:47:29    772s] *** Starting refinePlace (0:12:54 mem=3864.1M) ***
[05/28 16:47:29    772s] Total net bbox length = 4.989e+03 (2.455e+03 2.534e+03) (ext = 1.256e+02)
[05/28 16:47:29    772s] 
[05/28 16:47:29    772s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:29    772s] 
[05/28 16:47:29    772s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:29    772s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3864.1M, EPOCH TIME: 1748465249.269227
[05/28 16:47:29    772s] # Found 0 legal fixed insts to color.
[05/28 16:47:29    772s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3864.1M, EPOCH TIME: 1748465249.269382
[05/28 16:47:29    772s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:29    772s] Set min layer with default ( 2 )
[05/28 16:47:29    772s] Set max layer with default ( 127 )
[05/28 16:47:29    772s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    772s] Min route layer (adjusted) = 2
[05/28 16:47:29    772s] Max route layer (adjusted) = 11
[05/28 16:47:29    772s] Set min layer with default ( 2 )
[05/28 16:47:29    772s] Set max layer with default ( 127 )
[05/28 16:47:29    772s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    772s] Min route layer (adjusted) = 2
[05/28 16:47:29    772s] Max route layer (adjusted) = 11
[05/28 16:47:29    772s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3864.1M, EPOCH TIME: 1748465249.279117
[05/28 16:47:29    772s] Starting refinePlace ...
[05/28 16:47:29    772s] Set min layer with default ( 2 )
[05/28 16:47:29    772s] Set max layer with default ( 127 )
[05/28 16:47:29    772s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    772s] Min route layer (adjusted) = 2
[05/28 16:47:29    772s] Max route layer (adjusted) = 11
[05/28 16:47:29    772s] Set min layer with default ( 2 )
[05/28 16:47:29    772s] Set max layer with default ( 127 )
[05/28 16:47:29    772s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    772s] Min route layer (adjusted) = 2
[05/28 16:47:29    772s] Max route layer (adjusted) = 11
[05/28 16:47:29    772s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:47:29    772s] DDP markSite nrRow 194 nrJob 194
[05/28 16:47:29    772s]   Spread Effort: high, pre-route mode, useDDP on.
[05/28 16:47:29    772s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3864.1MB) @(0:12:54 - 0:12:54).
[05/28 16:47:29    772s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:29    772s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3864.1M, EPOCH TIME: 1748465249.298013
[05/28 16:47:29    772s] Tweakage: fix icg 1, fix clk 0.
[05/28 16:47:29    772s] Tweakage: density cost 0, scale 0.4.
[05/28 16:47:29    772s] Tweakage: activity cost 0, scale 1.0.
[05/28 16:47:29    772s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3864.1M, EPOCH TIME: 1748465249.300812
[05/28 16:47:29    772s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3864.1M, EPOCH TIME: 1748465249.307421
[05/28 16:47:29    772s] Tweakage perm 16 insts, flip 343 insts.
[05/28 16:47:29    772s] Tweakage perm 3 insts, flip 18 insts.
[05/28 16:47:29    772s] Tweakage perm 1 insts, flip 0 insts.
[05/28 16:47:29    772s] Tweakage perm 0 insts, flip 0 insts.
[05/28 16:47:29    772s] Tweakage perm 2 insts, flip 77 insts.
[05/28 16:47:29    773s] Tweakage perm 0 insts, flip 3 insts.
[05/28 16:47:29    773s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.050, REAL:0.048, MEM:3864.1M, EPOCH TIME: 1748465249.355567
[05/28 16:47:29    773s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.060, REAL:0.056, MEM:3864.1M, EPOCH TIME: 1748465249.356857
[05/28 16:47:29    773s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.060, REAL:0.060, MEM:3864.1M, EPOCH TIME: 1748465249.358245
[05/28 16:47:29    773s] Move report: Congestion aware Tweak moves 673 insts, mean move: 0.20 um, max move: 2.55 um 
[05/28 16:47:29    773s] 	Max move on inst (U1311): (39.95, 34.74) --> (42.46, 34.78)
[05/28 16:47:29    773s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3864.1mb) @(0:12:54 - 0:12:54).
[05/28 16:47:29    773s] Set min layer with default ( 2 )
[05/28 16:47:29    773s] Set max layer with default ( 127 )
[05/28 16:47:29    773s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    773s] Min route layer (adjusted) = 2
[05/28 16:47:29    773s] Max route layer (adjusted) = 11
[05/28 16:47:29    773s] Starting RTC Spread...
[05/28 16:47:29    773s] move report: RTC Spread moves 179 insts, mean move: 0.47 um, max move: 1.78 um
[05/28 16:47:29    773s] [CPU] RTC Spread cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/28 16:47:29    773s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/28 16:47:29    773s] Move report: Total RTC Spread moves 179 insts, mean move: 0.47 um, max move: 1.78 um 
[05/28 16:47:29    773s] 	Max move on inst (sh_sync_inst/counter_reg[9]): (58.32, 38.01) --> (57.07, 37.48)
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s]   === Spiral for Logical II: (movable: 1128) ===
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s]  Info: 0 filler has been deleted!
[05/28 16:47:29    773s] Move report: legalization moves 337 insts, mean move: 0.19 um, max move: 1.08 um spiral
[05/28 16:47:29    773s] 	Max move on inst (U1911): (51.50, 46.66) --> (51.50, 45.58)
[05/28 16:47:29    773s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:29    773s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:29    773s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3832.1MB) @(0:12:54 - 0:12:54).
[05/28 16:47:29    773s] Move report: Detail placement moves 1129 insts, mean move: 0.25 um, max move: 2.55 um 
[05/28 16:47:29    773s] 	Max move on inst (U1311): (39.95, 34.74) --> (42.46, 34.78)
[05/28 16:47:29    773s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3832.1MB
[05/28 16:47:29    773s] Statistics of distance of Instance movement in refine placement:
[05/28 16:47:29    773s]   maximum (X+Y) =         2.55 um
[05/28 16:47:29    773s]   inst (U1311) with max move: (39.946, 34.743) -> (42.456, 34.78)
[05/28 16:47:29    773s]   mean    (X+Y) =         0.25 um
[05/28 16:47:29    773s] Summary Report:
[05/28 16:47:29    773s] Instances move: 1128 (out of 1128 movable)
[05/28 16:47:29    773s] Instances flipped: 0
[05/28 16:47:29    773s] Mean displacement: 0.25 um
[05/28 16:47:29    773s] Max displacement: 2.55 um (Instance: U1311) (39.946, 34.743) -> (42.456, 34.78)
[05/28 16:47:29    773s] 	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
[05/28 16:47:29    773s] Physical-only instances move: 1 (out of 319 movable physical-only)
[05/28 16:47:29    773s] Total instances moved : 1128
[05/28 16:47:29    773s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.260, REAL:0.260, MEM:3832.1M, EPOCH TIME: 1748465249.539606
[05/28 16:47:29    773s] Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
[05/28 16:47:29    773s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3832.1MB
[05/28 16:47:29    773s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3832.1MB) @(0:12:54 - 0:12:54).
[05/28 16:47:29    773s] *** Finished refinePlace (0:12:54 mem=3832.1M) ***
[05/28 16:47:29    773s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.5
[05/28 16:47:29    773s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.270, REAL:0.273, MEM:3832.1M, EPOCH TIME: 1748465249.540702
[05/28 16:47:29    773s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3832.1M, EPOCH TIME: 1748465249.540842
[05/28 16:47:29    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:47:29    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    773s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.031, MEM:3822.1M, EPOCH TIME: 1748465249.571401
[05/28 16:47:29    773s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.570, REAL:0.572, MEM:3822.1M, EPOCH TIME: 1748465249.571511
[05/28 16:47:29    773s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3822.1M, EPOCH TIME: 1748465249.571731
[05/28 16:47:29    773s] Starting Early Global Route congestion estimation: mem = 3822.1M
[05/28 16:47:29    773s] (I)      Initializing eGR engine (regular)
[05/28 16:47:29    773s] Set min layer with default ( 2 )
[05/28 16:47:29    773s] Set max layer with default ( 127 )
[05/28 16:47:29    773s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    773s] Min route layer (adjusted) = 2
[05/28 16:47:29    773s] Max route layer (adjusted) = 11
[05/28 16:47:29    773s] (I)      clean place blk overflow:
[05/28 16:47:29    773s] (I)      H : enabled 1.00 0
[05/28 16:47:29    773s] (I)      V : enabled 1.00 0
[05/28 16:47:29    773s] (I)      Initializing eGR engine (regular)
[05/28 16:47:29    773s] Set min layer with default ( 2 )
[05/28 16:47:29    773s] Set max layer with default ( 127 )
[05/28 16:47:29    773s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    773s] Min route layer (adjusted) = 2
[05/28 16:47:29    773s] Max route layer (adjusted) = 11
[05/28 16:47:29    773s] (I)      clean place blk overflow:
[05/28 16:47:29    773s] (I)      H : enabled 1.00 0
[05/28 16:47:29    773s] (I)      V : enabled 1.00 0
[05/28 16:47:29    773s] (I)      Started Early Global Route kernel ( Curr Mem: 3.69 MB )
[05/28 16:47:29    773s] (I)      Running eGR Regular flow
[05/28 16:47:29    773s] (I)      # wire layers (front) : 12
[05/28 16:47:29    773s] (I)      # wire layers (back)  : 0
[05/28 16:47:29    773s] (I)      min wire layer : 1
[05/28 16:47:29    773s] (I)      max wire layer : 11
[05/28 16:47:29    773s] (I)      # cut layers (front) : 11
[05/28 16:47:29    773s] (I)      # cut layers (back)  : 0
[05/28 16:47:29    773s] (I)      min cut layer : 1
[05/28 16:47:29    773s] (I)      max cut layer : 10
[05/28 16:47:29    773s] (I)      ================================== Layers ===================================
[05/28 16:47:29    773s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:29    773s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:47:29    773s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:29    773s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:47:29    773s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:47:29    773s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:29    773s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:29    773s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:29    773s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:29    773s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:29    773s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:47:29    773s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:29    773s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:29    773s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:47:29    773s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:29    773s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:47:29    773s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:47:29    773s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:29    773s] (I)      Started Import and model ( Curr Mem: 3.69 MB )
[05/28 16:47:29    773s] (I)      == Non-default Options ==
[05/28 16:47:29    773s] (I)      Maximum routing layer                              : 11
[05/28 16:47:29    773s] (I)      Top routing layer                                  : 11
[05/28 16:47:29    773s] (I)      Number of threads                                  : 1
[05/28 16:47:29    773s] (I)      Route tie net to shape                             : auto
[05/28 16:47:29    773s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 16:47:29    773s] (I)      Method to set GCell size                           : row
[05/28 16:47:29    773s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:47:29    773s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:47:29    773s] (I)      ============== Pin Summary ==============
[05/28 16:47:29    773s] (I)      +-------+--------+---------+------------+
[05/28 16:47:29    773s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:47:29    773s] (I)      +-------+--------+---------+------------+
[05/28 16:47:29    773s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:47:29    773s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:47:29    773s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:47:29    773s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:47:29    773s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:47:29    773s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:47:29    773s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:47:29    773s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:47:29    773s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:47:29    773s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:47:29    773s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:47:29    773s] (I)      +-------+--------+---------+------------+
[05/28 16:47:29    773s] (I)      Use row-based GCell size
[05/28 16:47:29    773s] (I)      Use row-based GCell align
[05/28 16:47:29    773s] (I)      layer 0 area = 6400
[05/28 16:47:29    773s] (I)      layer 1 area = 8800
[05/28 16:47:29    773s] (I)      layer 2 area = 11000
[05/28 16:47:29    773s] (I)      layer 3 area = 11000
[05/28 16:47:29    773s] (I)      layer 4 area = 11000
[05/28 16:47:29    773s] (I)      layer 5 area = 11000
[05/28 16:47:29    773s] (I)      layer 6 area = 11000
[05/28 16:47:29    773s] (I)      layer 7 area = 810000
[05/28 16:47:29    773s] (I)      layer 8 area = 2000000
[05/28 16:47:29    773s] (I)      layer 9 area = 2000000
[05/28 16:47:29    773s] (I)      layer 10 area = 0
[05/28 16:47:29    773s] (I)      GCell unit size   : 540
[05/28 16:47:29    773s] (I)      GCell multiplier  : 1
[05/28 16:47:29    773s] (I)      GCell row height  : 540
[05/28 16:47:29    773s] (I)      Actual row height : 540
[05/28 16:47:29    773s] (I)      GCell align ref   : 4060 4000
[05/28 16:47:29    773s] [NR-eGR] Track table information for default rule: 
[05/28 16:47:29    773s] [NR-eGR] M1 has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] M2 has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] C1 has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] C2 has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] C3 has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] C4 has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] C5 has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] JA has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] QA has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] QB has single uniform track structure
[05/28 16:47:29    773s] [NR-eGR] LB has single uniform track structure
[05/28 16:47:29    773s] (I)      ========================= Default via ==========================
[05/28 16:47:29    773s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:29    773s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:47:29    773s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:29    773s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:47:29    773s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:47:29    773s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:47:29    773s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:47:29    773s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:47:29    773s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:47:29    773s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:47:29    773s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:47:29    773s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:47:29    773s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:47:29    773s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:29    773s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:47:29    773s] [NR-eGR] Read 4 PG shapes
[05/28 16:47:29    773s] [NR-eGR] Read 0 clock shapes
[05/28 16:47:29    773s] [NR-eGR] Read 0 other shapes
[05/28 16:47:29    773s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:47:29    773s] [NR-eGR] #Instance Blockages : 14055
[05/28 16:47:29    773s] [NR-eGR] #PG Blockages       : 4
[05/28 16:47:29    773s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:47:29    773s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:47:29    773s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:47:29    773s] [NR-eGR] #Other Blockages    : 0
[05/28 16:47:29    773s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:47:29    773s] (I)      Custom ignore net properties:
[05/28 16:47:29    773s] (I)      1 : NotLegal
[05/28 16:47:29    773s] (I)      Default ignore net properties:
[05/28 16:47:29    773s] (I)      1 : Special
[05/28 16:47:29    773s] (I)      2 : Analog
[05/28 16:47:29    773s] (I)      3 : Fixed
[05/28 16:47:29    773s] (I)      4 : Skipped
[05/28 16:47:29    773s] (I)      5 : MixedSignal
[05/28 16:47:29    773s] (I)      Prerouted net properties:
[05/28 16:47:29    773s] (I)      1 : NotLegal
[05/28 16:47:29    773s] (I)      2 : Special
[05/28 16:47:29    773s] (I)      3 : Analog
[05/28 16:47:29    773s] (I)      4 : Fixed
[05/28 16:47:29    773s] (I)      5 : Skipped
[05/28 16:47:29    773s] (I)      6 : MixedSignal
[05/28 16:47:29    773s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:47:29    773s] [NR-eGR] #prerouted nets         : 1
[05/28 16:47:29    773s] [NR-eGR] #prerouted special nets : 0
[05/28 16:47:29    773s] [NR-eGR] #prerouted wires        : 735
[05/28 16:47:29    773s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/28 16:47:29    773s] (I)        Front-side 1149 ( ignored 1 )
[05/28 16:47:29    773s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:47:29    773s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:47:29    773s] (I)      Reading macro buffers
[05/28 16:47:29    773s] (I)      Number of macros with buffers: 0
[05/28 16:47:29    773s] (I)      early_global_route_priority property id does not exist.
[05/28 16:47:29    773s] (I)      Setting up GCell size
[05/28 16:47:29    773s] (I)      Base Grid  :   211 x   209
[05/28 16:47:29    773s] (I)      Final Grid :   106 x   105
[05/28 16:47:29    773s] (I)      Read Num Blocks=14457  Num Prerouted Wires=735  Num CS=0
[05/28 16:47:29    773s] (I)      Layer 1 (H) : #blockages 13781 : #preroutes 519
[05/28 16:47:29    773s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 179
[05/28 16:47:29    773s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 36
[05/28 16:47:29    773s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 1
[05/28 16:47:29    773s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:29    773s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:29    773s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:29    773s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:29    773s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:29    773s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:29    773s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:47:29    773s] (I)      Track adjustment: Reducing 21133 tracks (15.00%) for Layer2
[05/28 16:47:29    773s] (I)      Track adjustment: Reducing 15688 tracks (12.00%) for Layer3
[05/28 16:47:29    773s] (I)      Number of ignored nets                =      1
[05/28 16:47:29    773s] (I)      Number of connected nets              =      0
[05/28 16:47:29    773s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/28 16:47:29    773s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:47:29    773s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:47:29    773s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:47:29    773s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:47:29    773s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:47:29    773s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:47:29    773s] (I)      Ndr track 0 does not exist
[05/28 16:47:29    773s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:47:29    773s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:47:29    773s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:47:29    773s] (I)      Site width          :   116  (dbu)
[05/28 16:47:29    773s] (I)      Row height          :   540  (dbu)
[05/28 16:47:29    773s] (I)      GCell row height    :   540  (dbu)
[05/28 16:47:29    773s] (I)      GCell width         :  1080  (dbu)
[05/28 16:47:29    773s] (I)      GCell height        :  1080  (dbu)
[05/28 16:47:29    773s] (I)      Grid                :   106   105    11
[05/28 16:47:29    773s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:47:29    773s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:47:29    773s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:47:29    773s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:47:29    773s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:47:29    773s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:29    773s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:29    773s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:47:29    773s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:47:29    773s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:47:29    773s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:47:29    773s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:47:29    773s] (I)      --------------------------------------------------------
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s] [NR-eGR] ============ Routing rule table ============
[05/28 16:47:29    773s] [NR-eGR] Rule id: 0  Nets: 1148
[05/28 16:47:29    773s] [NR-eGR] ========================================
[05/28 16:47:29    773s] [NR-eGR] 
[05/28 16:47:29    773s] (I)      ======== NDR :  =========
[05/28 16:47:29    773s] (I)      +--------------+--------+
[05/28 16:47:29    773s] (I)      |           ID |      0 |
[05/28 16:47:29    773s] (I)      |         Name |        |
[05/28 16:47:29    773s] (I)      |      Default |    yes |
[05/28 16:47:29    773s] (I)      |  Clk Special |     no |
[05/28 16:47:29    773s] (I)      | Hard spacing |     no |
[05/28 16:47:29    773s] (I)      |    NDR track | (none) |
[05/28 16:47:29    773s] (I)      |      NDR via | (none) |
[05/28 16:47:29    773s] (I)      |  Extra space |      0 |
[05/28 16:47:29    773s] (I)      |      Shields |      0 |
[05/28 16:47:29    773s] (I)      |   Demand (H) |      1 |
[05/28 16:47:29    773s] (I)      |   Demand (V) |      1 |
[05/28 16:47:29    773s] (I)      |        #Nets |   1148 |
[05/28 16:47:29    773s] (I)      +--------------+--------+
[05/28 16:47:29    773s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:29    773s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:47:29    773s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:29    773s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:47:29    773s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:29    773s] (I)      =============== Blocked Tracks ===============
[05/28 16:47:29    773s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:29    773s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:47:29    773s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:29    773s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |     2 |  149354 |    26789 |        17.94% |
[05/28 16:47:29    773s] (I)      |     3 |  132825 |     5666 |         4.27% |
[05/28 16:47:29    773s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:47:29    773s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:29    773s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.70 MB )
[05/28 16:47:29    773s] (I)      Reset routing kernel
[05/28 16:47:29    773s] (I)      Started Global Routing ( Curr Mem: 3.70 MB )
[05/28 16:47:29    773s] (I)      totalPins=4068  totalGlobalPin=3671 (90.24%)
[05/28 16:47:29    773s] (I)      ================= Net Group Info =================
[05/28 16:47:29    773s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:29    773s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:47:29    773s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:29    773s] (I)      |  1 |           1148 |        M2(2) |    LB(11) |
[05/28 16:47:29    773s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:29    773s] (I)      total 2D Cap : 778350 = (391797 H, 386553 V)
[05/28 16:47:29    773s] (I)      total 2D Demand : 758 = (533 H, 225 V)
[05/28 16:47:29    773s] (I)      #blocked GCells = 0
[05/28 16:47:29    773s] (I)      #regions = 1
[05/28 16:47:29    773s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[05/28 16:47:29    773s] (I)      
[05/28 16:47:29    773s] (I)      ============  Phase 1a Route ============
[05/28 16:47:29    773s] (I)      Usage: 4956 = (2345 H, 2611 V) = (0.60% H, 0.68% V) = (2.533e+03um H, 2.820e+03um V)
[05/28 16:47:29    773s] (I)      
[05/28 16:47:29    773s] (I)      ============  Phase 1b Route ============
[05/28 16:47:29    773s] (I)      Usage: 4956 = (2345 H, 2611 V) = (0.60% H, 0.68% V) = (2.533e+03um H, 2.820e+03um V)
[05/28 16:47:29    773s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.352480e+03um
[05/28 16:47:29    773s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:47:29    773s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:47:29    773s] (I)      
[05/28 16:47:29    773s] (I)      ============  Phase 1c Route ============
[05/28 16:47:29    773s] (I)      Usage: 4956 = (2345 H, 2611 V) = (0.60% H, 0.68% V) = (2.533e+03um H, 2.820e+03um V)
[05/28 16:47:29    773s] (I)      
[05/28 16:47:29    773s] (I)      ============  Phase 1d Route ============
[05/28 16:47:29    773s] (I)      Usage: 4956 = (2345 H, 2611 V) = (0.60% H, 0.68% V) = (2.533e+03um H, 2.820e+03um V)
[05/28 16:47:29    773s] (I)      
[05/28 16:47:29    773s] (I)      ============  Phase 1e Route ============
[05/28 16:47:29    773s] (I)      Usage: 4956 = (2345 H, 2611 V) = (0.60% H, 0.68% V) = (2.533e+03um H, 2.820e+03um V)
[05/28 16:47:29    773s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.352480e+03um
[05/28 16:47:29    773s] (I)      
[05/28 16:47:29    773s] (I)      ============  Phase 1l Route ============
[05/28 16:47:29    773s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:47:29    773s] (I)      Layer  2:     108370      1342       120         189      148648    ( 0.13%) 
[05/28 16:47:29    773s] (I)      Layer  3:     111833      2463        44        1344      130944    ( 1.02%) 
[05/28 16:47:29    773s] (I)      Layer  4:     131460      1547         0           0      132300    ( 0.00%) 
[05/28 16:47:29    773s] (I)      Layer  5:     131560       723         0           0      132288    ( 0.00%) 
[05/28 16:47:29    773s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:47:29    773s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:47:29    773s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:47:29    773s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:47:29    773s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:47:29    773s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:47:29    773s] (I)      Total:        772310      6075       164        9626      827132    ( 1.15%) 
[05/28 16:47:29    773s] (I)      
[05/28 16:47:29    773s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:47:29    773s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:47:29    773s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:47:29    773s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:47:29    773s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:47:29    773s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      M2 ( 2)        90( 0.82%)         5( 0.05%)   ( 0.86%) 
[05/28 16:47:29    773s] [NR-eGR]      C1 ( 3)        38( 0.35%)         0( 0.00%)   ( 0.35%) 
[05/28 16:47:29    773s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:29    773s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:47:29    773s] [NR-eGR]        Total       128( 0.14%)         5( 0.01%)   ( 0.15%) 
[05/28 16:47:29    773s] [NR-eGR] 
[05/28 16:47:29    773s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.70 MB )
[05/28 16:47:29    773s] (I)      Updating congestion map
[05/28 16:47:29    773s] (I)      total 2D Cap : 779978 = (393220 H, 386758 V)
[05/28 16:47:29    773s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:47:29    773s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.70 MB )
[05/28 16:47:29    773s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3830.1M
[05/28 16:47:29    773s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.084, MEM:3830.1M, EPOCH TIME: 1748465249.655723
[05/28 16:47:29    773s] OPERPROF: Starting HotSpotCal at level 1, MEM:3830.1M, EPOCH TIME: 1748465249.655802
[05/28 16:47:29    773s] [hotspot] +------------+---------------+---------------+
[05/28 16:47:29    773s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:47:29    773s] [hotspot] +------------+---------------+---------------+
[05/28 16:47:29    773s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:47:29    773s] [hotspot] +------------+---------------+---------------+
[05/28 16:47:29    773s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:47:29    773s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:47:29    773s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:3846.1M, EPOCH TIME: 1748465249.658438
[05/28 16:47:29    773s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3846.1M, EPOCH TIME: 1748465249.658642
[05/28 16:47:29    773s] Starting Early Global Route wiring: mem = 3846.1M
[05/28 16:47:29    773s] (I)      Running track assignment and export wires
[05/28 16:47:29    773s] (I)      Delete wires for 1148 nets 
[05/28 16:47:29    773s] (I)      ============= Track Assignment ============
[05/28 16:47:29    773s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.72 MB )
[05/28 16:47:29    773s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:47:29    773s] (I)      Run Multi-thread track assignment
[05/28 16:47:29    773s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.71 MB )
[05/28 16:47:29    773s] (I)      Started Export ( Curr Mem: 3.71 MB )
[05/28 16:47:29    773s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:47:29    773s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/28 16:47:29    773s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:29    773s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:29    773s] [NR-eGR] ------------------------------
[05/28 16:47:29    773s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:47:29    773s] [NR-eGR]  M2  (2H)          1690  5391 
[05/28 16:47:29    773s] [NR-eGR]  C1  (3V)          2567  1805 
[05/28 16:47:29    773s] [NR-eGR]  C2  (4H)          1429   672 
[05/28 16:47:29    773s] [NR-eGR]  C3  (5V)           754    10 
[05/28 16:47:29    773s] [NR-eGR]  C4  (6H)             1     0 
[05/28 16:47:29    773s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:29    773s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:29    773s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:29    773s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:29    773s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:29    773s] [NR-eGR] ------------------------------
[05/28 16:47:29    773s] [NR-eGR]      Total         6440  9333 
[05/28 16:47:29    773s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:29    773s] [NR-eGR] Total half perimeter of net bounding box: 4891um
[05/28 16:47:29    773s] [NR-eGR] Total length: 6440um, number of vias: 9333
[05/28 16:47:29    773s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:29    773s] (I)      == Layer wire length by net rule ==
[05/28 16:47:29    773s] (I)                  Default 
[05/28 16:47:29    773s] (I)      --------------------
[05/28 16:47:29    773s] (I)       M1  (1V)       0um 
[05/28 16:47:29    773s] (I)       M2  (2H)    1690um 
[05/28 16:47:29    773s] (I)       C1  (3V)    2567um 
[05/28 16:47:29    773s] (I)       C2  (4H)    1429um 
[05/28 16:47:29    773s] (I)       C3  (5V)     754um 
[05/28 16:47:29    773s] (I)       C4  (6H)       1um 
[05/28 16:47:29    773s] (I)       C5  (7V)       0um 
[05/28 16:47:29    773s] (I)       JA  (8H)       0um 
[05/28 16:47:29    773s] (I)       QA  (9V)       0um 
[05/28 16:47:29    773s] (I)       QB  (10H)      0um 
[05/28 16:47:29    773s] (I)       LB  (11V)      0um 
[05/28 16:47:29    773s] (I)      --------------------
[05/28 16:47:29    773s] (I)           Total   6440um 
[05/28 16:47:29    773s] (I)      == Layer via count by net rule ==
[05/28 16:47:29    773s] (I)                  Default 
[05/28 16:47:29    773s] (I)      --------------------
[05/28 16:47:29    773s] (I)       M1  (1V)      1455 
[05/28 16:47:29    773s] (I)       M2  (2H)      5391 
[05/28 16:47:29    773s] (I)       C1  (3V)      1805 
[05/28 16:47:29    773s] (I)       C2  (4H)       672 
[05/28 16:47:29    773s] (I)       C3  (5V)        10 
[05/28 16:47:29    773s] (I)       C4  (6H)         0 
[05/28 16:47:29    773s] (I)       C5  (7V)         0 
[05/28 16:47:29    773s] (I)       JA  (8H)         0 
[05/28 16:47:29    773s] (I)       QA  (9V)         0 
[05/28 16:47:29    773s] (I)       QB  (10H)        0 
[05/28 16:47:29    773s] (I)       LB  (11V)        0 
[05/28 16:47:29    773s] (I)      --------------------
[05/28 16:47:29    773s] (I)           Total     9333 
[05/28 16:47:29    773s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.71 MB )
[05/28 16:47:29    773s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:29    773s] (I)      Global routing data unavailable, rerun eGR
[05/28 16:47:29    773s] (I)      Initializing eGR engine (regular)
[05/28 16:47:29    773s] Set min layer with default ( 2 )
[05/28 16:47:29    773s] Set max layer with default ( 127 )
[05/28 16:47:29    773s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:29    773s] Min route layer (adjusted) = 2
[05/28 16:47:29    773s] Max route layer (adjusted) = 11
[05/28 16:47:29    773s] (I)      clean place blk overflow:
[05/28 16:47:29    773s] (I)      H : enabled 1.00 0
[05/28 16:47:29    773s] (I)      V : enabled 1.00 0
[05/28 16:47:29    773s] Early Global Route wiring runtime: 0.05 seconds, mem = 3846.1M
[05/28 16:47:29    773s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.060, REAL:0.048, MEM:3846.1M, EPOCH TIME: 1748465249.706686
[05/28 16:47:29    773s] SKP cleared!
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s] *** Finished incrementalPlace (cpu=0:00:10.1, real=0:00:10.0)***
[05/28 16:47:29    773s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3846.1M, EPOCH TIME: 1748465249.742598
[05/28 16:47:29    773s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3846.1M, EPOCH TIME: 1748465249.742707
[05/28 16:47:29    773s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:10.1/0:00:10.3 (1.0), totSession cpu/real = 0:12:54.4/0:15:40.2 (0.8), mem = 3846.1M
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s] =============================================================================================
[05/28 16:47:29    773s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.10-p003_1
[05/28 16:47:29    773s] =============================================================================================
[05/28 16:47:29    773s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:47:29    773s] ---------------------------------------------------------------------------------------------
[05/28 16:47:29    773s] [ RefinePlace            ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:47:29    773s] [ DetailPlaceInit        ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:47:29    773s] [ ExtractRC              ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:47:29    773s] [ FullDelayCalc          ]      1   0:00:00.7  (   7.0 % )     0:00:00.8 /  0:00:00.6    0.8
[05/28 16:47:29    773s] [ TimingUpdate           ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:47:29    773s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:47:29    773s] [ MISC                   ]          0:00:08.9  (  86.4 % )     0:00:08.9 /  0:00:08.9    1.0
[05/28 16:47:29    773s] ---------------------------------------------------------------------------------------------
[05/28 16:47:29    773s]  IncrReplace #1 TOTAL               0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:10.1    1.0
[05/28 16:47:29    773s] ---------------------------------------------------------------------------------------------
[05/28 16:47:29    773s] 
[05/28 16:47:29    773s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/28 16:47:29    773s]     Congestion Repair done. (took cpu=0:00:10.4 real=0:00:10.4)
[05/28 16:47:29    773s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/28 16:47:29    773s] OPERPROF: Starting DPlace-Init at level 1, MEM:3846.1M, EPOCH TIME: 1748465249.800099
[05/28 16:47:29    773s] Processing tracks to init pin-track alignment.
[05/28 16:47:29    773s] z: 1, totalTracks: 1
[05/28 16:47:29    773s] z: 3, totalTracks: 1
[05/28 16:47:29    773s] z: 5, totalTracks: 1
[05/28 16:47:29    773s] z: 7, totalTracks: 1
[05/28 16:47:29    773s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:29    773s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:29    773s] Initializing Route Infrastructure for color support ...
[05/28 16:47:29    773s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3846.1M, EPOCH TIME: 1748465249.800445
[05/28 16:47:29    773s] ### Add 31 auto generated vias to default rule
[05/28 16:47:29    773s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3846.1M, EPOCH TIME: 1748465249.804311
[05/28 16:47:29    773s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:29    773s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:29    773s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3846.1M, EPOCH TIME: 1748465249.813477
[05/28 16:47:29    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:29    773s] Processing tracks to init pin-track alignment.
[05/28 16:47:29    773s] z: 1, totalTracks: 1
[05/28 16:47:29    773s] z: 3, totalTracks: 1
[05/28 16:47:29    773s] z: 5, totalTracks: 1
[05/28 16:47:29    773s] z: 7, totalTracks: 1
[05/28 16:47:30    773s] 
[05/28 16:47:30    773s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:30    773s] 
[05/28 16:47:30    773s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:30    773s] OPERPROF:     Starting CMU at level 3, MEM:3846.1M, EPOCH TIME: 1748465250.053481
[05/28 16:47:30    773s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3846.1M, EPOCH TIME: 1748465250.055941
[05/28 16:47:30    773s] 
[05/28 16:47:30    773s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:30    773s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.243, MEM:3846.1M, EPOCH TIME: 1748465250.056503
[05/28 16:47:30    773s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3846.1M, EPOCH TIME: 1748465250.056601
[05/28 16:47:30    773s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3846.1M, EPOCH TIME: 1748465250.056833
[05/28 16:47:30    773s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3846.1MB).
[05/28 16:47:30    773s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.257, MEM:3846.1M, EPOCH TIME: 1748465250.057370
[05/28 16:47:30    773s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:10.9 real=0:00:10.9)
[05/28 16:47:30    773s]   Leaving CCOpt scope - extractRC...
[05/28 16:47:30    773s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/28 16:47:30    773s] Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
[05/28 16:47:30    773s] PreRoute RC Extraction called for design TOP.
[05/28 16:47:30    773s] RC Extraction called in multi-corner(2) mode.
[05/28 16:47:30    773s] RCMode: PreRoute
[05/28 16:47:30    773s]       RC Corner Indexes            0       1   
[05/28 16:47:30    773s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:47:30    773s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:30    773s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:30    773s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:30    773s] Shrink Factor                : 1.00000
[05/28 16:47:30    773s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:47:30    773s] Using Quantus QRC technology file ...
[05/28 16:47:30    773s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:30    773s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:47:30    773s] eee: pegSigSF=1.070000
[05/28 16:47:30    773s] Initializing multi-corner resistance tables ...
[05/28 16:47:30    773s] eee: Grid unit RC data computation started
[05/28 16:47:30    773s] eee: Grid unit RC data computation completed
[05/28 16:47:30    773s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:47:30    773s] eee: l=2 avDens=0.047245 usedTrk=328.472590 availTrk=6952.500000 sigTrk=328.472590
[05/28 16:47:30    773s] eee: l=3 avDens=0.132049 usedTrk=475.375926 availTrk=3600.000000 sigTrk=475.375926
[05/28 16:47:30    773s] eee: l=4 avDens=0.073518 usedTrk=264.663333 availTrk=3600.000000 sigTrk=264.663333
[05/28 16:47:30    773s] eee: l=5 avDens=0.047468 usedTrk=139.555185 availTrk=2940.000000 sigTrk=139.555185
[05/28 16:47:30    773s] eee: l=6 avDens=0.000764 usedTrk=0.183333 availTrk=240.000000 sigTrk=0.183333
[05/28 16:47:30    773s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:30    773s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:30    773s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:30    773s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:30    773s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:30    773s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:47:30    773s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:47:30    773s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.216679 uaWl=1.000000 uaWlH=0.345700 aWlH=0.000000 lMod=0 pMax=0.847700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:47:30    773s] eee: NetCapCache creation started. (Current Mem: 3846.148M) 
[05/28 16:47:30    773s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3846.148M) 
[05/28 16:47:30    773s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:47:30    773s] eee: Metal Layers Info:
[05/28 16:47:30    773s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:30    773s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:47:30    773s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:30    773s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:47:30    773s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:47:30    773s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:47:30    773s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:47:30    773s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:47:30    773s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:47:30    773s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:47:30    773s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:47:30    773s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:47:30    773s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:47:30    773s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:47:30    773s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:30    773s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:47:30    773s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3846.148M)
[05/28 16:47:30    773s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/28 16:47:30    773s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:30    773s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 16:47:30    773s] End AAE Lib Interpolated Model. (MEM=3852.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:30    773s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Clock DAG hash after clustering cong repair call: 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]   CTS services accumulated run-time stats after clustering cong repair call:
[05/28 16:47:30    773s]     delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]     steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]   Clock DAG stats after clustering cong repair call:
[05/28 16:47:30    773s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]     misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]   Clock DAG net violations after clustering cong repair call:
[05/28 16:47:30    773s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/28 16:47:30    773s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]   Primary reporting skew groups after clustering cong repair call:
[05/28 16:47:30    773s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]   Skew group summary after clustering cong repair call:
[05/28 16:47:30    773s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]   CongRepair After Initial Clustering done. (took cpu=0:00:11.1 real=0:00:11.0)
[05/28 16:47:30    773s]   Stage::Clustering done. (took cpu=0:00:12.6 real=0:00:12.5)
[05/28 16:47:30    773s]   Stage::DRV Fixing...
[05/28 16:47:30    773s]   Fixing clock tree slew time and max cap violations...
[05/28 16:47:30    773s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/28 16:47:30    773s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/28 16:47:30    773s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/28 16:47:30    773s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Stage::Insertion Delay Reduction...
[05/28 16:47:30    773s]   Removing unnecessary root buffering...
[05/28 16:47:30    773s]     Clock DAG hash before 'Removing unnecessary root buffering': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Removing unnecessary root buffering': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Removing unnecessary root buffering':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Removing unconstrained drivers...
[05/28 16:47:30    773s]     Clock DAG hash before 'Removing unconstrained drivers': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Removing unconstrained drivers': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Removing unconstrained drivers':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Removing unconstrained drivers':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Reducing insertion delay 1...
[05/28 16:47:30    773s]     Clock DAG hash before 'Reducing insertion delay 1': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Reducing insertion delay 1': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Reducing insertion delay 1':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Reducing insertion delay 1':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Removing longest path buffering...
[05/28 16:47:30    773s]     Clock DAG hash before 'Removing longest path buffering': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Removing longest path buffering': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Removing longest path buffering':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Removing longest path buffering':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Removing longest path buffering':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Reducing delay of long paths...
[05/28 16:47:30    773s]     Clock DAG hash before 'Reducing delay of long paths': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Reducing delay of long paths': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Reducing delay of long paths':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Reducing delay of long paths':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Reducing delay of long paths':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Reducing delay of long paths':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   CCOpt::Phase::Construction done. (took cpu=0:00:12.7 real=0:00:12.5)
[05/28 16:47:30    773s]   
[05/28 16:47:30    773s]   
[05/28 16:47:30    773s]   CCOpt::Phase::Implementation...
[05/28 16:47:30    773s]   Stage::Reducing Power...
[05/28 16:47:30    773s]   Improving clock tree routing...
[05/28 16:47:30    773s]     Clock DAG hash before 'Improving clock tree routing': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Iteration 1...
[05/28 16:47:30    773s]     Iteration 1 done.
[05/28 16:47:30    773s]     Clock DAG hash after 'Improving clock tree routing': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Improving clock tree routing':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Improving clock tree routing':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Improving clock tree routing':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Reducing clock tree power 1...
[05/28 16:47:30    773s]     Clock DAG hash before 'Reducing clock tree power 1': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Resizing gates: 
[05/28 16:47:30    773s]     Legalizer releasing space for clock trees
[05/28 16:47:30    773s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/28 16:47:30    773s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     100% 
[05/28 16:47:30    773s]     Clock DAG hash after 'Reducing clock tree power 1': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Reducing clock tree power 1':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Reducing clock tree power 1':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Reducing clock tree power 2...
[05/28 16:47:30    773s]     Clock DAG hash before 'Reducing clock tree power 2': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Path optimization required 0 stage delay updates 
[05/28 16:47:30    773s]     Clock DAG hash after 'Reducing clock tree power 2': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Reducing clock tree power 2':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Reducing clock tree power 2':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Stage::Balancing...
[05/28 16:47:30    773s]   Improving subtree skew...
[05/28 16:47:30    773s]     Clock DAG hash before 'Improving subtree skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Improving subtree skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Improving subtree skew':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Improving subtree skew':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Improving subtree skew':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Improving subtree skew':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Offloading subtrees by buffering...
[05/28 16:47:30    773s]     Clock DAG hash before 'Offloading subtrees by buffering': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Offloading subtrees by buffering': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Offloading subtrees by buffering':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Offloading subtrees by buffering':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   AdjustingMinPinPIDs for balancing...
[05/28 16:47:30    773s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[05/28 16:47:30    773s]       delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Approximately balancing fragments step...
[05/28 16:47:30    773s]       Clock DAG hash before 'Approximately balancing fragments step': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[05/28 16:47:30    773s]         delay calculator: calls=31304, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]         steiner router: calls=22257, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]       Resolve constraints - Approximately balancing fragments...
[05/28 16:47:30    773s]       Resolving skew group constraints...
[05/28 16:47:30    773s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/28 16:47:30    773s]       Resolving skew group constraints done.
[05/28 16:47:30    773s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[05/28 16:47:30    773s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[05/28 16:47:30    773s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Approximately balancing fragments...
[05/28 16:47:30    773s]         Moving gates to improve sub-tree skew...
[05/28 16:47:30    773s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[05/28 16:47:30    773s]             delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]           Tried: 2 Succeeded: 0
[05/28 16:47:30    773s]           Topology Tried: 0 Succeeded: 0
[05/28 16:47:30    773s]           0 Succeeded with SS ratio
[05/28 16:47:30    773s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/28 16:47:30    773s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/28 16:47:30    773s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[05/28 16:47:30    773s]             delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/28 16:47:30    773s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]             misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[05/28 16:47:30    773s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/28 16:47:30    773s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]         Approximately balancing fragments bottom up...
[05/28 16:47:30    773s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[05/28 16:47:30    773s]             delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[05/28 16:47:30    773s]             delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/28 16:47:30    773s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]             misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[05/28 16:47:30    773s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/28 16:47:30    773s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]         Approximately balancing fragments, wire and cell delays...
[05/28 16:47:30    773s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[05/28 16:47:30    773s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]             delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]             misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/28 16:47:30    773s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Approximately balancing fragments done.
[05/28 16:47:30    773s]       Clock DAG hash after 'Approximately balancing fragments step': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[05/28 16:47:30    773s]         delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]       Clock DAG stats after 'Approximately balancing fragments step':
[05/28 16:47:30    773s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]         misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       Clock DAG net violations after 'Approximately balancing fragments step':
[05/28 16:47:30    773s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/28 16:47:30    773s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     Clock DAG hash after Approximately balancing fragments: 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[05/28 16:47:30    773s]       delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after Approximately balancing fragments:
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after Approximately balancing fragments:
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after Approximately balancing fragments:
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after Approximately balancing fragments:
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Improving fragments clock skew...
[05/28 16:47:30    773s]       Clock DAG hash before 'Improving fragments clock skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[05/28 16:47:30    773s]         delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]       Clock DAG hash after 'Improving fragments clock skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[05/28 16:47:30    773s]         delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]       Clock DAG stats after 'Improving fragments clock skew':
[05/28 16:47:30    773s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]         misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       Clock DAG net violations after 'Improving fragments clock skew':
[05/28 16:47:30    773s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/28 16:47:30    773s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]       Primary reporting skew groups after 'Improving fragments clock skew':
[05/28 16:47:30    773s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]       Skew group summary after 'Improving fragments clock skew':
[05/28 16:47:30    773s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Approximately balancing step...
[05/28 16:47:30    773s]     Clock DAG hash before 'Approximately balancing step': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[05/28 16:47:30    773s]       delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Resolve constraints - Approximately balancing...
[05/28 16:47:30    773s]     Resolving skew group constraints...
[05/28 16:47:30    773s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/28 16:47:30    773s]     Resolving skew group constraints done.
[05/28 16:47:30    773s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     Approximately balancing...
[05/28 16:47:30    773s]       Approximately balancing, wire and cell delays...
[05/28 16:47:30    773s]       Approximately balancing, wire and cell delays, iteration 1...
[05/28 16:47:30    773s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]           delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]           sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]           misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]           Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/28 16:47:30    773s]           Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/28 16:47:30    773s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     Approximately balancing done.
[05/28 16:47:30    773s]     Clock DAG hash after 'Approximately balancing step': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[05/28 16:47:30    773s]       delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Approximately balancing step':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Approximately balancing step':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Approximately balancing step':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Approximately balancing step':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Approximately balancing paths...
[05/28 16:47:30    773s]     Clock DAG hash before 'Approximately balancing paths': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[05/28 16:47:30    773s]       delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Added 0 buffers.
[05/28 16:47:30    773s]     Clock DAG hash after 'Approximately balancing paths': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[05/28 16:47:30    773s]       delay calculator: calls=31312, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Approximately balancing paths':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Approximately balancing paths':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Approximately balancing paths':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Stage::Polishing...
[05/28 16:47:30    773s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 16:47:30    773s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Clock DAG hash before polishing: 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]   CTS services accumulated run-time stats before polishing:
[05/28 16:47:30    773s]     delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]     steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]   Clock DAG stats before polishing:
[05/28 16:47:30    773s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]     misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]   Clock DAG net violations before polishing:
[05/28 16:47:30    773s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]   Clock DAG primary half-corner transition distribution before polishing:
[05/28 16:47:30    773s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]   Primary reporting skew groups before polishing:
[05/28 16:47:30    773s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]   Skew group summary before polishing:
[05/28 16:47:30    773s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]   
[05/28 16:47:30    773s]   
[05/28 16:47:30    773s]   Merging balancing drivers for power...
[05/28 16:47:30    773s]     Clock DAG hash before 'Merging balancing drivers for power': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Tried: 2 Succeeded: 0
[05/28 16:47:30    773s]     Clock DAG hash after 'Merging balancing drivers for power': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Merging balancing drivers for power':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Merging balancing drivers for power':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Improving clock skew...
[05/28 16:47:30    773s]     Clock DAG hash before 'Improving clock skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Improving clock skew':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Improving clock skew': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Improving clock skew':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Improving clock skew':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Improving clock skew':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Improving clock skew':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Improving clock skew':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Moving gates to reduce wire capacitance...
[05/28 16:47:30    773s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/28 16:47:30    773s]     Iteration 1...
[05/28 16:47:30    773s]       Artificially removing short and long paths...
[05/28 16:47:30    773s]         Clock DAG hash before 'Artificially removing short and long paths': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         For skew_group clk/mode_mission target band (0.000, 0.000)
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/28 16:47:30    773s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Legalizer releasing space for clock trees
[05/28 16:47:30    773s]         Legalizing clock trees...
[05/28 16:47:30    773s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/28 16:47:30    773s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Moving gates: 
[05/28 16:47:30    773s]         Legalizer releasing space for clock trees
[05/28 16:47:30    773s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/28 16:47:30    773s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]         100% 
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     Iteration 1 done.
[05/28 16:47:30    773s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/28 16:47:30    773s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Reducing clock tree power 3...
[05/28 16:47:30    773s]     Clock DAG hash before 'Reducing clock tree power 3': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Artificially removing short and long paths...
[05/28 16:47:30    773s]       Clock DAG hash before 'Artificially removing short and long paths': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/28 16:47:30    773s]         delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]       For skew_group clk/mode_mission target band (0.000, 0.000)
[05/28 16:47:30    773s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[05/28 16:47:30    773s]     Resizing gates: 
[05/28 16:47:30    773s]     Legalizer releasing space for clock trees
[05/28 16:47:30    773s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/28 16:47:30    773s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     100% 
[05/28 16:47:30    773s]     Clock DAG hash after 'Reducing clock tree power 3': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Reducing clock tree power 3':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Improving insertion delay...
[05/28 16:47:30    773s]     Clock DAG hash before 'Improving insertion delay': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG hash after 'Improving insertion delay': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Clock DAG stats after 'Improving insertion delay':
[05/28 16:47:30    773s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]     Clock DAG net violations after 'Improving insertion delay':
[05/28 16:47:30    773s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/28 16:47:30    773s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]     Primary reporting skew groups after 'Improving insertion delay':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]     Skew group summary after 'Improving insertion delay':
[05/28 16:47:30    773s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]   Wire Opt OverFix...
[05/28 16:47:30    773s]     Clock DAG hash before 'Wire Opt OverFix': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[05/28 16:47:30    773s]       delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]     Wire Reduction extra effort...
[05/28 16:47:30    773s]       Clock DAG hash before 'Wire Reduction extra effort': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[05/28 16:47:30    773s]         delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/28 16:47:30    773s]       Artificially removing short and long paths...
[05/28 16:47:30    773s]         Clock DAG hash before 'Artificially removing short and long paths': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         For skew_group clk/mode_mission target band (0.000, 0.000)
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Global shorten wires A0...
[05/28 16:47:30    773s]         Clock DAG hash before 'Global shorten wires A0': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Move For Wirelength - core...
[05/28 16:47:30    773s]         Clock DAG hash before 'Move For Wirelength - core': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/28 16:47:30    773s]         Max accepted move=0.000um, total accepted move=0.000um
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Global shorten wires A1...
[05/28 16:47:30    773s]         Clock DAG hash before 'Global shorten wires A1': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Move For Wirelength - core...
[05/28 16:47:30    773s]         Clock DAG hash before 'Move For Wirelength - core': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/28 16:47:30    773s]         Max accepted move=0.000um, total accepted move=0.000um
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Global shorten wires B...
[05/28 16:47:30    773s]         Clock DAG hash before 'Global shorten wires B': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Move For Wirelength - branch...
[05/28 16:47:30    773s]         Clock DAG hash before 'Move For Wirelength - branch': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[05/28 16:47:30    773s]           delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/28 16:47:30    773s]         Max accepted move=0.000um, total accepted move=0.000um
[05/28 16:47:30    773s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/28 16:47:30    773s]       Clock DAG hash after 'Wire Reduction extra effort': 4373341248299508353 1086807195965620193
[05/28 16:47:30    773s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[05/28 16:47:30    773s]         delay calculator: calls=31313, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    773s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    773s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    773s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/28 16:47:30    773s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    773s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    773s]         misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    773s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    773s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    773s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    773s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    773s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    773s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/28 16:47:30    773s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    773s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/28 16:47:30    773s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    773s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/28 16:47:30    773s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    773s]       Skew group summary after 'Wire Reduction extra effort':
[05/28 16:47:30    773s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    773s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    773s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    773s]     Optimizing orientation...
[05/28 16:47:30    773s]     FlipOpt...
[05/28 16:47:30    773s]     Disconnecting clock tree from netlist...
[05/28 16:47:30    773s]     Disconnecting clock tree from netlist done.
[05/28 16:47:30    773s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[05/28 16:47:30    773s]     Resynthesising clock tree into netlist...
[05/28 16:47:30    773s]       Reset timing graph...
[05/28 16:47:30    774s] Ignoring AAE DB Resetting ...
[05/28 16:47:30    774s]       Reset timing graph done.
[05/28 16:47:30    774s]     Resynthesising clock tree into netlist done.
[05/28 16:47:30    774s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:30    774s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:30    774s] End AAE Lib Interpolated Model. (MEM=3900.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:30    774s]     Clock DAG hash after 'Wire Opt OverFix': 4373341248299508353 1086807195965620193
[05/28 16:47:30    774s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[05/28 16:47:30    774s]       delay calculator: calls=31314, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:30    774s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:30    774s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:30    774s]     Clock DAG stats after 'Wire Opt OverFix':
[05/28 16:47:30    774s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:30    774s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:30    774s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:47:30    774s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:30    774s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:30    774s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:30    774s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:30    774s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    774s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:30    774s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/28 16:47:30    774s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:30    774s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/28 16:47:30    774s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:30    774s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/28 16:47:30    774s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    774s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    774s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:30    774s]     Skew group summary after 'Wire Opt OverFix':
[05/28 16:47:30    774s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:30    774s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:30    774s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:30    774s] **WARN: (IMPCCOPT-1484):	No activity file is loaded; therefore the CTS activity driven optimization will not be triggered.
[05/28 16:47:30    774s] Type 'man IMPCCOPT-1484' for more detail.
[05/28 16:47:30    774s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[05/28 16:47:30    774s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:30    774s]   Stage::Updating netlist...
[05/28 16:47:30    774s]   Reset timing graph...
[05/28 16:47:30    774s] Ignoring AAE DB Resetting ...
[05/28 16:47:30    774s]   Reset timing graph done.
[05/28 16:47:30    774s]   Setting non-default rules before calling refine place.
[05/28 16:47:30    774s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/28 16:47:30    774s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3900.3M, EPOCH TIME: 1748465250.397972
[05/28 16:47:30    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/28 16:47:30    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:3846.3M, EPOCH TIME: 1748465250.428380
[05/28 16:47:30    774s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:30    774s]   Leaving CCOpt scope - ClockRefiner...
[05/28 16:47:30    774s]   Assigned high priority to 0 instances.
[05/28 16:47:30    774s]   Soft fixed 0 clock instances.
[05/28 16:47:30    774s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[05/28 16:47:30    774s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[05/28 16:47:30    774s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3846.3M, EPOCH TIME: 1748465250.449340
[05/28 16:47:30    774s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3846.3M, EPOCH TIME: 1748465250.449487
[05/28 16:47:30    774s] Processing tracks to init pin-track alignment.
[05/28 16:47:30    774s] z: 1, totalTracks: 1
[05/28 16:47:30    774s] z: 3, totalTracks: 1
[05/28 16:47:30    774s] z: 5, totalTracks: 1
[05/28 16:47:30    774s] z: 7, totalTracks: 1
[05/28 16:47:30    774s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:30    774s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:30    774s] Initializing Route Infrastructure for color support ...
[05/28 16:47:30    774s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3846.3M, EPOCH TIME: 1748465250.449830
[05/28 16:47:30    774s] ### Add 31 auto generated vias to default rule
[05/28 16:47:30    774s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.004, MEM:3846.3M, EPOCH TIME: 1748465250.453677
[05/28 16:47:30    774s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:30    774s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:30    774s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3846.3M, EPOCH TIME: 1748465250.462481
[05/28 16:47:30    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:30    774s] OPERPROF:       Starting CMU at level 4, MEM:3846.3M, EPOCH TIME: 1748465250.707223
[05/28 16:47:30    774s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:3846.3M, EPOCH TIME: 1748465250.709955
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:30    774s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.250, REAL:0.248, MEM:3846.3M, EPOCH TIME: 1748465250.710517
[05/28 16:47:30    774s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3846.3M, EPOCH TIME: 1748465250.710616
[05/28 16:47:30    774s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3846.3M, EPOCH TIME: 1748465250.710947
[05/28 16:47:30    774s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3846.3MB).
[05/28 16:47:30    774s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.262, MEM:3846.3M, EPOCH TIME: 1748465250.711574
[05/28 16:47:30    774s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.260, REAL:0.262, MEM:3846.3M, EPOCH TIME: 1748465250.711636
[05/28 16:47:30    774s] TDRefine: refinePlace mode is spiral
[05/28 16:47:30    774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.6
[05/28 16:47:30    774s] OPERPROF: Starting Refine-Place at level 1, MEM:3846.3M, EPOCH TIME: 1748465250.711802
[05/28 16:47:30    774s] *** Starting refinePlace (0:12:55 mem=3846.3M) ***
[05/28 16:47:30    774s] Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:30    774s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3846.3M, EPOCH TIME: 1748465250.712906
[05/28 16:47:30    774s] # Found 0 legal fixed insts to color.
[05/28 16:47:30    774s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3846.3M, EPOCH TIME: 1748465250.713047
[05/28 16:47:30    774s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3846.3M, EPOCH TIME: 1748465250.713512
[05/28 16:47:30    774s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:47:30    774s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3846.3M, EPOCH TIME: 1748465250.714400
[05/28 16:47:30    774s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:30    774s] Set min layer with default ( 2 )
[05/28 16:47:30    774s] Set max layer with default ( 127 )
[05/28 16:47:30    774s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:30    774s] Min route layer (adjusted) = 2
[05/28 16:47:30    774s] Max route layer (adjusted) = 11
[05/28 16:47:30    774s] Set min layer with default ( 2 )
[05/28 16:47:30    774s] Set max layer with default ( 127 )
[05/28 16:47:30    774s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:30    774s] Min route layer (adjusted) = 2
[05/28 16:47:30    774s] Max route layer (adjusted) = 11
[05/28 16:47:30    774s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3846.3M, EPOCH TIME: 1748465250.721176
[05/28 16:47:30    774s] Starting refinePlace ...
[05/28 16:47:30    774s] Set min layer with default ( 2 )
[05/28 16:47:30    774s] Set max layer with default ( 127 )
[05/28 16:47:30    774s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:30    774s] Min route layer (adjusted) = 2
[05/28 16:47:30    774s] Max route layer (adjusted) = 11
[05/28 16:47:30    774s] One DDP V2 for no tweak run.
[05/28 16:47:30    774s] Set min layer with default ( 2 )
[05/28 16:47:30    774s] Set max layer with default ( 127 )
[05/28 16:47:30    774s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:30    774s] Min route layer (adjusted) = 2
[05/28 16:47:30    774s] Max route layer (adjusted) = 11
[05/28 16:47:30    774s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:47:30    774s] DDP markSite nrRow 194 nrJob 194
[05/28 16:47:30    774s]   Spread Effort: high, standalone mode, useDDP on.
[05/28 16:47:30    774s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3846.3MB) @(0:12:55 - 0:12:55).
[05/28 16:47:30    774s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:30    774s] wireLenOptFixPriorityInst 224 inst fixed
[05/28 16:47:30    774s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s]   === Spiral for Logical II: (movable: 1128) ===
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:30    774s] 
[05/28 16:47:30    774s]  Info: 0 filler has been deleted!
[05/28 16:47:30    774s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 16:47:30    774s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:30    774s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:30    774s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3822.3MB) @(0:12:55 - 0:12:56).
[05/28 16:47:30    774s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:30    774s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3822.3MB
[05/28 16:47:30    774s] Statistics of distance of Instance movement in refine placement:
[05/28 16:47:30    774s]   maximum (X+Y) =         0.00 um
[05/28 16:47:30    774s]   mean    (X+Y) =         0.00 um
[05/28 16:47:30    774s] Summary Report:
[05/28 16:47:30    774s] Instances move: 0 (out of 1128 movable)
[05/28 16:47:30    774s] Instances flipped: 0
[05/28 16:47:30    774s] Mean displacement: 0.00 um
[05/28 16:47:30    774s] Max displacement: 0.00 um 
[05/28 16:47:30    774s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:47:30    774s] Total instances moved : 0
[05/28 16:47:30    774s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.200, REAL:0.173, MEM:3822.3M, EPOCH TIME: 1748465250.893688
[05/28 16:47:30    774s] Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
[05/28 16:47:30    774s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3822.3MB
[05/28 16:47:30    774s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3822.3MB) @(0:12:55 - 0:12:56).
[05/28 16:47:30    774s] *** Finished refinePlace (0:12:56 mem=3822.3M) ***
[05/28 16:47:30    774s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.6
[05/28 16:47:30    774s] OPERPROF: Finished Refine-Place at level 1, CPU:0.200, REAL:0.183, MEM:3822.3M, EPOCH TIME: 1748465250.895105
[05/28 16:47:30    774s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3822.3M, EPOCH TIME: 1748465250.895230
[05/28 16:47:30    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:47:30    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:30    774s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.028, MEM:3822.3M, EPOCH TIME: 1748465250.923084
[05/28 16:47:30    774s]   ClockRefiner summary
[05/28 16:47:30    774s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/28 16:47:30    774s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/28 16:47:30    774s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/28 16:47:30    774s]   Restoring pStatusCts on 0 clock instances.
[05/28 16:47:30    774s]   Revert refine place priority changes on 0 instances.
[05/28 16:47:30    774s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:47:30    774s]   Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:47:30    774s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/28 16:47:30    774s]   CCOpt::Phase::eGRPC...
[05/28 16:47:30    774s]   eGR Post Conditioning...
[05/28 16:47:30    774s]     Clock implementation routing...
[05/28 16:47:30    774s]       Leaving CCOpt scope - Routing Tools...
[05/28 16:47:30    774s] Net route status summary:
[05/28 16:47:30    774s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:30    774s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:30    774s]       Routing using eGR only...
[05/28 16:47:30    774s]         Early Global Route - eGR only step...
[05/28 16:47:30    774s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[05/28 16:47:30    774s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/28 16:47:30    774s] (ccopt eGR): Start to route 1 all nets
[05/28 16:47:30    774s] Running pre-eGR process
[05/28 16:47:30    774s] (I)      Started Early Global Route ( Curr Mem: 3.68 MB )
[05/28 16:47:30    774s] (I)      Initializing eGR engine (clean)
[05/28 16:47:30    774s] Set min layer with default ( 2 )
[05/28 16:47:30    774s] Set max layer with default ( 127 )
[05/28 16:47:30    774s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:30    774s] Min route layer (adjusted) = 2
[05/28 16:47:30    774s] Max route layer (adjusted) = 11
[05/28 16:47:30    774s] (I)      clean place blk overflow:
[05/28 16:47:30    774s] (I)      H : enabled 1.00 0
[05/28 16:47:30    774s] (I)      V : enabled 1.00 0
[05/28 16:47:30    774s] (I)      Initializing eGR engine (clean)
[05/28 16:47:30    774s] Set min layer with default ( 2 )
[05/28 16:47:30    774s] Set max layer with default ( 127 )
[05/28 16:47:30    774s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:30    774s] Min route layer (adjusted) = 2
[05/28 16:47:30    774s] Max route layer (adjusted) = 11
[05/28 16:47:30    774s] (I)      clean place blk overflow:
[05/28 16:47:30    774s] (I)      H : enabled 1.00 0
[05/28 16:47:30    774s] (I)      V : enabled 1.00 0
[05/28 16:47:30    774s] (I)      Started Early Global Route kernel ( Curr Mem: 3.68 MB )
[05/28 16:47:30    774s] (I)      Running eGR Cong Clean flow
[05/28 16:47:30    774s] (I)      # wire layers (front) : 12
[05/28 16:47:30    774s] (I)      # wire layers (back)  : 0
[05/28 16:47:30    774s] (I)      min wire layer : 1
[05/28 16:47:30    774s] (I)      max wire layer : 11
[05/28 16:47:30    774s] (I)      # cut layers (front) : 11
[05/28 16:47:30    774s] (I)      # cut layers (back)  : 0
[05/28 16:47:30    774s] (I)      min cut layer : 1
[05/28 16:47:30    774s] (I)      max cut layer : 10
[05/28 16:47:30    774s] (I)      ================================== Layers ===================================
[05/28 16:47:30    774s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:30    774s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:47:30    774s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:30    774s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:47:30    774s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:47:30    774s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:30    774s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:30    774s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:30    774s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:30    774s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:30    774s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:47:30    774s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:30    774s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:30    774s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:47:30    774s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:30    774s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:47:30    774s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:47:30    774s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:30    774s] (I)      Started Import and model ( Curr Mem: 3.68 MB )
[05/28 16:47:30    774s] (I)      == Non-default Options ==
[05/28 16:47:30    774s] (I)      Clean congestion better                            : true
[05/28 16:47:30    774s] (I)      Estimate vias on DPT layer                         : true
[05/28 16:47:30    774s] (I)      Rerouting rounds                                   : 10
[05/28 16:47:30    774s] (I)      Clean congestion layer assignment rounds           : 3
[05/28 16:47:30    774s] (I)      Layer constraints as soft constraints              : true
[05/28 16:47:30    774s] (I)      Soft top layer                                     : true
[05/28 16:47:30    774s] (I)      Skip prospective layer relax nets                  : true
[05/28 16:47:30    774s] (I)      Better NDR handling                                : true
[05/28 16:47:30    774s] (I)      Improved NDR modeling in LA                        : true
[05/28 16:47:30    774s] (I)      Routing cost fix for NDR handling                  : true
[05/28 16:47:30    774s] (I)      Block tracks for preroutes                         : true
[05/28 16:47:30    774s] (I)      Assign IRoute by net group key                     : true
[05/28 16:47:30    774s] (I)      Block unroutable channels                          : true
[05/28 16:47:30    774s] (I)      Block unroutable channels 3D                       : true
[05/28 16:47:30    774s] (I)      Bound layer relaxed segment wl                     : true
[05/28 16:47:30    774s] (I)      Blocked pin reach length threshold                 : 2
[05/28 16:47:30    774s] (I)      Check blockage within NDR space in TA              : true
[05/28 16:47:30    774s] (I)      Skip must join for term with via pillar            : true
[05/28 16:47:30    774s] (I)      Model find APA for IO pin                          : true
[05/28 16:47:30    774s] (I)      On pin location for off pin term                   : true
[05/28 16:47:30    774s] (I)      Handle EOL spacing                                 : true
[05/28 16:47:30    774s] (I)      Merge PG vias by gap                               : true
[05/28 16:47:30    774s] (I)      Maximum routing layer                              : 11
[05/28 16:47:30    774s] (I)      Top routing layer                                  : 11
[05/28 16:47:30    774s] (I)      Ignore routing layer                               : true
[05/28 16:47:30    774s] (I)      Route selected nets only                           : true
[05/28 16:47:30    774s] (I)      Refine MST                                         : true
[05/28 16:47:30    774s] (I)      Honor PRL                                          : true
[05/28 16:47:30    774s] (I)      Strong congestion aware                            : true
[05/28 16:47:30    774s] (I)      Improved initial location for IRoutes              : true
[05/28 16:47:30    774s] (I)      Multi panel TA                                     : true
[05/28 16:47:30    774s] (I)      Penalize wire overlap                              : true
[05/28 16:47:30    774s] (I)      Expand small instance blockage                     : true
[05/28 16:47:30    774s] (I)      Reduce via in TA                                   : true
[05/28 16:47:30    774s] (I)      SS-aware routing                                   : true
[05/28 16:47:30    774s] (I)      Improve tree edge sharing                          : true
[05/28 16:47:30    774s] (I)      Improve 2D via estimation                          : true
[05/28 16:47:30    774s] (I)      Refine Steiner tree                                : true
[05/28 16:47:30    774s] (I)      Build spine tree                                   : true
[05/28 16:47:30    774s] (I)      Model pass through capacity                        : true
[05/28 16:47:30    774s] (I)      Extend blockages by a half GCell                   : true
[05/28 16:47:30    774s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/28 16:47:30    774s] (I)      Consider pin shapes                                : true
[05/28 16:47:30    774s] (I)      Consider pin shapes for all nodes                  : true
[05/28 16:47:30    774s] (I)      Consider NR APA                                    : true
[05/28 16:47:30    774s] (I)      Consider IO pin shape                              : true
[05/28 16:47:30    774s] (I)      Fix pin connection bug                             : true
[05/28 16:47:30    774s] (I)      Consider layer RC for local wires                  : true
[05/28 16:47:30    774s] (I)      Honor layer constraint                             : true
[05/28 16:47:30    774s] (I)      Route to clock mesh pin                            : true
[05/28 16:47:30    774s] (I)      LA-aware pin escape length                         : 2
[05/28 16:47:30    774s] (I)      Connect multiple ports                             : true
[05/28 16:47:30    774s] (I)      Split for must join                                : true
[05/28 16:47:30    774s] (I)      Number of threads                                  : 1
[05/28 16:47:30    774s] (I)      Routing effort level                               : 10000
[05/28 16:47:30    774s] (I)      Prefer layer length threshold                      : 8
[05/28 16:47:30    774s] (I)      Overflow penalty cost                              : 10
[05/28 16:47:30    774s] (I)      A-star cost                                        : 0.300000
[05/28 16:47:30    774s] (I)      Misalignment cost                                  : 10.000000
[05/28 16:47:30    774s] (I)      Threshold for short IRoute                         : 6
[05/28 16:47:30    774s] (I)      Via cost during post routing                       : 1.000000
[05/28 16:47:30    774s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/28 16:47:30    774s] (I)      Source-to-sink ratio                               : 0.300000
[05/28 16:47:30    774s] (I)      Scenic ratio bound                                 : 3.000000
[05/28 16:47:30    774s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/28 16:47:30    774s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/28 16:47:30    774s] (I)      Layer demotion scenic scale                        : 1.000000
[05/28 16:47:30    774s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/28 16:47:30    774s] (I)      PG-aware similar topology routing                  : true
[05/28 16:47:30    774s] (I)      Maze routing via cost fix                          : true
[05/28 16:47:30    774s] (I)      Apply PRL on PG terms                              : true
[05/28 16:47:30    774s] (I)      Apply PRL on obs objects                           : true
[05/28 16:47:30    774s] (I)      Handle range-type spacing rules                    : true
[05/28 16:47:30    774s] (I)      PG gap threshold multiplier                        : 10.000000
[05/28 16:47:30    774s] (I)      Parallel spacing query fix                         : true
[05/28 16:47:30    774s] (I)      Force source to root IR                            : true
[05/28 16:47:30    774s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/28 16:47:30    774s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/28 16:47:30    774s] (I)      Route tie net to shape                             : auto
[05/28 16:47:30    774s] (I)      Do not relax to DPT layer                          : true
[05/28 16:47:30    774s] (I)      No DPT in post routing                             : true
[05/28 16:47:30    774s] (I)      Modeling PG via merging fix                        : true
[05/28 16:47:30    774s] (I)      Shield aware TA                                    : true
[05/28 16:47:30    774s] (I)      Strong shield aware TA                             : true
[05/28 16:47:30    774s] (I)      Overflow calculation fix in LA                     : true
[05/28 16:47:30    774s] (I)      Post routing fix                                   : true
[05/28 16:47:30    774s] (I)      Strong post routing                                : true
[05/28 16:47:30    774s] (I)      Violation on path threshold                        : 1
[05/28 16:47:30    774s] (I)      Pass through capacity modeling                     : true
[05/28 16:47:30    774s] (I)      Read layer and via RC                              : true
[05/28 16:47:30    774s] (I)      Select the non-relaxed segments in post routing stage : true
[05/28 16:47:30    774s] (I)      Select term pin box for io pin                     : true
[05/28 16:47:30    774s] (I)      Penalize NDR sharing                               : true
[05/28 16:47:30    774s] (I)      Enable special modeling                            : false
[05/28 16:47:30    774s] (I)      Keep fixed segments                                : true
[05/28 16:47:30    774s] (I)      Reorder net groups by key                          : true
[05/28 16:47:30    774s] (I)      Increase net scenic ratio                          : true
[05/28 16:47:30    774s] (I)      Method to set GCell size                           : row
[05/28 16:47:30    774s] (I)      Connect multiple ports and must join fix           : true
[05/28 16:47:30    774s] (I)      Avoid high resistance layers                       : true
[05/28 16:47:30    774s] (I)      Segment length threshold                           : 1
[05/28 16:47:30    774s] (I)      Model find APA for IO pin fix                      : true
[05/28 16:47:30    774s] (I)      Avoid connecting non-metal layers                  : true
[05/28 16:47:30    774s] (I)      Use track pitch for NDR                            : true
[05/28 16:47:30    774s] (I)      Decide max and min layer to relax with layer difference : true
[05/28 16:47:30    774s] (I)      Handle non-default track width                     : false
[05/28 16:47:30    774s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:47:30    774s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:47:30    774s] (I)      ============== Pin Summary ==============
[05/28 16:47:30    774s] (I)      +-------+--------+---------+------------+
[05/28 16:47:30    774s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:47:30    774s] (I)      +-------+--------+---------+------------+
[05/28 16:47:30    774s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:47:30    774s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:47:30    774s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:47:30    774s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:47:30    774s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:47:30    774s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:47:30    774s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:47:30    774s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:47:30    774s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:47:30    774s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:47:30    774s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:47:30    774s] (I)      +-------+--------+---------+------------+
[05/28 16:47:30    774s] (I)      Use row-based GCell size
[05/28 16:47:30    774s] (I)      Use row-based GCell align
[05/28 16:47:30    774s] (I)      layer 0 area = 6400
[05/28 16:47:30    774s] (I)      layer 1 area = 8800
[05/28 16:47:30    774s] (I)      layer 2 area = 11000
[05/28 16:47:30    774s] (I)      layer 3 area = 11000
[05/28 16:47:30    774s] (I)      layer 4 area = 11000
[05/28 16:47:30    774s] (I)      layer 5 area = 11000
[05/28 16:47:30    774s] (I)      layer 6 area = 11000
[05/28 16:47:30    774s] (I)      layer 7 area = 810000
[05/28 16:47:30    774s] (I)      layer 8 area = 2000000
[05/28 16:47:30    774s] (I)      layer 9 area = 2000000
[05/28 16:47:30    774s] (I)      layer 10 area = 0
[05/28 16:47:30    774s] (I)      GCell unit size   : 540
[05/28 16:47:30    774s] (I)      GCell multiplier  : 1
[05/28 16:47:30    774s] (I)      GCell row height  : 540
[05/28 16:47:30    774s] (I)      Actual row height : 540
[05/28 16:47:30    774s] (I)      GCell align ref   : 4060 4000
[05/28 16:47:30    774s] [NR-eGR] Track table information for default rule: 
[05/28 16:47:30    774s] [NR-eGR] M1 has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] M2 has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] C1 has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] C2 has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] C3 has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] C4 has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] C5 has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] JA has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] QA has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] QB has single uniform track structure
[05/28 16:47:30    774s] [NR-eGR] LB has single uniform track structure
[05/28 16:47:30    774s] (I)      ========================= Default via ==========================
[05/28 16:47:30    774s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:30    774s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:47:30    774s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:30    774s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:47:30    774s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:47:30    774s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:47:30    774s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:47:30    774s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:47:30    774s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:47:30    774s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:47:30    774s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:47:30    774s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:47:30    774s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:47:30    774s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:30    774s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:47:30    774s] [NR-eGR] Read 4 PG shapes
[05/28 16:47:30    774s] [NR-eGR] Read 0 clock shapes
[05/28 16:47:30    774s] [NR-eGR] Read 0 other shapes
[05/28 16:47:30    774s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:47:30    774s] [NR-eGR] #Instance Blockages : 14055
[05/28 16:47:30    774s] [NR-eGR] #PG Blockages       : 4
[05/28 16:47:30    774s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:47:30    774s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:47:30    774s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:47:30    774s] [NR-eGR] #Other Blockages    : 0
[05/28 16:47:30    774s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:47:30    774s] (I)      Custom ignore net properties:
[05/28 16:47:30    774s] (I)      1 : NotLegal
[05/28 16:47:30    774s] (I)      2 : NotSelected
[05/28 16:47:30    774s] (I)      Default ignore net properties:
[05/28 16:47:30    774s] (I)      1 : Special
[05/28 16:47:30    774s] (I)      2 : Analog
[05/28 16:47:30    774s] (I)      3 : Fixed
[05/28 16:47:30    774s] (I)      4 : Skipped
[05/28 16:47:30    774s] (I)      5 : MixedSignal
[05/28 16:47:30    774s] (I)      Prerouted net properties:
[05/28 16:47:30    774s] (I)      1 : NotLegal
[05/28 16:47:30    774s] (I)      2 : Special
[05/28 16:47:30    774s] (I)      3 : Analog
[05/28 16:47:30    774s] (I)      4 : Fixed
[05/28 16:47:30    774s] (I)      5 : Skipped
[05/28 16:47:30    774s] (I)      6 : MixedSignal
[05/28 16:47:30    774s] [NR-eGR] Early global route reroute 1 out of 1149 routable nets
[05/28 16:47:30    774s] [NR-eGR] #prerouted nets         : 0
[05/28 16:47:30    774s] [NR-eGR] #prerouted special nets : 0
[05/28 16:47:30    774s] [NR-eGR] #prerouted wires        : 0
[05/28 16:47:30    774s] [NR-eGR] Read 1149 nets ( ignored 1148 )
[05/28 16:47:30    774s] (I)        Front-side 1149 ( ignored 1148 )
[05/28 16:47:30    774s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:47:30    774s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:47:30    774s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/28 16:47:30    774s] [NR-eGR] #via pillars        : 0
[05/28 16:47:30    774s] [NR-eGR] #must join all port : 0
[05/28 16:47:30    774s] [NR-eGR] #multiple ports     : 0
[05/28 16:47:30    774s] [NR-eGR] #has must join      : 0
[05/28 16:47:30    774s] (I)      Reading macro buffers
[05/28 16:47:30    774s] (I)      Number of macros with buffers: 0
[05/28 16:47:30    774s] (I)      ======= RC Report: Rule 0 ========
[05/28 16:47:30    774s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/28 16:47:30    774s] (I)      ----------------------------------
[05/28 16:47:30    774s] (I)          M2        20.553        0.184 
[05/28 16:47:30    774s] (I)          C1        12.709        0.216 
[05/28 16:47:30    774s] (I)          C2        12.752        0.186 
[05/28 16:47:30    774s] (I)          C3        12.710        0.188 
[05/28 16:47:30    774s] (I)          C4        12.702        0.191 
[05/28 16:47:30    774s] (I)          C5        12.752        0.192 
[05/28 16:47:30    774s] (I)          JA         0.034        0.378 
[05/28 16:47:30    774s] (I)          QA         0.006        0.421 
[05/28 16:47:30    774s] (I)          QB         0.006        0.468 
[05/28 16:47:30    774s] (I)          LB         0.007        0.495 
[05/28 16:47:30    774s] (I)      early_global_route_priority property id does not exist.
[05/28 16:47:30    774s] (I)      Setting up GCell size
[05/28 16:47:30    774s] (I)      Base Grid  :   211 x   209
[05/28 16:47:30    774s] (I)      Final Grid :   106 x   105
[05/28 16:47:30    774s] (I)      Read Num Blocks=14457  Num Prerouted Wires=0  Num CS=0
[05/28 16:47:31    774s] (I)      Layer 1 (H) : #blockages 13781 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:31    774s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:47:31    774s] (I)      Track adjustment: Reducing 21034 tracks (15.00%) for Layer2
[05/28 16:47:31    774s] (I)      Track adjustment: Reducing 15960 tracks (12.00%) for Layer3
[05/28 16:47:31    774s] (I)      Moved 1 terms for better access 
[05/28 16:47:31    774s] (I)      Number of ignored nets                =   1148
[05/28 16:47:31    774s] (I)      Number of connected nets              =      0
[05/28 16:47:31    774s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:47:31    774s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:47:31    774s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:47:31    774s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:47:31    774s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:47:31    774s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:47:31    774s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:47:31    774s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:47:31    774s] (I)      Ndr track 0 does not exist
[05/28 16:47:31    774s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:47:31    774s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:47:31    774s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:47:31    774s] (I)      Site width          :   116  (dbu)
[05/28 16:47:31    774s] (I)      Row height          :   540  (dbu)
[05/28 16:47:31    774s] (I)      GCell row height    :   540  (dbu)
[05/28 16:47:31    774s] (I)      GCell width         :  1080  (dbu)
[05/28 16:47:31    774s] (I)      GCell height        :  1080  (dbu)
[05/28 16:47:31    774s] (I)      Grid                :   106   105    11
[05/28 16:47:31    774s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:47:31    774s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:47:31    774s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:47:31    774s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:47:31    774s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:47:31    774s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:31    774s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:31    774s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:47:31    774s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:47:31    774s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:47:31    774s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:47:31    774s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:47:31    774s] (I)      --------------------------------------------------------
[05/28 16:47:31    774s] 
[05/28 16:47:31    774s] [NR-eGR] ============ Routing rule table ============
[05/28 16:47:31    774s] [NR-eGR] Rule id: 0  Nets: 1
[05/28 16:47:31    774s] [NR-eGR] ========================================
[05/28 16:47:31    774s] [NR-eGR] 
[05/28 16:47:31    774s] (I)      ======== NDR :  =========
[05/28 16:47:31    774s] (I)      +--------------+--------+
[05/28 16:47:31    774s] (I)      |           ID |      0 |
[05/28 16:47:31    774s] (I)      |         Name |        |
[05/28 16:47:31    774s] (I)      |      Default |    yes |
[05/28 16:47:31    774s] (I)      |  Clk Special |     no |
[05/28 16:47:31    774s] (I)      | Hard spacing |     no |
[05/28 16:47:31    774s] (I)      |    NDR track | (none) |
[05/28 16:47:31    774s] (I)      |      NDR via | (none) |
[05/28 16:47:31    774s] (I)      |  Extra space |      0 |
[05/28 16:47:31    774s] (I)      |      Shields |      0 |
[05/28 16:47:31    774s] (I)      |   Demand (H) |      1 |
[05/28 16:47:31    774s] (I)      |   Demand (V) |      1 |
[05/28 16:47:31    774s] (I)      |        #Nets |      1 |
[05/28 16:47:31    774s] (I)      +--------------+--------+
[05/28 16:47:31    774s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:31    774s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:47:31    774s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:31    774s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:47:31    774s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:31    774s] (I)      =============== Blocked Tracks ===============
[05/28 16:47:31    774s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:31    774s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:47:31    774s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:31    774s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |     2 |  149354 |    27561 |        18.45% |
[05/28 16:47:31    774s] (I)      |     3 |  132825 |     4139 |         3.12% |
[05/28 16:47:31    774s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:47:31    774s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:31    774s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] (I)      Reset routing kernel
[05/28 16:47:31    774s] (I)      Started Global Routing ( Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] (I)      totalPins=225  totalGlobalPin=185 (82.22%)
[05/28 16:47:31    774s] (I)      ================= Net Group Info =================
[05/28 16:47:31    774s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:31    774s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:47:31    774s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:31    774s] (I)      |  1 |              1 |        M2(2) |    LB(11) |
[05/28 16:47:31    774s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:31    774s] (I)      total 2D Cap : 780637 = (391724 H, 388913 V)
[05/28 16:47:31    774s] (I)      total 2D Demand : 40 = (40 H, 0 V)
[05/28 16:47:31    774s] (I)      #blocked GCells = 0
[05/28 16:47:31    774s] (I)      #regions = 1
[05/28 16:47:31    774s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1a Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1b Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:31    774s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.024000e+02um
[05/28 16:47:31    774s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:47:31    774s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1c Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1d Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1e Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:31    774s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.024000e+02um
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1f Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1g Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (95 H, 185 V) = (0.02% H, 0.05% V) = (1.026e+02um H, 1.998e+02um V)
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1h Route ============
[05/28 16:47:31    774s] (I)      Usage: 280 = (95 H, 185 V) = (0.02% H, 0.05% V) = (1.026e+02um H, 1.998e+02um V)
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] (I)      ============  Phase 1l Route ============
[05/28 16:47:31    774s] (I)      
[05/28 16:47:31    774s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:47:31    774s] [NR-eGR]                        OverCon            
[05/28 16:47:31    774s] [NR-eGR]                         #Gcell     %Gcell
[05/28 16:47:31    774s] [NR-eGR]        Layer               (1)    OverCon
[05/28 16:47:31    774s] [NR-eGR] ----------------------------------------------
[05/28 16:47:31    774s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      M2 ( 2)         2( 0.02%)   ( 0.02%) 
[05/28 16:47:31    774s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR] ----------------------------------------------
[05/28 16:47:31    774s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[05/28 16:47:31    774s] [NR-eGR] 
[05/28 16:47:31    774s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] (I)      Updating congestion map
[05/28 16:47:31    774s] (I)      total 2D Cap : 782399 = (393217 H, 389182 V)
[05/28 16:47:31    774s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:47:31    774s] (I)      Running track assignment and export wires
[05/28 16:47:31    774s] (I)      Delete wires for 1 nets 
[05/28 16:47:31    774s] (I)      ============= Track Assignment ============
[05/28 16:47:31    774s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:47:31    774s] (I)      Run Multi-thread track assignment
[05/28 16:47:31    774s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] (I)      Started Export ( Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:47:31    774s] [NR-eGR] Total eGR-routed clock nets wire length: 343um, number of vias: 315
[05/28 16:47:31    774s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:31    774s] [NR-eGR] Report for selected net(s) only.
[05/28 16:47:31    774s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:31    774s] [NR-eGR] ------------------------------
[05/28 16:47:31    774s] [NR-eGR]  M1  (1V)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  M2  (2H)            71   242 
[05/28 16:47:31    774s] [NR-eGR]  C1  (3V)           199    73 
[05/28 16:47:31    774s] [NR-eGR]  C2  (4H)            72     0 
[05/28 16:47:31    774s] [NR-eGR]  C3  (5V)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  C4  (6H)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:31    774s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:31    774s] [NR-eGR] ------------------------------
[05/28 16:47:31    774s] [NR-eGR]      Total          343   315 
[05/28 16:47:31    774s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:31    774s] [NR-eGR] Total half perimeter of net bounding box: 74um
[05/28 16:47:31    774s] [NR-eGR] Total length: 343um, number of vias: 315
[05/28 16:47:31    774s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:31    774s] [NR-eGR] Total routed clock nets wire length: 343um, number of vias: 315
[05/28 16:47:31    774s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:31    774s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:31    774s] [NR-eGR] ------------------------------
[05/28 16:47:31    774s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:47:31    774s] [NR-eGR]  M2  (2H)          1663  5373 
[05/28 16:47:31    774s] [NR-eGR]  C1  (3V)          2580  1790 
[05/28 16:47:31    774s] [NR-eGR]  C2  (4H)          1423   670 
[05/28 16:47:31    774s] [NR-eGR]  C3  (5V)           747    10 
[05/28 16:47:31    774s] [NR-eGR]  C4  (6H)             1     0 
[05/28 16:47:31    774s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:31    774s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:31    774s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:31    774s] [NR-eGR] ------------------------------
[05/28 16:47:31    774s] [NR-eGR]      Total         6415  9298 
[05/28 16:47:31    774s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:31    774s] [NR-eGR] Total half perimeter of net bounding box: 4891um
[05/28 16:47:31    774s] [NR-eGR] Total length: 6415um, number of vias: 9298
[05/28 16:47:31    774s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:31    774s] (I)      == Layer wire length by net rule ==
[05/28 16:47:31    774s] (I)                  Default 
[05/28 16:47:31    774s] (I)      --------------------
[05/28 16:47:31    774s] (I)       M1  (1V)       0um 
[05/28 16:47:31    774s] (I)       M2  (2H)    1663um 
[05/28 16:47:31    774s] (I)       C1  (3V)    2580um 
[05/28 16:47:31    774s] (I)       C2  (4H)    1423um 
[05/28 16:47:31    774s] (I)       C3  (5V)     747um 
[05/28 16:47:31    774s] (I)       C4  (6H)       1um 
[05/28 16:47:31    774s] (I)       C5  (7V)       0um 
[05/28 16:47:31    774s] (I)       JA  (8H)       0um 
[05/28 16:47:31    774s] (I)       QA  (9V)       0um 
[05/28 16:47:31    774s] (I)       QB  (10H)      0um 
[05/28 16:47:31    774s] (I)       LB  (11V)      0um 
[05/28 16:47:31    774s] (I)      --------------------
[05/28 16:47:31    774s] (I)           Total   6415um 
[05/28 16:47:31    774s] (I)      == Layer via count by net rule ==
[05/28 16:47:31    774s] (I)                  Default 
[05/28 16:47:31    774s] (I)      --------------------
[05/28 16:47:31    774s] (I)       M1  (1V)      1455 
[05/28 16:47:31    774s] (I)       M2  (2H)      5373 
[05/28 16:47:31    774s] (I)       C1  (3V)      1790 
[05/28 16:47:31    774s] (I)       C2  (4H)       670 
[05/28 16:47:31    774s] (I)       C3  (5V)        10 
[05/28 16:47:31    774s] (I)       C4  (6H)         0 
[05/28 16:47:31    774s] (I)       C5  (7V)         0 
[05/28 16:47:31    774s] (I)       JA  (8H)         0 
[05/28 16:47:31    774s] (I)       QA  (9V)         0 
[05/28 16:47:31    774s] (I)       QB  (10H)        0 
[05/28 16:47:31    774s] (I)       LB  (11V)        0 
[05/28 16:47:31    774s] (I)      --------------------
[05/28 16:47:31    774s] (I)           Total     9298 
[05/28 16:47:31    774s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:31    774s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] [NR-eGR] Finished Early Global Route ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 3.69 MB )
[05/28 16:47:31    774s] (I)      ========================================= Runtime Summary ==========================================
[05/28 16:47:31    774s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/28 16:47:31    774s] (I)      ----------------------------------------------------------------------------------------------------
[05/28 16:47:31    774s] (I)       Early Global Route                             100.00%  652.64 sec  652.74 sec  0.10 sec  0.09 sec 
[05/28 16:47:31    774s] (I)       +-Early Global Route kernel                     94.18%  652.65 sec  652.74 sec  0.09 sec  0.09 sec 
[05/28 16:47:31    774s] (I)       | +-Import and model                            36.95%  652.65 sec  652.69 sec  0.04 sec  0.03 sec 
[05/28 16:47:31    774s] (I)       | | +-Create place DB                            4.84%  652.65 sec  652.66 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Import place data                        4.61%  652.65 sec  652.66 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Read instances and placement           1.52%  652.65 sec  652.66 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Read nets                              2.49%  652.66 sec  652.66 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Create route DB                           25.92%  652.66 sec  652.68 sec  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)       | | | +-Import route data (1T)                  24.87%  652.66 sec  652.68 sec  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Read blockages ( Layer 2-11 )          6.00%  652.66 sec  652.67 sec  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Read routing blockages               0.01%  652.66 sec  652.66 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Read instance blockages              2.75%  652.66 sec  652.66 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Read PG blockages                    1.53%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | | | +-Allocate memory for PG via list    0.08%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Read clock blockages                 0.03%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Read other blockages                 0.02%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Read halo blockages                  0.03%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Read boundary cut boxes              0.01%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Read blackboxes                        0.02%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Read prerouted                         1.23%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Read nets                              0.08%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Set up via pillars                     0.01%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Set up RC info                         0.47%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Initialize 3D grid graph               0.64%  652.67 sec  652.67 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Model blockage capacity               11.38%  652.67 sec  652.68 sec  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | | | | +-Initialize 3D capacity              10.28%  652.67 sec  652.68 sec  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Move terms for access (1T)             0.21%  652.68 sec  652.68 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Read aux data                              0.01%  652.68 sec  652.68 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Others data preparation                    0.05%  652.68 sec  652.68 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Create route kernel                        4.70%  652.68 sec  652.69 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | +-Global Routing                              14.79%  652.69 sec  652.70 sec  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | +-Initialization                             0.13%  652.69 sec  652.69 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Net group 1                               11.92%  652.69 sec  652.70 sec  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | | +-Generate topology                        1.25%  652.69 sec  652.69 sec  0.00 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1a                                 1.34%  652.69 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Pattern routing (1T)                   0.52%  652.69 sec  652.69 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Add via demand to 2D                   0.27%  652.69 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1b                                 0.20%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1c                                 0.02%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1d                                 0.02%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1e                                 0.32%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Route legalization                     0.01%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1f                                 0.02%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1g                                 0.54%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Post Routing                           0.27%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1h                                 0.47%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Post Routing                           0.22%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Phase 1l                                 2.89%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | | +-Layer assignment (1T)                  1.51%  652.70 sec  652.70 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | +-Export cong map                              3.91%  652.70 sec  652.71 sec  0.00 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | +-Export 2D cong map                         0.28%  652.71 sec  652.71 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | +-Extract Global 3D Wires                      0.02%  652.71 sec  652.71 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | +-Track Assignment (1T)                       16.93%  652.71 sec  652.72 sec  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)       | | +-Initialization                             0.03%  652.71 sec  652.71 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Track Assignment Kernel                   15.78%  652.71 sec  652.72 sec  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)       | | +-Free Memory                                0.01%  652.72 sec  652.72 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | +-Export                                      12.05%  652.72 sec  652.74 sec  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | +-Export DB wires                            0.98%  652.72 sec  652.73 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Export all nets                          0.29%  652.73 sec  652.73 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | | +-Set wire vias                            0.05%  652.73 sec  652.73 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Report wirelength                          7.12%  652.73 sec  652.73 sec  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)       | | +-Update net boxes                           2.86%  652.73 sec  652.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | | +-Update timing                              0.01%  652.74 sec  652.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)       | +-Postprocess design                           0.62%  652.74 sec  652.74 sec  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)      ====================== Summary by functions ======================
[05/28 16:47:31    774s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:47:31    774s] (I)      ------------------------------------------------------------------
[05/28 16:47:31    774s] (I)        0  Early Global Route               100.00%  0.10 sec  0.09 sec 
[05/28 16:47:31    774s] (I)        1  Early Global Route kernel         94.18%  0.09 sec  0.09 sec 
[05/28 16:47:31    774s] (I)        2  Import and model                  36.95%  0.04 sec  0.03 sec 
[05/28 16:47:31    774s] (I)        2  Track Assignment (1T)             16.93%  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)        2  Global Routing                    14.79%  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        2  Export                            12.05%  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        2  Export cong map                    3.91%  0.00 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        2  Postprocess design                 0.62%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Create route DB                   25.92%  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)        3  Track Assignment Kernel           15.78%  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)        3  Net group 1                       11.92%  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        3  Report wirelength                  7.12%  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        3  Create place DB                    4.84%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Create route kernel                4.70%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Update net boxes                   2.86%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Export DB wires                    0.98%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Export 2D cong map                 0.28%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Initialization                     0.15%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Others data preparation            0.05%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Import route data (1T)            24.87%  0.02 sec  0.02 sec 
[05/28 16:47:31    774s] (I)        4  Import place data                  4.61%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1l                           2.89%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1a                           1.34%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Generate topology                  1.25%  0.00 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1g                           0.54%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1h                           0.47%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1e                           0.32%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Export all nets                    0.29%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1b                           0.20%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        4  Phase 1f                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Model blockage capacity           11.38%  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        5  Read blockages ( Layer 2-11 )      6.00%  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        5  Read nets                          2.57%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Read instances and placement       1.52%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Layer assignment (1T)              1.51%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Read prerouted                     1.23%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Initialize 3D grid graph           0.64%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Pattern routing (1T)               0.52%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Post Routing                       0.49%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Set up RC info                     0.47%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Add via demand to 2D               0.27%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Move terms for access (1T)         0.21%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        6  Initialize 3D capacity            10.28%  0.01 sec  0.01 sec 
[05/28 16:47:31    774s] (I)        6  Read instance blockages            2.75%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        6  Read PG blockages                  1.53%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] (I)        7  Allocate memory for PG via list    0.08%  0.00 sec  0.00 sec 
[05/28 16:47:31    774s] Running post-eGR process
[05/28 16:47:31    774s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 16:47:31    774s]       Routing using eGR only done.
[05/28 16:47:31    774s] Net route status summary:
[05/28 16:47:31    774s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:31    774s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:31    774s] 
[05/28 16:47:31    774s] CCOPT: Done with clock implementation routing.
[05/28 16:47:31    774s] 
[05/28 16:47:31    774s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 16:47:31    774s]     Clock implementation routing done.
[05/28 16:47:31    774s]     Leaving CCOpt scope - extractRC...
[05/28 16:47:31    774s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/28 16:47:31    774s] Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
[05/28 16:47:31    774s] PreRoute RC Extraction called for design TOP.
[05/28 16:47:31    774s] RC Extraction called in multi-corner(2) mode.
[05/28 16:47:31    774s] RCMode: PreRoute
[05/28 16:47:31    774s]       RC Corner Indexes            0       1   
[05/28 16:47:31    774s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:47:31    774s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:31    774s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:31    774s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:47:31    774s] Shrink Factor                : 1.00000
[05/28 16:47:31    774s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:47:31    774s] Using Quantus QRC technology file ...
[05/28 16:47:31    774s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:31    774s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:47:31    774s] eee: pegSigSF=1.070000
[05/28 16:47:31    774s] Initializing multi-corner resistance tables ...
[05/28 16:47:31    774s] eee: Grid unit RC data computation started
[05/28 16:47:31    774s] eee: Grid unit RC data computation completed
[05/28 16:47:31    774s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:47:31    774s] eee: l=2 avDens=0.046545 usedTrk=323.601480 availTrk=6952.500000 sigTrk=323.601480
[05/28 16:47:31    774s] eee: l=3 avDens=0.132715 usedTrk=477.774076 availTrk=3600.000000 sigTrk=477.774076
[05/28 16:47:31    774s] eee: l=4 avDens=0.073217 usedTrk=263.580000 availTrk=3600.000000 sigTrk=263.580000
[05/28 16:47:31    774s] eee: l=5 avDens=0.047066 usedTrk=138.373333 availTrk=2940.000000 sigTrk=138.373333
[05/28 16:47:31    774s] eee: l=6 avDens=0.000764 usedTrk=0.183333 availTrk=240.000000 sigTrk=0.183333
[05/28 16:47:31    774s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:31    774s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:31    774s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:31    774s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:31    774s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:47:31    774s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:47:31    774s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:47:31    774s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.212821 uaWl=1.000000 uaWlH=0.345700 aWlH=0.000000 lMod=0 pMax=0.847700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:47:31    774s] eee: NetCapCache creation started. (Current Mem: 3830.324M) 
[05/28 16:47:31    774s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3830.324M) 
[05/28 16:47:31    774s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:47:31    774s] eee: Metal Layers Info:
[05/28 16:47:31    774s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:31    774s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:47:31    774s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:31    774s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:47:31    774s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:47:31    774s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:47:31    774s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:47:31    774s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:47:31    774s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:47:31    774s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:47:31    774s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:47:31    774s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:47:31    774s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:47:31    774s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:47:31    774s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:47:31    774s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:47:31    774s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3830.324M)
[05/28 16:47:31    774s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/28 16:47:31    774s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:47:31    774s]     Leaving CCOpt scope - Initializing placement interface...
[05/28 16:47:31    774s] OPERPROF: Starting DPlace-Init at level 1, MEM:3830.3M, EPOCH TIME: 1748465251.201876
[05/28 16:47:31    774s] Processing tracks to init pin-track alignment.
[05/28 16:47:31    774s] z: 1, totalTracks: 1
[05/28 16:47:31    774s] z: 3, totalTracks: 1
[05/28 16:47:31    774s] z: 5, totalTracks: 1
[05/28 16:47:31    774s] z: 7, totalTracks: 1
[05/28 16:47:31    774s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:31    774s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:31    774s] Initializing Route Infrastructure for color support ...
[05/28 16:47:31    774s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3830.3M, EPOCH TIME: 1748465251.202202
[05/28 16:47:31    774s] ### Add 31 auto generated vias to default rule
[05/28 16:47:31    774s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3830.3M, EPOCH TIME: 1748465251.206192
[05/28 16:47:31    774s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:31    774s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:31    774s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3830.3M, EPOCH TIME: 1748465251.215412
[05/28 16:47:31    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:31    775s] OPERPROF:     Starting CMU at level 3, MEM:3830.3M, EPOCH TIME: 1748465251.455979
[05/28 16:47:31    775s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:3830.3M, EPOCH TIME: 1748465251.458574
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:31    775s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.244, MEM:3830.3M, EPOCH TIME: 1748465251.459131
[05/28 16:47:31    775s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3830.3M, EPOCH TIME: 1748465251.459216
[05/28 16:47:31    775s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3830.3M, EPOCH TIME: 1748465251.459530
[05/28 16:47:31    775s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3830.3MB).
[05/28 16:47:31    775s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.258, MEM:3830.3M, EPOCH TIME: 1748465251.460106
[05/28 16:47:31    775s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 16:47:31    775s]     Legalizer reserving space for clock trees
[05/28 16:47:31    775s]     Calling post conditioning for eGRPC...
[05/28 16:47:31    775s]       eGRPC...
[05/28 16:47:31    775s]         eGRPC active optimizations:
[05/28 16:47:31    775s]          - Move Down
[05/28 16:47:31    775s]          - Downsizing before DRV sizing
[05/28 16:47:31    775s]          - DRV fixing with sizing
[05/28 16:47:31    775s]          - Move to fanout
[05/28 16:47:31    775s]          - Cloning
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         Currently running CTS, using active skew data
[05/28 16:47:31    775s]         Loading clock net RC data...
[05/28 16:47:31    775s]         Preprocessing clock nets...
[05/28 16:47:31    775s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[05/28 16:47:31    775s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         ProEngine running disconnected to DB
[05/28 16:47:31    775s]         Disconnecting...
[05/28 16:47:31    775s]         Disconnecting Clock Trees
[05/28 16:47:31    775s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         Reset bufferability constraints...
[05/28 16:47:31    775s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/28 16:47:31    775s]         Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 16:47:31    775s] End AAE Lib Interpolated Model. (MEM=3836.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:31    775s]         Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         Clock DAG hash eGRPC initial state: 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]         CTS services accumulated run-time stats eGRPC initial state:
[05/28 16:47:31    775s]           delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]         Clock DAG stats eGRPC initial state:
[05/28 16:47:31    775s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:31    775s]           sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:31    775s]           misc counts      : r=1, pp=0, mci=0
[05/28 16:47:31    775s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:31    775s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:31    775s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:31    775s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:31    775s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]         Clock DAG net violations eGRPC initial state:
[05/28 16:47:31    775s]           Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:31    775s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/28 16:47:31    775s]           Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:31    775s]         Primary reporting skew groups eGRPC initial state:
[05/28 16:47:31    775s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:31    775s]               min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]               max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]         Skew group summary eGRPC initial state:
[05/28 16:47:31    775s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:31    775s]         eGRPC Moving buffers...
[05/28 16:47:31    775s]           Clock DAG hash before 'eGRPC Moving buffers': 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[05/28 16:47:31    775s]             delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]           Violation analysis...
[05/28 16:47:31    775s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]           Clock DAG hash after 'eGRPC Moving buffers': 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[05/28 16:47:31    775s]             delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/28 16:47:31    775s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:31    775s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:31    775s]             misc counts      : r=1, pp=0, mci=0
[05/28 16:47:31    775s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:31    775s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:31    775s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:31    775s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:31    775s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/28 16:47:31    775s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:31    775s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/28 16:47:31    775s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:31    775s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/28 16:47:31    775s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:31    775s]                 min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]                 max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]           Skew group summary after 'eGRPC Moving buffers':
[05/28 16:47:31    775s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:31    775s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:31    775s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/28 16:47:31    775s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/28 16:47:31    775s]             delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]           Modifying slew-target multiplier from 1 to 0.9
[05/28 16:47:31    775s]           Artificially removing short and long paths...
[05/28 16:47:31    775s]             Clock DAG hash before 'Artificially removing short and long paths': 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[05/28 16:47:31    775s]               delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]               legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]               steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]             For skew_group clk/mode_mission target band (0.000, 0.000)
[05/28 16:47:31    775s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:31    775s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]           Downsizing prefiltering...
[05/28 16:47:31    775s]           Downsizing prefiltering done.
[05/28 16:47:31    775s]           Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/28 16:47:31    775s]           Downsizing Pass 0...
[05/28 16:47:31    775s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/28 16:47:31    775s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]           Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
[05/28 16:47:31    775s]           DoDownSizing Summary : numSized = 0
[05/28 16:47:31    775s]           Reverting slew-target multiplier from 0.9 to 1
[05/28 16:47:31    775s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/28 16:47:31    775s]             delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/28 16:47:31    775s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:31    775s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:31    775s]             misc counts      : r=1, pp=0, mci=0
[05/28 16:47:31    775s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:31    775s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:31    775s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:31    775s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:31    775s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/28 16:47:31    775s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:31    775s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/28 16:47:31    775s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:31    775s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/28 16:47:31    775s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:31    775s]                 min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]                 max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/28 16:47:31    775s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:31    775s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:31    775s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         eGRPC Fixing DRVs...
[05/28 16:47:31    775s]           Clock DAG hash before 'eGRPC Fixing DRVs': 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[05/28 16:47:31    775s]             delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 16:47:31    775s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/28 16:47:31    775s]           
[05/28 16:47:31    775s]           Statistics: Fix DRVs (cell sizing):
[05/28 16:47:31    775s]           ===================================
[05/28 16:47:31    775s]           
[05/28 16:47:31    775s]           Cell changes by Net Type:
[05/28 16:47:31    775s]           
[05/28 16:47:31    775s]           -------------------------------------------------------------------------------------------------
[05/28 16:47:31    775s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/28 16:47:31    775s]           -------------------------------------------------------------------------------------------------
[05/28 16:47:31    775s]           top                0            0           0            0                    0                0
[05/28 16:47:31    775s]           trunk              0            0           0            0                    0                0
[05/28 16:47:31    775s]           leaf               0            0           0            0                    0                0
[05/28 16:47:31    775s]           -------------------------------------------------------------------------------------------------
[05/28 16:47:31    775s]           Total              0            0           0            0                    0                0
[05/28 16:47:31    775s]           -------------------------------------------------------------------------------------------------
[05/28 16:47:31    775s]           
[05/28 16:47:31    775s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/28 16:47:31    775s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/28 16:47:31    775s]           
[05/28 16:47:31    775s]           Clock DAG hash after 'eGRPC Fixing DRVs': 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[05/28 16:47:31    775s]             delay calculator: calls=31315, total_wall_time=1.306s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]             steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/28 16:47:31    775s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:31    775s]             sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:31    775s]             misc counts      : r=1, pp=0, mci=0
[05/28 16:47:31    775s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:31    775s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:31    775s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:31    775s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:31    775s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/28 16:47:31    775s]             Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:31    775s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/28 16:47:31    775s]             Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:31    775s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/28 16:47:31    775s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:31    775s]                 min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]                 max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/28 16:47:31    775s]             skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:47:31    775s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:31    775s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         Slew Diagnostics: After DRV fixing
[05/28 16:47:31    775s]         ==================================
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         Global Causes:
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         -------------------------------------
[05/28 16:47:31    775s]         Cause
[05/28 16:47:31    775s]         -------------------------------------
[05/28 16:47:31    775s]         DRV fixing with buffering is disabled
[05/28 16:47:31    775s]         -------------------------------------
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         Top 5 overslews:
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         ---------------------------------
[05/28 16:47:31    775s]         Overslew    Causes    Driving Pin
[05/28 16:47:31    775s]         ---------------------------------
[05/28 16:47:31    775s]           (empty table)
[05/28 16:47:31    775s]         ---------------------------------
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         -------------------
[05/28 16:47:31    775s]         Cause    Occurences
[05/28 16:47:31    775s]         -------------------
[05/28 16:47:31    775s]           (empty table)
[05/28 16:47:31    775s]         -------------------
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         Violation diagnostics counts from the 0 nodes that have violations:
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         -------------------
[05/28 16:47:31    775s]         Cause    Occurences
[05/28 16:47:31    775s]         -------------------
[05/28 16:47:31    775s]           (empty table)
[05/28 16:47:31    775s]         -------------------
[05/28 16:47:31    775s]         
[05/28 16:47:31    775s]         Reconnecting optimized routes...
[05/28 16:47:31    775s]         Reset timing graph...
[05/28 16:47:31    775s] Ignoring AAE DB Resetting ...
[05/28 16:47:31    775s]         Reset timing graph done.
[05/28 16:47:31    775s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         Violation analysis...
[05/28 16:47:31    775s] End AAE Lib Interpolated Model. (MEM=3884.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:47:31    775s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]         Clock instances to consider for cloning: 0
[05/28 16:47:31    775s]         Reset timing graph...
[05/28 16:47:31    775s] Ignoring AAE DB Resetting ...
[05/28 16:47:31    775s]         Reset timing graph done.
[05/28 16:47:31    775s]         Set dirty flag on 0 instances, 0 nets
[05/28 16:47:31    775s]         Clock DAG hash before routing clock trees: 4373341248299508353 1086807195965620193
[05/28 16:47:31    775s]         CTS services accumulated run-time stats before routing clock trees:
[05/28 16:47:31    775s]           delay calculator: calls=31316, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:47:31    775s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:47:31    775s]           steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:47:31    775s]         Clock DAG stats before routing clock trees:
[05/28 16:47:31    775s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:47:31    775s]           sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:47:31    775s]           misc counts      : r=1, pp=0, mci=0
[05/28 16:47:31    775s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:47:31    775s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:47:31    775s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:47:31    775s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:47:31    775s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:47:31    775s]         Clock DAG net violations before routing clock trees:
[05/28 16:47:31    775s]           Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:47:31    775s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/28 16:47:31    775s]           Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:47:31    775s]         Primary reporting skew groups before routing clock trees:
[05/28 16:47:31    775s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:31    775s]               min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]               max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:47:31    775s]         Skew group summary before routing clock trees:
[05/28 16:47:31    775s]           skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:47:31    775s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:47:31    775s]       eGRPC done.
[05/28 16:47:31    775s]     Calling post conditioning for eGRPC done.
[05/28 16:47:31    775s]   eGR Post Conditioning done.
[05/28 16:47:31    775s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/28 16:47:31    775s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/28 16:47:31    775s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3884.5M, EPOCH TIME: 1748465251.551376
[05/28 16:47:31    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    775s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.040, REAL:0.029, MEM:3829.5M, EPOCH TIME: 1748465251.580452
[05/28 16:47:31    775s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:47:31    775s]   Leaving CCOpt scope - ClockRefiner...
[05/28 16:47:31    775s]   Assigned high priority to 0 instances.
[05/28 16:47:31    775s]   Soft fixed 0 clock instances.
[05/28 16:47:31    775s]   Performing Single Pass Refine Place.
[05/28 16:47:31    775s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/28 16:47:31    775s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3829.5M, EPOCH TIME: 1748465251.601704
[05/28 16:47:31    775s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3829.5M, EPOCH TIME: 1748465251.601853
[05/28 16:47:31    775s] Processing tracks to init pin-track alignment.
[05/28 16:47:31    775s] z: 1, totalTracks: 1
[05/28 16:47:31    775s] z: 3, totalTracks: 1
[05/28 16:47:31    775s] z: 5, totalTracks: 1
[05/28 16:47:31    775s] z: 7, totalTracks: 1
[05/28 16:47:31    775s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:47:31    775s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:47:31    775s] Initializing Route Infrastructure for color support ...
[05/28 16:47:31    775s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3829.5M, EPOCH TIME: 1748465251.602194
[05/28 16:47:31    775s] ### Add 31 auto generated vias to default rule
[05/28 16:47:31    775s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.004, MEM:3829.5M, EPOCH TIME: 1748465251.605962
[05/28 16:47:31    775s] Route Infrastructure Initialized for color support successfully.
[05/28 16:47:31    775s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:47:31    775s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3829.5M, EPOCH TIME: 1748465251.614585
[05/28 16:47:31    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:31    775s] OPERPROF:       Starting CMU at level 4, MEM:3829.5M, EPOCH TIME: 1748465251.855430
[05/28 16:47:31    775s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:3829.5M, EPOCH TIME: 1748465251.858006
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:47:31    775s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.250, REAL:0.244, MEM:3829.5M, EPOCH TIME: 1748465251.858600
[05/28 16:47:31    775s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3829.5M, EPOCH TIME: 1748465251.858688
[05/28 16:47:31    775s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3829.5M, EPOCH TIME: 1748465251.858907
[05/28 16:47:31    775s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3829.5MB).
[05/28 16:47:31    775s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.258, MEM:3829.5M, EPOCH TIME: 1748465251.859471
[05/28 16:47:31    775s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.260, REAL:0.258, MEM:3829.5M, EPOCH TIME: 1748465251.859530
[05/28 16:47:31    775s] TDRefine: refinePlace mode is spiral
[05/28 16:47:31    775s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.7
[05/28 16:47:31    775s] OPERPROF: Starting Refine-Place at level 1, MEM:3829.5M, EPOCH TIME: 1748465251.859706
[05/28 16:47:31    775s] *** Starting refinePlace (0:12:57 mem=3829.5M) ***
[05/28 16:47:31    775s] Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:47:31    775s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3829.5M, EPOCH TIME: 1748465251.860789
[05/28 16:47:31    775s] # Found 0 legal fixed insts to color.
[05/28 16:47:31    775s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3829.5M, EPOCH TIME: 1748465251.860928
[05/28 16:47:31    775s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3829.5M, EPOCH TIME: 1748465251.861410
[05/28 16:47:31    775s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:47:31    775s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3829.5M, EPOCH TIME: 1748465251.862270
[05/28 16:47:31    775s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:31    775s] Set min layer with default ( 2 )
[05/28 16:47:31    775s] Set max layer with default ( 127 )
[05/28 16:47:31    775s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:31    775s] Min route layer (adjusted) = 2
[05/28 16:47:31    775s] Max route layer (adjusted) = 11
[05/28 16:47:31    775s] Set min layer with default ( 2 )
[05/28 16:47:31    775s] Set max layer with default ( 127 )
[05/28 16:47:31    775s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:31    775s] Min route layer (adjusted) = 2
[05/28 16:47:31    775s] Max route layer (adjusted) = 11
[05/28 16:47:31    775s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3829.5M, EPOCH TIME: 1748465251.869075
[05/28 16:47:31    775s] Starting refinePlace ...
[05/28 16:47:31    775s] Set min layer with default ( 2 )
[05/28 16:47:31    775s] Set max layer with default ( 127 )
[05/28 16:47:31    775s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:31    775s] Min route layer (adjusted) = 2
[05/28 16:47:31    775s] Max route layer (adjusted) = 11
[05/28 16:47:31    775s] One DDP V2 for no tweak run.
[05/28 16:47:31    775s] Set min layer with default ( 2 )
[05/28 16:47:31    775s] Set max layer with default ( 127 )
[05/28 16:47:31    775s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:31    775s] Min route layer (adjusted) = 2
[05/28 16:47:31    775s] Max route layer (adjusted) = 11
[05/28 16:47:31    775s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:47:31    775s] DDP markSite nrRow 194 nrJob 194
[05/28 16:47:31    775s]   Spread Effort: high, standalone mode, useDDP on.
[05/28 16:47:31    775s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3845.5MB) @(0:12:57 - 0:12:57).
[05/28 16:47:31    775s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:31    775s] wireLenOptFixPriorityInst 224 inst fixed
[05/28 16:47:31    775s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s]   === Spiral for Logical II: (movable: 1128) ===
[05/28 16:47:31    775s] 
[05/28 16:47:31    775s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:32    775s] 
[05/28 16:47:32    775s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:47:32    775s] 
[05/28 16:47:32    775s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:47:32    775s] 
[05/28 16:47:32    775s]  Info: 0 filler has been deleted!
[05/28 16:47:32    775s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 16:47:32    775s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 16:47:32    775s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:47:32    775s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=3821.5MB) @(0:12:57 - 0:12:57).
[05/28 16:47:32    775s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:47:32    775s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3821.5MB
[05/28 16:47:32    775s] Statistics of distance of Instance movement in refine placement:
[05/28 16:47:32    775s]   maximum (X+Y) =         0.00 um
[05/28 16:47:32    775s]   mean    (X+Y) =         0.00 um
[05/28 16:47:32    775s] Summary Report:
[05/28 16:47:32    775s] Instances move: 0 (out of 1128 movable)
[05/28 16:47:32    775s] Instances flipped: 0
[05/28 16:47:32    775s] Mean displacement: 0.00 um
[05/28 16:47:32    775s] Max displacement: 0.00 um 
[05/28 16:47:32    775s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:47:32    775s] Total instances moved : 0
[05/28 16:47:32    775s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.210, REAL:0.177, MEM:3821.5M, EPOCH TIME: 1748465252.046488
[05/28 16:47:32    775s] Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
[05/28 16:47:32    775s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3821.5MB
[05/28 16:47:32    775s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3821.5MB) @(0:12:57 - 0:12:57).
[05/28 16:47:32    775s] *** Finished refinePlace (0:12:57 mem=3821.5M) ***
[05/28 16:47:32    775s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.7
[05/28 16:47:32    775s] OPERPROF: Finished Refine-Place at level 1, CPU:0.210, REAL:0.188, MEM:3821.5M, EPOCH TIME: 1748465252.047653
[05/28 16:47:32    775s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3821.5M, EPOCH TIME: 1748465252.047784
[05/28 16:47:32    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:47:32    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:32    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:32    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:47:32    775s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.028, MEM:3821.5M, EPOCH TIME: 1748465252.075715
[05/28 16:47:32    775s]   ClockRefiner summary
[05/28 16:47:32    775s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/28 16:47:32    775s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[05/28 16:47:32    775s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
[05/28 16:47:32    775s]   Restoring pStatusCts on 0 clock instances.
[05/28 16:47:32    775s]   Revert refine place priority changes on 0 instances.
[05/28 16:47:32    775s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:47:32    775s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/28 16:47:32    775s]   CCOpt::Phase::Routing...
[05/28 16:47:32    775s]   Clock implementation routing...
[05/28 16:47:32    775s]     Leaving CCOpt scope - Routing Tools...
[05/28 16:47:32    775s] Net route status summary:
[05/28 16:47:32    775s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:32    775s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:47:32    775s]     Routing using eGR in eGR->NR Step...
[05/28 16:47:32    775s]       Early Global Route - eGR->Nr High Frequency step...
[05/28 16:47:32    775s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[05/28 16:47:32    775s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/28 16:47:32    775s] (ccopt eGR): Start to route 1 all nets
[05/28 16:47:32    775s] Running pre-eGR process
[05/28 16:47:32    775s] (I)      Started Early Global Route ( Curr Mem: 3.68 MB )
[05/28 16:47:32    775s] (I)      Initializing eGR engine (clean)
[05/28 16:47:32    775s] Set min layer with default ( 2 )
[05/28 16:47:32    775s] Set max layer with default ( 127 )
[05/28 16:47:32    775s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:32    775s] Min route layer (adjusted) = 2
[05/28 16:47:32    775s] Max route layer (adjusted) = 11
[05/28 16:47:32    775s] (I)      clean place blk overflow:
[05/28 16:47:32    775s] (I)      H : enabled 1.00 0
[05/28 16:47:32    775s] (I)      V : enabled 1.00 0
[05/28 16:47:32    775s] (I)      Initializing eGR engine (clean)
[05/28 16:47:32    775s] Set min layer with default ( 2 )
[05/28 16:47:32    775s] Set max layer with default ( 127 )
[05/28 16:47:32    775s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:47:32    775s] Min route layer (adjusted) = 2
[05/28 16:47:32    775s] Max route layer (adjusted) = 11
[05/28 16:47:32    775s] (I)      clean place blk overflow:
[05/28 16:47:32    775s] (I)      H : enabled 1.00 0
[05/28 16:47:32    775s] (I)      V : enabled 1.00 0
[05/28 16:47:32    775s] (I)      Started Early Global Route kernel ( Curr Mem: 3.68 MB )
[05/28 16:47:32    775s] (I)      Running eGR Cong Clean flow
[05/28 16:47:32    775s] (I)      # wire layers (front) : 12
[05/28 16:47:32    775s] (I)      # wire layers (back)  : 0
[05/28 16:47:32    775s] (I)      min wire layer : 1
[05/28 16:47:32    775s] (I)      max wire layer : 11
[05/28 16:47:32    775s] (I)      # cut layers (front) : 11
[05/28 16:47:32    775s] (I)      # cut layers (back)  : 0
[05/28 16:47:32    775s] (I)      min cut layer : 1
[05/28 16:47:32    775s] (I)      max cut layer : 10
[05/28 16:47:32    775s] (I)      ================================== Layers ===================================
[05/28 16:47:32    775s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:32    775s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:47:32    775s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:32    775s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:47:32    775s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:47:32    775s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:32    775s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:32    775s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:32    775s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:32    775s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:47:32    775s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:47:32    775s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:32    775s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:47:32    775s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:47:32    775s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:32    775s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:47:32    775s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:47:32    775s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:47:32    775s] (I)      Started Import and model ( Curr Mem: 3.68 MB )
[05/28 16:47:32    775s] (I)      == Non-default Options ==
[05/28 16:47:32    775s] (I)      Clean congestion better                            : true
[05/28 16:47:32    775s] (I)      Estimate vias on DPT layer                         : true
[05/28 16:47:32    775s] (I)      Rerouting rounds                                   : 10
[05/28 16:47:32    775s] (I)      Clean congestion layer assignment rounds           : 3
[05/28 16:47:32    775s] (I)      Layer constraints as soft constraints              : true
[05/28 16:47:32    775s] (I)      Soft top layer                                     : true
[05/28 16:47:32    775s] (I)      Skip prospective layer relax nets                  : true
[05/28 16:47:32    775s] (I)      Better NDR handling                                : true
[05/28 16:47:32    775s] (I)      Improved NDR modeling in LA                        : true
[05/28 16:47:32    775s] (I)      Routing cost fix for NDR handling                  : true
[05/28 16:47:32    775s] (I)      Block tracks for preroutes                         : true
[05/28 16:47:32    775s] (I)      Assign IRoute by net group key                     : true
[05/28 16:47:32    775s] (I)      Block unroutable channels                          : true
[05/28 16:47:32    775s] (I)      Block unroutable channels 3D                       : true
[05/28 16:47:32    775s] (I)      Bound layer relaxed segment wl                     : true
[05/28 16:47:32    775s] (I)      Blocked pin reach length threshold                 : 2
[05/28 16:47:32    775s] (I)      Check blockage within NDR space in TA              : true
[05/28 16:47:32    775s] (I)      Skip must join for term with via pillar            : true
[05/28 16:47:32    775s] (I)      Model find APA for IO pin                          : true
[05/28 16:47:32    775s] (I)      On pin location for off pin term                   : true
[05/28 16:47:32    775s] (I)      Handle EOL spacing                                 : true
[05/28 16:47:32    775s] (I)      Merge PG vias by gap                               : true
[05/28 16:47:32    775s] (I)      Maximum routing layer                              : 11
[05/28 16:47:32    775s] (I)      Top routing layer                                  : 11
[05/28 16:47:32    775s] (I)      Ignore routing layer                               : true
[05/28 16:47:32    775s] (I)      Route selected nets only                           : true
[05/28 16:47:32    775s] (I)      Refine MST                                         : true
[05/28 16:47:32    775s] (I)      Honor PRL                                          : true
[05/28 16:47:32    775s] (I)      Strong congestion aware                            : true
[05/28 16:47:32    775s] (I)      Improved initial location for IRoutes              : true
[05/28 16:47:32    775s] (I)      Multi panel TA                                     : true
[05/28 16:47:32    775s] (I)      Penalize wire overlap                              : true
[05/28 16:47:32    775s] (I)      Expand small instance blockage                     : true
[05/28 16:47:32    775s] (I)      Reduce via in TA                                   : true
[05/28 16:47:32    775s] (I)      SS-aware routing                                   : true
[05/28 16:47:32    775s] (I)      Improve tree edge sharing                          : true
[05/28 16:47:32    775s] (I)      Improve 2D via estimation                          : true
[05/28 16:47:32    775s] (I)      Refine Steiner tree                                : true
[05/28 16:47:32    775s] (I)      Build spine tree                                   : true
[05/28 16:47:32    775s] (I)      Model pass through capacity                        : true
[05/28 16:47:32    775s] (I)      Extend blockages by a half GCell                   : true
[05/28 16:47:32    775s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[05/28 16:47:32    775s] (I)      Consider pin shapes                                : true
[05/28 16:47:32    775s] (I)      Consider pin shapes for all nodes                  : true
[05/28 16:47:32    775s] (I)      Consider NR APA                                    : true
[05/28 16:47:32    775s] (I)      Consider IO pin shape                              : true
[05/28 16:47:32    775s] (I)      Fix pin connection bug                             : true
[05/28 16:47:32    775s] (I)      Consider layer RC for local wires                  : true
[05/28 16:47:32    775s] (I)      Honor layer constraint                             : true
[05/28 16:47:32    775s] (I)      Route to clock mesh pin                            : true
[05/28 16:47:32    775s] (I)      LA-aware pin escape length                         : 2
[05/28 16:47:32    775s] (I)      Connect multiple ports                             : true
[05/28 16:47:32    775s] (I)      Split for must join                                : true
[05/28 16:47:32    775s] (I)      Number of threads                                  : 1
[05/28 16:47:32    775s] (I)      Routing effort level                               : 10000
[05/28 16:47:32    775s] (I)      Prefer layer length threshold                      : 8
[05/28 16:47:32    775s] (I)      Overflow penalty cost                              : 10
[05/28 16:47:32    775s] (I)      A-star cost                                        : 0.300000
[05/28 16:47:32    775s] (I)      Misalignment cost                                  : 10.000000
[05/28 16:47:32    775s] (I)      Threshold for short IRoute                         : 6
[05/28 16:47:32    775s] (I)      Via cost during post routing                       : 1.000000
[05/28 16:47:32    775s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/28 16:47:32    775s] (I)      Source-to-sink ratio                               : 0.300000
[05/28 16:47:32    775s] (I)      Scenic ratio bound                                 : 3.000000
[05/28 16:47:32    775s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/28 16:47:32    775s] (I)      Net layer relax scenic ratio                       : 1.250000
[05/28 16:47:32    775s] (I)      Layer demotion scenic scale                        : 1.000000
[05/28 16:47:32    775s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/28 16:47:32    775s] (I)      PG-aware similar topology routing                  : true
[05/28 16:47:32    775s] (I)      Maze routing via cost fix                          : true
[05/28 16:47:32    775s] (I)      Apply PRL on PG terms                              : true
[05/28 16:47:32    775s] (I)      Apply PRL on obs objects                           : true
[05/28 16:47:32    775s] (I)      Handle range-type spacing rules                    : true
[05/28 16:47:32    775s] (I)      PG gap threshold multiplier                        : 10.000000
[05/28 16:47:32    775s] (I)      Parallel spacing query fix                         : true
[05/28 16:47:32    775s] (I)      Force source to root IR                            : true
[05/28 16:47:32    775s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/28 16:47:32    775s] (I)      Multi-pass Schedule                                : {{} {} {}}
[05/28 16:47:32    775s] (I)      Route tie net to shape                             : auto
[05/28 16:47:32    775s] (I)      Do not relax to DPT layer                          : true
[05/28 16:47:32    775s] (I)      No DPT in post routing                             : true
[05/28 16:47:32    775s] (I)      Modeling PG via merging fix                        : true
[05/28 16:47:32    775s] (I)      Shield aware TA                                    : true
[05/28 16:47:32    775s] (I)      Strong shield aware TA                             : true
[05/28 16:47:32    775s] (I)      Overflow calculation fix in LA                     : true
[05/28 16:47:32    775s] (I)      Post routing fix                                   : true
[05/28 16:47:32    775s] (I)      Strong post routing                                : true
[05/28 16:47:32    775s] (I)      Violation on path threshold                        : 1
[05/28 16:47:32    775s] (I)      Pass through capacity modeling                     : true
[05/28 16:47:32    775s] (I)      Read layer and via RC                              : true
[05/28 16:47:32    775s] (I)      Select the non-relaxed segments in post routing stage : true
[05/28 16:47:32    775s] (I)      Select term pin box for io pin                     : true
[05/28 16:47:32    775s] (I)      Penalize NDR sharing                               : true
[05/28 16:47:32    775s] (I)      Enable special modeling                            : false
[05/28 16:47:32    775s] (I)      Keep fixed segments                                : true
[05/28 16:47:32    775s] (I)      Reorder net groups by key                          : true
[05/28 16:47:32    775s] (I)      Increase net scenic ratio                          : true
[05/28 16:47:32    775s] (I)      Method to set GCell size                           : row
[05/28 16:47:32    775s] (I)      Connect multiple ports and must join fix           : true
[05/28 16:47:32    775s] (I)      Avoid high resistance layers                       : true
[05/28 16:47:32    775s] (I)      Segment length threshold                           : 1
[05/28 16:47:32    775s] (I)      Model find APA for IO pin fix                      : true
[05/28 16:47:32    775s] (I)      Avoid connecting non-metal layers                  : true
[05/28 16:47:32    775s] (I)      Use track pitch for NDR                            : true
[05/28 16:47:32    775s] (I)      Decide max and min layer to relax with layer difference : true
[05/28 16:47:32    775s] (I)      Handle non-default track width                     : false
[05/28 16:47:32    775s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:47:32    775s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:47:32    775s] (I)      ============== Pin Summary ==============
[05/28 16:47:32    775s] (I)      +-------+--------+---------+------------+
[05/28 16:47:32    775s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:47:32    775s] (I)      +-------+--------+---------+------------+
[05/28 16:47:32    775s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:47:32    775s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:47:32    775s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:47:32    775s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:47:32    775s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:47:32    775s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:47:32    775s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:47:32    775s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:47:32    775s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:47:32    775s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:47:32    775s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:47:32    775s] (I)      +-------+--------+---------+------------+
[05/28 16:47:32    775s] (I)      Use row-based GCell size
[05/28 16:47:32    775s] (I)      Use row-based GCell align
[05/28 16:47:32    775s] (I)      layer 0 area = 6400
[05/28 16:47:32    775s] (I)      layer 1 area = 8800
[05/28 16:47:32    775s] (I)      layer 2 area = 11000
[05/28 16:47:32    775s] (I)      layer 3 area = 11000
[05/28 16:47:32    775s] (I)      layer 4 area = 11000
[05/28 16:47:32    775s] (I)      layer 5 area = 11000
[05/28 16:47:32    775s] (I)      layer 6 area = 11000
[05/28 16:47:32    775s] (I)      layer 7 area = 810000
[05/28 16:47:32    775s] (I)      layer 8 area = 2000000
[05/28 16:47:32    775s] (I)      layer 9 area = 2000000
[05/28 16:47:32    775s] (I)      layer 10 area = 0
[05/28 16:47:32    775s] (I)      GCell unit size   : 540
[05/28 16:47:32    775s] (I)      GCell multiplier  : 1
[05/28 16:47:32    775s] (I)      GCell row height  : 540
[05/28 16:47:32    775s] (I)      Actual row height : 540
[05/28 16:47:32    775s] (I)      GCell align ref   : 4060 4000
[05/28 16:47:32    775s] [NR-eGR] Track table information for default rule: 
[05/28 16:47:32    775s] [NR-eGR] M1 has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] M2 has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] C1 has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] C2 has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] C3 has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] C4 has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] C5 has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] JA has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] QA has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] QB has single uniform track structure
[05/28 16:47:32    775s] [NR-eGR] LB has single uniform track structure
[05/28 16:47:32    775s] (I)      ========================= Default via ==========================
[05/28 16:47:32    775s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:32    775s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:47:32    775s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:32    775s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:47:32    775s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 16:47:32    775s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:47:32    775s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:47:32    775s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:47:32    775s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:47:32    775s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:47:32    775s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:47:32    775s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:47:32    775s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:47:32    775s] (I)      +----+------------------+--------------------------------------+
[05/28 16:47:32    775s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:47:32    775s] [NR-eGR] Read 4 PG shapes
[05/28 16:47:32    775s] [NR-eGR] Read 0 clock shapes
[05/28 16:47:32    775s] [NR-eGR] Read 0 other shapes
[05/28 16:47:32    775s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:47:32    775s] [NR-eGR] #Instance Blockages : 14055
[05/28 16:47:32    775s] [NR-eGR] #PG Blockages       : 4
[05/28 16:47:32    775s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:47:32    775s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:47:32    775s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:47:32    775s] [NR-eGR] #Other Blockages    : 0
[05/28 16:47:32    775s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:47:32    775s] (I)      Custom ignore net properties:
[05/28 16:47:32    775s] (I)      1 : NotLegal
[05/28 16:47:32    775s] (I)      2 : NotSelected
[05/28 16:47:32    775s] (I)      Default ignore net properties:
[05/28 16:47:32    775s] (I)      1 : Special
[05/28 16:47:32    775s] (I)      2 : Analog
[05/28 16:47:32    775s] (I)      3 : Fixed
[05/28 16:47:32    775s] (I)      4 : Skipped
[05/28 16:47:32    775s] (I)      5 : MixedSignal
[05/28 16:47:32    775s] (I)      Prerouted net properties:
[05/28 16:47:32    775s] (I)      1 : NotLegal
[05/28 16:47:32    775s] (I)      2 : Special
[05/28 16:47:32    775s] (I)      3 : Analog
[05/28 16:47:32    775s] (I)      4 : Fixed
[05/28 16:47:32    775s] (I)      5 : Skipped
[05/28 16:47:32    775s] (I)      6 : MixedSignal
[05/28 16:47:32    775s] [NR-eGR] Early global route reroute 1 out of 1149 routable nets
[05/28 16:47:32    775s] [NR-eGR] #prerouted nets         : 0
[05/28 16:47:32    775s] [NR-eGR] #prerouted special nets : 0
[05/28 16:47:32    775s] [NR-eGR] #prerouted wires        : 0
[05/28 16:47:32    775s] [NR-eGR] Read 1149 nets ( ignored 1148 )
[05/28 16:47:32    775s] (I)        Front-side 1149 ( ignored 1148 )
[05/28 16:47:32    775s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:47:32    775s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:47:32    775s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[05/28 16:47:32    775s] [NR-eGR] #via pillars        : 0
[05/28 16:47:32    775s] [NR-eGR] #must join all port : 0
[05/28 16:47:32    775s] [NR-eGR] #multiple ports     : 0
[05/28 16:47:32    775s] [NR-eGR] #has must join      : 0
[05/28 16:47:32    775s] (I)      Reading macro buffers
[05/28 16:47:32    775s] (I)      Number of macros with buffers: 0
[05/28 16:47:32    775s] (I)      ======= RC Report: Rule 0 ========
[05/28 16:47:32    775s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[05/28 16:47:32    775s] (I)      ----------------------------------
[05/28 16:47:32    775s] (I)          M2        20.553        0.184 
[05/28 16:47:32    775s] (I)          C1        12.709        0.216 
[05/28 16:47:32    775s] (I)          C2        12.752        0.186 
[05/28 16:47:32    775s] (I)          C3        12.710        0.188 
[05/28 16:47:32    775s] (I)          C4        12.702        0.191 
[05/28 16:47:32    775s] (I)          C5        12.752        0.192 
[05/28 16:47:32    775s] (I)          JA         0.034        0.378 
[05/28 16:47:32    775s] (I)          QA         0.006        0.421 
[05/28 16:47:32    775s] (I)          QB         0.006        0.468 
[05/28 16:47:32    775s] (I)          LB         0.007        0.495 
[05/28 16:47:32    775s] (I)      early_global_route_priority property id does not exist.
[05/28 16:47:32    775s] (I)      Setting up GCell size
[05/28 16:47:32    775s] (I)      Base Grid  :   211 x   209
[05/28 16:47:32    775s] (I)      Final Grid :   106 x   105
[05/28 16:47:32    775s] (I)      Read Num Blocks=14457  Num Prerouted Wires=0  Num CS=0
[05/28 16:47:32    775s] (I)      Layer 1 (H) : #blockages 13781 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:47:32    775s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:47:32    775s] (I)      Track adjustment: Reducing 21034 tracks (15.00%) for Layer2
[05/28 16:47:32    775s] (I)      Track adjustment: Reducing 15960 tracks (12.00%) for Layer3
[05/28 16:47:32    775s] (I)      Moved 1 terms for better access 
[05/28 16:47:32    775s] (I)      Number of ignored nets                =   1148
[05/28 16:47:32    775s] (I)      Number of connected nets              =      0
[05/28 16:47:32    775s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 16:47:32    775s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:47:32    775s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:47:32    775s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:47:32    775s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:47:32    775s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:47:32    775s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:47:32    775s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 16:47:32    775s] (I)      Ndr track 0 does not exist
[05/28 16:47:32    775s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:47:32    775s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:47:32    775s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:47:32    775s] (I)      Site width          :   116  (dbu)
[05/28 16:47:32    775s] (I)      Row height          :   540  (dbu)
[05/28 16:47:32    775s] (I)      GCell row height    :   540  (dbu)
[05/28 16:47:32    775s] (I)      GCell width         :  1080  (dbu)
[05/28 16:47:32    775s] (I)      GCell height        :  1080  (dbu)
[05/28 16:47:32    775s] (I)      Grid                :   106   105    11
[05/28 16:47:32    775s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:47:32    775s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:47:32    775s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:47:32    775s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:47:32    775s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:47:32    775s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:32    775s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:47:32    775s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:47:32    775s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:47:32    775s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:47:32    775s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:47:32    775s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:47:32    775s] (I)      --------------------------------------------------------
[05/28 16:47:32    775s] 
[05/28 16:47:32    775s] [NR-eGR] ============ Routing rule table ============
[05/28 16:47:32    775s] [NR-eGR] Rule id: 0  Nets: 1
[05/28 16:47:32    775s] [NR-eGR] ========================================
[05/28 16:47:32    775s] [NR-eGR] 
[05/28 16:47:32    775s] (I)      ======== NDR :  =========
[05/28 16:47:32    775s] (I)      +--------------+--------+
[05/28 16:47:32    775s] (I)      |           ID |      0 |
[05/28 16:47:32    775s] (I)      |         Name |        |
[05/28 16:47:32    775s] (I)      |      Default |    yes |
[05/28 16:47:32    775s] (I)      |  Clk Special |     no |
[05/28 16:47:32    775s] (I)      | Hard spacing |     no |
[05/28 16:47:32    775s] (I)      |    NDR track | (none) |
[05/28 16:47:32    775s] (I)      |      NDR via | (none) |
[05/28 16:47:32    775s] (I)      |  Extra space |      0 |
[05/28 16:47:32    775s] (I)      |      Shields |      0 |
[05/28 16:47:32    775s] (I)      |   Demand (H) |      1 |
[05/28 16:47:32    775s] (I)      |   Demand (V) |      1 |
[05/28 16:47:32    775s] (I)      |        #Nets |      1 |
[05/28 16:47:32    775s] (I)      +--------------+--------+
[05/28 16:47:32    775s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:32    775s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:47:32    775s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:32    775s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:47:32    775s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:47:32    775s] (I)      =============== Blocked Tracks ===============
[05/28 16:47:32    775s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:32    775s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:47:32    775s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:32    775s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |     2 |  149354 |    27561 |        18.45% |
[05/28 16:47:32    775s] (I)      |     3 |  132825 |     4139 |         3.12% |
[05/28 16:47:32    775s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:47:32    775s] (I)      +-------+---------+----------+---------------+
[05/28 16:47:32    775s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] (I)      Reset routing kernel
[05/28 16:47:32    775s] (I)      Started Global Routing ( Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] (I)      totalPins=225  totalGlobalPin=185 (82.22%)
[05/28 16:47:32    775s] (I)      ================= Net Group Info =================
[05/28 16:47:32    775s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:32    775s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:47:32    775s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:32    775s] (I)      |  1 |              1 |        M2(2) |    LB(11) |
[05/28 16:47:32    775s] (I)      +----+----------------+--------------+-----------+
[05/28 16:47:32    775s] (I)      total 2D Cap : 780637 = (391724 H, 388913 V)
[05/28 16:47:32    775s] (I)      total 2D Demand : 40 = (40 H, 0 V)
[05/28 16:47:32    775s] (I)      #blocked GCells = 0
[05/28 16:47:32    775s] (I)      #regions = 1
[05/28 16:47:32    775s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1a Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1b Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:32    775s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.024000e+02um
[05/28 16:47:32    775s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:47:32    775s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1c Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1d Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1e Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:32    775s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.024000e+02um
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1f Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (96 H, 184 V) = (0.02% H, 0.05% V) = (1.037e+02um H, 1.987e+02um V)
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1g Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (95 H, 185 V) = (0.02% H, 0.05% V) = (1.026e+02um H, 1.998e+02um V)
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1h Route ============
[05/28 16:47:32    775s] (I)      Usage: 280 = (95 H, 185 V) = (0.02% H, 0.05% V) = (1.026e+02um H, 1.998e+02um V)
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] (I)      ============  Phase 1l Route ============
[05/28 16:47:32    775s] (I)      
[05/28 16:47:32    775s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:47:32    775s] [NR-eGR]                        OverCon            
[05/28 16:47:32    775s] [NR-eGR]                         #Gcell     %Gcell
[05/28 16:47:32    775s] [NR-eGR]        Layer               (1)    OverCon
[05/28 16:47:32    775s] [NR-eGR] ----------------------------------------------
[05/28 16:47:32    775s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      M2 ( 2)         2( 0.02%)   ( 0.02%) 
[05/28 16:47:32    775s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR] ----------------------------------------------
[05/28 16:47:32    775s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[05/28 16:47:32    775s] [NR-eGR] 
[05/28 16:47:32    775s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] (I)      Updating congestion map
[05/28 16:47:32    775s] (I)      total 2D Cap : 782399 = (393217 H, 389182 V)
[05/28 16:47:32    775s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:47:32    775s] (I)      Running track assignment and export wires
[05/28 16:47:32    775s] (I)      Delete wires for 1 nets 
[05/28 16:47:32    775s] (I)      ============= Track Assignment ============
[05/28 16:47:32    775s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:47:32    775s] (I)      Run Multi-thread track assignment
[05/28 16:47:32    775s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] (I)      Started Export ( Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:47:32    775s] [NR-eGR] Total eGR-routed clock nets wire length: 343um, number of vias: 315
[05/28 16:47:32    775s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:32    775s] [NR-eGR] Report for selected net(s) only.
[05/28 16:47:32    775s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:32    775s] [NR-eGR] ------------------------------
[05/28 16:47:32    775s] [NR-eGR]  M1  (1V)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  M2  (2H)            71   242 
[05/28 16:47:32    775s] [NR-eGR]  C1  (3V)           199    73 
[05/28 16:47:32    775s] [NR-eGR]  C2  (4H)            72     0 
[05/28 16:47:32    775s] [NR-eGR]  C3  (5V)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  C4  (6H)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:32    775s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:32    775s] [NR-eGR] ------------------------------
[05/28 16:47:32    775s] [NR-eGR]      Total          343   315 
[05/28 16:47:32    775s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:32    775s] [NR-eGR] Total half perimeter of net bounding box: 74um
[05/28 16:47:32    775s] [NR-eGR] Total length: 343um, number of vias: 315
[05/28 16:47:32    775s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:32    775s] [NR-eGR] Total routed clock nets wire length: 343um, number of vias: 315
[05/28 16:47:32    775s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:32    775s] [NR-eGR]             Length (um)  Vias 
[05/28 16:47:32    775s] [NR-eGR] ------------------------------
[05/28 16:47:32    775s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:47:32    775s] [NR-eGR]  M2  (2H)          1663  5373 
[05/28 16:47:32    775s] [NR-eGR]  C1  (3V)          2580  1790 
[05/28 16:47:32    775s] [NR-eGR]  C2  (4H)          1423   670 
[05/28 16:47:32    775s] [NR-eGR]  C3  (5V)           747    10 
[05/28 16:47:32    775s] [NR-eGR]  C4  (6H)             1     0 
[05/28 16:47:32    775s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:47:32    775s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:47:32    775s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:47:32    775s] [NR-eGR] ------------------------------
[05/28 16:47:32    775s] [NR-eGR]      Total         6415  9298 
[05/28 16:47:32    775s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:32    775s] [NR-eGR] Total half perimeter of net bounding box: 4891um
[05/28 16:47:32    775s] [NR-eGR] Total length: 6415um, number of vias: 9298
[05/28 16:47:32    775s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:47:32    775s] (I)      == Layer wire length by net rule ==
[05/28 16:47:32    775s] (I)                  Default 
[05/28 16:47:32    775s] (I)      --------------------
[05/28 16:47:32    775s] (I)       M1  (1V)       0um 
[05/28 16:47:32    775s] (I)       M2  (2H)    1663um 
[05/28 16:47:32    775s] (I)       C1  (3V)    2580um 
[05/28 16:47:32    775s] (I)       C2  (4H)    1423um 
[05/28 16:47:32    775s] (I)       C3  (5V)     747um 
[05/28 16:47:32    775s] (I)       C4  (6H)       1um 
[05/28 16:47:32    775s] (I)       C5  (7V)       0um 
[05/28 16:47:32    775s] (I)       JA  (8H)       0um 
[05/28 16:47:32    775s] (I)       QA  (9V)       0um 
[05/28 16:47:32    775s] (I)       QB  (10H)      0um 
[05/28 16:47:32    775s] (I)       LB  (11V)      0um 
[05/28 16:47:32    775s] (I)      --------------------
[05/28 16:47:32    775s] (I)           Total   6415um 
[05/28 16:47:32    775s] (I)      == Layer via count by net rule ==
[05/28 16:47:32    775s] (I)                  Default 
[05/28 16:47:32    775s] (I)      --------------------
[05/28 16:47:32    775s] (I)       M1  (1V)      1455 
[05/28 16:47:32    775s] (I)       M2  (2H)      5373 
[05/28 16:47:32    775s] (I)       C1  (3V)      1790 
[05/28 16:47:32    775s] (I)       C2  (4H)       670 
[05/28 16:47:32    775s] (I)       C3  (5V)        10 
[05/28 16:47:32    775s] (I)       C4  (6H)         0 
[05/28 16:47:32    775s] (I)       C5  (7V)         0 
[05/28 16:47:32    775s] (I)       JA  (8H)         0 
[05/28 16:47:32    775s] (I)       QA  (9V)         0 
[05/28 16:47:32    775s] (I)       QB  (10H)        0 
[05/28 16:47:32    775s] (I)       LB  (11V)        0 
[05/28 16:47:32    775s] (I)      --------------------
[05/28 16:47:32    775s] (I)           Total     9298 
[05/28 16:47:32    775s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:47:32    775s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] [NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.69 MB )
[05/28 16:47:32    775s] (I)      ========================================= Runtime Summary ==========================================
[05/28 16:47:32    775s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/28 16:47:32    775s] (I)      ----------------------------------------------------------------------------------------------------
[05/28 16:47:32    775s] (I)       Early Global Route                             100.00%  653.79 sec  653.91 sec  0.11 sec  0.11 sec 
[05/28 16:47:32    775s] (I)       +-Early Global Route kernel                     94.69%  653.80 sec  653.91 sec  0.11 sec  0.10 sec 
[05/28 16:47:32    775s] (I)       | +-Import and model                            32.18%  653.81 sec  653.84 sec  0.04 sec  0.04 sec 
[05/28 16:47:32    775s] (I)       | | +-Create place DB                            4.29%  653.81 sec  653.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Import place data                        4.08%  653.81 sec  653.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Read instances and placement           1.34%  653.81 sec  653.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Read nets                              2.20%  653.81 sec  653.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Create route DB                           22.52%  653.81 sec  653.84 sec  0.03 sec  0.03 sec 
[05/28 16:47:32    775s] (I)       | | | +-Import route data (1T)                  21.58%  653.81 sec  653.84 sec  0.02 sec  0.02 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Read blockages ( Layer 2-11 )          5.09%  653.81 sec  653.82 sec  0.01 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Read routing blockages               0.01%  653.81 sec  653.81 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Read instance blockages              2.34%  653.81 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Read PG blockages                    1.17%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | | +-Allocate memory for PG via list    0.07%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Read clock blockages                 0.02%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Read other blockages                 0.02%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Read halo blockages                  0.04%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Read boundary cut boxes              0.00%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Read blackboxes                        0.02%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Read prerouted                         1.08%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Read nets                              0.07%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Set up via pillars                     0.01%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Set up RC info                         0.41%  653.82 sec  653.82 sec  0.00 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Initialize 3D grid graph               0.51%  653.82 sec  653.82 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Model blockage capacity               10.00%  653.82 sec  653.84 sec  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | | | | +-Initialize 3D capacity               9.03%  653.82 sec  653.83 sec  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Move terms for access (1T)             0.19%  653.84 sec  653.84 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Read aux data                              0.01%  653.84 sec  653.84 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Others data preparation                    0.03%  653.84 sec  653.84 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Create route kernel                        4.01%  653.84 sec  653.84 sec  0.00 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | +-Global Routing                              18.00%  653.84 sec  653.86 sec  0.02 sec  0.02 sec 
[05/28 16:47:32    775s] (I)       | | +-Initialization                             0.10%  653.84 sec  653.84 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Net group 1                               11.35%  653.84 sec  653.86 sec  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | | +-Generate topology                        1.09%  653.84 sec  653.84 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1a                                 1.18%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Pattern routing (1T)                   0.44%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Add via demand to 2D                   0.25%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1b                                 0.17%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1c                                 0.02%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1d                                 0.02%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1e                                 0.28%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Route legalization                     0.01%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1f                                 0.02%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1g                                 0.51%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Post Routing                           0.27%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1h                                 0.48%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Post Routing                           0.24%  653.85 sec  653.85 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Phase 1l                                 3.31%  653.85 sec  653.86 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | | +-Layer assignment (1T)                  1.84%  653.85 sec  653.86 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | +-Export cong map                              9.48%  653.86 sec  653.87 sec  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | +-Export 2D cong map                         0.40%  653.87 sec  653.87 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | +-Extract Global 3D Wires                      0.03%  653.87 sec  653.87 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | +-Track Assignment (1T)                       15.16%  653.88 sec  653.89 sec  0.02 sec  0.02 sec 
[05/28 16:47:32    775s] (I)       | | +-Initialization                             0.04%  653.88 sec  653.88 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Track Assignment Kernel                   13.91%  653.88 sec  653.89 sec  0.02 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | +-Free Memory                                0.01%  653.89 sec  653.89 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | +-Export                                      10.45%  653.89 sec  653.90 sec  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | +-Export DB wires                            1.05%  653.89 sec  653.89 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Export all nets                          0.39%  653.89 sec  653.89 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | | +-Set wire vias                            0.06%  653.89 sec  653.89 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Report wirelength                          6.02%  653.89 sec  653.90 sec  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)       | | +-Update net boxes                           2.40%  653.90 sec  653.90 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | | +-Update timing                              0.01%  653.90 sec  653.90 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)       | +-Postprocess design                           0.64%  653.90 sec  653.91 sec  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)      ====================== Summary by functions ======================
[05/28 16:47:32    775s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:47:32    775s] (I)      ------------------------------------------------------------------
[05/28 16:47:32    775s] (I)        0  Early Global Route               100.00%  0.11 sec  0.11 sec 
[05/28 16:47:32    775s] (I)        1  Early Global Route kernel         94.69%  0.11 sec  0.10 sec 
[05/28 16:47:32    775s] (I)        2  Import and model                  32.18%  0.04 sec  0.04 sec 
[05/28 16:47:32    775s] (I)        2  Global Routing                    18.00%  0.02 sec  0.02 sec 
[05/28 16:47:32    775s] (I)        2  Track Assignment (1T)             15.16%  0.02 sec  0.02 sec 
[05/28 16:47:32    775s] (I)        2  Export                            10.45%  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        2  Export cong map                    9.48%  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        2  Postprocess design                 0.64%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        2  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Create route DB                   22.52%  0.03 sec  0.03 sec 
[05/28 16:47:32    775s] (I)        3  Track Assignment Kernel           13.91%  0.02 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        3  Net group 1                       11.35%  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        3  Report wirelength                  6.02%  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        3  Create place DB                    4.29%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Create route kernel                4.01%  0.00 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        3  Update net boxes                   2.40%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Export DB wires                    1.05%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Export 2D cong map                 0.40%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Initialization                     0.14%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Others data preparation            0.03%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Import route data (1T)            21.58%  0.02 sec  0.02 sec 
[05/28 16:47:32    775s] (I)        4  Import place data                  4.08%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1l                           3.31%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1a                           1.18%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Generate topology                  1.09%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1g                           0.51%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1h                           0.48%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Export all nets                    0.39%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1e                           0.28%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1b                           0.17%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Set wire vias                      0.06%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        4  Phase 1f                           0.02%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Model blockage capacity           10.00%  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        5  Read blockages ( Layer 2-11 )      5.09%  0.01 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Read nets                          2.27%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Layer assignment (1T)              1.84%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Read instances and placement       1.34%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Read prerouted                     1.08%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Initialize 3D grid graph           0.51%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Post Routing                       0.51%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Pattern routing (1T)               0.44%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Set up RC info                     0.41%  0.00 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        5  Add via demand to 2D               0.25%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Move terms for access (1T)         0.19%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        6  Initialize 3D capacity             9.03%  0.01 sec  0.01 sec 
[05/28 16:47:32    775s] (I)        6  Read instance blockages            2.34%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        6  Read PG blockages                  1.17%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        6  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] (I)        7  Allocate memory for PG via list    0.07%  0.00 sec  0.00 sec 
[05/28 16:47:32    775s] Running post-eGR process
[05/28 16:47:32    775s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 16:47:32    775s]     Routing using eGR in eGR->NR Step done.
[05/28 16:47:32    775s]     Routing using NR in eGR->NR Step...
[05/28 16:47:32    775s] 
[05/28 16:47:32    775s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[05/28 16:47:32    775s]   All net are default rule.
[05/28 16:47:32    775s]   Preferred NanoRoute mode settings: Current
[05/28 16:47:32    775s]       Clock detailed routing...
[05/28 16:47:32    775s]         NanoRoute...
[05/28 16:47:32    776s] #% Begin globalDetailRoute (date=05/28 16:47:32, mem=3916.3M)
[05/28 16:47:32    776s] 
[05/28 16:47:32    776s] globalDetailRoute
[05/28 16:47:32    776s] 
[05/28 16:47:32    776s] #Start globalDetailRoute on Wed May 28 16:47:32 2025
[05/28 16:47:32    776s] #
[05/28 16:47:32    776s] ### Time Record (globalDetailRoute) is installed.
[05/28 16:47:32    776s] ### Time Record (Pre Callback) is installed.
[05/28 16:47:32    776s] ### Time Record (Pre Callback) is uninstalled.
[05/28 16:47:32    776s] ### Time Record (DB Import) is installed.
[05/28 16:47:32    776s] ### Time Record (Timing Data Generation) is installed.
[05/28 16:47:32    776s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 16:47:32    776s] ### Add 31 auto generated vias to default rule
[05/28 16:47:32    776s] ### info: trigger full reload of library data.
[05/28 16:47:32    776s] ### Add 137 auto generated vias to default rule
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 16:47:33    777s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 16:47:33    777s] #To increase the message display limit, refer to the product command reference manual.
[05/28 16:47:33    777s] ### Net info: total nets: 1151
[05/28 16:47:33    777s] ### Net info: dirty nets: 0
[05/28 16:47:33    777s] ### Net info: marked as disconnected nets: 0
[05/28 16:47:33    777s] ### Net info: fully routed nets: 1
[05/28 16:47:33    777s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 16:47:33    777s] ### Net info: unrouted nets: 1148
[05/28 16:47:33    777s] ### Net info: re-extraction nets: 0
[05/28 16:47:33    777s] ### Net info: selected nets: 1
[05/28 16:47:33    777s] ### Net info: ignored nets: 0
[05/28 16:47:33    777s] ### Net info: skip routing nets: 0
[05/28 16:47:33    777s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:47:33    777s] ### import design signature (4): route=59189311 fixed_route=361598059 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=853762422 dirty_area=0 del_dirty_area=0 cell=143215763 placement=2146619690 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1 timing=361598059 sns=361598059
[05/28 16:47:33    777s] ### Time Record (DB Import) is uninstalled.
[05/28 16:47:33    777s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 16:47:33    777s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:47:33    777s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:47:33    777s] #
[05/28 16:47:33    777s] #Wire/Via statistics before line assignment ...
[05/28 16:47:33    777s] #Total wire length = 343 um.
[05/28 16:47:33    777s] #Total half perimeter of net bounding box = 75 um.
[05/28 16:47:33    777s] #Total wire length on LAYER M1 = 0 um.
[05/28 16:47:33    777s] #Total wire length on LAYER M2 = 71 um.
[05/28 16:47:33    777s] #Total wire length on LAYER C1 = 199 um.
[05/28 16:47:33    777s] #Total wire length on LAYER C2 = 72 um.
[05/28 16:47:33    777s] #Total wire length on LAYER C3 = 0 um.
[05/28 16:47:33    777s] #Total wire length on LAYER C4 = 0 um.
[05/28 16:47:33    777s] #Total wire length on LAYER C5 = 0 um.
[05/28 16:47:33    777s] #Total wire length on LAYER JA = 0 um.
[05/28 16:47:33    777s] #Total wire length on LAYER QA = 0 um.
[05/28 16:47:33    777s] #Total wire length on LAYER QB = 0 um.
[05/28 16:47:33    777s] #Total wire length on LAYER LB = 0 um.
[05/28 16:47:33    777s] #Total number of vias = 315
[05/28 16:47:33    777s] #Up-Via Summary (total 315):
[05/28 16:47:33    777s] #           
[05/28 16:47:33    777s] #-----------------------
[05/28 16:47:33    777s] # M2                242
[05/28 16:47:33    777s] # C1                 73
[05/28 16:47:33    777s] #-----------------------
[05/28 16:47:33    777s] #                   315 
[05/28 16:47:33    777s] #
[05/28 16:47:33    777s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:47:33    777s] ### Time Record (Data Preparation) is installed.
[05/28 16:47:33    777s] #Start routing data preparation on Wed May 28 16:47:33 2025
[05/28 16:47:33    777s] #
[05/28 16:47:33    777s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:47:33    777s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:47:34    778s] ### Time Record (Cell Pin Access) is installed.
[05/28 16:47:34    778s] #Initial pin access analysis.
[05/28 16:47:56    800s] #Detail pin access analysis.
[05/28 16:48:30    834s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 16:48:30    834s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 16:48:30    834s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 16:48:30    834s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 16:48:30    834s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 16:48:30    834s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 16:48:30    834s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 16:48:30    834s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 16:48:30    834s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 16:48:30    834s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 16:48:30    834s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 16:48:30    834s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 16:48:30    834s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 16:48:30    834s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 16:48:30    834s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 16:48:30    834s] #pin_access_rlayer=3(C1)
[05/28 16:48:30    834s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 16:48:30    834s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 16:48:30    834s] #enable_dpt_layer_shield=F
[05/28 16:48:30    834s] #has_line_end_grid=F
[05/28 16:48:30    834s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3890.53 (MB), peak = 3977.75 (MB)
[05/28 16:48:30    834s] #Regenerating Ggrids automatically.
[05/28 16:48:30    834s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 16:48:30    834s] #Using automatically generated G-grids.
[05/28 16:48:32    836s] #Done routing data preparation.
[05/28 16:48:32    836s] #cpu time = 00:00:59, elapsed time = 00:00:59, memory = 3914.09 (MB), peak = 3977.75 (MB)
[05/28 16:48:32    836s] ### Time Record (Data Preparation) is uninstalled.
[05/28 16:48:32    836s] ### Time Record (Data Preparation) is installed.
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] ### Time Record (Data Preparation) is uninstalled.
[05/28 16:48:32    836s] #Start instance access analysis using 1 thread...
[05/28 16:48:32    836s] #Set layer M1 to be advanced pin access layer.
[05/28 16:48:32    836s] ### Time Record (Instance Pin Access) is installed.
[05/28 16:48:32    836s] #Set instance access analysis scope 40.65000, -2.16000, 71.14200, 50.85000
[05/28 16:48:32    836s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 16:48:32    836s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:48:32    836s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:48:32    836s] eee: pegSigSF=1.070000
[05/28 16:48:32    836s] Initializing multi-corner resistance tables ...
[05/28 16:48:32    836s] eee: Grid unit RC data computation started
[05/28 16:48:32    836s] eee: Grid unit RC data computation completed
[05/28 16:48:32    836s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:48:32    836s] eee: l=2 avDens=0.005503 usedTrk=15.601851 availTrk=2835.000000 sigTrk=15.601851
[05/28 16:48:32    836s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:32    836s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:48:32    836s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:48:32    836s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.345700 aWlH=0.000000 lMod=0 pMax=0.847700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:48:32    836s] eee: NetCapCache creation started. (Current Mem: 3836.848M) 
[05/28 16:48:32    836s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3836.848M) 
[05/28 16:48:32    836s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:48:32    836s] eee: Metal Layers Info:
[05/28 16:48:32    836s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:48:32    836s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:48:32    836s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:48:32    836s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:48:32    836s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:48:32    836s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:48:32    836s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:48:32    836s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:48:32    836s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:48:32    836s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:48:32    836s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:48:32    836s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:48:32    836s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:48:32    836s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:48:32    836s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:48:32    836s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:48:32    836s] ### Successfully loaded pre-route RC model
[05/28 16:48:32    836s] ### Time Record (Line Assignment) is installed.
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Distribution of nets:
[05/28 16:48:32    836s] #  
[05/28 16:48:32    836s] # #pin range           #net       % 
[05/28 16:48:32    836s] #------------------------------------
[05/28 16:48:32    836s] #          2             472 ( 41.0%)
[05/28 16:48:32    836s] #          3             337 ( 29.3%)
[05/28 16:48:32    836s] #          4             178 ( 15.5%)
[05/28 16:48:32    836s] #          5              59 (  5.1%)
[05/28 16:48:32    836s] #          6              34 (  3.0%)
[05/28 16:48:32    836s] #          7              17 (  1.5%)
[05/28 16:48:32    836s] #          8              17 (  1.5%)
[05/28 16:48:32    836s] #          9               7 (  0.6%)
[05/28 16:48:32    836s] #  10  -  19              18 (  1.6%)
[05/28 16:48:32    836s] #  20  -  29               5 (  0.4%)
[05/28 16:48:32    836s] #  40  -  49               1 (  0.1%)
[05/28 16:48:32    836s] #  50  -  59               1 (  0.1%)
[05/28 16:48:32    836s] #  60  -  69               2 (  0.2%)
[05/28 16:48:32    836s] #  200 - 299               1 (  0.1%)
[05/28 16:48:32    836s] #     >=2000               0 (  0.0%)
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Total: 1151 nets, 1149 non-trivial nets
[05/28 16:48:32    836s] #                                    #net       % 
[05/28 16:48:32    836s] #-------------------------------------------------
[05/28 16:48:32    836s] #  Fully global routed                  1 ( 0.1%)
[05/28 16:48:32    836s] #  Clock                                1
[05/28 16:48:32    836s] #  Prefer layer range                1149
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Nets in 2 layer ranges:
[05/28 16:48:32    836s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[05/28 16:48:32    836s] #---------------------------------------------------------
[05/28 16:48:32    836s] #              -----             7 C5*       1148 ( 99.9%)
[05/28 16:48:32    836s] #          *    3 C1             7 C5*          1 (  0.1%)
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #1 net selected.
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] ### 
[05/28 16:48:32    836s] ### Net length summary before Line Assignment:
[05/28 16:48:32    836s] ### Layer   H-Len   V-Len         Total       #Up-Via
[05/28 16:48:32    836s] ### -------------------------------------------------
[05/28 16:48:32    836s] ###  1 M1       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ###  2 M2      66       0      66( 19%)     688( 90%)
[05/28 16:48:32    836s] ###  3 C1       0     203     203( 59%)      73( 10%)
[05/28 16:48:32    836s] ###  4 C2      72       0      72( 21%)       0(  0%)
[05/28 16:48:32    836s] ###  5 C3       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ###  6 C4       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ###  7 C5       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ###  8 JA       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ###  9 QA       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ### 10 QB       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ### 11 LB       0       0       0(  0%)       0(  0%)
[05/28 16:48:32    836s] ### -------------------------------------------------
[05/28 16:48:32    836s] ###           138     203     342           761      
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #..
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] #Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] ### 
[05/28 16:48:32    836s] ### Top 10 overlap violations ...
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (64.78800, 33.64050, 64.83200, 33.99950), length: 0.35900, total: 0.54600
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (57.94800, 45.92050, 57.99200, 46.27950), length: 0.35900, total: 0.35900
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (61.36800, 22.44650, 61.41200, 22.72350), length: 0.27700, total: 0.27700
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (59.92800, 30.63650, 59.97200, 30.91350), length: 0.27700, total: 0.55400
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (59.92800, 31.08650, 59.97200, 31.36350), length: 0.27700, total: 0.55400
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (62.89800, 21.45650, 62.94200, 21.64350), length: 0.18700, total: 0.18700
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (64.78800, 33.33650, 64.83200, 33.52350), length: 0.18700, total: 0.54600
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (61.54800, 45.22550, 61.59200, 45.39450), length: 0.16900, total: 0.16900
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (57.13800, 29.68050, 57.18200, 29.69950), length: 0.01900, total: 0.01900
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ###   Net: clk
[05/28 16:48:32    836s] ###     C1: (66.76800, 31.84050, 66.81200, 31.85950), length: 0.01900, total: 0.01900
[05/28 16:48:32    836s] ###       fixed object
[05/28 16:48:32    836s] ### 
[05/28 16:48:32    836s] ### Net length and overlap summary after Line Assignment:
[05/28 16:48:32    836s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[05/28 16:48:32    836s] ### --------------------------------------------------------------------------
[05/28 16:48:32    836s] ###  1 M1       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ###  2 M2     103       0     103( 27%)     342( 83%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ###  3 C1       0     201     201( 53%)      68( 17%)   10(100%)     2(100.0%)
[05/28 16:48:32    836s] ###  4 C2      75       0      75( 20%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ###  5 C3       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ###  6 C4       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ###  7 C5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ###  8 JA       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ###  9 QA       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ### 10 QB       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ### 11 LB       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[05/28 16:48:32    836s] ### --------------------------------------------------------------------------
[05/28 16:48:32    836s] ###           178     201     380           410         10           2        
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Line Assignment statistics:
[05/28 16:48:32    836s] #Cpu time = 00:00:00
[05/28 16:48:32    836s] #Elapsed time = 00:00:00
[05/28 16:48:32    836s] #Increased memory = 1.77 (MB)
[05/28 16:48:32    836s] #Total memory = 3921.62 (MB)
[05/28 16:48:32    836s] #Peak memory = 3977.75 (MB)
[05/28 16:48:32    836s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
[05/28 16:48:32    836s] ### Time Record (Line Assignment) is uninstalled.
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Wire/Via statistics after line assignment ...
[05/28 16:48:32    836s] #Total wire length = 380 um.
[05/28 16:48:32    836s] #Total half perimeter of net bounding box = 75 um.
[05/28 16:48:32    836s] #Total wire length on LAYER M1 = 0 um.
[05/28 16:48:32    836s] #Total wire length on LAYER M2 = 103 um.
[05/28 16:48:32    836s] #Total wire length on LAYER C1 = 201 um.
[05/28 16:48:32    836s] #Total wire length on LAYER C2 = 76 um.
[05/28 16:48:32    836s] #Total wire length on LAYER C3 = 0 um.
[05/28 16:48:32    836s] #Total wire length on LAYER C4 = 0 um.
[05/28 16:48:32    836s] #Total wire length on LAYER C5 = 0 um.
[05/28 16:48:32    836s] #Total wire length on LAYER JA = 0 um.
[05/28 16:48:32    836s] #Total wire length on LAYER QA = 0 um.
[05/28 16:48:32    836s] #Total wire length on LAYER QB = 0 um.
[05/28 16:48:32    836s] #Total wire length on LAYER LB = 0 um.
[05/28 16:48:32    836s] #Total number of vias = 410
[05/28 16:48:32    836s] #Up-Via Summary (total 410):
[05/28 16:48:32    836s] #           
[05/28 16:48:32    836s] #-----------------------
[05/28 16:48:32    836s] # M2                342
[05/28 16:48:32    836s] # C1                 68
[05/28 16:48:32    836s] #-----------------------
[05/28 16:48:32    836s] #                   410 
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Routing data preparation, pin analysis, line assignment statistics:
[05/28 16:48:32    836s] #Cpu time = 00:00:59
[05/28 16:48:32    836s] #Elapsed time = 00:00:59
[05/28 16:48:32    836s] #Increased memory = 37.54 (MB)
[05/28 16:48:32    836s] #Total memory = 3919.78 (MB)
[05/28 16:48:32    836s] #Peak memory = 3977.75 (MB)
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] #Skip comparing routing design signature in db-snapshot flow
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] ### Time Record (Detail Routing) is installed.
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] ### Time Record (Data Preparation) is installed.
[05/28 16:48:32    836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:32    836s] ### Time Record (Data Preparation) is uninstalled.
[05/28 16:48:32    836s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 16:48:32    836s] #
[05/28 16:48:32    836s] #Start Detail Routing..
[05/28 16:48:32    836s] #start initial detail routing ...
[05/28 16:48:32    836s] ### Design has 1 dirty net
[05/28 16:48:33    837s] ### Gcell dirty-map stats: routing = 11.58%, drc-check-only = 0.51%
[05/28 16:48:33    837s] #   number of violations = 6
[05/28 16:48:33    837s] #
[05/28 16:48:33    837s] #  By Layer and Type:
[05/28 16:48:33    837s] #
[05/28 16:48:33    837s] #---------+-------+------+------+------+-------+-------+
[05/28 16:48:33    837s] #  -      | MetSpc| Notch| Short| Color| EOLCol| Totals|
[05/28 16:48:33    837s] #---------+-------+------+------+------+-------+-------+
[05/28 16:48:33    837s] #  M1     |      0|     0|     0|     0|      0|      0|
[05/28 16:48:33    837s] #  M2     |      1|     1|     1|     2|      1|      6|
[05/28 16:48:33    837s] #  Totals |      1|     1|     1|     2|      1|      6|
[05/28 16:48:33    837s] #---------+-------+------+------+------+-------+-------+
[05/28 16:48:33    837s] #
[05/28 16:48:33    837s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3932.61 (MB), peak = 4001.24 (MB)
[05/28 16:48:33    837s] #start 1st optimization iteration ...
[05/28 16:48:34    838s] ### Gcell dirty-map stats: routing = 11.58%, drc-check-only = 0.51%
[05/28 16:48:34    838s] #   number of violations = 0
[05/28 16:48:34    838s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3934.10 (MB), peak = 4001.24 (MB)
[05/28 16:48:34    838s] #Complete Detail Routing.
[05/28 16:48:34    838s] #Total wire length = 399 um.
[05/28 16:48:34    838s] #Total half perimeter of net bounding box = 75 um.
[05/28 16:48:34    838s] #Total wire length on LAYER M1 = 0 um.
[05/28 16:48:34    838s] #Total wire length on LAYER M2 = 98 um.
[05/28 16:48:34    838s] #Total wire length on LAYER C1 = 223 um.
[05/28 16:48:34    838s] #Total wire length on LAYER C2 = 78 um.
[05/28 16:48:34    838s] #Total wire length on LAYER C3 = 0 um.
[05/28 16:48:34    838s] #Total wire length on LAYER C4 = 0 um.
[05/28 16:48:34    838s] #Total wire length on LAYER C5 = 0 um.
[05/28 16:48:34    838s] #Total wire length on LAYER JA = 0 um.
[05/28 16:48:34    838s] #Total wire length on LAYER QA = 0 um.
[05/28 16:48:34    838s] #Total wire length on LAYER QB = 0 um.
[05/28 16:48:34    838s] #Total wire length on LAYER LB = 0 um.
[05/28 16:48:34    838s] #Total number of vias = 271
[05/28 16:48:34    838s] #Up-Via Summary (total 271):
[05/28 16:48:34    838s] #           
[05/28 16:48:34    838s] #-----------------------
[05/28 16:48:34    838s] # M2                196
[05/28 16:48:34    838s] # C1                 75
[05/28 16:48:34    838s] #-----------------------
[05/28 16:48:34    838s] #                   271 
[05/28 16:48:34    838s] #
[05/28 16:48:34    838s] #Total number of DRC violations = 0
[05/28 16:48:34    838s] ### Time Record (Detail Routing) is uninstalled.
[05/28 16:48:34    838s] #Cpu time = 00:00:01
[05/28 16:48:34    838s] #Elapsed time = 00:00:01
[05/28 16:48:34    838s] #Increased memory = 14.29 (MB)
[05/28 16:48:34    838s] #Total memory = 3934.12 (MB)
[05/28 16:48:34    838s] #Peak memory = 4001.24 (MB)
[05/28 16:48:34    838s] #detailRoute Statistics:
[05/28 16:48:34    838s] #Cpu time = 00:00:01
[05/28 16:48:34    838s] #Elapsed time = 00:00:01
[05/28 16:48:34    838s] #Increased memory = 14.36 (MB)
[05/28 16:48:34    838s] #Total memory = 3934.13 (MB)
[05/28 16:48:34    838s] #Peak memory = 4001.24 (MB)
[05/28 16:48:34    838s] ### Time Record (DB Export) is installed.
[05/28 16:48:34    838s] Extracting standard cell pins and blockage ...... 
[05/28 16:48:34    838s] Pin and blockage extraction finished
[05/28 16:48:34    838s] ### export design design signature (11): route=142280080 fixed_route=361598059 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=97740462 dirty_area=0 del_dirty_area=0 cell=143215763 placement=2146249258 pin_access=1866611543 inst_pattern=1260650573 inst_orient=775738138 via=1681576828 routing_via=1401398896 timing=361598059 sns=361598059
[05/28 16:48:34    838s] ### Time Record (DB Export) is uninstalled.
[05/28 16:48:34    838s] ### Time Record (Post Callback) is installed.
[05/28 16:48:34    838s] ### Time Record (Post Callback) is uninstalled.
[05/28 16:48:34    838s] #
[05/28 16:48:34    838s] #globalDetailRoute statistics:
[05/28 16:48:34    838s] #Cpu time = 00:01:02
[05/28 16:48:34    838s] #Elapsed time = 00:01:02
[05/28 16:48:34    838s] #Increased memory = 19.24 (MB)
[05/28 16:48:34    838s] #Total memory = 3935.64 (MB)
[05/28 16:48:34    838s] #Peak memory = 4001.24 (MB)
[05/28 16:48:34    838s] #Number of warnings = 36
[05/28 16:48:34    838s] #Total number of warnings = 73
[05/28 16:48:34    838s] #Number of fails = 0
[05/28 16:48:34    838s] #Total number of fails = 0
[05/28 16:48:34    838s] #Complete globalDetailRoute on Wed May 28 16:48:34 2025
[05/28 16:48:34    838s] #
[05/28 16:48:34    838s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1866611543 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 16:48:34    838s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:34    838s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:34    838s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:34    838s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 16:48:34    838s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 16:48:34    838s] #
[05/28 16:48:34    838s] #  Scalability Statistics
[05/28 16:48:34    838s] #
[05/28 16:48:34    838s] #-------------------------+---------+-------------+------------+
[05/28 16:48:34    838s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/28 16:48:34    838s] #-------------------------+---------+-------------+------------+
[05/28 16:48:34    838s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 16:48:34    838s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 16:48:34    838s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 16:48:34    838s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[05/28 16:48:34    838s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 16:48:34    838s] #  Cell Pin Access        | 00:00:56|     00:00:56|         1.0|
[05/28 16:48:34    838s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 16:48:34    838s] #  Data Preparation       | 00:00:03|     00:00:03|         1.0|
[05/28 16:48:34    838s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[05/28 16:48:34    838s] #  Detail Routing         | 00:00:01|     00:00:01|         1.0|
[05/28 16:48:34    838s] #  Entire Command         | 00:01:02|     00:01:02|         1.0|
[05/28 16:48:34    838s] #-------------------------+---------+-------------+------------+
[05/28 16:48:34    838s] #
[05/28 16:48:34    838s] #% End globalDetailRoute (date=05/28 16:48:34, total cpu=0:01:02, real=0:01:02, peak res=4001.2M, current mem=3934.8M)
[05/28 16:48:34    838s]         NanoRoute done. (took cpu=0:01:02 real=0:01:02)
[05/28 16:48:34    838s]       Clock detailed routing done.
[05/28 16:48:34    838s] Skipping check of guided vs. routed net lengths.
[05/28 16:48:34    838s] Set FIXED routing status on 1 net(s)
[05/28 16:48:34    838s]       Route Remaining Unrouted Nets...
[05/28 16:48:34    838s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/28 16:48:34    838s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3838.2M, EPOCH TIME: 1748465314.477345
[05/28 16:48:34    838s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] Cell TOP LLGs are deleted
[05/28 16:48:34    838s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3838.2M, EPOCH TIME: 1748465314.478115
[05/28 16:48:34    838s] [oiLAM] Zs 11, 12
[05/28 16:48:34    838s] ### Creating LA Mngr. totSessionCpu=0:13:59 mem=3838.2M
[05/28 16:48:34    838s] ### Creating LA Mngr, finished. totSessionCpu=0:13:59 mem=3838.2M
[05/28 16:48:34    838s] Running pre-eGR process
[05/28 16:48:34    838s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      Initializing eGR engine (regular)
[05/28 16:48:34    838s] Set min layer with default ( 2 )
[05/28 16:48:34    838s] Set max layer with default ( 127 )
[05/28 16:48:34    838s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:48:34    838s] Min route layer (adjusted) = 2
[05/28 16:48:34    838s] Max route layer (adjusted) = 11
[05/28 16:48:34    838s] (I)      clean place blk overflow:
[05/28 16:48:34    838s] (I)      H : enabled 1.00 0
[05/28 16:48:34    838s] (I)      V : enabled 1.00 0
[05/28 16:48:34    838s] (I)      Initializing eGR engine (regular)
[05/28 16:48:34    838s] Set min layer with default ( 2 )
[05/28 16:48:34    838s] Set max layer with default ( 127 )
[05/28 16:48:34    838s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:48:34    838s] Min route layer (adjusted) = 2
[05/28 16:48:34    838s] Max route layer (adjusted) = 11
[05/28 16:48:34    838s] (I)      clean place blk overflow:
[05/28 16:48:34    838s] (I)      H : enabled 1.00 0
[05/28 16:48:34    838s] (I)      V : enabled 1.00 0
[05/28 16:48:34    838s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      Running eGR Regular flow
[05/28 16:48:34    838s] (I)      # wire layers (front) : 12
[05/28 16:48:34    838s] (I)      # wire layers (back)  : 0
[05/28 16:48:34    838s] (I)      min wire layer : 1
[05/28 16:48:34    838s] (I)      max wire layer : 11
[05/28 16:48:34    838s] (I)      # cut layers (front) : 11
[05/28 16:48:34    838s] (I)      # cut layers (back)  : 0
[05/28 16:48:34    838s] (I)      min cut layer : 1
[05/28 16:48:34    838s] (I)      max cut layer : 10
[05/28 16:48:34    838s] (I)      ================================== Layers ===================================
[05/28 16:48:34    838s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:48:34    838s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:48:34    838s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:48:34    838s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:48:34    838s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:48:34    838s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:48:34    838s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:48:34    838s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:48:34    838s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:48:34    838s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:48:34    838s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:48:34    838s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:48:34    838s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:48:34    838s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:48:34    838s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:48:34    838s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:48:34    838s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:48:34    838s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:48:34    838s] (I)      Started Import and model ( Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      == Non-default Options ==
[05/28 16:48:34    838s] (I)      Maximum routing layer                              : 11
[05/28 16:48:34    838s] (I)      Top routing layer                                  : 11
[05/28 16:48:34    838s] (I)      Number of threads                                  : 1
[05/28 16:48:34    838s] (I)      Route tie net to shape                             : auto
[05/28 16:48:34    838s] (I)      Method to set GCell size                           : row
[05/28 16:48:34    838s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:48:34    838s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:48:34    838s] (I)      ============== Pin Summary ==============
[05/28 16:48:34    838s] (I)      +-------+--------+---------+------------+
[05/28 16:48:34    838s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:48:34    838s] (I)      +-------+--------+---------+------------+
[05/28 16:48:34    838s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:48:34    838s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:48:34    838s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:48:34    838s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:48:34    838s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:48:34    838s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:48:34    838s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:48:34    838s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:48:34    838s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:48:34    838s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:48:34    838s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:48:34    838s] (I)      +-------+--------+---------+------------+
[05/28 16:48:34    838s] (I)      Use row-based GCell size
[05/28 16:48:34    838s] (I)      Use row-based GCell align
[05/28 16:48:34    838s] (I)      layer 0 area = 6400
[05/28 16:48:34    838s] (I)      layer 1 area = 8800
[05/28 16:48:34    838s] (I)      layer 2 area = 11000
[05/28 16:48:34    838s] (I)      layer 3 area = 11000
[05/28 16:48:34    838s] (I)      layer 4 area = 11000
[05/28 16:48:34    838s] (I)      layer 5 area = 11000
[05/28 16:48:34    838s] (I)      layer 6 area = 11000
[05/28 16:48:34    838s] (I)      layer 7 area = 810000
[05/28 16:48:34    838s] (I)      layer 8 area = 2000000
[05/28 16:48:34    838s] (I)      layer 9 area = 2000000
[05/28 16:48:34    838s] (I)      layer 10 area = 0
[05/28 16:48:34    838s] (I)      GCell unit size   : 540
[05/28 16:48:34    838s] (I)      GCell multiplier  : 1
[05/28 16:48:34    838s] (I)      GCell row height  : 540
[05/28 16:48:34    838s] (I)      Actual row height : 540
[05/28 16:48:34    838s] (I)      GCell align ref   : 4060 4000
[05/28 16:48:34    838s] [NR-eGR] Track table information for default rule: 
[05/28 16:48:34    838s] [NR-eGR] M1 has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] M2 has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] C1 has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] C2 has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] C3 has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] C4 has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] C5 has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] JA has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] QA has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] QB has single uniform track structure
[05/28 16:48:34    838s] [NR-eGR] LB has single uniform track structure
[05/28 16:48:34    838s] (I)      ========================= Default via ==========================
[05/28 16:48:34    838s] (I)      +----+------------------+--------------------------------------+
[05/28 16:48:34    838s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:48:34    838s] (I)      +----+------------------+--------------------------------------+
[05/28 16:48:34    838s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:48:34    838s] (I)      |  2 |  220  VIA02      |  331  VIA02_BAR_V_20_10_2_30_AY_LN   |
[05/28 16:48:34    838s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:48:34    838s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:48:34    838s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:48:34    838s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:48:34    838s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:48:34    838s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:48:34    838s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:48:34    838s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:48:34    838s] (I)      +----+------------------+--------------------------------------+
[05/28 16:48:34    838s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:48:34    838s] [NR-eGR] Read 4 PG shapes
[05/28 16:48:34    838s] [NR-eGR] Read 0 clock shapes
[05/28 16:48:34    838s] [NR-eGR] Read 0 other shapes
[05/28 16:48:34    838s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:48:34    838s] [NR-eGR] #Instance Blockages : 14055
[05/28 16:48:34    838s] [NR-eGR] #PG Blockages       : 4
[05/28 16:48:34    838s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:48:34    838s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:48:34    838s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:48:34    838s] [NR-eGR] #Other Blockages    : 0
[05/28 16:48:34    838s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:48:34    838s] (I)      Custom ignore net properties:
[05/28 16:48:34    838s] (I)      1 : NotLegal
[05/28 16:48:34    838s] (I)      Default ignore net properties:
[05/28 16:48:34    838s] (I)      1 : Special
[05/28 16:48:34    838s] (I)      2 : Analog
[05/28 16:48:34    838s] (I)      3 : Fixed
[05/28 16:48:34    838s] (I)      4 : Skipped
[05/28 16:48:34    838s] (I)      5 : MixedSignal
[05/28 16:48:34    838s] (I)      Prerouted net properties:
[05/28 16:48:34    838s] (I)      1 : NotLegal
[05/28 16:48:34    838s] (I)      2 : Special
[05/28 16:48:34    838s] (I)      3 : Analog
[05/28 16:48:34    838s] (I)      4 : Fixed
[05/28 16:48:34    838s] (I)      5 : Skipped
[05/28 16:48:34    838s] (I)      6 : MixedSignal
[05/28 16:48:34    838s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:48:34    838s] [NR-eGR] #prerouted nets         : 1
[05/28 16:48:34    838s] [NR-eGR] #prerouted special nets : 0
[05/28 16:48:34    838s] [NR-eGR] #prerouted wires        : 601
[05/28 16:48:34    838s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/28 16:48:34    838s] (I)        Front-side 1149 ( ignored 1 )
[05/28 16:48:34    838s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:48:34    838s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:48:34    838s] (I)      Reading macro buffers
[05/28 16:48:34    838s] (I)      Number of macros with buffers: 0
[05/28 16:48:34    838s] (I)      early_global_route_priority property id does not exist.
[05/28 16:48:34    838s] (I)      Setting up GCell size
[05/28 16:48:34    838s] (I)      Base Grid  :   211 x   209
[05/28 16:48:34    838s] (I)      Final Grid :   106 x   105
[05/28 16:48:34    838s] (I)      Read Num Blocks=14457  Num Prerouted Wires=601  Num CS=0
[05/28 16:48:34    838s] (I)      Layer 1 (H) : #blockages 13781 : #preroutes 382
[05/28 16:48:34    838s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 190
[05/28 16:48:34    838s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 29
[05/28 16:48:34    838s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:48:34    838s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:48:34    838s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:48:34    838s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:48:34    838s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:48:34    838s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:48:34    838s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:48:34    838s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:48:34    838s] (I)      Track adjustment: Reducing 21133 tracks (15.00%) for Layer2
[05/28 16:48:34    838s] (I)      Track adjustment: Reducing 15688 tracks (12.00%) for Layer3
[05/28 16:48:34    838s] (I)      Number of ignored nets                =      1
[05/28 16:48:34    838s] (I)      Number of connected nets              =      0
[05/28 16:48:34    838s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/28 16:48:34    838s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:48:34    838s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:48:34    838s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:48:34    838s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:48:34    838s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:48:34    838s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:48:34    838s] (I)      Ndr track 0 does not exist
[05/28 16:48:34    838s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:48:34    838s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:48:34    838s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:48:34    838s] (I)      Site width          :   116  (dbu)
[05/28 16:48:34    838s] (I)      Row height          :   540  (dbu)
[05/28 16:48:34    838s] (I)      GCell row height    :   540  (dbu)
[05/28 16:48:34    838s] (I)      GCell width         :  1080  (dbu)
[05/28 16:48:34    838s] (I)      GCell height        :  1080  (dbu)
[05/28 16:48:34    838s] (I)      Grid                :   106   105    11
[05/28 16:48:34    838s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:48:34    838s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:48:34    838s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:48:34    838s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:48:34    838s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:48:34    838s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:48:34    838s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:48:34    838s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:48:34    838s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:48:34    838s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:48:34    838s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:48:34    838s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:48:34    838s] (I)      --------------------------------------------------------
[05/28 16:48:34    838s] 
[05/28 16:48:34    838s] [NR-eGR] ============ Routing rule table ============
[05/28 16:48:34    838s] [NR-eGR] Rule id: 0  Nets: 1148
[05/28 16:48:34    838s] [NR-eGR] ========================================
[05/28 16:48:34    838s] [NR-eGR] 
[05/28 16:48:34    838s] (I)      ======== NDR :  =========
[05/28 16:48:34    838s] (I)      +--------------+--------+
[05/28 16:48:34    838s] (I)      |           ID |      0 |
[05/28 16:48:34    838s] (I)      |         Name |        |
[05/28 16:48:34    838s] (I)      |      Default |    yes |
[05/28 16:48:34    838s] (I)      |  Clk Special |     no |
[05/28 16:48:34    838s] (I)      | Hard spacing |     no |
[05/28 16:48:34    838s] (I)      |    NDR track | (none) |
[05/28 16:48:34    838s] (I)      |      NDR via | (none) |
[05/28 16:48:34    838s] (I)      |  Extra space |      0 |
[05/28 16:48:34    838s] (I)      |      Shields |      0 |
[05/28 16:48:34    838s] (I)      |   Demand (H) |      1 |
[05/28 16:48:34    838s] (I)      |   Demand (V) |      1 |
[05/28 16:48:34    838s] (I)      |        #Nets |   1148 |
[05/28 16:48:34    838s] (I)      +--------------+--------+
[05/28 16:48:34    838s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:48:34    838s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:48:34    838s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:48:34    838s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:48:34    838s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:48:34    838s] (I)      =============== Blocked Tracks ===============
[05/28 16:48:34    838s] (I)      +-------+---------+----------+---------------+
[05/28 16:48:34    838s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:48:34    838s] (I)      +-------+---------+----------+---------------+
[05/28 16:48:34    838s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |     2 |  149354 |    26789 |        17.94% |
[05/28 16:48:34    838s] (I)      |     3 |  132825 |     5666 |         4.27% |
[05/28 16:48:34    838s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:48:34    838s] (I)      +-------+---------+----------+---------------+
[05/28 16:48:34    838s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      Reset routing kernel
[05/28 16:48:34    838s] (I)      Started Global Routing ( Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      totalPins=4068  totalGlobalPin=3670 (90.22%)
[05/28 16:48:34    838s] (I)      ================= Net Group Info =================
[05/28 16:48:34    838s] (I)      +----+----------------+--------------+-----------+
[05/28 16:48:34    838s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:48:34    838s] (I)      +----+----------------+--------------+-----------+
[05/28 16:48:34    838s] (I)      |  1 |           1148 |        M2(2) |    LB(11) |
[05/28 16:48:34    838s] (I)      +----+----------------+--------------+-----------+
[05/28 16:48:34    838s] (I)      total 2D Cap : 778350 = (391797 H, 386553 V)
[05/28 16:48:34    838s] (I)      total 2D Demand : 907 = (633 H, 274 V)
[05/28 16:48:34    838s] (I)      #blocked GCells = 0
[05/28 16:48:34    838s] (I)      #regions = 1
[05/28 16:48:34    838s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[05/28 16:48:34    838s] (I)      
[05/28 16:48:34    838s] (I)      ============  Phase 1a Route ============
[05/28 16:48:34    838s] (I)      Usage: 4955 = (2344 H, 2611 V) = (0.60% H, 0.68% V) = (2.532e+03um H, 2.820e+03um V)
[05/28 16:48:34    838s] (I)      
[05/28 16:48:34    838s] (I)      ============  Phase 1b Route ============
[05/28 16:48:34    838s] (I)      Usage: 4955 = (2344 H, 2611 V) = (0.60% H, 0.68% V) = (2.532e+03um H, 2.820e+03um V)
[05/28 16:48:34    838s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.351400e+03um
[05/28 16:48:34    838s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:48:34    838s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:48:34    838s] (I)      
[05/28 16:48:34    838s] (I)      ============  Phase 1c Route ============
[05/28 16:48:34    838s] (I)      Usage: 4955 = (2344 H, 2611 V) = (0.60% H, 0.68% V) = (2.532e+03um H, 2.820e+03um V)
[05/28 16:48:34    838s] (I)      
[05/28 16:48:34    838s] (I)      ============  Phase 1d Route ============
[05/28 16:48:34    838s] (I)      Usage: 4955 = (2344 H, 2611 V) = (0.60% H, 0.68% V) = (2.532e+03um H, 2.820e+03um V)
[05/28 16:48:34    838s] (I)      
[05/28 16:48:34    838s] (I)      ============  Phase 1e Route ============
[05/28 16:48:34    838s] (I)      Usage: 4955 = (2344 H, 2611 V) = (0.60% H, 0.68% V) = (2.532e+03um H, 2.820e+03um V)
[05/28 16:48:34    838s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.351400e+03um
[05/28 16:48:34    838s] (I)      
[05/28 16:48:34    838s] (I)      ============  Phase 1l Route ============
[05/28 16:48:34    838s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:48:34    838s] (I)      Layer  2:     108370      1362       124         189      148648    ( 0.13%) 
[05/28 16:48:34    838s] (I)      Layer  3:     111833      2515        50        1344      130944    ( 1.02%) 
[05/28 16:48:34    838s] (I)      Layer  4:     131460      1580         0           0      132300    ( 0.00%) 
[05/28 16:48:34    838s] (I)      Layer  5:     131560       746         0           0      132288    ( 0.00%) 
[05/28 16:48:34    838s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:48:34    838s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:48:34    838s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:48:34    838s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:48:34    838s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:48:34    838s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:48:34    838s] (I)      Total:        772310      6203       174        9626      827132    ( 1.15%) 
[05/28 16:48:34    838s] (I)      
[05/28 16:48:34    838s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:48:34    838s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:48:34    838s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:48:34    838s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:48:34    838s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:48:34    838s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      M2 ( 2)        93( 0.84%)         5( 0.05%)   ( 0.89%) 
[05/28 16:48:34    838s] [NR-eGR]      C1 ( 3)        43( 0.39%)         0( 0.00%)   ( 0.39%) 
[05/28 16:48:34    838s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:48:34    838s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:48:34    838s] [NR-eGR]        Total       136( 0.15%)         5( 0.01%)   ( 0.16%) 
[05/28 16:48:34    838s] [NR-eGR] 
[05/28 16:48:34    838s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      Updating congestion map
[05/28 16:48:34    838s] (I)      total 2D Cap : 779978 = (393220 H, 386758 V)
[05/28 16:48:34    838s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:48:34    838s] (I)      Running track assignment and export wires
[05/28 16:48:34    838s] (I)      Delete wires for 1148 nets 
[05/28 16:48:34    838s] (I)      ============= Track Assignment ============
[05/28 16:48:34    838s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:48:34    838s] (I)      Run Multi-thread track assignment
[05/28 16:48:34    838s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      Started Export ( Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:48:34    838s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/28 16:48:34    838s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:48:34    838s] [NR-eGR]             Length (um)  Vias 
[05/28 16:48:34    838s] [NR-eGR] ------------------------------
[05/28 16:48:34    838s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:48:34    838s] [NR-eGR]  M2  (2H)          1654  5305 
[05/28 16:48:34    838s] [NR-eGR]  C1  (3V)          2578  1860 
[05/28 16:48:34    838s] [NR-eGR]  C2  (4H)          1467   675 
[05/28 16:48:34    838s] [NR-eGR]  C3  (5V)           778    10 
[05/28 16:48:34    838s] [NR-eGR]  C4  (6H)             1     0 
[05/28 16:48:34    838s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:48:34    838s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:48:34    838s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:48:34    838s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:48:34    838s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:48:34    838s] [NR-eGR] ------------------------------
[05/28 16:48:34    838s] [NR-eGR]      Total         6478  9305 
[05/28 16:48:34    838s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:48:34    838s] [NR-eGR] Total half perimeter of net bounding box: 4892um
[05/28 16:48:34    838s] [NR-eGR] Total length: 6478um, number of vias: 9305
[05/28 16:48:34    838s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:48:34    838s] (I)      == Layer wire length by net rule ==
[05/28 16:48:34    838s] (I)                  Default 
[05/28 16:48:34    838s] (I)      --------------------
[05/28 16:48:34    838s] (I)       M1  (1V)       0um 
[05/28 16:48:34    838s] (I)       M2  (2H)    1654um 
[05/28 16:48:34    838s] (I)       C1  (3V)    2578um 
[05/28 16:48:34    838s] (I)       C2  (4H)    1467um 
[05/28 16:48:34    838s] (I)       C3  (5V)     778um 
[05/28 16:48:34    838s] (I)       C4  (6H)       1um 
[05/28 16:48:34    838s] (I)       C5  (7V)       0um 
[05/28 16:48:34    838s] (I)       JA  (8H)       0um 
[05/28 16:48:34    838s] (I)       QA  (9V)       0um 
[05/28 16:48:34    838s] (I)       QB  (10H)      0um 
[05/28 16:48:34    838s] (I)       LB  (11V)      0um 
[05/28 16:48:34    838s] (I)      --------------------
[05/28 16:48:34    838s] (I)           Total   6478um 
[05/28 16:48:34    838s] (I)      == Layer via count by net rule ==
[05/28 16:48:34    838s] (I)                  Default 
[05/28 16:48:34    838s] (I)      --------------------
[05/28 16:48:34    838s] (I)       M1  (1V)      1455 
[05/28 16:48:34    838s] (I)       M2  (2H)      5305 
[05/28 16:48:34    838s] (I)       C1  (3V)      1860 
[05/28 16:48:34    838s] (I)       C2  (4H)       675 
[05/28 16:48:34    838s] (I)       C3  (5V)        10 
[05/28 16:48:34    838s] (I)       C4  (6H)         0 
[05/28 16:48:34    838s] (I)       C5  (7V)         0 
[05/28 16:48:34    838s] (I)       JA  (8H)         0 
[05/28 16:48:34    838s] (I)       QA  (9V)         0 
[05/28 16:48:34    838s] (I)       QB  (10H)        0 
[05/28 16:48:34    838s] (I)       LB  (11V)        0 
[05/28 16:48:34    838s] (I)      --------------------
[05/28 16:48:34    838s] (I)           Total     9305 
[05/28 16:48:34    838s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:48:34    838s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] [NR-eGR] Finished Early Global Route ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3.70 MB )
[05/28 16:48:34    838s] (I)      ========================================= Runtime Summary ==========================================
[05/28 16:48:34    838s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[05/28 16:48:34    838s] (I)      ----------------------------------------------------------------------------------------------------
[05/28 16:48:34    838s] (I)       Early Global Route                             100.00%  716.16 sec  716.30 sec  0.14 sec  0.14 sec 
[05/28 16:48:34    838s] (I)       +-Early Global Route kernel                     88.75%  716.17 sec  716.30 sec  0.13 sec  0.13 sec 
[05/28 16:48:34    838s] (I)       | +-Import and model                            23.36%  716.18 sec  716.21 sec  0.03 sec  0.04 sec 
[05/28 16:48:34    838s] (I)       | | +-Create place DB                            3.98%  716.18 sec  716.19 sec  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | | +-Import place data                        3.83%  716.18 sec  716.19 sec  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Read instances and placement           1.20%  716.18 sec  716.18 sec  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Read nets                              2.23%  716.18 sec  716.19 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Create route DB                           15.13%  716.19 sec  716.21 sec  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)       | | | +-Import route data (1T)                  14.67%  716.19 sec  716.21 sec  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Read blockages ( Layer 2-11 )          3.56%  716.19 sec  716.20 sec  0.01 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Read routing blockages               0.00%  716.19 sec  716.19 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Read instance blockages              1.66%  716.19 sec  716.19 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Read PG blockages                    0.62%  716.19 sec  716.19 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | | +-Allocate memory for PG via list    0.07%  716.19 sec  716.19 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Read clock blockages                 0.02%  716.19 sec  716.19 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Read other blockages                 0.01%  716.19 sec  716.19 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Read halo blockages                  0.02%  716.20 sec  716.20 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Read boundary cut boxes              0.00%  716.20 sec  716.20 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Read blackboxes                        0.01%  716.20 sec  716.20 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Read prerouted                         0.48%  716.20 sec  716.20 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Read nets                              0.45%  716.20 sec  716.20 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Set up via pillars                     0.03%  716.20 sec  716.20 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Initialize 3D grid graph               0.36%  716.20 sec  716.20 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Model blockage capacity                6.52%  716.20 sec  716.21 sec  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | | | | +-Initialize 3D capacity               5.90%  716.20 sec  716.21 sec  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | +-Read aux data                              0.00%  716.21 sec  716.21 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Others data preparation                    0.01%  716.21 sec  716.21 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Create route kernel                        3.22%  716.21 sec  716.21 sec  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | +-Global Routing                              19.14%  716.21 sec  716.24 sec  0.03 sec  0.03 sec 
[05/28 16:48:34    838s] (I)       | | +-Initialization                             0.46%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Net group 1                               15.99%  716.22 sec  716.24 sec  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)       | | | +-Generate topology                        0.83%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | +-Phase 1a                                 2.12%  716.22 sec  716.22 sec  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Pattern routing (1T)                   1.34%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Add via demand to 2D                   0.37%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | +-Phase 1b                                 0.59%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | +-Phase 1c                                 0.01%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | +-Phase 1d                                 0.03%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | +-Phase 1e                                 0.22%  716.22 sec  716.23 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Route legalization                     0.00%  716.22 sec  716.22 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | | +-Phase 1l                                 9.62%  716.23 sec  716.24 sec  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | | | +-Layer assignment (1T)                  8.67%  716.23 sec  716.24 sec  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | +-Export cong map                              2.81%  716.24 sec  716.25 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Export 2D cong map                         0.27%  716.25 sec  716.25 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | +-Extract Global 3D Wires                      0.21%  716.25 sec  716.25 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | +-Track Assignment (1T)                       20.02%  716.25 sec  716.28 sec  0.03 sec  0.03 sec 
[05/28 16:48:34    838s] (I)       | | +-Initialization                             0.14%  716.25 sec  716.25 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Track Assignment Kernel                   18.64%  716.25 sec  716.28 sec  0.03 sec  0.03 sec 
[05/28 16:48:34    838s] (I)       | | +-Free Memory                                0.01%  716.28 sec  716.28 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | +-Export                                      14.94%  716.28 sec  716.30 sec  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)       | | +-Export DB wires                            9.23%  716.28 sec  716.29 sec  0.01 sec  0.02 sec 
[05/28 16:48:34    838s] (I)       | | | +-Export all nets                          7.42%  716.28 sec  716.29 sec  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | | +-Set wire vias                            1.06%  716.29 sec  716.29 sec  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)       | | +-Report wirelength                          3.15%  716.29 sec  716.30 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Update net boxes                           1.72%  716.30 sec  716.30 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | | +-Update timing                              0.01%  716.30 sec  716.30 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)       | +-Postprocess design                           0.54%  716.30 sec  716.30 sec  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)      ====================== Summary by functions ======================
[05/28 16:48:34    838s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:48:34    838s] (I)      ------------------------------------------------------------------
[05/28 16:48:34    838s] (I)        0  Early Global Route               100.00%  0.14 sec  0.14 sec 
[05/28 16:48:34    838s] (I)        1  Early Global Route kernel         88.75%  0.13 sec  0.13 sec 
[05/28 16:48:34    838s] (I)        2  Import and model                  23.36%  0.03 sec  0.04 sec 
[05/28 16:48:34    838s] (I)        2  Track Assignment (1T)             20.02%  0.03 sec  0.03 sec 
[05/28 16:48:34    838s] (I)        2  Global Routing                    19.14%  0.03 sec  0.03 sec 
[05/28 16:48:34    838s] (I)        2  Export                            14.94%  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)        2  Export cong map                    2.81%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        2  Postprocess design                 0.54%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        2  Extract Global 3D Wires            0.21%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Track Assignment Kernel           18.64%  0.03 sec  0.03 sec 
[05/28 16:48:34    838s] (I)        3  Net group 1                       15.99%  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)        3  Create route DB                   15.13%  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)        3  Export DB wires                    9.23%  0.01 sec  0.02 sec 
[05/28 16:48:34    838s] (I)        3  Create place DB                    3.98%  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        3  Create route kernel                3.22%  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        3  Report wirelength                  3.15%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Update net boxes                   1.72%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Initialization                     0.60%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Export 2D cong map                 0.27%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        4  Import route data (1T)            14.67%  0.02 sec  0.02 sec 
[05/28 16:48:34    838s] (I)        4  Phase 1l                           9.62%  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        4  Export all nets                    7.42%  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        4  Import place data                  3.83%  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        4  Phase 1a                           2.12%  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        4  Set wire vias                      1.06%  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        4  Generate topology                  0.83%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        4  Phase 1b                           0.59%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        4  Phase 1e                           0.22%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        4  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Layer assignment (1T)              8.67%  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        5  Model blockage capacity            6.52%  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        5  Read blockages ( Layer 2-11 )      3.56%  0.01 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Read nets                          2.68%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Pattern routing (1T)               1.34%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Read instances and placement       1.20%  0.00 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        5  Read prerouted                     0.48%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Add via demand to 2D               0.37%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Initialize 3D grid graph           0.36%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        6  Initialize 3D capacity             5.90%  0.01 sec  0.01 sec 
[05/28 16:48:34    838s] (I)        6  Read instance blockages            1.66%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        6  Read PG blockages                  0.62%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] (I)        7  Allocate memory for PG via list    0.07%  0.00 sec  0.00 sec 
[05/28 16:48:34    838s] Running post-eGR process
[05/28 16:48:34    838s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 16:48:34    838s]     Routing using NR in eGR->NR Step done.
[05/28 16:48:34    838s] Net route status summary:
[05/28 16:48:34    838s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:48:34    838s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:48:34    838s] 
[05/28 16:48:34    838s] CCOPT: Done with clock implementation routing.
[05/28 16:48:34    838s] 
[05/28 16:48:34    838s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:03 real=0:01:03)
[05/28 16:48:34    838s]   Clock implementation routing done.
[05/28 16:48:34    838s]   Leaving CCOpt scope - extractRC...
[05/28 16:48:34    838s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/28 16:48:34    838s] Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
[05/28 16:48:34    838s] PreRoute RC Extraction called for design TOP.
[05/28 16:48:34    838s] RC Extraction called in multi-corner(2) mode.
[05/28 16:48:34    838s] RCMode: PreRoute
[05/28 16:48:34    838s]       RC Corner Indexes            0       1   
[05/28 16:48:34    838s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:48:34    838s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:48:34    838s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:48:34    838s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:48:34    838s] Shrink Factor                : 1.00000
[05/28 16:48:34    838s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:48:34    838s] Using Quantus QRC technology file ...
[05/28 16:48:34    838s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:48:34    838s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:48:34    838s] eee: pegSigSF=1.070000
[05/28 16:48:34    838s] Initializing multi-corner resistance tables ...
[05/28 16:48:34    838s] eee: Grid unit RC data computation started
[05/28 16:48:34    838s] eee: Grid unit RC data computation completed
[05/28 16:48:34    838s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:48:34    838s] eee: l=2 avDens=0.045847 usedTrk=321.845555 availTrk=7020.000000 sigTrk=321.845555
[05/28 16:48:34    838s] eee: l=3 avDens=0.130456 usedTrk=477.469443 availTrk=3660.000000 sigTrk=477.469443
[05/28 16:48:34    838s] eee: l=4 avDens=0.074244 usedTrk=271.732224 availTrk=3660.000000 sigTrk=271.732224
[05/28 16:48:34    838s] eee: l=5 avDens=0.048982 usedTrk=144.008333 availTrk=2940.000000 sigTrk=144.008333
[05/28 16:48:34    838s] eee: l=6 avDens=0.000972 usedTrk=0.233333 availTrk=240.000000 sigTrk=0.233333
[05/28 16:48:34    838s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:34    838s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:34    838s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:34    838s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:34    838s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:48:34    838s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:48:34    838s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:48:34    838s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.209800 uaWl=1.000000 uaWlH=0.356700 aWlH=0.000000 lMod=0 pMax=0.850200 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:48:34    838s] eee: NetCapCache creation started. (Current Mem: 3838.207M) 
[05/28 16:48:34    838s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3838.207M) 
[05/28 16:48:34    838s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:48:34    838s] eee: Metal Layers Info:
[05/28 16:48:34    838s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:48:34    838s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:48:34    838s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:48:34    838s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:48:34    838s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:48:34    838s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:48:34    838s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:48:34    838s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:48:34    838s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:48:34    838s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:48:34    838s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:48:34    838s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:48:34    838s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:48:34    838s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:48:34    838s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:48:34    838s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:48:34    838s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3838.207M)
[05/28 16:48:34    838s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/28 16:48:34    838s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:48:34    838s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 16:48:34    838s] End AAE Lib Interpolated Model. (MEM=3844.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:48:34    838s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:34    838s]   Clock DAG hash after routing clock trees: 4373341248299508353 1086807195965620193
[05/28 16:48:34    838s]   CTS services accumulated run-time stats after routing clock trees:
[05/28 16:48:34    838s]     delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:34    838s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:34    838s]     steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:34    838s]   Clock DAG stats after routing clock trees:
[05/28 16:48:34    838s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:48:34    838s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:48:34    838s]     misc counts      : r=1, pp=0, mci=0
[05/28 16:48:34    838s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:48:34    838s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:48:34    838s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:48:34    838s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:48:34    838s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:34    838s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:34    838s]   Clock DAG net violations after routing clock trees:
[05/28 16:48:34    838s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:48:34    838s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/28 16:48:34    838s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:48:34    838s]   Primary reporting skew groups after routing clock trees:
[05/28 16:48:34    838s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:34    838s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:34    838s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:34    838s]   Skew group summary after routing clock trees:
[05/28 16:48:34    838s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:34    838s]   CCOpt::Phase::Routing done. (took cpu=0:01:03 real=0:01:03)
[05/28 16:48:34    838s]   CCOpt::Phase::PostConditioning...
[05/28 16:48:34    838s]   Leaving CCOpt scope - Initializing placement interface...
[05/28 16:48:34    838s] OPERPROF: Starting DPlace-Init at level 1, MEM:3892.4M, EPOCH TIME: 1748465314.782967
[05/28 16:48:34    838s] Processing tracks to init pin-track alignment.
[05/28 16:48:34    838s] z: 1, totalTracks: 1
[05/28 16:48:34    838s] z: 3, totalTracks: 1
[05/28 16:48:34    838s] z: 5, totalTracks: 1
[05/28 16:48:34    838s] z: 7, totalTracks: 1
[05/28 16:48:34    838s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:48:34    838s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:48:34    838s] Initializing Route Infrastructure for color support ...
[05/28 16:48:34    838s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3892.4M, EPOCH TIME: 1748465314.783406
[05/28 16:48:34    838s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3892.4M, EPOCH TIME: 1748465314.787825
[05/28 16:48:34    838s] Route Infrastructure Initialized for color support successfully.
[05/28 16:48:34    838s] Cell TOP LLGs are deleted
[05/28 16:48:34    838s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] # Building TOP llgBox search-tree.
[05/28 16:48:34    838s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:48:34    838s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3892.4M, EPOCH TIME: 1748465314.799023
[05/28 16:48:34    838s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:34    838s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3892.4M, EPOCH TIME: 1748465314.799918
[05/28 16:48:34    838s] Max number of tech site patterns supported in site array is 256.
[05/28 16:48:34    838s] Core basic site is GF22_DST
[05/28 16:48:34    838s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:48:34    838s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:48:34    838s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:48:34    838s] SiteArray: use 995,328 bytes
[05/28 16:48:34    838s] SiteArray: current memory after site array memory allocation 3892.4M
[05/28 16:48:34    838s] SiteArray: FP blocked sites are writable
[05/28 16:48:34    838s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:48:34    838s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3892.4M, EPOCH TIME: 1748465314.993705
[05/28 16:48:35    838s] Process 24694 wires and vias for routing blockage analysis
[05/28 16:48:35    838s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:3892.4M, EPOCH TIME: 1748465315.000747
[05/28 16:48:35    839s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:48:35    839s] Atter site array init, number of instance map data is 0.
[05/28 16:48:35    839s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.274, MEM:3892.4M, EPOCH TIME: 1748465315.073796
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:48:35    839s] OPERPROF:     Starting CMU at level 3, MEM:3892.4M, EPOCH TIME: 1748465315.076057
[05/28 16:48:35    839s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:3892.4M, EPOCH TIME: 1748465315.081395
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:48:35    839s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.283, MEM:3892.4M, EPOCH TIME: 1748465315.081961
[05/28 16:48:35    839s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3892.4M, EPOCH TIME: 1748465315.082062
[05/28 16:48:35    839s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3892.4M, EPOCH TIME: 1748465315.082386
[05/28 16:48:35    839s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3892.4MB).
[05/28 16:48:35    839s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.300, MEM:3892.4M, EPOCH TIME: 1748465315.082969
[05/28 16:48:35    839s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 16:48:35    839s]   Removing CTS place status from clock tree and sinks.
[05/28 16:48:35    839s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[05/28 16:48:35    839s]   Legalizer reserving space for clock trees
[05/28 16:48:35    839s]   PostConditioning...
[05/28 16:48:35    839s]     PostConditioning active optimizations:
[05/28 16:48:35    839s]      - DRV fixing with initial upsizing, sizing and buffering
[05/28 16:48:35    839s]      - Skew fixing with sizing
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     Currently running CTS, using active skew data
[05/28 16:48:35    839s]     ProEngine running partially connected to DB
[05/28 16:48:35    839s]     Reset bufferability constraints...
[05/28 16:48:35    839s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/28 16:48:35    839s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]     PostConditioning Upsizing To Fix DRVs...
[05/28 16:48:35    839s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[05/28 16:48:35    839s]         delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/28 16:48:35    839s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Statistics: Fix DRVs (initial upsizing):
[05/28 16:48:35    839s]       ========================================
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Cell changes by Net Type:
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       top                0            0           0            0                    0                0
[05/28 16:48:35    839s]       trunk              0            0           0            0                    0                0
[05/28 16:48:35    839s]       leaf               0            0           0            0                    0                0
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       Total              0            0           0            0                    0                0
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/28 16:48:35    839s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[05/28 16:48:35    839s]         delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/28 16:48:35    839s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:48:35    839s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:48:35    839s]         misc counts      : r=1, pp=0, mci=0
[05/28 16:48:35    839s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:48:35    839s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:48:35    839s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:48:35    839s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:48:35    839s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[05/28 16:48:35    839s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:48:35    839s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/28 16:48:35    839s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:48:35    839s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/28 16:48:35    839s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:48:35    839s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/28 16:48:35    839s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:48:35    839s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:48:35    839s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]     Recomputing CTS skew targets...
[05/28 16:48:35    839s]     Resolving skew group constraints...
[05/28 16:48:35    839s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/28 16:48:35    839s]     Resolving skew group constraints done.
[05/28 16:48:35    839s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]     PostConditioning Fixing DRVs...
[05/28 16:48:35    839s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[05/28 16:48:35    839s]         delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 16:48:35    839s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Statistics: Fix DRVs (cell sizing):
[05/28 16:48:35    839s]       ===================================
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Cell changes by Net Type:
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       top                0            0           0            0                    0                0
[05/28 16:48:35    839s]       trunk              0            0           0            0                    0                0
[05/28 16:48:35    839s]       leaf               0            0           0            0                    0                0
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       Total              0            0           0            0                    0                0
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/28 16:48:35    839s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[05/28 16:48:35    839s]         delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/28 16:48:35    839s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:48:35    839s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:48:35    839s]         misc counts      : r=1, pp=0, mci=0
[05/28 16:48:35    839s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:48:35    839s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:48:35    839s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:48:35    839s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:48:35    839s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[05/28 16:48:35    839s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:48:35    839s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/28 16:48:35    839s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:48:35    839s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/28 16:48:35    839s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:48:35    839s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/28 16:48:35    839s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 16:48:35    839s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:48:35    839s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]     Buffering to fix DRVs...
[05/28 16:48:35    839s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/28 16:48:35    839s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 16:48:35    839s]     Inserted 0 buffers and inverters.
[05/28 16:48:35    839s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/28 16:48:35    839s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/28 16:48:35    839s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[05/28 16:48:35    839s]       delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]       steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/28 16:48:35    839s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:48:35    839s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:48:35    839s]       misc counts      : r=1, pp=0, mci=0
[05/28 16:48:35    839s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:48:35    839s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:48:35    839s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:48:35    839s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:48:35    839s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/28 16:48:35    839s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:48:35    839s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/28 16:48:35    839s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:48:35    839s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/28 16:48:35    839s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/28 16:48:35    839s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     Slew Diagnostics: After DRV fixing
[05/28 16:48:35    839s]     ==================================
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     Global Causes:
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     -----
[05/28 16:48:35    839s]     Cause
[05/28 16:48:35    839s]     -----
[05/28 16:48:35    839s]       (empty table)
[05/28 16:48:35    839s]     -----
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     Top 5 overslews:
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     ---------------------------------
[05/28 16:48:35    839s]     Overslew    Causes    Driving Pin
[05/28 16:48:35    839s]     ---------------------------------
[05/28 16:48:35    839s]       (empty table)
[05/28 16:48:35    839s]     ---------------------------------
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     -------------------
[05/28 16:48:35    839s]     Cause    Occurences
[05/28 16:48:35    839s]     -------------------
[05/28 16:48:35    839s]       (empty table)
[05/28 16:48:35    839s]     -------------------
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     Violation diagnostics counts from the 0 nodes that have violations:
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     -------------------
[05/28 16:48:35    839s]     Cause    Occurences
[05/28 16:48:35    839s]     -------------------
[05/28 16:48:35    839s]       (empty table)
[05/28 16:48:35    839s]     -------------------
[05/28 16:48:35    839s]     
[05/28 16:48:35    839s]     PostConditioning Fixing Skew by cell sizing...
[05/28 16:48:35    839s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[05/28 16:48:35    839s]         delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]       Path optimization required 0 stage delay updates 
[05/28 16:48:35    839s]       Resized 0 clock insts to decrease delay.
[05/28 16:48:35    839s]       Fixing short paths with downsize only
[05/28 16:48:35    839s]       Path optimization required 0 stage delay updates 
[05/28 16:48:35    839s]       Resized 0 clock insts to increase delay.
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Statistics: Fix Skew (cell sizing):
[05/28 16:48:35    839s]       ===================================
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Cell changes by Net Type:
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       top                0            0           0            0                    0                0
[05/28 16:48:35    839s]       trunk              0            0           0            0                    0                0
[05/28 16:48:35    839s]       leaf               0            0           0            0                    0                0
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       Total              0            0           0            0                    0                0
[05/28 16:48:35    839s]       -------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/28 16:48:35    839s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/28 16:48:35    839s]       
[05/28 16:48:35    839s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[05/28 16:48:35    839s]         delay calculator: calls=31317, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]         steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/28 16:48:35    839s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:48:35    839s]         sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:48:35    839s]         misc counts      : r=1, pp=0, mci=0
[05/28 16:48:35    839s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:48:35    839s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:48:35    839s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:48:35    839s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:48:35    839s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[05/28 16:48:35    839s]         Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:48:35    839s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/28 16:48:35    839s]         Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:48:35    839s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/28 16:48:35    839s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s]             min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]             max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/28 16:48:35    839s]         skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:48:35    839s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]     Reconnecting optimized routes...
[05/28 16:48:35    839s]     Reset timing graph...
[05/28 16:48:35    839s] Ignoring AAE DB Resetting ...
[05/28 16:48:35    839s]     Reset timing graph done.
[05/28 16:48:35    839s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 16:48:35    839s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[05/28 16:48:35    839s]     Set dirty flag on 0 instances, 0 nets
[05/28 16:48:35    839s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 16:48:35    839s]   PostConditioning done.
[05/28 16:48:35    839s] Net route status summary:
[05/28 16:48:35    839s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:48:35    839s]   Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 16:48:35    839s]   Update timing and DAG stats after post-conditioning...
[05/28 16:48:35    839s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 16:48:35    839s] End AAE Lib Interpolated Model. (MEM=3892.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:48:35    839s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s]   Clock DAG hash after post-conditioning: 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]   CTS services accumulated run-time stats after post-conditioning:
[05/28 16:48:35    839s]     delay calculator: calls=31318, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]     steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]   Clock DAG stats after post-conditioning:
[05/28 16:48:35    839s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:48:35    839s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:48:35    839s]     misc counts      : r=1, pp=0, mci=0
[05/28 16:48:35    839s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:48:35    839s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:48:35    839s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:48:35    839s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:48:35    839s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]   Clock DAG net violations after post-conditioning:
[05/28 16:48:35    839s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:48:35    839s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/28 16:48:35    839s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:48:35    839s]   Primary reporting skew groups after post-conditioning:
[05/28 16:48:35    839s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]   Skew group summary after post-conditioning:
[05/28 16:48:35    839s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 16:48:35    839s]   Setting CTS place status to fixed for clock tree and sinks.
[05/28 16:48:35    839s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/28 16:48:35    839s]   Post-balance tidy up or trial balance steps...
[05/28 16:48:35    839s]   Clock DAG hash at end of CTS: 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s]   CTS services accumulated run-time stats at end of CTS:
[05/28 16:48:35    839s]     delay calculator: calls=31318, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]     steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG stats at end of CTS:
[05/28 16:48:35    839s]   ==============================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   -------------------------------------------------------
[05/28 16:48:35    839s]   Cell type                 Count    Area     Capacitance
[05/28 16:48:35    839s]   -------------------------------------------------------
[05/28 16:48:35    839s]   Buffers                     0      0.000       0.000
[05/28 16:48:35    839s]   Inverters                   0      0.000       0.000
[05/28 16:48:35    839s]   Integrated Clock Gates      0      0.000       0.000
[05/28 16:48:35    839s]   Discrete Clock Gates        0      0.000       0.000
[05/28 16:48:35    839s]   Clock Logic                 0      0.000       0.000
[05/28 16:48:35    839s]   All                         0      0.000       0.000
[05/28 16:48:35    839s]   -------------------------------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG miscellaneous counts at end of CTS:
[05/28 16:48:35    839s]   =============================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   ------------------------------
[05/28 16:48:35    839s]   Type                     Count
[05/28 16:48:35    839s]   ------------------------------
[05/28 16:48:35    839s]   Roots                      1
[05/28 16:48:35    839s]   Preserved Ports            0
[05/28 16:48:35    839s]   Multiple Clock Inputs      0
[05/28 16:48:35    839s]   ------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG sink counts at end of CTS:
[05/28 16:48:35    839s]   ====================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   -------------------------
[05/28 16:48:35    839s]   Sink type           Count
[05/28 16:48:35    839s]   -------------------------
[05/28 16:48:35    839s]   Regular              224
[05/28 16:48:35    839s]   Enable Latch           0
[05/28 16:48:35    839s]   Load Capacitance       0
[05/28 16:48:35    839s]   Antenna Diode          0
[05/28 16:48:35    839s]   Node Sink              0
[05/28 16:48:35    839s]   Total                224
[05/28 16:48:35    839s]   -------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG wire lengths at end of CTS:
[05/28 16:48:35    839s]   =====================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   --------------------
[05/28 16:48:35    839s]   Type     Wire Length
[05/28 16:48:35    839s]   --------------------
[05/28 16:48:35    839s]   Top         0.000
[05/28 16:48:35    839s]   Trunk       0.000
[05/28 16:48:35    839s]   Leaf        0.000
[05/28 16:48:35    839s]   Total       0.000
[05/28 16:48:35    839s]   --------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG hp wire lengths at end of CTS:
[05/28 16:48:35    839s]   ========================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   -----------------------
[05/28 16:48:35    839s]   Type     hp Wire Length
[05/28 16:48:35    839s]   -----------------------
[05/28 16:48:35    839s]   Top          0.000
[05/28 16:48:35    839s]   Trunk        0.000
[05/28 16:48:35    839s]   Leaf         0.000
[05/28 16:48:35    839s]   Total        0.000
[05/28 16:48:35    839s]   -----------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG capacitances at end of CTS:
[05/28 16:48:35    839s]   =====================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   --------------------------------
[05/28 16:48:35    839s]   Type     Gate     Wire     Total
[05/28 16:48:35    839s]   --------------------------------
[05/28 16:48:35    839s]   Top      0.000    0.000    0.000
[05/28 16:48:35    839s]   Trunk    0.000    0.000    0.000
[05/28 16:48:35    839s]   Leaf     0.000    0.000    0.000
[05/28 16:48:35    839s]   Total    0.000    0.000    0.000
[05/28 16:48:35    839s]   --------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG sink capacitances at end of CTS:
[05/28 16:48:35    839s]   ==========================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   -----------------------------------------------
[05/28 16:48:35    839s]   Total    Average    Std. Dev.    Min      Max
[05/28 16:48:35    839s]   -----------------------------------------------
[05/28 16:48:35    839s]   0.000     0.000       0.000      0.000    0.000
[05/28 16:48:35    839s]   -----------------------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG net violations at end of CTS:
[05/28 16:48:35    839s]   =======================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   ----------------------------------------------------------------------------
[05/28 16:48:35    839s]   Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
[05/28 16:48:35    839s]   ----------------------------------------------------------------------------
[05/28 16:48:35    839s]   Fanout      -        1        124          0        124    [124]
[05/28 16:48:35    839s]   ----------------------------------------------------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/28 16:48:35    839s]   ====================================================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   Leaf        0.060       1       0.000       0.000      0.000    0.000    {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}         -
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Primary reporting skew groups summary at end of CTS:
[05/28 16:48:35    839s]   ====================================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Skew group summary at end of CTS:
[05/28 16:48:35    839s]   =================================
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[05/28 16:48:35    839s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Found a total of 0 clock tree pins with a slew violation.
[05/28 16:48:35    839s]   
[05/28 16:48:35    839s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s] Synthesizing clock trees done.
[05/28 16:48:35    839s] Tidy Up And Update Timing...
[05/28 16:48:35    839s] External - Set all clocks to propagated mode...
[05/28 16:48:35    839s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/28 16:48:35    839s]  * The following are in propagated mode:
[05/28 16:48:35    839s]    - SDC clock clk in view view_slow_mission
[05/28 16:48:35    839s]    - SDC clock clk in view view_fast_mission
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] Setting all clocks to propagated mode.
[05/28 16:48:35    839s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/28 16:48:35    839s] Clock DAG hash after update timingGraph: 4373341248299508353 1086807195965620193
[05/28 16:48:35    839s] CTS services accumulated run-time stats after update timingGraph:
[05/28 16:48:35    839s]   delay calculator: calls=31318, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:48:35    839s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:48:35    839s]   steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:48:35    839s] Clock DAG stats after update timingGraph:
[05/28 16:48:35    839s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 16:48:35    839s]   sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 16:48:35    839s]   misc counts      : r=1, pp=0, mci=0
[05/28 16:48:35    839s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 16:48:35    839s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 16:48:35    839s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 16:48:35    839s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 16:48:35    839s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 16:48:35    839s] Clock DAG net violations after update timingGraph:
[05/28 16:48:35    839s]   Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 16:48:35    839s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/28 16:48:35    839s]   Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 16:48:35    839s] Primary reporting skew groups after update timingGraph:
[05/28 16:48:35    839s]   skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s]       min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s]       max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 16:48:35    839s] Skew group summary after update timingGraph:
[05/28 16:48:35    839s]   skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 16:48:35    839s] Logging CTS constraint violations...
[05/28 16:48:35    839s]   Clock tree clk has 1 cts_max_fanout violation.
[05/28 16:48:35    839s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (55.720,0.000), in power domain auto-default, has 224 fanout.
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] Type 'man IMPCCOPT-1157' for more detail.
[05/28 16:48:35    839s] Logging CTS constraint violations done.
[05/28 16:48:35    839s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/28 16:48:35    839s] Runtime done. (took cpu=0:01:28 real=0:01:27)
[05/28 16:48:35    839s] Runtime Report Coverage % = 97.7
[05/28 16:48:35    839s] Runtime Summary
[05/28 16:48:35    839s] ===============
[05/28 16:48:35    839s] Clock Runtime:  (11%) Core CTS           9.57 (Init 7.39, Construction 0.71, Implementation 0.24, eGRPC 0.42, PostConditioning 0.45, Other 0.34)
[05/28 16:48:35    839s] Clock Runtime:  (75%) CTS services      64.81 (RefinePlace 1.76, EarlyGlobalClock 0.70, NanoRoute 62.11, ExtractRC 0.24, TimingAnalysis 0.00)
[05/28 16:48:35    839s] Clock Runtime:  (12%) Other CTS         11.10 (Init 0.22, CongRepair/EGR-DP 10.53, TimingUpdate 0.35, Other 0.00)
[05/28 16:48:35    839s] Clock Runtime: (100%) Total             85.47
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] Runtime Summary:
[05/28 16:48:35    839s] ================
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] --------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s] wall   % time  children  called  name
[05/28 16:48:35    839s] --------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s] 87.45  100.00   87.45      0       
[05/28 16:48:35    839s] 87.45  100.00   85.47      1     Runtime
[05/28 16:48:35    839s]  0.45    0.52    0.00      1     Updating ideal nets and annotations
[05/28 16:48:35    839s]  0.47    0.54    0.47      1     CCOpt::Phase::Initialization
[05/28 16:48:35    839s]  0.47    0.54    0.05      1       Check Prerequisites
[05/28 16:48:35    839s]  0.05    0.06    0.00      1         Leaving CCOpt scope - CheckPlace
[05/28 16:48:35    839s]  6.17    7.06    6.17      1     CCOpt::Phase::PreparingToBalance
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing activity data
[05/28 16:48:35    839s]  0.17    0.19    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/28 16:48:35    839s]  0.61    0.69    0.57      1       Legalization setup
[05/28 16:48:35    839s]  0.55    0.63    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/28 16:48:35    839s]  0.02    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/28 16:48:35    839s]  5.39    6.17    0.00      1       Validating CTS configuration
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Checking module port directions
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/28 16:48:35    839s]  0.51    0.58    0.31      1     Preparing To Balance
[05/28 16:48:35    839s]  0.04    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/28 16:48:35    839s]  0.27    0.31    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/28 16:48:35    839s] 12.49   14.29   12.49      1     CCOpt::Phase::Construction
[05/28 16:48:35    839s] 12.47   14.26   12.47      1       Stage::Clustering
[05/28 16:48:35    839s]  1.43    1.63    1.41      1         Clustering
[05/28 16:48:35    839s]  0.14    0.16    0.01      1           Initialize for clustering
[05/28 16:48:35    839s]  0.01    0.02    0.00      1             Computing optimal clock node locations
[05/28 16:48:35    839s]  0.13    0.15    0.00      1           Bottom-up phase
[05/28 16:48:35    839s]  1.14    1.30    1.10      1           Legalizing clock trees
[05/28 16:48:35    839s]  0.81    0.93    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/28 16:48:35    839s]  0.02    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/28 16:48:35    839s]  0.25    0.28    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/28 16:48:35    839s]  0.02    0.02    0.00      1             Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/28 16:48:35    839s] 11.04   12.63   11.00      1         CongRepair After Initial Clustering
[05/28 16:48:35    839s] 10.89   12.45   10.55      1           Leaving CCOpt scope - Early Global Route
[05/28 16:48:35    839s]  0.19    0.21    0.00      1             Early Global Route - eGR only step
[05/28 16:48:35    839s] 10.37   11.86    0.00      1             Congestion Repair
[05/28 16:48:35    839s]  0.08    0.10    0.00      1           Leaving CCOpt scope - extractRC
[05/28 16:48:35    839s]  0.03    0.04    0.00      1           Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/28 16:48:35    839s]  0.01    0.01    0.01      1       Stage::DRV Fixing
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/28 16:48:35    839s]  0.02    0.02    0.02      1       Stage::Insertion Delay Reduction
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Removing unnecessary root buffering
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Removing unconstrained drivers
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Reducing insertion delay 1
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Removing longest path buffering
[05/28 16:48:35    839s]  0.00    0.01    0.00      1         Reducing delay of long paths
[05/28 16:48:35    839s]  0.72    0.82    0.72      1     CCOpt::Phase::Implementation
[05/28 16:48:35    839s]  0.01    0.02    0.01      1       Stage::Reducing Power
[05/28 16:48:35    839s]  0.00    0.01    0.00      1         Improving clock tree routing
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Reducing clock tree power 1
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Reducing clock tree power 2
[05/28 16:48:35    839s]  0.05    0.06    0.05      1       Stage::Balancing
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Improving subtree skew
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Offloading subtrees by buffering
[05/28 16:48:35    839s]  0.03    0.03    0.03      1         AdjustingMinPinPIDs for balancing
[05/28 16:48:35    839s]  0.02    0.02    0.02      1           Approximately balancing fragments step
[05/28 16:48:35    839s]  0.01    0.01    0.00      1             Resolve constraints - Approximately balancing fragments
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Moving gates to improve sub-tree skew
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Approximately balancing fragments bottom up
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Approximately balancing fragments, wire and cell delays
[05/28 16:48:35    839s]  0.00    0.01    0.00      1           Improving fragments clock skew
[05/28 16:48:35    839s]  0.01    0.01    0.01      1         Approximately balancing step
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Resolve constraints - Approximately balancing
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Approximately balancing, wire and cell delays
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Approximately balancing paths
[05/28 16:48:35    839s]  0.13    0.15    0.12      1       Stage::Polishing
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Merging balancing drivers for power
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Improving clock skew
[05/28 16:48:35    839s]  0.01    0.01    0.00      1         Moving gates to reduce wire capacitance
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Legalizing clock trees
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Legalizing clock trees
[05/28 16:48:35    839s]  0.01    0.01    0.00      1         Reducing clock tree power 3
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[05/28 16:48:35    839s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Improving insertion delay
[05/28 16:48:35    839s]  0.10    0.11    0.09      1         Wire Opt OverFix
[05/28 16:48:35    839s]  0.01    0.01    0.00      1           Wire Reduction extra effort
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Artificially removing short and long paths
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Global shorten wires A0
[05/28 16:48:35    839s]  0.00    0.00    0.00      2             Move For Wirelength - core
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Global shorten wires A1
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Global shorten wires B
[05/28 16:48:35    839s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[05/28 16:48:35    839s]  0.08    0.09    0.08      1           Optimizing orientation
[05/28 16:48:35    839s]  0.08    0.09    0.00      1             FlipOpt
[05/28 16:48:35    839s]  0.53    0.60    0.51      1       Stage::Updating netlist
[05/28 16:48:35    839s]  0.03    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/28 16:48:35    839s]  0.48    0.54    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/28 16:48:35    839s]  1.15    1.32    1.10      1     CCOpt::Phase::eGRPC
[05/28 16:48:35    839s]  0.18    0.21    0.18      1       Leaving CCOpt scope - Routing Tools
[05/28 16:48:35    839s]  0.18    0.20    0.00      1         Early Global Route - eGR only step
[05/28 16:48:35    839s]  0.07    0.09    0.00      1       Leaving CCOpt scope - extractRC
[05/28 16:48:35    839s]  0.26    0.30    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       Loading clock net RC data
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Preprocessing clock nets
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       Disconnecting
[05/28 16:48:35    839s]  0.02    0.02    0.02      1       Reset bufferability constraints
[05/28 16:48:35    839s]  0.02    0.02    0.00      1         Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       eGRPC Moving buffers
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Violation analysis
[05/28 16:48:35    839s]  0.01    0.01    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Artificially removing short and long paths
[05/28 16:48:35    839s]  0.00    0.00    0.00      1         Downsizing Pass 0
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       eGRPC Fixing DRVs
[05/28 16:48:35    839s]  0.04    0.04    0.00      1       Reconnecting optimized routes
[05/28 16:48:35    839s]  0.00    0.01    0.00      1       Violation analysis
[05/28 16:48:35    839s]  0.03    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/28 16:48:35    839s]  0.48    0.54    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/28 16:48:35    839s] 62.68   71.68   62.67      1     CCOpt::Phase::Routing
[05/28 16:48:35    839s] 62.56   71.54   62.47      1       Leaving CCOpt scope - Routing Tools
[05/28 16:48:35    839s]  0.19    0.22    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/28 16:48:35    839s] 62.11   71.03    0.00      1         NanoRoute
[05/28 16:48:35    839s]  0.16    0.18    0.00      1         Route Remaining Unrouted Nets
[05/28 16:48:35    839s]  0.08    0.09    0.00      1       Leaving CCOpt scope - extractRC
[05/28 16:48:35    839s]  0.03    0.04    0.00      1       Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/28 16:48:35    839s]  0.45    0.52    0.42      1     CCOpt::Phase::PostConditioning
[05/28 16:48:35    839s]  0.30    0.34    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/28 16:48:35    839s]  0.01    0.01    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       Recomputing CTS skew targets
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       PostConditioning Fixing DRVs
[05/28 16:48:35    839s]  0.00    0.01    0.00      1       Buffering to fix DRVs
[05/28 16:48:35    839s]  0.01    0.01    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/28 16:48:35    839s]  0.09    0.10    0.00      1       Reconnecting optimized routes
[05/28 16:48:35    839s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/28 16:48:35    839s]  0.01    0.01    0.00      1       Clock tree timing engine global stage delay update for dc_slow:setup.late
[05/28 16:48:35    839s]  0.00    0.00    0.00      1     Post-balance tidy up or trial balance steps
[05/28 16:48:35    839s]  0.36    0.41    0.35      1     Tidy Up And Update Timing
[05/28 16:48:35    839s]  0.35    0.40    0.00      1       External - Set all clocks to propagated mode
[05/28 16:48:35    839s] --------------------------------------------------------------------------------------------------------------------
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:48:35    839s] Leaving CCOpt scope - Cleaning up placement interface...
[05/28 16:48:35    839s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3892.4M, EPOCH TIME: 1748465315.590784
[05/28 16:48:35    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/28 16:48:35    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:35    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:35    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:35    839s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.040, REAL:0.035, MEM:3844.4M, EPOCH TIME: 1748465315.625849
[05/28 16:48:35    839s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:48:35    839s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:24.6/0:01:24.6 (1.0), totSession cpu/real = 0:14:00.4/0:16:46.1 (0.8), mem = 3844.4M
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] =============================================================================================
[05/28 16:48:35    839s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.10-p003_1
[05/28 16:48:35    839s] =============================================================================================
[05/28 16:48:35    839s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:48:35    839s] ---------------------------------------------------------------------------------------------
[05/28 16:48:35    839s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:48:35    839s] [ IncrReplace            ]      1   0:00:09.2  (  10.9 % )     0:00:10.3 /  0:00:10.1    1.0
[05/28 16:48:35    839s] [ RefinePlace            ]      4   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.9    1.1
[05/28 16:48:35    839s] [ DetailPlaceInit        ]     11   0:00:02.9  (   3.4 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 16:48:35    839s] [ EarlyGlobalRoute       ]      5   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 16:48:35    839s] [ DetailRoute            ]      1   0:00:01.3  (   1.6 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 16:48:35    839s] [ ExtractRC              ]      4   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:48:35    839s] [ FullDelayCalc          ]      1   0:00:00.7  (   0.9 % )     0:00:00.8 /  0:00:00.6    0.8
[05/28 16:48:35    839s] [ TimingUpdate           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:48:35    839s] [ MISC                   ]          0:01:08.6  (  81.1 % )     0:01:08.6 /  0:01:08.8    1.0
[05/28 16:48:35    839s] ---------------------------------------------------------------------------------------------
[05/28 16:48:35    839s]  CTS #1 TOTAL                       0:01:24.6  ( 100.0 % )     0:01:24.6 /  0:01:24.6    1.0
[05/28 16:48:35    839s] ---------------------------------------------------------------------------------------------
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] Synthesizing clock trees with CCOpt done.
[05/28 16:48:35    839s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:48:35    839s] UM:*                                                                   cts
[05/28 16:48:35    839s] Begin: Reorder Scan Chains
[05/28 16:48:35    839s] End: Reorder Scan Chains
[05/28 16:48:35    839s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3955.5M, totSessionCpu=0:14:01 **
[05/28 16:48:35    839s] 
[05/28 16:48:35    839s] Active Setup views: view_slow_mission 
[05/28 16:48:35    839s] GigaOpt running with 1 threads.
[05/28 16:48:35    839s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:14:00.6/0:16:46.3 (0.8), mem = 3844.4M
[05/28 16:48:35    839s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 16:48:35    839s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 16:48:35    839s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:48:35    839s] OPERPROF: Starting DPlace-Init at level 1, MEM:3844.4M, EPOCH TIME: 1748465315.834701
[05/28 16:48:35    839s] Processing tracks to init pin-track alignment.
[05/28 16:48:35    839s] z: 1, totalTracks: 1
[05/28 16:48:35    839s] z: 3, totalTracks: 1
[05/28 16:48:35    839s] z: 5, totalTracks: 1
[05/28 16:48:35    839s] z: 7, totalTracks: 1
[05/28 16:48:35    839s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:48:35    839s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:48:35    839s] Initializing Route Infrastructure for color support ...
[05/28 16:48:35    839s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3844.4M, EPOCH TIME: 1748465315.835303
[05/28 16:48:35    839s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3844.4M, EPOCH TIME: 1748465315.841033
[05/28 16:48:35    839s] Route Infrastructure Initialized for color support successfully.
[05/28 16:48:35    839s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:48:35    839s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3844.4M, EPOCH TIME: 1748465315.851158
[05/28 16:48:35    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:35    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:36    839s] 
[05/28 16:48:36    839s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:48:36    839s] 
[05/28 16:48:36    839s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:48:36    839s] OPERPROF:     Starting CMU at level 3, MEM:3844.4M, EPOCH TIME: 1748465316.091348
[05/28 16:48:36    839s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3844.4M, EPOCH TIME: 1748465316.094251
[05/28 16:48:36    839s] 
[05/28 16:48:36    839s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:48:36    839s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.244, MEM:3844.4M, EPOCH TIME: 1748465316.094877
[05/28 16:48:36    839s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3844.4M, EPOCH TIME: 1748465316.094980
[05/28 16:48:36    839s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3844.4M, EPOCH TIME: 1748465316.095330
[05/28 16:48:36    839s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3844.4MB).
[05/28 16:48:36    839s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.261, MEM:3844.4M, EPOCH TIME: 1748465316.095942
[05/28 16:48:36    839s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3844.4M, EPOCH TIME: 1748465316.096221
[05/28 16:48:36    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:36    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:36    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:36    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:48:36    839s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.023, MEM:3844.4M, EPOCH TIME: 1748465316.119106
[05/28 16:48:36    839s] 
[05/28 16:48:36    839s] Creating Lib Analyzer ...
[05/28 16:48:36    840s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:48:36    840s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:48:36    840s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:48:36    840s] 
[05/28 16:48:36    840s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:48:38    842s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:03 mem=3860.4M
[05/28 16:48:38    842s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:04 mem=3860.4M
[05/28 16:48:38    842s] Creating Lib Analyzer, finished. 
[05/28 16:48:38    842s] Effort level <high> specified for reg2reg path_group
[05/28 16:48:39    842s] Info: IPO magic value 0x834BBEEF.
[05/28 16:48:39    842s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/28 16:48:39    842s]       SynthesisEngine workers will not check out additional licenses.
[05/28 16:49:02    843s] #################################################################################
[05/28 16:49:02    843s] # Design Stage: PreRoute
[05/28 16:49:02    843s] # Design Name: TOP
[05/28 16:49:02    843s] # Design Mode: 22nm
[05/28 16:49:02    843s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:49:02    843s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:49:02    843s] # Signoff Settings: SI Off 
[05/28 16:49:02    843s] #################################################################################
[05/28 16:49:02    843s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3869.9M) ***
[05/28 16:49:02    844s]              0V	    gnd
[05/28 16:49:02    844s]           0.72V	    vdd
[05/28 16:49:02    844s] Processing average sequential pin duty cycle 
[05/28 16:49:02    844s] Processing average sequential pin duty cycle 
[05/28 16:49:02    844s] 
[05/28 16:49:02    844s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 16:53:11   1093s] Processing average sequential pin duty cycle 
[05/28 16:56:41   1304s] **INFO: Using Advanced Metric Collection system.
[05/28 16:56:41   1304s] **optDesign ... cpu = 0:07:45, real = 0:08:06, mem = 3897.7M, totSessionCpu=0:21:46 **
[05/28 16:56:41   1304s] #optDebug: { P: 22 W: 6195 FE: standard PE: high LDR: 0.5}
[05/28 16:56:41   1304s] *** optDesign -postCTS ***
[05/28 16:56:41   1304s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 16:56:41   1304s] Hold Target Slack: user slack 0.05
[05/28 16:56:41   1304s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 16:56:41   1304s] setUsefulSkewMode -opt_skew_eco_route false
[05/28 16:56:41   1304s] **INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[05/28 16:56:41   1304s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3772.4M, EPOCH TIME: 1748465801.966247
[05/28 16:56:41   1304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:41   1304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:42   1304s] 
[05/28 16:56:42   1304s] 
[05/28 16:56:42   1304s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:42   1304s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.282, MEM:3777.4M, EPOCH TIME: 1748465802.247867
[05/28 16:56:42   1304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:42   1304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:42   1305s] **WARN: (IMPOPT-7324):	The length of logic cell list for skewClock is 1020, it may lead to skewClock long TAT. It is better to set cell list if nothing has been set.
[05/28 16:56:42   1305s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3777.4M, EPOCH TIME: 1748465802.483440
[05/28 16:56:42   1305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:42   1305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:42   1305s] Cell TOP LLGs are deleted
[05/28 16:56:42   1305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:42   1305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:42   1305s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3777.4M, EPOCH TIME: 1748465802.483901
[05/28 16:56:42   1305s] Start to check current routing status for nets...
[05/28 16:56:42   1305s] All nets are already routed correctly.
[05/28 16:56:42   1305s] End to check current routing status for nets (mem=3777.4M)
[05/28 16:56:42   1305s] #optDebug: Start CG creation (mem=3806.5M)
[05/28 16:56:42   1305s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:42   1305s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:42   1305s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:43   1305s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:43   1306s] ToF 87.2130um
[05/28 16:56:43   1306s] (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s]  ...processing cgPrt (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s]  ...processing cgEgp (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s]  ...processing cgPbk (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s]  ...processing cgNrb(cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s]  ...processing cgObs (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s]  ...processing cgCon (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s]  ...processing cgPdm (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=4003.3M)
[05/28 16:56:43   1306s] Compute RC Scale Done ...
[05/28 16:56:43   1306s] Cell TOP LLGs are deleted
[05/28 16:56:43   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:43   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:43   1306s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4003.3M, EPOCH TIME: 1748465803.639485
[05/28 16:56:43   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:43   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:43   1306s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4003.3M, EPOCH TIME: 1748465803.640112
[05/28 16:56:43   1306s] Max number of tech site patterns supported in site array is 256.
[05/28 16:56:43   1306s] Core basic site is GF22_DST
[05/28 16:56:43   1306s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:56:43   1306s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:56:43   1306s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:56:43   1306s] SiteArray: use 995,328 bytes
[05/28 16:56:43   1306s] SiteArray: current memory after site array memory allocation 4003.3M
[05/28 16:56:43   1306s] SiteArray: FP blocked sites are writable
[05/28 16:56:43   1306s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4003.3M, EPOCH TIME: 1748465803.816011
[05/28 16:56:43   1306s] Process 585 wires and vias for routing blockage analysis
[05/28 16:56:43   1306s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4003.3M, EPOCH TIME: 1748465803.816209
[05/28 16:56:43   1306s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:56:43   1306s] Atter site array init, number of instance map data is 0.
[05/28 16:56:43   1306s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.243, MEM:4003.3M, EPOCH TIME: 1748465803.883010
[05/28 16:56:43   1306s] 
[05/28 16:56:43   1306s] 
[05/28 16:56:43   1306s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:43   1306s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.246, MEM:4003.3M, EPOCH TIME: 1748465803.885170
[05/28 16:56:43   1306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:43   1306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:43   1306s] Starting delay calculation for Setup views
[05/28 16:56:44   1307s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:56:44   1307s] #################################################################################
[05/28 16:56:44   1307s] # Design Stage: PreRoute
[05/28 16:56:44   1307s] # Design Name: TOP
[05/28 16:56:44   1307s] # Design Mode: 22nm
[05/28 16:56:44   1307s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:56:44   1307s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:56:44   1307s] # Signoff Settings: SI Off 
[05/28 16:56:44   1307s] #################################################################################
[05/28 16:56:44   1307s] Calculate delays in BcWc mode...
[05/28 16:56:44   1307s] Topological Sorting (REAL = 0:00:00.0, MEM = 4012.9M, InitMEM = 4012.9M)
[05/28 16:56:44   1307s] Start delay calculation (fullDC) (1 T). (MEM=4046.22)
[05/28 16:56:44   1307s] End AAE Lib Interpolated Model. (MEM=4012.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:56:45   1307s] Total number of fetched objects 1149
[05/28 16:56:45   1307s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:56:45   1307s] End delay calculation. (MEM=4049.71 CPU=0:00:00.3 REAL=0:00:01.0)
[05/28 16:56:45   1307s] End delay calculation (fullDC). (MEM=4049.71 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 16:56:45   1307s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3988.9M) ***
[05/28 16:56:45   1307s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:21:49 mem=3988.9M)
[05/28 16:56:45   1307s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.286  | 49.710  | 49.286  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
------------------------------------------------------------------

[05/28 16:56:45   1307s] **optDesign ... cpu = 0:07:48, real = 0:08:10, mem = 4046.7M, totSessionCpu=0:21:49 **
[05/28 16:56:45   1307s] Begin: Collecting metrics
[05/28 16:56:45   1308s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.286 | 49.286 |   0 |        4.66 | 0:00:02  |        3911 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/28 16:56:45   1308s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4050.6M, current mem=4046.7M)

[05/28 16:56:45   1308s] End: Collecting metrics
[05/28 16:56:45   1308s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:07:48.6/0:08:10.0 (1.0), totSession cpu/real = 0:21:49.2/0:24:56.3 (0.9), mem = 3910.9M
[05/28 16:56:45   1308s] 
[05/28 16:56:45   1308s] =============================================================================================
[05/28 16:56:45   1308s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.10-p003_1
[05/28 16:56:45   1308s] =============================================================================================
[05/28 16:56:45   1308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:56:45   1308s] ---------------------------------------------------------------------------------------------
[05/28 16:56:45   1308s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:56:45   1308s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.1 % )     0:00:01.9 /  0:00:01.7    0.9
[05/28 16:56:45   1308s] [ MetricReport           ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:56:45   1308s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:56:45   1308s] [ LibAnalyzerInit        ]      1   0:00:02.7  (   0.6 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 16:56:45   1308s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:01.2    0.9
[05/28 16:56:45   1308s] [ SteinerInterfaceInit   ]      1   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 16:56:45   1308s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:45   1308s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:56:45   1308s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   0.1 % )     0:00:01.6 /  0:00:01.4    0.9
[05/28 16:56:45   1308s] [ FullDelayCalc          ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.6    0.7
[05/28 16:56:45   1308s] [ TimingUpdate           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:56:45   1308s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 16:56:45   1308s] [ PropagateActivity      ]      1   0:00:01.3  (   0.3 % )     0:00:01.3 /  0:00:01.1    0.9
[05/28 16:56:45   1308s] [ MISC                   ]          0:08:02.5  (  98.5 % )     0:08:02.5 /  0:07:41.4    1.0
[05/28 16:56:45   1308s] ---------------------------------------------------------------------------------------------
[05/28 16:56:45   1308s]  InitOpt #1 TOTAL                   0:08:10.0  ( 100.0 % )     0:08:10.0 /  0:07:48.6    1.0
[05/28 16:56:45   1308s] ---------------------------------------------------------------------------------------------
[05/28 16:56:45   1308s] 
[05/28 16:56:45   1308s] ** INFO : this run is activating low effort ccoptDesign flow
[05/28 16:56:45   1308s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:56:45   1308s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:21:49 mem=3910.9M
[05/28 16:56:45   1308s] OPERPROF: Starting DPlace-Init at level 1, MEM:3910.9M, EPOCH TIME: 1748465805.841373
[05/28 16:56:45   1308s] Processing tracks to init pin-track alignment.
[05/28 16:56:45   1308s] z: 1, totalTracks: 1
[05/28 16:56:45   1308s] z: 3, totalTracks: 1
[05/28 16:56:45   1308s] z: 5, totalTracks: 1
[05/28 16:56:45   1308s] z: 7, totalTracks: 1
[05/28 16:56:45   1308s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:56:45   1308s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:56:45   1308s] Initializing Route Infrastructure for color support ...
[05/28 16:56:45   1308s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3910.9M, EPOCH TIME: 1748465805.841814
[05/28 16:56:45   1308s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.007, MEM:3910.9M, EPOCH TIME: 1748465805.848970
[05/28 16:56:45   1308s] Route Infrastructure Initialized for color support successfully.
[05/28 16:56:45   1308s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:56:45   1308s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3910.9M, EPOCH TIME: 1748465805.863912
[05/28 16:56:45   1308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:45   1308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:56:46   1308s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.258, MEM:3910.9M, EPOCH TIME: 1748465806.122176
[05/28 16:56:46   1308s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3910.9M, EPOCH TIME: 1748465806.122298
[05/28 16:56:46   1308s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3910.9M, EPOCH TIME: 1748465806.122907
[05/28 16:56:46   1308s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3910.9MB).
[05/28 16:56:46   1308s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.282, MEM:3910.9M, EPOCH TIME: 1748465806.123555
[05/28 16:56:46   1308s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:21:49 mem=3910.9M
[05/28 16:56:46   1308s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3910.9M, EPOCH TIME: 1748465806.126007
[05/28 16:56:46   1308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:46   1308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:46   1308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:46   1308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:46   1308s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:3910.9M, EPOCH TIME: 1748465806.151957
[05/28 16:56:46   1308s] OPTC: m4 20.0 50.0
[05/28 16:56:46   1308s] OPTC: view 50.0
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] Power view               = view_slow_mission
[05/28 16:56:46   1308s] Number of VT partitions  = 2
[05/28 16:56:46   1308s] Standard cells in design = 1371
[05/28 16:56:46   1308s] Instances in design      = 1128
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] Instance distribution across the VT partitions:
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s]  LVT : inst = 979 (86.8%), cells = 728 (53.10%)
[05/28 16:56:46   1308s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 979 (86.8%)
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s]  HVT : inst = 149 (13.2%), cells = 613 (44.71%)
[05/28 16:56:46   1308s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.2%)
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] Reporting took 0 sec
[05/28 16:56:46   1308s] #optDebug: fT-E <X 2 0 0 1>
[05/28 16:56:46   1308s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[05/28 16:56:46   1308s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -30.5 -useBottleneckAnalyzer -drvRatio 0.4
[05/28 16:56:46   1308s] Begin: GigaOpt Route Type Constraints Refinement
[05/28 16:56:46   1308s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:49.8/0:24:57.1 (0.9), mem = 3911.9M
[05/28 16:56:46   1308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.9
[05/28 16:56:46   1308s] ### Creating RouteCongInterface, started
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] #optDebug: {0, 1.000}
[05/28 16:56:46   1308s] ### Creating RouteCongInterface, finished
[05/28 16:56:46   1308s] Updated routing constraints on 0 nets.
[05/28 16:56:46   1308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.9
[05/28 16:56:46   1308s] Bottom Preferred Layer:
[05/28 16:56:46   1308s]     None
[05/28 16:56:46   1308s] Via Pillar Rule:
[05/28 16:56:46   1308s]     None
[05/28 16:56:46   1308s] Finished writing unified metrics of routing constraints.
[05/28 16:56:46   1308s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.8), totSession cpu/real = 0:21:49.8/0:24:57.1 (0.9), mem = 3911.9M
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] =============================================================================================
[05/28 16:56:46   1308s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.10-p003_1
[05/28 16:56:46   1308s] =============================================================================================
[05/28 16:56:46   1308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:56:46   1308s] ---------------------------------------------------------------------------------------------
[05/28 16:56:46   1308s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  88.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:46   1308s] [ MISC                   ]          0:00:00.0  (  12.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:46   1308s] ---------------------------------------------------------------------------------------------
[05/28 16:56:46   1308s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.8
[05/28 16:56:46   1308s] ---------------------------------------------------------------------------------------------
[05/28 16:56:46   1308s] 
[05/28 16:56:46   1308s] End: GigaOpt Route Type Constraints Refinement
[05/28 16:56:46   1308s] Begin: Collecting metrics
[05/28 16:56:46   1309s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    49.286 | 49.286 |   0 |        4.66 | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement |           |        |     |             | 0:00:00  |        3912 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[05/28 16:56:46   1309s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4046.7M, current mem=4046.6M)

[05/28 16:56:46   1309s] End: Collecting metrics
[05/28 16:56:46   1309s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:56:46   1309s] optDesignOneStep: Power Flow
[05/28 16:56:46   1309s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:56:46   1309s] Deleting Lib Analyzer.
[05/28 16:56:46   1309s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:50.1/0:24:57.4 (0.9), mem = 3911.9M
[05/28 16:56:46   1309s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:56:46   1309s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:56:46   1309s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:56:46   1309s] ### Creating LA Mngr. totSessionCpu=0:21:50 mem=3911.9M
[05/28 16:56:46   1309s] ### Creating LA Mngr, finished. totSessionCpu=0:21:50 mem=3911.9M
[05/28 16:56:46   1309s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 16:56:47   1309s] Processing average sequential pin duty cycle 
[05/28 16:56:47   1309s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.10
[05/28 16:56:47   1309s] 
[05/28 16:56:47   1309s] Creating Lib Analyzer ...
[05/28 16:56:48   1310s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:56:48   1310s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:56:48   1310s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:56:48   1310s] 
[05/28 16:56:48   1310s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:56:50   1312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:53 mem=3911.9M
[05/28 16:56:50   1312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:54 mem=3911.9M
[05/28 16:56:50   1312s] Creating Lib Analyzer, finished. 
[05/28 16:56:50   1313s] (I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
[05/28 16:56:50   1313s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:56:50   1313s] 
[05/28 16:56:50   1313s] Active Setup views: view_slow_mission 
[05/28 16:56:50   1313s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3911.9M, EPOCH TIME: 1748465810.786701
[05/28 16:56:50   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:50   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:50   1313s] 
[05/28 16:56:50   1313s] 
[05/28 16:56:50   1313s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:50   1313s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.189, MEM:3911.9M, EPOCH TIME: 1748465810.975844
[05/28 16:56:50   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:50   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:50   1313s] [oiPhyDebug] optDemand 1299404160.00, spDemand 516404160.00.
[05/28 16:56:50   1313s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:56:50   1313s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:56:50   1313s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:21:54 mem=3911.9M
[05/28 16:56:50   1313s] OPERPROF: Starting DPlace-Init at level 1, MEM:3911.9M, EPOCH TIME: 1748465810.982282
[05/28 16:56:50   1313s] Processing tracks to init pin-track alignment.
[05/28 16:56:50   1313s] z: 1, totalTracks: 1
[05/28 16:56:50   1313s] z: 3, totalTracks: 1
[05/28 16:56:50   1313s] z: 5, totalTracks: 1
[05/28 16:56:50   1313s] z: 7, totalTracks: 1
[05/28 16:56:50   1313s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:56:50   1313s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:56:50   1313s] Initializing Route Infrastructure for color support ...
[05/28 16:56:50   1313s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3911.9M, EPOCH TIME: 1748465810.982639
[05/28 16:56:50   1313s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.006, MEM:3911.9M, EPOCH TIME: 1748465810.988832
[05/28 16:56:50   1313s] Route Infrastructure Initialized for color support successfully.
[05/28 16:56:50   1313s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:56:50   1313s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3911.9M, EPOCH TIME: 1748465810.996623
[05/28 16:56:50   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:50   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:56:51   1313s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.181, MEM:3911.9M, EPOCH TIME: 1748465811.177680
[05/28 16:56:51   1313s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3911.9M, EPOCH TIME: 1748465811.177804
[05/28 16:56:51   1313s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3911.9M, EPOCH TIME: 1748465811.178128
[05/28 16:56:51   1313s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3911.9MB).
[05/28 16:56:51   1313s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.196, MEM:3911.9M, EPOCH TIME: 1748465811.178736
[05/28 16:56:51   1313s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:56:51   1313s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:56:51   1313s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:21:55 mem=3911.9M
[05/28 16:56:51   1313s] ### Creating RouteCongInterface, started
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s] #optDebug: {0, 1.000}
[05/28 16:56:51   1313s] ### Creating RouteCongInterface, finished
[05/28 16:56:51   1313s] {MG  {8 0 1.7 0.287023} }
[05/28 16:56:51   1313s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3970.0M, EPOCH TIME: 1748465811.232797
[05/28 16:56:51   1313s] Found 0 hard placement blockage before merging.
[05/28 16:56:51   1313s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3970.0M, EPOCH TIME: 1748465811.233015
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s] Netlist preparation processing... 
[05/28 16:56:51   1313s] Removed 0 instance
[05/28 16:56:51   1313s] *info: Marking 0 isolation instances dont touch
[05/28 16:56:51   1313s] *info: Marking 0 level shifter instances dont touch
[05/28 16:56:51   1313s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:56:51   1313s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:56:51   1313s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4015.1M, EPOCH TIME: 1748465811.268267
[05/28 16:56:51   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:56:51   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:51   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:51   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:51   1313s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3928.1M, EPOCH TIME: 1748465811.277500
[05/28 16:56:51   1313s] (I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
[05/28 16:56:51   1313s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:56:51   1313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.10
[05/28 16:56:51   1313s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.4 (1.0), totSession cpu/real = 0:21:54.6/0:25:01.8 (0.9), mem = 3928.1M
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s] =============================================================================================
[05/28 16:56:51   1313s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.10-p003_1
[05/28 16:56:51   1313s] =============================================================================================
[05/28 16:56:51   1313s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:56:51   1313s] ---------------------------------------------------------------------------------------------
[05/28 16:56:51   1313s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  61.4 % )     0:00:02.7 /  0:00:02.8    1.0
[05/28 16:56:51   1313s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:51   1313s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 16:56:51   1313s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:56:51   1313s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 16:56:51   1313s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:51   1313s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:51   1313s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 16:56:51   1313s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:51   1313s] [ MISC                   ]          0:00:01.5  (  33.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 16:56:51   1313s] ---------------------------------------------------------------------------------------------
[05/28 16:56:51   1313s]  SimplifyNetlist #1 TOTAL           0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.5    1.0
[05/28 16:56:51   1313s] ---------------------------------------------------------------------------------------------
[05/28 16:56:51   1313s] 
[05/28 16:56:51   1313s] Begin: Collecting metrics
[05/28 16:56:51   1313s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary       |    49.286 | 49.286 |   0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement |           |        |     |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist      |           |        |     |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:56:51   1313s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4051.2M, current mem=4049.7M)

[05/28 16:56:51   1313s] End: Collecting metrics
[05/28 16:56:51   1313s] *** Starting optimizing excluded clock nets MEM= 3928.1M) ***
[05/28 16:56:51   1313s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3928.1M) ***
[05/28 16:56:51   1313s] *** Starting optimizing excluded clock nets MEM= 3928.1M) ***
[05/28 16:56:51   1313s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3928.1M) ***
[05/28 16:56:51   1313s] Begin: Collecting metrics
[05/28 16:56:51   1314s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.286 | 49.286 |   0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |        |     |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |        |     |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |        |     |             |            |              |                |               | 0:00:00  |        3928 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:56:51   1314s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4049.8M, current mem=4049.8M)

[05/28 16:56:51   1314s] End: Collecting metrics
[05/28 16:56:51   1314s] Info: Done creating the CCOpt slew target map.
[05/28 16:56:51   1314s] Begin: GigaOpt high fanout net optimization
[05/28 16:56:51   1314s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 16:56:51   1314s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 16:56:51   1314s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:55.2/0:25:02.4 (0.9), mem = 3928.1M
[05/28 16:56:51   1314s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:56:51   1314s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:56:51   1314s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:56:51   1314s] Processing average sequential pin duty cycle 
[05/28 16:56:51   1314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.11
[05/28 16:56:51   1314s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:56:52   1314s] (I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
[05/28 16:56:52   1314s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:56:52   1314s] 
[05/28 16:56:52   1314s] Active Setup views: view_slow_mission 
[05/28 16:56:52   1314s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3928.1M, EPOCH TIME: 1748465812.367660
[05/28 16:56:52   1314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:52   1314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:52   1314s] 
[05/28 16:56:52   1314s] 
[05/28 16:56:52   1314s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:52   1314s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.179, MEM:3928.1M, EPOCH TIME: 1748465812.546611
[05/28 16:56:52   1314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:52   1314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:52   1314s] [oiPhyDebug] optDemand 1299404160.00, spDemand 516404160.00.
[05/28 16:56:52   1314s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:56:52   1314s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 16:56:52   1314s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:21:56 mem=3928.1M
[05/28 16:56:52   1314s] OPERPROF: Starting DPlace-Init at level 1, MEM:3928.1M, EPOCH TIME: 1748465812.553142
[05/28 16:56:52   1314s] Processing tracks to init pin-track alignment.
[05/28 16:56:52   1314s] z: 1, totalTracks: 1
[05/28 16:56:52   1314s] z: 3, totalTracks: 1
[05/28 16:56:52   1314s] z: 5, totalTracks: 1
[05/28 16:56:52   1314s] z: 7, totalTracks: 1
[05/28 16:56:52   1314s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:56:52   1314s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:56:52   1314s] Initializing Route Infrastructure for color support ...
[05/28 16:56:52   1314s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3928.1M, EPOCH TIME: 1748465812.553470
[05/28 16:56:52   1314s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3928.1M, EPOCH TIME: 1748465812.557471
[05/28 16:56:52   1314s] Route Infrastructure Initialized for color support successfully.
[05/28 16:56:52   1314s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:56:52   1314s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3928.1M, EPOCH TIME: 1748465812.565151
[05/28 16:56:52   1314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:52   1314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:52   1315s] 
[05/28 16:56:52   1315s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:56:52   1315s] 
[05/28 16:56:52   1315s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:52   1315s] 
[05/28 16:56:52   1315s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:56:52   1315s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.182, MEM:3928.1M, EPOCH TIME: 1748465812.747136
[05/28 16:56:52   1315s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3928.1M, EPOCH TIME: 1748465812.747263
[05/28 16:56:52   1315s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3928.1M, EPOCH TIME: 1748465812.747603
[05/28 16:56:52   1315s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3928.1MB).
[05/28 16:56:52   1315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.195, MEM:3928.1M, EPOCH TIME: 1748465812.748131
[05/28 16:56:52   1315s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:56:52   1315s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:56:52   1315s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:21:56 mem=3928.1M
[05/28 16:56:52   1315s] ### Creating RouteCongInterface, started
[05/28 16:56:52   1315s] 
[05/28 16:56:52   1315s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 16:56:52   1315s] 
[05/28 16:56:52   1315s] #optDebug: {0, 1.000}
[05/28 16:56:52   1315s] ### Creating RouteCongInterface, finished
[05/28 16:56:52   1315s] {MG  {8 0 1.7 0.287023} }
[05/28 16:56:52   1315s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1315s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1315s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1315s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1315s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1316s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1316s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1316s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:56:53   1316s] AoF 551.2950um
[05/28 16:56:54   1316s]  unitDynamic=0.188168782391 unitLeakage=1.78146, designSmallDynamic=2.426116658690 designSmallLeakge=11.740477214129 largestInvLkgPwrAreaRatio=0.000107431683 smallCellArea_=125280.0 
[05/28 16:56:54   1316s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:56:54   1316s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 6478.31, Stn-len 0
[05/28 16:56:54   1316s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:56:54   1316s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3987.3M, EPOCH TIME: 1748465814.698392
[05/28 16:56:54   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:54   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:54   1316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:54   1316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:54   1316s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:3929.3M, EPOCH TIME: 1748465814.710702
[05/28 16:56:54   1317s] (I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
[05/28 16:56:54   1317s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:56:54   1317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.11
[05/28 16:56:54   1317s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:21:58.0/0:25:05.2 (0.9), mem = 3929.3M
[05/28 16:56:54   1317s] 
[05/28 16:56:54   1317s] =============================================================================================
[05/28 16:56:54   1317s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.10-p003_1
[05/28 16:56:54   1317s] =============================================================================================
[05/28 16:56:54   1317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:56:54   1317s] ---------------------------------------------------------------------------------------------
[05/28 16:56:54   1317s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:54   1317s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:56:54   1317s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:54   1317s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:54   1317s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:56:54   1317s] [ PowerUnitCalc          ]      1   0:00:00.7  (  24.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 16:56:54   1317s] [ DetailPlaceInit        ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:56:54   1317s] [ MISC                   ]          0:00:01.9  (  67.5 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 16:56:54   1317s] ---------------------------------------------------------------------------------------------
[05/28 16:56:54   1317s]  DrvOpt #1 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.8    1.0
[05/28 16:56:54   1317s] ---------------------------------------------------------------------------------------------
[05/28 16:56:54   1317s] 
[05/28 16:56:54   1317s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 16:56:54   1317s] End: GigaOpt high fanout net optimization
[05/28 16:56:54   1317s] skipped the cell partition in DRV
[05/28 16:56:54   1317s] Number of setup views: 1
[05/28 16:56:54   1317s] Leakage Power Opt: re-selecting buf/inv list 
[05/28 16:56:54   1317s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:56:54   1317s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:56:54   1317s] optDesignOneStep: Power Flow
[05/28 16:56:54   1317s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:56:54   1317s] Deleting Lib Analyzer.
[05/28 16:56:54   1317s] Begin: GigaOpt Global Optimization
[05/28 16:56:54   1317s] *info: use new DP (enabled)
[05/28 16:56:54   1317s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[05/28 16:56:54   1317s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:56:54   1317s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:56:54   1317s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:56:54   1317s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:58.1/0:25:05.3 (0.9), mem = 3929.3M
[05/28 16:56:54   1317s] Processing average sequential pin duty cycle 
[05/28 16:56:54   1317s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.12
[05/28 16:56:54   1317s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:56:54   1317s] 
[05/28 16:56:54   1317s] Creating Lib Analyzer ...
[05/28 16:56:55   1317s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:56:55   1317s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:56:55   1317s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:56:55   1317s] 
[05/28 16:56:55   1317s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:56:57   1319s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:01 mem=3929.3M
[05/28 16:56:57   1319s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:01 mem=3929.3M
[05/28 16:56:57   1319s] Creating Lib Analyzer, finished. 
[05/28 16:56:57   1320s] (I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
[05/28 16:56:57   1320s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:56:57   1320s] 
[05/28 16:56:57   1320s] Active Setup views: view_slow_mission 
[05/28 16:56:58   1320s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3929.3M, EPOCH TIME: 1748465818.010873
[05/28 16:56:58   1320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:58   1320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:58   1320s] 
[05/28 16:56:58   1320s] 
[05/28 16:56:58   1320s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:58   1320s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.187, MEM:3929.3M, EPOCH TIME: 1748465818.198070
[05/28 16:56:58   1320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:58   1320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:58   1320s] [oiPhyDebug] optDemand 1299404160.00, spDemand 516404160.00.
[05/28 16:56:58   1320s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:56:58   1320s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 16:56:58   1320s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:01 mem=3929.3M
[05/28 16:56:58   1320s] OPERPROF: Starting DPlace-Init at level 1, MEM:3929.3M, EPOCH TIME: 1748465818.205155
[05/28 16:56:58   1320s] Processing tracks to init pin-track alignment.
[05/28 16:56:58   1320s] z: 1, totalTracks: 1
[05/28 16:56:58   1320s] z: 3, totalTracks: 1
[05/28 16:56:58   1320s] z: 5, totalTracks: 1
[05/28 16:56:58   1320s] z: 7, totalTracks: 1
[05/28 16:56:58   1320s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:56:58   1320s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:56:58   1320s] Initializing Route Infrastructure for color support ...
[05/28 16:56:58   1320s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3929.3M, EPOCH TIME: 1748465818.205487
[05/28 16:56:58   1320s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3929.3M, EPOCH TIME: 1748465818.211725
[05/28 16:56:58   1320s] Route Infrastructure Initialized for color support successfully.
[05/28 16:56:58   1320s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:56:58   1320s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3929.3M, EPOCH TIME: 1748465818.219414
[05/28 16:56:58   1320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:58   1320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:56:58   1320s] 
[05/28 16:56:58   1320s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:56:58   1320s] 
[05/28 16:56:58   1320s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:56:58   1320s] 
[05/28 16:56:58   1320s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:56:58   1320s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.175, MEM:3929.3M, EPOCH TIME: 1748465818.394499
[05/28 16:56:58   1320s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3929.3M, EPOCH TIME: 1748465818.394641
[05/28 16:56:58   1320s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3929.3M, EPOCH TIME: 1748465818.394910
[05/28 16:56:58   1320s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3929.3MB).
[05/28 16:56:58   1320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.190, MEM:3929.3M, EPOCH TIME: 1748465818.395455
[05/28 16:56:58   1320s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:56:58   1320s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:56:58   1320s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:02 mem=3929.3M
[05/28 16:56:58   1320s] ### Creating RouteCongInterface, started
[05/28 16:56:58   1320s] 
[05/28 16:56:58   1320s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:56:58   1320s] 
[05/28 16:56:58   1320s] #optDebug: {0, 1.000}
[05/28 16:56:58   1320s] ### Creating RouteCongInterface, finished
[05/28 16:56:58   1320s] {MG  {8 0 1.7 0.287023} }
[05/28 16:56:58   1320s] *info: 1 clock net excluded
[05/28 16:56:58   1320s] *info: 1 ideal net excluded from IPO operation.
[05/28 16:56:58   1320s] *info: 1 net with fixed/cover wires excluded.
[05/28 16:56:58   1321s]  unitDynamic=0.188168782391 unitLeakage=1.78146, designSmallDynamic=2.426116658690 designSmallLeakge=11.740477214129 largestInvLkgPwrAreaRatio=0.000107431683 smallCellArea_=125280.0 
[05/28 16:56:59   1321s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4009.4M, EPOCH TIME: 1748465819.513845
[05/28 16:56:59   1321s] Found 0 hard placement blockage before merging.
[05/28 16:56:59   1321s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4009.4M, EPOCH TIME: 1748465819.514064
[05/28 16:57:00   1323s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/28 16:57:00   1323s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 16:57:00   1323s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
[05/28 16:57:00   1323s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 16:57:00   1323s] |   0.000|   0.000|   11.72%|   0:00:00.0| 4011.4M|view_slow_mission|       NA| NA                                      |
[05/28 16:57:00   1323s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 16:57:00   1323s] 
[05/28 16:57:00   1323s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4011.4M) ***
[05/28 16:57:00   1323s] 
[05/28 16:57:00   1323s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4011.4M) ***
[05/28 16:57:00   1323s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:57:00   1323s] Bottom Preferred Layer:
[05/28 16:57:00   1323s]     None
[05/28 16:57:00   1323s] Via Pillar Rule:
[05/28 16:57:00   1323s]     None
[05/28 16:57:00   1323s] Finished writing unified metrics of routing constraints.
[05/28 16:57:00   1323s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/28 16:57:00   1323s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 6478.31, Stn-len 0
[05/28 16:57:00   1323s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:57:00   1323s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4011.4M, EPOCH TIME: 1748465820.933756
[05/28 16:57:00   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:00   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:00   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:00   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:00   1323s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:3951.4M, EPOCH TIME: 1748465820.946789
[05/28 16:57:00   1323s] (I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
[05/28 16:57:00   1323s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:00   1323s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.12
[05/28 16:57:00   1323s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:22:04.2/0:25:11.5 (0.9), mem = 3951.4M
[05/28 16:57:00   1323s] 
[05/28 16:57:00   1323s] =============================================================================================
[05/28 16:57:00   1323s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.10-p003_1
[05/28 16:57:00   1323s] =============================================================================================
[05/28 16:57:00   1323s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:00   1323s] ---------------------------------------------------------------------------------------------
[05/28 16:57:00   1323s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:57:00   1323s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  43.6 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 16:57:00   1323s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:00   1323s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:57:00   1323s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:57:00   1323s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:00   1323s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:00   1323s] [ TransformInit          ]      1   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 16:57:00   1323s] [ PowerUnitCalc          ]      1   0:00:00.7  (  11.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 16:57:00   1323s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:57:00   1323s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:00   1323s] [ MISC                   ]          0:00:02.1  (  34.6 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 16:57:00   1323s] ---------------------------------------------------------------------------------------------
[05/28 16:57:00   1323s]  GlobalOpt #1 TOTAL                 0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[05/28 16:57:00   1323s] ---------------------------------------------------------------------------------------------
[05/28 16:57:00   1323s] 
[05/28 16:57:00   1323s] End: GigaOpt Global Optimization
[05/28 16:57:00   1323s] Leakage Power Opt: resetting the buf/inv selection
[05/28 16:57:00   1323s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 16:57:00   1323s] Begin: Collecting metrics
[05/28 16:57:01   1323s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:07  |        3951 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:01   1323s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4075.4M, current mem=4068.8M)

[05/28 16:57:01   1323s] End: Collecting metrics
[05/28 16:57:01   1323s] *** Timing Is met
[05/28 16:57:01   1323s] *** Check timing (0:00:00.0)
[05/28 16:57:01   1323s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:57:01   1323s] optDesignOneStep: Power Flow
[05/28 16:57:01   1323s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:57:01   1323s] Deleting Lib Analyzer.
[05/28 16:57:01   1323s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -nonLegal  -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[05/28 16:57:01   1323s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:57:01   1323s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:57:01   1323s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:57:01   1323s] ### Creating LA Mngr. totSessionCpu=0:22:05 mem=3951.4M
[05/28 16:57:01   1323s] ### Creating LA Mngr, finished. totSessionCpu=0:22:05 mem=3951.4M
[05/28 16:57:01   1323s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 16:57:01   1323s] 
[05/28 16:57:01   1323s] Begin: Area Power Optimization
[05/28 16:57:01   1323s] Processing average sequential pin duty cycle 
[05/28 16:57:01   1323s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4009.6M, EPOCH TIME: 1748465821.302778
[05/28 16:57:01   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:01   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:01   1323s] 
[05/28 16:57:01   1323s] 
[05/28 16:57:01   1323s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:01   1323s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.190, MEM:4009.6M, EPOCH TIME: 1748465821.493160
[05/28 16:57:01   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:01   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:01   1323s] [oiPhyDebug] optDemand 1299404160.00, spDemand 516404160.00.
[05/28 16:57:01   1323s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:57:01   1323s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:57:01   1323s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:05 mem=4009.6M
[05/28 16:57:01   1323s] OPERPROF: Starting DPlace-Init at level 1, MEM:4009.6M, EPOCH TIME: 1748465821.498726
[05/28 16:57:01   1323s] Processing tracks to init pin-track alignment.
[05/28 16:57:01   1323s] z: 1, totalTracks: 1
[05/28 16:57:01   1323s] z: 3, totalTracks: 1
[05/28 16:57:01   1323s] z: 5, totalTracks: 1
[05/28 16:57:01   1323s] z: 7, totalTracks: 1
[05/28 16:57:01   1323s] #spOpts: N=22 dpt autoPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:01   1323s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:01   1323s] Initializing Route Infrastructure for color support ...
[05/28 16:57:01   1323s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4009.6M, EPOCH TIME: 1748465821.499049
[05/28 16:57:01   1323s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:4009.6M, EPOCH TIME: 1748465821.505058
[05/28 16:57:01   1323s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:01   1323s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:01   1323s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4009.6M, EPOCH TIME: 1748465821.512520
[05/28 16:57:01   1323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:01   1323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:01   1323s] 
[05/28 16:57:01   1323s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:01   1323s] 
[05/28 16:57:01   1323s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:01   1323s] 
[05/28 16:57:01   1323s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:01   1323s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.182, MEM:4009.6M, EPOCH TIME: 1748465821.694068
[05/28 16:57:01   1323s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4009.6M, EPOCH TIME: 1748465821.694198
[05/28 16:57:01   1323s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4009.6M, EPOCH TIME: 1748465821.694462
[05/28 16:57:01   1323s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4009.6MB).
[05/28 16:57:01   1323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.196, MEM:4009.6M, EPOCH TIME: 1748465821.695029
[05/28 16:57:01   1323s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:01   1323s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:57:01   1323s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:05 mem=4009.6M
[05/28 16:57:01   1323s] Begin: Area Power Reclaim Optimization
[05/28 16:57:01   1323s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:05.0/0:25:12.2 (0.9), mem = 4009.6M
[05/28 16:57:01   1323s] 
[05/28 16:57:01   1323s] Creating Lib Analyzer ...
[05/28 16:57:02   1324s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:57:02   1324s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:57:02   1324s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:57:02   1324s] 
[05/28 16:57:02   1324s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:57:04   1326s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:07 mem=4011.6M
[05/28 16:57:04   1326s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:08 mem=4011.6M
[05/28 16:57:04   1326s] Creating Lib Analyzer, finished. 
[05/28 16:57:04   1326s] Processing average sequential pin duty cycle 
[05/28 16:57:04   1326s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.13
[05/28 16:57:04   1327s] (I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
[05/28 16:57:04   1327s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:04   1327s] 
[05/28 16:57:04   1327s] Active Setup views: view_slow_mission 
[05/28 16:57:04   1327s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1447
[05/28 16:57:04   1327s] ### Creating RouteCongInterface, started
[05/28 16:57:04   1327s] 
[05/28 16:57:04   1327s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:57:04   1327s] 
[05/28 16:57:04   1327s] #optDebug: {0, 1.000}
[05/28 16:57:04   1327s] ### Creating RouteCongInterface, finished
[05/28 16:57:04   1327s] {MG  {8 0 1.7 0.287023} }
[05/28 16:57:04   1327s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4011.6M, EPOCH TIME: 1748465824.874192
[05/28 16:57:04   1327s] Found 0 hard placement blockage before merging.
[05/28 16:57:04   1327s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4011.6M, EPOCH TIME: 1748465824.874366
[05/28 16:57:04   1327s] Reclaim Optimization WNS Slack 0.018  TNS Slack 0.000 Density 11.72
[05/28 16:57:04   1327s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:04   1327s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 16:57:04   1327s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:04   1327s] |   11.72%|        -|   0.018|   0.000|   0:00:00.0| 4011.6M|
[05/28 16:57:05   1327s] |   11.72%|        0|   0.018|   0.000|   0:00:01.0| 4013.1M|
[05/28 16:57:05   1327s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:05   1327s] |   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4013.1M|
[05/28 16:57:05   1327s] |   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4013.1M|
[05/28 16:57:05   1328s] |   11.72%|        1|   0.018|   0.000|   0:00:00.0| 4038.7M|
[05/28 16:57:05   1328s] |   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4038.7M|
[05/28 16:57:05   1328s] Running power reclaim iteration with 0.02493 cutoff 
[05/28 16:57:07   1329s] |   11.72%|        2|   0.018|   0.000|   0:00:02.0| 4046.7M|
[05/28 16:57:07   1329s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:07   1329s] |   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4046.7M|
[05/28 16:57:07   1329s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:07   1329s] Reclaim Optimization End WNS Slack 0.018  TNS Slack 0.000 Density 11.72
[05/28 16:57:07   1329s] 
[05/28 16:57:07   1329s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[05/28 16:57:07   1329s] --------------------------------------------------------------
[05/28 16:57:07   1329s] |                                   | Total     | Sequential |
[05/28 16:57:07   1329s] --------------------------------------------------------------
[05/28 16:57:07   1329s] | Num insts resized                 |       3  |       0    |
[05/28 16:57:07   1329s] | Num insts undone                  |       0  |       0    |
[05/28 16:57:07   1329s] | Num insts Downsized               |       1  |       0    |
[05/28 16:57:07   1329s] | Num insts Samesized               |       2  |       0    |
[05/28 16:57:07   1329s] | Num insts Upsized                 |       0  |       0    |
[05/28 16:57:07   1329s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 16:57:07   1329s] --------------------------------------------------------------
[05/28 16:57:07   1329s] Bottom Preferred Layer:
[05/28 16:57:07   1329s]     None
[05/28 16:57:07   1329s] Via Pillar Rule:
[05/28 16:57:07   1329s]     None
[05/28 16:57:07   1329s] Finished writing unified metrics of routing constraints.
[05/28 16:57:07   1329s] 
[05/28 16:57:07   1329s] Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 0, skipped in commitmove = 2
[05/28 16:57:07   1329s] End: Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
[05/28 16:57:07   1329s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:57:07   1329s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1447
[05/28 16:57:07   1329s] (I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
[05/28 16:57:07   1329s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:07   1329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.13
[05/28 16:57:07   1329s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:22:10.8/0:25:18.0 (0.9), mem = 4046.7M
[05/28 16:57:07   1329s] 
[05/28 16:57:07   1329s] =============================================================================================
[05/28 16:57:07   1329s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.10-p003_1
[05/28 16:57:07   1329s] =============================================================================================
[05/28 16:57:07   1329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:07   1329s] ---------------------------------------------------------------------------------------------
[05/28 16:57:07   1329s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:07   1329s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  45.6 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 16:57:07   1329s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:07   1329s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:57:07   1329s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[05/28 16:57:07   1329s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:07   1329s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.3
[05/28 16:57:07   1329s] [ OptimizationStep       ]      1   0:00:01.5  (  25.1 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 16:57:07   1329s] [ OptSingleIteration     ]      8   0:00:00.2  (   3.7 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 16:57:07   1329s] [ OptGetWeight           ]    663   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.2
[05/28 16:57:07   1329s] [ OptEval                ]    663   0:00:00.6  (  10.5 % )     0:00:00.6 /  0:00:00.6    1.1
[05/28 16:57:07   1329s] [ OptCommit              ]    663   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.4
[05/28 16:57:07   1329s] [ PostCommitDelayUpdate  ]    661   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:57:07   1329s] [ IncrDelayCalc          ]     10   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:57:07   1329s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:57:07   1329s] [ MISC                   ]          0:00:00.5  (   9.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:57:07   1329s] ---------------------------------------------------------------------------------------------
[05/28 16:57:07   1329s]  AreaOpt #1 TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:05.8    1.0
[05/28 16:57:07   1329s] ---------------------------------------------------------------------------------------------
[05/28 16:57:07   1329s] 
[05/28 16:57:07   1329s] Executing incremental physical updates
[05/28 16:57:07   1329s] Executing incremental physical updates
[05/28 16:57:07   1329s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:57:07   1329s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4046.7M, EPOCH TIME: 1748465827.520191
[05/28 16:57:07   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:07   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:07   1329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:07   1329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:07   1329s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:3963.7M, EPOCH TIME: 1748465827.534465
[05/28 16:57:07   1329s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3963.68M, totSessionCpu=0:22:11).
[05/28 16:57:07   1329s] Begin: Collecting metrics
[05/28 16:57:07   1329s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3964 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:07   1330s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4071.4M, current mem=4071.4M)

[05/28 16:57:07   1330s] End: Collecting metrics
[05/28 16:57:07   1330s] skipped the cell partition in DRV
[05/28 16:57:07   1330s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:57:07   1330s] optDesignOneStep: Power Flow
[05/28 16:57:07   1330s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:57:07   1330s] Deleting Lib Analyzer.
[05/28 16:57:07   1330s] Begin: GigaOpt Optimization in WNS mode
[05/28 16:57:07   1330s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/28 16:57:07   1330s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:57:07   1330s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:57:07   1330s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:57:07   1330s] *** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:11.2/0:25:18.4 (0.9), mem = 3963.7M
[05/28 16:57:07   1330s] Processing average sequential pin duty cycle 
[05/28 16:57:07   1330s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.14
[05/28 16:57:07   1330s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:57:07   1330s] 
[05/28 16:57:07   1330s] Creating Lib Analyzer ...
[05/28 16:57:08   1330s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:57:08   1330s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:57:08   1330s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:57:08   1330s] 
[05/28 16:57:08   1330s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:57:10   1332s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:14 mem=3963.7M
[05/28 16:57:10   1332s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:14 mem=3963.7M
[05/28 16:57:10   1332s] Creating Lib Analyzer, finished. 
[05/28 16:57:11   1333s] (I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
[05/28 16:57:11   1333s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s] Active Setup views: view_slow_mission 
[05/28 16:57:11   1333s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3963.7M, EPOCH TIME: 1748465831.154006
[05/28 16:57:11   1333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:11   1333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:11   1333s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.264, MEM:3963.7M, EPOCH TIME: 1748465831.417704
[05/28 16:57:11   1333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:11   1333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:11   1333s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/28 16:57:11   1333s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:57:11   1333s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[05/28 16:57:11   1333s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:15 mem=3963.7M
[05/28 16:57:11   1333s] OPERPROF: Starting DPlace-Init at level 1, MEM:3963.7M, EPOCH TIME: 1748465831.441347
[05/28 16:57:11   1333s] Processing tracks to init pin-track alignment.
[05/28 16:57:11   1333s] z: 1, totalTracks: 1
[05/28 16:57:11   1333s] z: 3, totalTracks: 1
[05/28 16:57:11   1333s] z: 5, totalTracks: 1
[05/28 16:57:11   1333s] z: 7, totalTracks: 1
[05/28 16:57:11   1333s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:11   1333s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:11   1333s] Initializing Route Infrastructure for color support ...
[05/28 16:57:11   1333s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3963.7M, EPOCH TIME: 1748465831.441690
[05/28 16:57:11   1333s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3963.7M, EPOCH TIME: 1748465831.447811
[05/28 16:57:11   1333s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:11   1333s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:11   1333s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3963.7M, EPOCH TIME: 1748465831.456159
[05/28 16:57:11   1333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:11   1333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:11   1333s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.247, MEM:3963.7M, EPOCH TIME: 1748465831.702876
[05/28 16:57:11   1333s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3963.7M, EPOCH TIME: 1748465831.702997
[05/28 16:57:11   1333s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3963.7M, EPOCH TIME: 1748465831.703434
[05/28 16:57:11   1333s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3963.7MB).
[05/28 16:57:11   1333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.263, MEM:3963.7M, EPOCH TIME: 1748465831.704032
[05/28 16:57:11   1333s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:11   1333s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:57:11   1333s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:15 mem=3963.7M
[05/28 16:57:11   1333s] ### Creating RouteCongInterface, started
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8500} {7, 0.032, 0.8500} {8, 0.016, 0.8500} {9, 0.016, 0.8500} {10, 0.004, 0.8500} {11, 0.004, 0.8500} 
[05/28 16:57:11   1333s] 
[05/28 16:57:11   1333s] #optDebug: {0, 1.000}
[05/28 16:57:11   1333s] ### Creating RouteCongInterface, finished
[05/28 16:57:11   1333s] {MG  {8 0 1.7 0.287023} }
[05/28 16:57:12   1334s] *info: 1 clock net excluded
[05/28 16:57:12   1334s] *info: 1 ideal net excluded from IPO operation.
[05/28 16:57:12   1334s] *info: 1 net with fixed/cover wires excluded.
[05/28 16:57:12   1334s]  unitDynamic=0.188144141418 unitLeakage=1.78138, designSmallDynamic=2.425778603638 designSmallLeakge=11.741316766404 largestInvLkgPwrAreaRatio=0.000107439366 smallCellArea_=125280.0 
[05/28 16:57:12   1335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.56484.1
[05/28 16:57:12   1335s] PathGroup :  reg2reg  TargetSlack : 0.0061 
[05/28 16:57:12   1335s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 11.72
[05/28 16:57:12   1335s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 16:57:12   1335s] Bottom Preferred Layer:
[05/28 16:57:12   1335s]     None
[05/28 16:57:12   1335s] Via Pillar Rule:
[05/28 16:57:12   1335s]     None
[05/28 16:57:12   1335s] Finished writing unified metrics of routing constraints.
[05/28 16:57:12   1335s] 
[05/28 16:57:12   1335s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4030.8M) ***
[05/28 16:57:12   1335s] 
[05/28 16:57:12   1335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.56484.1
[05/28 16:57:12   1335s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 6478.31, Stn-len 0
[05/28 16:57:12   1335s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:57:12   1335s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4030.8M, EPOCH TIME: 1748465832.962508
[05/28 16:57:12   1335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:12   1335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:12   1335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:12   1335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:12   1335s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:3970.8M, EPOCH TIME: 1748465832.989665
[05/28 16:57:13   1335s] (I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
[05/28 16:57:13   1335s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:13   1335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.14
[05/28 16:57:13   1335s] *** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:22:16.3/0:25:23.5 (0.9), mem = 3970.8M
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s] =============================================================================================
[05/28 16:57:13   1335s]  Step TAT Report : WnsOpt #1 / clock_opt_design #1                              23.10-p003_1
[05/28 16:57:13   1335s] =============================================================================================
[05/28 16:57:13   1335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:13   1335s] ---------------------------------------------------------------------------------------------
[05/28 16:57:13   1335s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:13   1335s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  53.7 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 16:57:13   1335s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:13   1335s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:13   1335s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:13   1335s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:13   1335s] [ TransformInit          ]      1   0:00:00.4  (   7.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 16:57:13   1335s] [ PowerUnitCalc          ]      1   0:00:00.7  (  13.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 16:57:13   1335s] [ DetailPlaceInit        ]      1   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:13   1335s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:13   1335s] [ MISC                   ]          0:00:01.0  (  19.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 16:57:13   1335s] ---------------------------------------------------------------------------------------------
[05/28 16:57:13   1335s]  WnsOpt #1 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[05/28 16:57:13   1335s] ---------------------------------------------------------------------------------------------
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s] Begin: Collecting metrics
[05/28 16:57:13   1335s] 
	GigaOpt Setup Optimization summary:
[05/28 16:57:13   1335s] 
	 -------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------|
	| end_setup_fixing |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        4031 |
	 -------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        4031 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:13   1335s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4083.6M, current mem=4080.1M)

[05/28 16:57:13   1335s] End: Collecting metrics
[05/28 16:57:13   1335s] End: GigaOpt Optimization in WNS mode
[05/28 16:57:13   1335s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:57:13   1335s] optDesignOneStep: Power Flow
[05/28 16:57:13   1335s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 16:57:13   1335s] Deleting Lib Analyzer.
[05/28 16:57:13   1335s] GigaOpt: target slack met, skip TNS optimization
[05/28 16:57:13   1335s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[05/28 16:57:13   1335s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:57:13   1335s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:57:13   1335s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:57:13   1335s] ### Creating LA Mngr. totSessionCpu=0:22:17 mem=3968.8M
[05/28 16:57:13   1335s] ### Creating LA Mngr, finished. totSessionCpu=0:22:17 mem=3968.8M
[05/28 16:57:13   1335s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s] Begin: Area Power Optimization
[05/28 16:57:13   1335s] Processing average sequential pin duty cycle 
[05/28 16:57:13   1335s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4027.0M, EPOCH TIME: 1748465833.369400
[05/28 16:57:13   1335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:13   1335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:13   1335s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.174, MEM:4027.0M, EPOCH TIME: 1748465833.543519
[05/28 16:57:13   1335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:13   1335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:13   1335s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/28 16:57:13   1335s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:57:13   1335s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:57:13   1335s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:17 mem=4027.0M
[05/28 16:57:13   1335s] OPERPROF: Starting DPlace-Init at level 1, MEM:4027.0M, EPOCH TIME: 1748465833.549227
[05/28 16:57:13   1335s] Processing tracks to init pin-track alignment.
[05/28 16:57:13   1335s] z: 1, totalTracks: 1
[05/28 16:57:13   1335s] z: 3, totalTracks: 1
[05/28 16:57:13   1335s] z: 5, totalTracks: 1
[05/28 16:57:13   1335s] z: 7, totalTracks: 1
[05/28 16:57:13   1335s] #spOpts: N=22 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 16:57:13   1335s] #spOpts: rpCkHalo=4 
[05/28 16:57:13   1335s] Initializing Route Infrastructure for color support ...
[05/28 16:57:13   1335s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4027.0M, EPOCH TIME: 1748465833.549586
[05/28 16:57:13   1335s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:4027.0M, EPOCH TIME: 1748465833.553399
[05/28 16:57:13   1335s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:13   1335s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:13   1335s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4027.0M, EPOCH TIME: 1748465833.560860
[05/28 16:57:13   1335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:13   1335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:13   1335s] 
[05/28 16:57:13   1335s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:13   1335s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.176, MEM:4027.0M, EPOCH TIME: 1748465833.736760
[05/28 16:57:13   1335s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4027.0M, EPOCH TIME: 1748465833.736885
[05/28 16:57:13   1335s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4027.0M, EPOCH TIME: 1748465833.737260
[05/28 16:57:13   1335s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4027.0MB).
[05/28 16:57:13   1335s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.189, MEM:4027.0M, EPOCH TIME: 1748465833.737831
[05/28 16:57:13   1335s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:13   1336s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:57:13   1336s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:17 mem=4027.0M
[05/28 16:57:13   1336s] Begin: Area Power Reclaim Optimization
[05/28 16:57:13   1336s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:17.0/0:25:24.2 (0.9), mem = 4027.0M
[05/28 16:57:13   1336s] 
[05/28 16:57:13   1336s] Creating Lib Analyzer ...
[05/28 16:57:14   1336s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 16:57:14   1336s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 16:57:14   1336s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 16:57:14   1336s] 
[05/28 16:57:14   1336s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:57:15   1338s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:19 mem=4031.0M
[05/28 16:57:16   1338s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:19 mem=4031.0M
[05/28 16:57:16   1338s] Creating Lib Analyzer, finished. 
[05/28 16:57:16   1338s] Processing average sequential pin duty cycle 
[05/28 16:57:16   1338s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.15
[05/28 16:57:16   1338s] (I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
[05/28 16:57:16   1338s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:16   1338s] 
[05/28 16:57:16   1338s] Active Setup views: view_slow_mission 
[05/28 16:57:16   1338s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1447
[05/28 16:57:16   1338s] ### Creating RouteCongInterface, started
[05/28 16:57:16   1338s] 
[05/28 16:57:16   1338s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:57:16   1338s] 
[05/28 16:57:16   1338s] #optDebug: {0, 1.000}
[05/28 16:57:16   1338s] ### Creating RouteCongInterface, finished
[05/28 16:57:16   1338s] {MG  {8 0 1.7 0.287023} }
[05/28 16:57:16   1338s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4031.0M, EPOCH TIME: 1748465836.712417
[05/28 16:57:16   1338s] Found 0 hard placement blockage before merging.
[05/28 16:57:16   1338s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4031.0M, EPOCH TIME: 1748465836.712603
[05/28 16:57:16   1338s] Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 11.72
[05/28 16:57:16   1338s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:16   1338s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 16:57:16   1338s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:16   1338s] |   11.72%|        -|   0.012|   0.000|   0:00:00.0| 4031.0M|
[05/28 16:57:16   1339s] |   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4034.5M|
[05/28 16:57:16   1339s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:16   1339s] |   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4034.5M|
[05/28 16:57:17   1339s] |   11.72%|        0|   0.012|   0.000|   0:00:01.0| 4034.5M|
[05/28 16:57:17   1339s] |   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4034.5M|
[05/28 16:57:17   1339s] Running power reclaim iteration with 0.02493 cutoff 
[05/28 16:57:18   1341s] |   11.72%|        1|   0.012|   0.000|   0:00:01.0| 4053.6M|
[05/28 16:57:18   1341s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:18   1341s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/28 16:57:18   1341s] |   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4053.6M|
[05/28 16:57:18   1341s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:18   1341s] Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 11.72
[05/28 16:57:18   1341s] 
[05/28 16:57:18   1341s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[05/28 16:57:18   1341s] --------------------------------------------------------------
[05/28 16:57:18   1341s] |                                   | Total     | Sequential |
[05/28 16:57:18   1341s] --------------------------------------------------------------
[05/28 16:57:18   1341s] | Num insts resized                 |       1  |       0    |
[05/28 16:57:18   1341s] | Num insts undone                  |       0  |       0    |
[05/28 16:57:18   1341s] | Num insts Downsized               |       0  |       0    |
[05/28 16:57:18   1341s] | Num insts Samesized               |       1  |       0    |
[05/28 16:57:18   1341s] | Num insts Upsized                 |       0  |       0    |
[05/28 16:57:18   1341s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 16:57:18   1341s] --------------------------------------------------------------
[05/28 16:57:18   1341s] Bottom Preferred Layer:
[05/28 16:57:18   1341s]     None
[05/28 16:57:18   1341s] Via Pillar Rule:
[05/28 16:57:18   1341s]     None
[05/28 16:57:18   1341s] Finished writing unified metrics of routing constraints.
[05/28 16:57:18   1341s] 
[05/28 16:57:18   1341s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[05/28 16:57:18   1341s] End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
[05/28 16:57:18   1341s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4053.6M, EPOCH TIME: 1748465838.882954
[05/28 16:57:18   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:18   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:18   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:18   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:18   1341s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:4051.6M, EPOCH TIME: 1748465838.891627
[05/28 16:57:18   1341s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4051.6M, EPOCH TIME: 1748465838.893936
[05/28 16:57:18   1341s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4051.6M, EPOCH TIME: 1748465838.894081
[05/28 16:57:18   1341s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:4051.6M, EPOCH TIME: 1748465838.894410
[05/28 16:57:18   1341s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.004, MEM:4051.6M, EPOCH TIME: 1748465838.898291
[05/28 16:57:18   1341s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4051.6M, EPOCH TIME: 1748465838.906213
[05/28 16:57:18   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:18   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:19   1341s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.190, REAL:0.174, MEM:4051.6M, EPOCH TIME: 1748465839.080347
[05/28 16:57:19   1341s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4051.6M, EPOCH TIME: 1748465839.080484
[05/28 16:57:19   1341s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4051.6M, EPOCH TIME: 1748465839.080730
[05/28 16:57:19   1341s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4051.6M, EPOCH TIME: 1748465839.081132
[05/28 16:57:19   1341s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4051.6M, EPOCH TIME: 1748465839.081262
[05/28 16:57:19   1341s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.187, MEM:4051.6M, EPOCH TIME: 1748465839.081438
[05/28 16:57:19   1341s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.200, REAL:0.188, MEM:4051.6M, EPOCH TIME: 1748465839.081508
[05/28 16:57:19   1341s] TDRefine: refinePlace mode is spiral
[05/28 16:57:19   1341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.8
[05/28 16:57:19   1341s] OPERPROF: Starting Refine-Place at level 1, MEM:4051.6M, EPOCH TIME: 1748465839.081679
[05/28 16:57:19   1341s] *** Starting refinePlace (0:22:22 mem=4051.6M) ***
[05/28 16:57:19   1341s] Total net bbox length = 4.892e+03 (2.318e+03 2.574e+03) (ext = 1.248e+02)
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:19   1341s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:4051.6M, EPOCH TIME: 1748465839.082845
[05/28 16:57:19   1341s] # Found 0 legal fixed insts to color.
[05/28 16:57:19   1341s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:4051.6M, EPOCH TIME: 1748465839.082992
[05/28 16:57:19   1341s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4051.6M, EPOCH TIME: 1748465839.083471
[05/28 16:57:19   1341s]   Signal wire search tree: 1098 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:57:19   1341s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4051.6M, EPOCH TIME: 1748465839.084775
[05/28 16:57:19   1341s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:57:19   1341s] Set min layer with default ( 2 )
[05/28 16:57:19   1341s] Set max layer with default ( 127 )
[05/28 16:57:19   1341s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:19   1341s] Min route layer (adjusted) = 2
[05/28 16:57:19   1341s] Max route layer (adjusted) = 11
[05/28 16:57:19   1341s] Set min layer with default ( 2 )
[05/28 16:57:19   1341s] Set max layer with default ( 127 )
[05/28 16:57:19   1341s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:19   1341s] Min route layer (adjusted) = 2
[05/28 16:57:19   1341s] Max route layer (adjusted) = 11
[05/28 16:57:19   1341s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4051.6M, EPOCH TIME: 1748465839.092766
[05/28 16:57:19   1341s] Starting refinePlace ...
[05/28 16:57:19   1341s] Set min layer with default ( 2 )
[05/28 16:57:19   1341s] Set max layer with default ( 127 )
[05/28 16:57:19   1341s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:19   1341s] Min route layer (adjusted) = 2
[05/28 16:57:19   1341s] Max route layer (adjusted) = 11
[05/28 16:57:19   1341s] One DDP V2 for no tweak run.
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s]   === Spiral for Logical II: (movable: 1128) ===
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s]  Info: 0 filler has been deleted!
[05/28 16:57:19   1341s] Move report: legalization moves 1 insts, mean move: 0.35 um, max move: 0.35 um spiral
[05/28 16:57:19   1341s] 	Max move on inst (intadd_0/U6): (59.97, 45.04) --> (59.62, 45.04)
[05/28 16:57:19   1341s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:57:19   1341s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:57:19   1341s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4035.6MB) @(0:22:22 - 0:22:23).
[05/28 16:57:19   1341s] Move report: Detail placement moves 1 insts, mean move: 0.35 um, max move: 0.35 um 
[05/28 16:57:19   1341s] 	Max move on inst (intadd_0/U6): (59.97, 45.04) --> (59.62, 45.04)
[05/28 16:57:19   1341s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4035.6MB
[05/28 16:57:19   1341s] Statistics of distance of Instance movement in refine placement:
[05/28 16:57:19   1341s]   maximum (X+Y) =         0.35 um
[05/28 16:57:19   1341s]   inst (intadd_0/U6) with max move: (59.972, 45.04) -> (59.624, 45.04)
[05/28 16:57:19   1341s]   mean    (X+Y) =         0.35 um
[05/28 16:57:19   1341s] Total instances flipped for legalization: 1
[05/28 16:57:19   1341s] Summary Report:
[05/28 16:57:19   1341s] Instances move: 1 (out of 1128 movable)
[05/28 16:57:19   1341s] Instances flipped: 1
[05/28 16:57:19   1341s] Mean displacement: 0.35 um
[05/28 16:57:19   1341s] Max displacement: 0.35 um (Instance: intadd_0/U6) (59.972, 45.04) -> (59.624, 45.04)
[05/28 16:57:19   1341s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/28 16:57:19   1341s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:57:19   1341s] Total instances moved : 1
[05/28 16:57:19   1341s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.180, REAL:0.159, MEM:4035.6M, EPOCH TIME: 1748465839.252074
[05/28 16:57:19   1341s] Total net bbox length = 4.892e+03 (2.318e+03 2.574e+03) (ext = 1.248e+02)
[05/28 16:57:19   1341s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4035.6MB
[05/28 16:57:19   1341s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4035.6MB) @(0:22:22 - 0:22:23).
[05/28 16:57:19   1341s] *** Finished refinePlace (0:22:23 mem=4035.6M) ***
[05/28 16:57:19   1341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.8
[05/28 16:57:19   1341s] OPERPROF: Finished Refine-Place at level 1, CPU:0.190, REAL:0.172, MEM:4035.6M, EPOCH TIME: 1748465839.253422
[05/28 16:57:19   1341s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4035.6M, EPOCH TIME: 1748465839.259578
[05/28 16:57:19   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:19   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:4035.6M, EPOCH TIME: 1748465839.268033
[05/28 16:57:19   1341s] *** maximum move = 0.35 um ***
[05/28 16:57:19   1341s] *** Finished re-routing un-routed nets (4035.6M) ***
[05/28 16:57:19   1341s] OPERPROF: Starting DPlace-Init at level 1, MEM:4036.6M, EPOCH TIME: 1748465839.275084
[05/28 16:57:19   1341s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4036.6M, EPOCH TIME: 1748465839.275395
[05/28 16:57:19   1341s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:4036.6M, EPOCH TIME: 1748465839.279279
[05/28 16:57:19   1341s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4036.6M, EPOCH TIME: 1748465839.287916
[05/28 16:57:19   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:19   1341s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.179, MEM:4036.6M, EPOCH TIME: 1748465839.467199
[05/28 16:57:19   1341s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4036.6M, EPOCH TIME: 1748465839.467327
[05/28 16:57:19   1341s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4036.6M, EPOCH TIME: 1748465839.467633
[05/28 16:57:19   1341s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4036.6M, EPOCH TIME: 1748465839.468063
[05/28 16:57:19   1341s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4036.6M, EPOCH TIME: 1748465839.468189
[05/28 16:57:19   1341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.193, MEM:4036.6M, EPOCH TIME: 1748465839.468364
[05/28 16:57:19   1341s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=4036.6M) ***
[05/28 16:57:19   1341s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:57:19   1341s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1447
[05/28 16:57:19   1341s] (I,S,L,T): view_slow_mission: 0.0051284, 0.00183933, 0.0582633, 0.065231
[05/28 16:57:19   1341s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:19   1341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.15
[05/28 16:57:19   1341s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:22:22.8/0:25:30.0 (0.9), mem = 4052.6M
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] =============================================================================================
[05/28 16:57:19   1341s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.10-p003_1
[05/28 16:57:19   1341s] =============================================================================================
[05/28 16:57:19   1341s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:19   1341s] ---------------------------------------------------------------------------------------------
[05/28 16:57:19   1341s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:19   1341s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  42.6 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 16:57:19   1341s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:19   1341s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:57:19   1341s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 16:57:19   1341s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:19   1341s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 16:57:19   1341s] [ OptimizationStep       ]      1   0:00:01.4  (  25.2 % )     0:00:02.1 /  0:00:02.2    1.0
[05/28 16:57:19   1341s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.9 % )     0:00:00.7 /  0:00:00.6    1.0
[05/28 16:57:19   1341s] [ OptGetWeight           ]    333   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 16:57:19   1341s] [ OptEval                ]    333   0:00:00.4  (   7.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 16:57:19   1341s] [ OptCommit              ]    333   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:19   1341s] [ PostCommitDelayUpdate  ]    331   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.4
[05/28 16:57:19   1341s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 16:57:19   1341s] [ RefinePlace            ]      1   0:00:00.6  (  10.4 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 16:57:19   1341s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:19   1341s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:19   1341s] [ MISC                   ]          0:00:00.5  (   9.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:57:19   1341s] ---------------------------------------------------------------------------------------------
[05/28 16:57:19   1341s]  AreaOpt #2 TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:05.8    1.0
[05/28 16:57:19   1341s] ---------------------------------------------------------------------------------------------
[05/28 16:57:19   1341s] 
[05/28 16:57:19   1341s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:57:19   1341s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4052.6M, EPOCH TIME: 1748465839.509159
[05/28 16:57:19   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1341s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:3975.6M, EPOCH TIME: 1748465839.519832
[05/28 16:57:19   1341s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3975.59M, totSessionCpu=0:22:23).
[05/28 16:57:19   1341s] Begin: Collecting metrics
[05/28 16:57:19   1342s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3976 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:19   1342s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4084.6M, current mem=4083.1M)

[05/28 16:57:19   1342s] End: Collecting metrics
[05/28 16:57:19   1342s] **optDesign ... cpu = 0:08:23, real = 0:08:44, mem = 4083.1M, totSessionCpu=0:22:23 **
[05/28 16:57:19   1342s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3975.6M, EPOCH TIME: 1748465839.921599
[05/28 16:57:19   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:19   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:20   1342s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.240, MEM:3975.6M, EPOCH TIME: 1748465840.161268
[05/28 16:57:20   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:20   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:20   1342s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.286  | 49.710  | 49.286  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.659%
       (11.724% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/28 16:57:20   1342s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -skipLowEffort -noRecovery -postCTS -leakage -dynamic -total_power -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[05/28 16:57:20   1342s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:57:20   1342s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:57:20   1342s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:57:20   1342s] ### Creating LA Mngr. totSessionCpu=0:22:24 mem=4043.8M
[05/28 16:57:20   1342s] ### Creating LA Mngr, finished. totSessionCpu=0:22:24 mem=4043.8M
[05/28 16:57:20   1342s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4043.8M, EPOCH TIME: 1748465840.253754
[05/28 16:57:20   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:20   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:20   1342s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.241, MEM:4043.8M, EPOCH TIME: 1748465840.495125
[05/28 16:57:20   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:20   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Begin: Power Optimization
[05/28 16:57:20   1342s] Processing average sequential pin duty cycle 
[05/28 16:57:20   1342s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Begin Power Analysis
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s]              0V	    gnd
[05/28 16:57:20   1342s]           0.72V	    vdd
[05/28 16:57:20   1342s] Begin Processing Timing Library for Power Calculation
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Begin Processing Power Net/Grid for Power Calculation
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Begin Processing Timing Window Data for Power Calculation
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Begin Processing User Attributes
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Begin Processing Signal Activity
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] Begin Power Computation
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s]       ----------------------------------------------------------
[05/28 16:57:20   1342s]       # of cell(s) missing both power/leakage table: 0
[05/28 16:57:20   1342s]       # of cell(s) missing power table: 0
[05/28 16:57:20   1342s]       # of cell(s) missing leakage table: 0
[05/28 16:57:20   1342s]       ----------------------------------------------------------
[05/28 16:57:20   1342s] 
[05/28 16:57:20   1342s] 
[05/28 16:57:21   1343s]       # of MSMV cell(s) missing power_level: 0
[05/28 16:57:21   1343s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s] Begin Processing User Attributes
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s] *



[05/28 16:57:21   1343s] Total Power
[05/28 16:57:21   1343s] -----------------------------------------------------------------------------------------
[05/28 16:57:21   1343s] Total Internal Power:        0.00500565 	    7.6513%
[05/28 16:57:21   1343s] Total Switching Power:       0.00183933 	    2.8115%
[05/28 16:57:21   1343s] Total Leakage Power:         0.05857700 	   89.5372%
[05/28 16:57:21   1343s] Total Power:                 0.06542199
[05/28 16:57:21   1343s] -----------------------------------------------------------------------------------------
[05/28 16:57:21   1343s] Processing average sequential pin duty cycle 
[05/28 16:57:21   1343s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4043.8M, EPOCH TIME: 1748465841.171343
[05/28 16:57:21   1343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:21   1343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:21   1343s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.241, MEM:4043.8M, EPOCH TIME: 1748465841.411885
[05/28 16:57:21   1343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:21   1343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:21   1343s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/28 16:57:21   1343s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:57:21   1343s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:57:21   1343s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:25 mem=4043.8M
[05/28 16:57:21   1343s] OPERPROF: Starting DPlace-Init at level 1, MEM:4043.8M, EPOCH TIME: 1748465841.433328
[05/28 16:57:21   1343s] Processing tracks to init pin-track alignment.
[05/28 16:57:21   1343s] z: 1, totalTracks: 1
[05/28 16:57:21   1343s] z: 3, totalTracks: 1
[05/28 16:57:21   1343s] z: 5, totalTracks: 1
[05/28 16:57:21   1343s] z: 7, totalTracks: 1
[05/28 16:57:21   1343s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:21   1343s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:21   1343s] Initializing Route Infrastructure for color support ...
[05/28 16:57:21   1343s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4043.8M, EPOCH TIME: 1748465841.433642
[05/28 16:57:21   1343s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:4043.8M, EPOCH TIME: 1748465841.437721
[05/28 16:57:21   1343s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:21   1343s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:21   1343s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4043.8M, EPOCH TIME: 1748465841.444705
[05/28 16:57:21   1343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:21   1343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:21   1343s] 
[05/28 16:57:21   1343s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:21   1343s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.232, MEM:4043.8M, EPOCH TIME: 1748465841.676787
[05/28 16:57:21   1343s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4043.8M, EPOCH TIME: 1748465841.676912
[05/28 16:57:21   1343s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4043.8M, EPOCH TIME: 1748465841.677281
[05/28 16:57:21   1343s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4043.8MB).
[05/28 16:57:21   1343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.245, MEM:4043.8M, EPOCH TIME: 1748465841.677860
[05/28 16:57:21   1343s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:21   1343s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:57:21   1343s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:25 mem=4043.8M
[05/28 16:57:21   1343s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 16:57:21   1343s] Begin: Core Power Optimization
[05/28 16:57:21   1343s] *** PowerOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:25.0/0:25:32.2 (0.9), mem = 4043.8M
[05/28 16:57:21   1343s] Processing average sequential pin duty cycle 
[05/28 16:57:21   1343s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.16
[05/28 16:57:22   1344s] (I,S,L,T): view_slow_mission: 0.0051284, 0.00183933, 0.0582633, 0.065231
[05/28 16:57:22   1344s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:22   1344s] 
[05/28 16:57:22   1344s] Active Setup views: view_slow_mission 
[05/28 16:57:22   1344s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1447
[05/28 16:57:22   1344s] ### Creating RouteCongInterface, started
[05/28 16:57:22   1344s] 
[05/28 16:57:22   1344s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:57:22   1344s] 
[05/28 16:57:22   1344s] #optDebug: {0, 1.000}
[05/28 16:57:22   1344s] ### Creating RouteCongInterface, finished
[05/28 16:57:22   1344s] {MG  {8 0 1.7 0.287023} }
[05/28 16:57:22   1344s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4043.8M, EPOCH TIME: 1748465842.207619
[05/28 16:57:22   1344s] Found 0 hard placement blockage before merging.
[05/28 16:57:22   1344s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4043.8M, EPOCH TIME: 1748465842.207765
[05/28 16:57:22   1344s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:57:22   1344s] ** INFO: The user may notice some TNS degradation **
[05/28 16:57:22   1344s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:22   1344s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 16:57:22   1344s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:22   1344s] |   11.72%|        -|  -0.030|   0.000|   0:00:00.0| 4043.8M|
[05/28 16:57:22   1344s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:22   1344s] Running power reclaim iteration with 0.31164 cutoff 
[05/28 16:57:23   1346s] |   11.72%|       22|  -0.030|   0.000|   0:00:01.0| 4062.8M|
[05/28 16:57:23   1346s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:23   1346s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:23   1346s] 
[05/28 16:57:23   1346s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 22 **
[05/28 16:57:23   1346s] --------------------------------------------------------------
[05/28 16:57:23   1346s] |                                   | Total     | Sequential |
[05/28 16:57:23   1346s] --------------------------------------------------------------
[05/28 16:57:23   1346s] | Num insts resized                 |      22  |       0    |
[05/28 16:57:23   1346s] | Num insts undone                  |       0  |       0    |
[05/28 16:57:23   1346s] | Num insts Downsized               |       0  |       0    |
[05/28 16:57:23   1346s] | Num insts Samesized               |      22  |       0    |
[05/28 16:57:23   1346s] | Num insts Upsized                 |       0  |       0    |
[05/28 16:57:23   1346s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 16:57:23   1346s] --------------------------------------------------------------
[05/28 16:57:23   1346s] Bottom Preferred Layer:
[05/28 16:57:23   1346s]     None
[05/28 16:57:23   1346s] Via Pillar Rule:
[05/28 16:57:23   1346s]     None
[05/28 16:57:23   1346s] Finished writing unified metrics of routing constraints.
[05/28 16:57:23   1346s] 
[05/28 16:57:23   1346s] Number of insts committed for which the initial cell was dont use = 0
[05/28 16:57:23   1346s] 
[05/28 16:57:23   1346s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 16:57:23   1346s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/28 16:57:23   1346s] End: Core Power Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[05/28 16:57:23   1346s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:57:23   1346s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1447
[05/28 16:57:23   1346s] (I,S,L,T): view_slow_mission: 0.00512665, 0.00183779, 0.0582407, 0.0652052
[05/28 16:57:23   1346s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:23   1346s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.16
[05/28 16:57:23   1346s] *** PowerOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:22:27.3/0:25:34.5 (0.9), mem = 4062.8M
[05/28 16:57:23   1346s] 
[05/28 16:57:23   1346s] =============================================================================================
[05/28 16:57:23   1346s]  Step TAT Report : PowerOpt #1 / clock_opt_design #1                            23.10-p003_1
[05/28 16:57:23   1346s] =============================================================================================
[05/28 16:57:23   1346s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:23   1346s] ---------------------------------------------------------------------------------------------
[05/28 16:57:23   1346s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:23   1346s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:23   1346s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 16:57:23   1346s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.7
[05/28 16:57:23   1346s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:23   1346s] [ BottleneckAnalyzerInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.0    1.0
[05/28 16:57:23   1346s] [ OptimizationStep       ]      1   0:00:01.4  (  60.4 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 16:57:23   1346s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:23   1346s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:23   1346s] [ OptEval                ]      3   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:57:23   1346s] [ OptCommit              ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:23   1346s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:57:23   1346s] [ IncrDelayCalc          ]      5   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 16:57:23   1346s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:23   1346s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:57:23   1346s] [ MISC                   ]          0:00:00.5  (  22.5 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:57:23   1346s] ---------------------------------------------------------------------------------------------
[05/28 16:57:23   1346s]  PowerOpt #1 TOTAL                  0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[05/28 16:57:23   1346s] ---------------------------------------------------------------------------------------------
[05/28 16:57:23   1346s] 
[05/28 16:57:23   1346s] Begin: Collecting metrics
[05/28 16:57:24   1346s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3976 |      |     |
| power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:03  |        4058 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:24   1346s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4085.7M, current mem=4084.7M)

[05/28 16:57:24   1346s] End: Collecting metrics
[05/28 16:57:24   1346s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:57:24   1346s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4057.8M, EPOCH TIME: 1748465844.285591
[05/28 16:57:24   1346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:24   1346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:24   1346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:24   1346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:24   1346s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.039, MEM:3976.8M, EPOCH TIME: 1748465844.324998
[05/28 16:57:24   1346s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 16:57:24   1346s] End: Power Optimization (cpu=0:00:03, real=0:00:03, mem=3976.83M, totSessionCpu=0:22:28).
[05/28 16:57:24   1346s] Storing power gain ratio parameter in DB at postCts power optimization stage 0
[05/28 16:57:24   1346s] **optDesign ... cpu = 0:08:27, real = 0:08:49, mem = 4082.9M, totSessionCpu=0:22:28 **
[05/28 16:57:24   1346s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:27.6/0:25:34.8 (0.9), mem = 3976.8M
[05/28 16:57:24   1346s] Starting local wire reclaim
[05/28 16:57:24   1346s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3976.8M, EPOCH TIME: 1748465844.346334
[05/28 16:57:24   1346s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3976.8M, EPOCH TIME: 1748465844.346454
[05/28 16:57:24   1346s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3976.8M, EPOCH TIME: 1748465844.346576
[05/28 16:57:24   1346s] Processing tracks to init pin-track alignment.
[05/28 16:57:24   1346s] z: 1, totalTracks: 1
[05/28 16:57:24   1346s] z: 3, totalTracks: 1
[05/28 16:57:24   1346s] z: 5, totalTracks: 1
[05/28 16:57:24   1346s] z: 7, totalTracks: 1
[05/28 16:57:24   1346s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:24   1346s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:24   1346s] Initializing Route Infrastructure for color support ...
[05/28 16:57:24   1346s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3976.8M, EPOCH TIME: 1748465844.346882
[05/28 16:57:24   1346s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.004, MEM:3976.8M, EPOCH TIME: 1748465844.351090
[05/28 16:57:24   1346s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:24   1346s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:24   1346s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3976.8M, EPOCH TIME: 1748465844.359016
[05/28 16:57:24   1346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:24   1346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:24   1346s] Processing tracks to init pin-track alignment.
[05/28 16:57:24   1346s] z: 1, totalTracks: 1
[05/28 16:57:24   1346s] z: 3, totalTracks: 1
[05/28 16:57:24   1346s] z: 5, totalTracks: 1
[05/28 16:57:24   1346s] z: 7, totalTracks: 1
[05/28 16:57:24   1346s] 
[05/28 16:57:24   1346s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:24   1346s] 
[05/28 16:57:24   1346s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:24   1346s] 
[05/28 16:57:24   1346s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:24   1346s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.240, REAL:0.239, MEM:3976.8M, EPOCH TIME: 1748465844.598220
[05/28 16:57:24   1346s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3976.8M, EPOCH TIME: 1748465844.598342
[05/28 16:57:24   1346s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.000, MEM:3976.8M, EPOCH TIME: 1748465844.598664
[05/28 16:57:24   1346s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3976.8MB).
[05/28 16:57:24   1346s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.260, REAL:0.253, MEM:3976.8M, EPOCH TIME: 1748465844.599191
[05/28 16:57:24   1346s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.260, REAL:0.253, MEM:3976.8M, EPOCH TIME: 1748465844.599251
[05/28 16:57:24   1346s] TDRefine: refinePlace mode is spiral
[05/28 16:57:24   1346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.9
[05/28 16:57:24   1346s] OPERPROF:   Starting Refine-Place at level 2, MEM:3976.8M, EPOCH TIME: 1748465844.599410
[05/28 16:57:24   1346s] *** Starting refinePlace (0:22:28 mem=3976.8M) ***
[05/28 16:57:24   1346s] Total net bbox length = 4.892e+03 (2.318e+03 2.574e+03) (ext = 1.248e+02)
[05/28 16:57:24   1346s] 
[05/28 16:57:24   1346s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:24   1346s] 
[05/28 16:57:24   1346s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:24   1346s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3976.8M, EPOCH TIME: 1748465844.600499
[05/28 16:57:24   1346s] # Found 0 legal fixed insts to color.
[05/28 16:57:24   1346s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3976.8M, EPOCH TIME: 1748465844.600661
[05/28 16:57:24   1346s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3976.8M, EPOCH TIME: 1748465844.601119
[05/28 16:57:24   1346s]   Signal wire search tree: 1098 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:57:24   1346s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3976.8M, EPOCH TIME: 1748465844.602402
[05/28 16:57:24   1346s] Set min layer with default ( 2 )
[05/28 16:57:24   1346s] Set max layer with default ( 127 )
[05/28 16:57:24   1346s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:24   1346s] Min route layer (adjusted) = 2
[05/28 16:57:24   1346s] Max route layer (adjusted) = 11
[05/28 16:57:24   1346s] Set min layer with default ( 2 )
[05/28 16:57:24   1346s] Set max layer with default ( 127 )
[05/28 16:57:24   1346s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:24   1346s] Min route layer (adjusted) = 2
[05/28 16:57:24   1346s] Max route layer (adjusted) = 11
[05/28 16:57:24   1346s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3976.8M, EPOCH TIME: 1748465844.609637
[05/28 16:57:24   1346s] Starting refinePlace ...
[05/28 16:57:24   1346s] Set min layer with default ( 2 )
[05/28 16:57:24   1346s] Set max layer with default ( 127 )
[05/28 16:57:24   1346s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:24   1346s] Min route layer (adjusted) = 2
[05/28 16:57:24   1346s] Max route layer (adjusted) = 11
[05/28 16:57:24   1346s] One DDP V2 for no tweak run.
[05/28 16:57:24   1346s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3976.8M, EPOCH TIME: 1748465844.612098
[05/28 16:57:24   1346s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3976.8M, EPOCH TIME: 1748465844.615154
[05/28 16:57:24   1346s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3976.8M, EPOCH TIME: 1748465844.615328
[05/28 16:57:24   1346s] spContextMPad 63 63.
[05/28 16:57:24   1346s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.001, MEM:3976.8M, EPOCH TIME: 1748465844.616324
[05/28 16:57:24   1346s] MP Top (1447): mp=1.050. U=0.117.
[05/28 16:57:24   1346s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.000, REAL:0.002, MEM:3976.8M, EPOCH TIME: 1748465844.617454
[05/28 16:57:24   1346s] [Pin padding] pin density ratio 0.45
[05/28 16:57:24   1346s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3976.8M, EPOCH TIME: 1748465844.617637
[05/28 16:57:24   1346s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3976.8M, EPOCH TIME: 1748465844.617718
[05/28 16:57:24   1346s] OPERPROF:             Starting InitSKP at level 7, MEM:3976.8M, EPOCH TIME: 1748465844.618073
[05/28 16:57:24   1346s] no activity file in design. spp won't run.
[05/28 16:57:24   1346s] no activity file in design. spp won't run.
[05/28 16:57:24   1347s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/28 16:57:24   1347s] OPERPROF:             Finished InitSKP at level 7, CPU:0.110, REAL:0.102, MEM:3976.8M, EPOCH TIME: 1748465844.719665
[05/28 16:57:24   1347s] Timing cost in AAE based: 4.5817402912070975
[05/28 16:57:24   1347s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.150, REAL:0.139, MEM:3976.8M, EPOCH TIME: 1748465844.756954
[05/28 16:57:24   1347s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.150, REAL:0.140, MEM:3976.8M, EPOCH TIME: 1748465844.757185
[05/28 16:57:24   1347s] SKP cleared!
[05/28 16:57:24   1347s] AAE Timing clean up.
[05/28 16:57:24   1347s] Tweakage: fix icg 1, fix clk 0.
[05/28 16:57:24   1347s] Tweakage: density cost 1, scale 0.4.
[05/28 16:57:24   1347s] Tweakage: activity cost 0, scale 1.0.
[05/28 16:57:24   1347s] Tweakage: timing cost on, scale 1.0.
[05/28 16:57:24   1347s] Tweakage: congestion cost on, scale 1.0.
[05/28 16:57:24   1347s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3976.8M, EPOCH TIME: 1748465844.758022
[05/28 16:57:24   1347s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3976.8M, EPOCH TIME: 1748465844.765776
[05/28 16:57:24   1347s] Tweakage swap 17 pairs.
[05/28 16:57:24   1347s] Tweakage swap 30 pairs.
[05/28 16:57:24   1347s] Tweakage swap 11 pairs.
[05/28 16:57:24   1347s] Tweakage swap 37 pairs.
[05/28 16:57:24   1347s] Tweakage swap 4 pairs.
[05/28 16:57:24   1347s] Tweakage swap 6 pairs.
[05/28 16:57:24   1347s] Tweakage swap 2 pairs.
[05/28 16:57:24   1347s] Tweakage swap 5 pairs.
[05/28 16:57:24   1347s] Tweakage swap 1 pairs.
[05/28 16:57:24   1347s] Tweakage swap 4 pairs.
[05/28 16:57:25   1347s] Tweakage swap 2 pairs.
[05/28 16:57:25   1347s] Tweakage swap 0 pairs.
[05/28 16:57:25   1347s] Tweakage swap 3 pairs.
[05/28 16:57:25   1347s] Tweakage swap 11 pairs.
[05/28 16:57:25   1347s] Tweakage swap 5 pairs.
[05/28 16:57:25   1347s] Tweakage swap 6 pairs.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] Starting Early Global Route supply map. mem = 3976.8M
[05/28 16:57:25   1347s] (I)      Initializing eGR engine (regular)
[05/28 16:57:25   1347s] Set min layer with default ( 2 )
[05/28 16:57:25   1347s] Set max layer with default ( 127 )
[05/28 16:57:25   1347s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:25   1347s] Min route layer (adjusted) = 2
[05/28 16:57:25   1347s] Max route layer (adjusted) = 11
[05/28 16:57:25   1347s] (I)      clean place blk overflow:
[05/28 16:57:25   1347s] (I)      H : enabled 1.00 0
[05/28 16:57:25   1347s] (I)      V : enabled 1.00 0
[05/28 16:57:25   1347s] (I)      Initializing eGR engine (regular)
[05/28 16:57:25   1347s] Set min layer with default ( 2 )
[05/28 16:57:25   1347s] Set max layer with default ( 127 )
[05/28 16:57:25   1347s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:25   1347s] Min route layer (adjusted) = 2
[05/28 16:57:25   1347s] Max route layer (adjusted) = 11
[05/28 16:57:25   1347s] (I)      clean place blk overflow:
[05/28 16:57:25   1347s] (I)      H : enabled 1.00 0
[05/28 16:57:25   1347s] (I)      V : enabled 1.00 0
[05/28 16:57:25   1347s] (I)      Started Early Global Route kernel ( Curr Mem: 3.87 MB )
[05/28 16:57:25   1347s] (I)      Running eGR Regular flow
[05/28 16:57:25   1347s] (I)      # wire layers (front) : 12
[05/28 16:57:25   1347s] (I)      # wire layers (back)  : 0
[05/28 16:57:25   1347s] (I)      min wire layer : 1
[05/28 16:57:25   1347s] (I)      max wire layer : 11
[05/28 16:57:25   1347s] (I)      # cut layers (front) : 11
[05/28 16:57:25   1347s] (I)      # cut layers (back)  : 0
[05/28 16:57:25   1347s] (I)      min cut layer : 1
[05/28 16:57:25   1347s] (I)      max cut layer : 10
[05/28 16:57:25   1347s] (I)      ================================== Layers ===================================
[05/28 16:57:25   1347s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:25   1347s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:57:25   1347s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:25   1347s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:57:25   1347s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:57:25   1347s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:25   1347s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:25   1347s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:25   1347s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:25   1347s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:25   1347s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:57:25   1347s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:57:25   1347s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:57:25   1347s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:57:25   1347s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:25   1347s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:57:25   1347s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:57:25   1347s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:25   1347s] Finished Early Global Route supply map. mem = 3976.8M
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.747004
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.738229
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.731732
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.728538
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1347s] Tweakage swap 2 pairs.
[05/28 16:57:25   1347s] Tweakage swap 5 pairs.
[05/28 16:57:25   1347s] Tweakage swap 3 pairs.
[05/28 16:57:25   1347s] Tweakage swap 5 pairs.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.724188
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.723724
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.723190
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1347s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1347s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1347s] High layer ICDP is OFF.
[05/28 16:57:25   1347s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1347s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1347s] icdp demand smooth ratio : 0.722746
[05/28 16:57:25   1347s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1348s] Tweakage swap 0 pairs.
[05/28 16:57:25   1348s] Tweakage swap 1 pairs.
[05/28 16:57:25   1348s] Tweakage swap 1 pairs.
[05/28 16:57:25   1348s] Tweakage swap 2 pairs.
[05/28 16:57:25   1348s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1348s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1348s] High layer ICDP is OFF.
[05/28 16:57:25   1348s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1348s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1348s] icdp demand smooth ratio : 0.721973
[05/28 16:57:25   1348s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1348s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1348s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1348s] High layer ICDP is OFF.
[05/28 16:57:25   1348s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1348s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1348s] icdp demand smooth ratio : 0.721662
[05/28 16:57:25   1348s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1348s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1348s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1348s] High layer ICDP is OFF.
[05/28 16:57:25   1348s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1348s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1348s] icdp demand smooth ratio : 0.721255
[05/28 16:57:25   1348s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:25   1348s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[05/28 16:57:25   1348s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[05/28 16:57:25   1348s] High layer ICDP is OFF.
[05/28 16:57:25   1348s] icdpInitRowCol for TOP: nrRow 48 -> 48, nrCol 48 -> 48
[05/28 16:57:25   1348s] icdp deduct supply (H , V) = 20 , 20
[05/28 16:57:25   1348s] icdp demand smooth ratio : 0.721274
[05/28 16:57:26   1348s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[05/28 16:57:26   1348s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:1.270, REAL:1.266, MEM:3977.8M, EPOCH TIME: 1748465846.031614
[05/28 16:57:26   1348s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.270, REAL:1.275, MEM:3977.8M, EPOCH TIME: 1748465846.032752
[05/28 16:57:26   1348s] Call icdpEval cleanup ...
[05/28 16:57:26   1348s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.430, REAL:1.422, MEM:3977.8M, EPOCH TIME: 1748465846.034038
[05/28 16:57:26   1348s] Move report: Congestion aware Tweak moves 586 insts, mean move: 0.92 um, max move: 3.98 um 
[05/28 16:57:26   1348s] 	Max move on inst (FE_OFC3_rst): (49.76, 24.52) --> (48.49, 21.82)
[05/28 16:57:26   1348s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.4, real=0:00:02.0, mem=3977.8mb) @(0:22:28 - 0:22:29).
[05/28 16:57:26   1348s] 
[05/28 16:57:26   1348s]   === Spiral for Logical II: (movable: 1128) ===
[05/28 16:57:26   1348s] 
[05/28 16:57:26   1348s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:26   1348s] 
[05/28 16:57:26   1348s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:57:26   1348s] 
[05/28 16:57:26   1348s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:26   1348s] 
[05/28 16:57:26   1348s]  Info: 0 filler has been deleted!
[05/28 16:57:26   1348s] Move report: legalization moves 8 insts, mean move: 0.37 um, max move: 0.54 um spiral
[05/28 16:57:26   1348s] 	Max move on inst (shift_buf_inst/shift_reg_reg[3]): (59.62, 30.46) --> (59.62, 31.00)
[05/28 16:57:26   1348s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 16:57:26   1348s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:57:26   1348s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3949.9MB) @(0:22:29 - 0:22:30).
[05/28 16:57:26   1348s] Move report: Detail placement moves 593 insts, mean move: 0.91 um, max move: 3.98 um 
[05/28 16:57:26   1348s] 	Max move on inst (FE_OFC3_rst): (49.76, 24.52) --> (48.49, 21.82)
[05/28 16:57:26   1348s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3949.9MB
[05/28 16:57:26   1348s] Statistics of distance of Instance movement in refine placement:
[05/28 16:57:26   1348s]   maximum (X+Y) =         3.98 um
[05/28 16:57:26   1348s]   inst (FE_OFC3_rst) with max move: (49.764, 24.52) -> (48.488, 21.82)
[05/28 16:57:26   1348s]   mean    (X+Y) =         0.91 um
[05/28 16:57:26   1348s] Total instances flipped for legalization: 4
[05/28 16:57:26   1348s] Summary Report:
[05/28 16:57:26   1348s] Instances move: 593 (out of 1128 movable)
[05/28 16:57:26   1348s] Instances flipped: 4
[05/28 16:57:26   1348s] Mean displacement: 0.91 um
[05/28 16:57:26   1348s] Max displacement: 3.98 um (Instance: FE_OFC3_rst) (49.764, 24.52) -> (48.488, 21.82)
[05/28 16:57:26   1348s] 	Length: 3 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_BUF_1
[05/28 16:57:26   1348s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:57:26   1348s] Total instances moved : 593
[05/28 16:57:26   1348s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.630, REAL:1.613, MEM:3949.9M, EPOCH TIME: 1748465846.222813
[05/28 16:57:26   1348s] Total net bbox length = 4.584e+03 (2.150e+03 2.434e+03) (ext = 1.252e+02)
[05/28 16:57:26   1348s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3949.9MB
[05/28 16:57:26   1348s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=3949.9MB) @(0:22:28 - 0:22:30).
[05/28 16:57:26   1348s] *** Finished refinePlace (0:22:30 mem=3949.9M) ***
[05/28 16:57:26   1348s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.9
[05/28 16:57:26   1348s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.650, REAL:1.625, MEM:3949.9M, EPOCH TIME: 1748465846.223948
[05/28 16:57:26   1348s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3949.9M, EPOCH TIME: 1748465846.224071
[05/28 16:57:26   1348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:26   1348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:26   1348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:26   1348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:26   1348s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.030, MEM:3945.9M, EPOCH TIME: 1748465846.253888
[05/28 16:57:26   1348s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.930, REAL:1.908, MEM:3945.9M, EPOCH TIME: 1748465846.254002
[05/28 16:57:26   1348s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:22:29.6/0:25:36.7 (0.9), mem = 3945.9M
[05/28 16:57:26   1348s] 
[05/28 16:57:26   1348s] =============================================================================================
[05/28 16:57:26   1348s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.10-p003_1
[05/28 16:57:26   1348s] =============================================================================================
[05/28 16:57:26   1348s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:26   1348s] ---------------------------------------------------------------------------------------------
[05/28 16:57:26   1348s] [ RefinePlace            ]      1   0:00:01.6  (  84.5 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 16:57:26   1348s] [ DetailPlaceInit        ]      1   0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:26   1348s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:26   1348s] [ MISC                   ]          0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:57:26   1348s] ---------------------------------------------------------------------------------------------
[05/28 16:57:26   1348s]  LocalWireReclaim #1 TOTAL          0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 16:57:26   1348s] ---------------------------------------------------------------------------------------------
[05/28 16:57:26   1348s] 
[05/28 16:57:26   1348s] Begin: Collecting metrics
[05/28 16:57:26   1348s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |        3976 |      |     |
| power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:03  |        4058 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               | 0:00:02  |        3946 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:26   1348s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4098.1M, current mem=4087.4M)

[05/28 16:57:26   1348s] End: Collecting metrics
[05/28 16:57:26   1348s] eGR doReRoute: optGuide
[05/28 16:57:26   1348s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3936.4M, EPOCH TIME: 1748465846.689836
[05/28 16:57:26   1348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:26   1348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:26   1348s] Cell TOP LLGs are deleted
[05/28 16:57:26   1348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:26   1348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:26   1348s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.010, REAL:0.004, MEM:3913.4M, EPOCH TIME: 1748465846.693893
[05/28 16:57:26   1348s] {MMLU 0 0 1149}
[05/28 16:57:26   1348s] [oiLAM] Zs 11, 12
[05/28 16:57:26   1348s] ### Creating LA Mngr. totSessionCpu=0:22:30 mem=3913.4M
[05/28 16:57:26   1348s] ### Creating LA Mngr, finished. totSessionCpu=0:22:30 mem=3913.4M
[05/28 16:57:26   1348s] Running pre-eGR process
[05/28 16:57:26   1348s] Set min layer with default ( 2 )
[05/28 16:57:26   1348s] Set max layer with default ( 127 )
[05/28 16:57:26   1348s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:26   1348s] Min route layer (adjusted) = 2
[05/28 16:57:26   1348s] Max route layer (adjusted) = 11
[05/28 16:57:26   1348s] Set min layer with default ( 2 )
[05/28 16:57:26   1348s] Set max layer with default ( 127 )
[05/28 16:57:26   1348s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:26   1348s] Min route layer (adjusted) = 2
[05/28 16:57:26   1348s] Max route layer (adjusted) = 11
[05/28 16:57:26   1348s] (I)      Started Import and model ( Curr Mem: 3.81 MB )
[05/28 16:57:26   1349s] (I)      == Non-default Options ==
[05/28 16:57:26   1349s] (I)      Maximum routing layer                              : 11
[05/28 16:57:26   1349s] (I)      Top routing layer                                  : 11
[05/28 16:57:26   1349s] (I)      Number of threads                                  : 1
[05/28 16:57:26   1349s] (I)      Route tie net to shape                             : auto
[05/28 16:57:26   1349s] (I)      Method to set GCell size                           : row
[05/28 16:57:26   1349s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:57:26   1349s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:57:26   1349s] (I)      ============== Pin Summary ==============
[05/28 16:57:26   1349s] (I)      +-------+--------+---------+------------+
[05/28 16:57:26   1349s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:57:26   1349s] (I)      +-------+--------+---------+------------+
[05/28 16:57:26   1349s] (I)      |     1 |   1455 |   33.99 |        Pin |
[05/28 16:57:26   1349s] (I)      |     2 |   2592 |   60.55 |        Pin |
[05/28 16:57:26   1349s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 16:57:26   1349s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:57:26   1349s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:57:26   1349s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:57:26   1349s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:57:26   1349s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:57:26   1349s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:57:26   1349s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:57:26   1349s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:57:26   1349s] (I)      +-------+--------+---------+------------+
[05/28 16:57:26   1349s] (I)      Use row-based GCell size
[05/28 16:57:26   1349s] (I)      Use row-based GCell align
[05/28 16:57:26   1349s] (I)      layer 0 area = 6400
[05/28 16:57:26   1349s] (I)      layer 1 area = 8800
[05/28 16:57:26   1349s] (I)      layer 2 area = 11000
[05/28 16:57:26   1349s] (I)      layer 3 area = 11000
[05/28 16:57:26   1349s] (I)      layer 4 area = 11000
[05/28 16:57:26   1349s] (I)      layer 5 area = 11000
[05/28 16:57:26   1349s] (I)      layer 6 area = 11000
[05/28 16:57:26   1349s] (I)      layer 7 area = 810000
[05/28 16:57:26   1349s] (I)      layer 8 area = 2000000
[05/28 16:57:26   1349s] (I)      layer 9 area = 2000000
[05/28 16:57:26   1349s] (I)      layer 10 area = 0
[05/28 16:57:26   1349s] (I)      GCell unit size   : 540
[05/28 16:57:26   1349s] (I)      GCell multiplier  : 1
[05/28 16:57:26   1349s] (I)      GCell row height  : 540
[05/28 16:57:26   1349s] (I)      Actual row height : 540
[05/28 16:57:26   1349s] (I)      GCell align ref   : 4060 4000
[05/28 16:57:26   1349s] [NR-eGR] Track table information for default rule: 
[05/28 16:57:26   1349s] [NR-eGR] M1 has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] M2 has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] C1 has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] C2 has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] C3 has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] C4 has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] C5 has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] JA has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] QA has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] QB has single uniform track structure
[05/28 16:57:26   1349s] [NR-eGR] LB has single uniform track structure
[05/28 16:57:26   1349s] (I)      ========================= Default via ==========================
[05/28 16:57:26   1349s] (I)      +----+------------------+--------------------------------------+
[05/28 16:57:26   1349s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:57:26   1349s] (I)      +----+------------------+--------------------------------------+
[05/28 16:57:26   1349s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:57:26   1349s] (I)      |  2 |  220  VIA02      |  331  VIA02_BAR_V_20_10_2_30_AY_LN   |
[05/28 16:57:26   1349s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:57:26   1349s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:57:26   1349s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:57:26   1349s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:57:26   1349s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:57:26   1349s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:57:26   1349s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:57:26   1349s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:57:26   1349s] (I)      +----+------------------+--------------------------------------+
[05/28 16:57:26   1349s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:57:26   1349s] [NR-eGR] Read 4 PG shapes
[05/28 16:57:26   1349s] [NR-eGR] Read 0 clock shapes
[05/28 16:57:26   1349s] [NR-eGR] Read 0 other shapes
[05/28 16:57:26   1349s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:57:26   1349s] [NR-eGR] #Instance Blockages : 14016
[05/28 16:57:26   1349s] [NR-eGR] #PG Blockages       : 4
[05/28 16:57:26   1349s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:57:26   1349s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:57:26   1349s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:57:26   1349s] [NR-eGR] #Other Blockages    : 0
[05/28 16:57:26   1349s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:57:26   1349s] (I)      Custom ignore net properties:
[05/28 16:57:26   1349s] (I)      1 : NotLegal
[05/28 16:57:26   1349s] (I)      Default ignore net properties:
[05/28 16:57:26   1349s] (I)      1 : Special
[05/28 16:57:26   1349s] (I)      2 : Analog
[05/28 16:57:26   1349s] (I)      3 : Fixed
[05/28 16:57:26   1349s] (I)      4 : Skipped
[05/28 16:57:26   1349s] (I)      5 : MixedSignal
[05/28 16:57:26   1349s] (I)      Prerouted net properties:
[05/28 16:57:26   1349s] (I)      1 : NotLegal
[05/28 16:57:26   1349s] (I)      2 : Special
[05/28 16:57:26   1349s] (I)      3 : Analog
[05/28 16:57:26   1349s] (I)      4 : Fixed
[05/28 16:57:26   1349s] (I)      5 : Skipped
[05/28 16:57:26   1349s] (I)      6 : MixedSignal
[05/28 16:57:26   1349s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:57:26   1349s] [NR-eGR] #prerouted nets         : 1
[05/28 16:57:26   1349s] [NR-eGR] #prerouted special nets : 0
[05/28 16:57:26   1349s] [NR-eGR] #prerouted wires        : 601
[05/28 16:57:26   1349s] [NR-eGR] Read 1149 nets ( ignored 1 )
[05/28 16:57:26   1349s] (I)        Front-side 1149 ( ignored 1 )
[05/28 16:57:26   1349s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:57:26   1349s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:57:26   1349s] (I)      Reading macro buffers
[05/28 16:57:26   1349s] (I)      Number of macros with buffers: 0
[05/28 16:57:26   1349s] (I)      early_global_route_priority property id does not exist.
[05/28 16:57:26   1349s] (I)      Setting up GCell size
[05/28 16:57:26   1349s] (I)      Base Grid  :   211 x   209
[05/28 16:57:26   1349s] (I)      Final Grid :   106 x   105
[05/28 16:57:26   1349s] (I)      Read Num Blocks=14418  Num Prerouted Wires=601  Num CS=0
[05/28 16:57:26   1349s] (I)      Layer 1 (H) : #blockages 13742 : #preroutes 382
[05/28 16:57:26   1349s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 190
[05/28 16:57:26   1349s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 29
[05/28 16:57:26   1349s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:26   1349s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:57:26   1349s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:26   1349s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:57:26   1349s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:26   1349s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:57:26   1349s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:26   1349s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:57:26   1349s] (I)      Track adjustment: Reducing 21066 tracks (15.00%) for Layer2
[05/28 16:57:26   1349s] (I)      Track adjustment: Reducing 15688 tracks (12.00%) for Layer3
[05/28 16:57:26   1349s] (I)      Number of ignored nets                =      1
[05/28 16:57:26   1349s] (I)      Number of connected nets              =      0
[05/28 16:57:26   1349s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/28 16:57:26   1349s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:57:26   1349s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:57:26   1349s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:57:26   1349s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:57:26   1349s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:57:26   1349s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:57:26   1349s] (I)      Ndr track 0 does not exist
[05/28 16:57:26   1349s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:57:26   1349s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:57:26   1349s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:57:26   1349s] (I)      Site width          :   116  (dbu)
[05/28 16:57:26   1349s] (I)      Row height          :   540  (dbu)
[05/28 16:57:26   1349s] (I)      GCell row height    :   540  (dbu)
[05/28 16:57:26   1349s] (I)      GCell width         :  1080  (dbu)
[05/28 16:57:26   1349s] (I)      GCell height        :  1080  (dbu)
[05/28 16:57:26   1349s] (I)      Grid                :   106   105    11
[05/28 16:57:26   1349s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:57:26   1349s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:57:26   1349s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:57:26   1349s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:57:26   1349s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:57:26   1349s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:57:26   1349s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:57:26   1349s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:57:26   1349s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:57:26   1349s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:57:26   1349s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:57:26   1349s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:57:26   1349s] (I)      --------------------------------------------------------
[05/28 16:57:26   1349s] 
[05/28 16:57:26   1349s] [NR-eGR] ============ Routing rule table ============
[05/28 16:57:26   1349s] [NR-eGR] Rule id: 0  Nets: 1148
[05/28 16:57:26   1349s] [NR-eGR] ========================================
[05/28 16:57:26   1349s] [NR-eGR] 
[05/28 16:57:26   1349s] (I)      ======== NDR :  =========
[05/28 16:57:26   1349s] (I)      +--------------+--------+
[05/28 16:57:26   1349s] (I)      |           ID |      0 |
[05/28 16:57:26   1349s] (I)      |         Name |        |
[05/28 16:57:26   1349s] (I)      |      Default |    yes |
[05/28 16:57:26   1349s] (I)      |  Clk Special |     no |
[05/28 16:57:26   1349s] (I)      | Hard spacing |     no |
[05/28 16:57:26   1349s] (I)      |    NDR track | (none) |
[05/28 16:57:26   1349s] (I)      |      NDR via | (none) |
[05/28 16:57:26   1349s] (I)      |  Extra space |      0 |
[05/28 16:57:26   1349s] (I)      |      Shields |      0 |
[05/28 16:57:26   1349s] (I)      |   Demand (H) |      1 |
[05/28 16:57:26   1349s] (I)      |   Demand (V) |      1 |
[05/28 16:57:26   1349s] (I)      |        #Nets |   1148 |
[05/28 16:57:26   1349s] (I)      +--------------+--------+
[05/28 16:57:26   1349s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:57:26   1349s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:57:26   1349s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:57:26   1349s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:57:26   1349s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:57:26   1349s] (I)      =============== Blocked Tracks ===============
[05/28 16:57:26   1349s] (I)      +-------+---------+----------+---------------+
[05/28 16:57:26   1349s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:57:26   1349s] (I)      +-------+---------+----------+---------------+
[05/28 16:57:26   1349s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |     2 |  149354 |    26665 |        17.85% |
[05/28 16:57:26   1349s] (I)      |     3 |  132825 |     5650 |         4.25% |
[05/28 16:57:26   1349s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:57:26   1349s] (I)      +-------+---------+----------+---------------+
[05/28 16:57:26   1349s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.81 MB )
[05/28 16:57:26   1349s] (I)      Reset routing kernel
[05/28 16:57:26   1349s] (I)      Started Global Routing ( Curr Mem: 3.81 MB )
[05/28 16:57:26   1349s] (I)      totalPins=4068  totalGlobalPin=3560 (87.51%)
[05/28 16:57:26   1349s] (I)      ================= Net Group Info =================
[05/28 16:57:26   1349s] (I)      +----+----------------+--------------+-----------+
[05/28 16:57:26   1349s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:57:26   1349s] (I)      +----+----------------+--------------+-----------+
[05/28 16:57:26   1349s] (I)      |  1 |           1148 |        M2(2) |    LB(11) |
[05/28 16:57:26   1349s] (I)      +----+----------------+--------------+-----------+
[05/28 16:57:26   1349s] (I)      total 2D Cap : 778417 = (391875 H, 386542 V)
[05/28 16:57:26   1349s] (I)      total 2D Demand : 1004 = (728 H, 276 V)
[05/28 16:57:26   1349s] (I)      #blocked GCells = 0
[05/28 16:57:26   1349s] (I)      #regions = 1
[05/28 16:57:26   1349s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[05/28 16:57:26   1349s] (I)      
[05/28 16:57:26   1349s] (I)      ============  Phase 1a Route ============
[05/28 16:57:26   1349s] (I)      Usage: 4630 = (2148 H, 2482 V) = (0.55% H, 0.64% V) = (2.320e+03um H, 2.681e+03um V)
[05/28 16:57:26   1349s] (I)      
[05/28 16:57:26   1349s] (I)      ============  Phase 1b Route ============
[05/28 16:57:26   1349s] (I)      Usage: 4630 = (2148 H, 2482 V) = (0.55% H, 0.64% V) = (2.320e+03um H, 2.681e+03um V)
[05/28 16:57:26   1349s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.000400e+03um
[05/28 16:57:26   1349s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:57:26   1349s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:57:26   1349s] (I)      
[05/28 16:57:26   1349s] (I)      ============  Phase 1c Route ============
[05/28 16:57:26   1349s] (I)      Usage: 4630 = (2148 H, 2482 V) = (0.55% H, 0.64% V) = (2.320e+03um H, 2.681e+03um V)
[05/28 16:57:26   1349s] (I)      
[05/28 16:57:26   1349s] (I)      ============  Phase 1d Route ============
[05/28 16:57:26   1349s] (I)      Usage: 4630 = (2148 H, 2482 V) = (0.55% H, 0.64% V) = (2.320e+03um H, 2.681e+03um V)
[05/28 16:57:26   1349s] (I)      
[05/28 16:57:26   1349s] (I)      ============  Phase 1e Route ============
[05/28 16:57:26   1349s] (I)      Usage: 4630 = (2148 H, 2482 V) = (0.55% H, 0.64% V) = (2.320e+03um H, 2.681e+03um V)
[05/28 16:57:26   1349s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.000400e+03um
[05/28 16:57:26   1349s] (I)      
[05/28 16:57:26   1349s] (I)      ============  Phase 1l Route ============
[05/28 16:57:26   1349s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:57:26   1349s] (I)      Layer  2:     108445      1318       200         189      148648    ( 0.13%) 
[05/28 16:57:26   1349s] (I)      Layer  3:     111823      2415        64        1332      130956    ( 1.01%) 
[05/28 16:57:26   1349s] (I)      Layer  4:     131460      1560         0           0      132300    ( 0.00%) 
[05/28 16:57:26   1349s] (I)      Layer  5:     131560       760         0           0      132288    ( 0.00%) 
[05/28 16:57:26   1349s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:57:26   1349s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:57:26   1349s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:57:26   1349s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:57:26   1349s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:57:26   1349s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:57:26   1349s] (I)      Total:        772375      6053       264        9614      827144    ( 1.15%) 
[05/28 16:57:26   1349s] (I)      
[05/28 16:57:26   1349s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:57:26   1349s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:57:26   1349s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:57:26   1349s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:57:26   1349s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:57:26   1349s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      M2 ( 2)       146( 1.33%)         8( 0.07%)   ( 1.40%) 
[05/28 16:57:26   1349s] [NR-eGR]      C1 ( 3)        52( 0.48%)         1( 0.01%)   ( 0.49%) 
[05/28 16:57:26   1349s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:26   1349s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:57:26   1349s] [NR-eGR]        Total       198( 0.22%)         9( 0.01%)   ( 0.23%) 
[05/28 16:57:26   1349s] [NR-eGR] 
[05/28 16:57:26   1349s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.81 MB )
[05/28 16:57:26   1349s] (I)      Updating congestion map
[05/28 16:57:26   1349s] (I)      total 2D Cap : 780046 = (393300 H, 386746 V)
[05/28 16:57:26   1349s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:57:26   1349s] (I)      Running track assignment and export wires
[05/28 16:57:26   1349s] (I)      Delete wires for 1148 nets 
[05/28 16:57:26   1349s] (I)      ============= Track Assignment ============
[05/28 16:57:26   1349s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.81 MB )
[05/28 16:57:26   1349s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 16:57:26   1349s] (I)      Run Multi-thread track assignment
[05/28 16:57:26   1349s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.82 MB )
[05/28 16:57:26   1349s] (I)      Started Export ( Curr Mem: 3.82 MB )
[05/28 16:57:26   1349s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 16:57:26   1349s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/28 16:57:26   1349s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:57:26   1349s] [NR-eGR]             Length (um)  Vias 
[05/28 16:57:26   1349s] [NR-eGR] ------------------------------
[05/28 16:57:26   1349s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 16:57:26   1349s] [NR-eGR]  M2  (2H)          1443  4908 
[05/28 16:57:26   1349s] [NR-eGR]  C1  (3V)          2329  1902 
[05/28 16:57:26   1349s] [NR-eGR]  C2  (4H)          1435   649 
[05/28 16:57:26   1349s] [NR-eGR]  C3  (5V)           788    12 
[05/28 16:57:26   1349s] [NR-eGR]  C4  (6H)             2     0 
[05/28 16:57:26   1349s] [NR-eGR]  C5  (7V)             0     0 
[05/28 16:57:26   1349s] [NR-eGR]  JA  (8H)             0     0 
[05/28 16:57:26   1349s] [NR-eGR]  QA  (9V)             0     0 
[05/28 16:57:26   1349s] [NR-eGR]  QB  (10H)            0     0 
[05/28 16:57:26   1349s] [NR-eGR]  LB  (11V)            0     0 
[05/28 16:57:26   1349s] [NR-eGR] ------------------------------
[05/28 16:57:26   1349s] [NR-eGR]      Total         5996  8926 
[05/28 16:57:26   1349s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:57:26   1349s] [NR-eGR] Total half perimeter of net bounding box: 4584um
[05/28 16:57:26   1349s] [NR-eGR] Total length: 5996um, number of vias: 8926
[05/28 16:57:26   1349s] [NR-eGR] --------------------------------------------------------------------------
[05/28 16:57:26   1349s] (I)      == Layer wire length by net rule ==
[05/28 16:57:26   1349s] (I)                  Default 
[05/28 16:57:26   1349s] (I)      --------------------
[05/28 16:57:26   1349s] (I)       M1  (1V)       0um 
[05/28 16:57:26   1349s] (I)       M2  (2H)    1443um 
[05/28 16:57:26   1349s] (I)       C1  (3V)    2329um 
[05/28 16:57:26   1349s] (I)       C2  (4H)    1435um 
[05/28 16:57:26   1349s] (I)       C3  (5V)     788um 
[05/28 16:57:26   1349s] (I)       C4  (6H)       2um 
[05/28 16:57:26   1349s] (I)       C5  (7V)       0um 
[05/28 16:57:26   1349s] (I)       JA  (8H)       0um 
[05/28 16:57:26   1349s] (I)       QA  (9V)       0um 
[05/28 16:57:26   1349s] (I)       QB  (10H)      0um 
[05/28 16:57:26   1349s] (I)       LB  (11V)      0um 
[05/28 16:57:26   1349s] (I)      --------------------
[05/28 16:57:26   1349s] (I)           Total   5996um 
[05/28 16:57:26   1349s] (I)      == Layer via count by net rule ==
[05/28 16:57:26   1349s] (I)                  Default 
[05/28 16:57:26   1349s] (I)      --------------------
[05/28 16:57:26   1349s] (I)       M1  (1V)      1455 
[05/28 16:57:26   1349s] (I)       M2  (2H)      4908 
[05/28 16:57:26   1349s] (I)       C1  (3V)      1902 
[05/28 16:57:26   1349s] (I)       C2  (4H)       649 
[05/28 16:57:26   1349s] (I)       C3  (5V)        12 
[05/28 16:57:26   1349s] (I)       C4  (6H)         0 
[05/28 16:57:26   1349s] (I)       C5  (7V)         0 
[05/28 16:57:26   1349s] (I)       JA  (8H)         0 
[05/28 16:57:26   1349s] (I)       QA  (9V)         0 
[05/28 16:57:26   1349s] (I)       QB  (10H)        0 
[05/28 16:57:26   1349s] (I)       LB  (11V)        0 
[05/28 16:57:26   1349s] (I)      --------------------
[05/28 16:57:26   1349s] (I)           Total     8926 
[05/28 16:57:26   1349s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.82 MB )
[05/28 16:57:26   1349s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 16:57:26   1349s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3.81 MB )
[05/28 16:57:26   1349s] [NR-eGR] Finished Early Global Route ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.81 MB )
[05/28 16:57:26   1349s] (I)      ========================================== Runtime Summary ===========================================
[05/28 16:57:26   1349s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/28 16:57:26   1349s] (I)      ------------------------------------------------------------------------------------------------------
[05/28 16:57:26   1349s] (I)       Early Global Route                             100.00%  1248.37 sec  1248.51 sec  0.14 sec  0.13 sec 
[05/28 16:57:26   1349s] (I)       +-Early Global Route kernel                     95.04%  1248.38 sec  1248.51 sec  0.13 sec  0.13 sec 
[05/28 16:57:26   1349s] (I)       | +-Import and model                            23.91%  1248.38 sec  1248.41 sec  0.03 sec  0.03 sec 
[05/28 16:57:26   1349s] (I)       | | +-Create place DB                            3.63%  1248.38 sec  1248.39 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Import place data                        3.47%  1248.38 sec  1248.39 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Read instances and placement           1.14%  1248.38 sec  1248.38 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Read nets                              1.95%  1248.38 sec  1248.39 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | +-Create route DB                           15.97%  1248.39 sec  1248.41 sec  0.02 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Import route data (1T)                  15.57%  1248.39 sec  1248.41 sec  0.02 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Read blockages ( Layer 2-11 )          4.14%  1248.39 sec  1248.40 sec  0.01 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Read routing blockages               0.01%  1248.39 sec  1248.39 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Read instance blockages              2.00%  1248.39 sec  1248.39 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Read PG blockages                    0.94%  1248.39 sec  1248.39 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  1248.39 sec  1248.39 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Read clock blockages                 0.02%  1248.39 sec  1248.39 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Read other blockages                 0.01%  1248.40 sec  1248.40 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Read halo blockages                  0.02%  1248.40 sec  1248.40 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1248.40 sec  1248.40 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Read blackboxes                        0.01%  1248.40 sec  1248.40 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Read prerouted                         0.53%  1248.40 sec  1248.40 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Read nets                              0.42%  1248.40 sec  1248.40 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Set up via pillars                     0.02%  1248.40 sec  1248.40 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Initialize 3D grid graph               0.26%  1248.40 sec  1248.40 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Model blockage capacity                6.94%  1248.40 sec  1248.41 sec  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | | | +-Initialize 3D capacity               6.31%  1248.40 sec  1248.41 sec  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | +-Read aux data                              0.00%  1248.41 sec  1248.41 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | +-Others data preparation                    0.00%  1248.41 sec  1248.41 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | +-Create route kernel                        3.38%  1248.41 sec  1248.41 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | +-Global Routing                              25.59%  1248.41 sec  1248.45 sec  0.03 sec  0.04 sec 
[05/28 16:57:26   1349s] (I)       | | +-Initialization                             0.46%  1248.41 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | +-Net group 1                               21.38%  1248.42 sec  1248.44 sec  0.03 sec  0.04 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Generate topology                        0.75%  1248.42 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Phase 1a                                 1.96%  1248.42 sec  1248.42 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Pattern routing (1T)                   1.19%  1248.42 sec  1248.42 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Add via demand to 2D                   0.34%  1248.42 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Phase 1b                                 0.57%  1248.42 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Phase 1c                                 0.01%  1248.42 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Phase 1d                                 0.01%  1248.42 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Phase 1e                                 0.25%  1248.42 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Route legalization                     0.01%  1248.42 sec  1248.42 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Phase 1l                                15.11%  1248.42 sec  1248.44 sec  0.02 sec  0.03 sec 
[05/28 16:57:26   1349s] (I)       | | | | +-Layer assignment (1T)                 13.83%  1248.43 sec  1248.44 sec  0.02 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)       | +-Export cong map                              3.63%  1248.45 sec  1248.45 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | +-Export 2D cong map                         0.26%  1248.45 sec  1248.45 sec  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | +-Extract Global 3D Wires                      0.27%  1248.45 sec  1248.46 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | +-Track Assignment (1T)                       21.97%  1248.46 sec  1248.49 sec  0.03 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)       | | +-Initialization                             0.11%  1248.46 sec  1248.46 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | +-Track Assignment Kernel                   20.40%  1248.46 sec  1248.48 sec  0.03 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)       | | +-Free Memory                                0.01%  1248.48 sec  1248.48 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | +-Export                                      16.33%  1248.49 sec  1248.51 sec  0.02 sec  0.03 sec 
[05/28 16:57:26   1349s] (I)       | | +-Export DB wires                            9.60%  1248.49 sec  1248.50 sec  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Export all nets                          7.44%  1248.49 sec  1248.50 sec  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)       | | | +-Set wire vias                            1.21%  1248.50 sec  1248.50 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | +-Report wirelength                          3.60%  1248.50 sec  1248.50 sec  0.00 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)       | | +-Update net boxes                           2.01%  1248.50 sec  1248.51 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | | +-Update timing                              0.01%  1248.51 sec  1248.51 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)       | +-Postprocess design                           1.12%  1248.51 sec  1248.51 sec  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)      ====================== Summary by functions ======================
[05/28 16:57:26   1349s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:57:26   1349s] (I)      ------------------------------------------------------------------
[05/28 16:57:26   1349s] (I)        0  Early Global Route               100.00%  0.14 sec  0.13 sec 
[05/28 16:57:26   1349s] (I)        1  Early Global Route kernel         95.04%  0.13 sec  0.13 sec 
[05/28 16:57:26   1349s] (I)        2  Global Routing                    25.59%  0.03 sec  0.04 sec 
[05/28 16:57:26   1349s] (I)        2  Import and model                  23.91%  0.03 sec  0.03 sec 
[05/28 16:57:26   1349s] (I)        2  Track Assignment (1T)             21.97%  0.03 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)        2  Export                            16.33%  0.02 sec  0.03 sec 
[05/28 16:57:26   1349s] (I)        2  Export cong map                    3.63%  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        2  Postprocess design                 1.12%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        2  Extract Global 3D Wires            0.27%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        3  Net group 1                       21.38%  0.03 sec  0.04 sec 
[05/28 16:57:26   1349s] (I)        3  Track Assignment Kernel           20.40%  0.03 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)        3  Create route DB                   15.97%  0.02 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)        3  Export DB wires                    9.60%  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        3  Create place DB                    3.63%  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        3  Report wirelength                  3.60%  0.00 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)        3  Create route kernel                3.38%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        3  Update net boxes                   2.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        3  Initialization                     0.57%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        3  Export 2D cong map                 0.26%  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        4  Import route data (1T)            15.57%  0.02 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)        4  Phase 1l                          15.11%  0.02 sec  0.03 sec 
[05/28 16:57:26   1349s] (I)        4  Export all nets                    7.44%  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        4  Import place data                  3.47%  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        4  Phase 1a                           1.96%  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        4  Set wire vias                      1.21%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        4  Generate topology                  0.75%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        4  Phase 1b                           0.57%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        4  Phase 1e                           0.25%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Layer assignment (1T)             13.83%  0.02 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)        5  Model blockage capacity            6.94%  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        5  Read blockages ( Layer 2-11 )      4.14%  0.01 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Read nets                          2.37%  0.00 sec  0.02 sec 
[05/28 16:57:26   1349s] (I)        5  Pattern routing (1T)               1.19%  0.00 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        5  Read instances and placement       1.14%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Read prerouted                     0.53%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Add via demand to 2D               0.34%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Initialize 3D grid graph           0.26%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        6  Initialize 3D capacity             6.31%  0.01 sec  0.01 sec 
[05/28 16:57:26   1349s] (I)        6  Read instance blockages            2.00%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        6  Read PG blockages                  0.94%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] (I)        7  Allocate memory for PG via list    0.05%  0.00 sec  0.00 sec 
[05/28 16:57:26   1349s] Running post-eGR process
[05/28 16:57:26   1349s] Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
[05/28 16:57:26   1349s] PreRoute RC Extraction called for design TOP.
[05/28 16:57:26   1349s] RC Extraction called in multi-corner(2) mode.
[05/28 16:57:26   1349s] RCMode: PreRoute
[05/28 16:57:26   1349s]       RC Corner Indexes            0       1   
[05/28 16:57:26   1349s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:57:26   1349s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:57:26   1349s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:57:26   1349s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:57:26   1349s] Shrink Factor                : 1.00000
[05/28 16:57:26   1349s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:57:26   1349s] Using Quantus QRC technology file ...
[05/28 16:57:26   1349s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 16:57:26   1349s] Updating RC Grid density data for preRoute extraction ...
[05/28 16:57:26   1349s] eee: pegSigSF=1.070000
[05/28 16:57:26   1349s] Initializing multi-corner resistance tables ...
[05/28 16:57:26   1349s] eee: Grid unit RC data computation started
[05/28 16:57:26   1349s] eee: Grid unit RC data computation completed
[05/28 16:57:26   1349s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:57:26   1349s] eee: l=2 avDens=0.040282 usedTrk=282.782407 availTrk=7020.000000 sigTrk=282.782407
[05/28 16:57:26   1349s] eee: l=3 avDens=0.115922 usedTrk=431.230001 availTrk=3720.000000 sigTrk=431.230001
[05/28 16:57:26   1349s] eee: l=4 avDens=0.071445 usedTrk=265.775741 availTrk=3720.000000 sigTrk=265.775741
[05/28 16:57:26   1349s] eee: l=5 avDens=0.048650 usedTrk=145.949630 availTrk=3000.000000 sigTrk=145.949630
[05/28 16:57:26   1349s] eee: l=6 avDens=0.001181 usedTrk=0.283333 availTrk=240.000000 sigTrk=0.283333
[05/28 16:57:26   1349s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:26   1349s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:26   1349s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:26   1349s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:26   1349s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:26   1349s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:57:26   1349s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:57:26   1349s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.210889 uaWl=1.000000 uaWlH=0.383600 aWlH=0.000000 lMod=0 pMax=0.856700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:57:26   1349s] eee: NetCapCache creation started. (Current Mem: 3921.363M) 
[05/28 16:57:26   1349s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3921.363M) 
[05/28 16:57:26   1349s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:57:26   1349s] eee: Metal Layers Info:
[05/28 16:57:26   1349s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:57:26   1349s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:57:26   1349s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:57:26   1349s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:57:26   1349s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:57:26   1349s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:57:26   1349s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:57:26   1349s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3921.363M)
[05/28 16:57:26   1349s] Compute RC Scale Done ...
[05/28 16:57:26   1349s] OPERPROF: Starting HotSpotCal at level 1, MEM:3950.4M, EPOCH TIME: 1748465846.955611
[05/28 16:57:26   1349s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:26   1349s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:57:26   1349s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:26   1349s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:57:26   1349s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:26   1349s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:57:26   1349s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:57:26   1349s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:3966.4M, EPOCH TIME: 1748465846.958211
[05/28 16:57:26   1349s] Begin: Collecting metrics
[05/28 16:57:27   1349s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               |            |              | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3976 |      |     |
| power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        4058 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3946 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:01  |        3937 |      |     |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:27   1349s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4087.4M, current mem=4053.6M)

[05/28 16:57:27   1349s] End: Collecting metrics
[05/28 16:57:27   1349s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/28 16:57:27   1349s] Begin: GigaOpt Route Type Constraints Refinement
[05/28 16:57:27   1349s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:30.5/0:25:37.7 (0.9), mem = 3937.4M
[05/28 16:57:27   1349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.17
[05/28 16:57:27   1349s] ### Creating RouteCongInterface, started
[05/28 16:57:27   1349s] 
[05/28 16:57:27   1349s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:57:27   1349s] 
[05/28 16:57:27   1349s] #optDebug: {0, 1.000}
[05/28 16:57:27   1349s] ### Creating RouteCongInterface, finished
[05/28 16:57:27   1349s] Updated routing constraints on 0 nets.
[05/28 16:57:27   1349s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.17
[05/28 16:57:27   1349s] Bottom Preferred Layer:
[05/28 16:57:27   1349s]     None
[05/28 16:57:27   1349s] Via Pillar Rule:
[05/28 16:57:27   1349s]     None
[05/28 16:57:27   1349s] Finished writing unified metrics of routing constraints.
[05/28 16:57:27   1349s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:22:30.5/0:25:37.8 (0.9), mem = 3937.4M
[05/28 16:57:27   1349s] 
[05/28 16:57:27   1349s] =============================================================================================
[05/28 16:57:27   1349s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.10-p003_1
[05/28 16:57:27   1349s] =============================================================================================
[05/28 16:57:27   1349s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:27   1349s] ---------------------------------------------------------------------------------------------
[05/28 16:57:27   1349s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  87.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:57:27   1349s] [ MISC                   ]          0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:27   1349s] ---------------------------------------------------------------------------------------------
[05/28 16:57:27   1349s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.7
[05/28 16:57:27   1349s] ---------------------------------------------------------------------------------------------
[05/28 16:57:27   1349s] 
[05/28 16:57:27   1349s] End: GigaOpt Route Type Constraints Refinement
[05/28 16:57:27   1349s] Begin: Collecting metrics
[05/28 16:57:27   1349s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               |            |              | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3976 |      |     |
| power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        4058 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3946 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:01  |        3937 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3937 |      |     |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:27   1349s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4053.6M, current mem=4053.6M)

[05/28 16:57:27   1349s] End: Collecting metrics
[05/28 16:57:27   1349s] skip EGR on cluster skew clock nets.
[05/28 16:57:28   1350s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:57:28   1350s] #################################################################################
[05/28 16:57:28   1350s] # Design Stage: PreRoute
[05/28 16:57:28   1350s] # Design Name: TOP
[05/28 16:57:28   1350s] # Design Mode: 22nm
[05/28 16:57:28   1350s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:57:28   1350s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:57:28   1350s] # Signoff Settings: SI Off 
[05/28 16:57:28   1350s] #################################################################################
[05/28 16:57:28   1350s] Calculate delays in BcWc mode...
[05/28 16:57:28   1350s] Topological Sorting (REAL = 0:00:00.0, MEM = 3962.6M, InitMEM = 3962.6M)
[05/28 16:57:28   1350s] Start delay calculation (fullDC) (1 T). (MEM=4092.22)
[05/28 16:57:28   1350s] End AAE Lib Interpolated Model. (MEM=3962.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:57:28   1350s] Total number of fetched objects 1149
[05/28 16:57:28   1351s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:57:28   1351s] End delay calculation. (MEM=4096.03 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:57:28   1351s] End delay calculation (fullDC). (MEM=4096.03 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 16:57:28   1351s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 4015.3M) ***
[05/28 16:57:29   1351s] OPT: Doing preprocessing before recovery...
[05/28 16:57:29   1351s] OptDebug: Start of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 16:57:29   1351s] #optDebug: Start CG creation (mem=4015.3M)
[05/28 16:57:29   1351s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:29   1351s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:29   1351s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:29   1352s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:30   1352s] ToF 82.9880um
[05/28 16:57:30   1352s] (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgPrt (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgEgp (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgPbk (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgNrb(cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgObs (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgCon (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgPdm (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=4090.3M)
[05/28 16:57:30   1352s] #optDebug: Start CG creation (mem=4090.3M)
[05/28 16:57:30   1352s]  ...initializing CG (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgPrt (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgEgp (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgPbk (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgNrb(cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgObs (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgCon (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s]  ...processing cgPdm (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4090.3M)
[05/28 16:57:30   1352s] Cell TOP LLGs are deleted
[05/28 16:57:30   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1352s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4090.3M, EPOCH TIME: 1748465850.430902
[05/28 16:57:30   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1352s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4090.3M, EPOCH TIME: 1748465850.431788
[05/28 16:57:30   1352s] Max number of tech site patterns supported in site array is 256.
[05/28 16:57:30   1352s] Core basic site is GF22_DST
[05/28 16:57:30   1352s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 16:57:30   1352s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 16:57:30   1352s] Fast DP-INIT is on for default
[05/28 16:57:30   1352s] Atter site array init, number of instance map data is 0.
[05/28 16:57:30   1352s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.269, MEM:4090.3M, EPOCH TIME: 1748465850.700943
[05/28 16:57:30   1352s] 
[05/28 16:57:30   1352s] 
[05/28 16:57:30   1352s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:30   1352s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.272, MEM:4090.3M, EPOCH TIME: 1748465850.703038
[05/28 16:57:30   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1352s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/28 16:57:30   1352s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:57:30   1352s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:57:30   1352s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:34 mem=4090.3M
[05/28 16:57:30   1352s] OPERPROF: Starting DPlace-Init at level 1, MEM:4090.3M, EPOCH TIME: 1748465850.730157
[05/28 16:57:30   1352s] Processing tracks to init pin-track alignment.
[05/28 16:57:30   1352s] z: 1, totalTracks: 1
[05/28 16:57:30   1352s] z: 3, totalTracks: 1
[05/28 16:57:30   1352s] z: 5, totalTracks: 1
[05/28 16:57:30   1352s] z: 7, totalTracks: 1
[05/28 16:57:30   1352s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:30   1352s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:30   1352s] Initializing Route Infrastructure for color support ...
[05/28 16:57:30   1352s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4090.3M, EPOCH TIME: 1748465850.730523
[05/28 16:57:30   1352s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:4090.3M, EPOCH TIME: 1748465850.736545
[05/28 16:57:30   1352s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:30   1352s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:30   1352s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4090.3M, EPOCH TIME: 1748465850.745778
[05/28 16:57:30   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:30   1353s] 
[05/28 16:57:30   1353s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:30   1353s] 
[05/28 16:57:30   1353s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:30   1353s] 
[05/28 16:57:30   1353s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:30   1353s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.245, MEM:4090.3M, EPOCH TIME: 1748465850.990722
[05/28 16:57:30   1353s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4090.3M, EPOCH TIME: 1748465850.990863
[05/28 16:57:30   1353s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4090.3M, EPOCH TIME: 1748465850.991192
[05/28 16:57:30   1353s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4090.3MB).
[05/28 16:57:30   1353s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.262, MEM:4090.3M, EPOCH TIME: 1748465850.991833
[05/28 16:57:30   1353s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:31   1353s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:57:31   1353s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:34 mem=4090.3M
[05/28 16:57:31   1353s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4090.3M, EPOCH TIME: 1748465851.004139
[05/28 16:57:31   1353s] Found 0 hard placement blockage before merging.
[05/28 16:57:31   1353s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4090.3M, EPOCH TIME: 1748465851.004272
[05/28 16:57:31   1353s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:57:31   1353s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4106.3M, EPOCH TIME: 1748465851.046465
[05/28 16:57:31   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:31   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:57:31   1353s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:4012.3M, EPOCH TIME: 1748465851.075932
[05/28 16:57:31   1353s] OptDebug: End of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 16:57:31   1353s] Begin: GigaOpt postEco DRV Optimization
[05/28 16:57:31   1353s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[05/28 16:57:31   1353s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:34.2/0:25:41.6 (0.9), mem = 4012.3M
[05/28 16:57:31   1353s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:57:31   1353s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:57:31   1353s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:57:31   1353s] Processing average sequential pin duty cycle 
[05/28 16:57:31   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.18
[05/28 16:57:31   1353s] (I,S,L,T): view_slow_mission: 0.00512224, 0.00178086, 0.0582407, 0.0651438
[05/28 16:57:31   1353s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:31   1353s] 
[05/28 16:57:31   1353s] Active Setup views: view_slow_mission 
[05/28 16:57:31   1353s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4012.3M, EPOCH TIME: 1748465851.570842
[05/28 16:57:31   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] 
[05/28 16:57:31   1353s] 
[05/28 16:57:31   1353s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:31   1353s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.246, MEM:4012.3M, EPOCH TIME: 1748465851.816637
[05/28 16:57:31   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/28 16:57:31   1353s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:57:31   1353s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:57:31   1353s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:35 mem=4012.3M
[05/28 16:57:31   1353s] OPERPROF: Starting DPlace-Init at level 1, MEM:4012.3M, EPOCH TIME: 1748465851.840581
[05/28 16:57:31   1353s] Processing tracks to init pin-track alignment.
[05/28 16:57:31   1353s] z: 1, totalTracks: 1
[05/28 16:57:31   1353s] z: 3, totalTracks: 1
[05/28 16:57:31   1353s] z: 5, totalTracks: 1
[05/28 16:57:31   1353s] z: 7, totalTracks: 1
[05/28 16:57:31   1353s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:31   1353s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:31   1353s] Initializing Route Infrastructure for color support ...
[05/28 16:57:31   1353s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4012.3M, EPOCH TIME: 1748465851.840918
[05/28 16:57:31   1353s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:4012.3M, EPOCH TIME: 1748465851.844868
[05/28 16:57:31   1353s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:31   1353s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:31   1353s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4012.3M, EPOCH TIME: 1748465851.853056
[05/28 16:57:31   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:31   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:32   1354s] 
[05/28 16:57:32   1354s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:32   1354s] 
[05/28 16:57:32   1354s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:32   1354s] 
[05/28 16:57:32   1354s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:32   1354s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.243, MEM:4012.3M, EPOCH TIME: 1748465852.095670
[05/28 16:57:32   1354s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4012.3M, EPOCH TIME: 1748465852.095805
[05/28 16:57:32   1354s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.000, MEM:4012.3M, EPOCH TIME: 1748465852.096156
[05/28 16:57:32   1354s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4012.3MB).
[05/28 16:57:32   1354s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.256, MEM:4012.3M, EPOCH TIME: 1748465852.096755
[05/28 16:57:32   1354s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:32   1354s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:57:32   1354s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:35 mem=4012.3M
[05/28 16:57:32   1354s] ### Creating RouteCongInterface, started
[05/28 16:57:32   1354s] 
[05/28 16:57:32   1354s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 16:57:32   1354s] 
[05/28 16:57:32   1354s] #optDebug: {0, 1.000}
[05/28 16:57:32   1354s] ### Creating RouteCongInterface, finished
[05/28 16:57:32   1354s] {MG  {8 0 1.7 0.287023} }
[05/28 16:57:32   1354s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:32   1354s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:32   1354s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:32   1354s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:32   1354s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:33   1355s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:33   1355s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:33   1355s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 16:57:33   1355s] AoF 551.2950um
[05/28 16:57:33   1355s]  unitDynamic=0.191220110138 unitLeakage=1.78014, designSmallDynamic=2.473962193607 designSmallLeakge=11.733118111750 largestInvLkgPwrAreaRatio=0.000107364344 smallCellArea_=125280.0 
[05/28 16:57:34   1356s] [GPS-DRV] Optimizer inputs ============================= 
[05/28 16:57:34   1356s] [GPS-DRV] drvFixingStage: Small Scale
[05/28 16:57:34   1356s] [GPS-DRV] costLowerBound: 0.1
[05/28 16:57:34   1356s] [GPS-DRV] setupTNSCost  : 1
[05/28 16:57:34   1356s] [GPS-DRV] maxIter       : 3
[05/28 16:57:34   1356s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/28 16:57:34   1356s] [GPS-DRV] Optimizer parameters ============================= 
[05/28 16:57:34   1356s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/28 16:57:34   1356s] [GPS-DRV] maxDensity (design): 0.95
[05/28 16:57:34   1356s] [GPS-DRV] maxLocalDensity: 0.98
[05/28 16:57:34   1356s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/28 16:57:34   1356s] [GPS-DRV] Dflt RT Characteristic Length 338.735um AoF 551.295um x 1
[05/28 16:57:34   1356s] [GPS-DRV] isCPECostingOn: true
[05/28 16:57:34   1356s] [GPS-DRV] All active and enabled setup views
[05/28 16:57:34   1356s] [GPS-DRV]     view_slow_mission
[05/28 16:57:34   1356s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 16:57:34   1356s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 16:57:34   1356s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/28 16:57:34   1356s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/28 16:57:34   1356s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/28 16:57:34   1356s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4028.4M, EPOCH TIME: 1748465854.032338
[05/28 16:57:34   1356s] Found 0 hard placement blockage before merging.
[05/28 16:57:34   1356s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4028.4M, EPOCH TIME: 1748465854.032578
[05/28 16:57:34   1356s] [GPS-DRV] ROI - costFactor(area: 0.451658; leakageP: 1; dynamicP: 1; setupTNS:1)
[05/28 16:57:34   1356s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.78014; DynamicP: 0.19122)DBU
[05/28 16:57:34   1356s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:57:34   1356s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 16:57:34   1356s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:57:34   1356s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 16:57:34   1356s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:57:34   1356s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:57:34   1356s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.29|     0.00|       0|       0|       0| 11.72%|          |         |
[05/28 16:57:34   1356s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:57:34   1356s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.29|     0.00|       0|       0|       0| 11.72%| 0:00:00.0|  4028.4M|
[05/28 16:57:34   1356s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 16:57:34   1356s] Bottom Preferred Layer:
[05/28 16:57:34   1356s]     None
[05/28 16:57:34   1356s] Via Pillar Rule:
[05/28 16:57:34   1356s]     None
[05/28 16:57:34   1356s] Finished writing unified metrics of routing constraints.
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4028.4M) ***
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:57:34   1356s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %, Total-len 5996.26, Stn-len 0
[05/28 16:57:34   1356s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1447
[05/28 16:57:34   1356s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4028.4M, EPOCH TIME: 1748465854.079825
[05/28 16:57:34   1356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:34   1356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:34   1356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:34   1356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:34   1356s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.036, MEM:3970.4M, EPOCH TIME: 1748465854.115831
[05/28 16:57:34   1356s] (I,S,L,T): view_slow_mission: 0.00512224, 0.00178086, 0.0582407, 0.0651438
[05/28 16:57:34   1356s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:34   1356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.18
[05/28 16:57:34   1356s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:22:37.2/0:25:44.6 (0.9), mem = 3970.4M
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] =============================================================================================
[05/28 16:57:34   1356s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.10-p003_1
[05/28 16:57:34   1356s] =============================================================================================
[05/28 16:57:34   1356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:34   1356s] ---------------------------------------------------------------------------------------------
[05/28 16:57:34   1356s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:34   1356s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:34   1356s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:34   1356s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:57:34   1356s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:34   1356s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:34   1356s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 16:57:34   1356s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:34   1356s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:34   1356s] [ PowerUnitCalc          ]      1   0:00:00.7  (  23.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 16:57:34   1356s] [ DetailPlaceInit        ]      1   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:34   1356s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:34   1356s] [ MISC                   ]          0:00:02.0  (  66.4 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 16:57:34   1356s] ---------------------------------------------------------------------------------------------
[05/28 16:57:34   1356s]  DrvOpt #2 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[05/28 16:57:34   1356s] ---------------------------------------------------------------------------------------------
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] Begin: Collecting metrics
[05/28 16:57:34   1356s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               |            |              | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3976 |      |     |
| power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        4058 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3946 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:01  |        3937 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3937 |      |     |
| drv_eco_fixing          |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        3970 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:34   1356s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4106.9M, current mem=4085.5M)

[05/28 16:57:34   1356s] End: Collecting metrics
[05/28 16:57:34   1356s] End: GigaOpt postEco DRV Optimization
[05/28 16:57:34   1356s] Running refinePlace -preserveRouting true -hardFence false
[05/28 16:57:34   1356s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3970.4M, EPOCH TIME: 1748465854.490011
[05/28 16:57:34   1356s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3970.4M, EPOCH TIME: 1748465854.490116
[05/28 16:57:34   1356s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3970.4M, EPOCH TIME: 1748465854.490230
[05/28 16:57:34   1356s] Processing tracks to init pin-track alignment.
[05/28 16:57:34   1356s] z: 1, totalTracks: 1
[05/28 16:57:34   1356s] z: 3, totalTracks: 1
[05/28 16:57:34   1356s] z: 5, totalTracks: 1
[05/28 16:57:34   1356s] z: 7, totalTracks: 1
[05/28 16:57:34   1356s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:34   1356s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:34   1356s] Initializing Route Infrastructure for color support ...
[05/28 16:57:34   1356s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3970.4M, EPOCH TIME: 1748465854.490582
[05/28 16:57:34   1356s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.006, MEM:3970.4M, EPOCH TIME: 1748465854.496893
[05/28 16:57:34   1356s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:34   1356s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:34   1356s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3970.4M, EPOCH TIME: 1748465854.506785
[05/28 16:57:34   1356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:34   1356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:34   1356s] Processing tracks to init pin-track alignment.
[05/28 16:57:34   1356s] z: 1, totalTracks: 1
[05/28 16:57:34   1356s] z: 3, totalTracks: 1
[05/28 16:57:34   1356s] z: 5, totalTracks: 1
[05/28 16:57:34   1356s] z: 7, totalTracks: 1
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:34   1356s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.260, REAL:0.261, MEM:3970.4M, EPOCH TIME: 1748465854.767594
[05/28 16:57:34   1356s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3970.4M, EPOCH TIME: 1748465854.767722
[05/28 16:57:34   1356s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3970.4M, EPOCH TIME: 1748465854.768129
[05/28 16:57:34   1356s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3970.4MB).
[05/28 16:57:34   1356s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.279, MEM:3970.4M, EPOCH TIME: 1748465854.768736
[05/28 16:57:34   1356s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.280, REAL:0.279, MEM:3970.4M, EPOCH TIME: 1748465854.768796
[05/28 16:57:34   1356s] TDRefine: refinePlace mode is spiral
[05/28 16:57:34   1356s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.10
[05/28 16:57:34   1356s] OPERPROF:   Starting Refine-Place at level 2, MEM:3970.4M, EPOCH TIME: 1748465854.768910
[05/28 16:57:34   1356s] *** Starting refinePlace (0:22:38 mem=3970.4M) ***
[05/28 16:57:34   1356s] Total net bbox length = 4.584e+03 (2.150e+03 2.434e+03) (ext = 1.252e+02)
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:34   1356s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3970.4M, EPOCH TIME: 1748465854.770153
[05/28 16:57:34   1356s] # Found 0 legal fixed insts to color.
[05/28 16:57:34   1356s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3970.4M, EPOCH TIME: 1748465854.770308
[05/28 16:57:34   1356s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3970.4M, EPOCH TIME: 1748465854.770807
[05/28 16:57:34   1356s]   Signal wire search tree: 1098 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:57:34   1356s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3970.4M, EPOCH TIME: 1748465854.772066
[05/28 16:57:34   1356s] Set min layer with default ( 2 )
[05/28 16:57:34   1356s] Set max layer with default ( 127 )
[05/28 16:57:34   1356s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:34   1356s] Min route layer (adjusted) = 2
[05/28 16:57:34   1356s] Max route layer (adjusted) = 11
[05/28 16:57:34   1356s] Set min layer with default ( 2 )
[05/28 16:57:34   1356s] Set max layer with default ( 127 )
[05/28 16:57:34   1356s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:34   1356s] Min route layer (adjusted) = 2
[05/28 16:57:34   1356s] Max route layer (adjusted) = 11
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] Starting Small incrNP...
[05/28 16:57:34   1356s] User Input Parameters:
[05/28 16:57:34   1356s] - Congestion Driven    : Off
[05/28 16:57:34   1356s] - Timing Driven        : Off
[05/28 16:57:34   1356s] - Area-Violation Based : Off
[05/28 16:57:34   1356s] - Start Rollback Level : -5
[05/28 16:57:34   1356s] - Legalized            : On
[05/28 16:57:34   1356s] - Window Based         : Off
[05/28 16:57:34   1356s] - eDen incr mode       : Off
[05/28 16:57:34   1356s] - Small incr mode      : On
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] default core: bins with density > 0.750 =  0.00 % ( 0 / 400 )
[05/28 16:57:34   1356s] Density distribution unevenness ratio = 30.912%
[05/28 16:57:34   1356s] Density distribution unevenness ratio (U70) = 0.000%
[05/28 16:57:34   1356s] Density distribution unevenness ratio (U80) = 0.000%
[05/28 16:57:34   1356s] Density distribution unevenness ratio (U90) = 0.000%
[05/28 16:57:34   1356s] cost 0.534043, thresh 1.000000
[05/28 16:57:34   1356s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3970.4M)
[05/28 16:57:34   1356s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:57:34   1356s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3970.4M, EPOCH TIME: 1748465854.784151
[05/28 16:57:34   1356s] Starting refinePlace ...
[05/28 16:57:34   1356s] Set min layer with default ( 2 )
[05/28 16:57:34   1356s] Set max layer with default ( 127 )
[05/28 16:57:34   1356s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:34   1356s] Min route layer (adjusted) = 2
[05/28 16:57:34   1356s] Max route layer (adjusted) = 11
[05/28 16:57:34   1356s] One DDP V2 for no tweak run.
[05/28 16:57:34   1356s] Set min layer with default ( 2 )
[05/28 16:57:34   1356s] Set max layer with default ( 127 )
[05/28 16:57:34   1356s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:34   1356s] Min route layer (adjusted) = 2
[05/28 16:57:34   1356s] Max route layer (adjusted) = 11
[05/28 16:57:34   1356s] DDP initSite1 nrRow 194 nrJob 194
[05/28 16:57:34   1356s] DDP markSite nrRow 194 nrJob 194
[05/28 16:57:34   1356s]   Spread Effort: high, pre-route mode, useDDP on.
[05/28 16:57:34   1356s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3970.4MB) @(0:22:38 - 0:22:38).
[05/28 16:57:34   1356s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:57:34   1356s] wireLenOptFixPriorityInst 224 inst fixed
[05/28 16:57:34   1356s] Set min layer with default ( 2 )
[05/28 16:57:34   1356s] Set max layer with default ( 127 )
[05/28 16:57:34   1356s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:34   1356s] Min route layer (adjusted) = 2
[05/28 16:57:34   1356s] Max route layer (adjusted) = 11
[05/28 16:57:34   1356s] Starting RTC Spread...
[05/28 16:57:34   1356s] move report: RTC Spread moves 7 insts, mean move: 0.12 um, max move: 0.12 um
[05/28 16:57:34   1356s] [CPU] RTC Spread cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/28 16:57:34   1356s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/28 16:57:34   1356s] Move report: Total RTC Spread moves 7 insts, mean move: 0.12 um, max move: 0.12 um 
[05/28 16:57:34   1356s] 	Max move on inst (sh_sync_inst/interval_sum_reg[29]): (41.64, 40.72) --> (41.76, 40.72)
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s]   === Spiral for Logical II: (movable: 1128) ===
[05/28 16:57:34   1356s] 
[05/28 16:57:34   1356s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:34   1357s] 
[05/28 16:57:34   1357s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:57:34   1357s] 
[05/28 16:57:34   1357s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:35   1357s] 
[05/28 16:57:35   1357s]  Info: 0 filler has been deleted!
[05/28 16:57:35   1357s] Move report: legalization moves 1 insts, mean move: 0.12 um, max move: 0.12 um spiral
[05/28 16:57:35   1357s] 	Max move on inst (sh_sync_inst/interval_sum_reg[29]): (41.76, 40.72) --> (41.64, 40.72)
[05/28 16:57:35   1357s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 16:57:35   1357s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:57:35   1357s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=3938.3MB) @(0:22:38 - 0:22:38).
[05/28 16:57:35   1357s] Move report: Detail placement moves 6 insts, mean move: 0.12 um, max move: 0.12 um 
[05/28 16:57:35   1357s] 	Max move on inst (U1240): (65.77, 22.36) --> (65.66, 22.36)
[05/28 16:57:35   1357s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3938.3MB
[05/28 16:57:35   1357s] Statistics of distance of Instance movement in refine placement:
[05/28 16:57:35   1357s]   maximum (X+Y) =         0.12 um
[05/28 16:57:35   1357s]   inst (U1240) with max move: (65.772, 22.36) -> (65.656, 22.36)
[05/28 16:57:35   1357s]   mean    (X+Y) =         0.12 um
[05/28 16:57:35   1357s] Summary Report:
[05/28 16:57:35   1357s] Instances move: 6 (out of 1128 movable)
[05/28 16:57:35   1357s] Instances flipped: 0
[05/28 16:57:35   1357s] Mean displacement: 0.12 um
[05/28 16:57:35   1357s] Max displacement: 0.12 um (Instance: U1240) (65.772, 22.36) -> (65.656, 22.36)
[05/28 16:57:35   1357s] 	Length: 5 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OAI22_0P75
[05/28 16:57:35   1357s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:57:35   1357s] Total instances moved : 6
[05/28 16:57:35   1357s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.260, REAL:0.236, MEM:3938.3M, EPOCH TIME: 1748465855.020419
[05/28 16:57:35   1357s] Total net bbox length = 4.584e+03 (2.150e+03 2.434e+03) (ext = 1.252e+02)
[05/28 16:57:35   1357s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3938.3MB
[05/28 16:57:35   1357s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=3938.3MB) @(0:22:38 - 0:22:38).
[05/28 16:57:35   1357s] *** Finished refinePlace (0:22:38 mem=3938.3M) ***
[05/28 16:57:35   1357s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.10
[05/28 16:57:35   1357s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.270, REAL:0.253, MEM:3938.3M, EPOCH TIME: 1748465855.021696
[05/28 16:57:35   1357s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3938.3M, EPOCH TIME: 1748465855.021772
[05/28 16:57:35   1357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1447).
[05/28 16:57:35   1357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.032, MEM:3938.3M, EPOCH TIME: 1748465855.053746
[05/28 16:57:35   1357s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.580, REAL:0.564, MEM:3938.3M, EPOCH TIME: 1748465855.053865
[05/28 16:57:35   1357s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/28 16:57:35   1357s] GigaOpt: Skipping nonLegal postEco optimization
[05/28 16:57:35   1357s] Design TNS changes after trial route: 0.000 -> 0.000
[05/28 16:57:35   1357s] GigaOpt: Skipping post-eco TNS optimization
[05/28 16:57:35   1357s] Adjusting target slack by 0.0 ns for power optimization
[05/28 16:57:35   1357s] **optDesign ... cpu = 0:08:38, real = 0:09:00, mem = 4085.1M, totSessionCpu=0:22:38 **
[05/28 16:57:35   1357s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3938.3M, EPOCH TIME: 1748465855.098436
[05/28 16:57:35   1357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] 
[05/28 16:57:35   1357s] 
[05/28 16:57:35   1357s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:35   1357s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.262, MEM:3938.3M, EPOCH TIME: 1748465855.360339
[05/28 16:57:35   1357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.285  | 49.710  | 49.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.659%
       (11.724% with Fillers)
------------------------------------------------------------------

[05/28 16:57:35   1357s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -downsize -samesize -forceNonLefsafeRecovery -noViewPrune -keepTimingUpdate -postCTS -leakage -dynamic -total_power -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[05/28 16:57:35   1357s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:57:35   1357s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:57:35   1357s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:57:35   1357s] ### Creating LA Mngr. totSessionCpu=0:22:39 mem=4022.5M
[05/28 16:57:35   1357s] ### Creating LA Mngr, finished. totSessionCpu=0:22:39 mem=4022.5M
[05/28 16:57:35   1357s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 16:57:35   1357s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4022.5M, EPOCH TIME: 1748465855.455990
[05/28 16:57:35   1357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] 
[05/28 16:57:35   1357s] 
[05/28 16:57:35   1357s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:35   1357s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.244, MEM:4022.5M, EPOCH TIME: 1748465855.699830
[05/28 16:57:35   1357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] 
[05/28 16:57:35   1357s] Begin: Power Optimization
[05/28 16:57:35   1357s] Processing average sequential pin duty cycle 
[05/28 16:57:35   1357s]              0V	    gnd
[05/28 16:57:35   1357s]           0.72V	    vdd
[05/28 16:57:35   1357s] Processing average sequential pin duty cycle 
[05/28 16:57:35   1357s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4022.5M, EPOCH TIME: 1748465855.818300
[05/28 16:57:35   1357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:35   1357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:36   1358s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.267, MEM:4022.5M, EPOCH TIME: 1748465856.085010
[05/28 16:57:36   1358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:36   1358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:36   1358s] [oiPhyDebug] optDemand 1299341520.00, spDemand 516341520.00.
[05/28 16:57:36   1358s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1447
[05/28 16:57:36   1358s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 16:57:36   1358s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:39 mem=4022.5M
[05/28 16:57:36   1358s] OPERPROF: Starting DPlace-Init at level 1, MEM:4022.5M, EPOCH TIME: 1748465856.109508
[05/28 16:57:36   1358s] Processing tracks to init pin-track alignment.
[05/28 16:57:36   1358s] z: 1, totalTracks: 1
[05/28 16:57:36   1358s] z: 3, totalTracks: 1
[05/28 16:57:36   1358s] z: 5, totalTracks: 1
[05/28 16:57:36   1358s] z: 7, totalTracks: 1
[05/28 16:57:36   1358s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:57:36   1358s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:57:36   1358s] Initializing Route Infrastructure for color support ...
[05/28 16:57:36   1358s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4022.5M, EPOCH TIME: 1748465856.109851
[05/28 16:57:36   1358s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:4022.5M, EPOCH TIME: 1748465856.113790
[05/28 16:57:36   1358s] Route Infrastructure Initialized for color support successfully.
[05/28 16:57:36   1358s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:57:36   1358s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4022.5M, EPOCH TIME: 1748465856.122143
[05/28 16:57:36   1358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:36   1358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 16:57:36   1358s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.239, MEM:4022.5M, EPOCH TIME: 1748465856.361349
[05/28 16:57:36   1358s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4022.5M, EPOCH TIME: 1748465856.361490
[05/28 16:57:36   1358s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4022.5M, EPOCH TIME: 1748465856.361851
[05/28 16:57:36   1358s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4022.5MB).
[05/28 16:57:36   1358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.253, MEM:4022.5M, EPOCH TIME: 1748465856.362464
[05/28 16:57:36   1358s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:36   1358s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1447
[05/28 16:57:36   1358s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:39 mem=4022.5M
[05/28 16:57:36   1358s]   Timing Snapshot: (REF)
[05/28 16:57:36   1358s]      Weighted WNS: 0.000
[05/28 16:57:36   1358s]       All  PG WNS: 0.000
[05/28 16:57:36   1358s]       High PG WNS: 0.000
[05/28 16:57:36   1358s]       All  PG TNS: 0.000
[05/28 16:57:36   1358s]       High PG TNS: 0.000
[05/28 16:57:36   1358s]       Low  PG TNS: 0.000
[05/28 16:57:36   1358s]    Category Slack: { [L, 49.285] [H, 49.710] }
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 16:57:36   1358s] Begin: Core Power Optimization
[05/28 16:57:36   1358s] *** PowerOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:39.5/0:25:46.9 (0.9), mem = 4038.5M
[05/28 16:57:36   1358s] Processing average sequential pin duty cycle 
[05/28 16:57:36   1358s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.19
[05/28 16:57:36   1358s] (I,S,L,T): view_slow_mission: 0.00512224, 0.00178086, 0.0582407, 0.0651438
[05/28 16:57:36   1358s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s] Active Setup views: view_slow_mission 
[05/28 16:57:36   1358s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1447
[05/28 16:57:36   1358s] ### Creating RouteCongInterface, started
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 16:57:36   1358s] 
[05/28 16:57:36   1358s] #optDebug: {0, 1.000}
[05/28 16:57:36   1358s] ### Creating RouteCongInterface, finished
[05/28 16:57:36   1358s] {MG  {8 0 1.7 0.287023} }
[05/28 16:57:36   1358s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4038.5M, EPOCH TIME: 1748465856.899158
[05/28 16:57:36   1358s] Found 0 hard placement blockage before merging.
[05/28 16:57:36   1358s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4038.5M, EPOCH TIME: 1748465856.899334
[05/28 16:57:36   1359s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:57:36   1359s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.72
[05/28 16:57:36   1359s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:36   1359s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 16:57:36   1359s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:36   1359s] |   11.72%|        -|   0.000|   0.000|   0:00:00.0| 4038.5M|
[05/28 16:57:37   1359s] Running power reclaim iteration with 0.04979 cutoff 
[05/28 16:57:38   1360s] |   11.72%|        0|   0.000|   0.000|   0:00:02.0| 4038.5M|
[05/28 16:57:38   1360s] Running power reclaim iteration with 0.04979 cutoff 
[05/28 16:57:40   1362s] |   11.72%|        6|   0.000|   0.000|   0:00:02.0| 4075.6M|
[05/28 16:57:40   1362s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:40   1362s] Running power reclaim iteration with 0.04979 cutoff 
[05/28 16:57:42   1364s] |   11.72%|       21|   0.000|   0.000|   0:00:02.0| 4075.6M|
[05/28 16:57:42   1364s] Running power reclaim iteration with 0.00996 cutoff 
[05/28 16:57:43   1366s] |   11.72%|       19|   0.000|   0.000|   0:00:01.0| 4076.6M|
[05/28 16:57:43   1366s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[05/28 16:57:43   1366s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 16:57:43   1366s] +---------+---------+--------+--------+------------+--------+
[05/28 16:57:43   1366s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.72
[05/28 16:57:43   1366s] 
[05/28 16:57:43   1366s] ** Summary: Restruct = 6 Buffer Deletion = 0 Declone = 0 Resize = 40 **
[05/28 16:57:43   1366s] --------------------------------------------------------------
[05/28 16:57:43   1366s] |                                   | Total     | Sequential |
[05/28 16:57:43   1366s] --------------------------------------------------------------
[05/28 16:57:43   1366s] | Num insts resized                 |      40  |       0    |
[05/28 16:57:43   1366s] | Num insts undone                  |       0  |       0    |
[05/28 16:57:43   1366s] | Num insts Downsized               |       0  |       0    |
[05/28 16:57:43   1366s] | Num insts Samesized               |      40  |       0    |
[05/28 16:57:43   1366s] | Num insts Upsized                 |       0  |       0    |
[05/28 16:57:43   1366s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 16:57:43   1366s] --------------------------------------------------------------
[05/28 16:57:43   1366s] Bottom Preferred Layer:
[05/28 16:57:43   1366s]     None
[05/28 16:57:43   1366s] Via Pillar Rule:
[05/28 16:57:43   1366s]     None
[05/28 16:57:43   1366s] Finished writing unified metrics of routing constraints.
[05/28 16:57:43   1366s] 
[05/28 16:57:43   1366s] Number of insts committed for which the initial cell was dont use = 0
[05/28 16:57:43   1366s] 
[05/28 16:57:43   1366s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 16:57:43   1366s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/28 16:57:43   1366s] End: Core Power Optimization (cpu = 0:00:07.6) (real = 0:00:07.0) **
[05/28 16:57:43   1366s] Deleting 0 temporary hard placement blockage(s).
[05/28 16:57:43   1366s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1443
[05/28 16:57:43   1366s] (I,S,L,T): view_slow_mission: 0.00510841, 0.00177818, 0.0581332, 0.0650198
[05/28 16:57:43   1366s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 16:57:43   1366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.19
[05/28 16:57:43   1366s] *** PowerOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:22:47.1/0:25:54.4 (0.9), mem = 4076.6M
[05/28 16:57:43   1366s] 
[05/28 16:57:43   1366s] =============================================================================================
[05/28 16:57:43   1366s]  Step TAT Report : PowerOpt #2 / clock_opt_design #1                            23.10-p003_1
[05/28 16:57:43   1366s] =============================================================================================
[05/28 16:57:43   1366s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:43   1366s] ---------------------------------------------------------------------------------------------
[05/28 16:57:43   1366s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:43   1366s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:43   1366s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 16:57:43   1366s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 16:57:43   1366s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:43   1366s] [ BottleneckAnalyzerInit ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.2
[05/28 16:57:43   1366s] [ OptimizationStep       ]      1   0:00:05.6  (  74.3 % )     0:00:07.0 /  0:00:07.0    1.0
[05/28 16:57:43   1366s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.7 % )     0:00:01.3 /  0:00:01.2    1.0
[05/28 16:57:43   1366s] [ OptGetWeight           ]    244   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.9
[05/28 16:57:43   1366s] [ OptEval                ]    244   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 16:57:43   1366s] [ OptCommit              ]    244   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 16:57:43   1366s] [ PostCommitDelayUpdate  ]    221   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:43   1366s] [ IncrDelayCalc          ]     47   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 16:57:43   1366s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:57:43   1366s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.7
[05/28 16:57:43   1366s] [ MISC                   ]          0:00:00.5  (   6.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:57:43   1366s] ---------------------------------------------------------------------------------------------
[05/28 16:57:43   1366s]  PowerOpt #2 TOTAL                  0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[05/28 16:57:43   1366s] ---------------------------------------------------------------------------------------------
[05/28 16:57:43   1366s] 
[05/28 16:57:43   1366s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4076.6M, EPOCH TIME: 1748465863.966782
[05/28 16:57:43   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1443).
[05/28 16:57:43   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:43   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:43   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:4076.6M, EPOCH TIME: 1748465864.005990
[05/28 16:57:44   1366s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4076.6M, EPOCH TIME: 1748465864.008560
[05/28 16:57:44   1366s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4076.6M, EPOCH TIME: 1748465864.008706
[05/28 16:57:44   1366s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:4076.6M, EPOCH TIME: 1748465864.009081
[05/28 16:57:44   1366s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.006, MEM:4076.6M, EPOCH TIME: 1748465864.015489
[05/28 16:57:44   1366s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4076.6M, EPOCH TIME: 1748465864.024976
[05/28 16:57:44   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:44   1366s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.240, REAL:0.248, MEM:4076.6M, EPOCH TIME: 1748465864.272762
[05/28 16:57:44   1366s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4076.6M, EPOCH TIME: 1748465864.272884
[05/28 16:57:44   1366s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4076.6M, EPOCH TIME: 1748465864.273151
[05/28 16:57:44   1366s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.265, MEM:4076.6M, EPOCH TIME: 1748465864.273692
[05/28 16:57:44   1366s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.260, REAL:0.265, MEM:4076.6M, EPOCH TIME: 1748465864.273758
[05/28 16:57:44   1366s] TDRefine: refinePlace mode is spiral
[05/28 16:57:44   1366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.11
[05/28 16:57:44   1366s] OPERPROF: Starting Refine-Place at level 1, MEM:4076.6M, EPOCH TIME: 1748465864.273871
[05/28 16:57:44   1366s] *** Starting refinePlace (0:22:47 mem=4076.6M) ***
[05/28 16:57:44   1366s] Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.252e+02)
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:44   1366s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:4076.6M, EPOCH TIME: 1748465864.274977
[05/28 16:57:44   1366s] # Found 0 legal fixed insts to color.
[05/28 16:57:44   1366s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:4076.6M, EPOCH TIME: 1748465864.275122
[05/28 16:57:44   1366s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4076.6M, EPOCH TIME: 1748465864.275608
[05/28 16:57:44   1366s]   Signal wire search tree: 1098 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 16:57:44   1366s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4076.6M, EPOCH TIME: 1748465864.276759
[05/28 16:57:44   1366s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:57:44   1366s] Set min layer with default ( 2 )
[05/28 16:57:44   1366s] Set max layer with default ( 127 )
[05/28 16:57:44   1366s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:44   1366s] Min route layer (adjusted) = 2
[05/28 16:57:44   1366s] Max route layer (adjusted) = 11
[05/28 16:57:44   1366s] Set min layer with default ( 2 )
[05/28 16:57:44   1366s] Set max layer with default ( 127 )
[05/28 16:57:44   1366s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:44   1366s] Min route layer (adjusted) = 2
[05/28 16:57:44   1366s] Max route layer (adjusted) = 11
[05/28 16:57:44   1366s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4076.6M, EPOCH TIME: 1748465864.286078
[05/28 16:57:44   1366s] Starting refinePlace ...
[05/28 16:57:44   1366s] Set min layer with default ( 2 )
[05/28 16:57:44   1366s] Set max layer with default ( 127 )
[05/28 16:57:44   1366s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:44   1366s] Min route layer (adjusted) = 2
[05/28 16:57:44   1366s] Max route layer (adjusted) = 11
[05/28 16:57:44   1366s] One DDP V2 for no tweak run.
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s]   === Spiral for Logical II: (movable: 1124) ===
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s]   === Spiral for Physical II: (movable: 319) ===
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s]  Info: 0 filler has been deleted!
[05/28 16:57:44   1366s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 16:57:44   1366s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 16:57:44   1366s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 16:57:44   1366s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4060.6MB) @(0:22:47 - 0:22:48).
[05/28 16:57:44   1366s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 16:57:44   1366s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4060.6MB
[05/28 16:57:44   1366s] Statistics of distance of Instance movement in refine placement:
[05/28 16:57:44   1366s]   maximum (X+Y) =         0.00 um
[05/28 16:57:44   1366s]   mean    (X+Y) =         0.00 um
[05/28 16:57:44   1366s] Summary Report:
[05/28 16:57:44   1366s] Instances move: 0 (out of 1124 movable)
[05/28 16:57:44   1366s] Instances flipped: 0
[05/28 16:57:44   1366s] Mean displacement: 0.00 um
[05/28 16:57:44   1366s] Max displacement: 0.00 um 
[05/28 16:57:44   1366s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 16:57:44   1366s] Total instances moved : 0
[05/28 16:57:44   1366s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.220, REAL:0.192, MEM:4060.6M, EPOCH TIME: 1748465864.477805
[05/28 16:57:44   1366s] Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.252e+02)
[05/28 16:57:44   1366s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4060.6MB
[05/28 16:57:44   1366s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4060.6MB) @(0:22:47 - 0:22:48).
[05/28 16:57:44   1366s] *** Finished refinePlace (0:22:48 mem=4060.6M) ***
[05/28 16:57:44   1366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.11
[05/28 16:57:44   1366s] OPERPROF: Finished Refine-Place at level 1, CPU:0.240, REAL:0.205, MEM:4060.6M, EPOCH TIME: 1748465864.479075
[05/28 16:57:44   1366s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4060.6M, EPOCH TIME: 1748465864.485842
[05/28 16:57:44   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1443).
[05/28 16:57:44   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.025, MEM:4060.6M, EPOCH TIME: 1748465864.510830
[05/28 16:57:44   1366s] *** maximum move = 0.00 um ***
[05/28 16:57:44   1366s] *** Finished re-routing un-routed nets (4060.6M) ***
[05/28 16:57:44   1366s] OPERPROF: Starting DPlace-Init at level 1, MEM:4061.6M, EPOCH TIME: 1748465864.518250
[05/28 16:57:44   1366s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4061.6M, EPOCH TIME: 1748465864.518551
[05/28 16:57:44   1366s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:4061.6M, EPOCH TIME: 1748465864.522144
[05/28 16:57:44   1366s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4061.6M, EPOCH TIME: 1748465864.530244
[05/28 16:57:44   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:44   1366s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.239, MEM:4061.6M, EPOCH TIME: 1748465864.768905
[05/28 16:57:44   1366s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4061.6M, EPOCH TIME: 1748465864.769031
[05/28 16:57:44   1366s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4061.6M, EPOCH TIME: 1748465864.769339
[05/28 16:57:44   1366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.252, MEM:4061.6M, EPOCH TIME: 1748465864.769914
[05/28 16:57:44   1366s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 16:57:44   1366s] 
[05/28 16:57:44   1366s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=4061.6M) ***
[05/28 16:57:45   1367s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:57:45   1367s] #################################################################################
[05/28 16:57:45   1367s] # Design Stage: PreRoute
[05/28 16:57:45   1367s] # Design Name: TOP
[05/28 16:57:45   1367s] # Design Mode: 22nm
[05/28 16:57:45   1367s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:57:45   1367s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:57:45   1367s] # Signoff Settings: SI Off 
[05/28 16:57:45   1367s] #################################################################################
[05/28 16:57:45   1367s] Calculate delays in BcWc mode...
[05/28 16:57:45   1367s] Topological Sorting (REAL = 0:00:00.0, MEM = 4047.4M, InitMEM = 4047.4M)
[05/28 16:57:45   1367s] Start delay calculation (fullDC) (1 T). (MEM=4101.83)
[05/28 16:57:45   1367s] End AAE Lib Interpolated Model. (MEM=4047.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:57:46   1368s] Total number of fetched objects 1145
[05/28 16:57:46   1368s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:57:46   1368s] End delay calculation. (MEM=4104.89 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 16:57:46   1368s] End delay calculation (fullDC). (MEM=4104.89 CPU=0:00:00.5 REAL=0:00:01.0)
[05/28 16:57:46   1368s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4105.1M) ***
[05/28 16:57:46   1368s] Begin: Collecting metrics
[05/28 16:57:46   1368s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               |            |              | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3976 |      |     |
| power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        4058 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3946 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:01  |        3937 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3937 |      |     |
| drv_eco_fixing          |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        3970 |    0 |   0 |
| power_reclaiming_2      |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:10  |        4046 |      |     |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:46   1368s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4093.8M, current mem=4093.8M)

[05/28 16:57:46   1368s] End: Collecting metrics
[05/28 16:57:46   1368s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 16:57:46   1368s]   Timing Snapshot: (TGT)
[05/28 16:57:46   1368s]      Weighted WNS: 0.000
[05/28 16:57:46   1368s]       All  PG WNS: 0.000
[05/28 16:57:46   1368s]       High PG WNS: 0.000
[05/28 16:57:46   1368s]       All  PG TNS: 0.000
[05/28 16:57:46   1368s]       High PG TNS: 0.000
[05/28 16:57:46   1368s]       Low  PG TNS: 0.000
[05/28 16:57:46   1368s]    Category Slack: { [L, 49.285] [H, 49.710] }
[05/28 16:57:46   1368s] 
[05/28 16:57:46   1368s] Checking setup slack degradation ...
[05/28 16:57:46   1368s] 
[05/28 16:57:46   1368s] Recovery Manager:
[05/28 16:57:46   1368s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/28 16:57:46   1368s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/28 16:57:46   1368s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[05/28 16:57:46   1368s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[05/28 16:57:46   1368s] 
[05/28 16:57:46   1368s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1443
[05/28 16:57:46   1368s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4062.1M, EPOCH TIME: 1748465866.871016
[05/28 16:57:46   1368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:46   1368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:46   1368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:46   1368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:46   1368s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:3980.1M, EPOCH TIME: 1748465866.907416
[05/28 16:57:46   1368s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 16:57:46   1368s] End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=3980.05M, totSessionCpu=0:22:50).
[05/28 16:57:46   1368s] Storing power gain ratio parameter in DB at postCts power optimization stage 0.00190395
[05/28 16:57:46   1368s] **optDesign ... cpu = 0:08:49, real = 0:09:11, mem = 4092.7M, totSessionCpu=0:22:50 **
[05/28 16:57:46   1368s] #optDebug: fT-D <X 1 0 0 0>
[05/28 16:57:46   1368s] Register exp ratio and priority group on 0 nets on 1145 nets : 
[05/28 16:57:46   1368s] 
[05/28 16:57:46   1368s] Active setup views:
[05/28 16:57:46   1368s]  view_slow_mission
[05/28 16:57:46   1368s]   Dominating endpoints: 0
[05/28 16:57:46   1368s]   Dominating TNS: -0.000
[05/28 16:57:46   1368s] 
[05/28 16:57:47   1369s] Extraction called for design 'TOP' of instances=1443 and nets=1147 using extraction engine 'preRoute' .
[05/28 16:57:47   1369s] PreRoute RC Extraction called for design TOP.
[05/28 16:57:47   1369s] RC Extraction called in multi-corner(2) mode.
[05/28 16:57:47   1369s] RCMode: PreRoute
[05/28 16:57:47   1369s]       RC Corner Indexes            0       1   
[05/28 16:57:47   1369s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 16:57:47   1369s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 16:57:47   1369s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 16:57:47   1369s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 16:57:47   1369s] Shrink Factor                : 1.00000
[05/28 16:57:47   1369s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 16:57:47   1369s] Using Quantus QRC technology file ...
[05/28 16:57:47   1369s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/28 16:57:47   1369s] Grid density data update skipped
[05/28 16:57:47   1369s] eee: pegSigSF=1.070000
[05/28 16:57:47   1369s] Initializing multi-corner resistance tables ...
[05/28 16:57:47   1369s] eee: Grid unit RC data computation started
[05/28 16:57:47   1369s] eee: Grid unit RC data computation completed
[05/28 16:57:47   1369s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 16:57:47   1369s] eee: l=2 avDens=0.040282 usedTrk=282.782407 availTrk=7020.000000 sigTrk=282.782407
[05/28 16:57:47   1369s] eee: l=3 avDens=0.115922 usedTrk=431.230001 availTrk=3720.000000 sigTrk=431.230001
[05/28 16:57:47   1369s] eee: l=4 avDens=0.071445 usedTrk=265.775741 availTrk=3720.000000 sigTrk=265.775741
[05/28 16:57:47   1369s] eee: l=5 avDens=0.048650 usedTrk=145.949630 availTrk=3000.000000 sigTrk=145.949630
[05/28 16:57:47   1369s] eee: l=6 avDens=0.001181 usedTrk=0.283333 availTrk=240.000000 sigTrk=0.283333
[05/28 16:57:47   1369s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:47   1369s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:47   1369s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:47   1369s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:47   1369s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 16:57:47   1369s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 16:57:47   1369s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 16:57:47   1369s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.210889 uaWl=0.000000 uaWlH=0.383600 aWlH=0.000000 lMod=0 pMax=0.856700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 16:57:47   1369s] eee: NetCapCache creation started. (Current Mem: 3952.695M) 
[05/28 16:57:47   1369s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3952.695M) 
[05/28 16:57:47   1369s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 16:57:47   1369s] eee: Metal Layers Info:
[05/28 16:57:47   1369s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:57:47   1369s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 16:57:47   1369s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:57:47   1369s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 16:57:47   1369s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 16:57:47   1369s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 16:57:47   1369s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 16:57:47   1369s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3952.695M)
[05/28 16:57:47   1369s] <optDesign CMD> Restore Using all VT Cells
[05/28 16:57:47   1369s] Starting delay calculation for Setup views
[05/28 16:57:47   1369s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:57:47   1369s] #################################################################################
[05/28 16:57:47   1369s] # Design Stage: PreRoute
[05/28 16:57:47   1369s] # Design Name: TOP
[05/28 16:57:47   1369s] # Design Mode: 22nm
[05/28 16:57:47   1369s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:57:47   1369s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:57:47   1369s] # Signoff Settings: SI Off 
[05/28 16:57:47   1369s] #################################################################################
[05/28 16:57:48   1369s] Calculate delays in BcWc mode...
[05/28 16:57:48   1369s] Topological Sorting (REAL = 0:00:00.0, MEM = 3982.1M, InitMEM = 3982.1M)
[05/28 16:57:48   1369s] Start delay calculation (fullDC) (1 T). (MEM=4094.88)
[05/28 16:57:48   1369s] End AAE Lib Interpolated Model. (MEM=3982.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:57:48   1370s] Total number of fetched objects 1145
[05/28 16:57:48   1370s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:57:48   1370s] End delay calculation. (MEM=4100.28 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:57:48   1370s] End delay calculation (fullDC). (MEM=4100.28 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 16:57:48   1370s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4007.7M) ***
[05/28 16:57:48   1370s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:22:52 mem=4007.7M)
[05/28 16:57:48   1370s] OPTC: user 20.0
[05/28 16:57:48   1370s] Running pre-eGR process
[05/28 16:57:48   1370s] (I)      Started Early Global Route ( Curr Mem: 3.84 MB )
[05/28 16:57:48   1370s] (I)      Initializing eGR engine (regular)
[05/28 16:57:48   1370s] Set min layer with default ( 2 )
[05/28 16:57:48   1370s] Set max layer with default ( 127 )
[05/28 16:57:48   1370s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:48   1370s] Min route layer (adjusted) = 2
[05/28 16:57:48   1370s] Max route layer (adjusted) = 11
[05/28 16:57:48   1370s] (I)      clean place blk overflow:
[05/28 16:57:48   1370s] (I)      H : enabled 1.00 0
[05/28 16:57:48   1370s] (I)      V : enabled 1.00 0
[05/28 16:57:48   1370s] (I)      Initializing eGR engine (regular)
[05/28 16:57:48   1370s] Set min layer with default ( 2 )
[05/28 16:57:48   1370s] Set max layer with default ( 127 )
[05/28 16:57:48   1370s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 16:57:48   1370s] Min route layer (adjusted) = 2
[05/28 16:57:48   1370s] Max route layer (adjusted) = 11
[05/28 16:57:48   1370s] (I)      clean place blk overflow:
[05/28 16:57:48   1370s] (I)      H : enabled 1.00 0
[05/28 16:57:48   1370s] (I)      V : enabled 1.00 0
[05/28 16:57:48   1370s] (I)      Started Early Global Route kernel ( Curr Mem: 3.84 MB )
[05/28 16:57:48   1370s] (I)      Running eGR Regular flow
[05/28 16:57:48   1370s] (I)      # wire layers (front) : 12
[05/28 16:57:48   1370s] (I)      # wire layers (back)  : 0
[05/28 16:57:48   1370s] (I)      min wire layer : 1
[05/28 16:57:48   1370s] (I)      max wire layer : 11
[05/28 16:57:48   1370s] (I)      # cut layers (front) : 11
[05/28 16:57:48   1370s] (I)      # cut layers (back)  : 0
[05/28 16:57:48   1370s] (I)      min cut layer : 1
[05/28 16:57:48   1370s] (I)      max cut layer : 10
[05/28 16:57:48   1370s] (I)      ================================== Layers ===================================
[05/28 16:57:48   1370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:48   1370s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 16:57:48   1370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:48   1370s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 16:57:48   1370s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 16:57:48   1370s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:48   1370s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:48   1370s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:48   1370s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:48   1370s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 16:57:48   1370s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 16:57:48   1370s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:57:48   1370s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 16:57:48   1370s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 16:57:48   1370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:48   1370s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 16:57:48   1370s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 16:57:48   1370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 16:57:48   1370s] (I)      Started Import and model ( Curr Mem: 3.84 MB )
[05/28 16:57:48   1370s] (I)      == Non-default Options ==
[05/28 16:57:48   1370s] (I)      Build term to term wires                           : false
[05/28 16:57:48   1370s] (I)      Maximum routing layer                              : 11
[05/28 16:57:48   1370s] (I)      Top routing layer                                  : 11
[05/28 16:57:48   1370s] (I)      Number of threads                                  : 1
[05/28 16:57:48   1370s] (I)      Route tie net to shape                             : auto
[05/28 16:57:48   1370s] (I)      Method to set GCell size                           : row
[05/28 16:57:48   1370s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 16:57:48   1370s] (I)      Counted 991 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 16:57:48   1370s] (I)      ============== Pin Summary ==============
[05/28 16:57:48   1370s] (I)      +-------+--------+---------+------------+
[05/28 16:57:48   1370s] (I)      | Layer | # pins | % total |      Group |
[05/28 16:57:48   1370s] (I)      +-------+--------+---------+------------+
[05/28 16:57:48   1370s] (I)      |     1 |   1436 |   33.64 |        Pin |
[05/28 16:57:48   1370s] (I)      |     2 |   2599 |   60.88 |        Pin |
[05/28 16:57:48   1370s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 16:57:48   1370s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 16:57:48   1370s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 16:57:48   1370s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 16:57:48   1370s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 16:57:48   1370s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 16:57:48   1370s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 16:57:48   1370s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 16:57:48   1370s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 16:57:48   1370s] (I)      +-------+--------+---------+------------+
[05/28 16:57:48   1370s] (I)      Use row-based GCell size
[05/28 16:57:48   1370s] (I)      Use row-based GCell align
[05/28 16:57:48   1370s] (I)      layer 0 area = 6400
[05/28 16:57:48   1370s] (I)      layer 1 area = 8800
[05/28 16:57:48   1370s] (I)      layer 2 area = 11000
[05/28 16:57:48   1370s] (I)      layer 3 area = 11000
[05/28 16:57:48   1370s] (I)      layer 4 area = 11000
[05/28 16:57:48   1370s] (I)      layer 5 area = 11000
[05/28 16:57:48   1370s] (I)      layer 6 area = 11000
[05/28 16:57:48   1370s] (I)      layer 7 area = 810000
[05/28 16:57:48   1370s] (I)      layer 8 area = 2000000
[05/28 16:57:48   1370s] (I)      layer 9 area = 2000000
[05/28 16:57:48   1370s] (I)      layer 10 area = 0
[05/28 16:57:48   1370s] (I)      GCell unit size   : 540
[05/28 16:57:48   1370s] (I)      GCell multiplier  : 1
[05/28 16:57:48   1370s] (I)      GCell row height  : 540
[05/28 16:57:48   1370s] (I)      Actual row height : 540
[05/28 16:57:48   1370s] (I)      GCell align ref   : 4060 4000
[05/28 16:57:48   1370s] [NR-eGR] Track table information for default rule: 
[05/28 16:57:48   1370s] [NR-eGR] M1 has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] M2 has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] C1 has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] C2 has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] C3 has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] C4 has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] C5 has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] JA has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] QA has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] QB has single uniform track structure
[05/28 16:57:48   1370s] [NR-eGR] LB has single uniform track structure
[05/28 16:57:48   1370s] (I)      ========================= Default via ==========================
[05/28 16:57:48   1370s] (I)      +----+------------------+--------------------------------------+
[05/28 16:57:48   1370s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 16:57:48   1370s] (I)      +----+------------------+--------------------------------------+
[05/28 16:57:48   1370s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 16:57:48   1370s] (I)      |  2 |  220  VIA02      |  331  VIA02_BAR_V_20_10_2_30_AY_LN   |
[05/28 16:57:48   1370s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 16:57:48   1370s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 16:57:48   1370s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 16:57:48   1370s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 16:57:48   1370s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 16:57:48   1370s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 16:57:48   1370s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 16:57:48   1370s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 16:57:48   1370s] (I)      +----+------------------+--------------------------------------+
[05/28 16:57:48   1370s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 16:57:48   1370s] [NR-eGR] Read 4 PG shapes
[05/28 16:57:48   1370s] [NR-eGR] Read 0 clock shapes
[05/28 16:57:48   1370s] [NR-eGR] Read 0 other shapes
[05/28 16:57:48   1370s] [NR-eGR] #Routing Blockages  : 0
[05/28 16:57:48   1370s] [NR-eGR] #Instance Blockages : 14032
[05/28 16:57:48   1370s] [NR-eGR] #PG Blockages       : 4
[05/28 16:57:48   1370s] [NR-eGR] #Halo Blockages     : 0
[05/28 16:57:48   1370s] [NR-eGR] #Boundary Blockages : 0
[05/28 16:57:48   1370s] [NR-eGR] #Clock Blockages    : 0
[05/28 16:57:48   1370s] [NR-eGR] #Other Blockages    : 0
[05/28 16:57:48   1370s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 16:57:48   1370s] (I)      Custom ignore net properties:
[05/28 16:57:48   1370s] (I)      1 : NotLegal
[05/28 16:57:48   1370s] (I)      Default ignore net properties:
[05/28 16:57:48   1370s] (I)      1 : Special
[05/28 16:57:48   1370s] (I)      2 : Analog
[05/28 16:57:48   1370s] (I)      3 : Fixed
[05/28 16:57:48   1370s] (I)      4 : Skipped
[05/28 16:57:48   1370s] (I)      5 : MixedSignal
[05/28 16:57:48   1370s] (I)      Prerouted net properties:
[05/28 16:57:48   1370s] (I)      1 : NotLegal
[05/28 16:57:48   1370s] (I)      2 : Special
[05/28 16:57:48   1370s] (I)      3 : Analog
[05/28 16:57:48   1370s] (I)      4 : Fixed
[05/28 16:57:48   1370s] (I)      5 : Skipped
[05/28 16:57:48   1370s] (I)      6 : MixedSignal
[05/28 16:57:48   1370s] [NR-eGR] Early global route reroute all routable nets
[05/28 16:57:48   1370s] [NR-eGR] #prerouted nets         : 1
[05/28 16:57:48   1370s] [NR-eGR] #prerouted special nets : 0
[05/28 16:57:48   1370s] [NR-eGR] #prerouted wires        : 601
[05/28 16:57:48   1370s] [NR-eGR] Read 1145 nets ( ignored 1 )
[05/28 16:57:48   1370s] (I)        Front-side 1145 ( ignored 1 )
[05/28 16:57:48   1370s] (I)        Back-side  0 ( ignored 0 )
[05/28 16:57:48   1370s] (I)        Both-side  0 ( ignored 0 )
[05/28 16:57:48   1370s] (I)      Reading macro buffers
[05/28 16:57:48   1370s] (I)      Number of macros with buffers: 0
[05/28 16:57:48   1370s] (I)      early_global_route_priority property id does not exist.
[05/28 16:57:48   1370s] (I)      Setting up GCell size
[05/28 16:57:48   1370s] (I)      Base Grid  :   211 x   209
[05/28 16:57:48   1370s] (I)      Final Grid :   106 x   105
[05/28 16:57:48   1370s] (I)      Read Num Blocks=14434  Num Prerouted Wires=601  Num CS=0
[05/28 16:57:48   1370s] (I)      Layer 1 (H) : #blockages 13758 : #preroutes 382
[05/28 16:57:48   1370s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 190
[05/28 16:57:48   1370s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 29
[05/28 16:57:48   1370s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:48   1370s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 16:57:48   1370s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:48   1370s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 16:57:48   1370s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:48   1370s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 16:57:48   1370s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 16:57:48   1370s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 16:57:48   1370s] (I)      Track adjustment: Reducing 21067 tracks (15.00%) for Layer2
[05/28 16:57:48   1370s] (I)      Track adjustment: Reducing 15688 tracks (12.00%) for Layer3
[05/28 16:57:48   1370s] (I)      Number of ignored nets                =      1
[05/28 16:57:48   1370s] (I)      Number of connected nets              =      0
[05/28 16:57:48   1370s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[05/28 16:57:48   1370s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 16:57:48   1370s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 16:57:48   1370s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 16:57:48   1370s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 16:57:48   1370s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 16:57:48   1370s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 16:57:48   1370s] (I)      Ndr track 0 does not exist
[05/28 16:57:48   1370s] (I)      ---------------------Grid Graph Info--------------------
[05/28 16:57:48   1370s] (I)      Routing area        : (0, 0) - (113912, 112800)
[05/28 16:57:48   1370s] (I)      Core area           : (4060, 4000) - (109852, 108760)
[05/28 16:57:48   1370s] (I)      Site width          :   116  (dbu)
[05/28 16:57:48   1370s] (I)      Row height          :   540  (dbu)
[05/28 16:57:48   1370s] (I)      GCell row height    :   540  (dbu)
[05/28 16:57:48   1370s] (I)      GCell width         :  1080  (dbu)
[05/28 16:57:48   1370s] (I)      GCell height        :  1080  (dbu)
[05/28 16:57:48   1370s] (I)      Grid                :   106   105    11
[05/28 16:57:48   1370s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 16:57:48   1370s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 16:57:48   1370s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 16:57:48   1370s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 16:57:48   1370s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 16:57:48   1370s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:57:48   1370s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 16:57:48   1370s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 16:57:48   1370s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 16:57:48   1370s] (I)      Total num of tracks :   982  1409  1265  1252  1265  1252  1265   124    47    47    31
[05/28 16:57:48   1370s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 16:57:48   1370s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 16:57:48   1370s] (I)      --------------------------------------------------------
[05/28 16:57:48   1370s] 
[05/28 16:57:48   1370s] [NR-eGR] ============ Routing rule table ============
[05/28 16:57:48   1370s] [NR-eGR] Rule id: 0  Nets: 1144
[05/28 16:57:48   1370s] [NR-eGR] ========================================
[05/28 16:57:48   1370s] [NR-eGR] 
[05/28 16:57:48   1370s] (I)      ======== NDR :  =========
[05/28 16:57:48   1370s] (I)      +--------------+--------+
[05/28 16:57:48   1370s] (I)      |           ID |      0 |
[05/28 16:57:48   1370s] (I)      |         Name |        |
[05/28 16:57:48   1370s] (I)      |      Default |    yes |
[05/28 16:57:48   1370s] (I)      |  Clk Special |     no |
[05/28 16:57:48   1370s] (I)      | Hard spacing |     no |
[05/28 16:57:48   1370s] (I)      |    NDR track | (none) |
[05/28 16:57:48   1370s] (I)      |      NDR via | (none) |
[05/28 16:57:48   1370s] (I)      |  Extra space |      0 |
[05/28 16:57:48   1370s] (I)      |      Shields |      0 |
[05/28 16:57:48   1370s] (I)      |   Demand (H) |      1 |
[05/28 16:57:48   1370s] (I)      |   Demand (V) |      1 |
[05/28 16:57:48   1370s] (I)      |        #Nets |   1144 |
[05/28 16:57:48   1370s] (I)      +--------------+--------+
[05/28 16:57:48   1370s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:57:48   1370s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 16:57:48   1370s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:57:48   1370s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 16:57:48   1370s] (I)      +-------------------------------------------------------------------------------------+
[05/28 16:57:48   1370s] (I)      =============== Blocked Tracks ===============
[05/28 16:57:48   1370s] (I)      +-------+---------+----------+---------------+
[05/28 16:57:48   1370s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 16:57:48   1370s] (I)      +-------+---------+----------+---------------+
[05/28 16:57:48   1370s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |     2 |  149354 |    26664 |        17.85% |
[05/28 16:57:48   1370s] (I)      |     3 |  132825 |     5650 |         4.25% |
[05/28 16:57:48   1370s] (I)      |     4 |  132712 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |     5 |  132825 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |     6 |  132712 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |     7 |  132825 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |     8 |   13144 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |     9 |    4935 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |    10 |    4982 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      |    11 |    3255 |        0 |         0.00% |
[05/28 16:57:48   1370s] (I)      +-------+---------+----------+---------------+
[05/28 16:57:48   1370s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.85 MB )
[05/28 16:57:48   1370s] (I)      Reset routing kernel
[05/28 16:57:48   1370s] (I)      Started Global Routing ( Curr Mem: 3.85 MB )
[05/28 16:57:48   1370s] (I)      totalPins=4056  totalGlobalPin=3556 (87.67%)
[05/28 16:57:48   1370s] (I)      ================= Net Group Info =================
[05/28 16:57:48   1370s] (I)      +----+----------------+--------------+-----------+
[05/28 16:57:48   1370s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 16:57:48   1370s] (I)      +----+----------------+--------------+-----------+
[05/28 16:57:48   1370s] (I)      |  1 |           1144 |        M2(2) |    LB(11) |
[05/28 16:57:48   1370s] (I)      +----+----------------+--------------+-----------+
[05/28 16:57:48   1370s] (I)      total 2D Cap : 778416 = (391874 H, 386542 V)
[05/28 16:57:48   1370s] (I)      total 2D Demand : 998 = (722 H, 276 V)
[05/28 16:57:48   1370s] (I)      #blocked GCells = 0
[05/28 16:57:48   1370s] (I)      #regions = 1
[05/28 16:57:48   1370s] [NR-eGR] Layer group 1: route 1144 net(s) in layer range [2, 11]
[05/28 16:57:48   1370s] (I)      
[05/28 16:57:48   1370s] (I)      ============  Phase 1a Route ============
[05/28 16:57:48   1370s] (I)      Usage: 4639 = (2158 H, 2481 V) = (0.55% H, 0.64% V) = (2.331e+03um H, 2.679e+03um V)
[05/28 16:57:48   1370s] (I)      
[05/28 16:57:48   1370s] (I)      ============  Phase 1b Route ============
[05/28 16:57:48   1370s] (I)      Usage: 4639 = (2158 H, 2481 V) = (0.55% H, 0.64% V) = (2.331e+03um H, 2.679e+03um V)
[05/28 16:57:48   1370s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.010120e+03um
[05/28 16:57:48   1370s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 16:57:48   1370s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 16:57:48   1370s] (I)      
[05/28 16:57:48   1370s] (I)      ============  Phase 1c Route ============
[05/28 16:57:48   1370s] (I)      Usage: 4639 = (2158 H, 2481 V) = (0.55% H, 0.64% V) = (2.331e+03um H, 2.679e+03um V)
[05/28 16:57:48   1370s] (I)      
[05/28 16:57:48   1370s] (I)      ============  Phase 1d Route ============
[05/28 16:57:48   1370s] (I)      Usage: 4639 = (2158 H, 2481 V) = (0.55% H, 0.64% V) = (2.331e+03um H, 2.679e+03um V)
[05/28 16:57:48   1370s] (I)      
[05/28 16:57:48   1370s] (I)      ============  Phase 1e Route ============
[05/28 16:57:48   1370s] (I)      Usage: 4639 = (2158 H, 2481 V) = (0.55% H, 0.64% V) = (2.331e+03um H, 2.679e+03um V)
[05/28 16:57:48   1370s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.010120e+03um
[05/28 16:57:48   1370s] (I)      
[05/28 16:57:48   1370s] (I)      ============  Phase 1l Route ============
[05/28 16:57:48   1370s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 16:57:48   1370s] (I)      Layer  2:     108439      1312       199         189      148648    ( 0.13%) 
[05/28 16:57:48   1370s] (I)      Layer  3:     111823      2413        63        1332      130956    ( 1.01%) 
[05/28 16:57:48   1370s] (I)      Layer  4:     131460      1556         0           0      132300    ( 0.00%) 
[05/28 16:57:48   1370s] (I)      Layer  5:     131560       758         0           0      132288    ( 0.00%) 
[05/28 16:57:48   1370s] (I)      Layer  6:     131460         0         0           0      132300    ( 0.00%) 
[05/28 16:57:48   1370s] (I)      Layer  7:     131560         0         0           0      132288    ( 0.00%) 
[05/28 16:57:48   1370s] (I)      Layer  8:      13020         0         0         252       12978    ( 1.90%) 
[05/28 16:57:48   1370s] (I)      Layer  9:       4888         0         0        2761        2200    (55.66%) 
[05/28 16:57:48   1370s] (I)      Layer 10:       4935         0         0        2740        2221    (55.24%) 
[05/28 16:57:48   1370s] (I)      Layer 11:       3224         0         0        2340         967    (70.75%) 
[05/28 16:57:48   1370s] (I)      Total:        772369      6039       262        9614      827144    ( 1.15%) 
[05/28 16:57:48   1370s] (I)      
[05/28 16:57:48   1370s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 16:57:48   1370s] [NR-eGR]                        OverCon           OverCon            
[05/28 16:57:48   1370s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 16:57:48   1370s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/28 16:57:48   1370s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:57:48   1370s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      M2 ( 2)       143( 1.30%)         9( 0.08%)   ( 1.38%) 
[05/28 16:57:48   1370s] [NR-eGR]      C1 ( 3)        51( 0.47%)         1( 0.01%)   ( 0.48%) 
[05/28 16:57:48   1370s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 16:57:48   1370s] [NR-eGR] ---------------------------------------------------------------
[05/28 16:57:48   1370s] [NR-eGR]        Total       194( 0.22%)        10( 0.01%)   ( 0.23%) 
[05/28 16:57:48   1370s] [NR-eGR] 
[05/28 16:57:48   1370s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.85 MB )
[05/28 16:57:48   1370s] (I)      Updating congestion map
[05/28 16:57:48   1370s] (I)      total 2D Cap : 780041 = (393295 H, 386746 V)
[05/28 16:57:48   1370s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 16:57:48   1370s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.84 MB )
[05/28 16:57:48   1370s] [NR-eGR] Finished Early Global Route ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3.84 MB )
[05/28 16:57:48   1370s] (I)      ========================================== Runtime Summary ===========================================
[05/28 16:57:48   1370s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[05/28 16:57:48   1370s] (I)      ------------------------------------------------------------------------------------------------------
[05/28 16:57:48   1370s] (I)       Early Global Route                             100.00%  1270.57 sec  1270.66 sec  0.09 sec  0.09 sec 
[05/28 16:57:48   1370s] (I)       +-Early Global Route kernel                     93.06%  1270.58 sec  1270.66 sec  0.08 sec  0.08 sec 
[05/28 16:57:48   1370s] (I)       | +-Import and model                            37.83%  1270.59 sec  1270.62 sec  0.03 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)       | | +-Create place DB                            6.13%  1270.59 sec  1270.59 sec  0.01 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Import place data                        5.89%  1270.59 sec  1270.59 sec  0.01 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Read instances and placement           2.11%  1270.59 sec  1270.59 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Read nets                              3.21%  1270.59 sec  1270.59 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | +-Create route DB                           25.11%  1270.59 sec  1270.62 sec  0.02 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Import route data (1T)                  24.52%  1270.59 sec  1270.62 sec  0.02 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Read blockages ( Layer 2-11 )          6.32%  1270.60 sec  1270.60 sec  0.01 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Read routing blockages               0.01%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Read instance blockages              2.90%  1270.60 sec  1270.60 sec  0.00 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Read PG blockages                    1.62%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Read clock blockages                 0.03%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Read other blockages                 0.02%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Read halo blockages                  0.02%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Read boundary cut boxes              0.01%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Read blackboxes                        0.02%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Read prerouted                         1.73%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Read nets                              0.67%  1270.60 sec  1270.60 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Set up via pillars                     0.04%  1270.61 sec  1270.61 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Initialize 3D grid graph               0.64%  1270.61 sec  1270.61 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Model blockage capacity               10.34%  1270.61 sec  1270.62 sec  0.01 sec  0.01 sec 
[05/28 16:57:48   1370s] (I)       | | | | | +-Initialize 3D capacity               9.42%  1270.61 sec  1270.61 sec  0.01 sec  0.01 sec 
[05/28 16:57:48   1370s] (I)       | | +-Read aux data                              0.01%  1270.62 sec  1270.62 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | +-Others data preparation                    0.01%  1270.62 sec  1270.62 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | +-Create route kernel                        5.16%  1270.62 sec  1270.62 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | +-Global Routing                              39.26%  1270.62 sec  1270.66 sec  0.04 sec  0.04 sec 
[05/28 16:57:48   1370s] (I)       | | +-Initialization                             0.69%  1270.62 sec  1270.62 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | +-Net group 1                               34.10%  1270.62 sec  1270.65 sec  0.03 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Generate topology                        1.24%  1270.62 sec  1270.62 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Phase 1a                                 2.96%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Pattern routing (1T)                   1.78%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Add via demand to 2D                   0.56%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Phase 1b                                 0.82%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Phase 1c                                 0.02%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Phase 1d                                 0.02%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Phase 1e                                 0.34%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Route legalization                     0.01%  1270.63 sec  1270.63 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | | +-Phase 1l                                24.83%  1270.63 sec  1270.65 sec  0.02 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)       | | | | +-Layer assignment (1T)                 23.46%  1270.63 sec  1270.65 sec  0.02 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)       | +-Export cong map                              5.66%  1270.66 sec  1270.66 sec  0.01 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)       | | +-Export 2D cong map                         0.39%  1270.66 sec  1270.66 sec  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)      ====================== Summary by functions ======================
[05/28 16:57:48   1370s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 16:57:48   1370s] (I)      ------------------------------------------------------------------
[05/28 16:57:48   1370s] (I)        0  Early Global Route               100.00%  0.09 sec  0.09 sec 
[05/28 16:57:48   1370s] (I)        1  Early Global Route kernel         93.06%  0.08 sec  0.08 sec 
[05/28 16:57:48   1370s] (I)        2  Global Routing                    39.26%  0.04 sec  0.04 sec 
[05/28 16:57:48   1370s] (I)        2  Import and model                  37.83%  0.03 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)        2  Export cong map                    5.66%  0.01 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        3  Net group 1                       34.10%  0.03 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)        3  Create route DB                   25.11%  0.02 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)        3  Create place DB                    6.13%  0.01 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        3  Create route kernel                5.16%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        3  Initialization                     0.69%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        3  Export 2D cong map                 0.39%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        3  Read aux data                      0.01%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        4  Phase 1l                          24.83%  0.02 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)        4  Import route data (1T)            24.52%  0.02 sec  0.03 sec 
[05/28 16:57:48   1370s] (I)        4  Import place data                  5.89%  0.01 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        4  Phase 1a                           2.96%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        4  Generate topology                  1.24%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        4  Phase 1b                           0.82%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        4  Phase 1e                           0.34%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        4  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Layer assignment (1T)             23.46%  0.02 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)        5  Model blockage capacity           10.34%  0.01 sec  0.01 sec 
[05/28 16:57:48   1370s] (I)        5  Read blockages ( Layer 2-11 )      6.32%  0.01 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)        5  Read nets                          3.88%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Read instances and placement       2.11%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Pattern routing (1T)               1.78%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Read prerouted                     1.73%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Initialize 3D grid graph           0.64%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Add via demand to 2D               0.56%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        5  Route legalization                 0.01%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        6  Initialize 3D capacity             9.42%  0.01 sec  0.01 sec 
[05/28 16:57:48   1370s] (I)        6  Read instance blockages            2.90%  0.00 sec  0.02 sec 
[05/28 16:57:48   1370s] (I)        6  Read PG blockages                  1.62%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        6  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        6  Read other blockages               0.02%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] (I)        7  Allocate memory for PG via list    0.09%  0.00 sec  0.00 sec 
[05/28 16:57:48   1370s] Running post-eGR process
[05/28 16:57:48   1370s] OPERPROF: Starting HotSpotCal at level 1, MEM:3955.7M, EPOCH TIME: 1748465868.997691
[05/28 16:57:48   1370s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:48   1370s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:57:48   1370s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:49   1370s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:57:49   1370s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:49   1370s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:57:49   1370s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:57:49   1370s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:3971.8M, EPOCH TIME: 1748465869.001510
[05/28 16:57:49   1370s] [hotspot] Hotspot report including placement blocked areas
[05/28 16:57:49   1370s] OPERPROF: Starting HotSpotCal at level 1, MEM:3971.8M, EPOCH TIME: 1748465869.001904
[05/28 16:57:49   1370s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:49   1370s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 16:57:49   1370s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:49   1370s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 16:57:49   1370s] [hotspot] +------------+---------------+---------------+
[05/28 16:57:49   1370s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 16:57:49   1370s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 16:57:49   1370s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:3971.8M, EPOCH TIME: 1748465869.004425
[05/28 16:57:49   1370s] Reported timing to dir ./timingReports
[05/28 16:57:49   1370s] **optDesign ... cpu = 0:08:51, real = 0:09:14, mem = 4093.1M, totSessionCpu=0:22:52 **
[05/28 16:57:49   1370s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3971.8M, EPOCH TIME: 1748465869.038862
[05/28 16:57:49   1370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:49   1370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:49   1370s] 
[05/28 16:57:49   1370s] 
[05/28 16:57:49   1370s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:57:49   1370s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.244, MEM:3971.8M, EPOCH TIME: 1748465869.282996
[05/28 16:57:49   1370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:49   1370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:57:49   1371s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Begin Power Analysis
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s]              0V	    gnd
[05/28 16:57:49   1371s]           0.72V	    vdd
[05/28 16:57:49   1371s] Begin Processing Timing Library for Power Calculation
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Begin Processing Power Net/Grid for Power Calculation
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Begin Processing Timing Window Data for Power Calculation
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Begin Processing User Attributes
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Begin Processing Signal Activity
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] Begin Power Computation
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s]       ----------------------------------------------------------
[05/28 16:57:49   1371s]       # of cell(s) missing both power/leakage table: 0
[05/28 16:57:49   1371s]       # of cell(s) missing power table: 0
[05/28 16:57:49   1371s]       # of cell(s) missing leakage table: 0
[05/28 16:57:49   1371s]       ----------------------------------------------------------
[05/28 16:57:49   1371s] 
[05/28 16:57:49   1371s] 
[05/28 16:57:50   1371s]       # of MSMV cell(s) missing power_level: 0
[05/28 16:57:50   1371s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)
[05/28 16:57:50   1371s] 
[05/28 16:57:50   1371s] Begin Processing User Attributes
[05/28 16:57:50   1371s] 
[05/28 16:57:50   1371s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)
[05/28 16:57:50   1371s] 
[05/28 16:57:50   1371s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)
[05/28 16:57:50   1371s] 
[05/28 16:57:50   1371s] *



[05/28 16:57:50   1371s] Total Power
[05/28 16:57:50   1371s] -----------------------------------------------------------------------------------------
[05/28 16:57:50   1371s] Total Internal Power:        0.00498754 	    7.6496%
[05/28 16:57:50   1371s] Total Switching Power:       0.00177707 	    2.7256%
[05/28 16:57:50   1371s] Total Leakage Power:         0.05843554 	   89.6249%
[05/28 16:57:50   1371s] Total Power:                 0.06520015
[05/28 16:57:50   1371s] -----------------------------------------------------------------------------------------
[05/28 16:57:50   1371s] Processing average sequential pin duty cycle 
[05/28 16:57:52   1372s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.285  | 49.710  | 49.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/28 16:57:52   1372s] Begin: Collecting metrics
[05/28 16:57:52   1372s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 16:57:52   1372s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 16:57:52      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.9M
[05/28 16:57:53      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4094.1M, current mem=3636.5M)
[05/28 16:57:53      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3643.8M, current mem=3637.2M)
[05/28 16:57:53      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 0.9M
[05/28 16:57:53      0s] 
[05/28 16:57:53      0s] =============================================================================================
[05/28 16:57:53      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.10-p003_1
[05/28 16:57:53      0s] =============================================================================================
[05/28 16:57:53      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:57:53      0s] ---------------------------------------------------------------------------------------------
[05/28 16:57:53      0s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:57:53      0s] ---------------------------------------------------------------------------------------------
[05/28 16:57:53      0s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:57:53      0s] ---------------------------------------------------------------------------------------------
[05/28 16:57:53      0s] 

[05/28 16:57:53   1372s]  
_______________________________________________________________________
[05/28 16:57:53   1372s]  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:53   1372s] | Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
[05/28 16:57:53   1372s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/28 16:57:53   1372s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
[05/28 16:57:53   1372s] | initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               |            |              | 0:00:02  |        3911 |    0 |   0 |
[05/28 16:57:53   1372s] | route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3912 |      |     |
[05/28 16:57:53   1372s] | simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        3928 |      |     |
[05/28 16:57:53   1372s] | excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3928 |      |     |
[05/28 16:57:53   1372s] | global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:07  |        3951 |      |     |
[05/28 16:57:53   1372s] | area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3964 |      |     |
[05/28 16:57:53   1372s] | wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        4031 |      |     |
[05/28 16:57:53   1372s] | area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3976 |      |     |
[05/28 16:57:53   1372s] | power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        4058 |      |     |
[05/28 16:57:53   1372s] | local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3946 |      |     |
[05/28 16:57:53   1372s] | global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:01  |        3937 |      |     |
[05/28 16:57:53   1372s] | route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3937 |      |     |
[05/28 16:57:53   1372s] | drv_eco_fixing          |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        3970 |    0 |   0 |
[05/28 16:57:53   1372s] | power_reclaiming_2      |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:10  |        4046 |      |     |
[05/28 16:57:53   1372s] | final_summary           |    49.710 |   49.285 |           |        0 |        4.65 |            |              |                |               |       0.00 |         0.00 | 0:00:05  |        3972 |    0 |   0 |
[05/28 16:57:53   1372s]  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 16:57:53   1372s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4094.6M, current mem=4094.6M)

[05/28 16:57:53   1372s] End: Collecting metrics
[05/28 16:57:53   1372s] **optDesign ... cpu = 0:08:53, real = 0:09:18, mem = 4094.6M, totSessionCpu=0:22:54 **
[05/28 16:57:53   1372s] *** Finished optDesign ***
[05/28 16:57:54   1372s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:57:54   1372s] UM:*                                                                   final
[05/28 16:57:54   1372s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:57:54   1372s] UM:*                                                                   opt_design_postcts
[05/28 16:58:25   1373s] Info: final physical memory for 2 CRR processes is 1781.05MB.
[05/28 16:58:29   1373s] Info: Summary of CRR changes:
[05/28 16:58:29   1373s]       - Timing transform commits:       0
[05/28 16:58:29   1373s] 
[05/28 16:58:29   1373s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:16:48 real=  0:18:09)
[05/28 16:58:29   1373s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.5 real=0:00:06.5)
[05/28 16:58:29   1373s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:12.5 real=0:00:12.4)
[05/28 16:58:29   1373s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.3 real=0:00:05.4)
[05/28 16:58:29   1373s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[05/28 16:58:29   1373s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[05/28 16:58:29   1373s] Deleting Lib Analyzer.
[05/28 16:58:29   1373s] Info: Destroy the CCOpt slew target map.
[05/28 16:58:29   1373s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 16:58:29   1373s] clean pInstBBox. size 0
[05/28 16:58:29   1373s] 
[05/28 16:58:29   1373s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:58:29   1373s] 
[05/28 16:58:29   1373s] TimeStamp Deleting Cell Server End ...
[05/28 16:58:29   1373s] Set place::cacheFPlanSiteMark to 0
[05/28 16:58:29   1373s] Cell TOP LLGs are deleted
[05/28 16:58:29   1373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] Info: pop threads available for lower-level modules during optimization.
[05/28 16:58:29   1373s] (clock_opt_design): dumping clock statistics to metric
[05/28 16:58:29   1373s] Updating ideal nets and annotations...
[05/28 16:58:29   1373s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[05/28 16:58:29   1373s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:58:29   1373s] No differences between SDC and CTS ideal net status found.
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_slow:setup.early...
[05/28 16:58:29   1373s] End AAE Lib Interpolated Model. (MEM=3971.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_fast:hold.early...
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_fast:hold.late...
[05/28 16:58:29   1373s] Clock tree timing engine global stage delay update for dc_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 16:58:29   1373s] Clock DAG hash : 10081381137744040948 1923991484055561004
[05/28 16:58:29   1373s] CTS services accumulated run-time stats :
[05/28 16:58:29   1373s]   delay calculator: calls=31322, total_wall_time=1.307s, mean_wall_time=0.042ms
[05/28 16:58:29   1373s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 16:58:29   1373s]   steiner router: calls=22265, total_wall_time=0.205s, mean_wall_time=0.009ms
[05/28 16:58:29   1373s] UM: Running design category ...
[05/28 16:58:29   1373s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:4010.1M, EPOCH TIME: 1748465909.666626
[05/28 16:58:29   1373s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.010, REAL:0.006, MEM:4010.1M, EPOCH TIME: 1748465909.672838
[05/28 16:58:29   1373s] Cell TOP LLGs are deleted
[05/28 16:58:29   1373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4010.1M, EPOCH TIME: 1748465909.683686
[05/28 16:58:29   1373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4010.1M, EPOCH TIME: 1748465909.684579
[05/28 16:58:29   1373s] Max number of tech site patterns supported in site array is 256.
[05/28 16:58:29   1373s] Core basic site is GF22_DST
[05/28 16:58:29   1373s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:58:29   1373s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:58:29   1373s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:58:29   1373s] SiteArray: use 995,328 bytes
[05/28 16:58:29   1373s] SiteArray: current memory after site array memory allocation 4010.1M
[05/28 16:58:29   1373s] SiteArray: FP blocked sites are writable
[05/28 16:58:29   1373s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4010.1M, EPOCH TIME: 1748465909.865234
[05/28 16:58:29   1373s] Process 23566 wires and vias for routing blockage analysis
[05/28 16:58:29   1373s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.007, MEM:4010.1M, EPOCH TIME: 1748465909.871881
[05/28 16:58:29   1373s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:58:29   1373s] Atter site array init, number of instance map data is 0.
[05/28 16:58:29   1373s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.263, MEM:4010.1M, EPOCH TIME: 1748465909.947360
[05/28 16:58:29   1373s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.265, MEM:4010.1M, EPOCH TIME: 1748465909.948258
[05/28 16:58:29   1373s] OPERPROF: Starting Placement-Init-Reg-Wire-Search-Tree at level 1, MEM:4010.1M, EPOCH TIME: 1748465909.949566
[05/28 16:58:29   1373s] OPERPROF: Finished Placement-Init-Reg-Wire-Search-Tree at level 1, CPU:0.000, REAL:0.001, MEM:4010.1M, EPOCH TIME: 1748465909.950416
[05/28 16:58:29   1373s] Cell TOP LLGs are deleted
[05/28 16:58:29   1373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] # Resetting pin-track-align track data.
[05/28 16:58:29   1373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:29   1373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:33   1376s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 16:58:33   1376s] UM:        1119.44           1224          0.000 ns         49.285 ns  clock_opt_design
[05/28 16:58:33   1376s] 
[05/28 16:58:33   1376s] *** Summary of all messages that are not suppressed in this session:
[05/28 16:58:33   1376s] Severity  ID               Count  Summary                                  
[05/28 16:58:33   1376s] WARNING   IMPOPT-7324          1  The length of %s cell list for skewClock...
[05/28 16:58:33   1376s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/28 16:58:33   1376s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/28 16:58:33   1376s] WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
[05/28 16:58:33   1376s] WARNING   IMPCCOPT-1484        1  No activity file is loaded; therefore th...
[05/28 16:58:33   1376s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/28 16:58:33   1376s] *** Message Summary: 7 warning(s), 0 error(s)
[05/28 16:58:33   1376s] 
[05/28 16:58:33   1376s] *** clock_opt_design #1 [finish] () : cpu/real = 0:10:24.9/0:11:25.6 (0.9), totSession cpu/real = 0:22:57.8/0:26:43.7 (0.9), mem = 4010.1M
[05/28 16:58:33   1376s] 
[05/28 16:58:33   1376s] =============================================================================================
[05/28 16:58:33   1376s]  Final TAT Report : clock_opt_design #1                                         23.10-p003_1
[05/28 16:58:33   1376s] =============================================================================================
[05/28 16:58:33   1376s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:58:33   1376s] ---------------------------------------------------------------------------------------------
[05/28 16:58:33   1376s] [ InitOpt                ]      1   0:08:06.5  (  71.0 % )     0:08:10.0 /  0:07:48.6    1.0
[05/28 16:58:33   1376s] [ WnsOpt                 ]      1   0:00:05.1  (   0.7 % )     0:00:05.1 /  0:00:05.1    1.0
[05/28 16:58:33   1376s] [ GlobalOpt              ]      1   0:00:06.2  (   0.9 % )     0:00:06.2 /  0:00:06.2    1.0
[05/28 16:58:33   1376s] [ DrvOpt                 ]      2   0:00:05.9  (   0.9 % )     0:00:05.9 /  0:00:05.9    1.0
[05/28 16:58:33   1376s] [ SimplifyNetlist        ]      1   0:00:04.4  (   0.6 % )     0:00:04.4 /  0:00:04.5    1.0
[05/28 16:58:33   1376s] [ SkewClock              ]      1   0:00:01.9  (   0.3 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 16:58:33   1376s] [ AreaOpt                ]      2   0:00:11.0  (   1.6 % )     0:00:11.6 /  0:00:11.6    1.0
[05/28 16:58:33   1376s] [ PowerOpt               ]      2   0:00:09.8  (   1.4 % )     0:00:09.8 /  0:00:09.9    1.0
[05/28 16:58:33   1376s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:58:33   1376s] [ OptSummaryReport       ]      4   0:00:01.2  (   0.2 % )     0:00:06.3 /  0:00:03.8    0.6
[05/28 16:58:33   1376s] [ MetricReport           ]     15   0:00:05.1  (   0.7 % )     0:00:05.1 /  0:00:04.3    0.8
[05/28 16:58:33   1376s] [ DrvReport              ]      4   0:00:02.4  (   0.3 % )     0:00:02.4 /  0:00:00.2    0.1
[05/28 16:58:33   1376s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[05/28 16:58:33   1376s] [ LocalWireReclaim       ]      1   0:00:00.3  (   0.0 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 16:58:33   1376s] [ SlackTraversorInit     ]     19   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 16:58:33   1376s] [ CellServerInit         ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 16:58:33   1376s] [ LibAnalyzerInit        ]      1   0:00:02.7  (   0.4 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 16:58:33   1376s] [ PowerInterfaceInit     ]      5   0:00:00.2  (   0.0 % )     0:00:01.3 /  0:00:01.2    0.9
[05/28 16:58:33   1376s] [ PlacerInterfaceInit    ]      4   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 16:58:33   1376s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:58:33   1376s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:58:33   1376s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 16:58:33   1376s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 16:58:33   1376s] [ IncrReplace            ]      1   0:00:09.2  (   1.3 % )     0:00:10.3 /  0:00:10.1    1.0
[05/28 16:58:33   1376s] [ RefinePlace            ]      9   0:00:04.5  (   0.7 % )     0:00:04.5 /  0:00:04.6    1.0
[05/28 16:58:33   1376s] [ DetailPlaceInit        ]      6   0:00:01.4  (   0.2 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 16:58:33   1376s] [ CTS                    ]      1   0:01:12.9  (  10.6 % )     0:01:24.6 /  0:01:24.7    1.0
[05/28 16:58:33   1376s] [ EarlyGlobalRoute       ]      7   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 16:58:33   1376s] [ ExtractRC              ]      6   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:58:33   1376s] [ UpdateTimingGraph      ]     13   0:00:01.3  (   0.2 % )     0:00:03.3 /  0:00:02.9    0.9
[05/28 16:58:33   1376s] [ FullDelayCalc          ]      5   0:00:03.9  (   0.6 % )     0:00:04.0 /  0:00:03.2    0.8
[05/28 16:58:33   1376s] [ TimingUpdate           ]     46   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:00.7    0.7
[05/28 16:58:33   1376s] [ TimingReport           ]      4   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:58:33   1376s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 16:58:33   1376s] [ IncrTimingUpdate       ]     19   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 16:58:33   1376s] [ PowerReport            ]      2   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 16:58:33   1376s] [ PropagateActivity      ]      3   0:00:02.6  (   0.4 % )     0:00:02.6 /  0:00:02.3    0.9
[05/28 16:58:33   1376s] [ MISC                   ]          0:00:42.9  (   6.3 % )     0:00:42.9 /  0:00:07.3    0.2
[05/28 16:58:33   1376s] ---------------------------------------------------------------------------------------------
[05/28 16:58:33   1376s]  clock_opt_design #1 TOTAL          0:11:25.6  ( 100.0 % )     0:11:25.6 /  0:10:24.9    0.9
[05/28 16:58:33   1376s] ---------------------------------------------------------------------------------------------
[05/28 16:58:33   1376s] 
[05/28 16:58:33   1376s] Ending "clock_opt_design" (total cpu=0:10:25, real=0:11:26, peak res=4106.9M, current mem=3903.0M)
[05/28 16:58:33   1376s] <CMD> timeDesign -postCTS -hold -prefix postCTS_hold -outDir timingReports
[05/28 16:58:33   1376s] *** timeDesign #5 [begin] () : totSession cpu/real = 0:22:57.9/0:26:43.8 (0.9), mem = 3876.1M
[05/28 16:58:33   1376s] 
[05/28 16:58:33   1376s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 16:58:33   1377s] 
[05/28 16:58:33   1377s] TimeStamp Deleting Cell Server Begin ...
[05/28 16:58:33   1377s] Deleting Lib Analyzer.
[05/28 16:58:33   1377s] 
[05/28 16:58:33   1377s] TimeStamp Deleting Cell Server End ...
[05/28 16:58:33   1377s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3844.6M, EPOCH TIME: 1748465913.514438
[05/28 16:58:33   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:33   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:33   1377s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3844.6M, EPOCH TIME: 1748465913.514724
[05/28 16:58:33   1377s] Start to check current routing status for nets...
[05/28 16:58:33   1377s] All nets are already routed correctly.
[05/28 16:58:33   1377s] End to check current routing status for nets (mem=3844.6M)
[05/28 16:58:33   1377s] Effort level <high> specified for reg2reg path_group
[05/28 16:58:33   1377s] Cell TOP LLGs are deleted
[05/28 16:58:33   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:33   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:33   1377s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3852.6M, EPOCH TIME: 1748465913.833670
[05/28 16:58:33   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:33   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:33   1377s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3852.6M, EPOCH TIME: 1748465913.834556
[05/28 16:58:33   1377s] Max number of tech site patterns supported in site array is 256.
[05/28 16:58:33   1377s] Core basic site is GF22_DST
[05/28 16:58:34   1377s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:58:34   1377s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:58:34   1377s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:58:34   1377s] SiteArray: use 995,328 bytes
[05/28 16:58:34   1377s] SiteArray: current memory after site array memory allocation 3852.6M
[05/28 16:58:34   1377s] SiteArray: FP blocked sites are writable
[05/28 16:58:34   1377s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3852.6M, EPOCH TIME: 1748465914.015749
[05/28 16:58:34   1377s] Process 585 wires and vias for routing blockage analysis
[05/28 16:58:34   1377s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3852.6M, EPOCH TIME: 1748465914.015950
[05/28 16:58:34   1377s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:58:34   1377s] Atter site array init, number of instance map data is 0.
[05/28 16:58:34   1377s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.261, MEM:3852.6M, EPOCH TIME: 1748465914.095574
[05/28 16:58:34   1377s] 
[05/28 16:58:34   1377s] 
[05/28 16:58:34   1377s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:58:34   1377s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.264, MEM:3852.6M, EPOCH TIME: 1748465914.097456
[05/28 16:58:34   1377s] Cell TOP LLGs are deleted
[05/28 16:58:34   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:34   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:34   1377s] OPTC: user 20.0
[05/28 16:58:34   1377s] Starting delay calculation for Hold views
[05/28 16:58:34   1378s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:58:34   1378s] #################################################################################
[05/28 16:58:34   1378s] # Design Stage: PreRoute
[05/28 16:58:34   1378s] # Design Name: TOP
[05/28 16:58:34   1378s] # Design Mode: 22nm
[05/28 16:58:34   1378s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:58:34   1378s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:58:34   1378s] # Signoff Settings: SI Off 
[05/28 16:58:34   1378s] #################################################################################
[05/28 16:58:34   1378s] Calculate delays in BcWc mode...
[05/28 16:58:34   1378s] Topological Sorting (REAL = 0:00:00.0, MEM = 3867.1M, InitMEM = 3867.1M)
[05/28 16:58:34   1378s] Start delay calculation (fullDC) (1 T). (MEM=3898.74)
[05/28 16:58:34   1378s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 16:58:34   1378s] End AAE Lib Interpolated Model. (MEM=3867.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:58:35   1378s] Total number of fetched objects 1145
[05/28 16:58:35   1378s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:58:35   1378s] End delay calculation. (MEM=3902.39 CPU=0:00:00.3 REAL=0:00:01.0)
[05/28 16:58:35   1378s] End delay calculation (fullDC). (MEM=3902.39 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 16:58:35   1378s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3900.8M) ***
[05/28 16:58:35   1378s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:23:00 mem=3900.8M)
[05/28 16:58:35   1378s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.084  | -0.068  | -0.084  |
|           TNS (ns):| -10.748 | -10.420 | -0.572  |
|    Violating Paths:|   227   |   221   |   22    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.653%
       (11.718% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/28 16:58:35   1378s] Reported timing to dir timingReports
[05/28 16:58:35   1378s] Total CPU time: 2.04 sec
[05/28 16:58:35   1378s] Total Real time: 2.0 sec
[05/28 16:58:35   1378s] Total Memory Usage: 3821.296875 Mbytes
[05/28 16:58:35   1378s] *** timeDesign #5 [finish] () : cpu/real = 0:00:02.0/0:00:02.2 (0.9), totSession cpu/real = 0:23:00.0/0:26:46.0 (0.9), mem = 3821.3M
[05/28 16:58:35   1378s] 
[05/28 16:58:35   1378s] =============================================================================================
[05/28 16:58:35   1378s]  Final TAT Report : timeDesign #5                                               23.10-p003_1
[05/28 16:58:35   1378s] =============================================================================================
[05/28 16:58:35   1378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 16:58:35   1378s] ---------------------------------------------------------------------------------------------
[05/28 16:58:35   1378s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 16:58:35   1378s] [ OptSummaryReport       ]      1   0:00:00.3  (  14.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 16:58:35   1378s] [ UpdateTimingGraph      ]      1   0:00:00.6  (  29.4 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 16:58:35   1378s] [ FullDelayCalc          ]      1   0:00:00.5  (  21.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 16:58:35   1378s] [ TimingUpdate           ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:58:35   1378s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 16:58:35   1378s] [ GenerateReports        ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 16:58:35   1378s] [ MISC                   ]          0:00:00.6  (  27.0 % )     0:00:00.6 /  0:00:00.4    0.7
[05/28 16:58:35   1378s] ---------------------------------------------------------------------------------------------
[05/28 16:58:35   1378s]  timeDesign #5 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.0    0.9
[05/28 16:58:35   1378s] ---------------------------------------------------------------------------------------------
[05/28 16:58:35   1378s] 
[05/28 16:58:35   1378s] <CMD> optPower -postCTS
[05/28 16:58:35   1378s] *** optPower #2 [begin] () : totSession cpu/real = 0:23:00.0/0:26:46.0 (0.9), mem = 3821.3M
[05/28 16:58:35   1378s] GigaOpt running with 1 threads.
[05/28 16:58:35   1378s] Info: 1 threads available for lower-level modules during optimization.
[05/28 16:58:35   1378s] **WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
[05/28 16:58:35   1378s] #optDebug: fT-E <X 2 0 0 1>
[05/28 16:58:35   1378s] OPTC: m4 20.0 50.0
[05/28 16:58:35   1378s] OPTC: view 50.0
[05/28 16:58:35   1379s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 16:58:35   1379s] 
[05/28 16:58:35   1379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 16:58:35   1379s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 16:58:35   1379s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 16:58:35   1379s] Summary for sequential cells identification: 
[05/28 16:58:35   1379s]   Identified SBFF number: 299
[05/28 16:58:35   1379s]   Identified MBFF number: 75
[05/28 16:58:35   1379s]   Identified SB Latch number: 22
[05/28 16:58:35   1379s]   Identified MB Latch number: 0
[05/28 16:58:35   1379s]   Not identified SBFF number: 15
[05/28 16:58:35   1379s]   Not identified MBFF number: 0
[05/28 16:58:35   1379s]   Not identified SB Latch number: 0
[05/28 16:58:35   1379s]   Not identified MB Latch number: 0
[05/28 16:58:35   1379s]   Number of sequential cells which are not FFs: 45
[05/28 16:58:35   1379s]  Visiting view : view_slow_mission
[05/28 16:58:35   1379s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 16:58:35   1379s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 16:58:35   1379s]  Visiting view : view_fast_mission
[05/28 16:58:35   1379s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 16:58:35   1379s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 16:58:35   1379s] TLC MultiMap info (StdDelay):
[05/28 16:58:35   1379s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 16:58:35   1379s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 16:58:35   1379s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 16:58:35   1379s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 16:58:35   1379s]  Setting StdDelay to: 6.1ps
[05/28 16:58:35   1379s] 
[05/28 16:58:35   1379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 16:58:35   1379s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 16:58:36   1379s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 16:58:36   1379s] #################################################################################
[05/28 16:58:36   1379s] # Design Stage: PreRoute
[05/28 16:58:36   1379s] # Design Name: TOP
[05/28 16:58:36   1379s] # Design Mode: 22nm
[05/28 16:58:36   1379s] # Analysis Mode: MMMC Non-OCV 
[05/28 16:58:36   1379s] # Parasitics Mode: No SPEF/RCDB 
[05/28 16:58:36   1379s] # Signoff Settings: SI Off 
[05/28 16:58:36   1379s] #################################################################################
[05/28 16:58:36   1379s] Calculate delays in BcWc mode...
[05/28 16:58:36   1379s] Topological Sorting (REAL = 0:00:00.0, MEM = 3845.1M, InitMEM = 3845.1M)
[05/28 16:58:36   1379s] Start delay calculation (fullDC) (1 T). (MEM=3897.8)
[05/28 16:58:36   1379s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 16:58:36   1379s] End AAE Lib Interpolated Model. (MEM=3845.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:58:36   1380s] Total number of fetched objects 1145
[05/28 16:58:36   1380s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 16:58:36   1380s] End delay calculation. (MEM=3905.23 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 16:58:36   1380s] End delay calculation (fullDC). (MEM=3905.23 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 16:58:36   1380s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3902.8M) ***
[05/28 16:58:36   1380s] OPERPROF: Starting DPlace-Init at level 1, MEM:3902.8M, EPOCH TIME: 1748465916.893158
[05/28 16:58:36   1380s] Processing tracks to init pin-track alignment.
[05/28 16:58:36   1380s] z: 1, totalTracks: 1
[05/28 16:58:36   1380s] z: 3, totalTracks: 1
[05/28 16:58:36   1380s] z: 5, totalTracks: 1
[05/28 16:58:36   1380s] z: 7, totalTracks: 1
[05/28 16:58:36   1380s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 16:58:36   1380s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 16:58:36   1380s] Initializing Route Infrastructure for color support ...
[05/28 16:58:36   1380s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3902.8M, EPOCH TIME: 1748465916.893798
[05/28 16:58:36   1380s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:3902.8M, EPOCH TIME: 1748465916.900575
[05/28 16:58:36   1380s] Route Infrastructure Initialized for color support successfully.
[05/28 16:58:36   1380s] Cell TOP LLGs are deleted
[05/28 16:58:36   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:36   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:36   1380s] # Building TOP llgBox search-tree.
[05/28 16:58:36   1380s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 16:58:36   1380s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3902.8M, EPOCH TIME: 1748465916.915798
[05/28 16:58:36   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:36   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:36   1380s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3902.8M, EPOCH TIME: 1748465916.916430
[05/28 16:58:36   1380s] Max number of tech site patterns supported in site array is 256.
[05/28 16:58:36   1380s] Core basic site is GF22_DST
[05/28 16:58:37   1380s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 16:58:37   1380s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 16:58:37   1380s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 16:58:37   1380s] SiteArray: use 995,328 bytes
[05/28 16:58:37   1380s] SiteArray: current memory after site array memory allocation 3902.8M
[05/28 16:58:37   1380s] SiteArray: FP blocked sites are writable
[05/28 16:58:37   1380s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 16:58:37   1380s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3902.8M, EPOCH TIME: 1748465917.119907
[05/28 16:58:37   1380s] Process 23566 wires and vias for routing blockage analysis
[05/28 16:58:37   1380s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:3902.8M, EPOCH TIME: 1748465917.126718
[05/28 16:58:37   1380s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 16:58:37   1380s] Atter site array init, number of instance map data is 0.
[05/28 16:58:37   1380s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.300, REAL:0.288, MEM:3902.8M, EPOCH TIME: 1748465917.204748
[05/28 16:58:37   1380s] 
[05/28 16:58:37   1380s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 16:58:37   1380s] 
[05/28 16:58:37   1380s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 16:58:37   1380s] OPERPROF:     Starting CMU at level 3, MEM:3902.8M, EPOCH TIME: 1748465917.206328
[05/28 16:58:37   1380s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3902.8M, EPOCH TIME: 1748465917.210009
[05/28 16:58:37   1380s] 
[05/28 16:58:37   1380s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 16:58:37   1380s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.300, REAL:0.295, MEM:3902.8M, EPOCH TIME: 1748465917.210586
[05/28 16:58:37   1380s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3902.8M, EPOCH TIME: 1748465917.210675
[05/28 16:58:37   1380s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3902.8M, EPOCH TIME: 1748465917.211144
[05/28 16:58:37   1380s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3902.8MB).
[05/28 16:58:37   1380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.320, MEM:3902.8M, EPOCH TIME: 1748465917.213121
[05/28 16:58:37   1380s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3902.8M, EPOCH TIME: 1748465917.213495
[05/28 16:58:37   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:37   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:37   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:37   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 16:58:37   1380s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3839.8M, EPOCH TIME: 1748465917.243489
[05/28 16:58:37   1380s] Info: 1 net with fixed/cover wires excluded.
[05/28 16:58:37   1380s] Info: 1 ideal net excluded from IPO operation.
[05/28 16:58:37   1380s] Info: 1 clock net  excluded from IPO operation.
[05/28 16:58:37   1380s]              0V	    gnd
[05/28 16:58:37   1380s]           0.72V	    vdd
[05/28 16:58:37   1380s] Processing average sequential pin duty cycle 
[05/28 16:58:37   1380s] Processing average sequential pin duty cycle 
[05/28 17:02:46   1630s] Processing average sequential pin duty cycle 
[05/28 17:06:18   1842s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4033.6M, totSessionCpu=0:30:44 **
[05/28 17:06:18   1842s] Cell TOP LLGs are deleted
[05/28 17:06:18   1842s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1842s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1842s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3897.4M, EPOCH TIME: 1748466378.098356
[05/28 17:06:18   1842s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1842s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1842s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3897.4M, EPOCH TIME: 1748466378.099237
[05/28 17:06:18   1842s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:18   1842s] Core basic site is GF22_DST
[05/28 17:06:18   1842s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:06:18   1842s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:06:18   1842s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:06:18   1842s] SiteArray: use 995,328 bytes
[05/28 17:06:18   1842s] SiteArray: current memory after site array memory allocation 3897.4M
[05/28 17:06:18   1842s] SiteArray: FP blocked sites are writable
[05/28 17:06:18   1842s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3897.4M, EPOCH TIME: 1748466378.289714
[05/28 17:06:18   1842s] Process 585 wires and vias for routing blockage analysis
[05/28 17:06:18   1842s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3897.4M, EPOCH TIME: 1748466378.289910
[05/28 17:06:18   1842s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:06:18   1842s] Atter site array init, number of instance map data is 0.
[05/28 17:06:18   1842s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.265, MEM:3902.4M, EPOCH TIME: 1748466378.364646
[05/28 17:06:18   1842s] 
[05/28 17:06:18   1842s] 
[05/28 17:06:18   1842s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:18   1842s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.268, MEM:3902.4M, EPOCH TIME: 1748466378.366561
[05/28 17:06:18   1842s] Cell TOP LLGs are deleted
[05/28 17:06:18   1842s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1842s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1842s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.285  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------

[05/28 17:06:18   1843s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -leakage -dynamic -downsize -noUpsize -samesize -noDelbuf -noDeclone -useCPE -powerCutoffMultiplier 0.001 -postCTS -leakage -dynamic -total_power -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[05/28 17:06:18   1843s] Info: 1 net with fixed/cover wires excluded.
[05/28 17:06:18   1843s] Info: 1 ideal net excluded from IPO operation.
[05/28 17:06:18   1843s] Info: 1 clock net  excluded from IPO operation.
[05/28 17:06:18   1843s] [oiLAM] Zs 11, 12
[05/28 17:06:18   1843s] ### Creating LA Mngr. totSessionCpu=0:30:44 mem=3970.6M
[05/28 17:06:18   1843s] ### Creating LA Mngr, finished. totSessionCpu=0:30:44 mem=3970.6M
[05/28 17:06:18   1843s] Cell TOP LLGs are deleted
[05/28 17:06:18   1843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1843s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3970.6M, EPOCH TIME: 1748466378.450293
[05/28 17:06:18   1843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1843s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3970.6M, EPOCH TIME: 1748466378.450892
[05/28 17:06:18   1843s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:18   1843s] Core basic site is GF22_DST
[05/28 17:06:18   1843s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:06:18   1843s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 17:06:18   1843s] Fast DP-INIT is on for default
[05/28 17:06:18   1843s] Atter site array init, number of instance map data is 0.
[05/28 17:06:18   1843s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.248, MEM:3970.6M, EPOCH TIME: 1748466378.699006
[05/28 17:06:18   1843s] 
[05/28 17:06:18   1843s] 
[05/28 17:06:18   1843s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:18   1843s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.251, MEM:3970.6M, EPOCH TIME: 1748466378.700855
[05/28 17:06:18   1843s] Cell TOP LLGs are deleted
[05/28 17:06:18   1843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:18   1843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] Begin: Power Optimization
[05/28 17:06:19   1843s] Processing average sequential pin duty cycle 
[05/28 17:06:19   1843s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] Begin Power Analysis
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s]              0V	    gnd
[05/28 17:06:19   1843s]           0.72V	    vdd
[05/28 17:06:19   1843s] Begin Processing Timing Library for Power Calculation
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] Begin Processing Power Net/Grid for Power Calculation
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] Begin Processing Timing Window Data for Power Calculation
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1843s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1843s] 
[05/28 17:06:19   1844s] Begin Processing User Attributes
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] Begin Processing Signal Activity
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] Begin Power Computation
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s]       ----------------------------------------------------------
[05/28 17:06:19   1844s]       # of cell(s) missing both power/leakage table: 0
[05/28 17:06:19   1844s]       # of cell(s) missing power table: 0
[05/28 17:06:19   1844s]       # of cell(s) missing leakage table: 0
[05/28 17:06:19   1844s]       ----------------------------------------------------------
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s]       # of MSMV cell(s) missing power_level: 0
[05/28 17:06:19   1844s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] Begin Processing User Attributes
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1844s] 
[05/28 17:06:19   1844s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
[05/28 17:06:19   1844s] 
[05/28 17:06:20   1844s] *



[05/28 17:06:20   1844s] Total Power
[05/28 17:06:20   1844s] -----------------------------------------------------------------------------------------
[05/28 17:06:20   1844s] Total Internal Power:        0.00498754 	    7.6496%
[05/28 17:06:20   1844s] Total Switching Power:       0.00177707 	    2.7256%
[05/28 17:06:20   1844s] Total Leakage Power:         0.05843554 	   89.6249%
[05/28 17:06:20   1844s] Total Power:                 0.06520015
[05/28 17:06:20   1844s] -----------------------------------------------------------------------------------------
[05/28 17:06:20   1844s] Processing average sequential pin duty cycle 
[05/28 17:06:20   1844s] 
[05/28 17:06:20   1844s] Creating Lib Analyzer ...
[05/28 17:06:20   1845s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:06:20   1845s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 17:06:20   1845s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:06:20   1845s] 
[05/28 17:06:20   1845s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:06:22   1847s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:48 mem=3970.6M
[05/28 17:06:22   1847s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:48 mem=3970.6M
[05/28 17:06:22   1847s] Creating Lib Analyzer, finished. 
[05/28 17:06:22   1847s] Cell TOP LLGs are deleted
[05/28 17:06:22   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:22   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:22   1847s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3977.6M, EPOCH TIME: 1748466382.741247
[05/28 17:06:22   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:22   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:22   1847s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3977.6M, EPOCH TIME: 1748466382.741993
[05/28 17:06:22   1847s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:22   1847s] Core basic site is GF22_DST
[05/28 17:06:22   1847s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:06:22   1847s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 17:06:22   1847s] Fast DP-INIT is on for default
[05/28 17:06:22   1847s] Atter site array init, number of instance map data is 0.
[05/28 17:06:22   1847s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.250, MEM:3982.6M, EPOCH TIME: 1748466382.991628
[05/28 17:06:22   1847s] 
[05/28 17:06:22   1847s] 
[05/28 17:06:22   1847s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:22   1847s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.252, MEM:3982.6M, EPOCH TIME: 1748466382.993446
[05/28 17:06:23   1847s] Cell TOP LLGs are deleted
[05/28 17:06:23   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:23   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:23   1847s] [oiPhyDebug] optDemand 1298715120.00, spDemand 515715120.00.
[05/28 17:06:23   1847s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1443
[05/28 17:06:23   1847s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 17:06:23   1847s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:30:49 mem=3982.6M
[05/28 17:06:23   1847s] OPERPROF: Starting DPlace-Init at level 1, MEM:3982.6M, EPOCH TIME: 1748466383.017696
[05/28 17:06:23   1847s] Processing tracks to init pin-track alignment.
[05/28 17:06:23   1847s] z: 1, totalTracks: 1
[05/28 17:06:23   1847s] z: 3, totalTracks: 1
[05/28 17:06:23   1847s] z: 5, totalTracks: 1
[05/28 17:06:23   1847s] z: 7, totalTracks: 1
[05/28 17:06:23   1847s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:06:23   1847s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:06:23   1847s] Initializing Route Infrastructure for color support ...
[05/28 17:06:23   1847s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3982.6M, EPOCH TIME: 1748466383.018011
[05/28 17:06:23   1847s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3982.6M, EPOCH TIME: 1748466383.024493
[05/28 17:06:23   1847s] Route Infrastructure Initialized for color support successfully.
[05/28 17:06:23   1847s] Cell TOP LLGs are deleted
[05/28 17:06:23   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:23   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:23   1847s] # Building TOP llgBox search-tree.
[05/28 17:06:23   1847s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:06:23   1847s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3982.6M, EPOCH TIME: 1748466383.031992
[05/28 17:06:23   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:23   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:23   1847s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3982.6M, EPOCH TIME: 1748466383.032461
[05/28 17:06:23   1847s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:23   1847s] Core basic site is GF22_DST
[05/28 17:06:23   1847s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:06:23   1847s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:06:23   1847s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:06:23   1847s] SiteArray: use 995,328 bytes
[05/28 17:06:23   1847s] SiteArray: current memory after site array memory allocation 3982.6M
[05/28 17:06:23   1847s] SiteArray: FP blocked sites are writable
[05/28 17:06:23   1847s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:06:23   1847s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3982.6M, EPOCH TIME: 1748466383.210342
[05/28 17:06:23   1847s] Process 23566 wires and vias for routing blockage analysis
[05/28 17:06:23   1847s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:3982.6M, EPOCH TIME: 1748466383.216995
[05/28 17:06:23   1847s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:06:23   1847s] Atter site array init, number of instance map data is 0.
[05/28 17:06:23   1847s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.255, MEM:3982.6M, EPOCH TIME: 1748466383.286972
[05/28 17:06:23   1847s] 
[05/28 17:06:23   1847s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:06:23   1847s] 
[05/28 17:06:23   1847s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:23   1847s] OPERPROF:     Starting CMU at level 3, MEM:3982.6M, EPOCH TIME: 1748466383.288253
[05/28 17:06:23   1847s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3982.6M, EPOCH TIME: 1748466383.291817
[05/28 17:06:23   1847s] 
[05/28 17:06:23   1847s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 17:06:23   1847s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.260, MEM:3982.6M, EPOCH TIME: 1748466383.292359
[05/28 17:06:23   1847s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3982.6M, EPOCH TIME: 1748466383.292456
[05/28 17:06:23   1847s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3982.6M, EPOCH TIME: 1748466383.292813
[05/28 17:06:23   1847s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3982.6MB).
[05/28 17:06:23   1847s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.276, MEM:3982.6M, EPOCH TIME: 1748466383.293358
[05/28 17:06:23   1847s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 17:06:23   1847s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1443
[05/28 17:06:23   1847s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:30:49 mem=3982.6M
[05/28 17:06:23   1847s] Effort level <high> specified for reg2reg path_group
[05/28 17:06:23   1848s]   Timing Snapshot: (REF)
[05/28 17:06:23   1848s]      Weighted WNS: 0.000
[05/28 17:06:23   1848s]       All  PG WNS: 0.000
[05/28 17:06:23   1848s]       High PG WNS: 0.000
[05/28 17:06:23   1848s]       All  PG TNS: 0.000
[05/28 17:06:23   1848s]       High PG TNS: 0.000
[05/28 17:06:23   1848s]       Low  PG TNS: 0.000
[05/28 17:06:23   1848s]    Category Slack: { [L, 49.285] [H, 49.710] }
[05/28 17:06:23   1848s] 
[05/28 17:06:23   1848s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

[05/28 17:06:23   1848s] Begin: Core Power Optimization
[05/28 17:06:23   1848s] *** PowerOpt #1 [begin] (optPower #2) : totSession cpu/real = 0:30:49.2/0:34:34.2 (0.9), mem = 4004.6M
[05/28 17:06:23   1848s] Processing average sequential pin duty cycle 
[05/28 17:06:23   1848s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.20
[05/28 17:06:23   1848s] #optDebug: Start CG creation (mem=4004.6M)
[05/28 17:06:23   1848s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:06:23   1848s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:06:24   1848s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:06:24   1848s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:06:24   1849s] ToF 82.9880um
[05/28 17:06:24   1849s] (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s]  ...processing cgPrt (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s]  ...processing cgEgp (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s]  ...processing cgPbk (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s]  ...processing cgNrb(cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s]  ...processing cgObs (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s]  ...processing cgCon (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s]  ...processing cgPdm (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:24   1849s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=4199.9M)
[05/28 17:06:25   1849s] (I,S,L,T): view_slow_mission: 0.00510768, 0.00177707, 0.0581332, 0.065018
[05/28 17:06:25   1849s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:06:25   1849s] 
[05/28 17:06:25   1849s] Active Setup views: view_slow_mission 
[05/28 17:06:25   1849s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1443
[05/28 17:06:25   1849s] ### Creating RouteCongInterface, started
[05/28 17:06:25   1849s] 
[05/28 17:06:25   1849s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 17:06:25   1849s] 
[05/28 17:06:25   1849s] #optDebug: {0, 1.000}
[05/28 17:06:25   1849s] ### Creating RouteCongInterface, finished
[05/28 17:06:25   1849s] {MG  {8 0 1.7 0.287023} }
[05/28 17:06:25   1849s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4199.9M, EPOCH TIME: 1748466385.356820
[05/28 17:06:25   1849s] Found 0 hard placement blockage before merging.
[05/28 17:06:25   1849s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4199.9M, EPOCH TIME: 1748466385.356986
[05/28 17:06:25   1849s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:06:25   1849s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.72
[05/28 17:06:25   1849s] +---------+---------+--------+--------+------------+--------+
[05/28 17:06:25   1849s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 17:06:25   1849s] +---------+---------+--------+--------+------------+--------+
[05/28 17:06:25   1849s] |   11.72%|        -|   0.000|   0.000|   0:00:00.0| 4199.9M|
[05/28 17:06:25   1849s] Running power reclaim iteration with 0.04985 cutoff 
[05/28 17:06:26   1851s] |   11.72%|        0|   0.000|   0.000|   0:00:01.0| 4199.9M|
[05/28 17:06:26   1851s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 17:06:26   1851s] Running power reclaim iteration with 0.04985 cutoff 
[05/28 17:06:28   1853s] |   11.72%|       18|   0.000|   0.000|   0:00:02.0| 4199.9M|
[05/28 17:06:28   1853s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[05/28 17:06:28   1853s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 17:06:28   1853s] +---------+---------+--------+--------+------------+--------+
[05/28 17:06:28   1853s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.72
[05/28 17:06:28   1853s] 
[05/28 17:06:28   1853s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 18 **
[05/28 17:06:28   1853s] --------------------------------------------------------------
[05/28 17:06:28   1853s] |                                   | Total     | Sequential |
[05/28 17:06:28   1853s] --------------------------------------------------------------
[05/28 17:06:28   1853s] | Num insts resized                 |      18  |       0    |
[05/28 17:06:28   1853s] | Num insts undone                  |       0  |       0    |
[05/28 17:06:28   1853s] | Num insts Downsized               |       0  |       0    |
[05/28 17:06:28   1853s] | Num insts Samesized               |      18  |       0    |
[05/28 17:06:28   1853s] | Num insts Upsized                 |       0  |       0    |
[05/28 17:06:28   1853s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 17:06:28   1853s] --------------------------------------------------------------
[05/28 17:06:28   1853s] Bottom Preferred Layer:
[05/28 17:06:28   1853s]     None
[05/28 17:06:28   1853s] Via Pillar Rule:
[05/28 17:06:28   1853s]     None
[05/28 17:06:28   1853s] Finished writing unified metrics of routing constraints.
[05/28 17:06:28   1853s] 
[05/28 17:06:28   1853s] Number of insts committed for which the initial cell was dont use = 0
[05/28 17:06:28   1853s] 
[05/28 17:06:28   1853s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 17:06:28   1853s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[05/28 17:06:28   1853s] End: Core Power Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
[05/28 17:06:28   1853s] Deleting 0 temporary hard placement blockage(s).
[05/28 17:06:28   1853s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1443
[05/28 17:06:28   1853s] (I,S,L,T): view_slow_mission: 0.00511551, 0.00177568, 0.0581163, 0.0650075
[05/28 17:06:28   1853s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:06:28   1853s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.20
[05/28 17:06:28   1853s] *** PowerOpt #1 [finish] (optPower #2) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:30:54.3/0:34:39.3 (0.9), mem = 4199.9M
[05/28 17:06:28   1853s] 
[05/28 17:06:28   1853s] =============================================================================================
[05/28 17:06:28   1853s]  Step TAT Report : PowerOpt #1 / optPower #2                                    23.10-p003_1
[05/28 17:06:28   1853s] =============================================================================================
[05/28 17:06:28   1853s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:06:28   1853s] ---------------------------------------------------------------------------------------------
[05/28 17:06:28   1853s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:06:28   1853s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:06:28   1853s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 17:06:28   1853s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:06:28   1853s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:06:28   1853s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:06:28   1853s] [ OptimizationStep       ]      1   0:00:02.9  (  57.6 % )     0:00:03.4 /  0:00:03.4    1.0
[05/28 17:06:28   1853s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:06:28   1853s] [ OptGetWeight           ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:06:28   1853s] [ OptEval                ]     23   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:06:28   1853s] [ OptCommit              ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:06:28   1853s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 17:06:28   1853s] [ IncrDelayCalc          ]     24   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 17:06:28   1853s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:06:28   1853s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.4
[05/28 17:06:28   1853s] [ MISC                   ]          0:00:01.6  (  32.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 17:06:28   1853s] ---------------------------------------------------------------------------------------------
[05/28 17:06:28   1853s]  PowerOpt #1 TOTAL                  0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[05/28 17:06:28   1853s] ---------------------------------------------------------------------------------------------
[05/28 17:06:28   1853s] 
[05/28 17:06:28   1853s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4199.9M, EPOCH TIME: 1748466388.851509
[05/28 17:06:28   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1443).
[05/28 17:06:28   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:28   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:28   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:28   1853s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:4139.9M, EPOCH TIME: 1748466388.892485
[05/28 17:06:28   1853s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4139.9M, EPOCH TIME: 1748466388.894929
[05/28 17:06:28   1853s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4139.9M, EPOCH TIME: 1748466388.895078
[05/28 17:06:28   1853s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:4139.9M, EPOCH TIME: 1748466388.895455
[05/28 17:06:28   1853s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.006, MEM:4139.9M, EPOCH TIME: 1748466388.901453
[05/28 17:06:28   1853s] Cell TOP LLGs are deleted
[05/28 17:06:28   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:28   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:28   1853s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4139.9M, EPOCH TIME: 1748466388.910521
[05/28 17:06:28   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:28   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:28   1853s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4139.9M, EPOCH TIME: 1748466388.911274
[05/28 17:06:28   1853s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:28   1853s] Core basic site is GF22_DST
[05/28 17:06:29   1853s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:06:29   1853s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 17:06:29   1853s] Fast DP-INIT is on for default
[05/28 17:06:29   1853s] Atter site array init, number of instance map data is 0.
[05/28 17:06:29   1853s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.250, REAL:0.259, MEM:4139.9M, EPOCH TIME: 1748466389.170269
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:29   1853s] OPERPROF:       Starting CMU at level 4, MEM:4139.9M, EPOCH TIME: 1748466389.171596
[05/28 17:06:29   1853s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:4139.9M, EPOCH TIME: 1748466389.174637
[05/28 17:06:29   1853s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.260, REAL:0.265, MEM:4139.9M, EPOCH TIME: 1748466389.175178
[05/28 17:06:29   1853s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4139.9M, EPOCH TIME: 1748466389.175265
[05/28 17:06:29   1853s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4139.9M, EPOCH TIME: 1748466389.175670
[05/28 17:06:29   1853s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.270, REAL:0.281, MEM:4139.9M, EPOCH TIME: 1748466389.176136
[05/28 17:06:29   1853s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.270, REAL:0.281, MEM:4139.9M, EPOCH TIME: 1748466389.176199
[05/28 17:06:29   1853s] TDRefine: refinePlace mode is spiral
[05/28 17:06:29   1853s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.12
[05/28 17:06:29   1853s] OPERPROF: Starting Refine-Place at level 1, MEM:4139.9M, EPOCH TIME: 1748466389.176309
[05/28 17:06:29   1853s] *** Starting refinePlace (0:30:55 mem=4139.9M) ***
[05/28 17:06:29   1853s] Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.253e+02)
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:29   1853s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:4139.9M, EPOCH TIME: 1748466389.177371
[05/28 17:06:29   1853s] # Found 0 legal fixed insts to color.
[05/28 17:06:29   1853s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:4139.9M, EPOCH TIME: 1748466389.177524
[05/28 17:06:29   1853s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4139.9M, EPOCH TIME: 1748466389.177986
[05/28 17:06:29   1853s]   Signal wire search tree: 1098 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:06:29   1853s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4139.9M, EPOCH TIME: 1748466389.179106
[05/28 17:06:29   1853s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:06:29   1853s] Set min layer with default ( 2 )
[05/28 17:06:29   1853s] Set max layer with default ( 127 )
[05/28 17:06:29   1853s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:06:29   1853s] Min route layer (adjusted) = 2
[05/28 17:06:29   1853s] Max route layer (adjusted) = 11
[05/28 17:06:29   1853s] Set min layer with default ( 2 )
[05/28 17:06:29   1853s] Set max layer with default ( 127 )
[05/28 17:06:29   1853s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:06:29   1853s] Min route layer (adjusted) = 2
[05/28 17:06:29   1853s] Max route layer (adjusted) = 11
[05/28 17:06:29   1853s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4139.9M, EPOCH TIME: 1748466389.187780
[05/28 17:06:29   1853s] Starting refinePlace ...
[05/28 17:06:29   1853s] Set min layer with default ( 2 )
[05/28 17:06:29   1853s] Set max layer with default ( 127 )
[05/28 17:06:29   1853s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:06:29   1853s] Min route layer (adjusted) = 2
[05/28 17:06:29   1853s] Max route layer (adjusted) = 11
[05/28 17:06:29   1853s] One DDP V2 for no tweak run.
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s]   === Spiral for Logical II: (movable: 1124) ===
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s]   === Spiral for Physical II: (movable: 319) ===
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 17:06:29   1853s] 
[05/28 17:06:29   1853s]  Info: 0 filler has been deleted!
[05/28 17:06:29   1853s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 17:06:29   1853s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 17:06:29   1853s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 17:06:29   1853s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4123.9MB) @(0:30:55 - 0:30:55).
[05/28 17:06:29   1853s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:06:29   1853s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4123.9MB
[05/28 17:06:29   1853s] Statistics of distance of Instance movement in refine placement:
[05/28 17:06:29   1853s]   maximum (X+Y) =         0.00 um
[05/28 17:06:29   1853s]   mean    (X+Y) =         0.00 um
[05/28 17:06:29   1853s] Summary Report:
[05/28 17:06:29   1853s] Instances move: 0 (out of 1124 movable)
[05/28 17:06:29   1853s] Instances flipped: 0
[05/28 17:06:29   1853s] Mean displacement: 0.00 um
[05/28 17:06:29   1853s] Max displacement: 0.00 um 
[05/28 17:06:29   1853s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 17:06:29   1853s] Total instances moved : 0
[05/28 17:06:29   1853s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.220, REAL:0.197, MEM:4123.9M, EPOCH TIME: 1748466389.385079
[05/28 17:06:29   1853s] Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.253e+02)
[05/28 17:06:29   1853s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4123.9MB
[05/28 17:06:29   1853s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4123.9MB) @(0:30:55 - 0:30:55).
[05/28 17:06:29   1853s] *** Finished refinePlace (0:30:55 mem=4123.9M) ***
[05/28 17:06:29   1853s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.12
[05/28 17:06:29   1853s] OPERPROF: Finished Refine-Place at level 1, CPU:0.240, REAL:0.210, MEM:4123.9M, EPOCH TIME: 1748466389.386611
[05/28 17:06:29   1853s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4123.9M, EPOCH TIME: 1748466389.393470
[05/28 17:06:29   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1443).
[05/28 17:06:29   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:29   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:29   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:29   1853s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.024, MEM:4123.9M, EPOCH TIME: 1748466389.417528
[05/28 17:06:29   1853s] *** maximum move = 0.00 um ***
[05/28 17:06:29   1853s] *** Finished re-routing un-routed nets (4123.9M) ***
[05/28 17:06:29   1853s] OPERPROF: Starting DPlace-Init at level 1, MEM:4123.9M, EPOCH TIME: 1748466389.424706
[05/28 17:06:29   1853s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4123.9M, EPOCH TIME: 1748466389.424983
[05/28 17:06:29   1853s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:4123.9M, EPOCH TIME: 1748466389.428644
[05/28 17:06:29   1853s] Cell TOP LLGs are deleted
[05/28 17:06:29   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:29   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:29   1853s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4123.9M, EPOCH TIME: 1748466389.436204
[05/28 17:06:29   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:29   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:29   1853s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4123.9M, EPOCH TIME: 1748466389.436680
[05/28 17:06:29   1853s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:29   1853s] Core basic site is GF22_DST
[05/28 17:06:29   1854s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:06:29   1854s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 17:06:29   1854s] Fast DP-INIT is on for default
[05/28 17:06:29   1854s] Atter site array init, number of instance map data is 0.
[05/28 17:06:29   1854s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.240, REAL:0.245, MEM:4123.9M, EPOCH TIME: 1748466389.682114
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:29   1854s] OPERPROF:     Starting CMU at level 3, MEM:4123.9M, EPOCH TIME: 1748466389.683529
[05/28 17:06:29   1854s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:4123.9M, EPOCH TIME: 1748466389.686255
[05/28 17:06:29   1854s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.251, MEM:4123.9M, EPOCH TIME: 1748466389.686827
[05/28 17:06:29   1854s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4123.9M, EPOCH TIME: 1748466389.686915
[05/28 17:06:29   1854s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4123.9M, EPOCH TIME: 1748466389.687303
[05/28 17:06:29   1854s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.263, MEM:4123.9M, EPOCH TIME: 1748466389.687872
[05/28 17:06:29   1854s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=4123.9M) ***
[05/28 17:06:29   1854s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:06:29   1854s]   Timing Snapshot: (TGT)
[05/28 17:06:29   1854s]      Weighted WNS: 0.000
[05/28 17:06:29   1854s]       All  PG WNS: 0.000
[05/28 17:06:29   1854s]       High PG WNS: 0.000
[05/28 17:06:29   1854s]       All  PG TNS: 0.000
[05/28 17:06:29   1854s]       High PG TNS: 0.000
[05/28 17:06:29   1854s]       Low  PG TNS: 0.000
[05/28 17:06:29   1854s]    Category Slack: { [L, 49.185] [H, 49.710] }
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Checking setup slack degradation ...
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Recovery Manager:
[05/28 17:06:29   1854s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/28 17:06:29   1854s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[05/28 17:06:29   1854s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[05/28 17:06:29   1854s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Begin Power Analysis
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s]              0V	    gnd
[05/28 17:06:29   1854s]           0.72V	    vdd
[05/28 17:06:29   1854s] Begin Processing Timing Library for Power Calculation
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Begin Processing Power Net/Grid for Power Calculation
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Begin Processing Timing Window Data for Power Calculation
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Begin Processing User Attributes
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Begin Processing Signal Activity
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] Begin Power Computation
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s]       ----------------------------------------------------------
[05/28 17:06:29   1854s]       # of cell(s) missing both power/leakage table: 0
[05/28 17:06:29   1854s]       # of cell(s) missing power table: 0
[05/28 17:06:29   1854s]       # of cell(s) missing leakage table: 0
[05/28 17:06:29   1854s]       ----------------------------------------------------------
[05/28 17:06:29   1854s] 
[05/28 17:06:29   1854s] 
[05/28 17:06:30   1854s]       # of MSMV cell(s) missing power_level: 0
[05/28 17:06:30   1854s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)
[05/28 17:06:30   1854s] 
[05/28 17:06:30   1854s] Begin Processing User Attributes
[05/28 17:06:30   1854s] 
[05/28 17:06:30   1854s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)
[05/28 17:06:30   1854s] 
[05/28 17:06:30   1854s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)
[05/28 17:06:30   1854s] 
[05/28 17:06:30   1854s] *



[05/28 17:06:30   1854s] Total Power
[05/28 17:06:30   1854s] -----------------------------------------------------------------------------------------
[05/28 17:06:30   1854s] Total Internal Power:        0.00498929 	    7.6536%
[05/28 17:06:30   1854s] Total Switching Power:       0.00177568 	    2.7239%
[05/28 17:06:30   1854s] Total Leakage Power:         0.05842426 	   89.6226%
[05/28 17:06:30   1854s] Total Power:                 0.06518923
[05/28 17:06:30   1854s] -----------------------------------------------------------------------------------------
[05/28 17:06:30   1854s] Processing average sequential pin duty cycle 
[05/28 17:06:30   1854s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1443
[05/28 17:06:30   1854s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4139.9M, EPOCH TIME: 1748466390.352597
[05/28 17:06:30   1854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1854s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:4058.9M, EPOCH TIME: 1748466390.379817
[05/28 17:06:30   1854s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.185|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.185|0.000|
+----------+------+-----+

[05/28 17:06:30   1854s] End: Power Optimization (cpu=0:00:07, real=0:00:07, mem=4056.92M, totSessionCpu=0:30:56).
[05/28 17:06:30   1855s] Cell TOP LLGs are deleted
[05/28 17:06:30   1855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1855s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4056.9M, EPOCH TIME: 1748466390.498703
[05/28 17:06:30   1855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1855s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4056.9M, EPOCH TIME: 1748466390.499276
[05/28 17:06:30   1855s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:30   1855s] Core basic site is GF22_DST
[05/28 17:06:30   1855s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:06:30   1855s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:06:30   1855s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:06:30   1855s] SiteArray: use 995,328 bytes
[05/28 17:06:30   1855s] SiteArray: current memory after site array memory allocation 4056.9M
[05/28 17:06:30   1855s] SiteArray: FP blocked sites are writable
[05/28 17:06:30   1855s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4056.9M, EPOCH TIME: 1748466390.680681
[05/28 17:06:30   1855s] Process 585 wires and vias for routing blockage analysis
[05/28 17:06:30   1855s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4056.9M, EPOCH TIME: 1748466390.680885
[05/28 17:06:30   1855s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:06:30   1855s] Atter site array init, number of instance map data is 0.
[05/28 17:06:30   1855s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.250, MEM:4056.9M, EPOCH TIME: 1748466390.749589
[05/28 17:06:30   1855s] 
[05/28 17:06:30   1855s] 
[05/28 17:06:30   1855s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:30   1855s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.253, MEM:4056.9M, EPOCH TIME: 1748466390.751444
[05/28 17:06:30   1855s] Cell TOP LLGs are deleted
[05/28 17:06:30   1855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:30   1855s] 
------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.185  | 49.710  | 49.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------

[05/28 17:06:30   1855s] **optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 4172.4M, totSessionCpu=0:30:56 **
[05/28 17:06:30   1855s] clean pInstBBox. size 0
[05/28 17:06:30   1855s] #optDebug: fT-D <X 1 0 0 0>
[05/28 17:06:30   1855s] OPTC: user 20.0
[05/28 17:06:30   1855s] 
[05/28 17:06:30   1855s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:06:30   1855s] Deleting Lib Analyzer.
[05/28 17:06:30   1855s] 
[05/28 17:06:30   1855s] TimeStamp Deleting Cell Server End ...
[05/28 17:06:30   1855s] ** Finished Power Reclaim Optimization (cpu = 0:07:57) (real = 0:07:55) **
[05/28 17:06:30   1855s] clean pInstBBox. size 0
[05/28 17:06:31   1855s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:06:31   1855s] *** optPower #2 [finish] () : cpu/real = 0:07:56.7/0:07:55.8 (1.0), totSession cpu/real = 0:30:56.7/0:34:41.8 (0.9), mem = 4057.1M
[05/28 17:06:31   1855s] 
[05/28 17:06:31   1855s] =============================================================================================
[05/28 17:06:31   1855s]  Final TAT Report : optPower #2                                                 23.10-p003_1
[05/28 17:06:31   1855s] =============================================================================================
[05/28 17:06:31   1855s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:06:31   1855s] ---------------------------------------------------------------------------------------------
[05/28 17:06:31   1855s] [ PowerOpt               ]      1   0:00:05.1  (   1.1 % )     0:00:05.1 /  0:00:05.1    1.0
[05/28 17:06:31   1855s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:06:31   1855s] [ OptSummaryReport       ]      2   0:00:00.6  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:06:31   1855s] [ DrvReport              ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[05/28 17:06:31   1855s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 17:06:31   1855s] [ CellServerInit         ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:06:31   1855s] [ LibAnalyzerInit        ]      1   0:00:02.7  (   0.6 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 17:06:31   1855s] [ PowerInterfaceInit     ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:06:31   1855s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:06:31   1855s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:06:31   1855s] [ RefinePlace            ]      1   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:06:31   1855s] [ DetailPlaceInit        ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:06:31   1855s] [ UpdateTimingGraph      ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:06:31   1855s] [ FullDelayCalc          ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:06:31   1855s] [ TimingUpdate           ]     11   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    0.7
[05/28 17:06:31   1855s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 17:06:31   1855s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    1.0
[05/28 17:06:31   1855s] [ PowerReport            ]      2   0:00:01.3  (   0.3 % )     0:00:01.3 /  0:00:01.2    1.0
[05/28 17:06:31   1855s] [ PropagateActivity      ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:06:31   1855s] [ MISC                   ]          0:07:43.2  (  97.4 % )     0:07:43.2 /  0:07:44.2    1.0
[05/28 17:06:31   1855s] ---------------------------------------------------------------------------------------------
[05/28 17:06:31   1855s]  optPower #2 TOTAL                  0:07:55.8  ( 100.0 % )     0:07:55.8 /  0:07:56.7    1.0
[05/28 17:06:31   1855s] ---------------------------------------------------------------------------------------------
[05/28 17:06:31   1855s] 
[05/28 17:06:31   1855s] <CMD> saveDesign postCTSopt.inn
[05/28 17:06:31   1855s] #% Begin save design ... (date=05/28 17:06:31, mem=4078.6M)
[05/28 17:06:31   1855s] % Begin Save ccopt configuration ... (date=05/28 17:06:31, mem=4078.6M)
[05/28 17:06:31   1855s] % End Save ccopt configuration ... (date=05/28 17:06:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=4079.1M, current mem=4079.1M)
[05/28 17:06:31   1856s] % Begin Save netlist data ... (date=05/28 17:06:31, mem=4079.1M)
[05/28 17:06:31   1856s] Writing Binary DB to postCTSopt.inn.dat/TOP.v.bin in single-threaded mode...
[05/28 17:06:31   1856s] % End Save netlist data ... (date=05/28 17:06:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=4079.1M, current mem=4079.1M)
[05/28 17:06:31   1856s] Saving symbol-table file ...
[05/28 17:06:32   1856s] Saving congestion map file postCTSopt.inn.dat/TOP.route.congmap.gz ...
[05/28 17:06:32   1856s] % Begin Save AAE data ... (date=05/28 17:06:32, mem=4079.6M)
[05/28 17:06:32   1856s] Saving AAE Data ...
[05/28 17:06:32   1857s] % End Save AAE data ... (date=05/28 17:06:32, total cpu=0:00:01.8, real=0:00:00.0, peak res=4079.6M, current mem=4078.8M)
[05/28 17:06:33   1858s] Saving preference file postCTSopt.inn.dat/gui.pref.tcl ...
[05/28 17:06:33   1858s] Saving mode setting ...
[05/28 17:06:33   1858s] Saving global file ...
[05/28 17:06:34   1858s] % Begin Save floorplan data ... (date=05/28 17:06:33, mem=4080.2M)
[05/28 17:06:34   1858s] Saving floorplan file ...
[05/28 17:06:34   1858s] % End Save floorplan data ... (date=05/28 17:06:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=4080.2M, current mem=4080.2M)
[05/28 17:06:34   1858s] Saving PG file postCTSopt.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 17:06:34 2025)
[05/28 17:06:34   1858s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4035.6M) ***
[05/28 17:06:34   1858s] *info - save blackBox cells to lef file postCTSopt.inn.dat/TOP.bbox.lef
[05/28 17:06:34   1858s] Saving Drc markers ...
[05/28 17:06:34   1858s] ... No Drc file written since there is no markers found.
[05/28 17:06:34   1858s] % Begin Save placement data ... (date=05/28 17:06:34, mem=4080.2M)
[05/28 17:06:34   1858s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 17:06:34   1858s] Save Adaptive View Pruning View Names to Binary file
[05/28 17:06:34   1858s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4038.6M) ***
[05/28 17:06:34   1858s] % End Save placement data ... (date=05/28 17:06:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=4080.2M, current mem=4080.2M)
[05/28 17:06:34   1858s] % Begin Save routing data ... (date=05/28 17:06:34, mem=4080.2M)
[05/28 17:06:34   1858s] Saving route file ...
[05/28 17:06:35   1858s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4035.6M) ***
[05/28 17:06:35   1858s] % End Save routing data ... (date=05/28 17:06:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=4080.4M, current mem=4080.4M)
[05/28 17:06:35   1858s] Saving property file postCTSopt.inn.dat/TOP.prop
[05/28 17:06:35   1858s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4038.6M) ***
[05/28 17:06:35   1858s] #Saving pin access data to file postCTSopt.inn.dat/TOP.apa ...
[05/28 17:06:35   1859s] #
[05/28 17:06:35   1859s] Saving rc congestion map postCTSopt.inn.dat/TOP.congmap.gz ...
[05/28 17:06:35   1859s] Saving preRoute extracted patterns in file 'postCTSopt.inn.dat/TOP.techData.gz' ...
[05/28 17:06:36   1859s] Saving preRoute extraction data in directory 'postCTSopt.inn.dat/extraction/' ...
[05/28 17:06:36   1859s] eee: Checksum of RC Grid density data=132
[05/28 17:06:36   1859s] % Begin Save power constraints data ... (date=05/28 17:06:36, mem=4081.9M)
[05/28 17:06:36   1859s] % End Save power constraints data ... (date=05/28 17:06:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=4081.9M, current mem=4081.9M)
[05/28 17:06:37   1859s] Generated self-contained design postCTSopt.inn.dat
[05/28 17:06:37   1859s] #% End save design ... (date=05/28 17:06:37, total cpu=0:00:04.0, real=0:00:06.0, peak res=4082.8M, current mem=4082.8M)
[05/28 17:06:37   1859s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 17:06:37   1859s] 
[05/28 17:06:37   1859s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[05/28 17:06:37   1859s] <CMD> setNanoRouteMode -routeWithSiDriven true
[05/28 17:06:37   1859s] <CMD> setNanoRouteMode -drouteFixAntenna true
[05/28 17:06:37   1859s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[05/28 17:06:37   1859s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[05/28 17:06:37   1859s] <CMD> setNanoRouteMode -route_detail_end_iteration 30
[05/28 17:06:37   1859s] <CMD> routeDesign
[05/28 17:06:37   1859s] #% Begin routeDesign (date=05/28 17:06:37, mem=4082.8M)
[05/28 17:06:37   1859s] ### Time Record (routeDesign) is installed.
[05/28 17:06:37   1859s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4082.80 (MB), peak = 4176.08 (MB)
[05/28 17:06:37   1859s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/28 17:06:37   1859s] #**INFO: setDesignMode -flowEffort standard
[05/28 17:06:37   1859s] #**INFO: setDesignMode -powerEffort high
[05/28 17:06:37   1859s] **INFO: User settings:
[05/28 17:06:37   1859s] setNanoRouteMode -route_detail_end_iteration                30
[05/28 17:06:37   1859s] setNanoRouteMode -route_detail_fix_antenna                  true
[05/28 17:06:37   1859s] setNanoRouteMode -route_detail_use_multi_cut_via_effort     medium
[05/28 17:06:37   1859s] setNanoRouteMode -route_route_side                          front
[05/28 17:06:37   1859s] setNanoRouteMode -route_extract_third_party_compatible      false
[05/28 17:06:37   1859s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  6.1
[05/28 17:06:37   1859s] setNanoRouteMode -route_antenna_diode_insertion             false
[05/28 17:06:37   1859s] setNanoRouteMode -route_with_si_driven                      true
[05/28 17:06:37   1859s] setNanoRouteMode -route_with_timing_driven                  true
[05/28 17:06:37   1859s] setDesignMode -powerEffort                                  high
[05/28 17:06:37   1859s] setDesignMode -process                                      22
[05/28 17:06:37   1859s] setDesignMode -propagateActivity                            true
[05/28 17:06:37   1859s] setExtractRCMode -coupling_c_th                             3
[05/28 17:06:37   1859s] setExtractRCMode -engine                                    preRoute
[05/28 17:06:37   1859s] setExtractRCMode -relative_c_th                             0.03
[05/28 17:06:37   1859s] setExtractRCMode -total_c_th                                5
[05/28 17:06:37   1859s] setDelayCalMode -enable_high_fanout                         true
[05/28 17:06:37   1859s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[05/28 17:06:37   1859s] setDelayCalMode -engine                                     aae
[05/28 17:06:37   1859s] setDelayCalMode -ignoreNetLoad                              false
[05/28 17:06:37   1859s] setDelayCalMode -socv_accuracy_mode                         low
[05/28 17:06:37   1859s] setSIMode -separate_delta_delay_on_data                     true
[05/28 17:06:37   1859s] 
[05/28 17:06:37   1859s] #**INFO: multi-cut via swapping will be performed after routing.
[05/28 17:06:37   1859s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/28 17:06:37   1859s] OPERPROF: Starting checkPlace at level 1, MEM:4059.8M, EPOCH TIME: 1748466397.730515
[05/28 17:06:37   1859s] Processing tracks to init pin-track alignment.
[05/28 17:06:37   1859s] z: 1, totalTracks: 1
[05/28 17:06:37   1859s] z: 3, totalTracks: 1
[05/28 17:06:37   1859s] z: 5, totalTracks: 1
[05/28 17:06:37   1859s] z: 7, totalTracks: 1
[05/28 17:06:37   1859s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 17:06:37   1859s] #spOpts: rpCkHalo=4 
[05/28 17:06:37   1859s] Cell TOP LLGs are deleted
[05/28 17:06:37   1859s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:37   1859s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:37   1859s] # Building TOP llgBox search-tree.
[05/28 17:06:37   1859s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4059.8M, EPOCH TIME: 1748466397.746131
[05/28 17:06:37   1859s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:37   1859s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:37   1859s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4059.8M, EPOCH TIME: 1748466397.747008
[05/28 17:06:37   1859s] Max number of tech site patterns supported in site array is 256.
[05/28 17:06:37   1859s] Core basic site is GF22_DST
[05/28 17:06:37   1859s] Processing tracks to init pin-track alignment.
[05/28 17:06:37   1859s] z: 1, totalTracks: 1
[05/28 17:06:37   1859s] z: 3, totalTracks: 1
[05/28 17:06:37   1859s] z: 5, totalTracks: 1
[05/28 17:06:37   1859s] z: 7, totalTracks: 1
[05/28 17:06:37   1859s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 17:06:37   1859s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:06:37   1859s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:06:37   1859s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:06:37   1859s] SiteArray: use 995,328 bytes
[05/28 17:06:37   1860s] SiteArray: current memory after site array memory allocation 4059.8M
[05/28 17:06:37   1860s] SiteArray: FP blocked sites are writable
[05/28 17:06:37   1860s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:06:37   1860s] Atter site array init, number of instance map data is 0.
[05/28 17:06:37   1860s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.012, MEM:4059.8M, EPOCH TIME: 1748466397.759053
[05/28 17:06:37   1860s] 
[05/28 17:06:37   1860s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:06:37   1860s] 
[05/28 17:06:37   1860s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:06:37   1860s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.014, MEM:4059.8M, EPOCH TIME: 1748466397.760136
[05/28 17:06:37   1860s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4059.8M, EPOCH TIME: 1748466397.760285
[05/28 17:06:37   1860s]   Signal wire search tree: 1098 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:06:37   1860s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4059.8M, EPOCH TIME: 1748466397.761360
[05/28 17:06:37   1860s] Begin checking placement ... (start mem=4059.8M, init mem=4059.8M)
[05/28 17:06:37   1860s] Begin checking exclusive groups violation ...
[05/28 17:06:37   1860s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 17:06:37   1860s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 17:06:37   1860s] 
[05/28 17:06:37   1860s] Running CheckPlace using 1 thread in normal mode...
[05/28 17:06:37   1860s] 
[05/28 17:06:37   1860s] ...checkPlace normal is done!
[05/28 17:06:37   1860s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4059.8M, EPOCH TIME: 1748466397.773620
[05/28 17:06:37   1860s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:4059.8M, EPOCH TIME: 1748466397.775005
[05/28 17:06:37   1860s] *info: Placed = 1443          
[05/28 17:06:37   1860s] *info: Unplaced = 0           
[05/28 17:06:37   1860s] Placement Density:11.71%(1298/11082)
[05/28 17:06:37   1860s] Placement Density (including fixed std cells):11.71%(1298/11082)
[05/28 17:06:37   1860s] Cell TOP LLGs are deleted
[05/28 17:06:37   1860s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1443).
[05/28 17:06:37   1860s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:37   1860s] # Resetting pin-track-align track data.
[05/28 17:06:37   1860s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:37   1860s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:06:37   1860s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4059.8M)
[05/28 17:06:37   1860s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.050, MEM:4059.8M, EPOCH TIME: 1748466397.780044
[05/28 17:06:37   1860s] 
[05/28 17:06:37   1860s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/28 17:06:37   1860s] *** Changed status on (1) nets in Clock.
[05/28 17:06:37   1860s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4059.8M) ***
[05/28 17:06:37   1860s] #Start route 1 clock and analog nets...
[05/28 17:06:37   1860s] % Begin globalDetailRoute (date=05/28 17:06:37, mem=4083.0M)
[05/28 17:06:37   1860s] 
[05/28 17:06:37   1860s] globalDetailRoute
[05/28 17:06:37   1860s] 
[05/28 17:06:37   1860s] #Start globalDetailRoute on Wed May 28 17:06:37 2025
[05/28 17:06:37   1860s] #
[05/28 17:06:37   1860s] ### Time Record (globalDetailRoute) is installed.
[05/28 17:06:37   1860s] ### Time Record (Pre Callback) is installed.
[05/28 17:06:37   1860s] ### Time Record (Pre Callback) is uninstalled.
[05/28 17:06:37   1860s] ### Time Record (DB Import) is installed.
[05/28 17:06:37   1860s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:06:37   1860s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:06:37   1860s] Grid density data update skipped
[05/28 17:06:37   1860s] eee: pegSigSF=1.070000
[05/28 17:06:37   1860s] Initializing multi-corner resistance tables ...
[05/28 17:06:37   1860s] eee: Grid unit RC data computation started
[05/28 17:06:37   1860s] eee: Grid unit RC data computation completed
[05/28 17:06:37   1860s] eee: l=1 avDens=0.003233 usedTrk=66.373148 availTrk=20529.310345 sigTrk=66.373148
[05/28 17:06:37   1860s] eee: l=2 avDens=0.040282 usedTrk=282.782407 availTrk=7020.000000 sigTrk=282.782407
[05/28 17:06:37   1860s] eee: l=3 avDens=0.115922 usedTrk=431.230001 availTrk=3720.000000 sigTrk=431.230001
[05/28 17:06:37   1860s] eee: l=4 avDens=0.071445 usedTrk=265.775741 availTrk=3720.000000 sigTrk=265.775741
[05/28 17:06:37   1860s] eee: l=5 avDens=0.048650 usedTrk=145.949630 availTrk=3000.000000 sigTrk=145.949630
[05/28 17:06:37   1860s] eee: l=6 avDens=0.001181 usedTrk=0.283333 availTrk=240.000000 sigTrk=0.283333
[05/28 17:06:37   1860s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:06:37   1860s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:06:37   1860s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:06:37   1860s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:06:37   1860s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:06:37   1860s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:06:37   1860s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 17:06:37   1860s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.210889 uaWl=0.000000 uaWlH=0.383600 aWlH=0.000000 lMod=0 pMax=0.856700 pMod=81 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 17:06:37   1860s] eee: NetCapCache creation started. (Current Mem: 4075.785M) 
[05/28 17:06:37   1860s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4075.785M) 
[05/28 17:06:37   1860s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 17:06:37   1860s] eee: Metal Layers Info:
[05/28 17:06:37   1860s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:06:37   1860s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 17:06:37   1860s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:06:37   1860s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 17:06:37   1860s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 17:06:37   1860s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:06:37   1860s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 17:06:37   1860s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:06:37   1860s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:06:37   1860s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:06:37   1860s] ### Net info: total nets: 1147
[05/28 17:06:37   1860s] ### Net info: dirty nets: 32
[05/28 17:06:37   1860s] ### Net info: marked as disconnected nets: 0
[05/28 17:06:37   1860s] ### Net info: fully routed nets: 1
[05/28 17:06:37   1860s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:06:37   1860s] ### Net info: unrouted nets: 1144
[05/28 17:06:37   1860s] ### Net info: re-extraction nets: 0
[05/28 17:06:37   1860s] ### Net info: ignored nets: 0
[05/28 17:06:37   1860s] ### Net info: skip routing nets: 1146
[05/28 17:06:37   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] ### import design signature (13): route=654875612 fixed_route=741117533 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2028006217 dirty_area=0 del_dirty_area=0 cell=1617475971 placement=1587953014 pin_access=1866611543 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/28 17:06:38   1860s] ### Time Record (DB Import) is uninstalled.
[05/28 17:06:38   1860s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 17:06:38   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] #Skip comparing routing design signature in db-snapshot flow
[05/28 17:06:38   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] ### Time Record (Data Preparation) is installed.
[05/28 17:06:38   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:06:38   1860s] ### Time Record (Global Routing) is installed.
[05/28 17:06:38   1860s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:06:38   1860s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:06:38   1860s] #Total number of nets with skipped attribute = 1144 (skipped).
[05/28 17:06:38   1860s] #Total number of routable nets = 1.
[05/28 17:06:38   1860s] #Total number of nets in the design = 1147.
[05/28 17:06:38   1860s] #1 routable net do not has any wires.
[05/28 17:06:38   1860s] #1144 skipped nets have only detail routed wires.
[05/28 17:06:38   1860s] #1 net will be global routed.
[05/28 17:06:38   1860s] ### Time Record (Data Preparation) is installed.
[05/28 17:06:38   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] #Start routing data preparation on Wed May 28 17:06:38 2025
[05/28 17:06:38   1860s] #
[05/28 17:06:38   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:06:38   1860s] ### Time Record (Cell Pin Access) is installed.
[05/28 17:06:38   1860s] #Rebuild pin access data for design.
[05/28 17:06:38   1860s] #Initial pin access analysis.
[05/28 17:07:02   1884s] #Detail pin access analysis.
[05/28 17:07:34   1917s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 17:07:34   1917s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:07:34   1917s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:07:34   1917s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:34   1917s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:34   1917s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:34   1917s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:34   1917s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:34   1917s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:07:34   1917s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:07:34   1917s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:07:34   1917s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:07:34   1917s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:07:34   1917s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:07:34   1917s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:07:34   1917s] #pin_access_rlayer=3(C1)
[05/28 17:07:34   1917s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:07:34   1917s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:07:34   1917s] #enable_dpt_layer_shield=F
[05/28 17:07:34   1917s] #has_line_end_grid=F
[05/28 17:07:34   1917s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4089.59 (MB), peak = 4176.08 (MB)
[05/28 17:07:34   1917s] #Regenerating Ggrids automatically.
[05/28 17:07:34   1917s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:07:34   1917s] #Using automatically generated G-grids.
[05/28 17:07:36   1918s] #Done routing data preparation.
[05/28 17:07:36   1918s] #cpu time = 00:00:58, elapsed time = 00:00:58, memory = 4094.17 (MB), peak = 4176.08 (MB)
[05/28 17:07:36   1918s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1918s] #Start instance access analysis using 1 thread...
[05/28 17:07:36   1918s] #Set layer M1 to be advanced pin access layer.
[05/28 17:07:36   1918s] ### Time Record (Instance Pin Access) is installed.
[05/28 17:07:36   1918s] #624 out of 1444(43.21%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 17:07:36   1918s] #42 instance pins are hard to access
[05/28 17:07:36   1918s] #Instance access analysis statistics:
[05/28 17:07:36   1918s] #Cpu time = 00:00:00
[05/28 17:07:36   1918s] #Elapsed time = 00:00:00
[05/28 17:07:36   1918s] #Increased memory = 0.04 (MB)
[05/28 17:07:36   1918s] #Total memory = 4094.21 (MB)
[05/28 17:07:36   1918s] #Peak memory = 4298.16 (MB)
[05/28 17:07:36   1918s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 17:07:36   1918s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Finished routing data preparation on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Cpu time = 00:00:59
[05/28 17:07:36   1918s] #Elapsed time = 00:00:58
[05/28 17:07:36   1918s] #Increased memory = 9.69 (MB)
[05/28 17:07:36   1918s] #Total memory = 4094.25 (MB)
[05/28 17:07:36   1918s] #Peak memory = 4298.16 (MB)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:36   1918s] ### Time Record (Global Routing) is installed.
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Start global routing on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Start global routing initialization on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Number of eco nets is 1
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Start global routing data preparation on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 17:07:36 2025 with memory = 4094.30 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] #Start routing resource analysis on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### init_is_bin_blocked starts on Wed May 28 17:07:36 2025 with memory = 4094.32 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 17:07:36 2025 with memory = 4095.60 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### adjust_flow_cap starts on Wed May 28 17:07:36 2025 with memory = 4095.67 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:07:36 2025 with memory = 4095.68 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### set_via_blocked starts on Wed May 28 17:07:36 2025 with memory = 4095.68 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### copy_flow starts on Wed May 28 17:07:36 2025 with memory = 4095.68 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] #Routing resource analysis is done on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### report_flow_cap starts on Wed May 28 17:07:36 2025 with memory = 4095.68 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #  Resource Analysis:
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 17:07:36   1918s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 17:07:36   1918s] #  --------------------------------------------------------------
[05/28 17:07:36   1918s] #  M1             V          31         951        7056    96.43%
[05/28 17:07:36   1918s] #  M2             H        1173         236        7056     7.19%
[05/28 17:07:36   1918s] #  C1             V        1218          47        7056     1.35%
[05/28 17:07:36   1918s] #  C2             H        1252           0        7056     0.00%
[05/28 17:07:36   1918s] #  C3             V        1265           0        7056     0.00%
[05/28 17:07:36   1918s] #  C4             H        1252           0        7056     0.00%
[05/28 17:07:36   1918s] #  C5             V        1265           0        7056     0.00%
[05/28 17:07:36   1918s] #  JA             H         124           0        7056     1.19%
[05/28 17:07:36   1918s] #  QA             V          47           0        7056    44.05%
[05/28 17:07:36   1918s] #  QB             H          47           0        7056    44.05%
[05/28 17:07:36   1918s] #  LB             V          31           0        7056    63.10%
[05/28 17:07:36   1918s] #  --------------------------------------------------------------
[05/28 17:07:36   1918s] #  Total                   7706      10.65%       77616    23.39%
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### analyze_m2_tracks starts on Wed May 28 17:07:36 2025 with memory = 4095.69 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### report_initial_resource starts on Wed May 28 17:07:36 2025 with memory = 4095.69 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### mark_pg_pins_accessibility starts on Wed May 28 17:07:36 2025 with memory = 4095.70 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### set_net_region starts on Wed May 28 17:07:36 2025 with memory = 4095.70 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Global routing data preparation is done on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4095.71 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### prepare_level starts on Wed May 28 17:07:36 2025 with memory = 4095.71 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init level 1 starts on Wed May 28 17:07:36 2025 with memory = 4095.72 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### Level 1 hgrid = 84 X 84
[05/28 17:07:36   1918s] ### init level 2 starts on Wed May 28 17:07:36 2025 with memory = 4095.77 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### Level 2 hgrid = 21 X 21  (large_net only)
[05/28 17:07:36   1918s] ### prepare_level_flow starts on Wed May 28 17:07:36 2025 with memory = 4096.16 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge starts on Wed May 28 17:07:36 2025 with memory = 4096.16 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### init_flow_edge starts on Wed May 28 17:07:36 2025 with memory = 4096.18 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Global routing initialization is done on Wed May 28 17:07:36 2025
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4096.19 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### routing large nets 
[05/28 17:07:36   1918s] #start global routing iteration 1...
[05/28 17:07:36   1918s] ### init_flow_edge starts on Wed May 28 17:07:36 2025 with memory = 4096.21 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### routing at level 2 (topmost level) iter 0
[05/28 17:07:36   1918s] ### Uniform Hboxes (5x5)
[05/28 17:07:36   1918s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 17:07:36   1918s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.37 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #start global routing iteration 2...
[05/28 17:07:36   1918s] ### init_flow_edge starts on Wed May 28 17:07:36 2025 with memory = 4103.39 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### cal_flow starts on Wed May 28 17:07:36 2025 with memory = 4103.00 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### routing at level 1 (topmost level) iter 0
[05/28 17:07:36   1918s] ### measure_qor starts on Wed May 28 17:07:36 2025 with memory = 4103.01 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### measure_congestion starts on Wed May 28 17:07:36 2025 with memory = 4103.02 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.02 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #start global routing iteration 3...
[05/28 17:07:36   1918s] ### routing at level 1 (topmost level) iter 1
[05/28 17:07:36   1918s] ### measure_qor starts on Wed May 28 17:07:36 2025 with memory = 4103.02 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### measure_congestion starts on Wed May 28 17:07:36 2025 with memory = 4103.02 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.02 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### route_end starts on Wed May 28 17:07:36 2025 with memory = 4103.03 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:07:36   1918s] #Total number of nets with skipped attribute = 1144 (skipped).
[05/28 17:07:36   1918s] #Total number of routable nets = 1.
[05/28 17:07:36   1918s] #Total number of nets in the design = 1147.
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #1 routable net has routed wires.
[05/28 17:07:36   1918s] #1144 skipped nets have only detail routed wires.
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Routed net constraints summary:
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #        Rules   Unconstrained  
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #      Default               1  
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #        Total               1  
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #Routing constraints summary of the whole design:
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #        Rules   Unconstrained  
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #      Default            1145  
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #        Total            1145  
[05/28 17:07:36   1918s] #-----------------------------
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:07:36 2025 with memory = 4103.05 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### cal_base_flow starts on Wed May 28 17:07:36 2025 with memory = 4103.05 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge starts on Wed May 28 17:07:36 2025 with memory = 4103.05 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### cal_flow starts on Wed May 28 17:07:36 2025 with memory = 4103.05 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### report_overcon starts on Wed May 28 17:07:36 2025 with memory = 4103.05 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #                 OverCon          
[05/28 17:07:36   1918s] #                  #Gcell    %Gcell
[05/28 17:07:36   1918s] #     Layer           (1)   OverCon  Flow/Cap
[05/28 17:07:36   1918s] #  ----------------------------------------------
[05/28 17:07:36   1918s] #  M1            0(0.00%)   (0.00%)     0.53  
[05/28 17:07:36   1918s] #  M2            0(0.00%)   (0.00%)     0.14  
[05/28 17:07:36   1918s] #  C1            0(0.00%)   (0.00%)     0.03  
[05/28 17:07:36   1918s] #  C2            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  C3            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/28 17:07:36   1918s] #  ----------------------------------------------
[05/28 17:07:36   1918s] #     Total      0(0.00%)   (0.00%)
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/28 17:07:36   1918s] #  Overflow after GR: 0.00% H + 0.00% V
[05/28 17:07:36   1918s] #
[05/28 17:07:36   1918s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### cal_base_flow starts on Wed May 28 17:07:36 2025 with memory = 4103.06 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge starts on Wed May 28 17:07:36 2025 with memory = 4103.06 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### cal_flow starts on Wed May 28 17:07:36 2025 with memory = 4103.06 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### generate_cong_map_content starts on Wed May 28 17:07:36 2025 with memory = 4103.06 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1918s] ### update starts on Wed May 28 17:07:36 2025 with memory = 4103.06 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1918s] #Complete Global Routing.
[05/28 17:07:36   1919s] #Total wire length = 400 um.
[05/28 17:07:36   1919s] #Total half perimeter of net bounding box = 75 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER M2 = 98 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C1 = 227 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C2 = 76 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C3 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:36   1919s] #Total number of vias = 268
[05/28 17:07:36   1919s] #Up-Via Summary (total 268):
[05/28 17:07:36   1919s] #           
[05/28 17:07:36   1919s] #-----------------------
[05/28 17:07:36   1919s] # M2                195
[05/28 17:07:36   1919s] # C1                 73
[05/28 17:07:36   1919s] #-----------------------
[05/28 17:07:36   1919s] #                   268 
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] ### update cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1919s] ### report_overcon starts on Wed May 28 17:07:36 2025 with memory = 4103.07 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1919s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1919s] ### report_overcon starts on Wed May 28 17:07:36 2025 with memory = 4103.07 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] #Max overcon = 0 track.
[05/28 17:07:36   1919s] #Total overcon = 0.00%.
[05/28 17:07:36   1919s] #Worst layer Gcell overcon rate = 0.00%.
[05/28 17:07:36   1919s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1919s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1919s] ### global_route design signature (16): route=1467426016 net_attr=596691810
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] #Global routing statistics:
[05/28 17:07:36   1919s] #Cpu time = 00:00:00
[05/28 17:07:36   1919s] #Elapsed time = 00:00:00
[05/28 17:07:36   1919s] #Increased memory = 8.82 (MB)
[05/28 17:07:36   1919s] #Total memory = 4103.07 (MB)
[05/28 17:07:36   1919s] #Peak memory = 4298.16 (MB)
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] #Finished global routing on Wed May 28 17:07:36 2025
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:07:36   1919s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:36   1919s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:36   1919s] ### track-assign external-init starts on Wed May 28 17:07:36 2025 with memory = 4101.82 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1919s] ### Time Record (Track Assignment) is installed.
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:36   1919s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:07:36   1919s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1919s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4101.82 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1919s] ### track-assign engine-init starts on Wed May 28 17:07:36 2025 with memory = 4101.83 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1919s] ### Time Record (Track Assignment) is installed.
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1919s] ### track-assign core-engine starts on Wed May 28 17:07:36 2025 with memory = 4101.89 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1919s] #Start Track Assignment.
[05/28 17:07:36   1919s] #Done with 0 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
[05/28 17:07:36   1919s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/28 17:07:36   1919s] #Complete Track Assignment.
[05/28 17:07:36   1919s] #Total wire length = 400 um.
[05/28 17:07:36   1919s] #Total half perimeter of net bounding box = 75 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER M2 = 98 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C1 = 227 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C2 = 76 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C3 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:36   1919s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:36   1919s] #Total number of vias = 268
[05/28 17:07:36   1919s] #Up-Via Summary (total 268):
[05/28 17:07:36   1919s] #           
[05/28 17:07:36   1919s] #-----------------------
[05/28 17:07:36   1919s] # M2                195
[05/28 17:07:36   1919s] # C1                 73
[05/28 17:07:36   1919s] #-----------------------
[05/28 17:07:36   1919s] #                   268 
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] ### track_assign design signature (19): route=150038706
[05/28 17:07:36   1919s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:36   1919s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:07:36   1919s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4102.02 (MB), peak = 4298.16 (MB)
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 17:07:36   1919s] #Cpu time = 00:00:59
[05/28 17:07:36   1919s] #Elapsed time = 00:00:59
[05/28 17:07:36   1919s] #Increased memory = 17.52 (MB)
[05/28 17:07:36   1919s] #Total memory = 4102.02 (MB)
[05/28 17:07:36   1919s] #Peak memory = 4298.16 (MB)
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] ### Time Record (Detail Routing) is installed.
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:36   1919s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:36   1919s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:36   1919s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:07:36   1919s] #
[05/28 17:07:36   1919s] #Start Detail Routing..
[05/28 17:07:36   1919s] #start initial detail routing ...
[05/28 17:07:36   1919s] ### Design has 1 dirty net, 649 dirty-areas)
[05/28 17:07:37   1920s] # ECO: 9.69% of the total area was rechecked for DRC, and 1.53% required routing.
[05/28 17:07:37   1920s] #   number of violations = 3
[05/28 17:07:37   1920s] #
[05/28 17:07:37   1920s] #  By Layer and Type:
[05/28 17:07:37   1920s] #
[05/28 17:07:37   1920s] #---------+-------+-------+
[05/28 17:07:37   1920s] #  -      | EOLCol| Totals|
[05/28 17:07:37   1920s] #---------+-------+-------+
[05/28 17:07:37   1920s] #  M1     |      0|      0|
[05/28 17:07:37   1920s] #  M2     |      3|      3|
[05/28 17:07:37   1920s] #  Totals |      3|      3|
[05/28 17:07:37   1920s] #---------+-------+-------+
[05/28 17:07:37   1920s] #
[05/28 17:07:37   1920s] #641 out of 1443 instances (44.4%) need to be verified(marked ipoed), dirty area = 1.8%.
[05/28 17:07:38   1920s] ### Gcell dirty-map stats: routing = 1.88%, drc-check-only = 10.20%, dirty-area = 8.62%
[05/28 17:07:38   1920s] #   number of violations = 3
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #  By Layer and Type:
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #---------+-------+-------+
[05/28 17:07:38   1920s] #  -      | EOLCol| Totals|
[05/28 17:07:38   1920s] #---------+-------+-------+
[05/28 17:07:38   1920s] #  M1     |      0|      0|
[05/28 17:07:38   1920s] #  M2     |      3|      3|
[05/28 17:07:38   1920s] #  Totals |      3|      3|
[05/28 17:07:38   1920s] #---------+-------+-------+
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4106.01 (MB), peak = 4298.16 (MB)
[05/28 17:07:38   1920s] #start 1st optimization iteration ...
[05/28 17:07:38   1920s] ### Gcell dirty-map stats: routing = 2.88%, drc-check-only = 9.21%, dirty-area = 8.62%
[05/28 17:07:38   1920s] #   number of violations = 0
[05/28 17:07:38   1920s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4105.79 (MB), peak = 4298.16 (MB)
[05/28 17:07:38   1920s] #Complete Detail Routing.
[05/28 17:07:38   1920s] #Total wire length = 401 um.
[05/28 17:07:38   1920s] #Total half perimeter of net bounding box = 75 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER M2 = 96 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C1 = 226 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C2 = 80 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C3 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:38   1920s] #Total number of vias = 277
[05/28 17:07:38   1920s] #Total number of multi-cut vias = 4 (  1.4%)
[05/28 17:07:38   1920s] #Total number of single cut vias = 273 ( 98.6%)
[05/28 17:07:38   1920s] #Up-Via Summary (total 277):
[05/28 17:07:38   1920s] #                   single-cut          multi-cut      Total
[05/28 17:07:38   1920s] #-----------------------------------------------------------
[05/28 17:07:38   1920s] # M2               194 ( 99.0%)         2 (  1.0%)        196
[05/28 17:07:38   1920s] # C1                79 ( 97.5%)         2 (  2.5%)         81
[05/28 17:07:38   1920s] #-----------------------------------------------------------
[05/28 17:07:38   1920s] #                  273 ( 98.6%)         4 (  1.4%)        277 
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #Total number of DRC violations = 0
[05/28 17:07:38   1920s] ### Time Record (Detail Routing) is uninstalled.
[05/28 17:07:38   1920s] #Cpu time = 00:00:02
[05/28 17:07:38   1920s] #Elapsed time = 00:00:02
[05/28 17:07:38   1920s] #Increased memory = 3.77 (MB)
[05/28 17:07:38   1920s] #Total memory = 4105.79 (MB)
[05/28 17:07:38   1920s] #Peak memory = 4298.16 (MB)
[05/28 17:07:38   1920s] ### Time Record (Antenna Fixing) is installed.
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #start routing for process antenna violation fix ...
[05/28 17:07:38   1920s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:38   1920s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:38   1920s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:38   1920s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:38   1920s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:07:38   1920s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 17:07:38   1920s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:07:38   1920s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4105.83 (MB), peak = 4298.16 (MB)
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #Total wire length = 401 um.
[05/28 17:07:38   1920s] #Total half perimeter of net bounding box = 75 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER M2 = 96 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C1 = 226 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C2 = 80 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C3 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:38   1920s] #Total number of vias = 277
[05/28 17:07:38   1920s] #Total number of multi-cut vias = 4 (  1.4%)
[05/28 17:07:38   1920s] #Total number of single cut vias = 273 ( 98.6%)
[05/28 17:07:38   1920s] #Up-Via Summary (total 277):
[05/28 17:07:38   1920s] #                   single-cut          multi-cut      Total
[05/28 17:07:38   1920s] #-----------------------------------------------------------
[05/28 17:07:38   1920s] # M2               194 ( 99.0%)         2 (  1.0%)        196
[05/28 17:07:38   1920s] # C1                79 ( 97.5%)         2 (  2.5%)         81
[05/28 17:07:38   1920s] #-----------------------------------------------------------
[05/28 17:07:38   1920s] #                  273 ( 98.6%)         4 (  1.4%)        277 
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #Total number of DRC violations = 0
[05/28 17:07:38   1920s] #Total number of process antenna violations = 0
[05/28 17:07:38   1920s] #Total number of net violated process antenna rule = 0
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #Total wire length = 401 um.
[05/28 17:07:38   1920s] #Total half perimeter of net bounding box = 75 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER M2 = 96 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C1 = 226 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C2 = 80 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C3 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:38   1920s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:38   1920s] #Total number of vias = 277
[05/28 17:07:38   1920s] #Total number of multi-cut vias = 4 (  1.4%)
[05/28 17:07:38   1920s] #Total number of single cut vias = 273 ( 98.6%)
[05/28 17:07:38   1920s] #Up-Via Summary (total 277):
[05/28 17:07:38   1920s] #                   single-cut          multi-cut      Total
[05/28 17:07:38   1920s] #-----------------------------------------------------------
[05/28 17:07:38   1920s] # M2               194 ( 99.0%)         2 (  1.0%)        196
[05/28 17:07:38   1920s] # C1                79 ( 97.5%)         2 (  2.5%)         81
[05/28 17:07:38   1920s] #-----------------------------------------------------------
[05/28 17:07:38   1920s] #                  273 ( 98.6%)         4 (  1.4%)        277 
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #Total number of DRC violations = 0
[05/28 17:07:38   1920s] #Total number of process antenna violations = 0
[05/28 17:07:38   1920s] #Total number of net violated process antenna rule = 0
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] ### Gcell dirty-map stats: routing = 2.88%, drc-check-only = 9.21%, dirty-area = 8.62%
[05/28 17:07:38   1920s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 17:07:38   1920s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:38   1920s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:38   1920s] ### Time Record (Post Route Via Swapping) is installed.
[05/28 17:07:38   1920s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:07:38   1920s] #
[05/28 17:07:38   1920s] #Start Post Route via swapping..
[05/28 17:07:38   1920s] #2.88% of area are rerouted by ECO routing.
[05/28 17:07:38   1921s] #   number of violations = 0
[05/28 17:07:38   1921s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4110.47 (MB), peak = 4298.16 (MB)
[05/28 17:07:38   1921s] #CELL_VIEW TOP,init has no DRC violation.
[05/28 17:07:38   1921s] #Total number of DRC violations = 0
[05/28 17:07:38   1921s] #Total number of process antenna violations = 0
[05/28 17:07:38   1921s] #Total number of net violated process antenna rule = 0
[05/28 17:07:38   1921s] #Post Route via swapping is done.
[05/28 17:07:38   1921s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/28 17:07:38   1921s] #Total wire length = 401 um.
[05/28 17:07:38   1921s] #Total half perimeter of net bounding box = 75 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER M2 = 96 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER C1 = 226 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER C2 = 80 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER C3 = 0 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:38   1921s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:38   1921s] #Total number of vias = 277
[05/28 17:07:38   1921s] #Total number of multi-cut vias = 147 ( 53.1%)
[05/28 17:07:38   1921s] #Total number of single cut vias = 130 ( 46.9%)
[05/28 17:07:38   1921s] #Up-Via Summary (total 277):
[05/28 17:07:38   1921s] #                   single-cut          multi-cut      Total
[05/28 17:07:38   1921s] #-----------------------------------------------------------
[05/28 17:07:38   1921s] # M2                90 ( 45.9%)       106 ( 54.1%)        196
[05/28 17:07:38   1921s] # C1                40 ( 49.4%)        41 ( 50.6%)         81
[05/28 17:07:38   1921s] #-----------------------------------------------------------
[05/28 17:07:38   1921s] #                  130 ( 46.9%)       147 ( 53.1%)        277 
[05/28 17:07:38   1921s] #
[05/28 17:07:38   1921s] #detailRoute Statistics:
[05/28 17:07:38   1921s] #Cpu time = 00:00:02
[05/28 17:07:38   1921s] #Elapsed time = 00:00:02
[05/28 17:07:38   1921s] #Increased memory = 0.91 (MB)
[05/28 17:07:38   1921s] #Total memory = 4102.93 (MB)
[05/28 17:07:38   1921s] #Peak memory = 4298.16 (MB)
[05/28 17:07:38   1921s] ### global_detail_route design signature (36): route=1388406206 flt_obj=0 vio=1905142130 shield_wire=1
[05/28 17:07:38   1921s] ### Time Record (DB Export) is installed.
[05/28 17:07:38   1921s] ### export design design signature (37): route=1388406206 fixed_route=741117533 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=174576366 dirty_area=0 del_dirty_area=0 cell=1617475971 placement=1587788918 pin_access=2145396590 inst_pattern=1072887693 inst_orient=2032881701 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/28 17:07:38   1921s] ### Time Record (DB Export) is uninstalled.
[05/28 17:07:38   1921s] ### Time Record (Post Callback) is installed.
[05/28 17:07:39   1921s] ### Time Record (Post Callback) is uninstalled.
[05/28 17:07:39   1921s] #
[05/28 17:07:39   1921s] #globalDetailRoute statistics:
[05/28 17:07:39   1921s] #Cpu time = 00:01:01
[05/28 17:07:39   1921s] #Elapsed time = 00:01:01
[05/28 17:07:39   1921s] #Increased memory = -30.21 (MB)
[05/28 17:07:39   1921s] #Total memory = 4052.80 (MB)
[05/28 17:07:39   1921s] #Peak memory = 4298.16 (MB)
[05/28 17:07:39   1921s] #Number of warnings = 45
[05/28 17:07:39   1921s] #Total number of warnings = 122
[05/28 17:07:39   1921s] #Number of fails = 0
[05/28 17:07:39   1921s] #Total number of fails = 0
[05/28 17:07:39   1921s] #Complete globalDetailRoute on Wed May 28 17:07:39 2025
[05/28 17:07:39   1921s] #
[05/28 17:07:39   1921s] ### import design signature (38): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2145396590 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:07:39   1921s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 17:07:39   1921s] % End globalDetailRoute (date=05/28 17:07:39, total cpu=0:01:02, real=0:01:02, peak res=4298.2M, current mem=4052.0M)
[05/28 17:07:39   1921s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/28 17:07:39   1921s] % Begin globalDetailRoute (date=05/28 17:07:39, mem=4052.1M)
[05/28 17:07:39   1921s] 
[05/28 17:07:39   1921s] globalDetailRoute
[05/28 17:07:39   1921s] 
[05/28 17:07:39   1921s] #Start globalDetailRoute on Wed May 28 17:07:39 2025
[05/28 17:07:39   1921s] #
[05/28 17:07:39   1921s] ### Time Record (globalDetailRoute) is installed.
[05/28 17:07:39   1921s] ### Time Record (Pre Callback) is installed.
[05/28 17:07:39   1921s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[05/28 17:07:39   1921s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 17:07:39   1921s] ### Time Record (Pre Callback) is uninstalled.
[05/28 17:07:39   1921s] ### Time Record (DB Import) is installed.
[05/28 17:07:39   1921s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:07:39   1921s] #Generating timing data, please wait...
[05/28 17:07:39   1921s] #1145 total nets, 1 already routed, 1 will ignore in trialRoute
[05/28 17:07:39   1921s] ### run_trial_route starts on Wed May 28 17:07:39 2025 with memory = 4052.60 (MB), peak = 4298.16 (MB)
[05/28 17:07:39   1921s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/28 17:07:39   1921s] ### dump_timing_file starts on Wed May 28 17:07:39 2025 with memory = 4054.09 (MB), peak = 4298.16 (MB)
[05/28 17:07:39   1922s] ### extractRC starts on Wed May 28 17:07:39 2025 with memory = 4027.73 (MB), peak = 4298.16 (MB)
[05/28 17:07:39   1922s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:07:39   1922s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:39   1922s] ### List of enabled active setup view(s) before pruning:
[05/28 17:07:39   1922s] ###     view_slow_mission (ID=0)
[05/28 17:07:39   1922s] ### Total 1 view(s).
[05/28 17:07:39   1922s] ### Only one setup view is available. No pruning.
[05/28 17:07:39   1922s] ### 0 out of 1 active view(s) are pruned
[05/28 17:07:39   1922s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4024.58 (MB), peak = 4298.16 (MB)
[05/28 17:07:39   1922s] ### generate_preroute_timing_data starts on Wed May 28 17:07:39 2025 with memory = 4024.58 (MB), peak = 4298.16 (MB)
[05/28 17:07:39   1922s] #Reporting timing...
[05/28 17:07:40   1922s] ### report_timing starts on Wed May 28 17:07:40 2025 with memory = 4050.95 (MB), peak = 4298.16 (MB)
[05/28 17:07:45   1925s] ### report_timing cpu:00:00:04, real:00:00:05, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:45   1925s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/28 17:07:45   1925s] #Stage 1: cpu time = 00:00:04, elapsed time = 00:00:06, memory = 4020.46 (MB), peak = 4298.16 (MB)
[05/28 17:07:45   1925s] #Library Standard Delay: 6.10ps
[05/28 17:07:45   1925s] #Slack threshold: 12.20ps
[05/28 17:07:45   1925s] ### generate_net_cdm_timing starts on Wed May 28 17:07:45 2025 with memory = 4020.46 (MB), peak = 4298.16 (MB)
[05/28 17:07:45   1925s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:45   1925s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/28 17:07:45   1925s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4020.50 (MB), peak = 4298.16 (MB)
[05/28 17:07:45   1925s] 
[05/28 17:07:45   1925s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:07:45   1925s] TLC MultiMap info (StdDelay):
[05/28 17:07:45   1925s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 17:07:45   1925s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 17:07:45   1925s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 17:07:45   1925s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 17:07:45   1925s]  Setting StdDelay to: 6.1ps
[05/28 17:07:45   1925s] 
[05/28 17:07:45   1925s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:07:46   1926s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:07:48   1928s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4026.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:48   1928s] #Default setup view is reset to view_slow_mission.
[05/28 17:07:48   1928s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4026.58 (MB), peak = 4298.16 (MB)
[05/28 17:07:48   1928s] ### generate_preroute_timing_data cpu:00:00:07, real:00:00:09, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:48   1928s] #Current view: view_slow_mission 
[05/28 17:07:48   1928s] #Current enabled view: view_slow_mission 
[05/28 17:07:48   1928s] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:09, memory = 4025.82 (MB), peak = 4298.16 (MB)
[05/28 17:07:48   1928s] ### dump_timing_file cpu:00:00:07, real:00:00:09, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:48   1928s] #Done generating timing data.
[05/28 17:07:48   1928s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:07:48   1928s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:07:48   1928s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:07:48   1928s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:07:48   1928s] ### Net info: total nets: 1147
[05/28 17:07:48   1928s] ### Net info: dirty nets: 0
[05/28 17:07:48   1928s] ### Net info: marked as disconnected nets: 0
[05/28 17:07:48   1928s] ### Net info: fully routed nets: 1
[05/28 17:07:48   1928s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:07:48   1928s] ### Net info: unrouted nets: 1144
[05/28 17:07:48   1928s] ### Net info: re-extraction nets: 0
[05/28 17:07:48   1928s] ### Net info: ignored nets: 0
[05/28 17:07:48   1928s] ### Net info: skip routing nets: 0
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] ### import design signature (39): route=865240294 fixed_route=741117533 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=845212709 dirty_area=0 del_dirty_area=0 cell=1617475971 placement=1587788918 pin_access=2145396590 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/28 17:07:48   1928s] ### Time Record (DB Import) is uninstalled.
[05/28 17:07:48   1928s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:48   1928s] ### Time Record (Global Routing) is installed.
[05/28 17:07:48   1928s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:48   1928s] #Start routing data preparation on Wed May 28 17:07:48 2025
[05/28 17:07:48   1928s] #
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:48   1928s] ### Time Record (Cell Pin Access) is installed.
[05/28 17:07:48   1928s] #Initial pin access analysis.
[05/28 17:07:48   1928s] #Detail pin access analysis.
[05/28 17:07:48   1928s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 17:07:48   1928s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:07:48   1928s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:07:48   1928s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:48   1928s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:48   1928s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:48   1928s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:48   1928s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:07:48   1928s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:07:48   1928s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:07:48   1928s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:07:48   1928s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:07:48   1928s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:07:48   1928s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:07:48   1928s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:07:48   1928s] #pin_access_rlayer=3(C1)
[05/28 17:07:48   1928s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:07:48   1928s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:07:48   1928s] #enable_dpt_layer_shield=F
[05/28 17:07:48   1928s] #has_line_end_grid=F
[05/28 17:07:48   1928s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.77 (MB), peak = 4298.16 (MB)
[05/28 17:07:48   1929s] #Regenerating Ggrids automatically.
[05/28 17:07:48   1929s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:07:48   1929s] #Using automatically generated G-grids.
[05/28 17:07:50   1930s] #Done routing data preparation.
[05/28 17:07:50   1930s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4035.34 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:50   1930s] #Start instance access analysis using 1 thread...
[05/28 17:07:50   1930s] #Set layer M1 to be advanced pin access layer.
[05/28 17:07:50   1930s] ### Time Record (Instance Pin Access) is installed.
[05/28 17:07:50   1930s] #624 out of 1444(43.21%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 17:07:50   1930s] #42 instance pins are hard to access
[05/28 17:07:50   1930s] #Instance access analysis statistics:
[05/28 17:07:50   1930s] #Cpu time = 00:00:00
[05/28 17:07:50   1930s] #Elapsed time = 00:00:00
[05/28 17:07:50   1930s] #Increased memory = -0.04 (MB)
[05/28 17:07:50   1930s] #Total memory = 4035.29 (MB)
[05/28 17:07:50   1930s] #Peak memory = 4298.16 (MB)
[05/28 17:07:50   1930s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Summary of active signal nets routing constraints set by OPT:
[05/28 17:07:50   1930s] #	preferred routing layers      : 0
[05/28 17:07:50   1930s] #	preferred routing layer effort: 0
[05/28 17:07:50   1930s] #	preferred extra space         : 0
[05/28 17:07:50   1930s] #	preferred multi-cut via       : 0
[05/28 17:07:50   1930s] #	avoid detour                  : 0
[05/28 17:07:50   1930s] #	expansion ratio               : 0
[05/28 17:07:50   1930s] #	net priority                  : 0
[05/28 17:07:50   1930s] #	s2s control                   : 0
[05/28 17:07:50   1930s] #	avoid chaining                : 0
[05/28 17:07:50   1930s] #	inst-based stacking via       : 0
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Summary of active signal nets routing constraints set by USER:
[05/28 17:07:50   1930s] #	preferred routing layers      : 0
[05/28 17:07:50   1930s] #	preferred routing layer effort     : 0
[05/28 17:07:50   1930s] #	preferred extra space              : 0
[05/28 17:07:50   1930s] #	preferred multi-cut via            : 0
[05/28 17:07:50   1930s] #	avoid detour                       : 0
[05/28 17:07:50   1930s] #	net weight                         : 0
[05/28 17:07:50   1930s] #	avoid chaining                     : 0
[05/28 17:07:50   1930s] #	cell-based stacking via (required) : 0
[05/28 17:07:50   1930s] #	cell-based stacking via (optional) : 0
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Start timing driven prevention iteration...
[05/28 17:07:50   1930s] ### td_prevention_read_timing_data starts on Wed May 28 17:07:50 2025 with memory = 4035.30 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] #Setup timing driven global route constraints on 0 nets
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #----------------------------------------------------
[05/28 17:07:50   1930s] # Summary of active signal nets routing constraints
[05/28 17:07:50   1930s] #+--------------------------+-----------+
[05/28 17:07:50   1930s] #+--------------------------+-----------+
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #----------------------------------------------------
[05/28 17:07:50   1930s] #Skipped timing-driven prevention.
[05/28 17:07:50   1930s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4035.31 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:07:50   1930s] #Total number of routable nets = 1145.
[05/28 17:07:50   1930s] #Total number of nets in the design = 1147.
[05/28 17:07:50   1930s] #1144 routable nets do not have any wires.
[05/28 17:07:50   1930s] #1 routable net has routed wires.
[05/28 17:07:50   1930s] #1144 nets will be global routed.
[05/28 17:07:50   1930s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:50   1930s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:50   1930s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Finished routing data preparation on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Cpu time = 00:00:00
[05/28 17:07:50   1930s] #Elapsed time = 00:00:00
[05/28 17:07:50   1930s] #Increased memory = 0.02 (MB)
[05/28 17:07:50   1930s] #Total memory = 4035.33 (MB)
[05/28 17:07:50   1930s] #Peak memory = 4298.16 (MB)
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:50   1930s] ### Time Record (Global Routing) is installed.
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Start global routing on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Start global routing initialization on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Number of eco nets is 0
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Start global routing data preparation on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 17:07:50 2025 with memory = 4035.33 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] #Start routing resource analysis on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] ### init_is_bin_blocked starts on Wed May 28 17:07:50 2025 with memory = 4035.33 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### adjust_flow_cap starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### set_via_blocked starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### copy_flow starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] #Routing resource analysis is done on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] ### report_flow_cap starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] #  Resource Analysis:
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 17:07:50   1930s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 17:07:50   1930s] #  --------------------------------------------------------------
[05/28 17:07:50   1930s] #  M1             V          31         951        7056    96.43%
[05/28 17:07:50   1930s] #  M2             H        1171         238        7056     7.19%
[05/28 17:07:50   1930s] #  C1             V        1215          50        7056     1.35%
[05/28 17:07:50   1930s] #  C2             H        1250           2        7056     0.00%
[05/28 17:07:50   1930s] #  C3             V        1265           0        7056     0.00%
[05/28 17:07:50   1930s] #  C4             H        1252           0        7056     0.00%
[05/28 17:07:50   1930s] #  C5             V        1265           0        7056     0.00%
[05/28 17:07:50   1930s] #  JA             H         124           0        7056     1.19%
[05/28 17:07:50   1930s] #  QA             V          47           0        7056    44.05%
[05/28 17:07:50   1930s] #  QB             H          47           0        7056    44.05%
[05/28 17:07:50   1930s] #  LB             V          31           0        7056    63.10%
[05/28 17:07:50   1930s] #  --------------------------------------------------------------
[05/28 17:07:50   1930s] #  Total                   7699      10.71%       77616    23.39%
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### analyze_m2_tracks starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### report_initial_resource starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### mark_pg_pins_accessibility starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### set_net_region starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Global routing data preparation is done on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] ### prepare_level starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### init level 1 starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### Level 1 hgrid = 84 X 84
[05/28 17:07:50   1930s] ### prepare_level_flow starts on Wed May 28 17:07:50 2025 with memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Global routing initialization is done on Wed May 28 17:07:50 2025
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4036.59 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #Skip 1/2 round for no nets in the round...
[05/28 17:07:50   1930s] #Route nets in 2/2 round...
[05/28 17:07:50   1930s] #start global routing iteration 1...
[05/28 17:07:50   1930s] ### init_flow_edge starts on Wed May 28 17:07:50 2025 with memory = 4036.61 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### cal_flow starts on Wed May 28 17:07:50 2025 with memory = 4036.61 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### routing at level 1 (topmost level) iter 0
[05/28 17:07:50   1930s] ### measure_qor starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### measure_congestion starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1930s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1930s] #
[05/28 17:07:50   1930s] #start global routing iteration 2...
[05/28 17:07:50   1930s] ### routing at level 1 (topmost level) iter 1
[05/28 17:07:50   1931s] ### measure_qor starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### measure_congestion starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] ### route_end starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:07:50   1931s] #Total number of routable nets = 1145.
[05/28 17:07:50   1931s] #Total number of nets in the design = 1147.
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] #1145 routable nets have routed wires.
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] #Routed nets constraints summary:
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #        Rules   Unconstrained  
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #      Default            1144  
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #        Total            1144  
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] #Routing constraints summary of the whole design:
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #        Rules   Unconstrained  
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #      Default            1145  
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #        Total            1145  
[05/28 17:07:50   1931s] #-----------------------------
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] ### cal_base_flow starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### init_flow_edge starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] ### cal_flow starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] ### report_overcon starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] #                 OverCon       OverCon       OverCon          
[05/28 17:07:50   1931s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/28 17:07:50   1931s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[05/28 17:07:50   1931s] #  --------------------------------------------------------------------------
[05/28 17:07:50   1931s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.53  
[05/28 17:07:50   1931s] #  M2          148(2.17%)     30(0.44%)      3(0.04%)   (2.66%)     0.15  
[05/28 17:07:50   1931s] #  C1           55(0.78%)      4(0.06%)      0(0.00%)   (0.84%)     0.06  
[05/28 17:07:50   1931s] #  C2            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[05/28 17:07:50   1931s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[05/28 17:07:50   1931s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:07:50   1931s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:07:50   1931s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:07:50   1931s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:07:50   1931s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:07:50   1931s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:07:50   1931s] #  --------------------------------------------------------------------------
[05/28 17:07:50   1931s] #     Total    203(0.34%)     34(0.06%)      3(0.00%)   (0.40%)
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[05/28 17:07:50   1931s] #  Overflow after GR: 0.30% H + 0.10% V
[05/28 17:07:50   1931s] #
[05/28 17:07:50   1931s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] ### cal_base_flow starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### init_flow_edge starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:50   1931s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:50   1931s] ### cal_flow starts on Wed May 28 17:07:50 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### generate_cong_map_content starts on Wed May 28 17:07:51 2025 with memory = 4037.57 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] ### Sync with Inovus CongMap starts on Wed May 28 17:07:51 2025 with memory = 4037.61 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] #Hotspot report including placement blocked areas
[05/28 17:07:51   1931s] OPERPROF: Starting HotSpotCal at level 1, MEM:4111.9M, EPOCH TIME: 1748466471.006754
[05/28 17:07:51   1931s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 17:07:51   1931s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/28 17:07:51   1931s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 17:07:51   1931s] [hotspot] |   M1(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   M2(H)    |         50.00 |        111.00 |   112.32     2.16   113.91   110.16 |
[05/28 17:07:51   1931s] [hotspot] |   C1(V)    |          5.00 |         13.00 |    54.00    45.36    62.64    49.68 |
[05/28 17:07:51   1931s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 17:07:51   1931s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 17:07:51   1931s] [hotspot] |   worst    | (M2)    50.00 | (M2)   111.00 |                                     |
[05/28 17:07:51   1931s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 17:07:51   1931s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/28 17:07:51   1931s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 17:07:51   1931s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 17:07:51   1931s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/28 17:07:51   1931s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 17:07:51   1931s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.045, MEM:4111.9M, EPOCH TIME: 1748466471.051362
[05/28 17:07:51   1931s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### update starts on Wed May 28 17:07:51 2025 with memory = 4037.62 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] #Complete Global Routing.
[05/28 17:07:51   1931s] #Total wire length = 6042 um.
[05/28 17:07:51   1931s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER M2 = 1795 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C1 = 2095 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C2 = 1520 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C3 = 632 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:51   1931s] #Total number of vias = 5956
[05/28 17:07:51   1931s] #Total number of multi-cut vias = 147 (  2.5%)
[05/28 17:07:51   1931s] #Total number of single cut vias = 5809 ( 97.5%)
[05/28 17:07:51   1931s] #Up-Via Summary (total 5956):
[05/28 17:07:51   1931s] #                   single-cut          multi-cut      Total
[05/28 17:07:51   1931s] #-----------------------------------------------------------
[05/28 17:07:51   1931s] # M1              1436 (100.0%)         0 (  0.0%)       1436
[05/28 17:07:51   1931s] # M2              2681 ( 96.2%)       106 (  3.8%)       2787
[05/28 17:07:51   1931s] # C1              1300 ( 96.9%)        41 (  3.1%)       1341
[05/28 17:07:51   1931s] # C2               392 (100.0%)         0 (  0.0%)        392
[05/28 17:07:51   1931s] #-----------------------------------------------------------
[05/28 17:07:51   1931s] #                 5809 ( 97.5%)       147 (  2.5%)       5956 
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] #Total number of involved regular nets 225
[05/28 17:07:51   1931s] #Maximum src to sink distance  82.5
[05/28 17:07:51   1931s] #Average of max src_to_sink distance  11.1
[05/28 17:07:51   1931s] #Average of ave src_to_sink distance  7.5
[05/28 17:07:51   1931s] ### update cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### report_overcon starts on Wed May 28 17:07:51 2025 with memory = 4037.62 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### report_overcon starts on Wed May 28 17:07:51 2025 with memory = 4037.62 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:51   1931s] #Max overcon = 5 tracks.
[05/28 17:07:51   1931s] #Total overcon = 0.40%.
[05/28 17:07:51   1931s] #Worst layer Gcell overcon rate = 0.00%.
[05/28 17:07:51   1931s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### global_route design signature (42): route=1639851077 net_attr=1533836200
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] #Global routing statistics:
[05/28 17:07:51   1931s] #Cpu time = 00:00:00
[05/28 17:07:51   1931s] #Elapsed time = 00:00:00
[05/28 17:07:51   1931s] #Increased memory = 2.29 (MB)
[05/28 17:07:51   1931s] #Total memory = 4037.62 (MB)
[05/28 17:07:51   1931s] #Peak memory = 4298.16 (MB)
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] #Finished global routing on Wed May 28 17:07:51 2025
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:07:51   1931s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:51   1931s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:51   1931s] ### track-assign external-init starts on Wed May 28 17:07:51 2025 with memory = 4036.36 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] ### Time Record (Track Assignment) is installed.
[05/28 17:07:51   1931s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:51   1931s] ### Time Record (Data Preparation) is installed.
[05/28 17:07:51   1931s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:51   1931s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:07:51   1931s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:07:51   1931s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4036.36 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] ### track-assign engine-init starts on Wed May 28 17:07:51 2025 with memory = 4036.36 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] ### Time Record (Track Assignment) is installed.
[05/28 17:07:51   1931s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:51   1931s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### track-assign core-engine starts on Wed May 28 17:07:51 2025 with memory = 4036.36 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] #Start Track Assignment.
[05/28 17:07:51   1931s] #Done with 1808 horizontal wires in 3 hboxes and 1495 vertical wires in 3 hboxes.
[05/28 17:07:51   1931s] #Done with 350 horizontal wires in 3 hboxes and 293 vertical wires in 3 hboxes.
[05/28 17:07:51   1931s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] #Track assignment summary:
[05/28 17:07:51   1931s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/28 17:07:51   1931s] #------------------------------------------------------------------------
[05/28 17:07:51   1931s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # M2          1614.74 	  1.17%  	  0.00% 	  1.01%
[05/28 17:07:51   1931s] # C1          1809.58 	  0.87%  	  0.00% 	  0.80%
[05/28 17:07:51   1931s] # C2          1412.36 	  0.03%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # C3           609.81 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:07:51   1931s] #------------------------------------------------------------------------
[05/28 17:07:51   1931s] # All        5446.48  	  0.64% 	  0.00% 	  0.00%
[05/28 17:07:51   1931s] #Complete Track Assignment.
[05/28 17:07:51   1931s] #Total wire length = 5736 um.
[05/28 17:07:51   1931s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER M2 = 1678 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C1 = 1988 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C2 = 1469 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C3 = 602 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER JA = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER QA = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER QB = 0 um.
[05/28 17:07:51   1931s] #Total wire length on LAYER LB = 0 um.
[05/28 17:07:51   1931s] #Total number of vias = 5956
[05/28 17:07:51   1931s] #Total number of multi-cut vias = 147 (  2.5%)
[05/28 17:07:51   1931s] #Total number of single cut vias = 5809 ( 97.5%)
[05/28 17:07:51   1931s] #Up-Via Summary (total 5956):
[05/28 17:07:51   1931s] #                   single-cut          multi-cut      Total
[05/28 17:07:51   1931s] #-----------------------------------------------------------
[05/28 17:07:51   1931s] # M1              1436 (100.0%)         0 (  0.0%)       1436
[05/28 17:07:51   1931s] # M2              2681 ( 96.2%)       106 (  3.8%)       2787
[05/28 17:07:51   1931s] # C1              1300 ( 96.9%)        41 (  3.1%)       1341
[05/28 17:07:51   1931s] # C2               392 (100.0%)         0 (  0.0%)        392
[05/28 17:07:51   1931s] #-----------------------------------------------------------
[05/28 17:07:51   1931s] #                 5809 ( 97.5%)       147 (  2.5%)       5956 
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] ### track_assign design signature (45): route=1000295981
[05/28 17:07:51   1931s] ### track-assign core-engine cpu:00:00:01, real:00:00:00, mem:3.9 GB, peak:4.2 GB
[05/28 17:07:51   1931s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:07:51   1931s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4036.45 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] #Start post global route fixing for timing critical nets ...
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] ### update_timing_after_routing starts on Wed May 28 17:07:51 2025 with memory = 4036.46 (MB), peak = 4298.16 (MB)
[05/28 17:07:51   1931s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:07:51   1931s] #* Updating design timing data...
[05/28 17:07:51   1931s] #Extracting RC...
[05/28 17:07:51   1931s] Un-suppress "**WARN ..." messages.
[05/28 17:07:51   1931s] #
[05/28 17:07:51   1931s] #Start tQuantus RC extraction...
[05/28 17:07:51   1931s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/28 17:07:51   1931s] #Extract in track assign mode
[05/28 17:07:51   1931s] #Start extraction data preparation
[05/28 17:07:51   1931s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:07:51   1931s] #Start building rc corner(s)...
[05/28 17:07:51   1931s] #Number of RC Corner = 2
[05/28 17:07:51   1931s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 17:07:51   1931s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 17:07:51   1931s] #(i=11, n=11 2000)
[05/28 17:07:51   1931s] #M1 -> M1 (1)
[05/28 17:07:51   1931s] #M2 -> M2 (2)
[05/28 17:07:51   1931s] #C1 -> C1 (3)
[05/28 17:07:51   1931s] #C2 -> C2 (4)
[05/28 17:07:51   1931s] #C3 -> C3 (5)
[05/28 17:07:51   1931s] #C4 -> C4 (6)
[05/28 17:07:51   1931s] #C5 -> C5 (7)
[05/28 17:07:51   1931s] #JA -> JA (8)
[05/28 17:07:51   1931s] #QA -> QA (9)
[05/28 17:07:51   1931s] #QB -> QB (10)
[05/28 17:07:51   1931s] #LB -> LB (11)
[05/28 17:07:53   1932s] #SADV_On
[05/28 17:07:53   1932s] # Corner(s) : 
[05/28 17:07:53   1932s] #rc_fast [25.00] 
[05/28 17:07:53   1932s] #rc_slow [25.00]
[05/28 17:07:54   1934s] # Corner id: 0
[05/28 17:07:54   1934s] # Layout Scale: 1.000000
[05/28 17:07:54   1934s] # Has Metal Fill model: yes
[05/28 17:07:54   1934s] # Temperature was set
[05/28 17:07:54   1934s] # Temperature : 25.000000
[05/28 17:07:54   1934s] # Ref. Temp   : 25.000000
[05/28 17:07:54   1934s] # Corner id: 1
[05/28 17:07:54   1934s] # Layout Scale: 1.000000
[05/28 17:07:54   1934s] # Has Metal Fill model: yes
[05/28 17:07:54   1934s] # Temperature was set
[05/28 17:07:54   1934s] # Temperature : 25.000000
[05/28 17:07:54   1934s] # Ref. Temp   : 25.000000
[05/28 17:07:54   1934s] #total pattern=286 [22, 2124]
[05/28 17:07:54   1934s] #Generating the tQuantus model file automatically.
[05/28 17:07:54   1934s] #num_tile=29070 avg_aspect_ratio=1.984855 
[05/28 17:07:54   1934s] #Vertical num_row 61 per_row= 476 halo= 20000 
[05/28 17:07:54   1934s] #hor_num_col = 179 final aspect_ratio= 0.635300
[05/28 17:08:31   1963s] #Build RC corners: cpu time = 00:00:32, elapsed time = 00:00:40, memory = 4177.80 (MB), peak = 4392.63 (MB)
[05/28 17:08:33   1965s] #Finish check_net_pin_list step Enter extract
[05/28 17:08:33   1965s] #Start init net ripin tree building
[05/28 17:08:33   1965s] #Finish init net ripin tree building
[05/28 17:08:33   1965s] #Cpu time = 00:00:00
[05/28 17:08:33   1965s] #Elapsed time = 00:00:00
[05/28 17:08:33   1965s] #Increased memory = 0.00 (MB)
[05/28 17:08:33   1965s] #Total memory = 4186.27 (MB)
[05/28 17:08:33   1965s] #Peak memory = 4392.63 (MB)
[05/28 17:08:33   1965s] #begin processing metal fill model file
[05/28 17:08:33   1965s] #end processing metal fill model file
[05/28 17:08:33   1965s] ### track-assign external-init starts on Wed May 28 17:08:33 2025 with memory = 4186.29 (MB), peak = 4392.63 (MB)
[05/28 17:08:33   1965s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:33   1965s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:08:33   1965s] ### Time Record (Data Preparation) is installed.
[05/28 17:08:33   1965s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:08:33   1965s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:08:33   1965s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:33   1965s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:33   1965s] ### track-assign engine-init starts on Wed May 28 17:08:33 2025 with memory = 4186.29 (MB), peak = 4392.63 (MB)
[05/28 17:08:33   1965s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:33   1965s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:08:33   1965s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:33   1965s] #
[05/28 17:08:33   1965s] #Start Post Track Assignment Wire Spread.
[05/28 17:08:33   1965s] #Done with 267 horizontal wires in 3 hboxes and 264 vertical wires in 3 hboxes.
[05/28 17:08:33   1965s] #Complete Post Track Assignment Wire Spread.
[05/28 17:08:33   1965s] #
[05/28 17:08:33   1965s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:33   1965s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:08:33   1965s] #Length limit = 200 pitches
[05/28 17:08:33   1965s] #opt mode = 2
[05/28 17:08:33   1965s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 17:08:33   1965s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:08:33   1965s] ### Time Record (Data Preparation) is installed.
[05/28 17:08:33   1965s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:08:33   1965s] #Finish check_net_pin_list step Fix net pin list
[05/28 17:08:33   1965s] #Start generate extraction boxes.
[05/28 17:08:33   1965s] #
[05/28 17:08:33   1965s] #Extract using 30 x 30 Hboxes
[05/28 17:08:33   1965s] #4x4 initial hboxes
[05/28 17:08:33   1965s] #Use area based hbox pruning.
[05/28 17:08:33   1965s] #0/0 hboxes pruned.
[05/28 17:08:33   1965s] #Complete generating extraction boxes.
[05/28 17:08:33   1965s] #Start step Extraction
[05/28 17:08:33   1965s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 17:08:33   1965s] #Process 0 special clock nets for rc extraction
[05/28 17:08:33   1965s] #Total 1145 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 17:08:33   1966s] #Run Statistics for Extraction:
[05/28 17:08:33   1966s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:08:33   1966s] #   Increased memory =    10.08 (MB), total memory =  4195.54 (MB), peak memory =  4392.63 (MB)
[05/28 17:08:33   1966s] #
[05/28 17:08:33   1966s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/28 17:08:33   1966s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4186.82 (MB), peak = 4392.63 (MB)
[05/28 17:08:33   1966s] #RC Statistics: 0 Res, 2871 Ground Cap, 0 XCap (Edge to Edge)
[05/28 17:08:33   1966s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d
[05/28 17:08:34   1966s] #Finish registering nets and terms for rcdb.
[05/28 17:08:34   1966s] #Start writing RC data.
[05/28 17:08:34   1966s] #Finish writing RC data
[05/28 17:08:34   1966s] #Finish writing rcdb with 7152 nodes, 6007 edges, and 0 xcaps
[05/28 17:08:34   1966s] #0 inserted nodes are removed
[05/28 17:08:34   1966s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 17:08:34   1966s] ### track-assign external-init starts on Wed May 28 17:08:34 2025 with memory = 4189.71 (MB), peak = 4392.63 (MB)
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:34   1966s] ### Time Record (Data Preparation) is installed.
[05/28 17:08:34   1966s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:34   1966s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:34   1966s] ### track-assign engine-init starts on Wed May 28 17:08:34 2025 with memory = 4188.66 (MB), peak = 4392.63 (MB)
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:34   1966s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:34   1966s] #Remove Post Track Assignment Wire Spread
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:34   1966s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d' ...
[05/28 17:08:34   1966s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d' for reading (mem: 4271.383M)
[05/28 17:08:34   1966s] Reading RCDB with compressed RC data.
[05/28 17:08:34   1966s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d' for content verification (mem: 4271.383M)
[05/28 17:08:34   1966s] Reading RCDB with compressed RC data.
[05/28 17:08:34   1966s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d': 0 access done (mem: 4271.383M)
[05/28 17:08:34   1966s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d': 0 access done (mem: 4271.383M)
[05/28 17:08:34   1966s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4271.383M)
[05/28 17:08:34   1966s] Following multi-corner parasitics specified:
[05/28 17:08:34   1966s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d (rcdb)
[05/28 17:08:34   1966s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d' for reading (mem: 4271.383M)
[05/28 17:08:34   1966s] Reading RCDB with compressed RC data.
[05/28 17:08:34   1966s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d specified
[05/28 17:08:34   1966s] Cell TOP, hinst 
[05/28 17:08:34   1966s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d) for hinst (top) of cell (TOP);
[05/28 17:08:34   1966s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d': 0 access done (mem: 4271.383M)
[05/28 17:08:34   1966s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4271.383M)
[05/28 17:08:34   1966s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fCxdm.rcdb.d/TOP.rcdb.d' for reading (mem: 4271.383M)
[05/28 17:08:34   1966s] Reading RCDB with compressed RC data.
[05/28 17:08:34   1966s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fCxdm.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4271.383M)
[05/28 17:08:34   1966s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4271.383M)
[05/28 17:08:34   1966s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4271.383M)
[05/28 17:08:34   1966s] #
[05/28 17:08:34   1966s] #Restore RCDB.
[05/28 17:08:34   1966s] ### track-assign external-init starts on Wed May 28 17:08:34 2025 with memory = 4189.22 (MB), peak = 4392.63 (MB)
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:34   1966s] ### Time Record (Data Preparation) is installed.
[05/28 17:08:34   1966s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:34   1966s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:34   1966s] ### track-assign engine-init starts on Wed May 28 17:08:34 2025 with memory = 4189.22 (MB), peak = 4392.63 (MB)
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:34   1966s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:34   1966s] #Remove Post Track Assignment Wire Spread
[05/28 17:08:34   1966s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:34   1966s] #
[05/28 17:08:34   1966s] #Complete tQuantus RC extraction.
[05/28 17:08:34   1966s] #Cpu time = 00:00:35
[05/28 17:08:34   1966s] #Elapsed time = 00:00:43
[05/28 17:08:34   1966s] #Increased memory = 152.76 (MB)
[05/28 17:08:34   1966s] #Total memory = 4189.22 (MB)
[05/28 17:08:34   1966s] #Peak memory = 4392.63 (MB)
[05/28 17:08:34   1966s] #
[05/28 17:08:34   1966s] Un-suppress "**WARN ..." messages.
[05/28 17:08:34   1966s] #RC Extraction Completed...
[05/28 17:08:34   1966s] ### update_timing starts on Wed May 28 17:08:34 2025 with memory = 4189.22 (MB), peak = 4392.63 (MB)
[05/28 17:08:34   1966s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/28 17:08:35   1966s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/28 17:08:35   1966s] ### generate_postroute_timing_data starts on Wed May 28 17:08:35 2025 with memory = 4171.49 (MB), peak = 4392.63 (MB)
[05/28 17:08:35   1966s] #Reporting timing...
[05/28 17:08:35   1967s] ### report_timing starts on Wed May 28 17:08:35 2025 with memory = 4173.07 (MB), peak = 4392.63 (MB)
[05/28 17:08:44   1972s] ### report_timing cpu:00:00:06, real:00:00:09, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:44   1972s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/28 17:08:44   1972s] #Stage 1: cpu time = 00:00:06, elapsed time = 00:00:10, memory = 4192.79 (MB), peak = 4392.63 (MB)
[05/28 17:08:44   1972s] #Library Standard Delay: 6.10ps
[05/28 17:08:44   1972s] #Slack threshold: 0.00ps
[05/28 17:08:44   1972s] ### generate_net_cdm_timing starts on Wed May 28 17:08:44 2025 with memory = 4192.79 (MB), peak = 4392.63 (MB)
[05/28 17:08:44   1972s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:44   1972s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/28 17:08:44   1972s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4192.79 (MB), peak = 4392.63 (MB)
[05/28 17:08:44   1972s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4193.55 (MB), peak = 4392.63 (MB)
[05/28 17:08:44   1972s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/28 17:08:44   1972s] Worst slack reported in the design = 99.606812 (late)
[05/28 17:08:44   1972s] *** writeDesignTiming (0:00:00.1) ***
[05/28 17:08:44   1972s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4193.86 (MB), peak = 4392.63 (MB)
[05/28 17:08:44   1972s] Un-suppress "**WARN ..." messages.
[05/28 17:08:44   1972s] ### generate_postroute_timing_data cpu:00:00:06, real:00:00:10, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:45   1973s] #Number of victim nets: 0
[05/28 17:08:45   1973s] #Number of aggressor nets: 0
[05/28 17:08:45   1973s] #Number of weak nets: 0
[05/28 17:08:45   1973s] #Number of critical nets: 0
[05/28 17:08:45   1973s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/28 17:08:45   1973s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/28 17:08:45   1973s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/28 17:08:45   1973s] #Total number of nets: 1145
[05/28 17:08:45   1973s] ### update_timing cpu:00:00:06, real:00:00:10, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:45   1973s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:08:45   1973s] ### update_timing_after_routing cpu:00:00:41, real:00:00:54, mem:4.1 GB, peak:4.3 GB
[05/28 17:08:45   1973s] #Total number of significant detoured timing critical nets is 0
[05/28 17:08:45   1973s] #Total number of selected detoured timing critical nets is 0
[05/28 17:08:45   1973s] #
[05/28 17:08:45   1973s] #----------------------------------------------------
[05/28 17:08:45   1973s] # Summary of active signal nets routing constraints
[05/28 17:08:45   1973s] #+--------------------------+-----------+
[05/28 17:08:45   1973s] #+--------------------------+-----------+
[05/28 17:08:45   1973s] #
[05/28 17:08:45   1973s] #----------------------------------------------------
[05/28 17:08:45   1973s] ### run_free_timing_graph starts on Wed May 28 17:08:45 2025 with memory = 4193.89 (MB), peak = 4392.63 (MB)
[05/28 17:08:45   1973s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:08:46   1973s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:08:46   1973s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:4.3 GB
[05/28 17:08:46   1973s] ### run_build_timing_graph starts on Wed May 28 17:08:46 2025 with memory = 3808.72 (MB), peak = 4392.63 (MB)
[05/28 17:08:46   1973s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:08:46   1974s] Current (total cpu=0:32:55, real=0:37:01, peak res=4392.6M, current mem=4123.4M)
[05/28 17:08:46   1974s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4134.4M, current mem=4134.4M)
[05/28 17:08:46   1974s] Current (total cpu=0:32:55, real=0:37:01, peak res=4392.6M, current mem=4134.4M)
[05/28 17:08:46   1974s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:08:46   1974s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:4.0 GB, peak:4.3 GB
[05/28 17:08:46   1974s] ### track-assign external-init starts on Wed May 28 17:08:46 2025 with memory = 4134.37 (MB), peak = 4392.63 (MB)
[05/28 17:08:46   1974s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:46   1974s] ### Time Record (Data Preparation) is installed.
[05/28 17:08:46   1974s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:08:46   1974s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:46   1974s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.3 GB
[05/28 17:08:46   1974s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4134.37 (MB), peak = 4392.63 (MB)
[05/28 17:08:46   1974s] #* Importing design timing data...
[05/28 17:08:46   1974s] #Number of victim nets: 0
[05/28 17:08:46   1974s] #Number of aggressor nets: 0
[05/28 17:08:46   1974s] #Number of weak nets: 0
[05/28 17:08:46   1974s] #Number of critical nets: 0
[05/28 17:08:46   1974s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/28 17:08:46   1974s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/28 17:08:46   1974s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/28 17:08:46   1974s] #Total number of nets: 1145
[05/28 17:08:46   1974s] ### track-assign engine-init starts on Wed May 28 17:08:46 2025 with memory = 4134.37 (MB), peak = 4392.63 (MB)
[05/28 17:08:46   1974s] ### Time Record (Track Assignment) is installed.
[05/28 17:08:46   1974s] #
[05/28 17:08:46   1974s] #timing driven effort level: 3
[05/28 17:08:46   1974s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.3 GB
[05/28 17:08:46   1974s] ### track-assign core-engine starts on Wed May 28 17:08:46 2025 with memory = 4134.37 (MB), peak = 4392.63 (MB)
[05/28 17:08:46   1974s] #Start Track Assignment With Timing Driven.
[05/28 17:08:46   1974s] #Done with 55 horizontal wires in 3 hboxes and 65 vertical wires in 3 hboxes.
[05/28 17:08:47   1974s] #Done with 13 horizontal wires in 3 hboxes and 29 vertical wires in 3 hboxes.
[05/28 17:08:47   1974s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[05/28 17:08:47   1974s] #
[05/28 17:08:47   1974s] #Track assignment summary:
[05/28 17:08:47   1974s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/28 17:08:47   1974s] #------------------------------------------------------------------------
[05/28 17:08:47   1974s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # M2          1609.23 	  1.17%  	  0.00% 	  1.00%
[05/28 17:08:47   1974s] # C1          1805.05 	  0.82%  	  0.00% 	  0.80%
[05/28 17:08:47   1974s] # C2          1413.52 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # C3           609.33 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 17:08:47   1974s] #------------------------------------------------------------------------
[05/28 17:08:47   1974s] # All        5437.13  	  0.62% 	  0.00% 	  0.00%
[05/28 17:08:47   1974s] #Complete Track Assignment With Timing Driven.
[05/28 17:08:47   1974s] #Total wire length = 5727 um.
[05/28 17:08:47   1974s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER M2 = 1672 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER C1 = 1983 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER C2 = 1470 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER C3 = 602 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER C4 = 0 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER JA = 0 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER QA = 0 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER QB = 0 um.
[05/28 17:08:47   1974s] #Total wire length on LAYER LB = 0 um.
[05/28 17:08:47   1974s] #Total number of vias = 5956
[05/28 17:08:47   1974s] #Total number of multi-cut vias = 147 (  2.5%)
[05/28 17:08:47   1974s] #Total number of single cut vias = 5809 ( 97.5%)
[05/28 17:08:47   1974s] #Up-Via Summary (total 5956):
[05/28 17:08:47   1974s] #                   single-cut          multi-cut      Total
[05/28 17:08:47   1974s] #-----------------------------------------------------------
[05/28 17:08:47   1974s] # M1              1436 (100.0%)         0 (  0.0%)       1436
[05/28 17:08:47   1974s] # M2              2681 ( 96.2%)       106 (  3.8%)       2787
[05/28 17:08:47   1974s] # C1              1300 ( 96.9%)        41 (  3.1%)       1341
[05/28 17:08:47   1974s] # C2               392 (100.0%)         0 (  0.0%)        392
[05/28 17:08:47   1974s] #-----------------------------------------------------------
[05/28 17:08:47   1974s] #                 5809 ( 97.5%)       147 (  2.5%)       5956 
[05/28 17:08:47   1974s] #
[05/28 17:08:47   1974s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.3 GB
[05/28 17:08:47   1974s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:08:47   1974s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4134.45 (MB), peak = 4392.63 (MB)
[05/28 17:08:47   1974s] #
[05/28 17:08:47   1974s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 17:08:47   1974s] #Cpu time = 00:00:46
[05/28 17:08:47   1974s] #Elapsed time = 00:00:58
[05/28 17:08:47   1974s] #Increased memory = 107.87 (MB)
[05/28 17:08:47   1974s] #Total memory = 4134.45 (MB)
[05/28 17:08:47   1974s] #Peak memory = 4392.63 (MB)
[05/28 17:08:47   1974s] ### Time Record (Detail Routing) is installed.
[05/28 17:08:47   1974s] ### Time Record (Data Preparation) is installed.
[05/28 17:08:47   1974s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:08:47   1974s] #Start reading timing information from file .timing_file_56484.tif.gz ...
[05/28 17:08:47   1974s] #Read in timing information for 12 ports, 1124 instances from timing file .timing_file_56484.tif.gz.
[05/28 17:08:47   1974s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:08:47   1974s] #
[05/28 17:08:47   1974s] #Start Detail Routing..
[05/28 17:08:47   1974s] #start initial detail routing ...
[05/28 17:08:47   1974s] ### Design has 0 dirty nets, 1039 dirty-areas), has valid drcs
[05/28 17:09:16   2004s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:09:16   2004s] #   number of violations = 1134
[05/28 17:09:16   2004s] #
[05/28 17:09:16   2004s] #  By Layer and Type:
[05/28 17:09:16   2004s] #
[05/28 17:09:16   2004s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:09:16   2004s] #  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
[05/28 17:09:16   2004s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:09:16   2004s] #  M1     |      4|    31|     13|    24|    190| 100|     47|    409|
[05/28 17:09:16   2004s] #  M2     |     51|    80|     64|   216|     32|  59|    149|    651|
[05/28 17:09:16   2004s] #  C1     |     33|    16|      6|     0|      0|   0|     18|     73|
[05/28 17:09:16   2004s] #  C2     |      0|     0|      0|     0|      0|   0|      1|      1|
[05/28 17:09:16   2004s] #  Totals |     88|   127|     83|   240|    222| 159|    215|   1134|
[05/28 17:09:16   2004s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:09:16   2004s] #
[05/28 17:09:16   2004s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 4129.98 (MB), peak = 4392.63 (MB)
[05/28 17:09:16   2004s] #start 1st optimization iteration ...
[05/28 17:09:57   2044s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:09:57   2044s] #   number of violations = 155
[05/28 17:09:57   2044s] #
[05/28 17:09:57   2044s] #  By Layer and Type:
[05/28 17:09:57   2044s] #
[05/28 17:09:57   2044s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:09:57   2044s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:09:57   2044s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:09:57   2044s] #  M1     |      3|    17|    17|     11|     18|  15|      9|     90|
[05/28 17:09:57   2044s] #  M2     |      4|    10|    15|      6|      0|   4|     10|     49|
[05/28 17:09:57   2044s] #  C1     |      7|     5|     0|      0|      0|   0|      4|     16|
[05/28 17:09:57   2044s] #  Totals |     14|    32|    32|     17|     18|  19|     23|    155|
[05/28 17:09:57   2044s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:09:57   2044s] #
[05/28 17:09:57   2045s] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 4129.93 (MB), peak = 4454.85 (MB)
[05/28 17:09:57   2045s] #start 2nd optimization iteration ...
[05/28 17:10:05   2053s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:10:05   2053s] #   number of violations = 172
[05/28 17:10:05   2053s] #
[05/28 17:10:05   2053s] #  By Layer and Type:
[05/28 17:10:05   2053s] #
[05/28 17:10:05   2053s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:05   2053s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:10:05   2053s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:05   2053s] #  M1     |      3|    14|    16|     12|     19|  24|      9|     97|
[05/28 17:10:05   2053s] #  M2     |      9|     8|    18|      6|      0|   5|     20|     66|
[05/28 17:10:05   2053s] #  C1     |      4|     4|     0|      0|      0|   0|      1|      9|
[05/28 17:10:05   2053s] #  Totals |     16|    26|    34|     18|     19|  29|     30|    172|
[05/28 17:10:05   2053s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:05   2053s] #
[05/28 17:10:05   2053s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4129.72 (MB), peak = 4454.85 (MB)
[05/28 17:10:05   2053s] #start 3rd optimization iteration ...
[05/28 17:10:15   2063s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:10:15   2063s] #   number of violations = 153
[05/28 17:10:15   2063s] #
[05/28 17:10:15   2063s] #  By Layer and Type:
[05/28 17:10:15   2063s] #
[05/28 17:10:15   2063s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:15   2063s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:10:15   2063s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:15   2063s] #  M1     |      0|    14|    16|     12|     20|  22|      6|     90|
[05/28 17:10:15   2063s] #  M2     |      5|     4|    20|     11|      0|   4|     14|     58|
[05/28 17:10:15   2063s] #  C1     |      4|     0|     0|      0|      0|   0|      1|      5|
[05/28 17:10:15   2063s] #  Totals |      9|    18|    36|     23|     20|  26|     21|    153|
[05/28 17:10:15   2063s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:15   2063s] #
[05/28 17:10:15   2063s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4129.64 (MB), peak = 4454.85 (MB)
[05/28 17:10:15   2063s] #start 4th optimization iteration ...
[05/28 17:10:27   2075s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:10:27   2075s] #   number of violations = 155
[05/28 17:10:27   2075s] #
[05/28 17:10:27   2075s] #  By Layer and Type:
[05/28 17:10:27   2075s] #
[05/28 17:10:27   2075s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:27   2075s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:10:27   2075s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:27   2075s] #  M1     |      1|    16|    11|      8|     19|  18|      6|     79|
[05/28 17:10:27   2075s] #  M2     |     10|     4|    19|      9|      0|   4|     24|     70|
[05/28 17:10:27   2075s] #  C1     |      3|     0|     0|      0|      0|   0|      3|      6|
[05/28 17:10:27   2075s] #  Totals |     14|    20|    30|     17|     19|  22|     33|    155|
[05/28 17:10:27   2075s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:27   2075s] #
[05/28 17:10:27   2075s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4129.45 (MB), peak = 4454.85 (MB)
[05/28 17:10:27   2075s] #start 5th optimization iteration ...
[05/28 17:10:44   2092s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:10:44   2092s] #   number of violations = 122
[05/28 17:10:44   2092s] #
[05/28 17:10:44   2092s] #  By Layer and Type:
[05/28 17:10:44   2092s] #
[05/28 17:10:44   2092s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:44   2092s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:10:44   2092s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:44   2092s] #  M1     |      1|    14|    16|     12|     12|  15|      5|     75|
[05/28 17:10:44   2092s] #  M2     |      6|     5|    12|      6|      2|   2|     11|     44|
[05/28 17:10:44   2092s] #  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
[05/28 17:10:44   2092s] #  Totals |     10|    19|    28|     18|     14|  17|     16|    122|
[05/28 17:10:44   2092s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:10:44   2092s] #
[05/28 17:10:44   2092s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4129.73 (MB), peak = 4454.85 (MB)
[05/28 17:10:44   2092s] #start 6th optimization iteration ...
[05/28 17:11:03   2111s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:03   2111s] #   number of violations = 89
[05/28 17:11:03   2111s] #
[05/28 17:11:03   2111s] #  By Layer and Type:
[05/28 17:11:03   2111s] #
[05/28 17:11:03   2111s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:03   2111s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:11:03   2111s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:03   2111s] #  M1     |      0|    14|    12|     10|      5|  13|      3|     57|
[05/28 17:11:03   2111s] #  M2     |      4|     3|     8|      5|      0|   4|      5|     29|
[05/28 17:11:03   2111s] #  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
[05/28 17:11:03   2111s] #  Totals |      7|    17|    20|     15|      5|  17|      8|     89|
[05/28 17:11:03   2111s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:03   2111s] #
[05/28 17:11:03   2111s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4165.17 (MB), peak = 4454.85 (MB)
[05/28 17:11:03   2111s] #start 7th optimization iteration ...
[05/28 17:11:09   2117s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:09   2117s] #   number of violations = 102
[05/28 17:11:09   2117s] #
[05/28 17:11:09   2117s] #  By Layer and Type:
[05/28 17:11:09   2117s] #
[05/28 17:11:09   2117s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:09   2117s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:11:09   2117s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:09   2117s] #  M1     |      4|    17|    17|     13|      6|   8|      6|     71|
[05/28 17:11:09   2117s] #  M2     |      2|     2|    10|      7|      0|   1|      6|     28|
[05/28 17:11:09   2117s] #  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
[05/28 17:11:09   2117s] #  Totals |      9|    19|    27|     20|      6|   9|     12|    102|
[05/28 17:11:09   2117s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:09   2117s] #
[05/28 17:11:09   2117s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4163.45 (MB), peak = 4454.85 (MB)
[05/28 17:11:09   2117s] #start 8th optimization iteration ...
[05/28 17:11:15   2123s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:15   2123s] #   number of violations = 71
[05/28 17:11:15   2123s] #
[05/28 17:11:15   2123s] #  By Layer and Type:
[05/28 17:11:15   2123s] #
[05/28 17:11:15   2123s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:15   2123s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:11:15   2123s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:15   2123s] #  M1     |      2|    16|    11|     10|      4|   9|      3|     55|
[05/28 17:11:15   2123s] #  M2     |      3|     0|     7|      2|      0|   0|      2|     14|
[05/28 17:11:15   2123s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:11:15   2123s] #  Totals |      7|    16|    18|     12|      4|   9|      5|     71|
[05/28 17:11:15   2123s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:15   2123s] #
[05/28 17:11:15   2123s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4159.93 (MB), peak = 4454.85 (MB)
[05/28 17:11:15   2123s] #start 9th optimization iteration ...
[05/28 17:11:22   2130s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:22   2130s] #   number of violations = 73
[05/28 17:11:22   2130s] #
[05/28 17:11:22   2130s] #  By Layer and Type:
[05/28 17:11:22   2130s] #
[05/28 17:11:22   2130s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:22   2130s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:11:22   2130s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:22   2130s] #  M1     |      3|    16|    15|     11|      2|   8|      3|     58|
[05/28 17:11:22   2130s] #  M2     |      3|     0|     5|      2|      0|   1|      2|     13|
[05/28 17:11:22   2130s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:11:22   2130s] #  Totals |      8|    16|    20|     13|      2|   9|      5|     73|
[05/28 17:11:22   2130s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:22   2130s] #
[05/28 17:11:22   2130s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4155.98 (MB), peak = 4454.85 (MB)
[05/28 17:11:22   2130s] #start 10th optimization iteration ...
[05/28 17:11:30   2138s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:30   2138s] #   number of violations = 75
[05/28 17:11:30   2138s] #
[05/28 17:11:30   2138s] #  By Layer and Type:
[05/28 17:11:30   2138s] #
[05/28 17:11:30   2138s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:30   2138s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:11:30   2138s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:30   2138s] #  M1     |      2|    15|     9|      8|      6|  12|      3|     55|
[05/28 17:11:30   2138s] #  M2     |      4|     0|     4|      2|      0|   0|      6|     16|
[05/28 17:11:30   2138s] #  C1     |      3|     1|     0|      0|      0|   0|      0|      4|
[05/28 17:11:30   2138s] #  Totals |      9|    16|    13|     10|      6|  12|      9|     75|
[05/28 17:11:30   2138s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:30   2138s] #
[05/28 17:11:30   2138s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4153.55 (MB), peak = 4454.85 (MB)
[05/28 17:11:30   2138s] #start 11th optimization iteration ...
[05/28 17:11:40   2149s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:40   2149s] #   number of violations = 63
[05/28 17:11:40   2149s] #
[05/28 17:11:40   2149s] #  By Layer and Type:
[05/28 17:11:40   2149s] #
[05/28 17:11:40   2149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:40   2149s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:11:40   2149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:40   2149s] #  M1     |      2|    17|     8|      7|      4|  10|      5|     53|
[05/28 17:11:40   2149s] #  M2     |      2|     0|     3|      2|      0|   0|      1|      8|
[05/28 17:11:40   2149s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:11:40   2149s] #  Totals |      6|    17|    11|      9|      4|  10|      6|     63|
[05/28 17:11:40   2149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:40   2149s] #
[05/28 17:11:40   2149s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4150.79 (MB), peak = 4454.85 (MB)
[05/28 17:11:40   2149s] #start 12th optimization iteration ...
[05/28 17:11:53   2161s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:53   2161s] #   number of violations = 74
[05/28 17:11:53   2161s] #
[05/28 17:11:53   2161s] #  By Layer and Type:
[05/28 17:11:53   2161s] #
[05/28 17:11:53   2161s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:53   2161s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:11:53   2161s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:53   2161s] #  M1     |      1|    14|    10|      9|      4|  13|      5|     56|
[05/28 17:11:53   2161s] #  M2     |      2|     0|     7|      2|      0|   2|      3|     16|
[05/28 17:11:53   2161s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:11:53   2161s] #  Totals |      5|    14|    17|     11|      4|  15|      8|     74|
[05/28 17:11:53   2161s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:53   2161s] #
[05/28 17:11:53   2161s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4149.93 (MB), peak = 4454.85 (MB)
[05/28 17:11:53   2161s] #start 13th optimization iteration ...
[05/28 17:11:58   2166s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:11:58   2166s] #   number of violations = 71
[05/28 17:11:58   2166s] #
[05/28 17:11:58   2166s] #  By Layer and Type:
[05/28 17:11:58   2166s] #
[05/28 17:11:58   2166s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:58   2166s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:11:58   2166s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:58   2166s] #  M1     |      2|    14|    10|      9|      4|  11|      4|     54|
[05/28 17:11:58   2166s] #  M2     |      3|     0|     5|      1|      0|   1|      5|     15|
[05/28 17:11:58   2166s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:11:58   2166s] #  Totals |      7|    14|    15|     10|      4|  12|      9|     71|
[05/28 17:11:58   2166s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:11:58   2166s] #
[05/28 17:11:58   2166s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4149.04 (MB), peak = 4454.85 (MB)
[05/28 17:11:58   2166s] #start 14th optimization iteration ...
[05/28 17:12:02   2170s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:02   2170s] #   number of violations = 68
[05/28 17:12:02   2170s] #
[05/28 17:12:02   2170s] #  By Layer and Type:
[05/28 17:12:02   2170s] #
[05/28 17:12:02   2170s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:02   2170s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:12:02   2170s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:02   2170s] #  M1     |      3|    15|    10|      9|      3|  10|      3|     53|
[05/28 17:12:02   2170s] #  M2     |      3|     1|     3|      2|      0|   1|      3|     13|
[05/28 17:12:02   2170s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:12:02   2170s] #  Totals |      8|    16|    13|     11|      3|  11|      6|     68|
[05/28 17:12:02   2170s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:02   2170s] #
[05/28 17:12:02   2170s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4148.99 (MB), peak = 4454.85 (MB)
[05/28 17:12:02   2170s] #start 15th optimization iteration ...
[05/28 17:12:07   2176s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:07   2176s] #   number of violations = 63
[05/28 17:12:07   2176s] #
[05/28 17:12:07   2176s] #  By Layer and Type:
[05/28 17:12:07   2176s] #
[05/28 17:12:07   2176s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:07   2176s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:12:07   2176s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:07   2176s] #  M1     |      3|    16|     8|      7|      4|  10|      5|     53|
[05/28 17:12:07   2176s] #  M2     |      1|     1|     3|      2|      0|   0|      1|      8|
[05/28 17:12:07   2176s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:12:07   2176s] #  Totals |      6|    17|    11|      9|      4|  10|      6|     63|
[05/28 17:12:07   2176s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:07   2176s] #
[05/28 17:12:07   2176s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4149.04 (MB), peak = 4454.85 (MB)
[05/28 17:12:07   2176s] #start 16th optimization iteration ...
[05/28 17:12:15   2183s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:15   2183s] #   number of violations = 64
[05/28 17:12:15   2183s] #
[05/28 17:12:15   2183s] #  By Layer and Type:
[05/28 17:12:15   2183s] #
[05/28 17:12:15   2183s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:15   2183s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:12:15   2183s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:15   2183s] #  M1     |      4|    17|     9|      7|      3|  10|      4|     54|
[05/28 17:12:15   2183s] #  M2     |      3|     0|     2|      1|      0|   1|      3|     10|
[05/28 17:12:15   2183s] #  Totals |      7|    17|    11|      8|      3|  11|      7|     64|
[05/28 17:12:15   2183s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:15   2183s] #
[05/28 17:12:15   2183s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4149.44 (MB), peak = 4454.85 (MB)
[05/28 17:12:15   2183s] #start 17th optimization iteration ...
[05/28 17:12:23   2192s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:23   2192s] #   number of violations = 64
[05/28 17:12:23   2192s] #
[05/28 17:12:23   2192s] #  By Layer and Type:
[05/28 17:12:23   2192s] #
[05/28 17:12:23   2192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:23   2192s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:12:23   2192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:23   2192s] #  M1     |      2|    16|     9|      8|      5|  11|      4|     55|
[05/28 17:12:23   2192s] #  M2     |      2|     0|     4|      1|      0|   0|      2|      9|
[05/28 17:12:23   2192s] #  Totals |      4|    16|    13|      9|      5|  11|      6|     64|
[05/28 17:12:23   2192s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:23   2192s] #
[05/28 17:12:23   2192s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4149.44 (MB), peak = 4454.85 (MB)
[05/28 17:12:23   2192s] #start 18th optimization iteration ...
[05/28 17:12:33   2201s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:33   2201s] #   number of violations = 54
[05/28 17:12:33   2201s] #
[05/28 17:12:33   2201s] #  By Layer and Type:
[05/28 17:12:33   2201s] #
[05/28 17:12:33   2201s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 17:12:33   2201s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| C2MCon| Enc| Totals|
[05/28 17:12:33   2201s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 17:12:33   2201s] #  M1     |      2|    17|     7|      6|      4|      3|   8|     47|
[05/28 17:12:33   2201s] #  M2     |      2|     0|     4|      1|      0|      0|   0|      7|
[05/28 17:12:33   2201s] #  Totals |      4|    17|    11|      7|      4|      3|   8|     54|
[05/28 17:12:33   2201s] #---------+-------+------+------+-------+-------+-------+----+-------+
[05/28 17:12:33   2201s] #
[05/28 17:12:33   2201s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4149.24 (MB), peak = 4454.85 (MB)
[05/28 17:12:33   2201s] #start 19th optimization iteration ...
[05/28 17:12:37   2206s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:37   2206s] #   number of violations = 70
[05/28 17:12:37   2206s] #
[05/28 17:12:37   2206s] #  By Layer and Type:
[05/28 17:12:37   2206s] #
[05/28 17:12:37   2206s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:37   2206s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:12:37   2206s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:37   2206s] #  M1     |      2|    15|     9|      8|      7|  10|      5|     56|
[05/28 17:12:37   2206s] #  M2     |      3|     0|     4|      2|      0|   0|      5|     14|
[05/28 17:12:37   2206s] #  Totals |      5|    15|    13|     10|      7|  10|     10|     70|
[05/28 17:12:37   2206s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:37   2206s] #
[05/28 17:12:37   2206s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4149.12 (MB), peak = 4454.85 (MB)
[05/28 17:12:37   2206s] #start 20th optimization iteration ...
[05/28 17:12:41   2209s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:41   2209s] #   number of violations = 67
[05/28 17:12:41   2209s] #
[05/28 17:12:41   2209s] #  By Layer and Type:
[05/28 17:12:41   2209s] #
[05/28 17:12:41   2209s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:41   2209s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:12:41   2209s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:41   2209s] #  M1     |      2|    14|    10|      9|      5|  11|      4|     55|
[05/28 17:12:41   2209s] #  M2     |      4|     0|     2|      1|      0|   0|      5|     12|
[05/28 17:12:41   2209s] #  Totals |      6|    14|    12|     10|      5|  11|      9|     67|
[05/28 17:12:41   2209s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:41   2209s] #
[05/28 17:12:41   2209s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4148.37 (MB), peak = 4454.85 (MB)
[05/28 17:12:41   2209s] #start 21th optimization iteration ...
[05/28 17:12:46   2215s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:46   2215s] #   number of violations = 65
[05/28 17:12:46   2215s] #
[05/28 17:12:46   2215s] #  By Layer and Type:
[05/28 17:12:46   2215s] #
[05/28 17:12:46   2215s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:46   2215s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:12:46   2215s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:46   2215s] #  M1     |      2|    17|     7|      6|      6|   9|      3|     50|
[05/28 17:12:46   2215s] #  M2     |      3|     0|     4|      2|      0|   0|      6|     15|
[05/28 17:12:46   2215s] #  Totals |      5|    17|    11|      8|      6|   9|      9|     65|
[05/28 17:12:46   2215s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:46   2215s] #
[05/28 17:12:47   2215s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4148.68 (MB), peak = 4454.85 (MB)
[05/28 17:12:47   2215s] #start 22th optimization iteration ...
[05/28 17:12:53   2221s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:12:53   2221s] #   number of violations = 65
[05/28 17:12:53   2221s] #
[05/28 17:12:53   2221s] #  By Layer and Type:
[05/28 17:12:53   2221s] #
[05/28 17:12:53   2221s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:53   2221s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:12:53   2221s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:53   2221s] #  M1     |      2|    13|    11|     10|      5|  11|      3|     55|
[05/28 17:12:53   2221s] #  M2     |      3|     0|     3|      1|      0|   0|      3|     10|
[05/28 17:12:53   2221s] #  Totals |      5|    13|    14|     11|      5|  11|      6|     65|
[05/28 17:12:53   2221s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:12:53   2221s] #
[05/28 17:12:53   2221s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4148.78 (MB), peak = 4454.85 (MB)
[05/28 17:12:53   2221s] #start 23th optimization iteration ...
[05/28 17:13:02   2230s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:02   2230s] #   number of violations = 78
[05/28 17:13:02   2230s] #
[05/28 17:13:02   2230s] #  By Layer and Type:
[05/28 17:13:02   2230s] #
[05/28 17:13:02   2230s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:02   2230s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:13:02   2230s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:02   2230s] #  M1     |      3|    15|    10|      8|      7|  11|      4|     58|
[05/28 17:13:02   2230s] #  M2     |      3|     3|     7|      4|      0|   0|      3|     20|
[05/28 17:13:02   2230s] #  Totals |      6|    18|    17|     12|      7|  11|      7|     78|
[05/28 17:13:02   2230s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:02   2230s] #
[05/28 17:13:02   2230s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4155.73 (MB), peak = 4454.85 (MB)
[05/28 17:13:02   2230s] #start 24th optimization iteration ...
[05/28 17:13:12   2241s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:12   2241s] #   number of violations = 63
[05/28 17:13:12   2241s] #
[05/28 17:13:12   2241s] #  By Layer and Type:
[05/28 17:13:12   2241s] #
[05/28 17:13:12   2241s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:12   2241s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:13:12   2241s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:12   2241s] #  M1     |      2|    14|    10|      9|      4|   9|      3|     51|
[05/28 17:13:12   2241s] #  M2     |      3|     0|     5|      2|      0|   0|      2|     12|
[05/28 17:13:12   2241s] #  Totals |      5|    14|    15|     11|      4|   9|      5|     63|
[05/28 17:13:12   2241s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:12   2241s] #
[05/28 17:13:12   2241s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4155.93 (MB), peak = 4454.85 (MB)
[05/28 17:13:12   2241s] #start 25th optimization iteration ...
[05/28 17:13:17   2246s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:17   2246s] #   number of violations = 68
[05/28 17:13:17   2246s] #
[05/28 17:13:17   2246s] #  By Layer and Type:
[05/28 17:13:17   2246s] #
[05/28 17:13:17   2246s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:17   2246s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:13:17   2246s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:17   2246s] #  M1     |      3|    13|    12|     11|      4|  11|      4|     58|
[05/28 17:13:17   2246s] #  M2     |      2|     0|     4|      2|      0|   0|      2|     10|
[05/28 17:13:17   2246s] #  Totals |      5|    13|    16|     13|      4|  11|      6|     68|
[05/28 17:13:17   2246s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:17   2246s] #
[05/28 17:13:17   2246s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4153.52 (MB), peak = 4454.85 (MB)
[05/28 17:13:17   2246s] #start 26th optimization iteration ...
[05/28 17:13:22   2251s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:22   2251s] #   number of violations = 65
[05/28 17:13:22   2251s] #
[05/28 17:13:22   2251s] #  By Layer and Type:
[05/28 17:13:22   2251s] #
[05/28 17:13:22   2251s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:22   2251s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:13:22   2251s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:22   2251s] #  M1     |      3|    16|     8|      7|      4|  12|      5|     55|
[05/28 17:13:22   2251s] #  M2     |      1|     0|     5|      2|      0|   1|      1|     10|
[05/28 17:13:22   2251s] #  Totals |      4|    16|    13|      9|      4|  13|      6|     65|
[05/28 17:13:22   2251s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:22   2251s] #
[05/28 17:13:22   2251s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4152.91 (MB), peak = 4454.85 (MB)
[05/28 17:13:22   2251s] #start 27th optimization iteration ...
[05/28 17:13:28   2257s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:28   2257s] #   number of violations = 70
[05/28 17:13:28   2257s] #
[05/28 17:13:28   2257s] #  By Layer and Type:
[05/28 17:13:28   2257s] #
[05/28 17:13:28   2257s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:28   2257s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:13:28   2257s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:28   2257s] #  M1     |      3|    15|     9|      8|      4|  12|      5|     56|
[05/28 17:13:28   2257s] #  M2     |      2|     0|     6|      2|      0|   2|      2|     14|
[05/28 17:13:28   2257s] #  Totals |      5|    15|    15|     10|      4|  14|      7|     70|
[05/28 17:13:28   2257s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:28   2257s] #
[05/28 17:13:28   2257s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4150.93 (MB), peak = 4454.85 (MB)
[05/28 17:13:28   2257s] #start 28th optimization iteration ...
[05/28 17:13:35   2264s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:35   2264s] #   number of violations = 61
[05/28 17:13:35   2264s] #
[05/28 17:13:35   2264s] #  By Layer and Type:
[05/28 17:13:35   2264s] #
[05/28 17:13:35   2264s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:35   2264s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:13:35   2264s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:35   2264s] #  M1     |      3|    15|     9|      8|      4|  10|      3|     52|
[05/28 17:13:35   2264s] #  M2     |      2|     0|     3|      2|      0|   1|      1|      9|
[05/28 17:13:35   2264s] #  Totals |      5|    15|    12|     10|      4|  11|      4|     61|
[05/28 17:13:35   2264s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:35   2264s] #
[05/28 17:13:35   2264s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4148.22 (MB), peak = 4454.85 (MB)
[05/28 17:13:35   2264s] #start 29th optimization iteration ...
[05/28 17:13:44   2272s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:44   2272s] #   number of violations = 59
[05/28 17:13:44   2272s] #
[05/28 17:13:44   2272s] #  By Layer and Type:
[05/28 17:13:44   2272s] #
[05/28 17:13:44   2272s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:44   2272s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:13:44   2272s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:44   2272s] #  M1     |      2|    14|    10|      9|      3|  10|      3|     51|
[05/28 17:13:44   2272s] #  M2     |      2|     0|     3|      2|      0|   0|      1|      8|
[05/28 17:13:44   2272s] #  Totals |      4|    14|    13|     11|      3|  10|      4|     59|
[05/28 17:13:44   2272s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:44   2272s] #
[05/28 17:13:44   2272s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4147.33 (MB), peak = 4454.85 (MB)
[05/28 17:13:44   2272s] #start 30th optimization iteration ...
[05/28 17:13:53   2282s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:53   2282s] #   number of violations = 71
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #  By Layer and Type:
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:53   2282s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:13:53   2282s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:53   2282s] #  M1     |      3|    14|    11|     10|      5|  10|      5|     58|
[05/28 17:13:53   2282s] #  M2     |      4|     0|     4|      1|      0|   0|      4|     13|
[05/28 17:13:53   2282s] #  Totals |      7|    14|    15|     11|      5|  10|      9|     71|
[05/28 17:13:53   2282s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #cpu time = 00:00:10, elapsed time = 00:00:09, memory = 4146.80 (MB), peak = 4454.85 (MB)
[05/28 17:13:53   2282s] #Complete Detail Routing.
[05/28 17:13:53   2282s] #Total wire length = 6255 um.
[05/28 17:13:53   2282s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER M1 = 151 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER M2 = 1506 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C1 = 1966 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C2 = 1612 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C3 = 1018 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C4 = 2 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER JA = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER QA = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER QB = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER LB = 0 um.
[05/28 17:13:53   2282s] #Total number of vias = 8957
[05/28 17:13:53   2282s] #Total number of multi-cut vias = 1785 ( 19.9%)
[05/28 17:13:53   2282s] #Total number of single cut vias = 7172 ( 80.1%)
[05/28 17:13:53   2282s] #Up-Via Summary (total 8957):
[05/28 17:13:53   2282s] #                   single-cut          multi-cut      Total
[05/28 17:13:53   2282s] #-----------------------------------------------------------
[05/28 17:13:53   2282s] # M1              1234 ( 84.6%)       224 ( 15.4%)       1458
[05/28 17:13:53   2282s] # M2              3087 ( 79.0%)       823 ( 21.0%)       3910
[05/28 17:13:53   2282s] # C1              2049 ( 80.4%)       501 ( 19.6%)       2550
[05/28 17:13:53   2282s] # C2               798 ( 77.1%)       237 ( 22.9%)       1035
[05/28 17:13:53   2282s] # C3                 4 (100.0%)         0 (  0.0%)          4
[05/28 17:13:53   2282s] #-----------------------------------------------------------
[05/28 17:13:53   2282s] #                 7172 ( 80.1%)      1785 ( 19.9%)       8957 
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #Total number of DRC violations = 71
[05/28 17:13:53   2282s] ### Time Record (Detail Routing) is uninstalled.
[05/28 17:13:53   2282s] #Cpu time = 00:05:07
[05/28 17:13:53   2282s] #Elapsed time = 00:05:06
[05/28 17:13:53   2282s] #Increased memory = 12.35 (MB)
[05/28 17:13:53   2282s] #Total memory = 4146.80 (MB)
[05/28 17:13:53   2282s] #Peak memory = 4454.85 (MB)
[05/28 17:13:53   2282s] ### Time Record (Antenna Fixing) is installed.
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #start routing for process antenna violation fix ...
[05/28 17:13:53   2282s] ### Time Record (Data Preparation) is installed.
[05/28 17:13:53   2282s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:13:53   2282s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #  By Layer and Type:
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:53   2282s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:13:53   2282s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:53   2282s] #  M1     |      3|    14|    11|     10|      5|  10|      5|     58|
[05/28 17:13:53   2282s] #  M2     |      4|     0|     4|      1|      0|   0|      4|     13|
[05/28 17:13:53   2282s] #  Totals |      7|    14|    15|     11|      5|  10|      9|     71|
[05/28 17:13:53   2282s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4146.97 (MB), peak = 4454.85 (MB)
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #Total wire length = 6255 um.
[05/28 17:13:53   2282s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER M1 = 151 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER M2 = 1506 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C1 = 1966 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C2 = 1612 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C3 = 1018 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C4 = 2 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER JA = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER QA = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER QB = 0 um.
[05/28 17:13:53   2282s] #Total wire length on LAYER LB = 0 um.
[05/28 17:13:53   2282s] #Total number of vias = 8957
[05/28 17:13:53   2282s] #Total number of multi-cut vias = 1785 ( 19.9%)
[05/28 17:13:53   2282s] #Total number of single cut vias = 7172 ( 80.1%)
[05/28 17:13:53   2282s] #Up-Via Summary (total 8957):
[05/28 17:13:53   2282s] #                   single-cut          multi-cut      Total
[05/28 17:13:53   2282s] #-----------------------------------------------------------
[05/28 17:13:53   2282s] # M1              1234 ( 84.6%)       224 ( 15.4%)       1458
[05/28 17:13:53   2282s] # M2              3087 ( 79.0%)       823 ( 21.0%)       3910
[05/28 17:13:53   2282s] # C1              2049 ( 80.4%)       501 ( 19.6%)       2550
[05/28 17:13:53   2282s] # C2               798 ( 77.1%)       237 ( 22.9%)       1035
[05/28 17:13:53   2282s] # C3                 4 (100.0%)         0 (  0.0%)          4
[05/28 17:13:53   2282s] #-----------------------------------------------------------
[05/28 17:13:53   2282s] #                 7172 ( 80.1%)      1785 ( 19.9%)       8957 
[05/28 17:13:53   2282s] #
[05/28 17:13:53   2282s] #Total number of DRC violations = 71
[05/28 17:13:53   2282s] #Total number of process antenna violations = 0
[05/28 17:13:53   2282s] #Total number of net violated process antenna rule = 0
[05/28 17:13:53   2282s] #
[05/28 17:13:54   2282s] #
[05/28 17:13:54   2282s] #Total wire length = 6255 um.
[05/28 17:13:54   2282s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER M1 = 151 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER M2 = 1506 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER C1 = 1966 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER C2 = 1612 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER C3 = 1018 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER C4 = 2 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER JA = 0 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER QA = 0 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER QB = 0 um.
[05/28 17:13:54   2282s] #Total wire length on LAYER LB = 0 um.
[05/28 17:13:54   2282s] #Total number of vias = 8957
[05/28 17:13:54   2282s] #Total number of multi-cut vias = 1785 ( 19.9%)
[05/28 17:13:54   2282s] #Total number of single cut vias = 7172 ( 80.1%)
[05/28 17:13:54   2282s] #Up-Via Summary (total 8957):
[05/28 17:13:54   2282s] #                   single-cut          multi-cut      Total
[05/28 17:13:54   2282s] #-----------------------------------------------------------
[05/28 17:13:54   2282s] # M1              1234 ( 84.6%)       224 ( 15.4%)       1458
[05/28 17:13:54   2282s] # M2              3087 ( 79.0%)       823 ( 21.0%)       3910
[05/28 17:13:54   2282s] # C1              2049 ( 80.4%)       501 ( 19.6%)       2550
[05/28 17:13:54   2282s] # C2               798 ( 77.1%)       237 ( 22.9%)       1035
[05/28 17:13:54   2282s] # C3                 4 (100.0%)         0 (  0.0%)          4
[05/28 17:13:54   2282s] #-----------------------------------------------------------
[05/28 17:13:54   2282s] #                 7172 ( 80.1%)      1785 ( 19.9%)       8957 
[05/28 17:13:54   2282s] #
[05/28 17:13:54   2282s] #Total number of DRC violations = 71
[05/28 17:13:54   2282s] #Total number of process antenna violations = 0
[05/28 17:13:54   2282s] #Total number of net violated process antenna rule = 0
[05/28 17:13:54   2282s] #
[05/28 17:13:54   2282s] ### Gcell dirty-map stats: routing = 17.36%, dirty-area = 10.15%
[05/28 17:13:54   2282s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 17:13:54   2282s] ### Time Record (Data Preparation) is installed.
[05/28 17:13:54   2282s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:13:54   2282s] ### Time Record (Post Route Via Swapping) is installed.
[05/28 17:13:54   2282s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:13:54   2282s] #
[05/28 17:13:54   2282s] #Start Post Route via swapping...
[05/28 17:13:54   2282s] #17.36% of area are rerouted by ECO routing.
[05/28 17:13:58   2287s] #   number of violations = 66
[05/28 17:13:58   2287s] #
[05/28 17:13:58   2287s] #  By Layer and Type:
[05/28 17:13:58   2287s] #
[05/28 17:13:58   2287s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:58   2287s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:13:58   2287s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:58   2287s] #  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
[05/28 17:13:58   2287s] #  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
[05/28 17:13:58   2287s] #  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
[05/28 17:13:58   2287s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:13:58   2287s] #
[05/28 17:13:58   2287s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4150.48 (MB), peak = 4454.85 (MB)
[05/28 17:13:58   2287s] #CELL_VIEW TOP,init has 66 DRC violations
[05/28 17:13:58   2287s] #Total number of DRC violations = 66
[05/28 17:13:58   2287s] #Total number of process antenna violations = 0
[05/28 17:13:58   2287s] #Total number of net violated process antenna rule = 0
[05/28 17:13:58   2287s] #Post Route via swapping is done.
[05/28 17:13:58   2287s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/28 17:13:58   2287s] #Total wire length = 6255 um.
[05/28 17:13:58   2287s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER M1 = 151 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER M2 = 1506 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER C1 = 1966 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER C2 = 1612 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER C3 = 1018 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER C4 = 2 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER JA = 0 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER QA = 0 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER QB = 0 um.
[05/28 17:13:58   2287s] #Total wire length on LAYER LB = 0 um.
[05/28 17:13:58   2287s] #Total number of vias = 8957
[05/28 17:13:58   2287s] #Total number of multi-cut vias = 7106 ( 79.3%)
[05/28 17:13:58   2287s] #Total number of single cut vias = 1851 ( 20.7%)
[05/28 17:13:58   2287s] #Up-Via Summary (total 8957):
[05/28 17:13:58   2287s] #                   single-cut          multi-cut      Total
[05/28 17:13:58   2287s] #-----------------------------------------------------------
[05/28 17:13:58   2287s] # M1               737 ( 50.5%)       721 ( 49.5%)       1458
[05/28 17:13:58   2287s] # M2               825 ( 21.1%)      3085 ( 78.9%)       3910
[05/28 17:13:58   2287s] # C1               252 (  9.9%)      2298 ( 90.1%)       2550
[05/28 17:13:58   2287s] # C2                37 (  3.6%)       998 ( 96.4%)       1035
[05/28 17:13:58   2287s] # C3                 0 (  0.0%)         4 (100.0%)          4
[05/28 17:13:58   2287s] #-----------------------------------------------------------
[05/28 17:13:58   2287s] #                 1851 ( 20.7%)      7106 ( 79.3%)       8957 
[05/28 17:13:58   2287s] #
[05/28 17:13:58   2287s] ### Time Record (Data Preparation) is installed.
[05/28 17:13:58   2287s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:13:58   2287s] ### Time Record (Post Route Wire Spreading) is installed.
[05/28 17:13:58   2287s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:13:58   2287s] #
[05/28 17:13:58   2287s] #Start Post Route wire spreading..
[05/28 17:13:58   2287s] ### Time Record (Data Preparation) is installed.
[05/28 17:13:58   2287s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:13:58   2287s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:13:58   2287s] #
[05/28 17:13:58   2287s] #Start DRC checking..
[05/28 17:14:00   2288s] #   number of violations = 66
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] #  By Layer and Type:
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:00   2288s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:14:00   2288s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:00   2288s] #  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
[05/28 17:14:00   2288s] #  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
[05/28 17:14:00   2288s] #  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
[05/28 17:14:00   2288s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4155.43 (MB), peak = 4454.85 (MB)
[05/28 17:14:00   2288s] #CELL_VIEW TOP,init has 66 DRC violations
[05/28 17:14:00   2288s] #Total number of DRC violations = 66
[05/28 17:14:00   2288s] #Total number of process antenna violations = 0
[05/28 17:14:00   2288s] #Total number of net violated process antenna rule = 0
[05/28 17:14:00   2288s] ### Time Record (Data Preparation) is installed.
[05/28 17:14:00   2288s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] #Start data preparation for wire spreading...
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] #Data preparation is done on Wed May 28 17:14:00 2025
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] ### track-assign engine-init starts on Wed May 28 17:14:00 2025 with memory = 4150.14 (MB), peak = 4454.85 (MB)
[05/28 17:14:00   2288s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] #Start Post Route Wire Spread.
[05/28 17:14:00   2288s] #Done with 152 horizontal wires in 5 hboxes and 108 vertical wires in 5 hboxes.
[05/28 17:14:00   2288s] #Complete Post Route Wire Spread.
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] #Total wire length = 6295 um.
[05/28 17:14:00   2288s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER M1 = 151 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER M2 = 1512 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER C1 = 1971 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER C2 = 1629 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER C3 = 1030 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER C4 = 2 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER JA = 0 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER QA = 0 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER QB = 0 um.
[05/28 17:14:00   2288s] #Total wire length on LAYER LB = 0 um.
[05/28 17:14:00   2288s] #Total number of vias = 8957
[05/28 17:14:00   2288s] #Total number of multi-cut vias = 7106 ( 79.3%)
[05/28 17:14:00   2288s] #Total number of single cut vias = 1851 ( 20.7%)
[05/28 17:14:00   2288s] #Up-Via Summary (total 8957):
[05/28 17:14:00   2288s] #                   single-cut          multi-cut      Total
[05/28 17:14:00   2288s] #-----------------------------------------------------------
[05/28 17:14:00   2288s] # M1               737 ( 50.5%)       721 ( 49.5%)       1458
[05/28 17:14:00   2288s] # M2               825 ( 21.1%)      3085 ( 78.9%)       3910
[05/28 17:14:00   2288s] # C1               252 (  9.9%)      2298 ( 90.1%)       2550
[05/28 17:14:00   2288s] # C2                37 (  3.6%)       998 ( 96.4%)       1035
[05/28 17:14:00   2288s] # C3                 0 (  0.0%)         4 (100.0%)          4
[05/28 17:14:00   2288s] #-----------------------------------------------------------
[05/28 17:14:00   2288s] #                 1851 ( 20.7%)      7106 ( 79.3%)       8957 
[05/28 17:14:00   2288s] #
[05/28 17:14:00   2288s] ### Time Record (Data Preparation) is installed.
[05/28 17:14:00   2288s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:14:00   2289s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:14:00   2289s] #
[05/28 17:14:00   2289s] #Start DRC checking..
[05/28 17:14:01   2290s] #   number of violations = 66
[05/28 17:14:01   2290s] #
[05/28 17:14:01   2290s] #  By Layer and Type:
[05/28 17:14:01   2290s] #
[05/28 17:14:01   2290s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:01   2290s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:14:01   2290s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:01   2290s] #  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
[05/28 17:14:01   2290s] #  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
[05/28 17:14:01   2290s] #  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
[05/28 17:14:01   2290s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:01   2290s] #
[05/28 17:14:01   2290s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4153.99 (MB), peak = 4454.85 (MB)
[05/28 17:14:01   2290s] #CELL_VIEW TOP,init has 66 DRC violations
[05/28 17:14:01   2290s] #Total number of DRC violations = 66
[05/28 17:14:01   2290s] #Total number of process antenna violations = 0
[05/28 17:14:01   2290s] #Total number of net violated process antenna rule = 0
[05/28 17:14:02   2290s] #   number of violations = 66
[05/28 17:14:02   2290s] #
[05/28 17:14:02   2290s] #  By Layer and Type:
[05/28 17:14:02   2290s] #
[05/28 17:14:02   2290s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:02   2290s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:14:02   2290s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:02   2290s] #  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
[05/28 17:14:02   2290s] #  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
[05/28 17:14:02   2290s] #  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
[05/28 17:14:02   2290s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:14:02   2290s] #
[05/28 17:14:02   2290s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4151.12 (MB), peak = 4454.85 (MB)
[05/28 17:14:02   2290s] #CELL_VIEW TOP,init has 66 DRC violations
[05/28 17:14:02   2290s] #Total number of DRC violations = 66
[05/28 17:14:02   2290s] #Total number of process antenna violations = 0
[05/28 17:14:02   2290s] #Total number of net violated process antenna rule = 0
[05/28 17:14:02   2290s] #Post Route wire spread is done.
[05/28 17:14:02   2290s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/28 17:14:02   2290s] #Total wire length = 6295 um.
[05/28 17:14:02   2290s] #Total half perimeter of net bounding box = 5029 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER M1 = 151 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER M2 = 1512 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER C1 = 1971 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER C2 = 1629 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER C3 = 1030 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER C4 = 2 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER JA = 0 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER QA = 0 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER QB = 0 um.
[05/28 17:14:02   2290s] #Total wire length on LAYER LB = 0 um.
[05/28 17:14:02   2290s] #Total number of vias = 8957
[05/28 17:14:02   2290s] #Total number of multi-cut vias = 7106 ( 79.3%)
[05/28 17:14:02   2290s] #Total number of single cut vias = 1851 ( 20.7%)
[05/28 17:14:02   2290s] #Up-Via Summary (total 8957):
[05/28 17:14:02   2290s] #                   single-cut          multi-cut      Total
[05/28 17:14:02   2290s] #-----------------------------------------------------------
[05/28 17:14:02   2290s] # M1               737 ( 50.5%)       721 ( 49.5%)       1458
[05/28 17:14:02   2290s] # M2               825 ( 21.1%)      3085 ( 78.9%)       3910
[05/28 17:14:02   2290s] # C1               252 (  9.9%)      2298 ( 90.1%)       2550
[05/28 17:14:02   2290s] # C2                37 (  3.6%)       998 ( 96.4%)       1035
[05/28 17:14:02   2290s] # C3                 0 (  0.0%)         4 (100.0%)          4
[05/28 17:14:02   2290s] #-----------------------------------------------------------
[05/28 17:14:02   2290s] #                 1851 ( 20.7%)      7106 ( 79.3%)       8957 
[05/28 17:14:02   2290s] #
[05/28 17:14:02   2290s] #detailRoute Statistics:
[05/28 17:14:02   2290s] #Cpu time = 00:05:16
[05/28 17:14:02   2290s] #Elapsed time = 00:05:15
[05/28 17:14:02   2290s] #Increased memory = 8.94 (MB)
[05/28 17:14:02   2290s] #Total memory = 4143.39 (MB)
[05/28 17:14:02   2290s] #Peak memory = 4454.85 (MB)
[05/28 17:14:02   2290s] ### global_detail_route design signature (141): route=394233196 flt_obj=0 vio=437693277 shield_wire=1
[05/28 17:14:02   2290s] ### Time Record (DB Export) is installed.
[05/28 17:14:02   2290s] ### export design design signature (142): route=394233196 fixed_route=741117533 flt_obj=0 vio=437693277 swire=282492057 shield_wire=1 net_attr=1735261895 dirty_area=0 del_dirty_area=0 cell=1617475971 placement=1587788918 pin_access=2145396590 inst_pattern=1072887693 inst_orient=2032881701 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/28 17:14:02   2290s] ### Time Record (DB Export) is uninstalled.
[05/28 17:14:02   2290s] ### Time Record (Post Callback) is installed.
[05/28 17:14:02   2290s] ### Time Record (Post Callback) is uninstalled.
[05/28 17:14:02   2290s] #
[05/28 17:14:02   2290s] #globalDetailRoute statistics:
[05/28 17:14:02   2290s] #Cpu time = 00:06:09
[05/28 17:14:02   2290s] #Elapsed time = 00:06:23
[05/28 17:14:02   2290s] #Increased memory = 71.59 (MB)
[05/28 17:14:02   2290s] #Total memory = 4123.64 (MB)
[05/28 17:14:02   2290s] #Peak memory = 4454.85 (MB)
[05/28 17:14:02   2290s] #Number of warnings = 45
[05/28 17:14:02   2290s] #Total number of warnings = 168
[05/28 17:14:02   2290s] #Number of fails = 0
[05/28 17:14:02   2290s] #Total number of fails = 0
[05/28 17:14:02   2290s] #Complete globalDetailRoute on Wed May 28 17:14:02 2025
[05/28 17:14:02   2290s] #
[05/28 17:14:02   2290s] ### import design signature (143): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2145396590 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:14:02   2290s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 17:14:02   2290s] % End globalDetailRoute (date=05/28 17:14:02, total cpu=0:06:09, real=0:06:23, peak res=4454.8M, current mem=4121.0M)
[05/28 17:14:03   2291s] #Default setup view is reset to view_slow_mission.
[05/28 17:14:03   2291s] #Default setup view is reset to view_slow_mission.
[05/28 17:14:03   2291s] AAE_INFO: Post Route call back at the end of routeDesign
[05/28 17:14:03   2291s] #routeDesign: cpu time = 00:07:11, elapsed time = 00:07:25, memory = 4103.08 (MB), peak = 4454.85 (MB)
[05/28 17:14:03   2291s] ### Time Record (routeDesign) is uninstalled.
[05/28 17:14:03   2291s] #
[05/28 17:14:03   2291s] #  Scalability Statistics
[05/28 17:14:03   2291s] #
[05/28 17:14:03   2291s] #----------------------------+---------+-------------+------------+
[05/28 17:14:03   2291s] #  routeDesign               | cpu time| elapsed time| scalability|
[05/28 17:14:03   2291s] #----------------------------+---------+-------------+------------+
[05/28 17:14:03   2291s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/28 17:14:03   2291s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/28 17:14:03   2291s] #  Timing Data Generation    | 00:00:50|     00:01:04|         0.8|
[05/28 17:14:03   2291s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/28 17:14:03   2291s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/28 17:14:03   2291s] #  Cell Pin Access           | 00:00:57|     00:00:57|         1.0|
[05/28 17:14:03   2291s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/28 17:14:03   2291s] #  Data Preparation          | 00:00:03|     00:00:03|         1.0|
[05/28 17:14:03   2291s] #  Global Routing            | 00:00:01|     00:00:01|         1.0|
[05/28 17:14:03   2291s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[05/28 17:14:03   2291s] #  Detail Routing            | 00:05:09|     00:05:08|         1.0|
[05/28 17:14:03   2291s] #  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
[05/28 17:14:03   2291s] #  Post Route Via Swapping   | 00:00:05|     00:00:05|         1.0|
[05/28 17:14:03   2291s] #  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
[05/28 17:14:03   2291s] #  Entire Command            | 00:07:11|     00:07:25|         1.0|
[05/28 17:14:03   2291s] #----------------------------+---------+-------------+------------+
[05/28 17:14:03   2291s] #
[05/28 17:14:03   2291s] 
[05/28 17:14:03   2291s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:14:03   2291s] Severity  ID               Count  Summary                                  
[05/28 17:14:03   2291s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/28 17:14:03   2291s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/28 17:14:03   2291s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/28 17:14:03   2291s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/28 17:14:03   2291s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/28 17:14:03   2291s] WARNING   NRIF-95             55  Option setNanoRouteMode -routeTopRouting...
[05/28 17:14:03   2291s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/28 17:14:03   2291s] *** Message Summary: 111 warning(s), 0 error(s)
[05/28 17:14:03   2291s] 
[05/28 17:14:03   2291s] #% End routeDesign (date=05/28 17:14:03, total cpu=0:07:11, real=0:07:26, peak res=4454.8M, current mem=4103.1M)
[05/28 17:14:03   2291s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/28 17:14:03   2291s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[05/28 17:14:03   2291s] <CMD> optDesign -postRoute -setup -hold -drv
[05/28 17:14:03   2291s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4103.1M, totSessionCpu=0:38:12 **
[05/28 17:14:03   2291s] 
[05/28 17:14:03   2291s] Active Setup views: view_slow_mission 
[05/28 17:14:03   2291s] *** optDesign #1 [begin] () : totSession cpu/real = 0:38:12.4/0:42:13.8 (0.9), mem = 4195.3M
[05/28 17:14:03   2291s] Info: 1 threads available for lower-level modules during optimization.
[05/28 17:14:03   2291s] GigaOpt running with 1 threads.
[05/28 17:14:03   2291s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:38:12.4/0:42:13.8 (0.9), mem = 4195.3M
[05/28 17:14:03   2291s] **INFO: User settings:
[05/28 17:14:03   2291s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 17:14:03   2291s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 17:14:03   2291s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 17:14:03   2291s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 17:14:03   2291s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 17:14:03   2291s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 17:14:03   2291s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 17:14:03   2291s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 17:14:03   2291s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 17:14:03   2291s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 17:14:03   2291s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 17:14:03   2291s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/28 17:14:03   2291s] setDesignMode -powerEffort                                                                high
[05/28 17:14:03   2291s] setDesignMode -process                                                                    22
[05/28 17:14:03   2291s] setDesignMode -propagateActivity                                                          true
[05/28 17:14:03   2291s] setExtractRCMode -coupling_c_th                                                           3
[05/28 17:14:03   2291s] setExtractRCMode -engine                                                                  preRoute
[05/28 17:14:03   2291s] setExtractRCMode -relative_c_th                                                           0.03
[05/28 17:14:03   2291s] setExtractRCMode -total_c_th                                                              5
[05/28 17:14:03   2291s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[05/28 17:14:03   2291s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 17:14:03   2291s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 17:14:03   2291s] setDelayCalMode -engine                                                                   aae
[05/28 17:14:03   2291s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 17:14:03   2291s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 17:14:03   2291s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 17:14:03   2291s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 17:14:03   2291s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 17:14:03   2291s] setOptMode -opt_drv_margin                                                                0
[05/28 17:14:03   2291s] setOptMode -opt_exp_pre_route_auto_flow_update                                            true
[05/28 17:14:03   2291s] setOptMode -opt_drv                                                                       true
[05/28 17:14:03   2291s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/28 17:14:03   2291s] setOptMode -opt_hold_target_slack                                                         0.05
[05/28 17:14:03   2291s] setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
[05/28 17:14:03   2291s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 17:14:03   2291s] setOptMode -opt_preserve_all_sequential                                                   false
[05/28 17:14:03   2291s] setOptMode -opt_setup_target_slack                                                        0
[05/28 17:14:03   2291s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 17:14:03   2291s] setPlaceMode -place_detail_check_route                                                    true
[05/28 17:14:03   2291s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 17:14:03   2291s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 17:14:03   2291s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 17:14:03   2291s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 17:14:03   2291s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 17:14:03   2291s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 17:14:03   2291s] setAnalysisMode -checkType                                                                setup
[05/28 17:14:03   2291s] setAnalysisMode -clkSrcPath                                                               true
[05/28 17:14:03   2291s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 17:14:03   2291s] setAnalysisMode -cppr                                                                     both
[05/28 17:14:03   2291s] setAnalysisMode -skew                                                                     true
[05/28 17:14:03   2291s] setAnalysisMode -usefulSkew                                                               true
[05/28 17:14:03   2291s] 
[05/28 17:14:03   2291s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 17:14:03   2291s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 17:14:03   2291s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 17:14:03   2291s] 
[05/28 17:14:03   2291s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:14:03   2291s] Switching SI Aware to true by default in postroute mode   
[05/28 17:14:03   2291s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/28 17:14:03   2291s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/28 17:14:03   2291s] OPERPROF: Starting DPlace-Init at level 1, MEM:4211.3M, EPOCH TIME: 1748466843.654218
[05/28 17:14:03   2291s] Processing tracks to init pin-track alignment.
[05/28 17:14:03   2291s] z: 1, totalTracks: 1
[05/28 17:14:03   2291s] z: 3, totalTracks: 1
[05/28 17:14:03   2291s] z: 5, totalTracks: 1
[05/28 17:14:03   2291s] z: 7, totalTracks: 1
[05/28 17:14:03   2291s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:14:03   2291s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:14:03   2291s] Initializing Route Infrastructure for color support ...
[05/28 17:14:03   2291s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4211.3M, EPOCH TIME: 1748466843.654978
[05/28 17:14:03   2291s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:4211.3M, EPOCH TIME: 1748466843.659175
[05/28 17:14:03   2291s] Route Infrastructure Initialized for color support successfully.
[05/28 17:14:03   2291s] Cell TOP LLGs are deleted
[05/28 17:14:03   2291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:03   2291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:03   2291s] # Building TOP llgBox search-tree.
[05/28 17:14:03   2291s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:14:03   2291s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4211.3M, EPOCH TIME: 1748466843.675285
[05/28 17:14:03   2291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:03   2291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:03   2291s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4211.3M, EPOCH TIME: 1748466843.676520
[05/28 17:14:03   2291s] Max number of tech site patterns supported in site array is 256.
[05/28 17:14:03   2291s] Core basic site is GF22_DST
[05/28 17:14:03   2291s] Processing tracks to init pin-track alignment.
[05/28 17:14:03   2291s] z: 1, totalTracks: 1
[05/28 17:14:03   2291s] z: 3, totalTracks: 1
[05/28 17:14:03   2291s] z: 5, totalTracks: 1
[05/28 17:14:03   2291s] z: 7, totalTracks: 1
[05/28 17:14:03   2291s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:14:03   2291s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:14:03   2291s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:14:03   2291s] SiteArray: use 995,328 bytes
[05/28 17:14:03   2291s] SiteArray: current memory after site array memory allocation 4211.3M
[05/28 17:14:03   2291s] SiteArray: FP blocked sites are writable
[05/28 17:14:03   2291s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:14:03   2291s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4211.3M, EPOCH TIME: 1748466843.874309
[05/28 17:14:03   2291s] Process 27079 wires and vias for routing blockage analysis
[05/28 17:14:03   2291s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:4211.3M, EPOCH TIME: 1748466843.880725
[05/28 17:14:03   2292s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:14:03   2292s] Atter site array init, number of instance map data is 0.
[05/28 17:14:03   2292s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.283, MEM:4211.3M, EPOCH TIME: 1748466843.959902
[05/28 17:14:03   2292s] 
[05/28 17:14:03   2292s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:14:03   2292s] 
[05/28 17:14:03   2292s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:14:03   2292s] OPERPROF:     Starting CMU at level 3, MEM:4211.3M, EPOCH TIME: 1748466843.961440
[05/28 17:14:03   2292s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:4211.3M, EPOCH TIME: 1748466843.966551
[05/28 17:14:03   2292s] 
[05/28 17:14:03   2292s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 17:14:03   2292s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.300, REAL:0.292, MEM:4211.3M, EPOCH TIME: 1748466843.967141
[05/28 17:14:03   2292s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4211.3M, EPOCH TIME: 1748466843.967229
[05/28 17:14:03   2292s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4211.3M, EPOCH TIME: 1748466843.967582
[05/28 17:14:03   2292s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4211.3MB).
[05/28 17:14:03   2292s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.315, MEM:4211.3M, EPOCH TIME: 1748466843.969564
[05/28 17:14:03   2292s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4211.3M, EPOCH TIME: 1748466843.969878
[05/28 17:14:03   2292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:03   2292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:03   2292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:03   2292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:14:04   2292s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:4166.3M, EPOCH TIME: 1748466844.004313
[05/28 17:14:04   2292s] Effort level <high> specified for reg2reg path_group
[05/28 17:14:04   2292s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 17:14:04   2292s] #################################################################################
[05/28 17:14:04   2292s] # Design Stage: PostRoute
[05/28 17:14:04   2292s] # Design Name: TOP
[05/28 17:14:04   2292s] # Design Mode: 22nm
[05/28 17:14:04   2292s] # Analysis Mode: MMMC OCV 
[05/28 17:14:04   2292s] # Parasitics Mode: No SPEF/RCDB 
[05/28 17:14:04   2292s] # Signoff Settings: SI On 
[05/28 17:14:04   2292s] #################################################################################
[05/28 17:14:05   2292s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 4177.9M) ***
[05/28 17:14:05   2293s] Processing average sequential pin duty cycle 
[05/28 17:14:05   2293s] Processing average sequential pin duty cycle 
[05/28 17:14:05   2293s] 
[05/28 17:14:05   2293s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:18:11   2539s] Processing average sequential pin duty cycle 
[05/28 17:21:45   2754s] **INFO: Using Advanced Metric Collection system.
[05/28 17:21:45   2754s] **optDesign ... cpu = 0:07:43, real = 0:07:42, mem = 4160.7M, totSessionCpu=0:45:56 **
[05/28 17:21:45   2754s] Existing Dirty Nets : 0
[05/28 17:21:45   2754s] New Signature Flow (optDesignCheckOptions) ....
[05/28 17:21:45   2754s] #Taking db snapshot
[05/28 17:21:45   2754s] #Taking db snapshot ... done
[05/28 17:21:45   2754s] OPERPROF: Starting checkPlace at level 1, MEM:4111.2M, EPOCH TIME: 1748467305.660239
[05/28 17:21:45   2754s] Processing tracks to init pin-track alignment.
[05/28 17:21:45   2754s] z: 1, totalTracks: 1
[05/28 17:21:45   2754s] z: 3, totalTracks: 1
[05/28 17:21:45   2754s] z: 5, totalTracks: 1
[05/28 17:21:45   2754s] z: 7, totalTracks: 1
[05/28 17:21:45   2754s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 17:21:45   2754s] #spOpts: rpCkHalo=4 
[05/28 17:21:45   2754s] Initializing Route Infrastructure for color support ...
[05/28 17:21:45   2754s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4111.2M, EPOCH TIME: 1748467305.660943
[05/28 17:21:45   2754s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:4111.2M, EPOCH TIME: 1748467305.667659
[05/28 17:21:45   2754s] Route Infrastructure Initialized for color support successfully.
[05/28 17:21:45   2754s] Cell TOP LLGs are deleted
[05/28 17:21:45   2754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] # Building TOP llgBox search-tree.
[05/28 17:21:45   2754s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:21:45   2754s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4111.2M, EPOCH TIME: 1748467305.683701
[05/28 17:21:45   2754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4111.2M, EPOCH TIME: 1748467305.684595
[05/28 17:21:45   2754s] Max number of tech site patterns supported in site array is 256.
[05/28 17:21:45   2754s] Core basic site is GF22_DST
[05/28 17:21:45   2754s] Processing tracks to init pin-track alignment.
[05/28 17:21:45   2754s] z: 1, totalTracks: 1
[05/28 17:21:45   2754s] z: 3, totalTracks: 1
[05/28 17:21:45   2754s] z: 5, totalTracks: 1
[05/28 17:21:45   2754s] z: 7, totalTracks: 1
[05/28 17:21:45   2754s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 17:21:45   2754s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:21:45   2754s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:21:45   2754s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:21:45   2754s] SiteArray: use 995,328 bytes
[05/28 17:21:45   2754s] SiteArray: current memory after site array memory allocation 4111.2M
[05/28 17:21:45   2754s] SiteArray: FP blocked sites are writable
[05/28 17:21:45   2754s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:21:45   2754s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4111.2M, EPOCH TIME: 1748467305.861507
[05/28 17:21:45   2754s] Process 27079 wires and vias for routing blockage analysis
[05/28 17:21:45   2754s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:4111.2M, EPOCH TIME: 1748467305.867970
[05/28 17:21:45   2754s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:21:45   2754s] Atter site array init, number of instance map data is 0.
[05/28 17:21:45   2754s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.185, MEM:4111.2M, EPOCH TIME: 1748467305.869373
[05/28 17:21:45   2754s] 
[05/28 17:21:45   2754s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:21:45   2754s] 
[05/28 17:21:45   2754s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:21:45   2754s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.187, MEM:4111.2M, EPOCH TIME: 1748467305.870698
[05/28 17:21:45   2754s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4111.2M, EPOCH TIME: 1748467305.870855
[05/28 17:21:45   2754s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:21:45   2754s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4111.2M, EPOCH TIME: 1748467305.871879
[05/28 17:21:45   2754s] Begin checking placement ... (start mem=4111.2M, init mem=4111.2M)
[05/28 17:21:45   2754s] Begin checking exclusive groups violation ...
[05/28 17:21:45   2754s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 17:21:45   2754s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 17:21:45   2754s] 
[05/28 17:21:45   2754s] Running CheckPlace using 1 thread in normal mode...
[05/28 17:21:45   2754s] 
[05/28 17:21:45   2754s] ...checkPlace normal is done!
[05/28 17:21:45   2754s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4111.2M, EPOCH TIME: 1748467305.894222
[05/28 17:21:45   2754s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:4111.2M, EPOCH TIME: 1748467305.895586
[05/28 17:21:45   2754s] *info: Placed = 1443          
[05/28 17:21:45   2754s] *info: Unplaced = 0           
[05/28 17:21:45   2754s] Placement Density:11.71%(1298/11082)
[05/28 17:21:45   2754s] Placement Density (including fixed std cells):11.71%(1298/11082)
[05/28 17:21:45   2754s] Cell TOP LLGs are deleted
[05/28 17:21:45   2754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1443).
[05/28 17:21:45   2754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] # Resetting pin-track-align track data.
[05/28 17:21:45   2754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4111.2M)
[05/28 17:21:45   2754s] OPERPROF: Finished checkPlace at level 1, CPU:0.240, REAL:0.241, MEM:4111.2M, EPOCH TIME: 1748467305.901396
[05/28 17:21:45   2754s] #optDebug: { P: 22 W: 6195 FE: standard PE: high LDR: 0.5}
[05/28 17:21:45   2754s]  Initial DC engine is -> aae
[05/28 17:21:45   2754s]  
[05/28 17:21:45   2754s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/28 17:21:45   2754s]  
[05/28 17:21:45   2754s]  
[05/28 17:21:45   2754s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/28 17:21:45   2754s]  
[05/28 17:21:45   2754s] Reset EOS DB
[05/28 17:21:45   2754s] Ignoring AAE DB Resetting ...
[05/28 17:21:45   2754s]  Set Options for AAE Based Opt flow 
[05/28 17:21:45   2754s] *** optDesign -postRoute ***
[05/28 17:21:45   2754s] DRC Margin: user margin 0.0; extra margin 0
[05/28 17:21:45   2754s] Setup Target Slack: user slack 0
[05/28 17:21:45   2754s] Hold Target Slack: user slack 0.05
[05/28 17:21:45   2754s] **INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[05/28 17:21:45   2754s] Cell TOP LLGs are deleted
[05/28 17:21:45   2754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4111.2M, EPOCH TIME: 1748467305.930647
[05/28 17:21:45   2754s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:45   2754s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4111.2M, EPOCH TIME: 1748467305.931128
[05/28 17:21:45   2754s] Max number of tech site patterns supported in site array is 256.
[05/28 17:21:45   2754s] Core basic site is GF22_DST
[05/28 17:21:46   2755s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:21:46   2755s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:21:46   2755s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:21:46   2755s] SiteArray: use 995,328 bytes
[05/28 17:21:46   2755s] SiteArray: current memory after site array memory allocation 4111.2M
[05/28 17:21:46   2755s] SiteArray: FP blocked sites are writable
[05/28 17:21:46   2755s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4111.2M, EPOCH TIME: 1748467306.128821
[05/28 17:21:46   2755s] Process 585 wires and vias for routing blockage analysis
[05/28 17:21:46   2755s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4111.2M, EPOCH TIME: 1748467306.129002
[05/28 17:21:46   2755s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:21:46   2755s] Atter site array init, number of instance map data is 0.
[05/28 17:21:46   2755s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.277, MEM:4111.2M, EPOCH TIME: 1748467306.207895
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:21:46   2755s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.279, MEM:4111.2M, EPOCH TIME: 1748467306.209655
[05/28 17:21:46   2755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:46   2755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:21:46   2755s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:07:43.8/0:07:43.0 (1.0), totSession cpu/real = 0:45:56.3/0:49:56.7 (0.9), mem = 4111.2M
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s] =============================================================================================
[05/28 17:21:46   2755s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[05/28 17:21:46   2755s] =============================================================================================
[05/28 17:21:46   2755s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:21:46   2755s] ---------------------------------------------------------------------------------------------
[05/28 17:21:46   2755s] [ PowerInterfaceInit     ]      1   0:00:00.2  (   0.0 % )     0:00:01.4 /  0:00:01.3    0.9
[05/28 17:21:46   2755s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:21:46   2755s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:21:46   2755s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:21:46   2755s] [ PropagateActivity      ]      1   0:00:01.2  (   0.3 % )     0:00:01.2 /  0:00:01.1    0.9
[05/28 17:21:46   2755s] [ MISC                   ]          0:07:41.0  (  99.6 % )     0:07:41.0 /  0:07:42.0    1.0
[05/28 17:21:46   2755s] ---------------------------------------------------------------------------------------------
[05/28 17:21:46   2755s]  InitOpt #1 TOTAL                   0:07:43.0  ( 100.0 % )     0:07:43.0 /  0:07:43.8    1.0
[05/28 17:21:46   2755s] ---------------------------------------------------------------------------------------------
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s] ** INFO : this run is activating 'postRoute' automaton
[05/28 17:21:46   2755s] **INFO: flowCheckPoint #1 InitialSummary
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s] Power view               = view_slow_mission
[05/28 17:21:46   2755s] Number of VT partitions  = 2
[05/28 17:21:46   2755s] Standard cells in design = 1371
[05/28 17:21:46   2755s] Instances in design      = 1124
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s] Instance distribution across the VT partitions:
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s]  LVT : inst = 975 (86.7%), cells = 728 (53.10%)
[05/28 17:21:46   2755s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 975 (86.7%)
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s]  HVT : inst = 149 (13.3%), cells = 613 (44.71%)
[05/28 17:21:46   2755s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.3%)
[05/28 17:21:46   2755s] 
[05/28 17:21:46   2755s] Reporting took 0 sec
[05/28 17:21:46   2755s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:21:46   2755s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:21:46   2755s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:21:46   2755s] ### Net info: total nets: 1147
[05/28 17:21:46   2755s] ### Net info: dirty nets: 0
[05/28 17:21:46   2755s] ### Net info: marked as disconnected nets: 0
[05/28 17:21:46   2755s] ### Net info: fully routed nets: 1145
[05/28 17:21:46   2755s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:21:46   2755s] ### Net info: unrouted nets: 0
[05/28 17:21:46   2755s] ### Net info: re-extraction nets: 0
[05/28 17:21:46   2755s] ### Net info: ignored nets: 0
[05/28 17:21:46   2755s] ### Net info: skip routing nets: 0
[05/28 17:21:46   2755s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:46   2755s] ### import design signature (144): route=1090631980 fixed_route=1090631980 flt_obj=0 vio=2019498957 swire=282492057 shield_wire=1 net_attr=1220160421 dirty_area=0 del_dirty_area=0 cell=1617475971 placement=1587788918 pin_access=2145396590 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/28 17:21:46   2755s] #Extract in post route mode
[05/28 17:21:46   2755s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 17:21:46   2755s] #Fast data preparation for tQuantus.
[05/28 17:21:46   2755s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:46   2755s] #Start routing data preparation on Wed May 28 17:21:46 2025
[05/28 17:21:46   2755s] #
[05/28 17:21:46   2755s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:46   2755s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:46   2755s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:21:46   2755s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:21:46   2755s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:21:46   2755s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:21:46   2755s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:21:46   2755s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:21:46   2755s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:21:46   2755s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:21:46   2755s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:21:46   2755s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:21:46   2755s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:21:46   2755s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:21:46   2755s] #Regenerating Ggrids automatically.
[05/28 17:21:46   2755s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:21:46   2755s] #Using automatically generated G-grids.
[05/28 17:21:46   2755s] #Done routing data preparation.
[05/28 17:21:46   2755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4160.81 (MB), peak = 4454.85 (MB)
[05/28 17:21:46   2755s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:46   2755s] #Start routing data preparation on Wed May 28 17:21:46 2025
[05/28 17:21:46   2755s] #
[05/28 17:21:46   2755s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:46   2755s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:46   2755s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:21:46   2755s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:21:46   2755s] #pin_access_rlayer=3(C1)
[05/28 17:21:46   2755s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:21:46   2755s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:21:46   2755s] #enable_dpt_layer_shield=F
[05/28 17:21:46   2755s] #has_line_end_grid=F
[05/28 17:21:46   2755s] #Regenerating Ggrids automatically.
[05/28 17:21:46   2755s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:21:46   2755s] #Using automatically generated G-grids.
[05/28 17:21:47   2756s] #Done routing data preparation.
[05/28 17:21:47   2756s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4169.53 (MB), peak = 4454.85 (MB)
[05/28 17:21:47   2756s] #
[05/28 17:21:47   2756s] #Start tQuantus RC extraction...
[05/28 17:21:47   2756s] #Start building rc corner(s)...
[05/28 17:21:47   2756s] #Number of RC Corner = 2
[05/28 17:21:47   2756s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 17:21:47   2756s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 17:21:48   2757s] #(i=11, n=11 2000)
[05/28 17:21:48   2757s] #M1 -> M1 (1)
[05/28 17:21:48   2757s] #M2 -> M2 (2)
[05/28 17:21:48   2757s] #C1 -> C1 (3)
[05/28 17:21:48   2757s] #C2 -> C2 (4)
[05/28 17:21:48   2757s] #C3 -> C3 (5)
[05/28 17:21:48   2757s] #C4 -> C4 (6)
[05/28 17:21:48   2757s] #C5 -> C5 (7)
[05/28 17:21:48   2757s] #JA -> JA (8)
[05/28 17:21:48   2757s] #QA -> QA (9)
[05/28 17:21:48   2757s] #QB -> QB (10)
[05/28 17:21:48   2757s] #LB -> LB (11)
[05/28 17:21:49   2757s] #SADV-On
[05/28 17:21:49   2757s] # Corner(s) : 
[05/28 17:21:49   2757s] #rc_fast [25.00] 
[05/28 17:21:49   2757s] #rc_slow [25.00]
[05/28 17:21:51   2759s] # Corner id: 0
[05/28 17:21:51   2759s] # Layout Scale: 1.000000
[05/28 17:21:51   2759s] # Has Metal Fill model: yes
[05/28 17:21:51   2759s] # Temperature was set
[05/28 17:21:51   2759s] # Temperature : 25.000000
[05/28 17:21:51   2759s] # Ref. Temp   : 25.000000
[05/28 17:21:51   2759s] # Corner id: 1
[05/28 17:21:51   2759s] # Layout Scale: 1.000000
[05/28 17:21:51   2759s] # Has Metal Fill model: yes
[05/28 17:21:51   2759s] # Temperature was set
[05/28 17:21:51   2759s] # Temperature : 25.000000
[05/28 17:21:51   2759s] # Ref. Temp   : 25.000000
[05/28 17:21:51   2759s] #total pattern=286 [22, 2124]
[05/28 17:21:51   2759s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 17:21:51   2759s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 17:21:51   2759s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 17:21:51   2759s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 17:21:51   2759s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 17:21:51   2759s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 17:21:51   2759s] #number model r/c [2,2] [22,2124] read
[05/28 17:21:52   2759s] #0 rcmodel(s) requires rebuild
[05/28 17:21:52   2759s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4209.60 (MB), peak = 4454.85 (MB)
[05/28 17:21:52   2759s] #Finish check_net_pin_list step Enter extract
[05/28 17:21:52   2759s] #Start init net ripin tree building
[05/28 17:21:52   2759s] #Finish init net ripin tree building
[05/28 17:21:52   2759s] #Cpu time = 00:00:00
[05/28 17:21:52   2759s] #Elapsed time = 00:00:00
[05/28 17:21:52   2759s] #Increased memory = 0.00 (MB)
[05/28 17:21:52   2759s] #Total memory = 4209.60 (MB)
[05/28 17:21:52   2759s] #Peak memory = 4454.85 (MB)
[05/28 17:21:52   2759s] #begin processing metal fill model file
[05/28 17:21:52   2759s] #end processing metal fill model file
[05/28 17:21:52   2759s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:52   2759s] #Length limit = 200 pitches
[05/28 17:21:52   2759s] #opt mode = 2
[05/28 17:21:52   2759s] #Finish check_net_pin_list step Fix net pin list
[05/28 17:21:52   2759s] #Start generate extraction boxes.
[05/28 17:21:52   2759s] #
[05/28 17:21:52   2759s] #Extract using 30 x 30 Hboxes
[05/28 17:21:52   2759s] #4x4 initial hboxes
[05/28 17:21:52   2759s] #Use area based hbox pruning.
[05/28 17:21:52   2759s] #0/0 hboxes pruned.
[05/28 17:21:52   2759s] #Complete generating extraction boxes.
[05/28 17:21:52   2759s] #Start step Extraction
[05/28 17:21:52   2759s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 17:21:52   2759s] #Process 0 special clock nets for rc extraction
[05/28 17:21:52   2759s] #Total 1145 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 17:21:52   2760s] #Run Statistics for Extraction:
[05/28 17:21:52   2760s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 17:21:52   2760s] #   Increased memory =    13.67 (MB), total memory =  4223.29 (MB), peak memory =  4454.85 (MB)
[05/28 17:21:52   2760s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d
[05/28 17:21:53   2760s] #Finish registering nets and terms for rcdb.
[05/28 17:21:53   2760s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4214.94 (MB), peak = 4454.85 (MB)
[05/28 17:21:53   2760s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:53   2760s] #RC Statistics: 5999 Res, 2880 Ground Cap, 77 XCap (Edge to Edge)
[05/28 17:21:53   2760s] #RC V/H edge ratio: 0.11, Avg V/H Edge Length: 481.87 (2317), Avg L-Edge Length: 2574.98 (3389)
[05/28 17:21:53   2760s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d.
[05/28 17:21:53   2760s] #Start writing RC data.
[05/28 17:21:53   2760s] #Finish writing RC data
[05/28 17:21:53   2760s] #Finish writing rcdb with 7161 nodes, 6016 edges, and 156 xcaps
[05/28 17:21:53   2760s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4210.75 (MB), peak = 4454.85 (MB)
[05/28 17:21:53   2760s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d' ...
[05/28 17:21:53   2760s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d' for reading (mem: 4151.191M)
[05/28 17:21:53   2760s] Reading RCDB with compressed RC data.
[05/28 17:21:53   2760s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d' for content verification (mem: 4151.191M)
[05/28 17:21:53   2760s] Reading RCDB with compressed RC data.
[05/28 17:21:53   2760s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d': 0 access done (mem: 4151.191M)
[05/28 17:21:53   2760s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d': 0 access done (mem: 4151.191M)
[05/28 17:21:53   2760s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4151.191M)
[05/28 17:21:53   2760s] Following multi-corner parasitics specified:
[05/28 17:21:53   2760s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d (rcdb)
[05/28 17:21:53   2760s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d' for reading (mem: 4151.191M)
[05/28 17:21:53   2760s] Reading RCDB with compressed RC data.
[05/28 17:21:53   2760s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d specified
[05/28 17:21:53   2760s] Cell TOP, hinst 
[05/28 17:21:53   2760s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d) for hinst (top) of cell (TOP);
[05/28 17:21:53   2760s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d': 0 access done (mem: 4151.191M)
[05/28 17:21:53   2760s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4151.191M)
[05/28 17:21:53   2760s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_IlNKEW.rcdb.d/TOP.rcdb.d' for reading (mem: 4151.191M)
[05/28 17:21:53   2760s] Reading RCDB with compressed RC data.
[05/28 17:21:54   2761s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_IlNKEW.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4151.195M)
[05/28 17:21:54   2761s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=4151.195M)
[05/28 17:21:54   2761s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 4151.195M)
[05/28 17:21:54   2761s] #
[05/28 17:21:54   2761s] #Restore RCDB.
[05/28 17:21:54   2761s] #
[05/28 17:21:54   2761s] #Complete tQuantus RC extraction.
[05/28 17:21:54   2761s] #Cpu time = 00:00:05
[05/28 17:21:54   2761s] #Elapsed time = 00:00:06
[05/28 17:21:54   2761s] #Increased memory = 41.95 (MB)
[05/28 17:21:54   2761s] #Total memory = 4211.48 (MB)
[05/28 17:21:54   2761s] #Peak memory = 4454.85 (MB)
[05/28 17:21:54   2761s] #
[05/28 17:21:54   2761s] #2 inserted nodes are removed
[05/28 17:21:54   2761s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 17:21:54   2761s] ### export design design signature (146): route=174012383 fixed_route=174012383 flt_obj=0 vio=2019498957 swire=282492057 shield_wire=1 net_attr=1340193647 dirty_area=0 del_dirty_area=0 cell=1617475971 placement=1587788918 pin_access=2145396590 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=741117533 sns=741117533
[05/28 17:21:54   2761s] ### import design signature (147): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2145396590 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:21:54   2761s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:54   2761s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:54   2761s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:54   2761s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:21:54   2761s] #Start Design Signature (0)
[05/28 17:21:54   2761s] #Finish Inst Signature in MT(37369952)
[05/28 17:21:54   2761s] #Finish Net Signature in MT(60994800)
[05/28 17:21:54   2761s] #Finish SNet Signature in MT (113186009)
[05/28 17:21:54   2761s] #Run time and memory report for RC extraction:
[05/28 17:21:54   2761s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:21:54   2761s] #Run Statistics for snet signature:
[05/28 17:21:54   2761s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:21:54   2761s] #   Increased memory =     0.01 (MB), total memory =  4200.83 (MB), peak memory =  4454.85 (MB)
[05/28 17:21:54   2761s] #Run Statistics for Net Final Signature:
[05/28 17:21:54   2761s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:21:54   2761s] #   Increased memory =     0.00 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
[05/28 17:21:54   2761s] #Run Statistics for Net launch:
[05/28 17:21:54   2761s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:21:54   2761s] #   Increased memory =     0.01 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
[05/28 17:21:54   2761s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:21:54   2761s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:21:54   2761s] #   Increased memory =     0.00 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
[05/28 17:21:54   2761s] #Run Statistics for net signature:
[05/28 17:21:54   2761s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:21:54   2761s] #   Increased memory =     0.01 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
[05/28 17:21:54   2761s] #Run Statistics for inst signature:
[05/28 17:21:54   2761s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:21:54   2761s] #   Increased memory =    -1.30 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
[05/28 17:21:54   2761s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_IlNKEW.rcdb.d/TOP.rcdb.d' for reading (mem: 4131.195M)
[05/28 17:21:54   2761s] Reading RCDB with compressed RC data.
[05/28 17:21:54   2761s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4133.2M)
[05/28 17:21:54   2761s] ** INFO: Initializing Glitch Interface
[05/28 17:21:54   2761s] AAE DB initialization (MEM=4173.81 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 17:21:54   2761s] ** INFO: Initializing Glitch Cache
[05/28 17:21:54   2761s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:02.9/0:50:04.8 (0.9), mem = 4173.8M
[05/28 17:21:54   2761s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[05/28 17:21:54   2761s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[05/28 17:21:54   2761s] OPTC: user 20.0
[05/28 17:21:54   2761s] 
[05/28 17:21:54   2761s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:21:54   2761s] Deleting Lib Analyzer.
[05/28 17:21:54   2761s] 
[05/28 17:21:54   2761s] TimeStamp Deleting Cell Server End ...
[05/28 17:21:54   2762s] Starting delay calculation for Hold views
[05/28 17:21:55   2762s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:21:55   2762s] #################################################################################
[05/28 17:21:55   2762s] # Design Stage: PostRoute
[05/28 17:21:55   2762s] # Design Name: TOP
[05/28 17:21:55   2762s] # Design Mode: 22nm
[05/28 17:21:55   2762s] # Analysis Mode: MMMC OCV 
[05/28 17:21:55   2762s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:21:55   2762s] # Signoff Settings: SI Off 
[05/28 17:21:55   2762s] #################################################################################
[05/28 17:21:55   2762s] Calculate late delays in OCV mode...
[05/28 17:21:55   2762s] Calculate early delays in OCV mode...
[05/28 17:21:55   2762s] Topological Sorting (REAL = 0:00:00.0, MEM = 4194.0M, InitMEM = 4194.0M)
[05/28 17:21:55   2762s] Start delay calculation (fullDC) (1 T). (MEM=4238.24)
[05/28 17:21:55   2762s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 17:21:55   2762s] Start AAE Lib Loading. (MEM=4202.07)
[05/28 17:21:55   2763s] End AAE Lib Loading. (MEM=4422.15 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 17:21:55   2763s] End AAE Lib Interpolated Model. (MEM=4422.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:21:56   2763s] Total number of fetched objects 1145
[05/28 17:21:56   2763s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:21:56   2763s] End delay calculation. (MEM=4324.61 CPU=0:00:00.3 REAL=0:00:01.0)
[05/28 17:22:00   2765s] End delay calculation (fullDC). (MEM=3620.78 CPU=0:00:02.4 REAL=0:00:05.0)
[05/28 17:22:00   2765s] *** CDM Built up (cpu=0:00:02.4  real=0:00:05.0  mem= 4247.8M) ***
[05/28 17:22:00   2765s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:46:07 mem=4255.8M)
[05/28 17:22:00   2765s] Done building cte hold timing graph (HoldAware) cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=0:46:07 mem=4255.8M ***
[05/28 17:22:00   2765s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[05/28 17:22:00   2765s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/28 17:22:01   2765s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/28 17:22:01   2766s] Starting delay calculation for Setup views
[05/28 17:22:01   2766s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:22:01   2766s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 17:22:01   2766s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:22:04   2767s] #################################################################################
[05/28 17:22:04   2767s] # Design Stage: PostRoute
[05/28 17:22:04   2767s] # Design Name: TOP
[05/28 17:22:04   2767s] # Design Mode: 22nm
[05/28 17:22:04   2767s] # Analysis Mode: MMMC OCV 
[05/28 17:22:04   2767s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:22:04   2767s] # Signoff Settings: SI On 
[05/28 17:22:04   2767s] #################################################################################
[05/28 17:22:05   2767s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:22:05   2767s] Setting infinite Tws ...
[05/28 17:22:05   2767s] First Iteration Infinite Tw... 
[05/28 17:22:05   2767s] Calculate early delays in OCV mode...
[05/28 17:22:05   2767s] Calculate late delays in OCV mode...
[05/28 17:22:05   2767s] Topological Sorting (REAL = 0:00:00.0, MEM = 4274.8M, InitMEM = 4274.8M)
[05/28 17:22:05   2767s] Start delay calculation (fullDC) (1 T). (MEM=3635.57)
[05/28 17:22:05   2767s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 17:22:05   2767s] End AAE Lib Interpolated Model. (MEM=4274.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:05   2768s] Total number of fetched objects 1145
[05/28 17:22:05   2768s] AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
[05/28 17:22:05   2768s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:05   2768s] End delay calculation. (MEM=3657.46 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 17:22:05   2768s] End delay calculation (fullDC). (MEM=3657.46 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 17:22:05   2768s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:22:05   2768s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4258.8M) ***
[05/28 17:22:05   2768s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4266.8M)
[05/28 17:22:05   2768s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:22:05   2768s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4266.8M)
[05/28 17:22:05   2768s] 
[05/28 17:22:05   2768s] Executing IPO callback for view pruning ..
[05/28 17:22:05   2768s] Starting SI iteration 2
[05/28 17:22:05   2768s] Calculate early delays in OCV mode...
[05/28 17:22:05   2768s] Calculate late delays in OCV mode...
[05/28 17:22:05   2768s] Start delay calculation (fullDC) (1 T). (MEM=3653.94)
[05/28 17:22:05   2768s] End AAE Lib Interpolated Model. (MEM=4192.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:05   2768s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:22:05   2768s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1145. 
[05/28 17:22:05   2768s] Total number of fetched objects 1145
[05/28 17:22:05   2768s] AAE_INFO-618: Total number of nets in the design is 1147,  0.1 percent of the nets selected for SI analysis
[05/28 17:22:05   2768s] End delay calculation. (MEM=3655.16 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 17:22:05   2768s] End delay calculation (fullDC). (MEM=3655.16 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:22:05   2768s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4243.1M) ***
[05/28 17:22:06   2769s] 
[05/28 17:22:06   2769s] Creating Lib Analyzer ...
[05/28 17:22:06   2769s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:22:06   2769s] 
[05/28 17:22:06   2769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:22:06   2769s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:22:06   2769s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:22:06   2769s] Summary for sequential cells identification: 
[05/28 17:22:06   2769s]   Identified SBFF number: 299
[05/28 17:22:06   2769s]   Identified MBFF number: 75
[05/28 17:22:06   2769s]   Identified SB Latch number: 22
[05/28 17:22:06   2769s]   Identified MB Latch number: 0
[05/28 17:22:06   2769s]   Not identified SBFF number: 15
[05/28 17:22:06   2769s]   Not identified MBFF number: 0
[05/28 17:22:06   2769s]   Not identified SB Latch number: 0
[05/28 17:22:06   2769s]   Not identified MB Latch number: 0
[05/28 17:22:06   2769s]   Number of sequential cells which are not FFs: 45
[05/28 17:22:06   2769s]  Visiting view : view_slow_mission
[05/28 17:22:06   2769s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 17:22:06   2769s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 17:22:06   2769s]  Visiting view : view_fast_mission
[05/28 17:22:06   2769s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 17:22:06   2769s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 17:22:06   2769s] TLC MultiMap info (StdDelay):
[05/28 17:22:06   2769s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 17:22:06   2769s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 17:22:06   2769s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 17:22:06   2769s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 17:22:06   2769s]  Setting StdDelay to: 6.1ps
[05/28 17:22:06   2769s] 
[05/28 17:22:06   2769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:22:06   2769s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/28 17:22:06   2769s] Type 'man IMPOPT-7077' for more detail.
[05/28 17:22:07   2770s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:22:07   2770s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 17:22:07   2770s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:22:07   2770s] 
[05/28 17:22:07   2770s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:22:08   2771s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:13 mem=4267.1M
[05/28 17:22:09   2772s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:13 mem=4267.1M
[05/28 17:22:09   2772s] Creating Lib Analyzer, finished. 
[05/28 17:22:09   2772s] *** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:08.0 totSessionCpu=0:46:13 mem=4267.1M)
[05/28 17:22:09   2772s] End AAE Lib Interpolated Model. (MEM=4267.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:09   2772s] ** INFO: Initializing Glitch Interface
[05/28 17:22:09   2772s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4267.1M, EPOCH TIME: 1748467329.380500
[05/28 17:22:09   2772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:09   2772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:09   2772s] 
[05/28 17:22:09   2772s] 
[05/28 17:22:09   2772s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:09   2772s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.273, MEM:4267.1M, EPOCH TIME: 1748467329.653813
[05/28 17:22:09   2772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:09   2772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:09   2772s] ** INFO: Initializing Glitch Interface
[05/28 17:22:09   2772s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.704  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------

[05/28 17:22:09   2772s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:10.7/0:00:15.4 (0.7), totSession cpu/real = 0:46:13.6/0:50:20.2 (0.9), mem = 4296.1M
[05/28 17:22:09   2772s] 
[05/28 17:22:09   2772s] =============================================================================================
[05/28 17:22:09   2772s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              23.10-p003_1
[05/28 17:22:09   2772s] =============================================================================================
[05/28 17:22:09   2772s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:22:09   2772s] ---------------------------------------------------------------------------------------------
[05/28 17:22:09   2772s] [ ViewPruning            ]      7   0:00:02.7  (  17.8 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 17:22:09   2772s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:22:09   2772s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:22:09   2772s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:09   2772s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:09   2772s] [ UpdateTimingGraph      ]      3   0:00:05.4  (  35.1 % )     0:00:14.1 /  0:00:09.6    0.7
[05/28 17:22:09   2772s] [ FullDelayCalc          ]      3   0:00:05.7  (  37.0 % )     0:00:05.7 /  0:00:03.1    0.5
[05/28 17:22:09   2772s] [ TimingUpdate           ]      6   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.0
[05/28 17:22:09   2772s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:22:09   2772s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:09   2772s] [ MISC                   ]          0:00:00.9  (   6.0 % )     0:00:00.9 /  0:00:00.7    0.7
[05/28 17:22:09   2772s] ---------------------------------------------------------------------------------------------
[05/28 17:22:09   2772s]  BuildHoldData #1 TOTAL             0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:10.7    0.7
[05/28 17:22:09   2772s] ---------------------------------------------------------------------------------------------
[05/28 17:22:09   2772s] 
[05/28 17:22:09   2772s] **optDesign ... cpu = 0:08:01, real = 0:08:06, mem = 4217.7M, totSessionCpu=0:46:14 **
[05/28 17:22:09   2772s] Begin: Collecting metrics
[05/28 17:22:09   2772s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.163 | 49.163 |   0 |        4.65 | 0:00:15  |        4224 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/28 17:22:09   2772s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4232.3M, current mem=4217.6M)

[05/28 17:22:09   2772s] End: Collecting metrics
[05/28 17:22:09   2772s] OPTC: m4 20.0 50.0
[05/28 17:22:10   2772s] OPTC: view 50.0
[05/28 17:22:10   2772s] Setting latch borrow mode to budget during optimization.
[05/28 17:22:10   2773s] Info: Done creating the CCOpt slew target map.
[05/28 17:22:10   2773s] **INFO: flowCheckPoint #2 OptimizationPass1
[05/28 17:22:10   2773s] *** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:14.1/0:50:20.9 (0.9), mem = 4217.1M
[05/28 17:22:10   2773s] Running CCOpt-PRO on entire clock network
[05/28 17:22:10   2773s] Net route status summary:
[05/28 17:22:10   2773s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:22:10   2773s]   Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:22:10   2773s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[05/28 17:22:10   2773s] Clock tree cells fixed by user: 0 out of 0
[05/28 17:22:10   2773s] PRO...
[05/28 17:22:10   2773s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/28 17:22:10   2773s] Initializing clock structures...
[05/28 17:22:10   2773s]   Creating own balancer
[05/28 17:22:10   2773s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/28 17:22:10   2773s]   Removing CTS place status from clock tree and sinks.
[05/28 17:22:10   2773s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[05/28 17:22:10   2773s]   Initializing legalizer
[05/28 17:22:10   2773s]   Using cell based legalization.
[05/28 17:22:10   2773s]   Leaving CCOpt scope - Initializing placement interface...
[05/28 17:22:10   2773s] OPERPROF: Starting DPlace-Init at level 1, MEM:4217.1M, EPOCH TIME: 1748467330.391354
[05/28 17:22:10   2773s] Processing tracks to init pin-track alignment.
[05/28 17:22:10   2773s] z: 1, totalTracks: 1
[05/28 17:22:10   2773s] z: 3, totalTracks: 1
[05/28 17:22:10   2773s] z: 5, totalTracks: 1
[05/28 17:22:10   2773s] z: 7, totalTracks: 1
[05/28 17:22:10   2773s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:22:10   2773s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:22:10   2773s] Initializing Route Infrastructure for color support ...
[05/28 17:22:10   2773s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4217.1M, EPOCH TIME: 1748467330.391807
[05/28 17:22:10   2773s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:4217.1M, EPOCH TIME: 1748467330.397222
[05/28 17:22:10   2773s] Route Infrastructure Initialized for color support successfully.
[05/28 17:22:10   2773s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:22:10   2773s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4217.1M, EPOCH TIME: 1748467330.410838
[05/28 17:22:10   2773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:10   2773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 17:22:10   2773s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.276, MEM:4217.1M, EPOCH TIME: 1748467330.686895
[05/28 17:22:10   2773s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4217.1M, EPOCH TIME: 1748467330.687014
[05/28 17:22:10   2773s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4217.1M, EPOCH TIME: 1748467330.687361
[05/28 17:22:10   2773s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4217.1MB).
[05/28 17:22:10   2773s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.297, MEM:4217.1M, EPOCH TIME: 1748467330.687996
[05/28 17:22:10   2773s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:22:10   2773s] Set min layer with default ( 2 )
[05/28 17:22:10   2773s] Set max layer with default ( 127 )
[05/28 17:22:10   2773s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:22:10   2773s] Min route layer (adjusted) = 2
[05/28 17:22:10   2773s] Max route layer (adjusted) = 11
[05/28 17:22:10   2773s] [PSP]    Load db... (mem=4.0M)
[05/28 17:22:10   2773s] [PSP]    Read data from FE... (mem=4.0M)
[05/28 17:22:10   2773s] (I)      Number of ignored instance 0
[05/28 17:22:10   2773s] (I)      Number of inbound cells 0
[05/28 17:22:10   2773s] (I)      Number of opened ILM blockages 0
[05/28 17:22:10   2773s] (I)      Number of instances temporarily fixed by detailed placement 224
[05/28 17:22:10   2773s] (I)      numMoveCells=1219, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/28 17:22:10   2773s] (I)      cell height: 540, count: 1443
[05/28 17:22:10   2773s] [PSP]    Read rows... (mem=4.0M)
[05/28 17:22:10   2773s] [PSP]    Done Read rows (cpu=0.000s, mem=4.0M)
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s] [PSP]    Done Read data from FE (cpu=0.000s, mem=4.0M)
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s] [PSP]    Done Load db (cpu=0.000s, mem=4.0M)
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s] [PSP]    Constructing placeable region... (mem=4.0M)
[05/28 17:22:10   2773s] (I)      Constructing bin map
[05/28 17:22:10   2773s] (I)      Initialize bin information with width=5400 height=5400
[05/28 17:22:10   2773s] (I)      Done constructing bin map
[05/28 17:22:10   2773s] [PSP]    Compute region effective width... (mem=4.0M)
[05/28 17:22:10   2773s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=4.0M)
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s] [PSP]    Done Constructing placeable region (cpu=0.000s, mem=4.0M)
[05/28 17:22:10   2773s] 
[05/28 17:22:10   2773s]   Legalizer reserving space for clock trees
[05/28 17:22:10   2773s]   Reconstructing clock tree datastructures, skew aware...
[05/28 17:22:10   2773s]     Validating CTS configuration...
[05/28 17:22:10   2773s]     Checking module port directions...
[05/28 17:22:10   2773s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:10   2773s]     Non-default CCOpt properties:
[05/28 17:22:10   2773s]       Public non-default CCOpt properties:
[05/28 17:22:10   2773s]         adjacent_rows_legal: true (default: false)
[05/28 17:22:10   2773s]         cell_density is set for at least one object
[05/28 17:22:10   2773s]         cell_halo_rows: 0 (default: 1)
[05/28 17:22:10   2773s]         cell_halo_sites: 0 (default: 4)
[05/28 17:22:10   2773s]         primary_delay_corner: dc_slow (default: )
[05/28 17:22:10   2773s]         route_type is set for at least one object
[05/28 17:22:10   2773s]         source_max_capacitance is set for at least one object
[05/28 17:22:10   2773s]         target_insertion_delay is set for at least one object
[05/28 17:22:10   2773s]         target_max_trans_sdc is set for at least one object
[05/28 17:22:10   2773s]         target_skew is set for at least one object
[05/28 17:22:10   2773s]       Private non-default CCOpt properties:
[05/28 17:22:10   2773s]         allow_non_fterm_identical_swaps: 0 (default: true)
[05/28 17:22:10   2773s]         clock_nets_detailed_routed: 1 (default: false)
[05/28 17:22:10   2773s]         cloning_copy_activity: 1 (default: false)
[05/28 17:22:10   2773s]         force_design_routing_status: 1 (default: auto)
[05/28 17:22:10   2773s]         last_virtual_delay_scaling_factor is set for at least one object
[05/28 17:22:10   2773s]         pro_enable_post_commit_delay_update: 1 (default: false)
[05/28 17:22:10   2773s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[05/28 17:22:10   2773s]     Route type trimming info:
[05/28 17:22:10   2773s]       No route type modifications were made.
[05/28 17:22:10   2773s]     SIAware is enabled.
[05/28 17:22:10   2773s] End AAE Lib Interpolated Model. (MEM=4217.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_2P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_32
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_3
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_24
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_20
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_S_16
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_8
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_4
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_32
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_D_16
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_9
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_6
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_4
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_3
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2P75
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_M_2
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_7P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_MN_8
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_8
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_4
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P75
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_32
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_24
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_2
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1P75
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_16
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_12
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_10
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_6P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_3
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_L_1
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_BUF_1
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s]     Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
[05/28 17:22:10   2773s]     Original list had 39 cells:
[05/28 17:22:10   2773s]     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
[05/28 17:22:10   2773s]     New trimmed list has 18 cells:
[05/28 17:22:10   2773s]     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_9
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_8
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_6
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_4
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_32
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_3
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_24
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_20
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_2
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_18
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_16
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_15
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_12
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_10
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_1
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_INV_0P75
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.01
[05/28 17:22:10   2773s]     Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
[05/28 17:22:10   2773s]     Original list had 18 cells:
[05/28 17:22:10   2773s]     UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/28 17:22:10   2773s]     New trimmed list has 17 cells:
[05/28 17:22:10   2773s]     UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_8
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_4
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_2
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V8_1
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_8
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_6
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_4
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_3
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_24
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_2
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_16
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_12
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V7_1
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_9
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_8
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_7
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_6
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_4
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_3
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_2
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P75
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1P5
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_16
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_13
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_12
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_11
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_1
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:10   2773s] (I)      Filtering out regions for small cell: UDB116SVT24_CKGTPLT_V5_0P75
[05/28 17:22:10   2773s]     Accumulated time to calculate placeable region: 0.02
[05/28 17:22:14   2776s] **WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
[05/28 17:22:14   2776s] Type 'man IMPCCOPT-2431' for more detail.
[05/28 17:22:16   2779s]     Clock tree balancer configuration for clock_tree clk:
[05/28 17:22:16   2779s]     Non-default CCOpt properties:
[05/28 17:22:16   2779s]       Public non-default CCOpt properties:
[05/28 17:22:16   2779s]         cell_density: 1 (default: 0.75)
[05/28 17:22:16   2779s]         route_type (leaf): default_route_type_leaf (default: default)
[05/28 17:22:16   2779s]         route_type (top): default_route_type_nonleaf (default: default)
[05/28 17:22:16   2779s]         route_type (trunk): default_route_type_nonleaf (default: default)
[05/28 17:22:16   2779s]         source_max_capacitance: 0.005 (default: auto)
[05/28 17:22:16   2779s]       No private non-default CCOpt properties
[05/28 17:22:16   2779s]     For power domain auto-default:
[05/28 17:22:16   2779s]       Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
[05/28 17:22:16   2779s]       Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
[05/28 17:22:16   2779s]       Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
[05/28 17:22:16   2779s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 11082.770um^2
[05/28 17:22:16   2779s]     Top Routing info:
[05/28 17:22:16   2779s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 17:22:16   2779s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:22:16   2779s]     Trunk Routing info:
[05/28 17:22:16   2779s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 17:22:16   2779s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:22:16   2779s]     Leaf Routing info:
[05/28 17:22:16   2779s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/28 17:22:16   2779s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:22:16   2779s]     For timing_corner dc_slow:setup, late and power domain auto-default:
[05/28 17:22:16   2779s]       Slew time target (leaf):    0.060ns
[05/28 17:22:16   2779s]       Slew time target (trunk):   0.060ns
[05/28 17:22:16   2779s]       Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
[05/28 17:22:16   2779s]       Buffer unit delay: 0.030ns
[05/28 17:22:16   2779s]       Buffer max distance: 247.294um
[05/28 17:22:16   2779s]     Fastest wire driving cells and distances:
[05/28 17:22:16   2779s]       Buffer    : {lib_cell:UDB116SVT24_BUF_16P5, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=231.428um, saturatedSlew=0.050ns, speed=4467.722um per ns, cellArea=7.308um^2 per 1000um}
[05/28 17:22:16   2779s]       Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=158.394um, saturatedSlew=0.038ns, speed=5117.738um per ns, cellArea=8.305um^2 per 1000um}
[05/28 17:22:16   2779s]       Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=219.750um, saturatedSlew=0.051ns, speed=3555.825um per ns, cellArea=18.243um^2 per 1000um}
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Logic Sizing Table:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     ----------------------------------------------------------
[05/28 17:22:16   2779s]     Cell    Instance count    Source    Eligible library cells
[05/28 17:22:16   2779s]     ----------------------------------------------------------
[05/28 17:22:16   2779s]       (empty table)
[05/28 17:22:16   2779s]     ----------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Clock tree balancer configuration for skew_group clk/mode_mission:
[05/28 17:22:16   2779s]      Created from constraint modes: {[mode_mission]}
[05/28 17:22:16   2779s]       Sources:                     pin clk
[05/28 17:22:16   2779s]       Total number of sinks:       224
[05/28 17:22:16   2779s]       Delay constrained sinks:     224
[05/28 17:22:16   2779s]       Constrains:                  default
[05/28 17:22:16   2779s]       Non-leaf sinks:              0
[05/28 17:22:16   2779s]       Ignore pins:                 0
[05/28 17:22:16   2779s]      Timing corner dc_slow:setup.late:
[05/28 17:22:16   2779s]       Skew target:                 0.030ns
[05/28 17:22:16   2779s]     Primary reporting skew groups are:
[05/28 17:22:16   2779s]     skew_group clk/mode_mission with 224 clock sinks
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Constraint summary
[05/28 17:22:16   2779s]     ==================
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Transition constraints are active in the following delay corners:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     dc_slow:setup.late
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Cap constraints are active in the following delay corners:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     dc_slow:setup.late
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Transition constraint summary:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     ------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
[05/28 17:22:16   2779s]     ------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     dc_slow:setup.late (primary)         -            -              -                 -
[05/28 17:22:16   2779s]                  -                     0.060         226       auto extracted    all
[05/28 17:22:16   2779s]     ------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Capacitance constraint summary:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     ----------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
[05/28 17:22:16   2779s]     ----------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     dc_slow:setup.late (primary)        -            -                       -                         -
[05/28 17:22:16   2779s]                  -                    0.005          1        source_max_capacitance_property    all
[05/28 17:22:16   2779s]     ----------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Clock DAG hash initial state: 10081381137744040948 1923991484055561004
[05/28 17:22:16   2779s]     CTS services accumulated run-time stats initial state:
[05/28 17:22:16   2779s]       delay calculator: calls=62651, total_wall_time=2.643s, mean_wall_time=0.042ms
[05/28 17:22:16   2779s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 17:22:16   2779s]       steiner router: calls=44534, total_wall_time=0.428s, mean_wall_time=0.010ms
[05/28 17:22:16   2779s]     Clock DAG stats initial state:
[05/28 17:22:16   2779s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 17:22:16   2779s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 17:22:16   2779s]       misc counts      : r=1, pp=0, mci=0
[05/28 17:22:16   2779s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 17:22:16   2779s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 17:22:16   2779s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 17:22:16   2779s] UM:*                                                                   InitialState
[05/28 17:22:16   2779s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
[05/28 17:22:16   2779s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Layer information for route type default_route_type_leaf:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     Layer    Preferred    Route    Res.          Cap.          RC
[05/28 17:22:16   2779s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     M1       N            V           8.420        0.183         1.540
[05/28 17:22:16   2779s]     M2       N            H          11.284        0.177         2.003
[05/28 17:22:16   2779s]     C1       Y            V           5.521        0.191         1.052
[05/28 17:22:16   2779s]     C2       Y            H           5.425        0.167         0.908
[05/28 17:22:16   2779s]     C3       N            V           5.425        0.168         0.911
[05/28 17:22:16   2779s]     C4       N            H           5.425        0.170         0.920
[05/28 17:22:16   2779s]     C5       N            V           5.425        0.170         0.923
[05/28 17:22:16   2779s]     JA       N            H           0.034        0.304         0.010
[05/28 17:22:16   2779s]     QA       N            V           0.006        0.374         0.002
[05/28 17:22:16   2779s]     QB       N            H           0.006        0.422         0.003
[05/28 17:22:16   2779s]     LB       N            V           0.007        0.455         0.003
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 17:22:16   2779s]     Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Layer information for route type default_route_type_nonleaf:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     Layer    Preferred    Route    Res.          Cap.          RC
[05/28 17:22:16   2779s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     M1       N            V          14.765        0.210         3.102
[05/28 17:22:16   2779s]     M2       N            H          20.553        0.184         3.778
[05/28 17:22:16   2779s]     C1       Y            V          12.709        0.216         2.742
[05/28 17:22:16   2779s]     C2       Y            H          12.752        0.186         2.378
[05/28 17:22:16   2779s]     C3       N            V          12.710        0.188         2.388
[05/28 17:22:16   2779s]     C4       N            H          12.702        0.191         2.431
[05/28 17:22:16   2779s]     C5       N            V          12.752        0.192         2.451
[05/28 17:22:16   2779s]     JA       N            H           0.034        0.378         0.013
[05/28 17:22:16   2779s]     QA       N            V           0.006        0.421         0.003
[05/28 17:22:16   2779s]     QB       N            H           0.006        0.468         0.003
[05/28 17:22:16   2779s]     LB       N            V           0.007        0.495         0.004
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
[05/28 17:22:16   2779s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Layer information for route type default_route_type_nonleaf:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     Layer    Preferred    Route    Res.          Cap.          RC
[05/28 17:22:16   2779s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     M1       N            V           8.420        0.183         1.540
[05/28 17:22:16   2779s]     M2       N            H          11.284        0.177         2.003
[05/28 17:22:16   2779s]     C1       Y            V           5.521        0.191         1.052
[05/28 17:22:16   2779s]     C2       Y            H           5.425        0.167         0.908
[05/28 17:22:16   2779s]     C3       N            V           5.425        0.168         0.911
[05/28 17:22:16   2779s]     C4       N            H           5.425        0.170         0.920
[05/28 17:22:16   2779s]     C5       N            V           5.425        0.170         0.923
[05/28 17:22:16   2779s]     JA       N            H           0.034        0.304         0.010
[05/28 17:22:16   2779s]     QA       N            V           0.006        0.374         0.002
[05/28 17:22:16   2779s]     QB       N            H           0.006        0.422         0.003
[05/28 17:22:16   2779s]     LB       N            V           0.007        0.455         0.003
[05/28 17:22:16   2779s]     --------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Via selection for estimated routes (rule default):
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     -------------------------------------------------------------
[05/28 17:22:16   2779s]     Layer    Via Cell    Res.      Cap.     RC       Top of Stack
[05/28 17:22:16   2779s]     Range                (Ohm)     (fF)     (fs)     Only
[05/28 17:22:16   2779s]     -------------------------------------------------------------
[05/28 17:22:16   2779s]     M1-M2    VIA01       14.000    0.013    0.178    false
[05/28 17:22:16   2779s]     M2-C1    VIA02       16.000    0.014    0.229    false
[05/28 17:22:16   2779s]     C1-C2    VIA03       14.000    0.013    0.188    false
[05/28 17:22:16   2779s]     C2-C3    VIA04       14.000    0.013    0.176    false
[05/28 17:22:16   2779s]     C3-C4    VIA05       14.000    0.012    0.174    false
[05/28 17:22:16   2779s]     C4-C5    VIA06       14.000    0.012    0.167    false
[05/28 17:22:16   2779s]     C5-JA    VIA07        0.340    0.552    0.188    false
[05/28 17:22:16   2779s]     JA-QA    VIA08        0.055    2.116    0.116    false
[05/28 17:22:16   2779s]     QA-QB    VIA09        0.055    1.290    0.071    false
[05/28 17:22:16   2779s]     QB-LB    VIA10        0.025    3.184    0.080    false
[05/28 17:22:16   2779s]     -------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/28 17:22:16   2779s] Type 'man IMPCCOPT-2314' for more detail.
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Ideal and dont_touch net fanout counts:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     -----------------------------------------------------------
[05/28 17:22:16   2779s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/28 17:22:16   2779s]     -----------------------------------------------------------
[05/28 17:22:16   2779s]           1            10                      0
[05/28 17:22:16   2779s]          11           100                      0
[05/28 17:22:16   2779s]         101          1000                      1
[05/28 17:22:16   2779s]        1001         10000                      0
[05/28 17:22:16   2779s]       10001           +                        0
[05/28 17:22:16   2779s]     -----------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Top ideal and dont_touch nets by fanout:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     ---------------------
[05/28 17:22:16   2779s]     Net name    Fanout ()
[05/28 17:22:16   2779s]     ---------------------
[05/28 17:22:16   2779s]     clk            224
[05/28 17:22:16   2779s]     ---------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     No dont_touch hnets found in the clock tree
[05/28 17:22:16   2779s]     No dont_touch hpins found in the clock network.
[05/28 17:22:16   2779s]     Checking for illegal sizes of clock logic instances...
[05/28 17:22:16   2779s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Filtering reasons for cell type: buffer
[05/28 17:22:16   2779s]     =======================================
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     -------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     Clock trees    Power domain    Reason                         Library cells
[05/28 17:22:16   2779s]     -------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     all            auto-default    Library trimming               { UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_2P75
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3P75
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_BUF_5 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_7P5
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_BUF_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_M_4
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_2P5
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_5 }
[05/28 17:22:16   2779s]     all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_6
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_BUF_S_8 }
[05/28 17:22:16   2779s]     -------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Filtering reasons for cell type: inverter
[05/28 17:22:16   2779s]     =========================================
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     ------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     Clock trees    Power domain    Reason                         Library cells
[05/28 17:22:16   2779s]     ------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     all            auto-default    Library trimming               { UDB116SVT24_INV_1P5 }
[05/28 17:22:16   2779s]     all            auto-default    Unbalanced rise/fall delays    { UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_10
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_20
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_3
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6
[05/28 17:22:16   2779s]                                                                     UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9 }
[05/28 17:22:16   2779s]     ------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Validating CTS configuration done. (took cpu=0:00:05.8 real=0:00:05.8)
[05/28 17:22:16   2779s]     CCOpt configuration status: all checks passed.
[05/28 17:22:16   2779s]   Reconstructing clock tree datastructures, skew aware done.
[05/28 17:22:16   2779s] Initializing clock structures done.
[05/28 17:22:16   2779s] PRO...
[05/28 17:22:16   2779s]   PRO active optimizations:
[05/28 17:22:16   2779s]    - DRV fixing with sizing
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   Detected clock skew data from CTS
[05/28 17:22:16   2779s]   ProEngine running partially connected to DB
[05/28 17:22:16   2779s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 17:22:16   2779s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:16   2779s]   Clock DAG hash PRO initial state: 10081381137744040948 1923991484055561004
[05/28 17:22:16   2779s]   CTS services accumulated run-time stats PRO initial state:
[05/28 17:22:16   2779s]     delay calculator: calls=62652, total_wall_time=2.643s, mean_wall_time=0.042ms
[05/28 17:22:16   2779s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 17:22:16   2779s]     steiner router: calls=44534, total_wall_time=0.428s, mean_wall_time=0.010ms
[05/28 17:22:16   2779s]   Clock DAG stats PRO initial state:
[05/28 17:22:16   2779s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 17:22:16   2779s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 17:22:16   2779s]     misc counts      : r=1, pp=0, mci=0
[05/28 17:22:16   2779s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 17:22:16   2779s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 17:22:16   2779s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 17:22:16   2779s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 17:22:16   2779s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 17:22:16   2779s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 17:22:16   2779s]   Clock DAG net violations PRO initial state:
[05/28 17:22:16   2779s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 17:22:16   2779s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/28 17:22:16   2779s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 17:22:16   2779s]   Primary reporting skew groups PRO initial state:
[05/28 17:22:16   2779s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 17:22:16   2779s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 17:22:16   2779s]   Skew group summary PRO initial state:
[05/28 17:22:16   2779s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 17:22:16   2779s]   Recomputing CTS skew targets...
[05/28 17:22:16   2779s]   Resolving skew group constraints...
[05/28 17:22:16   2779s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[05/28 17:22:16   2779s]   Resolving skew group constraints done.
[05/28 17:22:16   2779s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:16   2779s]   PRO Fixing DRVs...
[05/28 17:22:16   2779s]     Clock DAG hash before 'PRO Fixing DRVs': 10081381137744040948 1923991484055561004
[05/28 17:22:16   2779s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[05/28 17:22:16   2779s]       delay calculator: calls=62652, total_wall_time=2.643s, mean_wall_time=0.042ms
[05/28 17:22:16   2779s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 17:22:16   2779s]       steiner router: calls=44534, total_wall_time=0.428s, mean_wall_time=0.010ms
[05/28 17:22:16   2779s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:22:16   2779s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Statistics: Fix DRVs (cell sizing):
[05/28 17:22:16   2779s]     ===================================
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Cell changes by Net Type:
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     -------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/28 17:22:16   2779s]     -------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     top                0            0           0            0                    0                0
[05/28 17:22:16   2779s]     trunk              0            0           0            0                    0                0
[05/28 17:22:16   2779s]     leaf               0            0           0            0                    0                0
[05/28 17:22:16   2779s]     -------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     Total              0            0           0            0                    0                0
[05/28 17:22:16   2779s]     -------------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/28 17:22:16   2779s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/28 17:22:16   2779s]     
[05/28 17:22:16   2779s]     Clock DAG hash after 'PRO Fixing DRVs': 10081381137744040948 1923991484055561004
[05/28 17:22:16   2779s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[05/28 17:22:16   2779s]       delay calculator: calls=62652, total_wall_time=2.643s, mean_wall_time=0.042ms
[05/28 17:22:16   2779s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 17:22:16   2779s]       steiner router: calls=44534, total_wall_time=0.428s, mean_wall_time=0.010ms
[05/28 17:22:16   2779s]     Clock DAG stats after 'PRO Fixing DRVs':
[05/28 17:22:16   2779s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 17:22:16   2779s]       sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 17:22:16   2779s]       misc counts      : r=1, pp=0, mci=0
[05/28 17:22:16   2779s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 17:22:16   2779s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 17:22:16   2779s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 17:22:16   2779s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 17:22:16   2779s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 17:22:16   2779s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 17:22:16   2779s]     Clock DAG net violations after 'PRO Fixing DRVs':
[05/28 17:22:16   2779s]       Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 17:22:16   2779s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[05/28 17:22:16   2779s]       Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 17:22:16   2779s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[05/28 17:22:16   2779s]           min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 17:22:16   2779s]           max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 17:22:16   2779s]     Skew group summary after 'PRO Fixing DRVs':
[05/28 17:22:16   2779s]       skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
[05/28 17:22:16   2779s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:22:16   2779s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   Slew Diagnostics: After DRV fixing
[05/28 17:22:16   2779s]   ==================================
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   Global Causes:
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   -------------------------------------
[05/28 17:22:16   2779s]   Cause
[05/28 17:22:16   2779s]   -------------------------------------
[05/28 17:22:16   2779s]   DRV fixing with buffering is disabled
[05/28 17:22:16   2779s]   -------------------------------------
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   Top 5 overslews:
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   ---------------------------------
[05/28 17:22:16   2779s]   Overslew    Causes    Driving Pin
[05/28 17:22:16   2779s]   ---------------------------------
[05/28 17:22:16   2779s]     (empty table)
[05/28 17:22:16   2779s]   ---------------------------------
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   -------------------
[05/28 17:22:16   2779s]   Cause    Occurences
[05/28 17:22:16   2779s]   -------------------
[05/28 17:22:16   2779s]     (empty table)
[05/28 17:22:16   2779s]   -------------------
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   Violation diagnostics counts from the 0 nodes that have violations:
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   -------------------
[05/28 17:22:16   2779s]   Cause    Occurences
[05/28 17:22:16   2779s]   -------------------
[05/28 17:22:16   2779s]     (empty table)
[05/28 17:22:16   2779s]   -------------------
[05/28 17:22:16   2779s]   
[05/28 17:22:16   2779s]   Reconnecting optimized routes...
[05/28 17:22:16   2779s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:16   2779s]   Set dirty flag on 0 instances, 0 nets
[05/28 17:22:16   2779s]   Clock tree timing engine global stage delay update for dc_slow:setup.late...
[05/28 17:22:16   2779s]   SIAware is enabled.
[05/28 17:22:16   2779s] End AAE Lib Interpolated Model. (MEM=4265.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:16   2779s]   Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:16   2779s]   Clock DAG hash PRO final: 10081381137744040948 1923991484055561004
[05/28 17:22:16   2779s]   CTS services accumulated run-time stats PRO final:
[05/28 17:22:16   2779s]     delay calculator: calls=62653, total_wall_time=2.643s, mean_wall_time=0.042ms
[05/28 17:22:16   2779s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[05/28 17:22:16   2779s]     steiner router: calls=44534, total_wall_time=0.428s, mean_wall_time=0.010ms
[05/28 17:22:16   2779s]   Clock DAG stats PRO final:
[05/28 17:22:16   2779s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[05/28 17:22:16   2779s]     sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
[05/28 17:22:16   2779s]     misc counts      : r=1, pp=0, mci=0
[05/28 17:22:16   2779s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/28 17:22:16   2779s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[05/28 17:22:16   2779s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/28 17:22:16   2779s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/28 17:22:16   2779s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 17:22:16   2779s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/28 17:22:16   2779s]   Clock DAG net violations PRO final:
[05/28 17:22:16   2779s]     Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
[05/28 17:22:16   2779s]   Clock DAG primary half-corner transition distribution PRO final:
[05/28 17:22:16   2779s]     Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
[05/28 17:22:16   2779s]   Primary reporting skew groups PRO final:
[05/28 17:22:16   2779s]         min path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 17:22:16   2779s]         max path sink: fsm_sync_inst/state_pos_reg/CK
[05/28 17:22:16   2779s]   Skew group summary PRO final:
[05/28 17:22:16   2779s]     skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/28 17:22:16   2779s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:22:16   2779s] PRO done.
[05/28 17:22:16   2779s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/28 17:22:16   2779s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/28 17:22:16   2779s] Net route status summary:
[05/28 17:22:16   2779s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:22:16   2779s]   Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:22:16   2779s] Updating delays...
[05/28 17:22:16   2779s] Updating delays done.
[05/28 17:22:16   2779s] PRO done. (took cpu=0:00:06.2 real=0:00:06.2)
[05/28 17:22:16   2779s] Leaving CCOpt scope - Cleaning up placement interface...
[05/28 17:22:16   2779s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4342.5M, EPOCH TIME: 1748467336.537724
[05/28 17:22:16   2779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:224).
[05/28 17:22:16   2779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:16   2779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:16   2779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:16   2779s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.040, REAL:0.045, MEM:4217.5M, EPOCH TIME: 1748467336.582452
[05/28 17:22:16   2779s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:22:16   2779s] *** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:46:20.3/0:50:27.1 (0.9), mem = 4217.5M
[05/28 17:22:16   2779s] 
[05/28 17:22:16   2779s] =============================================================================================
[05/28 17:22:16   2779s]  Step TAT Report : ClockDrv #1 / optDesign #1                                   23.10-p003_1
[05/28 17:22:16   2779s] =============================================================================================
[05/28 17:22:16   2779s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:22:16   2779s] ---------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s] [ OptimizationStep       ]      1   0:00:05.9  (  94.8 % )     0:00:06.2 /  0:00:06.2    1.0
[05/28 17:22:16   2779s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:22:16   2779s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:22:16   2779s] [ DetailPlaceInit        ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:22:16   2779s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:16   2779s] ---------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s]  ClockDrv #1 TOTAL                  0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[05/28 17:22:16   2779s] ---------------------------------------------------------------------------------------------
[05/28 17:22:16   2779s] 
[05/28 17:22:16   2779s] Begin: Collecting metrics
[05/28 17:22:16   2779s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.163 | 49.163 |   0 |        4.65 | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro       |           |        |     |             | 0:00:06  |        4265 |      |     |
 ------------------------------------------------------------------------------------------------ 
[05/28 17:22:16   2779s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4225.6M, current mem=4223.0M)

[05/28 17:22:16   2779s] End: Collecting metrics
[05/28 17:22:16   2779s] skipped the cell partition in DRV
[05/28 17:22:16   2779s] Leakage Power Opt: re-selecting buf/inv list 
[05/28 17:22:16   2779s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:22:16   2779s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 17:22:16   2779s] optDesignOneStep: Power Flow
[05/28 17:22:16   2779s] #InfoCS: Num dontuse cells 196, Num usable cells 1176
[05/28 17:22:16   2779s] Deleting Lib Analyzer.
[05/28 17:22:16   2779s] **INFO: Start fixing DRV (Mem = 4212.54M) ...
[05/28 17:22:16   2779s] Begin: GigaOpt DRV Optimization
[05/28 17:22:16   2779s] Glitch fixing enabled
[05/28 17:22:16   2779s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[05/28 17:22:16   2779s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:20.6/0:50:27.4 (0.9), mem = 4212.5M
[05/28 17:22:16   2779s] Info: 1 ideal net excluded from IPO operation.
[05/28 17:22:16   2779s] Info: 1 clock net  excluded from IPO operation.
[05/28 17:22:16   2779s] End AAE Lib Interpolated Model. (MEM=4212.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:16   2779s] Processing average sequential pin duty cycle 
[05/28 17:22:16   2779s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.21
[05/28 17:22:16   2779s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:22:16   2779s] 
[05/28 17:22:16   2779s] Creating Lib Analyzer ...
[05/28 17:22:17   2780s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:22:17   2780s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 17:22:17   2780s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:22:17   2780s] 
[05/28 17:22:17   2780s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:22:19   2782s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:23 mem=4216.6M
[05/28 17:22:19   2782s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:23 mem=4216.6M
[05/28 17:22:19   2782s] Creating Lib Analyzer, finished. 
[05/28 17:22:19   2782s] #optDebug: Start CG creation (mem=4216.6M)
[05/28 17:22:19   2782s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:19   2782s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:20   2782s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:20   2783s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:20   2783s] ToF 82.9880um
[05/28 17:22:20   2783s] (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s]  ...processing cgPrt (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s]  ...processing cgEgp (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s]  ...processing cgPbk (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s]  ...processing cgNrb(cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s]  ...processing cgObs (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s]  ...processing cgCon (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s]  ...processing cgPdm (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:20   2783s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=4383.7M)
[05/28 17:22:21   2783s] (I,S,L,T): view_slow_mission: 0.0051221, 0.00196944, 0.0581163, 0.0652078
[05/28 17:22:21   2783s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:22:21   2783s] 
[05/28 17:22:21   2783s] Active Setup views: view_slow_mission 
[05/28 17:22:21   2783s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4383.7M, EPOCH TIME: 1748467341.293060
[05/28 17:22:21   2783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:21   2783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:21   2784s] 
[05/28 17:22:21   2784s] 
[05/28 17:22:21   2784s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:21   2784s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.253, MEM:4383.7M, EPOCH TIME: 1748467341.545832
[05/28 17:22:21   2784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:21   2784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:21   2784s] [oiPhyDebug] optDemand 1298715120.00, spDemand 515715120.00.
[05/28 17:22:21   2784s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1443
[05/28 17:22:21   2784s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[05/28 17:22:21   2784s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:46:25 mem=4383.7M
[05/28 17:22:21   2784s] OPERPROF: Starting DPlace-Init at level 1, MEM:4383.7M, EPOCH TIME: 1748467341.568918
[05/28 17:22:21   2784s] Processing tracks to init pin-track alignment.
[05/28 17:22:21   2784s] z: 1, totalTracks: 1
[05/28 17:22:21   2784s] z: 3, totalTracks: 1
[05/28 17:22:21   2784s] z: 5, totalTracks: 1
[05/28 17:22:21   2784s] z: 7, totalTracks: 1
[05/28 17:22:21   2784s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:22:21   2784s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:22:21   2784s] Initializing Route Infrastructure for color support ...
[05/28 17:22:21   2784s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4383.7M, EPOCH TIME: 1748467341.569230
[05/28 17:22:21   2784s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:4383.7M, EPOCH TIME: 1748467341.575113
[05/28 17:22:21   2784s] Route Infrastructure Initialized for color support successfully.
[05/28 17:22:21   2784s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:22:21   2784s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4383.7M, EPOCH TIME: 1748467341.582654
[05/28 17:22:21   2784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:21   2784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:21   2784s] 
[05/28 17:22:21   2784s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:22:21   2784s] 
[05/28 17:22:21   2784s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:21   2784s] 
[05/28 17:22:21   2784s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 17:22:21   2784s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.252, MEM:4383.7M, EPOCH TIME: 1748467341.835095
[05/28 17:22:21   2784s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4383.7M, EPOCH TIME: 1748467341.835222
[05/28 17:22:21   2784s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4383.7M, EPOCH TIME: 1748467341.835516
[05/28 17:22:21   2784s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4383.7MB).
[05/28 17:22:21   2784s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.267, MEM:4383.7M, EPOCH TIME: 1748467341.836052
[05/28 17:22:21   2784s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/28 17:22:21   2784s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1443
[05/28 17:22:21   2784s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:46:26 mem=4383.7M
[05/28 17:22:21   2784s] ### Creating RouteCongInterface, started
[05/28 17:22:21   2784s] ### Creating RouteCongInterface, finished
[05/28 17:22:22   2784s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:22   2785s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:22   2785s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:22   2785s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:22   2785s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:22   2785s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:22   2785s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:23   2785s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:22:23   2785s] AoF 617.8860um
[05/28 17:22:23   2785s]  unitDynamic=0.181529920620 unitLeakage=1.77348, designSmallDynamic=2.343924490027 designSmallLeakge=11.702295173864 largestInvLkgPwrAreaRatio=0.000107082297 smallCellArea_=125280.0 
[05/28 17:22:23   2786s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/28 17:22:23   2786s] [GPS-DRV] Optimizer inputs ============================= 
[05/28 17:22:23   2786s] [GPS-DRV] drvFixingStage: Small Scale
[05/28 17:22:23   2786s] [GPS-DRV] costLowerBound: 0.1
[05/28 17:22:23   2786s] [GPS-DRV] setupTNSCost  : 0.3
[05/28 17:22:23   2786s] [GPS-DRV] maxIter       : 10
[05/28 17:22:23   2786s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/28 17:22:23   2786s] [GPS-DRV] Optimizer parameters ============================= 
[05/28 17:22:23   2786s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/28 17:22:23   2786s] [GPS-DRV] maxDensity (design): 0.95
[05/28 17:22:23   2786s] [GPS-DRV] maxLocalDensity: 0.96
[05/28 17:22:23   2786s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/28 17:22:23   2786s] [GPS-DRV] Dflt RT Characteristic Length 405.211um AoF 617.886um x 1
[05/28 17:22:23   2786s] [GPS-DRV] isCPECostingOn: true
[05/28 17:22:23   2786s] [GPS-DRV] MaintainWNS: 1
[05/28 17:22:23   2786s] [GPS-DRV] All active and enabled setup views
[05/28 17:22:23   2786s] [GPS-DRV]     view_slow_mission
[05/28 17:22:23   2786s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/28 17:22:23   2786s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/28 17:22:23   2786s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/28 17:22:23   2786s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/28 17:22:23   2786s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4399.7M, EPOCH TIME: 1748467343.828634
[05/28 17:22:23   2786s] Found 0 hard placement blockage before merging.
[05/28 17:22:23   2786s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4399.7M, EPOCH TIME: 1748467343.828906
[05/28 17:22:23   2786s] ** INFO: Initializing Glitch Interface
[05/28 17:22:23   2786s] [GPS-DRV] ROI - costFactor(area: 0.451613; leakageP: 1; dynamicP: 1; setupTNS:0.3)
[05/28 17:22:23   2786s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.77348; DynamicP: 0.18153)DBU
[05/28 17:22:23   2786s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:22:23   2786s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/28 17:22:23   2786s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:22:23   2786s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 17:22:23   2786s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:22:23   2786s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:22:23   2786s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    49.16|     0.00|       0|       0|       0| 11.72%|          |         |
[05/28 17:22:23   2786s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:22:23   2786s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    49.16|     0.00|       0|       0|       0| 11.72%| 0:00:00.0|  4399.7M|
[05/28 17:22:23   2786s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:22:23   2786s] Bottom Preferred Layer:
[05/28 17:22:23   2786s]     None
[05/28 17:22:23   2786s] Via Pillar Rule:
[05/28 17:22:23   2786s]     None
[05/28 17:22:23   2786s] Finished writing unified metrics of routing constraints.
[05/28 17:22:23   2786s] 
[05/28 17:22:23   2786s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4399.7M) ***
[05/28 17:22:23   2786s] 
[05/28 17:22:23   2786s] Deleting 0 temporary hard placement blockage(s).
[05/28 17:22:23   2786s] Total-nets :: 1145, Stn-nets :: 0, ratio :: 0 %, Total-len 6294.55, Stn-len 0
[05/28 17:22:23   2786s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1443
[05/28 17:22:23   2786s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4399.7M, EPOCH TIME: 1748467343.897122
[05/28 17:22:23   2786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1443).
[05/28 17:22:23   2786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:23   2786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:23   2786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:23   2786s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.036, MEM:4305.7M, EPOCH TIME: 1748467343.933461
[05/28 17:22:23   2786s] (I,S,L,T): view_slow_mission: 0.0051221, 0.00196944, 0.0581163, 0.0652078
[05/28 17:22:23   2786s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:22:23   2786s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.21
[05/28 17:22:23   2786s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.1/0:00:07.0 (1.0), totSession cpu/real = 0:46:27.7/0:50:34.4 (0.9), mem = 4305.7M
[05/28 17:22:23   2786s] 
[05/28 17:22:23   2786s] =============================================================================================
[05/28 17:22:23   2786s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.10-p003_1
[05/28 17:22:23   2786s] =============================================================================================
[05/28 17:22:23   2786s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:22:23   2786s] ---------------------------------------------------------------------------------------------
[05/28 17:22:23   2786s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:22:23   2786s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  38.5 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 17:22:23   2786s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:23   2786s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:22:23   2786s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:22:23   2786s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 17:22:23   2786s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:23   2786s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:22:23   2786s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 17:22:23   2786s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:22:23   2786s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:23   2786s] [ PowerUnitCalc          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:22:23   2786s] [ DetailPlaceInit        ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:22:23   2786s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:23   2786s] [ MISC                   ]          0:00:03.9  (  56.0 % )     0:00:03.9 /  0:00:04.0    1.0
[05/28 17:22:23   2786s] ---------------------------------------------------------------------------------------------
[05/28 17:22:23   2786s]  DrvOpt #1 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.1    1.0
[05/28 17:22:23   2786s] ---------------------------------------------------------------------------------------------
[05/28 17:22:23   2786s] 
[05/28 17:22:23   2786s] drv optimizer changes nothing and skips refinePlace
[05/28 17:22:23   2786s] End: GigaOpt DRV Optimization
[05/28 17:22:23   2786s] **optDesign ... cpu = 0:08:15, real = 0:08:20, mem = 4325.3M, totSessionCpu=0:46:28 **
[05/28 17:22:23   2786s] Begin: Collecting metrics
[05/28 17:22:24   2786s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing  |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:22:24   2786s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4325.3M, current mem=4325.3M)

[05/28 17:22:24   2786s] End: Collecting metrics
[05/28 17:22:24   2786s] *info:
[05/28 17:22:24   2786s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 4305.74M).
[05/28 17:22:24   2786s] Leakage Power Opt: resetting the buf/inv selection
[05/28 17:22:24   2787s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4305.7M, EPOCH TIME: 1748467344.290898
[05/28 17:22:24   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] 
[05/28 17:22:24   2787s] 
[05/28 17:22:24   2787s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:24   2787s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.249, MEM:4305.7M, EPOCH TIME: 1748467344.540005
[05/28 17:22:24   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] ** INFO: Initializing Glitch Interface
[05/28 17:22:24   2787s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.13min mem=4305.7M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.704  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------

[05/28 17:22:24   2787s] **optDesign ... cpu = 0:08:16, real = 0:08:21, mem = 4324.9M, totSessionCpu=0:46:28 **
[05/28 17:22:24   2787s] ** INFO: Initializing Glitch Interface
[05/28 17:22:24   2787s]   DRV Snapshot: (REF)
[05/28 17:22:24   2787s]          Tran DRV: 0 (0)
[05/28 17:22:24   2787s]           Cap DRV: 0 (0)
[05/28 17:22:24   2787s]        Fanout DRV: 0 (0)
[05/28 17:22:24   2787s]            Glitch: 0 (0)
[05/28 17:22:24   2787s] *** Timing Is met
[05/28 17:22:24   2787s] *** Check timing (0:00:00.0)
[05/28 17:22:24   2787s] *** Setup timing is met (target slack 0ns)
[05/28 17:22:24   2787s]   Timing Snapshot: (REF)
[05/28 17:22:24   2787s]      Weighted WNS: 0.000
[05/28 17:22:24   2787s]       All  PG WNS: 0.000
[05/28 17:22:24   2787s]       High PG WNS: 0.000
[05/28 17:22:24   2787s]       All  PG TNS: 0.000
[05/28 17:22:24   2787s]       High PG TNS: 0.000
[05/28 17:22:24   2787s]       Low  PG TNS: 0.000
[05/28 17:22:24   2787s]    Category Slack: { [L, 49.163] [H, 49.704] }
[05/28 17:22:24   2787s] 
[05/28 17:22:24   2787s] **INFO: flowCheckPoint #3 OptimizationHold
[05/28 17:22:24   2787s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:22:24   2787s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4364.1M, EPOCH TIME: 1748467344.677702
[05/28 17:22:24   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] 
[05/28 17:22:24   2787s] 
[05/28 17:22:24   2787s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:24   2787s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.242, MEM:4364.1M, EPOCH TIME: 1748467344.920197
[05/28 17:22:24   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:24   2787s] GigaOpt Hold Optimizer is used
[05/28 17:22:24   2787s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/28 17:22:25   2787s] Include MVT Delays for Hold Opt
[05/28 17:22:25   2787s] 
[05/28 17:22:25   2787s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:22:25   2787s] Deleting Lib Analyzer.
[05/28 17:22:25   2787s] 
[05/28 17:22:25   2787s] TimeStamp Deleting Cell Server End ...
[05/28 17:22:25   2787s] <optDesign CMD> fixhold  no -lvt Cells
[05/28 17:22:25   2787s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/28 17:22:25   2787s] optDesignOneStep: Power Flow
[05/28 17:22:25   2787s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/28 17:22:25   2787s] End AAE Lib Interpolated Model. (MEM=4364.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:25   2787s] 
[05/28 17:22:25   2787s] Creating Lib Analyzer ...
[05/28 17:22:25   2787s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:22:25   2787s] 
[05/28 17:22:25   2787s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:22:25   2787s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:22:25   2787s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:22:25   2787s] Summary for sequential cells identification: 
[05/28 17:22:25   2787s]   Identified SBFF number: 299
[05/28 17:22:25   2787s]   Identified MBFF number: 75
[05/28 17:22:25   2787s]   Identified SB Latch number: 22
[05/28 17:22:25   2787s]   Identified MB Latch number: 0
[05/28 17:22:25   2787s]   Not identified SBFF number: 15
[05/28 17:22:25   2787s]   Not identified MBFF number: 0
[05/28 17:22:25   2787s]   Not identified SB Latch number: 0
[05/28 17:22:25   2787s]   Not identified MB Latch number: 0
[05/28 17:22:25   2787s]   Number of sequential cells which are not FFs: 45
[05/28 17:22:25   2787s]  Visiting view : view_slow_mission
[05/28 17:22:25   2787s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/28 17:22:25   2787s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/28 17:22:25   2787s]  Visiting view : view_fast_mission
[05/28 17:22:25   2787s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/28 17:22:25   2787s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/28 17:22:25   2787s] TLC MultiMap info (StdDelay):
[05/28 17:22:25   2787s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/28 17:22:25   2787s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/28 17:22:25   2787s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/28 17:22:25   2787s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/28 17:22:25   2787s]  Setting StdDelay to: 11ps
[05/28 17:22:25   2787s] 
[05/28 17:22:25   2787s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:22:25   2788s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:22:25   2788s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/28 17:22:25   2788s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:22:25   2788s] 
[05/28 17:22:25   2788s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:22:27   2789s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:31 mem=4364.1M
[05/28 17:22:27   2790s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:31 mem=4364.1M
[05/28 17:22:27   2790s] Creating Lib Analyzer, finished. 
[05/28 17:22:27   2790s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:46:31 mem=4364.1M ***
[05/28 17:22:27   2790s] *** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:46:31.2/0:50:37.9 (0.9), mem = 4364.1M
[05/28 17:22:27   2790s] Processing average sequential pin duty cycle 
[05/28 17:22:27   2790s] Saving timing graph ...
[05/28 17:22:27   2790s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/opt_timing_graph_85Ihgx
[05/28 17:22:27   2790s] Disk Usage:
[05/28 17:22:27   2790s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:22:27   2790s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35589504 121696896  23% /users/ssokolovskiy
[05/28 17:22:27   2790s] Done save timing graph
[05/28 17:22:27   2790s] Disk Usage:
[05/28 17:22:27   2790s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:22:27   2790s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35589504 121696896  23% /users/ssokolovskiy
[05/28 17:22:27   2790s] Latch borrow mode reset to max_borrow
[05/28 17:22:27   2790s] OPTC: user 20.0
[05/28 17:22:27   2790s] 
[05/28 17:22:27   2790s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:22:27   2790s] Deleting Lib Analyzer.
[05/28 17:22:27   2790s] 
[05/28 17:22:27   2790s] TimeStamp Deleting Cell Server End ...
[05/28 17:22:28   2790s] Starting delay calculation for Hold views
[05/28 17:22:28   2791s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:22:28   2791s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 17:22:28   2791s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:22:32   2792s] #################################################################################
[05/28 17:22:32   2792s] # Design Stage: PostRoute
[05/28 17:22:32   2792s] # Design Name: TOP
[05/28 17:22:32   2792s] # Design Mode: 22nm
[05/28 17:22:32   2792s] # Analysis Mode: MMMC OCV 
[05/28 17:22:32   2792s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:22:32   2792s] # Signoff Settings: SI On 
[05/28 17:22:32   2792s] #################################################################################
[05/28 17:22:32   2792s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:22:32   2792s] Setting infinite Tws ...
[05/28 17:22:32   2792s] First Iteration Infinite Tw... 
[05/28 17:22:32   2792s] Calculate late delays in OCV mode...
[05/28 17:22:32   2792s] Calculate early delays in OCV mode...
[05/28 17:22:32   2792s] Topological Sorting (REAL = 0:00:00.0, MEM = 4347.9M, InitMEM = 4347.9M)
[05/28 17:22:32   2792s] Start delay calculation (fullDC) (1 T). (MEM=3796.97)
[05/28 17:22:32   2792s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 17:22:32   2792s] End AAE Lib Interpolated Model. (MEM=4347.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:33   2793s] Total number of fetched objects 1145
[05/28 17:22:33   2793s] AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
[05/28 17:22:33   2793s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:33   2793s] End delay calculation. (MEM=3807.31 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 17:22:33   2793s] End delay calculation (fullDC). (MEM=3807.31 CPU=0:00:00.5 REAL=0:00:01.0)
[05/28 17:22:33   2793s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:22:33   2793s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4315.9M) ***
[05/28 17:22:33   2793s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4323.9M)
[05/28 17:22:33   2793s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:22:33   2793s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4323.9M)
[05/28 17:22:33   2793s] 
[05/28 17:22:33   2793s] Executing IPO callback for view pruning ..
[05/28 17:22:33   2793s] 
[05/28 17:22:33   2793s] Active hold views:
[05/28 17:22:33   2793s]  view_fast_mission
[05/28 17:22:33   2793s]   Dominating endpoints: 0
[05/28 17:22:33   2793s]   Dominating TNS: -0.000
[05/28 17:22:33   2793s] 
[05/28 17:22:33   2793s] Starting SI iteration 2
[05/28 17:22:33   2793s] Calculate late delays in OCV mode...
[05/28 17:22:33   2793s] Calculate early delays in OCV mode...
[05/28 17:22:33   2793s] Start delay calculation (fullDC) (1 T). (MEM=3767.05)
[05/28 17:22:33   2793s] End AAE Lib Interpolated Model. (MEM=4288.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:22:33   2793s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:22:33   2793s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1145. 
[05/28 17:22:33   2793s] Total number of fetched objects 1145
[05/28 17:22:33   2793s] AAE_INFO-618: Total number of nets in the design is 1147,  19.9 percent of the nets selected for SI analysis
[05/28 17:22:33   2793s] End delay calculation. (MEM=3767.55 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:22:33   2793s] End delay calculation (fullDC). (MEM=3767.55 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:22:33   2793s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4310.7M) ***
[05/28 17:22:34   2794s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=0:46:36 mem=4318.7M)
[05/28 17:22:34   2794s] Done building cte hold timing graph (fixHold) cpu=0:00:04.4 real=0:00:07.0 totSessionCpu=0:46:36 mem=4318.7M ***
[05/28 17:22:34   2794s] Done building hold timer [4428 node(s), 6653 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.6 real=0:00:07.0 totSessionCpu=0:46:36 mem=4353.8M ***
[05/28 17:22:34   2794s] OPTC: m4 20.0 50.0
[05/28 17:22:34   2794s] OPTC: view 50.0
[05/28 17:22:34   2794s] Restoring timing graph ...
[05/28 17:22:35   2795s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/28 17:22:35   2795s] Done restore timing graph
[05/28 17:22:35   2795s] Done building cte setup timing graph (fixHold) cpu=0:00:05.8 real=0:00:08.0 totSessionCpu=0:46:37 mem=4357.3M ***
[05/28 17:22:36   2796s] *info: category slack lower bound [L 0.0] default
[05/28 17:22:36   2796s] *info: category slack lower bound [H 0.0] reg2reg 
[05/28 17:22:36   2796s] --------------------------------------------------- 
[05/28 17:22:36   2796s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/28 17:22:36   2796s] --------------------------------------------------- 
[05/28 17:22:36   2796s]          WNS    reg2regWNS
[05/28 17:22:36   2796s]    49.163 ns     49.704 ns
[05/28 17:22:36   2796s] --------------------------------------------------- 
[05/28 17:22:36   2796s] OPTC: m4 50.0 50.0
[05/28 17:22:36   2796s] OPTC: view 50.0
[05/28 17:22:36   2796s] Setting latch borrow mode to budget during optimization.
[05/28 17:22:36   2796s] Processing average sequential pin duty cycle 
[05/28 17:22:36   2796s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:22:36   2796s] 
[05/28 17:22:36   2796s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:22:36   2796s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:22:36   2796s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:22:36   2796s] Summary for sequential cells identification: 
[05/28 17:22:36   2796s]   Identified SBFF number: 299
[05/28 17:22:36   2796s]   Identified MBFF number: 75
[05/28 17:22:36   2796s]   Identified SB Latch number: 22
[05/28 17:22:36   2796s]   Identified MB Latch number: 0
[05/28 17:22:36   2796s]   Not identified SBFF number: 15
[05/28 17:22:36   2796s]   Not identified MBFF number: 0
[05/28 17:22:36   2796s]   Not identified SB Latch number: 0
[05/28 17:22:36   2796s]   Not identified MB Latch number: 0
[05/28 17:22:36   2796s]   Number of sequential cells which are not FFs: 45
[05/28 17:22:36   2796s]  Visiting view : view_slow_mission
[05/28 17:22:36   2796s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/28 17:22:36   2796s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/28 17:22:36   2796s]  Visiting view : view_fast_mission
[05/28 17:22:36   2796s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/28 17:22:36   2796s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/28 17:22:36   2796s] TLC MultiMap info (StdDelay):
[05/28 17:22:36   2796s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/28 17:22:36   2796s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/28 17:22:36   2796s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/28 17:22:36   2796s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/28 17:22:36   2796s]  Setting StdDelay to: 11ps
[05/28 17:22:36   2796s] 
[05/28 17:22:36   2796s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:22:36   2796s] 
[05/28 17:22:36   2796s] Creating Lib Analyzer ...
[05/28 17:22:37   2797s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:22:37   2797s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/28 17:22:37   2797s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:22:37   2797s] 
[05/28 17:22:37   2797s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:22:38   2798s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:39 mem=4365.3M
[05/28 17:22:38   2798s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:40 mem=4365.3M
[05/28 17:22:38   2798s] Creating Lib Analyzer, finished. 
[05/28 17:22:38   2798s] 
[05/28 17:22:38   2798s] *Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
[05/28 17:22:38   2798s] *Info: worst delay setup view: view_slow_mission
[05/28 17:22:38   2798s] Footprint list for hold buffering (delay unit: ps)
[05/28 17:22:38   2798s] =================================================================
[05/28 17:22:38   2798s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/28 17:22:38   2798s] ------------------------------------------------------------------
[05/28 17:22:38   2798s] *Info:        9.3       1.71     22.28    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/28 17:22:38   2798s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/28 17:22:38   2798s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/28 17:22:38   2798s] *Info:       11.0       1.65     45.63    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/28 17:22:38   2798s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/28 17:22:38   2798s] *Info:       10.6       1.60     14.86    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/28 17:22:38   2798s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/28 17:22:38   2798s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/28 17:22:38   2798s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/28 17:22:38   2798s] *Info:       10.7       1.60     26.53    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/28 17:22:38   2798s] *Info:       11.1       1.51     26.53    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/28 17:22:38   2798s] *Info:        8.5       1.64     10.61    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/28 17:22:38   2798s] *Info:        8.9       1.56     10.61    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/28 17:22:38   2798s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/28 17:22:38   2798s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/28 17:22:38   2798s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/28 17:22:38   2798s] *Info:       10.9       1.62     16.98    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/28 17:22:38   2798s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/28 17:22:38   2798s] *Info:        9.6       1.56      8.49    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/28 17:22:38   2798s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/28 17:22:38   2798s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/28 17:22:38   2798s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/28 17:22:38   2798s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/28 17:22:38   2798s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/28 17:22:38   2798s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/28 17:22:38   2798s] *Info:        9.6       1.56      8.49   12.0   5.71 UDB116SVT24_BUF_7P5 (A,X)
[05/28 17:22:38   2798s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/28 17:22:38   2798s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/28 17:22:38   2798s] *Info:        9.6       1.66      8.49   13.0   4.96 UDB116SVT24_BUF_9 (A,X)
[05/28 17:22:38   2798s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/28 17:22:38   2798s] *Info:        9.2       1.67      7.43   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/28 17:22:38   2798s] *Info:        9.6       1.75      7.43   18.0   5.08 UDB116SVT24_BUF_S_10 (A,X)
[05/28 17:22:38   2798s] *Info:        9.1       1.67      6.37   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/28 17:22:38   2798s] *Info:        9.2       1.75      7.43   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/28 17:22:38   2798s] *Info:        9.5       1.63      4.24   27.0   2.81 UDB116SVT24_BUF_16P5 (A,X)
[05/28 17:22:38   2798s] *Info:        9.5       1.66      6.37   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/28 17:22:38   2798s] *Info:        9.6       1.67      4.24   33.0   2.58 UDB116SVT24_BUF_S_20 (A,X)
[05/28 17:22:38   2798s] *Info:        9.8       1.69      4.24   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/28 17:22:38   2798s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/28 17:22:38   2798s] *Info:       10.3       1.64      2.12   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/28 17:22:38   2798s] =================================================================
[05/28 17:22:38   2798s] Hold Timer stdDelay =  6.9ps
[05/28 17:22:38   2798s]  Visiting view : view_fast_mission
[05/28 17:22:38   2798s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/28 17:22:38   2798s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/28 17:22:38   2798s] Hold Timer stdDelay =  6.9ps (view_fast_mission)
[05/28 17:22:38   2798s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4365.3M, EPOCH TIME: 1748467358.806240
[05/28 17:22:38   2798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:38   2798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] 
[05/28 17:22:39   2799s] 
[05/28 17:22:39   2799s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:39   2799s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.260, MEM:4365.3M, EPOCH TIME: 1748467359.066403
[05/28 17:22:39   2799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] ** INFO: Initializing Glitch Interface
[05/28 17:22:39   2799s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.704  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.731 | -10.398 | -0.503  |
|    Violating Paths:|   227   |   221   |   19    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------

[05/28 17:22:39   2799s] **optDesign ... cpu = 0:08:28, real = 0:08:36, mem = 4370.5M, totSessionCpu=0:46:40 **
[05/28 17:22:39   2799s] Begin: Collecting metrics
[05/28 17:22:39   2799s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing    |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
| initial_summary_2 |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:22:39   2799s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4370.5M, current mem=4370.5M)

[05/28 17:22:39   2799s] End: Collecting metrics
[05/28 17:22:39   2799s] *** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:09.2/0:00:11.9 (0.8), totSession cpu/real = 0:46:40.4/0:50:49.9 (0.9), mem = 4335.5M
[05/28 17:22:39   2799s] 
[05/28 17:22:39   2799s] =============================================================================================
[05/28 17:22:39   2799s]  Step TAT Report : BuildHoldData #2 / optDesign #1                              23.10-p003_1
[05/28 17:22:39   2799s] =============================================================================================
[05/28 17:22:39   2799s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:22:39   2799s] ---------------------------------------------------------------------------------------------
[05/28 17:22:39   2799s] [ ViewPruning            ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:22:39   2799s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:22:39   2799s] [ MetricReport           ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.2    1.0
[05/28 17:22:39   2799s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:22:39   2799s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:22:39   2799s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  18.3 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 17:22:39   2799s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:39   2799s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:22:39   2799s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:39   2799s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:22:39   2799s] [ UpdateTimingGraph      ]      5   0:00:05.2  (  43.8 % )     0:00:06.0 /  0:00:03.7    0.6
[05/28 17:22:39   2799s] [ FullDelayCalc          ]      2   0:00:00.7  (   5.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:22:39   2799s] [ TimingUpdate           ]      9   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:22:39   2799s] [ TimingReport           ]      2   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:22:39   2799s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:22:39   2799s] [ SaveTimingGraph        ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 17:22:39   2799s] [ RestoreTimingGraph     ]      1   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:22:39   2799s] [ PropagateActivity      ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:22:39   2799s] [ MISC                   ]          0:00:01.8  (  15.4 % )     0:00:01.8 /  0:00:01.4    0.8
[05/28 17:22:39   2799s] ---------------------------------------------------------------------------------------------
[05/28 17:22:39   2799s]  BuildHoldData #2 TOTAL             0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:09.2    0.8
[05/28 17:22:39   2799s] ---------------------------------------------------------------------------------------------
[05/28 17:22:39   2799s] 
[05/28 17:22:39   2799s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:40.4/0:50:49.9 (0.9), mem = 4335.5M
[05/28 17:22:39   2799s] Processing average sequential pin duty cycle 
[05/28 17:22:39   2799s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.22
[05/28 17:22:39   2799s] (I,S,L,T): view_slow_mission: 0.0051221, 0.00196944, 0.0581163, 0.0652078
[05/28 17:22:39   2799s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:22:39   2799s] 
[05/28 17:22:39   2799s] Active Setup views: view_slow_mission 
[05/28 17:22:39   2799s] HoldSingleBuffer minRootGain=4
[05/28 17:22:39   2799s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 540 dbu)
[05/28 17:22:39   2799s] HoldSingleBuffer minRootGain=4
[05/28 17:22:39   2799s] HoldSingleBuffer minRootGain=4
[05/28 17:22:39   2799s] HoldSingleBuffer minRootGain=4
[05/28 17:22:39   2799s] *info: Run optDesign holdfix with 1 thread.
[05/28 17:22:39   2799s] Info: 1 ideal net excluded from IPO operation.
[05/28 17:22:39   2799s] Info: 1 clock net  excluded from IPO operation.
[05/28 17:22:39   2799s] --------------------------------------------------- 
[05/28 17:22:39   2799s]    Hold Timing Summary  - Initial 
[05/28 17:22:39   2799s] --------------------------------------------------- 
[05/28 17:22:39   2799s]  Target slack:       0.0500 ns
[05/28 17:22:39   2799s]  View: view_fast_mission 
[05/28 17:22:39   2799s]    WNS:      -0.0859  >>>  WNS:      -0.1359 with TargetSlack
[05/28 17:22:39   2799s]    TNS:     -10.7309  >>>  TNS:     -22.1288 with TargetSlack
[05/28 17:22:39   2799s]    VP :          227  >>>  VP:          228  with TargetSlack
[05/28 17:22:39   2799s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 17:22:39   2799s] --------------------------------------------------- 
[05/28 17:22:39   2799s] Info: Do not create the CCOpt slew target map as it already exists.
[05/28 17:22:39   2799s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4393.6M, EPOCH TIME: 1748467359.681138
[05/28 17:22:39   2799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] 
[05/28 17:22:39   2799s] 
[05/28 17:22:39   2799s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:39   2799s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.236, MEM:4393.6M, EPOCH TIME: 1748467359.917375
[05/28 17:22:39   2799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] [oiPhyDebug] optDemand 1298715120.00, spDemand 515715120.00.
[05/28 17:22:39   2799s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1443
[05/28 17:22:39   2799s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 17:22:39   2799s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:46:41 mem=4393.6M
[05/28 17:22:39   2799s] OPERPROF: Starting DPlace-Init at level 1, MEM:4393.6M, EPOCH TIME: 1748467359.939977
[05/28 17:22:39   2799s] Processing tracks to init pin-track alignment.
[05/28 17:22:39   2799s] z: 1, totalTracks: 1
[05/28 17:22:39   2799s] z: 3, totalTracks: 1
[05/28 17:22:39   2799s] z: 5, totalTracks: 1
[05/28 17:22:39   2799s] z: 7, totalTracks: 1
[05/28 17:22:39   2799s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:22:39   2799s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:22:39   2799s] Initializing Route Infrastructure for color support ...
[05/28 17:22:39   2799s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4393.6M, EPOCH TIME: 1748467359.940295
[05/28 17:22:39   2799s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:4393.6M, EPOCH TIME: 1748467359.945987
[05/28 17:22:39   2799s] Route Infrastructure Initialized for color support successfully.
[05/28 17:22:39   2799s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:22:39   2799s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4393.6M, EPOCH TIME: 1748467359.952822
[05/28 17:22:39   2799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:39   2799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:22:40   2800s] 
[05/28 17:22:40   2800s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:22:40   2800s] 
[05/28 17:22:40   2800s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:22:40   2800s] 
[05/28 17:22:40   2800s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 17:22:40   2800s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.232, MEM:4393.6M, EPOCH TIME: 1748467360.185102
[05/28 17:22:40   2800s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4393.6M, EPOCH TIME: 1748467360.185218
[05/28 17:22:40   2800s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4393.6M, EPOCH TIME: 1748467360.185536
[05/28 17:22:40   2800s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4393.6MB).
[05/28 17:22:40   2800s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.246, MEM:4393.6M, EPOCH TIME: 1748467360.186088
[05/28 17:22:40   2800s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/28 17:22:40   2800s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1443
[05/28 17:22:40   2800s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:46:41 mem=4393.6M
[05/28 17:22:40   2800s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4393.6M, EPOCH TIME: 1748467360.197825
[05/28 17:22:40   2800s] Found 0 hard placement blockage before merging.
[05/28 17:22:40   2800s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4393.6M, EPOCH TIME: 1748467360.197945
[05/28 17:22:40   2800s] 
[05/28 17:22:40   2800s] *** Starting Core Fixing (fixHold) cpu=0:00:10.1 real=0:00:13.0 totSessionCpu=0:46:41 mem=4393.6M density=11.718% ***
[05/28 17:22:40   2800s] Optimizer Target Slack 0.000 StdDelay is 0.00690  
[05/28 17:22:40   2800s] ### Creating RouteCongInterface, started
[05/28 17:22:40   2800s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.704  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------
[05/28 17:22:40   2800s] (I,S,L,T): view_slow_mission: 0.0051221, 0.00196944, 0.0581163, 0.0652078
[05/28 17:22:40   2800s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:22:40   2800s] *info: Hold Batch Commit is enabled
[05/28 17:22:40   2800s] *info: Levelized Batch Commit is enabled
[05/28 17:22:40   2800s] 
[05/28 17:22:40   2800s] Phase I ......
[05/28 17:22:40   2800s] Executing transform: ECO Safe Resize
[05/28 17:22:40   2800s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:22:40   2800s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 17:22:40   2800s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:22:40   2800s] Worst hold path end point:
[05/28 17:22:40   2800s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 17:22:40   2800s]     net: CS (nrTerm=2)
[05/28 17:22:40   2800s] |   0|  -0.086|   -10.73|     227|          0|       0(     0)|   11.72%|   0:00:00.0|  4419.7M|
[05/28 17:22:40   2800s] Worst hold path end point:
[05/28 17:22:40   2800s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 17:22:40   2800s]     net: CS (nrTerm=2)
[05/28 17:22:40   2800s] |   1|  -0.086|   -10.73|     227|          0|       0(     0)|   11.72%|   0:00:00.0|  4419.7M|
[05/28 17:22:40   2800s] 
[05/28 17:22:40   2800s] Capturing REF for hold ...
[05/28 17:22:40   2800s]    Hold Timing Snapshot: (REF)
[05/28 17:22:40   2800s]              All PG WNS: -0.086
[05/28 17:22:40   2800s]              All PG TNS: -10.731
[05/28 17:22:40   2800s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:22:40   2800s] Executing transform: AddBuffer + LegalResize
[05/28 17:22:40   2800s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:22:40   2800s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 17:22:40   2800s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:22:40   2800s] Worst hold path end point:
[05/28 17:22:40   2800s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 17:22:40   2800s]     net: CS (nrTerm=2)
[05/28 17:22:40   2800s] |   0|  -0.086|   -10.73|     227|          0|       0(     0)|   11.72%|   0:00:00.0|  4419.7M|
[05/28 17:22:43   2803s] Worst hold path end point:
[05/28 17:22:43   2803s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 17:22:43   2803s]     net: FE_PHN107_CS (nrTerm=2)
[05/28 17:22:43   2803s] |   1|  -0.077|    -8.25|     226|        266|       0(     0)|   12.32%|   0:00:03.0|  4451.8M|
[05/28 17:22:45   2805s] Worst hold path end point:
[05/28 17:22:45   2805s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 17:22:45   2805s]     net: FE_PHN107_CS (nrTerm=2)
[05/28 17:22:45   2805s] |   2|  -0.077|    -5.90|     221|        255|       0(     0)|   12.91%|   0:00:02.0|  4451.8M|
[05/28 17:22:48   2808s] Worst hold path end point:
[05/28 17:22:48   2808s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 17:22:48   2808s]     net: FE_PHN107_CS (nrTerm=2)
[05/28 17:22:48   2808s] |   3|  -0.066|    -3.83|     197|        248|       2(     0)|   13.49%|   0:00:03.0|  4451.8M|
[05/28 17:22:50   2810s] Worst hold path end point:
[05/28 17:22:50   2810s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 17:22:50   2810s]     net: FE_PHN105_MOSI (nrTerm=2)
[05/28 17:22:50   2810s] |   4|  -0.055|    -2.02|     153|        265|       1(     0)|   14.09%|   0:00:02.0|  4451.8M|
[05/28 17:22:52   2812s] Worst hold path end point:
[05/28 17:22:52   2812s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 17:22:52   2812s]     net: FE_PHN105_MOSI (nrTerm=2)
[05/28 17:22:52   2812s] |   5|  -0.055|    -0.78|      87|        252|       0(     0)|   14.71%|   0:00:02.0|  4451.8M|
[05/28 17:22:55   2815s] Worst hold path end point:
[05/28 17:22:55   2815s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 17:22:55   2815s]     net: FE_PHN105_MOSI (nrTerm=2)
[05/28 17:22:55   2815s] |   6|  -0.043|    -0.40|      41|        220|       3(     0)|   15.21%|   0:00:03.0|  4459.8M|
[05/28 17:22:57   2817s] Worst hold path end point:
[05/28 17:22:57   2817s]   counter3_reg[1]/D
[05/28 17:22:57   2817s]     net: n693 (nrTerm=2)
[05/28 17:22:57   2817s] |   7|  -0.041|    -0.26|      23|        195|       2(     0)|   15.67%|   0:00:02.0|  4459.8M|
[05/28 17:23:00   2821s] Worst hold path end point:
[05/28 17:23:00   2821s]   counter3_reg[1]/D
[05/28 17:23:00   2821s]     net: n693 (nrTerm=2)
[05/28 17:23:00   2821s] |   8|  -0.040|    -0.18|      15|        180|      12(     0)|   16.12%|   0:00:03.0|  4459.8M|
[05/28 17:23:03   2823s] Worst hold path end point:
[05/28 17:23:03   2823s]   counter3_reg[1]/D
[05/28 17:23:03   2823s]     net: n693 (nrTerm=2)
[05/28 17:23:03   2823s] |   9|  -0.040|    -0.15|      10|        138|       6(     0)|   16.43%|   0:00:03.0|  4459.8M|
[05/28 17:23:05   2825s] Worst hold path end point:
[05/28 17:23:05   2825s]   counter3_reg[1]/D
[05/28 17:23:05   2825s]     net: n693 (nrTerm=2)
[05/28 17:23:05   2825s] |  10|  -0.040|    -0.14|       8|         95|       7(     0)|   16.70%|   0:00:02.0|  4459.8M|
[05/28 17:23:06   2826s] Worst hold path end point:
[05/28 17:23:06   2826s]   counter3_reg[1]/D
[05/28 17:23:06   2826s]     net: n693 (nrTerm=2)
[05/28 17:23:06   2826s] |  11|  -0.040|    -0.14|       8|         45|      11(     0)|   16.80%|   0:00:01.0|  4459.8M|
[05/28 17:23:07   2827s] Worst hold path end point:
[05/28 17:23:07   2827s]   counter3_reg[1]/D
[05/28 17:23:07   2827s]     net: n693 (nrTerm=2)
[05/28 17:23:07   2827s] |  12|  -0.040|    -0.14|       8|         27|       3(     0)|   16.86%|   0:00:01.0|  4459.8M|
[05/28 17:23:07   2827s] Worst hold path end point:
[05/28 17:23:07   2827s]   counter3_reg[1]/D
[05/28 17:23:07   2827s]     net: n693 (nrTerm=2)
[05/28 17:23:07   2827s] |  13|  -0.040|    -0.14|       8|         12|       2(     0)|   16.89%|   0:00:00.0|  4459.8M|
[05/28 17:23:07   2827s] Worst hold path end point:
[05/28 17:23:07   2827s]   counter3_reg[1]/D
[05/28 17:23:07   2827s]     net: n693 (nrTerm=2)
[05/28 17:23:07   2827s] |  14|  -0.040|    -0.14|       8|          9|       1(     0)|   16.91%|   0:00:00.0|  4459.8M|
[05/28 17:23:07   2827s] Worst hold path end point:
[05/28 17:23:07   2827s]   counter3_reg[1]/D
[05/28 17:23:07   2827s]     net: n693 (nrTerm=2)
[05/28 17:23:07   2827s] |  15|  -0.040|    -0.14|       8|          2|       1(     0)|   16.91%|   0:00:00.0|  4459.8M|
[05/28 17:23:07   2828s] Worst hold path end point:
[05/28 17:23:07   2828s]   counter3_reg[1]/D
[05/28 17:23:07   2828s]     net: n693 (nrTerm=2)
[05/28 17:23:07   2828s] |  16|  -0.040|    -0.14|       8|          1|       0(     0)|   16.91%|   0:00:00.0|  4459.8M|
[05/28 17:23:07   2828s] Worst hold path end point:
[05/28 17:23:07   2828s]   counter3_reg[1]/D
[05/28 17:23:07   2828s]     net: n693 (nrTerm=2)
[05/28 17:23:07   2828s] |  17|  -0.040|    -0.14|       8|          0|       0(     0)|   16.91%|   0:00:00.0|  4459.8M|
[05/28 17:23:07   2828s] 
[05/28 17:23:07   2828s] Capturing REF for hold ...
[05/28 17:23:07   2828s]    Hold Timing Snapshot: (REF)
[05/28 17:23:07   2828s]              All PG WNS: -0.040
[05/28 17:23:07   2828s]              All PG TNS: -0.142
[05/28 17:23:07   2828s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:23:07   2828s] 
[05/28 17:23:07   2828s] *info:    Total 2210 cells added for Phase I
[05/28 17:23:07   2828s] *info:        in which 0 is ripple commits (0.000%)
[05/28 17:23:07   2828s] *info:    Total 51 instances resized for Phase I
[05/28 17:23:07   2828s] *info:        in which 0 FF resizing 
[05/28 17:23:07   2828s] *info:        in which 0 ripple resizing (0.000%)
[05/28 17:23:07   2828s] --------------------------------------------------- 
[05/28 17:23:07   2828s]    Hold Timing Summary  - Phase I 
[05/28 17:23:07   2828s] --------------------------------------------------- 
[05/28 17:23:07   2828s]  Target slack:       0.0500 ns
[05/28 17:23:07   2828s]  View: view_fast_mission 
[05/28 17:23:07   2828s]    WNS:      -0.0402  >>>  WNS:      -0.0902 with TargetSlack
[05/28 17:23:07   2828s]    TNS:      -0.1421  >>>  TNS:      -1.5283 with TargetSlack
[05/28 17:23:07   2828s]    VP :            8  >>>  VP:           54  with TargetSlack
[05/28 17:23:07   2828s]    Worst hold path end point: counter3_reg[1]/D
[05/28 17:23:07   2828s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.374  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 9.848%
       (16.913% with Fillers)
------------------------------------------------------------------
[05/28 17:23:08   2828s] (I,S,L,T): view_slow_mission: 0.00706626, 0.00315658, 0.137095, 0.147318
[05/28 17:23:08   2828s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:23:08   2828s] *info: Hold Batch Commit is enabled
[05/28 17:23:08   2828s] *info: Levelized Batch Commit is enabled
[05/28 17:23:08   2828s] 
[05/28 17:23:08   2828s] Phase II ......
[05/28 17:23:08   2828s] Executing transform: AddBuffer + LegalResize
[05/28 17:23:08   2828s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:23:08   2828s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 17:23:08   2828s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:23:08   2828s] Worst hold path end point:
[05/28 17:23:08   2828s]   counter3_reg[1]/D
[05/28 17:23:08   2828s]     net: n693 (nrTerm=2)
[05/28 17:23:08   2828s] |   0|  -0.040|    -0.14|       8|          0|       0(     0)|   16.91%|   0:00:00.0|  4459.8M|
[05/28 17:23:10   2830s] Worst hold path end point:
[05/28 17:23:10   2830s]   counter3_reg[1]/D
[05/28 17:23:10   2830s]     net: n693 (nrTerm=2)
[05/28 17:23:10   2830s] |   1|  -0.040|    -0.14|       8|          1|       7(     0)|   16.93%|   0:00:02.0|  4459.8M|
[05/28 17:23:10   2830s] Worst hold path end point:
[05/28 17:23:10   2830s]   counter3_reg[1]/D
[05/28 17:23:10   2830s]     net: n693 (nrTerm=2)
[05/28 17:23:10   2830s] |   2|  -0.040|    -0.14|       8|          4|       1(     0)|   16.94%|   0:00:00.0|  4459.8M|
[05/28 17:23:10   2830s] Worst hold path end point:
[05/28 17:23:10   2830s]   counter3_reg[1]/D
[05/28 17:23:10   2830s]     net: n693 (nrTerm=2)
[05/28 17:23:10   2830s] |   3|  -0.040|    -0.14|       8|          1|       2(     0)|   16.94%|   0:00:00.0|  4459.8M|
[05/28 17:23:10   2830s] Worst hold path end point:
[05/28 17:23:10   2830s]   counter3_reg[1]/D
[05/28 17:23:10   2830s]     net: n693 (nrTerm=2)
[05/28 17:23:10   2830s] |   4|  -0.040|    -0.14|       8|          1|       0(     0)|   16.94%|   0:00:00.0|  4459.8M|
[05/28 17:23:10   2830s] Worst hold path end point:
[05/28 17:23:10   2830s]   counter3_reg[1]/D
[05/28 17:23:10   2830s]     net: n693 (nrTerm=2)
[05/28 17:23:10   2830s] |   5|  -0.040|    -0.14|       8|          0|       1(     0)|   16.94%|   0:00:00.0|  4459.8M|
[05/28 17:23:10   2830s] Worst hold path end point:
[05/28 17:23:10   2830s]   counter3_reg[1]/D
[05/28 17:23:10   2830s]     net: n693 (nrTerm=2)
[05/28 17:23:10   2830s] |   6|  -0.040|    -0.14|       8|          1|       0(     0)|   16.94%|   0:00:00.0|  4459.8M|
[05/28 17:23:10   2830s] Worst hold path end point:
[05/28 17:23:10   2830s]   counter3_reg[1]/D
[05/28 17:23:10   2830s]     net: n693 (nrTerm=2)
[05/28 17:23:10   2830s] |   7|  -0.040|    -0.14|       8|          0|       0(     0)|   16.94%|   0:00:00.0|  4459.8M|
[05/28 17:23:10   2830s] 
[05/28 17:23:10   2830s] Capturing REF for hold ...
[05/28 17:23:10   2830s]    Hold Timing Snapshot: (REF)
[05/28 17:23:10   2830s]              All PG WNS: -0.040
[05/28 17:23:10   2830s]              All PG TNS: -0.137
[05/28 17:23:10   2830s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:23:10   2830s] 
[05/28 17:23:10   2830s] *info:    Total 8 cells added for Phase II
[05/28 17:23:10   2830s] *info:        in which 0 is ripple commits (0.000%)
[05/28 17:23:10   2830s] *info:    Total 11 instances resized for Phase II
[05/28 17:23:10   2830s] *info:        in which 0 FF resizing 
[05/28 17:23:10   2830s] *info:        in which 0 ripple resizing (0.000%)
[05/28 17:23:10   2830s] --------------------------------------------------- 
[05/28 17:23:10   2830s]    Hold Timing Summary  - Phase II 
[05/28 17:23:10   2830s] --------------------------------------------------- 
[05/28 17:23:10   2830s]  Target slack:       0.0500 ns
[05/28 17:23:10   2830s]  View: view_fast_mission 
[05/28 17:23:10   2830s]    WNS:      -0.0402  >>>  WNS:      -0.0902 with TargetSlack
[05/28 17:23:10   2830s]    TNS:      -0.1373  >>>  TNS:      -1.4254 with TargetSlack
[05/28 17:23:10   2830s]    VP :            8  >>>  VP:           50  with TargetSlack
[05/28 17:23:10   2830s]    Worst hold path end point: counter3_reg[1]/D
[05/28 17:23:10   2830s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.374  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
[05/28 17:23:10   2831s] (I,S,L,T): view_slow_mission: 0.00708481, 0.00316331, 0.137791, 0.148039
[05/28 17:23:10   2831s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:23:10   2831s] Bottom Preferred Layer:
[05/28 17:23:10   2831s]     None
[05/28 17:23:10   2831s] Via Pillar Rule:
[05/28 17:23:10   2831s]     None
[05/28 17:23:10   2831s] Finished writing unified metrics of routing constraints.
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] =======================================================================
[05/28 17:23:10   2831s]                 Reasons for remaining hold violations
[05/28 17:23:10   2831s] =======================================================================
[05/28 17:23:10   2831s] *info: Total 448 net(s) have violated hold timing slacks.
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] Buffering failure reasons
[05/28 17:23:10   2831s] ------------------------------------------------
[05/28 17:23:10   2831s] *info:   442 net(s): Could not be fixed because of no legal loc.
[05/28 17:23:10   2831s] *info:     6 net(s): Could not be fixed because of violation sensitive region.
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] Resizing failure reasons
[05/28 17:23:10   2831s] ------------------------------------------------
[05/28 17:23:10   2831s] *info:   115 net(s): Could not be fixed because of internal reason: HistoryMapDRCProneRegion.
[05/28 17:23:10   2831s] *info:   212 net(s): Could not be fixed because of no legal loc.
[05/28 17:23:10   2831s] *info:    26 net(s): Could not be fixed because of hold slack degradation.
[05/28 17:23:10   2831s] *info:    72 net(s): Could not be fixed because of no valid cell for resizing.
[05/28 17:23:10   2831s] *info:    19 net(s): Could not be fixed because all the cells are filtered.
[05/28 17:23:10   2831s] *info:     1 net(s): Could not be fixed because of internal reason: MultiOutputCombCell.
[05/28 17:23:10   2831s] *info:     1 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] *** Finished Core Fixing (fixHold) cpu=0:00:40.9 real=0:00:43.0 totSessionCpu=0:47:12 mem=4459.8M density=16.945% ***
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] *info:
[05/28 17:23:10   2831s] *info: Added a total of 2218 cells to fix/reduce hold violation
[05/28 17:23:10   2831s] *info:          in which 1861 termBuffering
[05/28 17:23:10   2831s] *info:          in which 0 dummyBuffering
[05/28 17:23:10   2831s] *info:
[05/28 17:23:10   2831s] *info: Summary: 
[05/28 17:23:10   2831s] *info:           15 cells of type 'UDB116SVT24_BUF_12' (19.0, 	3.807) used
[05/28 17:23:10   2831s] *info:            2 cells of type 'UDB116SVT24_BUF_1P5' (4.0, 	27.113) used
[05/28 17:23:10   2831s] *info:            5 cells of type 'UDB116SVT24_BUF_1P75' (4.0, 	22.876) used
[05/28 17:23:10   2831s] *info:          167 cells of type 'UDB116SVT24_BUF_2' (4.0, 	22.211) used
[05/28 17:23:10   2831s] *info:           37 cells of type 'UDB116SVT24_BUF_3' (6.0, 	14.589) used
[05/28 17:23:10   2831s] *info:            5 cells of type 'UDB116SVT24_BUF_6P5' (12.0, 	6.557) used
[05/28 17:23:10   2831s] *info:         1984 cells of type 'UDB116SVT24_BUF_L_1' (4.0, 	45.220) used
[05/28 17:23:10   2831s] *info:            2 cells of type 'UDB116SVT24_BUF_S_20' (33.0, 	2.578) used
[05/28 17:23:10   2831s] *info:            1 cell  of type 'UDB116SVT24_BUF_S_24' (39.0, 	2.227) used
[05/28 17:23:10   2831s] *info:
[05/28 17:23:10   2831s] *info: Total 62 instances resized
[05/28 17:23:10   2831s] *info:       in which 0 FF resizing
[05/28 17:23:10   2831s] *info:
[05/28 17:23:10   2831s] 
[05/28 17:23:10   2831s] *** Finish Post Route Hold Fixing (cpu=0:00:40.9 real=0:00:43.0 totSessionCpu=0:47:12 mem=4459.8M density=16.945%) ***
[05/28 17:23:10   2831s] (I,S,L,T): view_slow_mission: 0.00708481, 0.00316331, 0.137791, 0.148039
[05/28 17:23:10   2831s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:23:10   2831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.22
[05/28 17:23:10   2831s] **INFO: total 2219 insts, 0 nets marked don't touch
[05/28 17:23:10   2831s] **INFO: total 2219 insts, 0 nets marked don't touch DB property
[05/28 17:23:10   2831s] **INFO: total 2219 insts, 0 nets unmarked don't touch
[05/28 17:23:10   2831s] Deleting 0 temporary hard placement blockage(s).
[05/28 17:23:10   2831s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 3661
[05/28 17:23:10   2831s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4459.8M, EPOCH TIME: 1748467390.997651
[05/28 17:23:10   2831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3661).
[05/28 17:23:10   2831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:11   2831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:11   2831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:11   2831s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.053, MEM:4327.8M, EPOCH TIME: 1748467391.051091
[05/28 17:23:11   2831s] Begin: Collecting metrics
[05/28 17:23:11   2831s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing    |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
| initial_summary_2 |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
| hold_fixing       |           |   49.163 |           |        0 |       16.94 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:32  |        4328 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:23:11   2831s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4413.2M, current mem=4348.6M)

[05/28 17:23:11   2831s] End: Collecting metrics
[05/28 17:23:11   2831s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:32.0/0:00:31.9 (1.0), totSession cpu/real = 0:47:12.4/0:51:21.8 (0.9), mem = 4327.8M
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] =============================================================================================
[05/28 17:23:11   2831s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    23.10-p003_1
[05/28 17:23:11   2831s] =============================================================================================
[05/28 17:23:11   2831s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:23:11   2831s] ---------------------------------------------------------------------------------------------
[05/28 17:23:11   2831s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:23:11   2831s] [ MetricReport           ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:23:11   2831s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:23:11   2831s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:23:11   2831s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:23:11   2831s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:23:11   2831s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 17:23:11   2831s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:23:11   2831s] [ OptimizationStep       ]      3   0:00:00.0  (   0.1 % )     0:00:30.4 /  0:00:30.5    1.0
[05/28 17:23:11   2831s] [ OptSingleIteration     ]     28   0:00:00.1  (   0.5 % )     0:00:30.4 /  0:00:30.5    1.0
[05/28 17:23:11   2831s] [ OptGetWeight           ]     25   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:23:11   2831s] [ OptEval                ]     25   0:00:17.9  (  55.9 % )     0:00:17.9 /  0:00:17.9    1.0
[05/28 17:23:11   2831s] [ OptCommit              ]     25   0:00:00.9  (   2.8 % )     0:00:11.3 /  0:00:11.3    1.0
[05/28 17:23:11   2831s] [ PostCommitDelayUpdate  ]     72   0:00:00.3  (   0.9 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 17:23:11   2831s] [ IncrDelayCalc          ]    251   0:00:02.4  (   7.5 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 17:23:11   2831s] [ HoldReEval             ]     52   0:00:05.2  (  16.2 % )     0:00:05.2 /  0:00:05.1    1.0
[05/28 17:23:11   2831s] [ HoldDelayCalc          ]     46   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:23:11   2831s] [ HoldRefreshTiming      ]     23   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:23:11   2831s] [ HoldValidateSetup      ]     46   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:23:11   2831s] [ HoldValidateHold       ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:23:11   2831s] [ HoldCollectNode        ]     29   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:23:11   2831s] [ HoldSortNodeList       ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:23:11   2831s] [ HoldBottleneckCount    ]     26   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.9
[05/28 17:23:11   2831s] [ HoldCacheNodeWeight    ]     25   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:23:11   2831s] [ HoldBuildSlackGraph    ]     25   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.2
[05/28 17:23:11   2831s] [ HoldDBCommit           ]    144   0:00:01.8  (   5.5 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 17:23:11   2831s] [ HoldTimerCalcSummary   ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:23:11   2831s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[05/28 17:23:11   2831s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:23:11   2831s] [ TimingUpdate           ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:23:11   2831s] [ TimingReport           ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:23:11   2831s] [ IncrTimingUpdate       ]     98   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:23:11   2831s] [ MISC                   ]          0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:23:11   2831s] ---------------------------------------------------------------------------------------------
[05/28 17:23:11   2831s]  HoldOpt #1 TOTAL                   0:00:31.9  ( 100.0 % )     0:00:31.9 /  0:00:32.0    1.0
[05/28 17:23:11   2831s] ---------------------------------------------------------------------------------------------
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] **INFO: Skipping refine place as no non-legal commits were detected
[05/28 17:23:11   2831s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4327.8M, EPOCH TIME: 1748467391.324985
[05/28 17:23:11   2831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:11   2831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:23:11   2831s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.246, MEM:4327.8M, EPOCH TIME: 1748467391.571174
[05/28 17:23:11   2831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:11   2831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:23:11   2831s] Deleting Lib Analyzer.
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] TimeStamp Deleting Cell Server End ...
[05/28 17:23:11   2831s] **INFO: flowCheckPoint #4 OptimizationPreEco
[05/28 17:23:11   2831s] Running postRoute recovery in preEcoRoute mode
[05/28 17:23:11   2831s] **optDesign ... cpu = 0:09:00, real = 0:09:08, mem = 4343.6M, totSessionCpu=0:47:13 **
[05/28 17:23:11   2831s] ** INFO: Initializing Glitch Interface
[05/28 17:23:11   2831s]   DRV Snapshot: (TGT)
[05/28 17:23:11   2831s]          Tran DRV: 0 (0)
[05/28 17:23:11   2831s]           Cap DRV: 0 (0)
[05/28 17:23:11   2831s]        Fanout DRV: 0 (0)
[05/28 17:23:11   2831s]            Glitch: 0 (0)
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] Creating Lib Analyzer ...
[05/28 17:23:11   2831s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:23:11   2831s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:23:11   2831s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:23:11   2831s] Summary for sequential cells identification: 
[05/28 17:23:11   2831s]   Identified SBFF number: 299
[05/28 17:23:11   2831s]   Identified MBFF number: 75
[05/28 17:23:11   2831s]   Identified SB Latch number: 22
[05/28 17:23:11   2831s]   Identified MB Latch number: 0
[05/28 17:23:11   2831s]   Not identified SBFF number: 15
[05/28 17:23:11   2831s]   Not identified MBFF number: 0
[05/28 17:23:11   2831s]   Not identified SB Latch number: 0
[05/28 17:23:11   2831s]   Not identified MB Latch number: 0
[05/28 17:23:11   2831s]   Number of sequential cells which are not FFs: 45
[05/28 17:23:11   2831s]  Visiting view : view_slow_mission
[05/28 17:23:11   2831s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 17:23:11   2831s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 17:23:11   2831s]  Visiting view : view_fast_mission
[05/28 17:23:11   2831s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 17:23:11   2831s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 17:23:11   2831s] TLC MultiMap info (StdDelay):
[05/28 17:23:11   2831s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 17:23:11   2831s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 17:23:11   2831s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 17:23:11   2831s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 17:23:11   2831s]  Setting StdDelay to: 6.1ps
[05/28 17:23:11   2831s] 
[05/28 17:23:11   2831s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:23:12   2832s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 17:23:12   2832s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 17:23:12   2832s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:23:12   2832s] 
[05/28 17:23:12   2832s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:23:14   2834s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:47:15 mem=4379.9M
[05/28 17:23:14   2834s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:47:15 mem=4379.9M
[05/28 17:23:14   2834s] Creating Lib Analyzer, finished. 
[05/28 17:23:14   2834s] Checking DRV degradation...
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s] Recovery Manager:
[05/28 17:23:14   2834s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:23:14   2834s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:23:14   2834s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:23:14   2834s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 17:23:14   2834s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=4328.95M, totSessionCpu=0:47:15).
[05/28 17:23:14   2834s] **optDesign ... cpu = 0:09:03, real = 0:09:11, mem = 4348.0M, totSessionCpu=0:47:15 **
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s] ** INFO: Initializing Glitch Interface
[05/28 17:23:14   2834s]   DRV Snapshot: (REF)
[05/28 17:23:14   2834s]          Tran DRV: 0 (0)
[05/28 17:23:14   2834s]           Cap DRV: 0 (0)
[05/28 17:23:14   2834s]        Fanout DRV: 0 (0)
[05/28 17:23:14   2834s]            Glitch: 0 (0)
[05/28 17:23:14   2834s] Skipping pre eco harden opt
[05/28 17:23:14   2834s] Running refinePlace -preserveRouting true -hardFence false
[05/28 17:23:14   2834s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4387.1M, EPOCH TIME: 1748467394.443262
[05/28 17:23:14   2834s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4387.1M, EPOCH TIME: 1748467394.443386
[05/28 17:23:14   2834s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4387.1M, EPOCH TIME: 1748467394.443512
[05/28 17:23:14   2834s] Processing tracks to init pin-track alignment.
[05/28 17:23:14   2834s] z: 1, totalTracks: 1
[05/28 17:23:14   2834s] z: 3, totalTracks: 1
[05/28 17:23:14   2834s] z: 5, totalTracks: 1
[05/28 17:23:14   2834s] z: 7, totalTracks: 1
[05/28 17:23:14   2834s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:23:14   2834s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:23:14   2834s] Initializing Route Infrastructure for color support ...
[05/28 17:23:14   2834s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4387.1M, EPOCH TIME: 1748467394.443860
[05/28 17:23:14   2834s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.006, MEM:4387.1M, EPOCH TIME: 1748467394.450320
[05/28 17:23:14   2834s] Route Infrastructure Initialized for color support successfully.
[05/28 17:23:14   2834s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:23:14   2834s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4387.1M, EPOCH TIME: 1748467394.459580
[05/28 17:23:14   2834s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:14   2834s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:14   2834s] Processing tracks to init pin-track alignment.
[05/28 17:23:14   2834s] z: 1, totalTracks: 1
[05/28 17:23:14   2834s] z: 3, totalTracks: 1
[05/28 17:23:14   2834s] z: 5, totalTracks: 1
[05/28 17:23:14   2834s] z: 7, totalTracks: 1
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 17:23:14   2834s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.230, REAL:0.237, MEM:4387.1M, EPOCH TIME: 1748467394.696725
[05/28 17:23:14   2834s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4387.1M, EPOCH TIME: 1748467394.696843
[05/28 17:23:14   2834s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.000, MEM:4387.1M, EPOCH TIME: 1748467394.697150
[05/28 17:23:14   2834s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4387.1MB).
[05/28 17:23:14   2834s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.260, REAL:0.255, MEM:4387.1M, EPOCH TIME: 1748467394.698181
[05/28 17:23:14   2834s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.260, REAL:0.255, MEM:4387.1M, EPOCH TIME: 1748467394.698241
[05/28 17:23:14   2834s] TDRefine: refinePlace mode is spiral
[05/28 17:23:14   2834s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.13
[05/28 17:23:14   2834s] OPERPROF:   Starting Refine-Place at level 2, MEM:4387.1M, EPOCH TIME: 1748467394.698380
[05/28 17:23:14   2834s] *** Starting refinePlace (0:47:16 mem=4387.1M) ***
[05/28 17:23:14   2834s] Total net bbox length = 9.523e+03 (5.103e+03 4.421e+03) (ext = 1.322e+02)
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:23:14   2834s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4387.1M, EPOCH TIME: 1748467394.700378
[05/28 17:23:14   2834s] # Found 0 legal fixed insts to color.
[05/28 17:23:14   2834s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4387.1M, EPOCH TIME: 1748467394.700612
[05/28 17:23:14   2834s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4387.1M, EPOCH TIME: 1748467394.701631
[05/28 17:23:14   2834s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:23:14   2834s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.003, MEM:4387.1M, EPOCH TIME: 1748467394.704375
[05/28 17:23:14   2834s] Set min layer with default ( 2 )
[05/28 17:23:14   2834s] Set max layer with default ( 127 )
[05/28 17:23:14   2834s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:23:14   2834s] Min route layer (adjusted) = 2
[05/28 17:23:14   2834s] Max route layer (adjusted) = 11
[05/28 17:23:14   2834s] Set min layer with default ( 2 )
[05/28 17:23:14   2834s] Set max layer with default ( 127 )
[05/28 17:23:14   2834s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:23:14   2834s] Min route layer (adjusted) = 2
[05/28 17:23:14   2834s] Max route layer (adjusted) = 11
[05/28 17:23:14   2834s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4387.1M, EPOCH TIME: 1748467394.712353
[05/28 17:23:14   2834s] Starting refinePlace ...
[05/28 17:23:14   2834s] Set min layer with default ( 2 )
[05/28 17:23:14   2834s] Set max layer with default ( 127 )
[05/28 17:23:14   2834s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:23:14   2834s] Min route layer (adjusted) = 2
[05/28 17:23:14   2834s] Max route layer (adjusted) = 11
[05/28 17:23:14   2834s] One DDP V2 for no tweak run.
[05/28 17:23:14   2834s] Set min layer with default ( 2 )
[05/28 17:23:14   2834s] Set max layer with default ( 127 )
[05/28 17:23:14   2834s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:23:14   2834s] Min route layer (adjusted) = 2
[05/28 17:23:14   2834s] Max route layer (adjusted) = 11
[05/28 17:23:14   2834s] DDP initSite1 nrRow 194 nrJob 194
[05/28 17:23:14   2834s] DDP markSite nrRow 194 nrJob 194
[05/28 17:23:14   2834s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 17:23:14   2834s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4387.1MB) @(0:47:16 - 0:47:16).
[05/28 17:23:14   2834s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:23:14   2834s] wireLenOptFixPriorityInst 224 inst fixed
[05/28 17:23:14   2834s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s]   === Spiral for Logical II: (movable: 3342) ===
[05/28 17:23:14   2834s] 
[05/28 17:23:14   2834s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s]   === Spiral for Physical II: (movable: 319) ===
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s]  Info: 0 filler has been deleted!
[05/28 17:23:15   2835s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 17:23:15   2835s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 17:23:15   2835s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 17:23:15   2835s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=4355.1MB) @(0:47:16 - 0:47:16).
[05/28 17:23:15   2835s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:23:15   2835s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 4355.1MB
[05/28 17:23:15   2835s] Statistics of distance of Instance movement in refine placement:
[05/28 17:23:15   2835s]   maximum (X+Y) =         0.00 um
[05/28 17:23:15   2835s]   mean    (X+Y) =         0.00 um
[05/28 17:23:15   2835s] Summary Report:
[05/28 17:23:15   2835s] Instances move: 0 (out of 3342 movable)
[05/28 17:23:15   2835s] Instances flipped: 0
[05/28 17:23:15   2835s] Mean displacement: 0.00 um
[05/28 17:23:15   2835s] Max displacement: 0.00 um 
[05/28 17:23:15   2835s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 17:23:15   2835s] Total instances moved : 0
[05/28 17:23:15   2835s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.480, REAL:0.468, MEM:4355.1M, EPOCH TIME: 1748467395.180481
[05/28 17:23:15   2835s] Total net bbox length = 9.523e+03 (5.103e+03 4.421e+03) (ext = 1.322e+02)
[05/28 17:23:15   2835s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 4355.1MB
[05/28 17:23:15   2835s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=4355.1MB) @(0:47:16 - 0:47:16).
[05/28 17:23:15   2835s] *** Finished refinePlace (0:47:16 mem=4355.1M) ***
[05/28 17:23:15   2835s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.13
[05/28 17:23:15   2835s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.500, REAL:0.484, MEM:4355.1M, EPOCH TIME: 1748467395.182732
[05/28 17:23:15   2835s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4355.1M, EPOCH TIME: 1748467395.182821
[05/28 17:23:15   2835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3661).
[05/28 17:23:15   2835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:15   2835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:15   2835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:15   2835s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.030, MEM:4297.1M, EPOCH TIME: 1748467395.212674
[05/28 17:23:15   2835s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.790, REAL:0.770, MEM:4297.1M, EPOCH TIME: 1748467395.212788
[05/28 17:23:15   2835s] {MMLU 0 0 3363}
[05/28 17:23:15   2835s] [oiLAM] Zs 11, 12
[05/28 17:23:15   2835s] ### Creating LA Mngr. totSessionCpu=0:47:16 mem=4297.1M
[05/28 17:23:15   2835s] ### Creating LA Mngr, finished. totSessionCpu=0:47:16 mem=4297.1M
[05/28 17:23:15   2835s] Default Rule : ""
[05/28 17:23:15   2835s] Non Default Rules :
[05/28 17:23:15   2835s] Worst Slack : 49.373 ns
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Start Layer Assignment ...
[05/28 17:23:15   2835s] WNS(49.373ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Select 0 cadidates out of 3365.
[05/28 17:23:15   2835s] No critical nets selected. Skipped !
[05/28 17:23:15   2835s] GigaOpt: setting up router preferences
[05/28 17:23:15   2835s] GigaOpt: 0 nets assigned router directives
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Start Assign Priority Nets ...
[05/28 17:23:15   2835s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/28 17:23:15   2835s] Existing Priority Nets 0 (0.0%)
[05/28 17:23:15   2835s] Assigned Priority Nets 0 (0.0%)
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Set Prefer Layer Routing Effort ...
[05/28 17:23:15   2835s] Total Net(3363) IPOed(2690) PreferLayer(0) -> MediumEffort(0)
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] {MMLU 0 0 3363}
[05/28 17:23:15   2835s] [oiLAM] Zs 11, 12
[05/28 17:23:15   2835s] ### Creating LA Mngr. totSessionCpu=0:47:16 mem=4326.2M
[05/28 17:23:15   2835s] ### Creating LA Mngr, finished. totSessionCpu=0:47:16 mem=4326.2M
[05/28 17:23:15   2835s] Default Rule : ""
[05/28 17:23:15   2835s] Non Default Rules :
[05/28 17:23:15   2835s] Worst Slack : 49.163 ns
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Start Layer Assignment ...
[05/28 17:23:15   2835s] WNS(49.163ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Select 0 cadidates out of 3365.
[05/28 17:23:15   2835s] No critical nets selected. Skipped !
[05/28 17:23:15   2835s] GigaOpt: setting up router preferences
[05/28 17:23:15   2835s] GigaOpt: 0 nets assigned router directives
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] Start Assign Priority Nets ...
[05/28 17:23:15   2835s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/28 17:23:15   2835s] Existing Priority Nets 0 (0.0%)
[05/28 17:23:15   2835s] Assigned Priority Nets 0 (0.0%)
[05/28 17:23:15   2835s] Begin: Collecting metrics
[05/28 17:23:15   2835s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing    |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
| initial_summary_2 |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
| hold_fixing       |           |   49.163 |           |        0 |       16.94 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:32  |        4328 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        4297 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:23:15   2835s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4348.6M, current mem=4346.3M)

[05/28 17:23:15   2835s] End: Collecting metrics
[05/28 17:23:15   2835s] {MMLU 0 0 3363}
[05/28 17:23:15   2835s] [oiLAM] Zs 11, 12
[05/28 17:23:15   2835s] ### Creating LA Mngr. totSessionCpu=0:47:17 mem=4297.2M
[05/28 17:23:15   2835s] ### Creating LA Mngr, finished. totSessionCpu=0:47:17 mem=4297.2M
[05/28 17:23:15   2835s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4297.2M, EPOCH TIME: 1748467395.544219
[05/28 17:23:15   2835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:15   2835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s] 
[05/28 17:23:15   2835s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:23:15   2835s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.239, MEM:4297.2M, EPOCH TIME: 1748467395.783262
[05/28 17:23:15   2835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:15   2835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:23:15   2835s] ** INFO: Initializing Glitch Interface
[05/28 17:23:15   2835s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.374  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------

[05/28 17:23:15   2835s] **optDesign ... cpu = 0:09:05, real = 0:09:12, mem = 4347.2M, totSessionCpu=0:47:17 **
[05/28 17:23:15   2835s] Begin: Collecting metrics
[05/28 17:23:16   2836s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing    |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
| initial_summary_2 |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
| hold_fixing       |           |   49.163 |           |        0 |       16.94 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:32  |        4328 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        4297 |      |     |
| pre_route_summary |    49.163 |   49.163 |           |        0 |        9.88 |            |              |                |               | 0:00:01  |        4313 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:23:16   2836s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4347.2M, current mem=4347.2M)

[05/28 17:23:16   2836s] End: Collecting metrics
[05/28 17:23:16   2836s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[05/28 17:23:16   2836s] ** INFO Cleaning up Glitch Interface
[05/28 17:23:16   2836s] -route_with_eco false                     # bool, default=false
[05/28 17:23:16   2836s] -route_selected_net_only false            # bool, default=false
[05/28 17:23:16   2836s] -route_with_timing_driven true            # bool, default=false, user setting
[05/28 17:23:16   2836s] -route_with_si_driven true                # bool, default=false, user setting
[05/28 17:23:16   2836s] Existing Dirty Nets : 2690
[05/28 17:23:16   2836s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/28 17:23:16   2836s] Reset Dirty Nets : 2690
[05/28 17:23:16   2836s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:47:17.3/0:51:26.7 (0.9), mem = 4313.3M
[05/28 17:23:16   2836s] 
[05/28 17:23:16   2836s] globalDetailRoute
[05/28 17:23:16   2836s] 
[05/28 17:23:16   2836s] #Start globalDetailRoute on Wed May 28 17:23:16 2025
[05/28 17:23:16   2836s] #
[05/28 17:23:16   2836s] ### Time Record (globalDetailRoute) is installed.
[05/28 17:23:16   2836s] ### Time Record (Pre Callback) is installed.
[05/28 17:23:16   2836s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_IlNKEW.rcdb.d/TOP.rcdb.d': 3347 access done (mem: 4300.344M)
[05/28 17:23:16   2836s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 17:23:16   2836s] ### Time Record (Pre Callback) is uninstalled.
[05/28 17:23:16   2836s] ### Time Record (DB Import) is installed.
[05/28 17:23:16   2836s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:23:16   2836s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:23:16   2836s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:23:16   2836s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:23:16   2836s] ### Net info: total nets: 3365
[05/28 17:23:16   2836s] ### Net info: dirty nets: 0
[05/28 17:23:16   2836s] ### Net info: marked as disconnected nets: 0
[05/28 17:23:16   2836s] ### Net info: fully routed nets: 1472
[05/28 17:23:16   2836s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:23:16   2836s] ### Net info: unrouted nets: 1891
[05/28 17:23:16   2836s] ### Net info: re-extraction nets: 0
[05/28 17:23:16   2836s] ### Net info: ignored nets: 0
[05/28 17:23:16   2836s] ### Net info: skip routing nets: 0
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] ### import design signature (148): route=1719767735 fixed_route=19264507 flt_obj=0 vio=533879724 swire=282492057 shield_wire=1 net_attr=1720168595 dirty_area=0 del_dirty_area=0 cell=220607562 placement=1152908658 pin_access=2145396590 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=19264507 sns=19264507
[05/28 17:23:16   2836s] ### Time Record (DB Import) is uninstalled.
[05/28 17:23:16   2836s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] #Skip comparing routing design signature in db-snapshot flow
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] ### Time Record (Data Preparation) is installed.
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:23:16   2836s] #Start connecting MustJoinAllPort pins ...
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] ### Time Record (Data Preparation) is installed.
[05/28 17:23:16   2836s] #Start routing data preparation on Wed May 28 17:23:16 2025
[05/28 17:23:16   2836s] #
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:16   2836s] ### Time Record (Cell Pin Access) is installed.
[05/28 17:23:16   2836s] #Initial pin access analysis.
[05/28 17:23:17   2837s] #Detail pin access analysis.
[05/28 17:23:21   2841s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 17:23:21   2841s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:23:21   2841s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:23:21   2841s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:23:21   2841s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:23:21   2841s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:23:21   2841s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:23:21   2841s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:23:21   2841s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:23:21   2841s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:23:21   2841s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:23:21   2841s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:23:21   2841s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:23:21   2841s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:23:21   2841s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:23:21   2841s] #pin_access_rlayer=3(C1)
[05/28 17:23:21   2841s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:23:21   2841s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:23:21   2841s] #enable_dpt_layer_shield=F
[05/28 17:23:21   2841s] #has_line_end_grid=F
[05/28 17:23:21   2841s] #Processed 2219/0 dirty instances, 2334/687 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2219 insts marked dirty, reset pre-exisiting dirty flag on 2219 insts, 0 nets marked need extraction)
[05/28 17:23:21   2841s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4351.77 (MB), peak = 4454.85 (MB)
[05/28 17:23:21   2841s] #Regenerating Ggrids automatically.
[05/28 17:23:21   2841s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:23:21   2841s] #Using automatically generated G-grids.
[05/28 17:23:23   2843s] #Done routing data preparation.
[05/28 17:23:23   2843s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4373.37 (MB), peak = 4454.85 (MB)
[05/28 17:23:23   2843s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:23:23   2843s] ### Time Record (Data Preparation) is installed.
[05/28 17:23:23   2843s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:23   2843s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:23:23   2843s] #Start instance access analysis using 1 thread...
[05/28 17:23:23   2843s] #Set layer M1 to be advanced pin access layer.
[05/28 17:23:23   2843s] ### Time Record (Instance Pin Access) is installed.
[05/28 17:23:23   2843s] #666 out of 3662(18.19%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 17:23:23   2843s] #58 instance pins are hard to access
[05/28 17:23:23   2843s] #Instance access analysis statistics:
[05/28 17:23:23   2843s] #Cpu time = 00:00:00
[05/28 17:23:23   2843s] #Elapsed time = 00:00:00
[05/28 17:23:23   2843s] #Increased memory = 1.27 (MB)
[05/28 17:23:23   2843s] #Total memory = 4374.64 (MB)
[05/28 17:23:23   2843s] #Peak memory = 4578.55 (MB)
[05/28 17:23:23   2843s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 17:23:23   2843s] #start initial via pillar insertion iteration ...
[05/28 17:23:23   2843s] #WARNING (NRDB-2321) The must join all ports pin FE_PHC1850_PKT_LD/X doesn't have enough resource.
[05/28 17:23:23   2843s] #WARNING (NRDB-2321) The must join all ports pin FE_PHC1191_sh_sync_inst_interval_sum_9/X doesn't have enough resource.
[05/28 17:23:23   2843s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4393.99 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] #start 1st via pillar insertion iteration ...
[05/28 17:23:23   2843s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:23   2843s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:23   2843s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4394.00 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #    Via Pillar Insert Failed Statistics
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:23:23   2843s] #| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
[05/28 17:23:23   2843s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:23:23   2843s] #|  No Resource on Pin Access Layer |       2 |            | 
[05/28 17:23:23   2843s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:23:23   2843s] #|                           Others |       1 |            | 
[05/28 17:23:23   2843s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:23:23   2843s] ###  
[05/28 17:23:23   2843s] ### +-------- Unconnected Pin ------ Instance -------------------
[05/28 17:23:23   2843s] ###           X           FE_PHC1850_PKT_LD 
[05/28 17:23:23   2843s] ###           X           FE_PHC1191_sh_sync_inst_interval_sum_9 
[05/28 17:23:23   2843s] ###           X           FE_PHC1174_sh_sync_inst_interval_sum_13 
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      3 =     0%
[05/28 17:23:23   2843s] ### +------------------------------------------------------------------------
[05/28 17:23:23   2843s] ### Time Record (Global Routing) is installed.
[05/28 17:23:23   2843s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:23:23   2843s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:23:23   2843s] #Total number of routable nets = 3363.
[05/28 17:23:23   2843s] #Total number of nets in the design = 3365.
[05/28 17:23:23   2843s] #2693 routable nets do not have any wires.
[05/28 17:23:23   2843s] #670 routable nets have routed wires.
[05/28 17:23:23   2843s] #2693 nets will be global routed.
[05/28 17:23:23   2843s] ### Time Record (Data Preparation) is installed.
[05/28 17:23:23   2843s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:23   2843s] #Start routing data preparation on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:23   2843s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:23   2843s] ### Time Record (Cell Pin Access) is installed.
[05/28 17:23:23   2843s] #Initial pin access analysis.
[05/28 17:23:23   2843s] #Detail pin access analysis.
[05/28 17:23:23   2843s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 17:23:23   2843s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:23:23   2843s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:23:23   2843s] #pin_access_rlayer=3(C1)
[05/28 17:23:23   2843s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:23:23   2843s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:23:23   2843s] #enable_dpt_layer_shield=F
[05/28 17:23:23   2843s] #has_line_end_grid=F
[05/28 17:23:23   2843s] #Regenerating Ggrids automatically.
[05/28 17:23:23   2843s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:23:23   2843s] #Using automatically generated G-grids.
[05/28 17:23:23   2843s] #Done routing data preparation.
[05/28 17:23:23   2843s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4376.30 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:23   2843s] #Found 0 nets for post-route si or timing fixing.
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Finished routing data preparation on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Cpu time = 00:00:00
[05/28 17:23:23   2843s] #Elapsed time = 00:00:00
[05/28 17:23:23   2843s] #Increased memory = -17.98 (MB)
[05/28 17:23:23   2843s] #Total memory = 4376.30 (MB)
[05/28 17:23:23   2843s] #Peak memory = 4578.55 (MB)
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:23:23   2843s] ### Time Record (Global Routing) is installed.
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Start global routing on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Start global routing initialization on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Number of eco nets is 802
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Start global routing data preparation on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 17:23:23 2025 with memory = 4376.30 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] #Start routing resource analysis on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] ### init_is_bin_blocked starts on Wed May 28 17:23:23 2025 with memory = 4376.30 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### adjust_flow_cap starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### set_via_blocked starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### copy_flow starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] #Routing resource analysis is done on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] ### report_flow_cap starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] #  Resource Analysis:
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 17:23:23   2843s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 17:23:23   2843s] #  --------------------------------------------------------------
[05/28 17:23:23   2843s] #  M1             V          31         951        7056    96.43%
[05/28 17:23:23   2843s] #  M2             H        1121         288        7056     7.72%
[05/28 17:23:23   2843s] #  C1             V        1183          82        7056     1.35%
[05/28 17:23:23   2843s] #  C2             H        1215          37        7056     0.00%
[05/28 17:23:23   2843s] #  C3             V        1252          13        7056     0.00%
[05/28 17:23:23   2843s] #  C4             H        1251           1        7056     0.00%
[05/28 17:23:23   2843s] #  C5             V        1265           0        7056     0.00%
[05/28 17:23:23   2843s] #  JA             H         124           0        7056     1.19%
[05/28 17:23:23   2843s] #  QA             V          47           0        7056    44.05%
[05/28 17:23:23   2843s] #  QB             H          47           0        7056    44.05%
[05/28 17:23:23   2843s] #  LB             V          31           0        7056    63.10%
[05/28 17:23:23   2843s] #  --------------------------------------------------------------
[05/28 17:23:23   2843s] #  Total                   7569      11.61%       77616    23.44%
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### analyze_m2_tracks starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### report_initial_resource starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### mark_pg_pins_accessibility starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### set_net_region starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Global routing data preparation is done on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] ### prepare_level starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### init level 1 starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### Level 1 hgrid = 84 X 84
[05/28 17:23:23   2843s] ### prepare_level_flow starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #Global routing initialization is done on Wed May 28 17:23:23 2025
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] #
[05/28 17:23:23   2843s] #start global routing iteration 1...
[05/28 17:23:23   2843s] ### init_flow_edge starts on Wed May 28 17:23:23 2025 with memory = 4377.56 (MB), peak = 4578.55 (MB)
[05/28 17:23:23   2843s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:23   2843s] ### routing at level 1 (topmost level) iter 0
[05/28 17:23:24   2844s] ### measure_qor starts on Wed May 28 17:23:24 2025 with memory = 4388.37 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### measure_congestion starts on Wed May 28 17:23:24 2025 with memory = 4388.37 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4388.37 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #start global routing iteration 2...
[05/28 17:23:24   2844s] ### routing at level 1 (topmost level) iter 1
[05/28 17:23:24   2844s] ### measure_qor starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### measure_congestion starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] ### route_end starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:23:24   2844s] #Total number of routable nets = 3363.
[05/28 17:23:24   2844s] #Total number of nets in the design = 3365.
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #3363 routable nets have routed wires.
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #Routed nets constraints summary:
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #        Rules   Unconstrained  
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #      Default            2693  
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #        Total            2693  
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #Routing constraints summary of the whole design:
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #        Rules   Unconstrained  
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #      Default            3363  
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #        Total            3363  
[05/28 17:23:24   2844s] #-----------------------------
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### cal_base_flow starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### init_flow_edge starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### cal_flow starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### report_overcon starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #                 OverCon       OverCon       OverCon          
[05/28 17:23:24   2844s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/28 17:23:24   2844s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[05/28 17:23:24   2844s] #  --------------------------------------------------------------------------
[05/28 17:23:24   2844s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.53  
[05/28 17:23:24   2844s] #  M2          168(2.47%)     39(0.57%)      4(0.06%)   (3.10%)     0.18  
[05/28 17:23:24   2844s] #  C1          102(1.45%)     27(0.38%)      4(0.06%)   (1.89%)     0.09  
[05/28 17:23:24   2844s] #  C2            2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.06  
[05/28 17:23:24   2844s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[05/28 17:23:24   2844s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:23:24   2844s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:23:24   2844s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:23:24   2844s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:23:24   2844s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:23:24   2844s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:23:24   2844s] #  --------------------------------------------------------------------------
[05/28 17:23:24   2844s] #     Total    272(0.45%)     66(0.11%)      8(0.01%)   (0.58%)
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[05/28 17:23:24   2844s] #  Overflow after GR: 0.35% H + 0.22% V
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### cal_base_flow starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### init_flow_edge starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### cal_flow starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### generate_cong_map_content starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### update starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] #Complete Global Routing.
[05/28 17:23:24   2844s] #Total wire length = 11346 um.
[05/28 17:23:24   2844s] #Total half perimeter of net bounding box = 10799 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER M1 = 142 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER M2 = 2289 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER C1 = 2877 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER C2 = 3888 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER C3 = 1973 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER C4 = 176 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER JA = 0 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER QA = 0 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER QB = 0 um.
[05/28 17:23:24   2844s] #Total wire length on LAYER LB = 0 um.
[05/28 17:23:24   2844s] #Total number of vias = 14979
[05/28 17:23:24   2844s] #Total number of multi-cut vias = 6602 ( 44.1%)
[05/28 17:23:24   2844s] #Total number of single cut vias = 8377 ( 55.9%)
[05/28 17:23:24   2844s] #Up-Via Summary (total 14979):
[05/28 17:23:24   2844s] #                   single-cut          multi-cut      Total
[05/28 17:23:24   2844s] #-----------------------------------------------------------
[05/28 17:23:24   2844s] # M1               850 ( 55.7%)       675 ( 44.3%)       1525
[05/28 17:23:24   2844s] # M2              4204 ( 60.1%)      2794 ( 39.9%)       6998
[05/28 17:23:24   2844s] # C1              2414 ( 52.7%)      2165 ( 47.3%)       4579
[05/28 17:23:24   2844s] # C2               850 ( 46.9%)       964 ( 53.1%)       1814
[05/28 17:23:24   2844s] # C3                59 ( 93.7%)         4 (  6.3%)         63
[05/28 17:23:24   2844s] #-----------------------------------------------------------
[05/28 17:23:24   2844s] #                 8377 ( 55.9%)      6602 ( 44.1%)      14979 
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] ### update cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### report_overcon starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### report_overcon starts on Wed May 28 17:23:24 2025 with memory = 4388.51 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:24   2844s] #Max overcon = 3 tracks.
[05/28 17:23:24   2844s] #Total overcon = 0.58%.
[05/28 17:23:24   2844s] #Worst layer Gcell overcon rate = 0.03%.
[05/28 17:23:24   2844s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### global_route design signature (155): route=759085238 net_attr=443971019
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #Global routing statistics:
[05/28 17:23:24   2844s] #Cpu time = 00:00:01
[05/28 17:23:24   2844s] #Elapsed time = 00:00:01
[05/28 17:23:24   2844s] #Increased memory = 12.21 (MB)
[05/28 17:23:24   2844s] #Total memory = 4388.51 (MB)
[05/28 17:23:24   2844s] #Peak memory = 4578.55 (MB)
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #Finished global routing on Wed May 28 17:23:24 2025
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] #
[05/28 17:23:24   2844s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:23:24   2844s] ### Time Record (Data Preparation) is installed.
[05/28 17:23:24   2844s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:23:24   2844s] ### track-assign external-init starts on Wed May 28 17:23:24 2025 with memory = 4387.25 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### Time Record (Track Assignment) is installed.
[05/28 17:23:24   2844s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:24   2844s] ### Time Record (Data Preparation) is installed.
[05/28 17:23:24   2844s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:24   2844s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:23:24   2844s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:23:24   2844s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4387.25 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### track-assign engine-init starts on Wed May 28 17:23:24 2025 with memory = 4387.25 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] ### Time Record (Track Assignment) is installed.
[05/28 17:23:24   2844s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:23:24   2844s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:24   2844s] ### track-assign core-engine starts on Wed May 28 17:23:24 2025 with memory = 4387.25 (MB), peak = 4578.55 (MB)
[05/28 17:23:24   2844s] #Start Track Assignment.
[05/28 17:23:24   2845s] #Done with 1775 horizontal wires in 3 hboxes and 1146 vertical wires in 3 hboxes.
[05/28 17:23:25   2845s] #Done with 394 horizontal wires in 3 hboxes and 287 vertical wires in 3 hboxes.
[05/28 17:23:25   2845s] #Complete Track Assignment.
[05/28 17:23:25   2845s] #Total wire length = 11121 um.
[05/28 17:23:25   2845s] #Total half perimeter of net bounding box = 10799 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER M1 = 142 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER M2 = 2248 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER C1 = 2813 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER C2 = 3827 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER C3 = 1914 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER C4 = 176 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER C5 = 0 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER JA = 0 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER QA = 0 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER QB = 0 um.
[05/28 17:23:25   2845s] #Total wire length on LAYER LB = 0 um.
[05/28 17:23:25   2845s] #Total number of vias = 14979
[05/28 17:23:25   2845s] #Total number of multi-cut vias = 6602 ( 44.1%)
[05/28 17:23:25   2845s] #Total number of single cut vias = 8377 ( 55.9%)
[05/28 17:23:25   2845s] #Up-Via Summary (total 14979):
[05/28 17:23:25   2845s] #                   single-cut          multi-cut      Total
[05/28 17:23:25   2845s] #-----------------------------------------------------------
[05/28 17:23:25   2845s] # M1               850 ( 55.7%)       675 ( 44.3%)       1525
[05/28 17:23:25   2845s] # M2              4204 ( 60.1%)      2794 ( 39.9%)       6998
[05/28 17:23:25   2845s] # C1              2414 ( 52.7%)      2165 ( 47.3%)       4579
[05/28 17:23:25   2845s] # C2               850 ( 46.9%)       964 ( 53.1%)       1814
[05/28 17:23:25   2845s] # C3                59 ( 93.7%)         4 (  6.3%)         63
[05/28 17:23:25   2845s] #-----------------------------------------------------------
[05/28 17:23:25   2845s] #                 8377 ( 55.9%)      6602 ( 44.1%)      14979 
[05/28 17:23:25   2845s] #
[05/28 17:23:25   2845s] ### track_assign design signature (158): route=670371769
[05/28 17:23:25   2845s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:4.3 GB, peak:4.5 GB
[05/28 17:23:25   2845s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:23:25   2845s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4391.21 (MB), peak = 4578.55 (MB)
[05/28 17:23:25   2845s] #
[05/28 17:23:25   2845s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 17:23:25   2845s] #Cpu time = 00:00:09
[05/28 17:23:25   2845s] #Elapsed time = 00:00:09
[05/28 17:23:25   2845s] #Increased memory = 44.13 (MB)
[05/28 17:23:25   2845s] #Total memory = 4391.21 (MB)
[05/28 17:23:25   2845s] #Peak memory = 4578.55 (MB)
[05/28 17:23:25   2845s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 17:23:25   2845s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:23:25   2845s] ### Time Record (Detail Routing) is installed.
[05/28 17:23:25   2845s] ### Time Record (Data Preparation) is installed.
[05/28 17:23:25   2845s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:23:25   2845s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:23:25   2845s] #
[05/28 17:23:25   2845s] #Start Detail Routing..
[05/28 17:23:25   2845s] #start initial detail routing ...
[05/28 17:23:25   2845s] ### Design has 0 dirty nets, 3489 dirty-areas)
[05/28 17:23:58   2879s] # ECO: 0.00% of the total area was rechecked for DRC, and 16.84% required routing.
[05/28 17:23:58   2879s] #   number of violations = 4894
[05/28 17:23:58   2879s] #
[05/28 17:23:58   2879s] #  By Layer and Type:
[05/28 17:23:58   2879s] #
[05/28 17:23:58   2879s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:23:58   2879s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
[05/28 17:23:58   2879s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:23:58   2879s] #  M1     |    217|     57|   463|   418|    130|    184|    250|   1719|
[05/28 17:23:58   2879s] #  M2     |    397|    200|  1231|   613|    274|     49|    212|   2976|
[05/28 17:23:58   2879s] #  C1     |     65|     69|    33|     0|      0|      3|     19|    189|
[05/28 17:23:58   2879s] #  C2     |      0|      1|     7|     0|      0|      0|      1|      9|
[05/28 17:23:58   2879s] #  C3     |      0|      1|     0|     0|      0|      0|      0|      1|
[05/28 17:23:58   2879s] #  Totals |    679|    328|  1734|  1031|    404|    236|    482|   4894|
[05/28 17:23:58   2879s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:23:58   2879s] #
[05/28 17:23:58   2879s] #3 out of 3661 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
[05/28 17:23:58   2879s] #0.00% of the total area is being checked for drcs
[05/28 17:23:58   2879s] #0.0% of the total area was checked
[05/28 17:23:58   2879s] ### Gcell dirty-map stats: routing = 17.87%, dirty-area = 11.11%
[05/28 17:23:58   2879s] #   number of violations = 4897
[05/28 17:23:58   2879s] #
[05/28 17:23:58   2879s] #  By Layer and Type:
[05/28 17:23:58   2879s] #
[05/28 17:23:58   2879s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:23:58   2879s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
[05/28 17:23:58   2879s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:23:58   2879s] #  M1     |    217|     57|   463|   418|    130|    184|    250|   1719|
[05/28 17:23:58   2879s] #  M2     |    397|    200|  1231|   613|    274|     49|    215|   2979|
[05/28 17:23:58   2879s] #  C1     |     65|     69|    33|     0|      0|      3|     19|    189|
[05/28 17:23:58   2879s] #  C2     |      0|      1|     7|     0|      0|      0|      1|      9|
[05/28 17:23:58   2879s] #  C3     |      0|      1|     0|     0|      0|      0|      0|      1|
[05/28 17:23:58   2879s] #  Totals |    679|    328|  1734|  1031|    404|    236|    485|   4897|
[05/28 17:23:58   2879s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:23:59   2879s] #
[05/28 17:23:59   2879s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 4428.30 (MB), peak = 4578.55 (MB)
[05/28 17:23:59   2879s] #start 1st optimization iteration ...
[05/28 17:25:51   2992s] ### Gcell dirty-map stats: routing = 17.91%, dirty-area = 11.11%
[05/28 17:25:51   2992s] #   number of violations = 421
[05/28 17:25:51   2992s] #
[05/28 17:25:51   2992s] #  By Layer and Type:
[05/28 17:25:51   2992s] #
[05/28 17:25:51   2992s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:25:51   2992s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 17:25:51   2992s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:25:51   2992s] #  M1     |      2|      1|     9|    21|     17|  31|     30|    111|
[05/28 17:25:51   2992s] #  M2     |     49|     39|    22|    59|     35|  50|     30|    284|
[05/28 17:25:51   2992s] #  C1     |      8|      2|     6|     0|      0|   0|      7|     23|
[05/28 17:25:51   2992s] #  C2     |      1|      0|     0|     0|      0|   0|      2|      3|
[05/28 17:25:51   2992s] #  Totals |     60|     42|    37|    80|     52|  81|     69|    421|
[05/28 17:25:51   2992s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:25:51   2992s] #
[05/28 17:25:51   2992s] #cpu time = 00:01:53, elapsed time = 00:01:53, memory = 4469.28 (MB), peak = 4883.33 (MB)
[05/28 17:25:51   2992s] #start 2nd optimization iteration ...
[05/28 17:26:22   3023s] ### Gcell dirty-map stats: routing = 17.91%, dirty-area = 11.11%
[05/28 17:26:22   3023s] #   number of violations = 341
[05/28 17:26:22   3023s] #
[05/28 17:26:22   3023s] #  By Layer and Type:
[05/28 17:26:22   3023s] #
[05/28 17:26:22   3023s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:26:22   3023s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 17:26:22   3023s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:26:22   3023s] #  M1     |      4|      1|    13|    17|     13|  23|     35|    106|
[05/28 17:26:22   3023s] #  M2     |     46|     38|    21|    38|     31|  18|     23|    215|
[05/28 17:26:22   3023s] #  C1     |      7|      3|     5|     0|      0|   0|      5|     20|
[05/28 17:26:22   3023s] #  Totals |     57|     42|    39|    55|     44|  41|     63|    341|
[05/28 17:26:22   3023s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:26:22   3023s] #
[05/28 17:26:22   3023s] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 4468.27 (MB), peak = 4883.33 (MB)
[05/28 17:26:22   3023s] #start 3rd optimization iteration ...
[05/28 17:26:50   3051s] ### Gcell dirty-map stats: routing = 17.91%, dirty-area = 11.11%
[05/28 17:26:50   3051s] #   number of violations = 145
[05/28 17:26:50   3051s] #
[05/28 17:26:50   3051s] #  By Layer and Type:
[05/28 17:26:50   3051s] #
[05/28 17:26:50   3051s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:26:50   3051s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:26:50   3051s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:26:50   3051s] #  M1     |      2|    16|    13|      8|     19|  19|      4|     81|
[05/28 17:26:50   3051s] #  M2     |      4|     7|    21|     10|      0|   8|     12|     62|
[05/28 17:26:50   3051s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:26:50   3051s] #  Totals |      8|    23|    34|     18|     19|  27|     16|    145|
[05/28 17:26:50   3051s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:26:50   3051s] #
[05/28 17:26:50   3051s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 4465.46 (MB), peak = 4883.33 (MB)
[05/28 17:26:50   3051s] #start 4th optimization iteration ...
[05/28 17:27:07   3068s] ### Gcell dirty-map stats: routing = 17.97%, dirty-area = 11.11%
[05/28 17:27:07   3068s] #   number of violations = 116
[05/28 17:27:07   3068s] #
[05/28 17:27:07   3068s] #  By Layer and Type:
[05/28 17:27:07   3068s] #
[05/28 17:27:07   3068s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:07   3068s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:27:07   3068s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:07   3068s] #  M1     |      2|    18|    11|      7|      5|  14|      3|     60|
[05/28 17:27:07   3068s] #  M2     |      3|    10|    16|      5|      1|   6|      7|     48|
[05/28 17:27:07   3068s] #  C1     |      4|     0|     0|      0|      0|   0|      4|      8|
[05/28 17:27:07   3068s] #  Totals |      9|    28|    27|     12|      6|  20|     14|    116|
[05/28 17:27:07   3068s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:07   3068s] #
[05/28 17:27:07   3068s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4463.02 (MB), peak = 4883.33 (MB)
[05/28 17:27:07   3068s] #start 5th optimization iteration ...
[05/28 17:27:29   3090s] ### Gcell dirty-map stats: routing = 17.98%, dirty-area = 11.11%
[05/28 17:27:29   3090s] #   number of violations = 123
[05/28 17:27:29   3090s] #
[05/28 17:27:29   3090s] #  By Layer and Type:
[05/28 17:27:29   3090s] #
[05/28 17:27:29   3090s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:29   3090s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:27:29   3090s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:29   3090s] #  M1     |      2|    16|    14|     10|      8|  15|      5|     70|
[05/28 17:27:29   3090s] #  M2     |      4|     5|    15|      5|      0|   6|     11|     46|
[05/28 17:27:29   3090s] #  C1     |      3|     0|     0|      0|      0|   0|      4|      7|
[05/28 17:27:29   3090s] #  Totals |      9|    21|    29|     15|      8|  21|     20|    123|
[05/28 17:27:29   3090s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:29   3090s] #
[05/28 17:27:29   3090s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4458.99 (MB), peak = 4883.33 (MB)
[05/28 17:27:29   3090s] #start 6th optimization iteration ...
[05/28 17:27:58   3119s] ### Gcell dirty-map stats: routing = 18.07%, dirty-area = 11.11%
[05/28 17:27:58   3119s] #   number of violations = 91
[05/28 17:27:58   3119s] #
[05/28 17:27:58   3119s] #  By Layer and Type:
[05/28 17:27:58   3119s] #
[05/28 17:27:58   3119s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:58   3119s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:27:58   3119s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:58   3119s] #  M1     |      2|    14|    13|     10|      8|  12|      1|     60|
[05/28 17:27:58   3119s] #  M2     |      3|     1|     5|      3|      0|   2|     12|     26|
[05/28 17:27:58   3119s] #  C1     |      4|     0|     0|      0|      0|   0|      1|      5|
[05/28 17:27:58   3119s] #  Totals |      9|    15|    18|     13|      8|  14|     14|     91|
[05/28 17:27:58   3119s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:27:58   3119s] #
[05/28 17:27:58   3119s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 4504.07 (MB), peak = 4883.33 (MB)
[05/28 17:27:58   3119s] #start 7th optimization iteration ...
[05/28 17:28:28   3149s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:28:28   3149s] #   number of violations = 96
[05/28 17:28:28   3149s] #
[05/28 17:28:28   3149s] #  By Layer and Type:
[05/28 17:28:28   3149s] #
[05/28 17:28:28   3149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:28   3149s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:28:28   3149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:28   3149s] #  M1     |      2|    15|    12|      9|      6|  14|      3|     61|
[05/28 17:28:28   3149s] #  M2     |      2|     2|     8|      3|      0|   6|     11|     32|
[05/28 17:28:28   3149s] #  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
[05/28 17:28:28   3149s] #  Totals |      7|    17|    20|     12|      6|  20|     14|     96|
[05/28 17:28:28   3149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:28   3149s] #
[05/28 17:28:28   3150s] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 4500.31 (MB), peak = 4883.33 (MB)
[05/28 17:28:28   3150s] #start 8th optimization iteration ...
[05/28 17:28:36   3157s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:28:36   3157s] #   number of violations = 84
[05/28 17:28:36   3157s] #
[05/28 17:28:36   3157s] #  By Layer and Type:
[05/28 17:28:36   3157s] #
[05/28 17:28:36   3157s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:36   3157s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:28:36   3157s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:36   3157s] #  M1     |      2|    20|     9|      5|      7|   8|      4|     55|
[05/28 17:28:36   3157s] #  M2     |      4|     1|     5|      2|      0|   4|      9|     25|
[05/28 17:28:36   3157s] #  C1     |      3|     0|     0|      0|      0|   0|      1|      4|
[05/28 17:28:36   3157s] #  Totals |      9|    21|    14|      7|      7|  12|     14|     84|
[05/28 17:28:36   3157s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:36   3157s] #
[05/28 17:28:36   3157s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4495.82 (MB), peak = 4883.33 (MB)
[05/28 17:28:36   3157s] #start 9th optimization iteration ...
[05/28 17:28:45   3166s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:28:45   3166s] #   number of violations = 92
[05/28 17:28:45   3166s] #
[05/28 17:28:45   3166s] #  By Layer and Type:
[05/28 17:28:45   3166s] #
[05/28 17:28:45   3166s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:45   3166s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:28:45   3166s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:45   3166s] #  M1     |      4|    16|    11|      8|      6|  11|      4|     60|
[05/28 17:28:45   3166s] #  M2     |      4|     1|     9|      2|      0|   4|     10|     30|
[05/28 17:28:45   3166s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 17:28:45   3166s] #  Totals |     10|    17|    20|     10|      6|  15|     14|     92|
[05/28 17:28:45   3166s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:28:45   3166s] #
[05/28 17:28:45   3166s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4487.26 (MB), peak = 4883.33 (MB)
[05/28 17:28:45   3166s] #start 10th optimization iteration ...
[05/28 17:28:58   3180s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:28:58   3180s] #   number of violations = 85
[05/28 17:28:58   3180s] #
[05/28 17:28:58   3180s] #  By Layer and Type:
[05/28 17:28:58   3180s] #
[05/28 17:28:58   3180s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:28:58   3180s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 17:28:58   3180s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:28:58   3180s] #  M1     |      4|      1|    13|    12|     11|  12|      9|     62|
[05/28 17:28:58   3180s] #  M2     |      4|      3|     0|     5|      1|   4|      5|     22|
[05/28 17:28:58   3180s] #  C1     |      1|      0|     0|     0|      0|   0|      0|      1|
[05/28 17:28:58   3180s] #  Totals |      9|      4|    13|    17|     12|  16|     14|     85|
[05/28 17:28:58   3180s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:28:58   3180s] #
[05/28 17:28:59   3180s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4473.34 (MB), peak = 4883.33 (MB)
[05/28 17:28:59   3180s] #start 11th optimization iteration ...
[05/28 17:29:14   3196s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:29:14   3196s] #   number of violations = 78
[05/28 17:29:14   3196s] #
[05/28 17:29:14   3196s] #  By Layer and Type:
[05/28 17:29:14   3196s] #
[05/28 17:29:14   3196s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:29:14   3196s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:29:14   3196s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:29:14   3196s] #  M1     |      3|    17|     8|      7|      4|  10|      4|     53|
[05/28 17:29:14   3196s] #  M2     |      2|     0|    11|      1|      0|   1|      9|     24|
[05/28 17:29:14   3196s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 17:29:14   3196s] #  Totals |      6|    17|    19|      8|      4|  11|     13|     78|
[05/28 17:29:14   3196s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:29:14   3196s] #
[05/28 17:29:14   3196s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4470.33 (MB), peak = 4883.33 (MB)
[05/28 17:29:14   3196s] #start 12th optimization iteration ...
[05/28 17:29:35   3216s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:29:35   3216s] #   number of violations = 78
[05/28 17:29:35   3216s] #
[05/28 17:29:35   3216s] #  By Layer and Type:
[05/28 17:29:35   3216s] #
[05/28 17:29:35   3216s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:29:35   3216s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:29:35   3216s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:29:35   3216s] #  M1     |      2|    14|    11|     10|      4|  13|      4|     58|
[05/28 17:29:35   3216s] #  M2     |      4|     0|     5|      1|      0|   1|      8|     19|
[05/28 17:29:35   3216s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 17:29:35   3216s] #  Totals |      7|    14|    16|     11|      4|  14|     12|     78|
[05/28 17:29:35   3216s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:29:35   3216s] #
[05/28 17:29:35   3216s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4479.51 (MB), peak = 4883.33 (MB)
[05/28 17:29:35   3216s] #start 13th optimization iteration ...
[05/28 17:30:00   3241s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:30:00   3241s] #   number of violations = 75
[05/28 17:30:00   3241s] #
[05/28 17:30:00   3241s] #  By Layer and Type:
[05/28 17:30:00   3241s] #
[05/28 17:30:00   3241s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:00   3241s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:30:00   3241s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:00   3241s] #  M1     |      2|    17|     8|      7|      5|  11|      5|     55|
[05/28 17:30:00   3241s] #  M2     |      3|     1|     5|      1|      0|   0|      8|     18|
[05/28 17:30:00   3241s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 17:30:00   3241s] #  Totals |      6|    18|    13|      8|      5|  11|     14|     75|
[05/28 17:30:00   3241s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:00   3241s] #
[05/28 17:30:00   3241s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 4490.60 (MB), peak = 4883.33 (MB)
[05/28 17:30:00   3241s] #start 14th optimization iteration ...
[05/28 17:30:08   3249s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:30:08   3249s] #   number of violations = 76
[05/28 17:30:08   3249s] #
[05/28 17:30:08   3249s] #  By Layer and Type:
[05/28 17:30:08   3249s] #
[05/28 17:30:08   3249s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:08   3249s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:30:08   3249s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:08   3249s] #  M1     |      3|    17|     8|      7|      5|  12|      6|     58|
[05/28 17:30:08   3249s] #  M2     |      4|     0|     4|      1|      0|   0|      8|     17|
[05/28 17:30:08   3249s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 17:30:08   3249s] #  Totals |      8|    17|    12|      8|      5|  12|     14|     76|
[05/28 17:30:08   3249s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:08   3249s] #
[05/28 17:30:08   3249s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4489.64 (MB), peak = 4883.33 (MB)
[05/28 17:30:08   3249s] #start 15th optimization iteration ...
[05/28 17:30:17   3258s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:30:17   3258s] #   number of violations = 72
[05/28 17:30:17   3258s] #
[05/28 17:30:17   3258s] #  By Layer and Type:
[05/28 17:30:17   3258s] #
[05/28 17:30:17   3258s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:17   3258s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:30:17   3258s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:17   3258s] #  M1     |      2|    16|     9|      8|      4|  12|      2|     53|
[05/28 17:30:17   3258s] #  M2     |      3|     0|     5|      1|      0|   1|      5|     15|
[05/28 17:30:17   3258s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 17:30:17   3258s] #  Totals |      7|    16|    14|      9|      4|  13|      9|     72|
[05/28 17:30:17   3258s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:17   3258s] #
[05/28 17:30:17   3258s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4486.73 (MB), peak = 4883.33 (MB)
[05/28 17:30:17   3258s] #start 16th optimization iteration ...
[05/28 17:30:30   3271s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:30:30   3271s] #   number of violations = 71
[05/28 17:30:30   3271s] #
[05/28 17:30:30   3271s] #  By Layer and Type:
[05/28 17:30:30   3271s] #
[05/28 17:30:30   3271s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:30   3271s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:30:30   3271s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:30   3271s] #  M1     |      4|    17|     8|      8|      4|  10|      5|     56|
[05/28 17:30:30   3271s] #  M2     |      5|     0|     3|      0|      0|   0|      7|     15|
[05/28 17:30:30   3271s] #  Totals |      9|    17|    11|      8|      4|  10|     12|     71|
[05/28 17:30:30   3271s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:30:30   3271s] #
[05/28 17:30:30   3271s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4478.70 (MB), peak = 4883.33 (MB)
[05/28 17:30:30   3271s] #start 17th optimization iteration ...
[05/28 17:30:44   3285s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:30:44   3285s] #   number of violations = 67
[05/28 17:30:44   3285s] #
[05/28 17:30:44   3285s] #  By Layer and Type:
[05/28 17:30:44   3285s] #
[05/28 17:30:44   3285s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 17:30:44   3285s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 17:30:44   3285s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 17:30:44   3285s] #  M1     |    17|     8|      7|      4|      3|  10|      2|     51|
[05/28 17:30:44   3285s] #  M2     |     0|     5|      2|      0|      2|   1|      6|     16|
[05/28 17:30:44   3285s] #  Totals |    17|    13|      9|      4|      5|  11|      8|     67|
[05/28 17:30:44   3285s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 17:30:44   3285s] #
[05/28 17:30:44   3286s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4477.00 (MB), peak = 4883.33 (MB)
[05/28 17:30:44   3286s] #start 18th optimization iteration ...
[05/28 17:31:04   3305s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:31:04   3305s] #   number of violations = 68
[05/28 17:31:04   3305s] #
[05/28 17:31:04   3305s] #  By Layer and Type:
[05/28 17:31:04   3305s] #
[05/28 17:31:04   3305s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:04   3305s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:31:04   3305s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:04   3305s] #  M1     |      4|    17|     8|      7|      4|  11|      5|     56|
[05/28 17:31:04   3305s] #  M2     |      3|     0|     3|      0|      0|   0|      6|     12|
[05/28 17:31:04   3305s] #  Totals |      7|    17|    11|      7|      4|  11|     11|     68|
[05/28 17:31:04   3305s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:04   3305s] #
[05/28 17:31:04   3305s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4478.55 (MB), peak = 4883.33 (MB)
[05/28 17:31:04   3305s] #start 19th optimization iteration ...
[05/28 17:31:27   3329s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:31:27   3329s] #   number of violations = 73
[05/28 17:31:27   3329s] #
[05/28 17:31:27   3329s] #  By Layer and Type:
[05/28 17:31:27   3329s] #
[05/28 17:31:27   3329s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:27   3329s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:31:27   3329s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:27   3329s] #  M1     |      4|    15|    10|      9|      4|  12|      4|     58|
[05/28 17:31:27   3329s] #  M2     |      1|     1|     5|      1|      0|   0|      6|     14|
[05/28 17:31:27   3329s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:31:27   3329s] #  Totals |      5|    16|    15|     10|      4|  12|     11|     73|
[05/28 17:31:27   3329s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:27   3329s] #
[05/28 17:31:27   3329s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 4476.94 (MB), peak = 4883.33 (MB)
[05/28 17:31:27   3329s] #start 20th optimization iteration ...
[05/28 17:31:34   3335s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:31:34   3335s] #   number of violations = 71
[05/28 17:31:34   3335s] #
[05/28 17:31:34   3335s] #  By Layer and Type:
[05/28 17:31:34   3335s] #
[05/28 17:31:34   3335s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:34   3335s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:31:34   3335s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:34   3335s] #  M1     |      3|    14|    11|     10|      4|  13|      4|     59|
[05/28 17:31:34   3335s] #  M2     |      2|     0|     5|      1|      0|   0|      4|     12|
[05/28 17:31:34   3335s] #  Totals |      5|    14|    16|     11|      4|  13|      8|     71|
[05/28 17:31:34   3335s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:34   3335s] #
[05/28 17:31:34   3335s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4474.51 (MB), peak = 4883.33 (MB)
[05/28 17:31:34   3335s] #start 21th optimization iteration ...
[05/28 17:31:44   3346s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:31:44   3346s] #   number of violations = 77
[05/28 17:31:44   3346s] #
[05/28 17:31:44   3346s] #  By Layer and Type:
[05/28 17:31:44   3346s] #
[05/28 17:31:44   3346s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:44   3346s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:31:44   3346s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:44   3346s] #  M1     |      6|    16|    10|      8|      4|  12|      7|     63|
[05/28 17:31:44   3346s] #  M2     |      3|     0|     4|      2|      0|   0|      4|     13|
[05/28 17:31:44   3346s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:31:44   3346s] #  Totals |      9|    16|    14|     10|      4|  12|     12|     77|
[05/28 17:31:44   3346s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:44   3346s] #
[05/28 17:31:44   3346s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4471.81 (MB), peak = 4883.33 (MB)
[05/28 17:31:44   3346s] #start 22th optimization iteration ...
[05/28 17:31:54   3356s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:31:54   3356s] #   number of violations = 62
[05/28 17:31:54   3356s] #
[05/28 17:31:54   3356s] #  By Layer and Type:
[05/28 17:31:54   3356s] #
[05/28 17:31:54   3356s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:54   3356s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:31:54   3356s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:54   3356s] #  M1     |      2|    15|    10|      9|      3|  11|      2|     52|
[05/28 17:31:54   3356s] #  M2     |      2|     0|     3|      1|      0|   0|      4|     10|
[05/28 17:31:54   3356s] #  Totals |      4|    15|    13|     10|      3|  11|      6|     62|
[05/28 17:31:54   3356s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:31:54   3356s] #
[05/28 17:31:54   3356s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4467.96 (MB), peak = 4883.33 (MB)
[05/28 17:31:54   3356s] #start 23th optimization iteration ...
[05/28 17:32:10   3372s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:32:10   3372s] #   number of violations = 61
[05/28 17:32:10   3372s] #
[05/28 17:32:10   3372s] #  By Layer and Type:
[05/28 17:32:10   3372s] #
[05/28 17:32:10   3372s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:10   3372s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:32:10   3372s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:10   3372s] #  M1     |      2|    17|     8|      7|      4|   9|      2|     49|
[05/28 17:32:10   3372s] #  M2     |      2|     0|     4|      1|      0|   1|      4|     12|
[05/28 17:32:10   3372s] #  Totals |      4|    17|    12|      8|      4|  10|      6|     61|
[05/28 17:32:10   3372s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:10   3372s] #
[05/28 17:32:10   3372s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4463.37 (MB), peak = 4883.33 (MB)
[05/28 17:32:10   3372s] #start 24th optimization iteration ...
[05/28 17:32:30   3392s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:32:30   3392s] #   number of violations = 67
[05/28 17:32:30   3392s] #
[05/28 17:32:30   3392s] #  By Layer and Type:
[05/28 17:32:30   3392s] #
[05/28 17:32:30   3392s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:30   3392s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:32:30   3392s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:30   3392s] #  M1     |      4|    14|    11|     10|      4|  12|      3|     58|
[05/28 17:32:30   3392s] #  M2     |      2|     0|     3|      0|      0|   0|      4|      9|
[05/28 17:32:30   3392s] #  Totals |      6|    14|    14|     10|      4|  12|      7|     67|
[05/28 17:32:30   3392s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:30   3392s] #
[05/28 17:32:30   3392s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4463.20 (MB), peak = 4883.33 (MB)
[05/28 17:32:30   3392s] #start 25th optimization iteration ...
[05/28 17:32:51   3413s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:32:51   3413s] #   number of violations = 64
[05/28 17:32:51   3413s] #
[05/28 17:32:51   3413s] #  By Layer and Type:
[05/28 17:32:51   3413s] #
[05/28 17:32:51   3413s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:51   3413s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:32:51   3413s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:51   3413s] #  M1     |      4|    17|     8|      7|      4|  11|      4|     55|
[05/28 17:32:51   3413s] #  M2     |      2|     0|     3|      0|      0|   0|      4|      9|
[05/28 17:32:51   3413s] #  Totals |      6|    17|    11|      7|      4|  11|      8|     64|
[05/28 17:32:51   3413s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:32:51   3413s] #
[05/28 17:32:51   3413s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4463.28 (MB), peak = 4883.33 (MB)
[05/28 17:32:51   3413s] #start 26th optimization iteration ...
[05/28 17:33:00   3422s] ### Gcell dirty-map stats: routing = 18.20%, dirty-area = 11.11%
[05/28 17:33:00   3422s] #   number of violations = 58
[05/28 17:33:00   3422s] #
[05/28 17:33:00   3422s] #  By Layer and Type:
[05/28 17:33:00   3422s] #
[05/28 17:33:00   3422s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:00   3422s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:33:00   3422s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:00   3422s] #  M1     |      2|    17|     8|      7|      4|   9|      2|     49|
[05/28 17:33:00   3422s] #  M2     |      2|     0|     3|      0|      0|   1|      3|      9|
[05/28 17:33:00   3422s] #  Totals |      4|    17|    11|      7|      4|  10|      5|     58|
[05/28 17:33:00   3422s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:00   3422s] #
[05/28 17:33:00   3422s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4462.99 (MB), peak = 4883.33 (MB)
[05/28 17:33:00   3422s] #start 27th optimization iteration ...
[05/28 17:33:12   3434s] ### Gcell dirty-map stats: routing = 18.21%, dirty-area = 11.11%
[05/28 17:33:12   3434s] #   number of violations = 58
[05/28 17:33:12   3434s] #
[05/28 17:33:12   3434s] #  By Layer and Type:
[05/28 17:33:12   3434s] #
[05/28 17:33:12   3434s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:12   3434s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:33:12   3434s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:12   3434s] #  M1     |      4|    18|     7|      7|      3|   9|      3|     51|
[05/28 17:33:12   3434s] #  M2     |      2|     0|     2|      0|      0|   0|      3|      7|
[05/28 17:33:12   3434s] #  Totals |      6|    18|     9|      7|      3|   9|      6|     58|
[05/28 17:33:12   3434s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:12   3434s] #
[05/28 17:33:12   3434s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4462.62 (MB), peak = 4883.33 (MB)
[05/28 17:33:12   3434s] #start 28th optimization iteration ...
[05/28 17:33:24   3446s] ### Gcell dirty-map stats: routing = 18.21%, dirty-area = 11.11%
[05/28 17:33:24   3446s] #   number of violations = 60
[05/28 17:33:24   3446s] #
[05/28 17:33:24   3446s] #  By Layer and Type:
[05/28 17:33:24   3446s] #
[05/28 17:33:24   3446s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:24   3446s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:33:24   3446s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:24   3446s] #  M1     |      3|    16|     9|      8|      3|  12|      2|     53|
[05/28 17:33:24   3446s] #  M2     |      2|     0|     2|      0|      0|   0|      3|      7|
[05/28 17:33:24   3446s] #  Totals |      5|    16|    11|      8|      3|  12|      5|     60|
[05/28 17:33:24   3446s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:24   3446s] #
[05/28 17:33:24   3446s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4462.43 (MB), peak = 4883.33 (MB)
[05/28 17:33:24   3446s] #start 29th optimization iteration ...
[05/28 17:33:38   3460s] ### Gcell dirty-map stats: routing = 18.21%, dirty-area = 11.11%
[05/28 17:33:38   3460s] #   number of violations = 66
[05/28 17:33:38   3460s] #
[05/28 17:33:38   3460s] #  By Layer and Type:
[05/28 17:33:38   3460s] #
[05/28 17:33:38   3460s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:38   3460s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:33:38   3460s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:38   3460s] #  M1     |      4|    15|    10|      9|      4|  11|      3|     56|
[05/28 17:33:38   3460s] #  M2     |      2|     0|     3|      0|      0|   0|      5|     10|
[05/28 17:33:38   3460s] #  Totals |      6|    15|    13|      9|      4|  11|      8|     66|
[05/28 17:33:38   3460s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:38   3460s] #
[05/28 17:33:38   3460s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4459.21 (MB), peak = 4883.33 (MB)
[05/28 17:33:38   3460s] #start 30th optimization iteration ...
[05/28 17:33:57   3479s] ### Gcell dirty-map stats: routing = 18.23%, dirty-area = 11.11%
[05/28 17:33:57   3479s] #   number of violations = 62
[05/28 17:33:57   3479s] #
[05/28 17:33:57   3479s] #  By Layer and Type:
[05/28 17:33:57   3479s] #
[05/28 17:33:57   3479s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:57   3479s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:33:57   3479s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:57   3479s] #  M1     |      2|    16|     9|      8|      4|  10|      2|     51|
[05/28 17:33:57   3479s] #  M2     |      2|     0|     3|      0|      0|   1|      4|     10|
[05/28 17:33:57   3479s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:33:57   3479s] #  Totals |      4|    16|    12|      8|      4|  11|      7|     62|
[05/28 17:33:57   3479s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:33:57   3479s] #
[05/28 17:33:57   3480s] #cpu time = 00:00:20, elapsed time = 00:00:19, memory = 4455.89 (MB), peak = 4883.33 (MB)
[05/28 17:33:57   3480s] #Complete Detail Routing.
[05/28 17:33:57   3480s] #Total wire length = 11799 um.
[05/28 17:33:57   3480s] #Total half perimeter of net bounding box = 10799 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER M1 = 67 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER M2 = 1600 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER C1 = 2953 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER C2 = 3828 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER C3 = 2439 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER C4 = 891 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER JA = 0 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER QA = 0 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER QB = 0 um.
[05/28 17:33:57   3480s] #Total wire length on LAYER LB = 0 um.
[05/28 17:33:57   3480s] #Total number of vias = 20792
[05/28 17:33:57   3480s] #Total number of multi-cut vias = 4663 ( 22.4%)
[05/28 17:33:57   3480s] #Total number of single cut vias = 16129 ( 77.6%)
[05/28 17:33:57   3480s] #Up-Via Summary (total 20792):
[05/28 17:33:57   3480s] #                   single-cut          multi-cut      Total
[05/28 17:33:57   3480s] #-----------------------------------------------------------
[05/28 17:33:57   3480s] # M1              1396 ( 91.1%)       136 (  8.9%)       1532
[05/28 17:33:57   3480s] # M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
[05/28 17:33:57   3480s] # C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
[05/28 17:33:57   3480s] # C2              2640 ( 77.3%)       777 ( 22.7%)       3417
[05/28 17:33:57   3480s] # C3               524 ( 75.4%)       171 ( 24.6%)        695
[05/28 17:33:57   3480s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/28 17:33:57   3480s] #-----------------------------------------------------------
[05/28 17:33:57   3480s] #                16129 ( 77.6%)      4663 ( 22.4%)      20792 
[05/28 17:33:57   3480s] #
[05/28 17:33:57   3480s] #Total number of DRC violations = 62
[05/28 17:33:57   3480s] ### Time Record (Detail Routing) is uninstalled.
[05/28 17:33:57   3480s] #Cpu time = 00:10:35
[05/28 17:33:57   3480s] #Elapsed time = 00:10:32
[05/28 17:33:57   3480s] #Increased memory = 64.68 (MB)
[05/28 17:33:57   3480s] #Total memory = 4455.89 (MB)
[05/28 17:33:57   3480s] #Peak memory = 4883.33 (MB)
[05/28 17:33:57   3480s] ### Time Record (Antenna Fixing) is installed.
[05/28 17:33:57   3480s] #
[05/28 17:33:57   3480s] #start routing for process antenna violation fix ...
[05/28 17:33:57   3480s] ### Time Record (Data Preparation) is installed.
[05/28 17:33:57   3480s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:33:57   3480s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:33:58   3480s] #
[05/28 17:33:58   3480s] #  By Layer and Type:
[05/28 17:33:58   3480s] #
[05/28 17:33:58   3480s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:33:58   3480s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:33:58   3480s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:33:58   3480s] #  M1     |      2|    16|      0|     9|      8|  10|      6|     51|
[05/28 17:33:58   3480s] #  M2     |      2|     0|      6|     3|      0|   1|      1|     13|
[05/28 17:33:58   3480s] #  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
[05/28 17:33:58   3480s] #  Totals |      4|    16|      6|    12|      8|  11|      8|     65|
[05/28 17:33:58   3480s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:33:58   3480s] #
[05/28 17:33:58   3480s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4456.32 (MB), peak = 4883.33 (MB)
[05/28 17:33:58   3480s] #
[05/28 17:33:58   3480s] #Total wire length = 11799 um.
[05/28 17:33:58   3480s] #Total half perimeter of net bounding box = 10799 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER M1 = 67 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER M2 = 1600 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER C1 = 2953 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER C2 = 3828 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER C3 = 2439 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER C4 = 891 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER JA = 0 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER QA = 0 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER QB = 0 um.
[05/28 17:33:58   3480s] #Total wire length on LAYER LB = 0 um.
[05/28 17:33:58   3480s] #Total number of vias = 20792
[05/28 17:33:58   3480s] #Total number of multi-cut vias = 4663 ( 22.4%)
[05/28 17:33:58   3480s] #Total number of single cut vias = 16129 ( 77.6%)
[05/28 17:33:58   3480s] #Up-Via Summary (total 20792):
[05/28 17:33:58   3480s] #                   single-cut          multi-cut      Total
[05/28 17:33:58   3480s] #-----------------------------------------------------------
[05/28 17:33:58   3480s] # M1              1396 ( 91.1%)       136 (  8.9%)       1532
[05/28 17:33:58   3480s] # M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
[05/28 17:33:58   3480s] # C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
[05/28 17:33:58   3480s] # C2              2640 ( 77.3%)       777 ( 22.7%)       3417
[05/28 17:33:58   3480s] # C3               524 ( 75.4%)       171 ( 24.6%)        695
[05/28 17:33:58   3480s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/28 17:33:58   3480s] #-----------------------------------------------------------
[05/28 17:33:58   3480s] #                16129 ( 77.6%)      4663 ( 22.4%)      20792 
[05/28 17:33:58   3480s] #
[05/28 17:33:58   3480s] #Total number of DRC violations = 65
[05/28 17:33:58   3480s] #Total number of process antenna violations = 0
[05/28 17:33:58   3480s] #Total number of net violated process antenna rule = 0
[05/28 17:33:58   3480s] #
[05/28 17:33:58   3481s] #
[05/28 17:33:58   3481s] #Total wire length = 11799 um.
[05/28 17:33:58   3481s] #Total half perimeter of net bounding box = 10799 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER M1 = 67 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER M2 = 1600 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER C1 = 2953 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER C2 = 3828 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER C3 = 2439 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER C4 = 891 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER JA = 0 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER QA = 0 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER QB = 0 um.
[05/28 17:33:58   3481s] #Total wire length on LAYER LB = 0 um.
[05/28 17:33:58   3481s] #Total number of vias = 20792
[05/28 17:33:58   3481s] #Total number of multi-cut vias = 4663 ( 22.4%)
[05/28 17:33:58   3481s] #Total number of single cut vias = 16129 ( 77.6%)
[05/28 17:33:58   3481s] #Up-Via Summary (total 20792):
[05/28 17:33:58   3481s] #                   single-cut          multi-cut      Total
[05/28 17:33:58   3481s] #-----------------------------------------------------------
[05/28 17:33:58   3481s] # M1              1396 ( 91.1%)       136 (  8.9%)       1532
[05/28 17:33:58   3481s] # M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
[05/28 17:33:58   3481s] # C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
[05/28 17:33:58   3481s] # C2              2640 ( 77.3%)       777 ( 22.7%)       3417
[05/28 17:33:58   3481s] # C3               524 ( 75.4%)       171 ( 24.6%)        695
[05/28 17:33:58   3481s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/28 17:33:58   3481s] #-----------------------------------------------------------
[05/28 17:33:58   3481s] #                16129 ( 77.6%)      4663 ( 22.4%)      20792 
[05/28 17:33:58   3481s] #
[05/28 17:33:58   3481s] #Total number of DRC violations = 65
[05/28 17:33:58   3481s] #Total number of process antenna violations = 0
[05/28 17:33:58   3481s] #Total number of net violated process antenna rule = 0
[05/28 17:33:58   3481s] #
[05/28 17:33:58   3481s] ### Gcell dirty-map stats: routing = 18.23%, dirty-area = 11.11%
[05/28 17:33:58   3481s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 17:33:58   3481s] ### Time Record (Data Preparation) is installed.
[05/28 17:33:58   3481s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:33:59   3481s] ### Time Record (Post Route Wire Spreading) is installed.
[05/28 17:33:59   3481s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #Start Post Route wire spreading..
[05/28 17:33:59   3481s] ### Time Record (Data Preparation) is installed.
[05/28 17:33:59   3481s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #Start data preparation for wire spreading...
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #Data preparation is done on Wed May 28 17:33:59 2025
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] ### track-assign engine-init starts on Wed May 28 17:33:59 2025 with memory = 4456.75 (MB), peak = 4883.33 (MB)
[05/28 17:33:59   3481s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.8 GB
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #Start Post Route Wire Spread.
[05/28 17:33:59   3481s] #Done with 222 horizontal wires in 5 hboxes and 174 vertical wires in 5 hboxes.
[05/28 17:33:59   3481s] #Complete Post Route Wire Spread.
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #Total wire length = 11865 um.
[05/28 17:33:59   3481s] #Total half perimeter of net bounding box = 10799 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER M1 = 67 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER M2 = 1601 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C1 = 2954 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C2 = 3849 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C3 = 2468 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C4 = 905 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER JA = 0 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER QA = 0 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER QB = 0 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER LB = 0 um.
[05/28 17:33:59   3481s] #Total number of vias = 20792
[05/28 17:33:59   3481s] #Total number of multi-cut vias = 4663 ( 22.4%)
[05/28 17:33:59   3481s] #Total number of single cut vias = 16129 ( 77.6%)
[05/28 17:33:59   3481s] #Up-Via Summary (total 20792):
[05/28 17:33:59   3481s] #                   single-cut          multi-cut      Total
[05/28 17:33:59   3481s] #-----------------------------------------------------------
[05/28 17:33:59   3481s] # M1              1396 ( 91.1%)       136 (  8.9%)       1532
[05/28 17:33:59   3481s] # M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
[05/28 17:33:59   3481s] # C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
[05/28 17:33:59   3481s] # C2              2640 ( 77.3%)       777 ( 22.7%)       3417
[05/28 17:33:59   3481s] # C3               524 ( 75.4%)       171 ( 24.6%)        695
[05/28 17:33:59   3481s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/28 17:33:59   3481s] #-----------------------------------------------------------
[05/28 17:33:59   3481s] #                16129 ( 77.6%)      4663 ( 22.4%)      20792 
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #   number of violations = 68
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #  By Layer and Type:
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:33:59   3481s] #  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:33:59   3481s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:33:59   3481s] #  M1     |    16|      0|     9|      8|      4|  10|      4|     51|
[05/28 17:33:59   3481s] #  M2     |     0|      9|     3|      0|      0|   1|      3|     16|
[05/28 17:33:59   3481s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/28 17:33:59   3481s] #  Totals |    16|      9|    12|      8|      4|  11|      8|     68|
[05/28 17:33:59   3481s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:33:59   3481s] #
[05/28 17:33:59   3481s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4455.94 (MB), peak = 4883.33 (MB)
[05/28 17:33:59   3481s] #CELL_VIEW TOP,init has 68 DRC violations
[05/28 17:33:59   3481s] #Total number of DRC violations = 68
[05/28 17:33:59   3481s] #Total number of process antenna violations = 0
[05/28 17:33:59   3481s] #Total number of net violated process antenna rule = 0
[05/28 17:33:59   3481s] #Post Route wire spread is done.
[05/28 17:33:59   3481s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/28 17:33:59   3481s] #Total wire length = 11865 um.
[05/28 17:33:59   3481s] #Total half perimeter of net bounding box = 10799 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER M1 = 67 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER M2 = 1601 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C1 = 2954 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C2 = 3849 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C3 = 2468 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C4 = 905 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER JA = 0 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER QA = 0 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER QB = 0 um.
[05/28 17:33:59   3481s] #Total wire length on LAYER LB = 0 um.
[05/28 17:33:59   3481s] #Total number of vias = 20792
[05/28 17:33:59   3481s] #Total number of multi-cut vias = 4663 ( 22.4%)
[05/28 17:33:59   3481s] #Total number of single cut vias = 16129 ( 77.6%)
[05/28 17:33:59   3481s] #Up-Via Summary (total 20792):
[05/28 17:33:59   3481s] #                   single-cut          multi-cut      Total
[05/28 17:33:59   3481s] #-----------------------------------------------------------
[05/28 17:33:59   3481s] # M1              1396 ( 91.1%)       136 (  8.9%)       1532
[05/28 17:33:59   3481s] # M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
[05/28 17:33:59   3482s] # C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
[05/28 17:33:59   3482s] # C2              2640 ( 77.3%)       777 ( 22.7%)       3417
[05/28 17:33:59   3482s] # C3               524 ( 75.4%)       171 ( 24.6%)        695
[05/28 17:33:59   3482s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/28 17:33:59   3482s] #-----------------------------------------------------------
[05/28 17:33:59   3482s] #                16129 ( 77.6%)      4663 ( 22.4%)      20792 
[05/28 17:33:59   3482s] #
[05/28 17:33:59   3482s] #detailRoute Statistics:
[05/28 17:33:59   3482s] #Cpu time = 00:10:36
[05/28 17:33:59   3482s] #Elapsed time = 00:10:34
[05/28 17:33:59   3482s] #Increased memory = 64.73 (MB)
[05/28 17:33:59   3482s] #Total memory = 4455.94 (MB)
[05/28 17:33:59   3482s] #Peak memory = 4883.33 (MB)
[05/28 17:33:59   3482s] ### global_detail_route design signature (231): route=1737103305 flt_obj=0 vio=2025019130 shield_wire=1
[05/28 17:33:59   3482s] ### Time Record (DB Export) is installed.
[05/28 17:33:59   3482s] ### export design design signature (232): route=1737103305 fixed_route=19264507 flt_obj=0 vio=2025019130 swire=282492057 shield_wire=1 net_attr=1271530194 dirty_area=0 del_dirty_area=0 cell=220607562 placement=1152340594 pin_access=1642218400 inst_pattern=403753972 inst_orient=1891748300 via=1681576828 routing_via=1401398896 timing=19264507 sns=19264507
[05/28 17:33:59   3482s] ### Time Record (DB Export) is uninstalled.
[05/28 17:33:59   3482s] ### Time Record (Post Callback) is installed.
[05/28 17:34:00   3482s] ### Time Record (Post Callback) is uninstalled.
[05/28 17:34:00   3482s] #
[05/28 17:34:00   3482s] #globalDetailRoute statistics:
[05/28 17:34:00   3482s] #Cpu time = 00:10:46
[05/28 17:34:00   3482s] #Elapsed time = 00:10:44
[05/28 17:34:00   3482s] #Increased memory = 15.24 (MB)
[05/28 17:34:00   3482s] #Total memory = 4362.48 (MB)
[05/28 17:34:00   3482s] #Peak memory = 4883.33 (MB)
[05/28 17:34:00   3482s] #Number of warnings = 45
[05/28 17:34:00   3482s] #Total number of warnings = 248
[05/28 17:34:00   3482s] #Number of fails = 0
[05/28 17:34:00   3482s] #Total number of fails = 0
[05/28 17:34:00   3482s] #Complete globalDetailRoute on Wed May 28 17:34:00 2025
[05/28 17:34:00   3482s] #
[05/28 17:34:00   3482s] ### import design signature (233): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:34:00   3482s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 17:34:00   3482s] #
[05/28 17:34:00   3482s] #  Scalability Statistics
[05/28 17:34:00   3482s] #
[05/28 17:34:00   3482s] #----------------------------+---------+-------------+------------+
[05/28 17:34:00   3482s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[05/28 17:34:00   3482s] #----------------------------+---------+-------------+------------+
[05/28 17:34:00   3482s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/28 17:34:00   3482s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/28 17:34:00   3482s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/28 17:34:00   3482s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/28 17:34:00   3482s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/28 17:34:00   3482s] #  Cell Pin Access           | 00:00:05|     00:00:05|         1.0|
[05/28 17:34:00   3482s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/28 17:34:00   3482s] #  Data Preparation          | 00:00:02|     00:00:02|         1.0|
[05/28 17:34:00   3482s] #  Global Routing            | 00:00:01|     00:00:01|         1.1|
[05/28 17:34:00   3482s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[05/28 17:34:00   3482s] #  Detail Routing            | 00:10:34|     00:10:32|         1.0|
[05/28 17:34:00   3482s] #  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
[05/28 17:34:00   3482s] #  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
[05/28 17:34:00   3482s] #  Entire Command            | 00:10:46|     00:10:44|         1.0|
[05/28 17:34:00   3482s] #----------------------------+---------+-------------+------------+
[05/28 17:34:00   3482s] #
[05/28 17:34:00   3482s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:10:46.1/0:10:44.0 (1.0), totSession cpu/real = 0:58:03.4/1:02:10.7 (0.9), mem = 4372.0M
[05/28 17:34:00   3482s] 
[05/28 17:34:00   3482s] =============================================================================================
[05/28 17:34:00   3482s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   23.10-p003_1
[05/28 17:34:00   3482s] =============================================================================================
[05/28 17:34:00   3482s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:34:00   3482s] ---------------------------------------------------------------------------------------------
[05/28 17:34:00   3482s] [ GlobalRoute            ]      1   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.3    1.1
[05/28 17:34:00   3482s] [ DetailRoute            ]      1   0:10:32.5  (  98.2 % )     0:10:32.5 /  0:10:34.5    1.0
[05/28 17:34:00   3482s] [ MISC                   ]          0:00:10.4  (   1.6 % )     0:00:10.4 /  0:00:10.4    1.0
[05/28 17:34:00   3482s] ---------------------------------------------------------------------------------------------
[05/28 17:34:00   3482s]  EcoRoute #1 TOTAL                  0:10:44.0  ( 100.0 % )     0:10:44.0 /  0:10:46.1    1.0
[05/28 17:34:00   3482s] ---------------------------------------------------------------------------------------------
[05/28 17:34:00   3482s] 
[05/28 17:34:00   3482s] **optDesign ... cpu = 0:19:51, real = 0:19:57, mem = 4341.0M, totSessionCpu=0:58:03 **
[05/28 17:34:00   3482s] New Signature Flow (restoreNanoRouteOptions) ....
[05/28 17:34:00   3482s] Begin: Collecting metrics
[05/28 17:34:00   3482s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing    |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
| initial_summary_2 |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
| hold_fixing       |           |   49.163 |           |        0 |       16.94 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:32  |        4328 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |        4297 |      |     |
| pre_route_summary |    49.163 |   49.163 |           |        0 |        9.88 |            |              |                |               | 0:00:01  |        4313 |    0 |   0 |
| eco_route         |           |          |           |          |             |            |              |                |               | 0:10:44  |        4337 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:34:00   3482s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4696.6M, current mem=4341.0M)

[05/28 17:34:00   3482s] End: Collecting metrics
[05/28 17:34:00   3482s] **INFO: flowCheckPoint #6 PostEcoSummary
[05/28 17:34:00   3482s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 17:34:00   3482s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 17:34:00   3482s] eee: pegSigSF=1.070000
[05/28 17:34:00   3482s] Initializing multi-corner resistance tables ...
[05/28 17:34:00   3482s] eee: Grid unit RC data computation started
[05/28 17:34:00   3482s] eee: Grid unit RC data computation completed
[05/28 17:34:00   3482s] eee: l=1 avDens=0.003836 usedTrk=78.753148 availTrk=20529.310345 sigTrk=78.753148
[05/28 17:34:00   3482s] eee: l=2 avDens=0.041661 usedTrk=312.141483 availTrk=7492.500000 sigTrk=312.141483
[05/28 17:34:00   3482s] eee: l=3 avDens=0.132144 usedTrk=547.076294 availTrk=4140.000000 sigTrk=547.076294
[05/28 17:34:00   3482s] eee: l=4 avDens=0.174696 usedTrk=712.758148 availTrk=4080.000000 sigTrk=712.758148
[05/28 17:34:00   3482s] eee: l=5 avDens=0.126959 usedTrk=457.052779 availTrk=3600.000000 sigTrk=457.052779
[05/28 17:34:00   3482s] eee: l=6 avDens=0.053734 usedTrk=167.649999 availTrk=3120.000000 sigTrk=167.649999
[05/28 17:34:00   3482s] eee: l=7 avDens=0.004278 usedTrk=3.850000 availTrk=900.000000 sigTrk=3.850000
[05/28 17:34:00   3482s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:34:00   3482s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:34:00   3482s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:34:00   3482s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:34:00   3482s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 17:34:00   3482s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.252203 uaWl=1.000000 uaWlH=0.604600 aWlH=0.000000 lMod=0 pMax=0.911100 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 17:34:00   3482s] eee: NetCapCache creation started. (Current Mem: 4352.988M) 
[05/28 17:34:00   3482s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4352.988M) 
[05/28 17:34:00   3482s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 17:34:00   3482s] eee: Metal Layers Info:
[05/28 17:34:00   3482s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:34:00   3482s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 17:34:00   3482s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:34:00   3482s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 17:34:00   3482s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 17:34:00   3482s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:34:00   3482s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:34:00   3482s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:34:00   3482s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:34:00   3482s] ### Net info: total nets: 3365
[05/28 17:34:00   3482s] ### Net info: dirty nets: 0
[05/28 17:34:00   3482s] ### Net info: marked as disconnected nets: 0
[05/28 17:34:00   3482s] ### Net info: fully routed nets: 3363
[05/28 17:34:00   3482s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:34:00   3482s] ### Net info: unrouted nets: 0
[05/28 17:34:00   3482s] ### Net info: re-extraction nets: 0
[05/28 17:34:00   3482s] ### Net info: ignored nets: 0
[05/28 17:34:00   3482s] ### Net info: skip routing nets: 0
[05/28 17:34:00   3482s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:00   3482s] ### import design signature (234): route=1755530281 fixed_route=1755530281 flt_obj=0 vio=1485709488 swire=282492057 shield_wire=1 net_attr=650965166 dirty_area=0 del_dirty_area=0 cell=220607562 placement=1152340594 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=19264507 sns=19264507
[05/28 17:34:00   3482s] #Extract in post route mode
[05/28 17:34:00   3482s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 17:34:00   3482s] #Fast data preparation for tQuantus.
[05/28 17:34:00   3482s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:00   3482s] #Start routing data preparation on Wed May 28 17:34:00 2025
[05/28 17:34:00   3482s] #
[05/28 17:34:00   3482s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:00   3482s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:00   3482s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:34:00   3482s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:34:00   3482s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:34:00   3482s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:34:00   3482s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:34:00   3482s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:34:00   3482s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:34:00   3482s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:34:00   3482s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:34:00   3482s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:34:00   3482s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:34:00   3482s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:34:00   3482s] #Regenerating Ggrids automatically.
[05/28 17:34:00   3482s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:34:00   3482s] #Using automatically generated G-grids.
[05/28 17:34:00   3482s] #Done routing data preparation.
[05/28 17:34:00   3483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4343.60 (MB), peak = 4883.33 (MB)
[05/28 17:34:00   3483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:00   3483s] #Start routing data preparation on Wed May 28 17:34:00 2025
[05/28 17:34:00   3483s] #
[05/28 17:34:00   3483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:00   3483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:00   3483s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:34:00   3483s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:34:00   3483s] #pin_access_rlayer=3(C1)
[05/28 17:34:00   3483s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:34:00   3483s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:34:00   3483s] #enable_dpt_layer_shield=F
[05/28 17:34:00   3483s] #has_line_end_grid=F
[05/28 17:34:00   3483s] #Regenerating Ggrids automatically.
[05/28 17:34:00   3483s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:34:00   3483s] #Using automatically generated G-grids.
[05/28 17:34:02   3484s] #Done routing data preparation.
[05/28 17:34:02   3484s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4351.93 (MB), peak = 4883.33 (MB)
[05/28 17:34:02   3484s] #
[05/28 17:34:02   3484s] #Start tQuantus RC extraction...
[05/28 17:34:02   3484s] #Start building rc corner(s)...
[05/28 17:34:02   3484s] #Number of RC Corner = 2
[05/28 17:34:02   3484s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 17:34:02   3484s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 17:34:02   3484s] #(i=11, n=11 2000)
[05/28 17:34:02   3484s] #M1 -> M1 (1)
[05/28 17:34:02   3484s] #M2 -> M2 (2)
[05/28 17:34:02   3484s] #C1 -> C1 (3)
[05/28 17:34:02   3484s] #C2 -> C2 (4)
[05/28 17:34:02   3484s] #C3 -> C3 (5)
[05/28 17:34:02   3484s] #C4 -> C4 (6)
[05/28 17:34:02   3484s] #C5 -> C5 (7)
[05/28 17:34:02   3484s] #JA -> JA (8)
[05/28 17:34:02   3484s] #QA -> QA (9)
[05/28 17:34:02   3484s] #QB -> QB (10)
[05/28 17:34:02   3484s] #LB -> LB (11)
[05/28 17:34:03   3485s] #SADV-On
[05/28 17:34:03   3485s] # Corner(s) : 
[05/28 17:34:03   3485s] #rc_fast [25.00] 
[05/28 17:34:03   3485s] #rc_slow [25.00]
[05/28 17:34:05   3487s] # Corner id: 0
[05/28 17:34:05   3487s] # Layout Scale: 1.000000
[05/28 17:34:05   3487s] # Has Metal Fill model: yes
[05/28 17:34:05   3487s] # Temperature was set
[05/28 17:34:05   3487s] # Temperature : 25.000000
[05/28 17:34:05   3487s] # Ref. Temp   : 25.000000
[05/28 17:34:05   3487s] # Corner id: 1
[05/28 17:34:05   3487s] # Layout Scale: 1.000000
[05/28 17:34:05   3487s] # Has Metal Fill model: yes
[05/28 17:34:05   3487s] # Temperature was set
[05/28 17:34:05   3487s] # Temperature : 25.000000
[05/28 17:34:05   3487s] # Ref. Temp   : 25.000000
[05/28 17:34:05   3487s] #total pattern=286 [22, 2124]
[05/28 17:34:05   3487s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 17:34:05   3487s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 17:34:05   3487s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 17:34:05   3487s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 17:34:05   3487s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 17:34:05   3487s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 17:34:05   3487s] #number model r/c [2,2] [22,2124] read
[05/28 17:34:06   3487s] #0 rcmodel(s) requires rebuild
[05/28 17:34:06   3487s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4364.70 (MB), peak = 4883.33 (MB)
[05/28 17:34:06   3487s] #Finish check_net_pin_list step Enter extract
[05/28 17:34:06   3487s] #Start init net ripin tree building
[05/28 17:34:06   3487s] #Finish init net ripin tree building
[05/28 17:34:06   3487s] #Cpu time = 00:00:00
[05/28 17:34:06   3487s] #Elapsed time = 00:00:00
[05/28 17:34:06   3487s] #Increased memory = 0.00 (MB)
[05/28 17:34:06   3487s] #Total memory = 4364.70 (MB)
[05/28 17:34:06   3487s] #Peak memory = 4883.33 (MB)
[05/28 17:34:06   3487s] #begin processing metal fill model file
[05/28 17:34:06   3487s] #end processing metal fill model file
[05/28 17:34:06   3487s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:06   3487s] #Length limit = 200 pitches
[05/28 17:34:06   3487s] #opt mode = 2
[05/28 17:34:06   3487s] #Finish check_net_pin_list step Fix net pin list
[05/28 17:34:06   3487s] #Start generate extraction boxes.
[05/28 17:34:06   3487s] #
[05/28 17:34:06   3487s] #Extract using 30 x 30 Hboxes
[05/28 17:34:06   3487s] #4x4 initial hboxes
[05/28 17:34:06   3487s] #Use area based hbox pruning.
[05/28 17:34:06   3487s] #0/0 hboxes pruned.
[05/28 17:34:06   3487s] #Complete generating extraction boxes.
[05/28 17:34:06   3487s] #Start step Extraction
[05/28 17:34:06   3487s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 17:34:06   3487s] #Process 0 special clock nets for rc extraction
[05/28 17:34:06   3487s] #Total 3363 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 17:34:08   3489s] #Run Statistics for Extraction:
[05/28 17:34:08   3489s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[05/28 17:34:08   3489s] #   Increased memory =    32.07 (MB), total memory =  4396.80 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:08   3489s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d
[05/28 17:34:08   3489s] #Finish registering nets and terms for rcdb.
[05/28 17:34:08   3489s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4388.07 (MB), peak = 4883.33 (MB)
[05/28 17:34:08   3489s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:08   3489s] #RC Statistics: 9611 Res, 4276 Ground Cap, 27 XCap (Edge to Edge)
[05/28 17:34:08   3489s] #RC V/H edge ratio: 0.12, Avg V/H Edge Length: 709.77 (3206), Avg L-Edge Length: 3184.70 (5172)
[05/28 17:34:08   3489s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d.
[05/28 17:34:08   3489s] #Start writing RC data.
[05/28 17:34:08   3489s] #Finish writing RC data
[05/28 17:34:08   3489s] #Finish writing rcdb with 12993 nodes, 9630 edges, and 60 xcaps
[05/28 17:34:08   3489s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4383.86 (MB), peak = 4883.33 (MB)
[05/28 17:34:08   3489s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d' ...
[05/28 17:34:08   3489s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d' for reading (mem: 4381.621M)
[05/28 17:34:08   3489s] Reading RCDB with compressed RC data.
[05/28 17:34:08   3489s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d' for content verification (mem: 4381.621M)
[05/28 17:34:08   3489s] Reading RCDB with compressed RC data.
[05/28 17:34:08   3489s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d': 0 access done (mem: 4381.621M)
[05/28 17:34:08   3489s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d': 0 access done (mem: 4381.621M)
[05/28 17:34:08   3489s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4381.621M)
[05/28 17:34:08   3489s] Following multi-corner parasitics specified:
[05/28 17:34:08   3489s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d (rcdb)
[05/28 17:34:08   3489s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d' for reading (mem: 4381.621M)
[05/28 17:34:08   3489s] Reading RCDB with compressed RC data.
[05/28 17:34:08   3489s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d specified
[05/28 17:34:08   3489s] Cell TOP, hinst 
[05/28 17:34:08   3489s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d) for hinst (top) of cell (TOP);
[05/28 17:34:08   3489s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d': 0 access done (mem: 4381.621M)
[05/28 17:34:08   3489s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4381.621M)
[05/28 17:34:08   3489s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d' for reading (mem: 4381.621M)
[05/28 17:34:08   3489s] Reading RCDB with compressed RC data.
[05/28 17:34:09   3490s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4381.625M)
[05/28 17:34:09   3490s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=4381.625M)
[05/28 17:34:09   3490s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4381.625M)
[05/28 17:34:09   3490s] #
[05/28 17:34:09   3490s] #Restore RCDB.
[05/28 17:34:09   3490s] #
[05/28 17:34:09   3490s] #Complete tQuantus RC extraction.
[05/28 17:34:09   3490s] #Cpu time = 00:00:06
[05/28 17:34:09   3490s] #Elapsed time = 00:00:07
[05/28 17:34:09   3490s] #Increased memory = 32.74 (MB)
[05/28 17:34:09   3490s] #Total memory = 4384.66 (MB)
[05/28 17:34:09   3490s] #Peak memory = 4883.33 (MB)
[05/28 17:34:09   3490s] #
[05/28 17:34:09   3490s] #2 inserted nodes are removed
[05/28 17:34:09   3490s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 17:34:09   3490s] ### export design design signature (236): route=175748700 fixed_route=175748700 flt_obj=0 vio=1485709488 swire=282492057 shield_wire=1 net_attr=1129323235 dirty_area=0 del_dirty_area=0 cell=220607562 placement=1152340594 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=19264507 sns=19264507
[05/28 17:34:09   3490s] ### import design signature (237): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:34:09   3490s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:09   3490s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:09   3490s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:09   3490s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:34:09   3490s] #Start Design Signature (0)
[05/28 17:34:09   3490s] #Finish Inst Signature in MT(62968621)
[05/28 17:34:09   3490s] #Finish Net Signature in MT(74148608)
[05/28 17:34:09   3490s] #Finish SNet Signature in MT (126339817)
[05/28 17:34:09   3490s] #Run time and memory report for RC extraction:
[05/28 17:34:09   3490s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:34:09   3490s] #Run Statistics for snet signature:
[05/28 17:34:09   3490s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:09   3490s] #   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:09   3490s] #Run Statistics for Net Final Signature:
[05/28 17:34:09   3490s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:09   3490s] #   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:09   3490s] #Run Statistics for Net launch:
[05/28 17:34:09   3490s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:09   3490s] #   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:09   3490s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:34:09   3490s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:09   3490s] #   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:09   3490s] #Run Statistics for net signature:
[05/28 17:34:09   3490s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:09   3490s] #   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:09   3490s] #Run Statistics for inst signature:
[05/28 17:34:09   3490s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:09   3490s] #   Increased memory =    -1.44 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:09   3490s] **optDesign ... cpu = 0:19:59, real = 0:20:06, mem = 4371.2M, totSessionCpu=0:58:11 **
[05/28 17:34:09   3490s] Starting delay calculation for Setup views
[05/28 17:34:10   3490s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:34:10   3490s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 17:34:10   3490s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:34:14   3492s] #################################################################################
[05/28 17:34:14   3492s] # Design Stage: PostRoute
[05/28 17:34:14   3492s] # Design Name: TOP
[05/28 17:34:14   3492s] # Design Mode: 22nm
[05/28 17:34:14   3492s] # Analysis Mode: MMMC OCV 
[05/28 17:34:14   3492s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:34:14   3492s] # Signoff Settings: SI On 
[05/28 17:34:14   3492s] #################################################################################
[05/28 17:34:14   3492s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:34:14   3492s] Setting infinite Tws ...
[05/28 17:34:14   3492s] First Iteration Infinite Tw... 
[05/28 17:34:14   3492s] Calculate early delays in OCV mode...
[05/28 17:34:14   3492s] Calculate late delays in OCV mode...
[05/28 17:34:14   3492s] Topological Sorting (REAL = 0:00:00.0, MEM = 4378.8M, InitMEM = 4378.8M)
[05/28 17:34:14   3492s] Start delay calculation (fullDC) (1 T). (MEM=3851.09)
[05/28 17:34:14   3492s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 17:34:14   3492s] End AAE Lib Interpolated Model. (MEM=4378.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:14   3492s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d' for reading (mem: 4378.789M)
[05/28 17:34:14   3492s] Reading RCDB with compressed RC data.
[05/28 17:34:14   3492s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4378.8M)
[05/28 17:34:15   3493s] Total number of fetched objects 3363
[05/28 17:34:15   3493s] AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
[05/28 17:34:15   3493s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:15   3493s] End delay calculation. (MEM=3858.76 CPU=0:00:00.7 REAL=0:00:01.0)
[05/28 17:34:15   3493s] End delay calculation (fullDC). (MEM=3858.76 CPU=0:00:01.0 REAL=0:00:01.0)
[05/28 17:34:15   3493s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:34:15   3493s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 4404.5M) ***
[05/28 17:34:15   3493s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4412.5M)
[05/28 17:34:15   3493s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:34:15   3493s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4412.5M)
[05/28 17:34:15   3493s] Starting SI iteration 2
[05/28 17:34:16   3494s] Calculate early delays in OCV mode...
[05/28 17:34:16   3494s] Calculate late delays in OCV mode...
[05/28 17:34:16   3494s] Start delay calculation (fullDC) (1 T). (MEM=3861.16)
[05/28 17:34:16   3494s] End AAE Lib Interpolated Model. (MEM=4353.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:16   3494s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:34:16   3494s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3363. 
[05/28 17:34:16   3494s] Total number of fetched objects 3363
[05/28 17:34:16   3494s] AAE_INFO-618: Total number of nets in the design is 3365,  0.0 percent of the nets selected for SI analysis
[05/28 17:34:16   3494s] End delay calculation. (MEM=3862.13 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:34:16   3494s] End delay calculation (fullDC). (MEM=3862.13 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:34:16   3494s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4403.7M) ***
[05/28 17:34:16   3494s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:07.0 totSessionCpu=0:58:15 mem=4411.7M)
[05/28 17:34:16   3494s] End AAE Lib Interpolated Model. (MEM=4411.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:16   3494s] ** INFO: Initializing Glitch Interface
[05/28 17:34:16   3494s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4411.7M, EPOCH TIME: 1748468056.484132
[05/28 17:34:16   3494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:16   3494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:16   3494s] 
[05/28 17:34:16   3494s] 
[05/28 17:34:16   3494s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:34:16   3494s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.270, MEM:4411.7M, EPOCH TIME: 1748468056.754458
[05/28 17:34:16   3494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:16   3494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:16   3494s] ** INFO: Initializing Glitch Interface
[05/28 17:34:16   3494s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------

[05/28 17:34:16   3494s] **optDesign ... cpu = 0:20:03, real = 0:20:13, mem = 3862.2M, totSessionCpu=0:58:16 **
[05/28 17:34:16   3494s] Begin: Collecting metrics
[05/28 17:34:17   3495s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing     |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
| initial_summary_2  |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
| hold_fixing        |           |   49.163 |           |        0 |       16.94 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:32  |        4328 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |        4297 |      |     |
| pre_route_summary  |    49.163 |   49.163 |           |        0 |        9.88 |            |              |                |               | 0:00:01  |        4313 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:10:44  |        4337 |      |     |
| post_route_summary |    49.142 |   49.142 |           |        0 |        9.88 |            |              |                |               | 0:00:08  |        4377 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:34:17   3495s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4341.0M, current mem=3862.2M)

[05/28 17:34:17   3495s] End: Collecting metrics
[05/28 17:34:17   3495s] Executing marking Critical Nets1
[05/28 17:34:17   3495s] ** INFO: Initializing Glitch Interface
[05/28 17:34:17   3495s] ** INFO: Initializing Glitch Cache
[05/28 17:34:17   3495s] **INFO: flowCheckPoint #7 OptimizationRecovery
[05/28 17:34:17   3495s] *** Timing Is met
[05/28 17:34:17   3495s] *** Check timing (0:00:00.0)
[05/28 17:34:17   3495s] Running postRoute recovery in postEcoRoute mode
[05/28 17:34:17   3495s] **optDesign ... cpu = 0:20:04, real = 0:20:14, mem = 3862.2M, totSessionCpu=0:58:16 **
[05/28 17:34:17   3495s] ** INFO: Initializing Glitch Interface
[05/28 17:34:17   3495s]   Timing/DRV Snapshot: (TGT)
[05/28 17:34:17   3495s]      Weighted WNS: 0.000
[05/28 17:34:17   3495s]       All  PG WNS: 0.000
[05/28 17:34:17   3495s]       High PG WNS: 0.000
[05/28 17:34:17   3495s]       All  PG TNS: 0.000
[05/28 17:34:17   3495s]       High PG TNS: 0.000
[05/28 17:34:17   3495s]       Low  PG TNS: 0.000
[05/28 17:34:17   3495s]          Tran DRV: 0 (0)
[05/28 17:34:17   3495s]           Cap DRV: 0 (0)
[05/28 17:34:17   3495s]        Fanout DRV: 0 (0)
[05/28 17:34:17   3495s]            Glitch: 0 (0)
[05/28 17:34:17   3495s]    Category Slack: { [L, 49.142] [H, 49.381] }
[05/28 17:34:17   3495s] 
[05/28 17:34:17   3495s] Checking setup slack degradation ...
[05/28 17:34:17   3495s] 
[05/28 17:34:17   3495s] Recovery Manager:
[05/28 17:34:17   3495s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[05/28 17:34:17   3495s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.031) - Skip
[05/28 17:34:17   3495s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/28 17:34:17   3495s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/28 17:34:17   3495s] 
[05/28 17:34:17   3495s] Checking DRV degradation...
[05/28 17:34:17   3495s] 
[05/28 17:34:17   3495s] Recovery Manager:
[05/28 17:34:17   3495s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:34:17   3495s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:34:17   3495s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:34:17   3495s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:34:17   3495s] 
[05/28 17:34:17   3495s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 17:34:17   3495s] ** INFO Cleaning up Glitch Interface
[05/28 17:34:17   3495s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4377.14M, totSessionCpu=0:58:16).
[05/28 17:34:17   3495s] **optDesign ... cpu = 0:20:04, real = 0:20:14, mem = 3862.2M, totSessionCpu=0:58:16 **
[05/28 17:34:17   3495s] 
[05/28 17:34:17   3495s] Latch borrow mode reset to max_borrow
[05/28 17:34:17   3495s] **INFO: flowCheckPoint #8 FinalSummary
[05/28 17:34:17   3495s] <optDesign CMD> Restore Using all VT Cells
[05/28 17:34:17   3495s] OPTC: user 20.0
[05/28 17:34:17   3495s] Reported timing to dir ./timingReports
[05/28 17:34:17   3495s] **optDesign ... cpu = 0:20:04, real = 0:20:14, mem = 3861.8M, totSessionCpu=0:58:17 **
[05/28 17:34:17   3495s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4369.2M, EPOCH TIME: 1748468057.840119
[05/28 17:34:17   3495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:17   3495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:18   3495s] 
[05/28 17:34:18   3495s] 
[05/28 17:34:18   3495s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:34:18   3495s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.252, MEM:4369.2M, EPOCH TIME: 1748468058.092554
[05/28 17:34:18   3495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:18   3495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:18   3495s] Saving timing graph ...
[05/28 17:34:18   3496s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/opt_timing_graph_i5Z0lV
[05/28 17:34:18   3496s] Disk Usage:
[05/28 17:34:18   3496s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:34:18   3496s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35590272 121696128  23% /users/ssokolovskiy
[05/28 17:34:18   3496s] Done save timing graph
[05/28 17:34:18   3496s] Disk Usage:
[05/28 17:34:18   3496s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:34:18   3496s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35590272 121696128  23% /users/ssokolovskiy
[05/28 17:34:18   3496s] 
[05/28 17:34:18   3496s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:34:18   3496s] 
[05/28 17:34:18   3496s] TimeStamp Deleting Cell Server End ...
[05/28 17:34:19   3496s] Starting delay calculation for Hold views
[05/28 17:34:19   3497s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:34:19   3497s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 17:34:19   3497s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:34:23   3498s] #################################################################################
[05/28 17:34:23   3498s] # Design Stage: PostRoute
[05/28 17:34:23   3498s] # Design Name: TOP
[05/28 17:34:23   3498s] # Design Mode: 22nm
[05/28 17:34:23   3498s] # Analysis Mode: MMMC OCV 
[05/28 17:34:23   3498s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:34:23   3498s] # Signoff Settings: SI On 
[05/28 17:34:23   3498s] #################################################################################
[05/28 17:34:23   3498s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:34:23   3498s] Setting infinite Tws ...
[05/28 17:34:23   3498s] First Iteration Infinite Tw... 
[05/28 17:34:23   3498s] Calculate late delays in OCV mode...
[05/28 17:34:23   3498s] Calculate early delays in OCV mode...
[05/28 17:34:23   3498s] Topological Sorting (REAL = 0:00:00.0, MEM = 4391.6M, InitMEM = 4391.6M)
[05/28 17:34:23   3498s] Start delay calculation (fullDC) (1 T). (MEM=3884.39)
[05/28 17:34:23   3498s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 17:34:23   3499s] End AAE Lib Interpolated Model. (MEM=4391.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:24   3499s] Total number of fetched objects 3363
[05/28 17:34:24   3499s] AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
[05/28 17:34:24   3499s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:24   3499s] End delay calculation. (MEM=3895.09 CPU=0:00:00.7 REAL=0:00:01.0)
[05/28 17:34:24   3499s] End delay calculation (fullDC). (MEM=3895.09 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 17:34:24   3499s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:34:24   3499s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4413.7M) ***
[05/28 17:34:24   3500s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4421.7M)
[05/28 17:34:24   3500s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:34:24   3500s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4421.7M)
[05/28 17:34:24   3500s] Starting SI iteration 2
[05/28 17:34:24   3500s] Calculate late delays in OCV mode...
[05/28 17:34:24   3500s] Calculate early delays in OCV mode...
[05/28 17:34:24   3500s] Start delay calculation (fullDC) (1 T). (MEM=3856.79)
[05/28 17:34:24   3500s] End AAE Lib Interpolated Model. (MEM=4343.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:24   3500s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:34:24   3500s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
[05/28 17:34:24   3500s] Total number of fetched objects 3363
[05/28 17:34:24   3500s] AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
[05/28 17:34:24   3500s] End delay calculation. (MEM=3857.28 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:34:24   3500s] End delay calculation (fullDC). (MEM=3857.28 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:34:24   3500s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4394.0M) ***
[05/28 17:34:24   3500s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:58:21 mem=4402.0M)
[05/28 17:34:25   3500s] Restoring timing graph ...
[05/28 17:34:26   3502s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/28 17:34:26   3502s] Done restore timing graph
[05/28 17:34:27   3502s] ** INFO: Initializing Glitch Interface
[05/28 17:34:28   3502s] ** INFO: Initializing Glitch Interface
[05/28 17:34:29   3503s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------

[05/28 17:34:29   3503s] *** Final Summary (holdfix) CPU=0:00:07.4, REAL=0:00:12.0, MEM=4414.4M
[05/28 17:34:29   3503s] Begin: Collecting metrics
[05/28 17:34:29   3503s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 17:34:29   3503s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 17:34:29      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.4M
[05/28 17:34:29      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4401.1M, current mem=3411.8M)
[05/28 17:34:30      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3445.6M, current mem=3438.4M)
[05/28 17:34:30      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.4M
[05/28 17:34:30      0s] 
[05/28 17:34:30      0s] =============================================================================================
[05/28 17:34:30      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.10-p003_1
[05/28 17:34:30      0s] =============================================================================================
[05/28 17:34:30      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:34:30      0s] ---------------------------------------------------------------------------------------------
[05/28 17:34:30      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:34:30      0s] ---------------------------------------------------------------------------------------------
[05/28 17:34:30      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:34:30      0s] ---------------------------------------------------------------------------------------------
[05/28 17:34:30      0s] 

[05/28 17:34:30   3503s]  
_______________________________________________________________________
[05/28 17:34:30   3503s]  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:34:30   3503s] | Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
[05/28 17:34:30   3503s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
[05/28 17:34:30   3503s] |--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
[05/28 17:34:30   3503s] | initial_summary    |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
[05/28 17:34:30   3503s] | ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
[05/28 17:34:30   3503s] | drv_eco_fixing     |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
[05/28 17:34:30   3503s] | initial_summary_2  |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
[05/28 17:34:30   3503s] | hold_fixing        |           |   49.163 |           |        0 |       16.94 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:32  |        4328 |      |     |
[05/28 17:34:30   3503s] | route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |        4297 |      |     |
[05/28 17:34:30   3503s] | pre_route_summary  |    49.163 |   49.163 |           |        0 |        9.88 |            |              |                |               | 0:00:01  |        4313 |    0 |   0 |
[05/28 17:34:30   3503s] | eco_route          |           |          |           |          |             |            |              |                |               | 0:10:44  |        4337 |      |     |
[05/28 17:34:30   3503s] | post_route_summary |    49.142 |   49.142 |           |        0 |        9.88 |            |              |                |               | 0:00:08  |        4377 |    0 |   0 |
[05/28 17:34:30   3503s] | final_summary      |    49.381 |   49.142 |           |        0 |        9.88 |            |              |                |               | 0:00:13  |        4414 |    0 |   0 |
[05/28 17:34:30   3503s]  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:34:30   3503s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4401.1M, current mem=4382.6M)

[05/28 17:34:30   3503s] End: Collecting metrics
[05/28 17:34:30   3503s] **optDesign ... cpu = 0:20:12, real = 0:20:27, mem = 4382.6M, totSessionCpu=0:58:24 **
[05/28 17:34:30   3503s]  ReSet Options after AAE Based Opt flow 
[05/28 17:34:30   3503s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:34:30   3503s] *** Finished optDesign ***
[05/28 17:34:31   3503s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 17:34:31   3503s] UM:*                                                                   final
[05/28 17:34:31   3503s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 17:34:31   3503s] UM:*                                                                   opt_design_drv_postroute
[05/28 17:34:31   3503s] Info: Summary of CRR changes:
[05/28 17:34:31   3503s]       - Timing transform commits:       0
[05/28 17:34:31   3503s] Info: Destroy the CCOpt slew target map.
[05/28 17:34:31   3503s] 
[05/28 17:34:31   3503s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:34:31   3503s] Severity  ID               Count  Summary                                  
[05/28 17:34:31   3503s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 17:34:31   3503s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/28 17:34:31   3503s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/28 17:34:31   3503s] WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
[05/28 17:34:31   3503s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/28 17:34:31   3503s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/28 17:34:31   3503s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/28 17:34:31   3503s] *** Message Summary: 68 warning(s), 0 error(s)
[05/28 17:34:31   3503s] 
[05/28 17:34:31   3503s] clean pInstBBox. size 0
[05/28 17:34:31   3503s] Cell TOP LLGs are deleted
[05/28 17:34:31   3503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:31   3503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:31   3503s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:34:31   3503s] *** optDesign #1 [finish] () : cpu/real = 0:20:12.5/0:20:28.0 (1.0), totSession cpu/real = 0:58:25.0/1:02:41.8 (0.9), mem = 4406.4M
[05/28 17:34:31   3503s] 
[05/28 17:34:31   3503s] =============================================================================================
[05/28 17:34:31   3503s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[05/28 17:34:31   3503s] =============================================================================================
[05/28 17:34:31   3503s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:34:31   3503s] ---------------------------------------------------------------------------------------------
[05/28 17:34:31   3503s] [ InitOpt                ]      1   0:07:41.5  (  37.6 % )     0:07:43.0 /  0:07:43.8    1.0
[05/28 17:34:31   3503s] [ DrvOpt                 ]      1   0:00:07.0  (   0.6 % )     0:00:07.0 /  0:00:07.1    1.0
[05/28 17:34:31   3503s] [ HoldOpt                ]      1   0:00:31.6  (   2.6 % )     0:00:31.9 /  0:00:32.0    1.0
[05/28 17:34:31   3503s] [ ViewPruning            ]     23   0:00:02.8  (   0.2 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 17:34:31   3503s] [ LayerAssignment        ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    1.0
[05/28 17:34:31   3503s] [ BuildHoldData          ]      2   0:00:05.9  (   0.5 % )     0:00:27.4 /  0:00:19.9    0.7
[05/28 17:34:31   3503s] [ OptSummaryReport       ]      9   0:00:04.6  (   0.4 % )     0:00:13.7 /  0:00:09.3    0.7
[05/28 17:34:31   3503s] [ MetricReport           ]     10   0:00:03.6  (   0.3 % )     0:00:03.6 /  0:00:02.7    0.8
[05/28 17:34:31   3503s] [ DrvReport              ]     10   0:00:02.6  (   0.2 % )     0:00:02.6 /  0:00:00.6    0.2
[05/28 17:34:31   3503s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:34:31   3503s] [ CellServerInit         ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 17:34:31   3503s] [ LibAnalyzerInit        ]      2   0:00:04.8  (   0.4 % )     0:00:04.8 /  0:00:04.8    1.0
[05/28 17:34:31   3503s] [ CheckPlace             ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:34:31   3503s] [ RefinePlace            ]      1   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:34:31   3503s] [ ClockDrv               ]      1   0:00:06.2  (   0.5 % )     0:00:06.2 /  0:00:06.2    1.0
[05/28 17:34:31   3503s] [ EcoRoute               ]      1   0:10:44.0  (  52.4 % )     0:10:44.0 /  0:10:46.1    1.0
[05/28 17:34:31   3503s] [ ExtractRC              ]      2   0:00:17.2  (   1.4 % )     0:00:17.2 /  0:00:14.2    0.8
[05/28 17:34:31   3503s] [ UpdateTimingGraph      ]     23   0:00:20.3  (   1.7 % )     0:00:33.1 /  0:00:21.6    0.7
[05/28 17:34:31   3503s] [ FullDelayCalc          ]      9   0:00:08.9  (   0.7 % )     0:00:08.9 /  0:00:06.1    0.7
[05/28 17:34:31   3503s] [ TimingUpdate           ]     40   0:00:01.6  (   0.1 % )     0:00:01.6 /  0:00:01.4    0.9
[05/28 17:34:31   3503s] [ TimingReport           ]     11   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:34:31   3503s] [ GenerateReports        ]      2   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    0.9
[05/28 17:34:31   3503s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:34:31   3503s] [ PropagateActivity      ]      2   0:00:01.3  (   0.1 % )     0:00:01.3 /  0:00:01.2    0.9
[05/28 17:34:31   3503s] [ MISC                   ]          0:00:02.0  (   0.2 % )     0:00:02.0 /  0:00:01.8    0.9
[05/28 17:34:31   3503s] ---------------------------------------------------------------------------------------------
[05/28 17:34:31   3503s]  optDesign #1 TOTAL                 0:20:28.0  ( 100.0 % )     0:20:28.0 /  0:20:12.5    1.0
[05/28 17:34:31   3503s] ---------------------------------------------------------------------------------------------
[05/28 17:34:31   3503s] 
[05/28 17:34:31   3503s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[05/28 17:34:31   3503s] *** timeDesign #6 [begin] () : totSession cpu/real = 0:58:25.0/1:02:41.8 (0.9), mem = 4406.4M
[05/28 17:34:31   3503s] 
[05/28 17:34:31   3503s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:34:31   3503s]  Reset EOS DB
[05/28 17:34:31   3503s] Ignoring AAE DB Resetting ...
[05/28 17:34:31   3503s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d': 6724 access done (mem: 4406.379M)
[05/28 17:34:31   3503s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 17:34:31   3503s] #Start Design Signature (0)
[05/28 17:34:31   3504s] #Finish Inst Signature in MT(62968621)
[05/28 17:34:31   3504s] #Finish Net Signature in MT(74148608)
[05/28 17:34:31   3504s] #Finish SNet Signature in MT (126339817)
[05/28 17:34:31   3504s] #Run time and memory report for RC extraction:
[05/28 17:34:31   3504s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:34:31   3504s] #Run Statistics for snet signature:
[05/28 17:34:31   3504s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:31   3504s] #   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:31   3504s] #Run Statistics for Net Final Signature:
[05/28 17:34:31   3504s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:31   3504s] #   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:31   3504s] #Run Statistics for Net launch:
[05/28 17:34:31   3504s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:31   3504s] #   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:31   3504s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:34:31   3504s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:31   3504s] #   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:31   3504s] #Run Statistics for net signature:
[05/28 17:34:31   3504s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:31   3504s] #   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:31   3504s] #Run Statistics for inst signature:
[05/28 17:34:31   3504s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:31   3504s] #   Increased memory =  -129.91 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:31   3504s] tQuantus: Original signature = 126339817, new signature = 126339817
[05/28 17:34:31   3504s] tQuantus: Design is clean by design signature
[05/28 17:34:31   3504s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d' for reading (mem: 4335.379M)
[05/28 17:34:31   3504s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4335.379M)
[05/28 17:34:31   3504s] The design is extracted. Skipping TQuantus.
[05/28 17:34:31   3504s] Effort level <high> specified for reg2reg path_group
[05/28 17:34:32   3504s] Cell TOP LLGs are deleted
[05/28 17:34:32   3504s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:32   3504s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:32   3504s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4292.4M, EPOCH TIME: 1748468072.121201
[05/28 17:34:32   3504s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:32   3504s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:32   3504s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4292.4M, EPOCH TIME: 1748468072.122048
[05/28 17:34:32   3504s] Max number of tech site patterns supported in site array is 256.
[05/28 17:34:32   3504s] Core basic site is GF22_DST
[05/28 17:34:32   3504s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:34:32   3504s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 17:34:32   3504s] Fast DP-INIT is on for default
[05/28 17:34:32   3504s] Atter site array init, number of instance map data is 0.
[05/28 17:34:32   3504s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.266, MEM:4292.4M, EPOCH TIME: 1748468072.388130
[05/28 17:34:32   3504s] 
[05/28 17:34:32   3504s] 
[05/28 17:34:32   3504s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:34:32   3504s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.269, MEM:4292.4M, EPOCH TIME: 1748468072.390346
[05/28 17:34:32   3504s] Cell TOP LLGs are deleted
[05/28 17:34:32   3504s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:32   3504s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:32   3505s] ** INFO: Initializing Glitch Interface
[05/28 17:34:33   3505s] ** INFO: Initializing Glitch Interface
[05/28 17:34:34   3505s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------

[05/28 17:34:35   3505s] Reported timing to dir timingReports
[05/28 17:34:35   3505s] Total CPU time: 1.33 sec
[05/28 17:34:35   3505s] Total Real time: 4.0 sec
[05/28 17:34:35   3505s] Total Memory Usage: 4290.699219 Mbytes
[05/28 17:34:35   3505s] Reset AAE Options
[05/28 17:34:35   3505s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:34:35   3505s] *** timeDesign #6 [finish] () : cpu/real = 0:00:01.3/0:00:03.8 (0.4), totSession cpu/real = 0:58:26.3/1:02:45.5 (0.9), mem = 4290.7M
[05/28 17:34:35   3505s] 
[05/28 17:34:35   3505s] =============================================================================================
[05/28 17:34:35   3505s]  Final TAT Report : timeDesign #6                                               23.10-p003_1
[05/28 17:34:35   3505s] =============================================================================================
[05/28 17:34:35   3505s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:34:35   3505s] ---------------------------------------------------------------------------------------------
[05/28 17:34:35   3505s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:34:35   3505s] [ OptSummaryReport       ]      1   0:00:00.3  (   8.5 % )     0:00:02.9 /  0:00:00.8    0.3
[05/28 17:34:35   3505s] [ DrvReport              ]      1   0:00:02.3  (  60.0 % )     0:00:02.3 /  0:00:00.2    0.1
[05/28 17:34:35   3505s] [ ExtractRC              ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 17:34:35   3505s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.3    0.6
[05/28 17:34:35   3505s] [ TimingUpdate           ]      2   0:00:00.5  (  12.1 % )     0:00:00.5 /  0:00:00.3    0.6
[05/28 17:34:35   3505s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:34:35   3505s] [ GenerateReports        ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 17:34:35   3505s] [ MISC                   ]          0:00:00.4  (  10.7 % )     0:00:00.4 /  0:00:00.2    0.5
[05/28 17:34:35   3505s] ---------------------------------------------------------------------------------------------
[05/28 17:34:35   3505s]  timeDesign #6 TOTAL                0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:01.3    0.4
[05/28 17:34:35   3505s] ---------------------------------------------------------------------------------------------
[05/28 17:34:35   3505s] 
[05/28 17:34:35   3505s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/28 17:34:35   3505s] *** timeDesign #7 [begin] () : totSession cpu/real = 0:58:26.3/1:02:45.6 (0.9), mem = 4290.7M
[05/28 17:34:35   3505s] 
[05/28 17:34:35   3505s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:34:35   3505s]  Reset EOS DB
[05/28 17:34:35   3505s] Ignoring AAE DB Resetting ...
[05/28 17:34:35   3505s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 17:34:35   3505s] #Start Design Signature (0)
[05/28 17:34:35   3505s] #Finish Inst Signature in MT(62968621)
[05/28 17:34:35   3505s] #Finish Net Signature in MT(74148608)
[05/28 17:34:35   3505s] #Finish SNet Signature in MT (126339817)
[05/28 17:34:35   3505s] #Run time and memory report for RC extraction:
[05/28 17:34:35   3505s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:34:35   3505s] #Run Statistics for snet signature:
[05/28 17:34:35   3505s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:35   3505s] #   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:35   3505s] #Run Statistics for Net Final Signature:
[05/28 17:34:35   3505s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:35   3505s] #   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:35   3505s] #Run Statistics for Net launch:
[05/28 17:34:35   3505s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:35   3505s] #   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:35   3505s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:34:35   3505s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:35   3505s] #   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:35   3505s] #Run Statistics for net signature:
[05/28 17:34:35   3505s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:35   3505s] #   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:35   3505s] #Run Statistics for inst signature:
[05/28 17:34:35   3505s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:34:35   3505s] #   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
[05/28 17:34:35   3505s] tQuantus: Original signature = 126339817, new signature = 126339817
[05/28 17:34:35   3505s] tQuantus: Design is clean by design signature
[05/28 17:34:35   3505s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d' for reading (mem: 4290.699M)
[05/28 17:34:35   3505s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4290.699M)
[05/28 17:34:35   3505s] The design is extracted. Skipping TQuantus.
[05/28 17:34:35   3505s] Effort level <high> specified for reg2reg path_group
[05/28 17:34:35   3505s] Cell TOP LLGs are deleted
[05/28 17:34:35   3505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:35   3505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:35   3505s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4268.5M, EPOCH TIME: 1748468075.609509
[05/28 17:34:35   3505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:35   3505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:35   3505s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4268.5M, EPOCH TIME: 1748468075.609996
[05/28 17:34:35   3505s] Max number of tech site patterns supported in site array is 256.
[05/28 17:34:35   3505s] Core basic site is GF22_DST
[05/28 17:34:35   3505s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:34:35   3505s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 17:34:35   3505s] Fast DP-INIT is on for default
[05/28 17:34:35   3505s] Atter site array init, number of instance map data is 0.
[05/28 17:34:35   3505s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.258, MEM:4268.5M, EPOCH TIME: 1748468075.868173
[05/28 17:34:35   3505s] 
[05/28 17:34:35   3505s] 
[05/28 17:34:35   3505s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:34:35   3505s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.261, MEM:4268.5M, EPOCH TIME: 1748468075.870780
[05/28 17:34:35   3506s] Cell TOP LLGs are deleted
[05/28 17:34:35   3506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:35   3506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:35   3506s] OPTC: user 20.0
[05/28 17:34:35   3506s] Starting delay calculation for Hold views
[05/28 17:34:36   3506s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:34:36   3506s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 17:34:36   3506s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:34:39   3507s] #################################################################################
[05/28 17:34:39   3507s] # Design Stage: PostRoute
[05/28 17:34:39   3507s] # Design Name: TOP
[05/28 17:34:39   3507s] # Design Mode: 22nm
[05/28 17:34:39   3507s] # Analysis Mode: MMMC OCV 
[05/28 17:34:39   3507s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:34:39   3507s] # Signoff Settings: SI On 
[05/28 17:34:39   3507s] #################################################################################
[05/28 17:34:39   3507s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:34:39   3507s] Setting infinite Tws ...
[05/28 17:34:39   3507s] First Iteration Infinite Tw... 
[05/28 17:34:39   3507s] Calculate late delays in OCV mode...
[05/28 17:34:39   3507s] Calculate early delays in OCV mode...
[05/28 17:34:39   3507s] Topological Sorting (REAL = 0:00:00.0, MEM = 4283.1M, InitMEM = 4283.1M)
[05/28 17:34:39   3507s] Start delay calculation (fullDC) (1 T). (MEM=3636.09)
[05/28 17:34:39   3507s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 17:34:39   3508s] End AAE Lib Interpolated Model. (MEM=4283.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:39   3508s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d' for reading (mem: 4283.137M)
[05/28 17:34:39   3508s] Reading RCDB with compressed RC data.
[05/28 17:34:39   3508s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4299.1M)
[05/28 17:34:40   3508s] Total number of fetched objects 3363
[05/28 17:34:40   3508s] AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
[05/28 17:34:40   3508s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:40   3508s] End delay calculation. (MEM=3650.38 CPU=0:00:00.7 REAL=0:00:01.0)
[05/28 17:34:40   3508s] End delay calculation (fullDC). (MEM=3650.38 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 17:34:40   3508s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:34:40   3508s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 4324.8M) ***
[05/28 17:34:40   3508s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4332.8M)
[05/28 17:34:40   3508s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:34:40   3509s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4332.8M)
[05/28 17:34:40   3509s] Starting SI iteration 2
[05/28 17:34:40   3509s] Calculate late delays in OCV mode...
[05/28 17:34:40   3509s] Calculate early delays in OCV mode...
[05/28 17:34:40   3509s] Start delay calculation (fullDC) (1 T). (MEM=3652.45)
[05/28 17:34:40   3509s] End AAE Lib Interpolated Model. (MEM=4272.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:34:40   3509s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:34:40   3509s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
[05/28 17:34:40   3509s] Total number of fetched objects 3363
[05/28 17:34:40   3509s] AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
[05/28 17:34:40   3509s] End delay calculation. (MEM=3652.96 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:34:40   3509s] End delay calculation (fullDC). (MEM=3652.96 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:34:40   3509s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4323.1M) ***
[05/28 17:34:41   3509s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:58:30 mem=4331.1M)
[05/28 17:34:41   3509s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------

[05/28 17:34:41   3509s] Reported timing to dir timingReports
[05/28 17:34:41   3509s] Total CPU time: 4.48 sec
[05/28 17:34:41   3509s] Total Real time: 6.0 sec
[05/28 17:34:41   3509s] Total Memory Usage: 4243.367188 Mbytes
[05/28 17:34:41   3509s] Reset AAE Options
[05/28 17:34:41   3509s] *** timeDesign #7 [finish] () : cpu/real = 0:00:04.5/0:00:06.5 (0.7), totSession cpu/real = 0:58:30.8/1:02:52.0 (0.9), mem = 4243.4M
[05/28 17:34:41   3509s] 
[05/28 17:34:41   3509s] =============================================================================================
[05/28 17:34:41   3509s]  Final TAT Report : timeDesign #7                                               23.10-p003_1
[05/28 17:34:41   3509s] =============================================================================================
[05/28 17:34:41   3509s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:34:41   3509s] ---------------------------------------------------------------------------------------------
[05/28 17:34:41   3509s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:34:41   3509s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.9 % )     0:00:05.8 /  0:00:03.9    0.7
[05/28 17:34:41   3509s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:34:41   3509s] [ UpdateTimingGraph      ]      1   0:00:04.2  (  64.8 % )     0:00:05.3 /  0:00:03.5    0.7
[05/28 17:34:41   3509s] [ FullDelayCalc          ]      2   0:00:01.0  (  16.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 17:34:41   3509s] [ TimingUpdate           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:34:41   3509s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 17:34:41   3509s] [ GenerateReports        ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 17:34:41   3509s] [ MISC                   ]          0:00:00.6  (   9.6 % )     0:00:00.6 /  0:00:00.5    0.8
[05/28 17:34:41   3509s] ---------------------------------------------------------------------------------------------
[05/28 17:34:41   3509s]  timeDesign #7 TOTAL                0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:04.5    0.7
[05/28 17:34:41   3509s] ---------------------------------------------------------------------------------------------
[05/28 17:34:41   3509s] 
[05/28 17:34:41   3509s] <CMD> setFillerMode -core {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/28 17:34:41   3509s] <CMD> addFiller
[05/28 17:34:41   3509s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/28 17:34:41   3509s] Type 'man IMPSP-5217' for more detail.
[05/28 17:34:41   3509s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[05/28 17:34:41   3509s] 
[05/28 17:34:41   3509s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:4243.4M, EPOCH TIME: 1748468081.535506
[05/28 17:34:41   3509s] INFO: No filler could be restored
[05/28 17:34:41   3509s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:4243.4M, EPOCH TIME: 1748468081.538050
[05/28 17:34:41   3509s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4243.4M, EPOCH TIME: 1748468081.538192
[05/28 17:34:41   3509s] Processing tracks to init pin-track alignment.
[05/28 17:34:41   3509s] z: 1, totalTracks: 1
[05/28 17:34:41   3509s] z: 3, totalTracks: 1
[05/28 17:34:41   3509s] z: 5, totalTracks: 1
[05/28 17:34:41   3509s] z: 7, totalTracks: 1
[05/28 17:34:41   3509s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:34:41   3509s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:34:41   3509s] Initializing Route Infrastructure for color support ...
[05/28 17:34:41   3509s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4243.4M, EPOCH TIME: 1748468081.538606
[05/28 17:34:41   3509s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.007, MEM:4243.4M, EPOCH TIME: 1748468081.545135
[05/28 17:34:41   3509s] Route Infrastructure Initialized for color support successfully.
[05/28 17:34:41   3509s] Cell TOP LLGs are deleted
[05/28 17:34:41   3509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:41   3509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:41   3509s] # Building TOP llgBox search-tree.
[05/28 17:34:41   3509s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:34:41   3509s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4243.4M, EPOCH TIME: 1748468081.563365
[05/28 17:34:41   3509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:41   3509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:41   3509s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4243.4M, EPOCH TIME: 1748468081.563996
[05/28 17:34:41   3509s] Max number of tech site patterns supported in site array is 256.
[05/28 17:34:41   3509s] Core basic site is GF22_DST
[05/28 17:34:41   3509s] Processing tracks to init pin-track alignment.
[05/28 17:34:41   3509s] z: 1, totalTracks: 1
[05/28 17:34:41   3509s] z: 3, totalTracks: 1
[05/28 17:34:41   3509s] z: 5, totalTracks: 1
[05/28 17:34:41   3509s] z: 7, totalTracks: 1
[05/28 17:34:41   3510s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:34:41   3510s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:34:41   3510s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:34:41   3510s] SiteArray: use 995,328 bytes
[05/28 17:34:41   3510s] SiteArray: current memory after site array memory allocation 4243.4M
[05/28 17:34:41   3510s] SiteArray: FP blocked sites are writable
[05/28 17:34:41   3510s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:34:41   3510s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:4243.4M, EPOCH TIME: 1748468081.773246
[05/28 17:34:41   3510s] Process 57281 wires and vias for routing blockage analysis
[05/28 17:34:41   3510s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.020, REAL:0.016, MEM:4243.4M, EPOCH TIME: 1748468081.789583
[05/28 17:34:41   3510s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:34:41   3510s] Atter site array init, number of instance map data is 0.
[05/28 17:34:41   3510s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.320, REAL:0.308, MEM:4243.4M, EPOCH TIME: 1748468081.871518
[05/28 17:34:41   3510s] 
[05/28 17:34:41   3510s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:34:41   3510s] 
[05/28 17:34:41   3510s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:34:41   3510s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.320, REAL:0.311, MEM:4243.4M, EPOCH TIME: 1748468081.874167
[05/28 17:34:41   3510s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4243.4M, EPOCH TIME: 1748468081.874262
[05/28 17:34:41   3510s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4243.4M, EPOCH TIME: 1748468081.874720
[05/28 17:34:41   3510s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4243.4MB).
[05/28 17:34:41   3510s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.340, REAL:0.337, MEM:4243.4M, EPOCH TIME: 1748468081.875608
[05/28 17:34:41   3510s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.340, REAL:0.338, MEM:4243.4M, EPOCH TIME: 1748468081.875669
[05/28 17:34:41   3510s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4243.4M, EPOCH TIME: 1748468081.875728
[05/28 17:34:41   3510s]   Signal wire search tree: 56789 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:34:41   3510s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.030, REAL:0.024, MEM:4243.4M, EPOCH TIME: 1748468081.899585
[05/28 17:34:41   3510s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:4243.4M, EPOCH TIME: 1748468081.912456
[05/28 17:34:41   3510s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:4243.4M, EPOCH TIME: 1748468081.912584
[05/28 17:34:41   3510s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:4243.4M, EPOCH TIME: 1748468081.914402
[05/28 17:34:41   3510s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:4243.4M, EPOCH TIME: 1748468081.914572
[05/28 17:34:41   3510s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:4243.4M, EPOCH TIME: 1748468081.914647
[05/28 17:34:41   3510s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:4243.4M, EPOCH TIME: 1748468081.914770
[05/28 17:34:41   3510s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/28 17:34:42   3510s] AddFiller main function time CPU:0.106, REAL:0.133
[05/28 17:34:42   3510s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 17:34:42   3510s] *INFO: Adding fillers to top-module.
[05/28 17:34:42   3510s] *INFO:   Added 1275 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 10 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 9 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 109 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/28 17:34:42   3510s] *INFO:   Added 317 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/28 17:34:42   3510s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.150, REAL:0.134, MEM:4243.4M, EPOCH TIME: 1748468082.049061
[05/28 17:34:42   3510s] *INFO: Total 1936 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[05/28 17:34:42   3510s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.150, REAL:0.135, MEM:4243.4M, EPOCH TIME: 1748468082.049252
[05/28 17:34:42   3510s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:4243.4M, EPOCH TIME: 1748468082.049334
[05/28 17:34:42   3510s] For 1936 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.003, MEM:4243.4M, EPOCH TIME: 1748468082.051954
[05/28 17:34:42   3510s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.150, REAL:0.139, MEM:4243.4M, EPOCH TIME: 1748468082.052038
[05/28 17:34:42   3510s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.150, REAL:0.140, MEM:4243.4M, EPOCH TIME: 1748468082.052097
[05/28 17:34:42   3510s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/28 17:34:42   3510s] *INFO: Second pass addFiller without DRC checking.
[05/28 17:34:42   3510s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:4243.4M, EPOCH TIME: 1748468082.052177
[05/28 17:34:42   3510s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:4243.4M, EPOCH TIME: 1748468082.052234
[05/28 17:34:42   3510s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:4243.4M, EPOCH TIME: 1748468082.052323
[05/28 17:34:42   3510s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:4243.4M, EPOCH TIME: 1748468082.052506
[05/28 17:34:42   3510s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:4243.4M, EPOCH TIME: 1748468082.052609
[05/28 17:34:42   3510s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:4243.4M, EPOCH TIME: 1748468082.052711
[05/28 17:34:42   3510s] AddFiller init all instances time CPU:0.010, REAL:0.000
[05/28 17:34:42   3510s] AddFiller main function time CPU:0.008, REAL:0.016
[05/28 17:34:42   3510s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 17:34:42   3510s] *INFO: Adding fillers to top-module.
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/28 17:34:42   3510s] *INFO:   Added 64 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/28 17:34:42   3510s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.030, REAL:0.017, MEM:4243.4M, EPOCH TIME: 1748468082.069990
[05/28 17:34:42   3510s] *INFO: Total 64 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/28 17:34:42   3510s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.030, REAL:0.018, MEM:4243.4M, EPOCH TIME: 1748468082.070139
[05/28 17:34:42   3510s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:4243.4M, EPOCH TIME: 1748468082.070210
[05/28 17:34:42   3510s] For 64 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:4243.4M, EPOCH TIME: 1748468082.070485
[05/28 17:34:42   3510s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.030, REAL:0.018, MEM:4243.4M, EPOCH TIME: 1748468082.070592
[05/28 17:34:42   3510s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.030, REAL:0.018, MEM:4243.4M, EPOCH TIME: 1748468082.070651
[05/28 17:34:42   3510s] Pre-route DRC Violation:	22
[05/28 17:34:42   3510s] Cell Context Constraint Violation:	42
[05/28 17:34:42   3510s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:4243.4M, EPOCH TIME: 1748468082.076733
[05/28 17:34:42   3510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5661).
[05/28 17:34:42   3510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:42   3510s] Cell TOP LLGs are deleted
[05/28 17:34:42   3510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:42   3510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:34:42   3510s] # Resetting pin-track-align track data.
[05/28 17:34:42   3510s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.050, REAL:0.039, MEM:4242.4M, EPOCH TIME: 1748468082.115988
[05/28 17:34:42   3510s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.620, REAL:0.581, MEM:4242.4M, EPOCH TIME: 1748468082.116093
[05/28 17:34:48   3512s] <CMD> zoomBox -3.72400 -0.17600 114.46900 105.29300
[05/28 17:34:48   3512s] <CMD> zoomBox 4.23200 5.66400 104.69600 95.31300
[05/28 17:34:49   3512s] <CMD> zoomBox 11.48300 12.79800 96.87800 89.00000
[05/28 17:34:49   3512s] <CMD> zoomBox 17.68000 18.77900 90.26600 83.55100
[05/28 17:34:50   3512s] <CMD> zoomBox 34.64500 33.76400 72.53600 67.57600
[05/28 17:34:51   3513s] <CMD> zoomBox 42.20900 42.15000 61.98900 59.80100
[05/28 17:34:51   3513s] <CMD> zoomBox 44.62300 45.53100 58.91400 58.28400
[05/28 17:34:51   3513s] <CMD> zoomBox 45.56500 46.85200 57.71300 57.69200
[05/28 17:34:52   3513s] <CMD> zoomBox 36.74100 34.49000 68.95400 63.23500
[05/28 17:34:52   3513s] <CMD> zoomBox 18.98100 9.60600 91.58400 74.39300
[05/28 17:34:53   3513s] <CMD> zoomBox 51.37500 46.99000 51.37500 46.42500
[05/28 17:34:53   3513s] <CMD> zoomBox 50.94900 46.30100 51.82600 47.08400
[05/28 17:34:53   3513s] <CMD> zoomBox 50.32000 45.67100 52.64600 47.74700
[05/28 17:34:54   3514s] <CMD> zoomBox 48.14900 43.43600 55.41100 49.91600
[05/28 17:34:54   3514s] <CMD> zoomBox 44.30300 39.65800 60.67100 54.26400
[05/28 17:34:54   3514s] <CMD> zoomBox 35.35700 30.74000 72.25000 63.66100
[05/28 17:34:55   3514s] <CMD> zoomBox 20.63400 16.01700 91.30900 79.08400
[05/28 17:34:56   3514s] <CMD> zoomBox -52.38500 -19.02500 135.00700 148.19400
[05/28 17:34:57   3515s] <CMD> zoomBox -74.81700 -22.62800 145.64400 174.10000
[05/28 17:34:57   3516s] <CMD> pan 16.01300 30.45700
[05/28 17:34:58   3516s] <CMD> zoomBox -40.40400 -36.08200 146.98800 131.13700
[05/28 17:34:58   3516s] <CMD> zoomBox -24.76400 -29.04600 134.52000 113.09100
[05/28 17:34:58   3516s] <CMD> zoomBox 8.47800 -13.58100 106.29900 73.70900
[05/28 17:34:59   3516s] <CMD> zoomBox 16.41400 -9.88900 99.56200 64.30800
[05/28 17:35:16   3520s] <CMD> verify_drc
[05/28 17:35:16   3520s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 17:35:16   3520s]  *** Starting Verify DRC (MEM: 4936.8) ***
[05/28 17:35:16   3520s] 
[05/28 17:35:16   3520s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:35:16   3520s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:35:16   3520s]   VERIFY DRC ...... Starting Verification
[05/28 17:35:16   3520s]   VERIFY DRC ...... Initializing
[05/28 17:35:16   3520s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 17:35:16   3520s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 17:35:16   3520s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 17:35:16   3520s]   VERIFY DRC ...... Using new threading
[05/28 17:35:16   3520s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/28 17:35:16   3520s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 17:35:16   3520s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/28 17:35:16   3521s]   VERIFY DRC ...... Sub-Area : 2 complete 33 Viols.
[05/28 17:35:16   3521s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/28 17:35:16   3521s]   VERIFY DRC ...... Sub-Area : 3 complete 8 Viols.
[05/28 17:35:16   3521s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/28 17:35:17   3521s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/28 17:35:17   3521s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/28 17:35:17   3521s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/28 17:35:17   3521s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/28 17:35:17   3521s]   VERIFY DRC ...... Sub-Area : 6 complete 69 Viols.
[05/28 17:35:17   3521s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/28 17:35:17   3522s]   VERIFY DRC ...... Sub-Area : 7 complete 13 Viols.
[05/28 17:35:17   3522s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/28 17:35:18   3522s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/28 17:35:18   3523s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/28 17:35:18   3523s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/28 17:35:18   3523s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/28 17:35:18   3523s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/28 17:35:18   3523s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/28 17:35:18   3523s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 17:35:18   3523s]   VERIFY DRC ...... Using new threading
[05/28 17:35:18   3523s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/28 17:35:18   3523s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 17:35:18   3523s] 
[05/28 17:35:18   3523s]   Verification Complete : 123 Viols.
[05/28 17:35:18   3523s] 
[05/28 17:35:18   3523s]  Violation Summary By Layer and Type:
[05/28 17:35:18   3523s] 
[05/28 17:35:18   3523s] 	          Short    Color   MetSpc   EOLCol      Enc   CutSpc   MinStp   Others   Totals
[05/28 17:35:18   3523s] 	M1           53       25        9       11        0        0        0        0       98
[05/28 17:35:18   3523s] 	V1            0        0        0        0       10        4        0        2       16
[05/28 17:35:18   3523s] 	M2            0        3        2        0        0        0        2        0        7
[05/28 17:35:18   3523s] 	AY            0        0        0        0        1        0        0        0        1
[05/28 17:35:18   3523s] 	C1            0        0        0        0        0        0        0        1        1
[05/28 17:35:18   3523s] 	Totals       53       28       11       11       11        4        2        3      123
[05/28 17:35:18   3523s] 
[05/28 17:35:18   3523s]  *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***
[05/28 17:35:18   3523s] 
[05/28 17:35:25   3524s] <CMD> verify_connectivity
[05/28 17:35:25   3524s] VERIFY_CONNECTIVITY use new engine.
[05/28 17:35:25   3524s] 
[05/28 17:35:25   3524s] ******** Start: VERIFY CONNECTIVITY ********
[05/28 17:35:25   3524s] Start Time: Wed May 28 17:35:25 2025
[05/28 17:35:25   3524s] 
[05/28 17:35:25   3524s] Design Name: TOP
[05/28 17:35:25   3524s] Database Units: 1000
[05/28 17:35:25   3524s] Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
[05/28 17:35:25   3524s] Error Limit = 1000; Warning Limit = 50
[05/28 17:35:25   3524s] Check all nets
[05/28 17:35:25   3524s] Net FE_PHN1850_PKT_LD: has regular routing with opens.
[05/28 17:35:25   3524s] Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
[05/28 17:35:25   3524s] Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.
[05/28 17:35:26   3525s] 
[05/28 17:35:26   3525s] Begin Summary 
[05/28 17:35:26   3525s]     3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/28 17:35:26   3525s]     3 total info(s) created.
[05/28 17:35:26   3525s] End Summary
[05/28 17:35:26   3525s] 
[05/28 17:35:26   3525s] End Time: Wed May 28 17:35:26 2025
[05/28 17:35:26   3525s] Time Elapsed: 0:00:01.0
[05/28 17:35:26   3525s] 
[05/28 17:35:26   3525s] ******** End: VERIFY CONNECTIVITY ********
[05/28 17:35:26   3525s]   Verification Complete : 3 Viols.  0 Wrngs.
[05/28 17:35:26   3525s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[05/28 17:35:26   3525s] 
[05/28 17:36:01   3532s] <CMD> timeDesign -postRoute -hold
[05/28 17:36:01   3532s] *** timeDesign #8 [begin] () : totSession cpu/real = 0:58:53.6/1:04:11.8 (0.9), mem = 5208.8M
[05/28 17:36:01   3532s] 
[05/28 17:36:01   3532s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:36:01   3532s]  Reset EOS DB
[05/28 17:36:01   3532s] Ignoring AAE DB Resetting ...
[05/28 17:36:01   3532s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_M9LXUD.rcdb.d/TOP.rcdb.d': 3362 access done (mem: 5208.824M)
[05/28 17:36:01   3532s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 17:36:01   3532s] #Start Design Signature (0)
[05/28 17:36:01   3532s] #Finish Inst Signature in MT(6628068)
[05/28 17:36:01   3532s] #Finish Net Signature in MT(17808055)
[05/28 17:36:01   3532s] #Finish SNet Signature in MT (69999264)
[05/28 17:36:01   3532s] #Run time and memory report for RC extraction:
[05/28 17:36:01   3532s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:36:01   3532s] #Run Statistics for snet signature:
[05/28 17:36:01   3532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:01   3532s] #   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:01   3532s] #Run Statistics for Net Final Signature:
[05/28 17:36:01   3532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:01   3532s] #   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:01   3532s] #Run Statistics for Net launch:
[05/28 17:36:01   3532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:01   3532s] #   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:01   3532s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:36:01   3532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:01   3532s] #   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:01   3532s] #Run Statistics for net signature:
[05/28 17:36:01   3532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:01   3532s] #   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:01   3532s] #Run Statistics for inst signature:
[05/28 17:36:01   3532s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:01   3532s] #   Increased memory =   -15.81 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:01   3532s] tQuantus: Original signature = 126339817, new signature = 69999264
[05/28 17:36:01   3532s] tQuantus: Design is dirty by design signature
[05/28 17:36:01   3532s] tQuantus: Need to rerun tQuantus because design is dirty.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:36:01   3532s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:36:01   3532s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:36:01   3532s] ### Net info: total nets: 3365
[05/28 17:36:01   3532s] ### Net info: dirty nets: 0
[05/28 17:36:01   3532s] ### Net info: marked as disconnected nets: 0
[05/28 17:36:01   3532s] ### Net info: fully routed nets: 3363
[05/28 17:36:01   3532s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:36:01   3532s] ### Net info: unrouted nets: 0
[05/28 17:36:01   3532s] ### Net info: re-extraction nets: 0
[05/28 17:36:01   3532s] ### Net info: ignored nets: 0
[05/28 17:36:01   3532s] ### Net info: skip routing nets: 0
[05/28 17:36:01   3532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:01   3532s] ### import design signature (238): route=1310393787 fixed_route=1310393787 flt_obj=0 vio=1514190013 swire=282492057 shield_wire=1 net_attr=650965166 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=1857375587 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=19264507 sns=19264507
[05/28 17:36:01   3532s] #Extract in post route mode
[05/28 17:36:01   3532s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 17:36:01   3532s] #Fast data preparation for tQuantus.
[05/28 17:36:01   3532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:01   3532s] #Start routing data preparation on Wed May 28 17:36:01 2025
[05/28 17:36:01   3532s] #
[05/28 17:36:01   3532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:01   3532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:01   3532s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:36:01   3532s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:36:01   3532s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:36:01   3532s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:36:01   3532s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:36:01   3532s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:36:01   3532s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:36:01   3532s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:36:01   3532s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:36:01   3532s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:36:01   3532s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:36:01   3532s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:36:01   3532s] #Regenerating Ggrids automatically.
[05/28 17:36:01   3532s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:36:01   3532s] #Using automatically generated G-grids.
[05/28 17:36:01   3532s] #Done routing data preparation.
[05/28 17:36:01   3532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3835.09 (MB), peak = 4883.33 (MB)
[05/28 17:36:01   3532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:01   3532s] #Start routing data preparation on Wed May 28 17:36:01 2025
[05/28 17:36:01   3532s] #
[05/28 17:36:01   3532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:01   3532s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:01   3532s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:36:01   3532s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:36:01   3532s] #pin_access_rlayer=3(C1)
[05/28 17:36:01   3532s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:36:01   3532s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:36:01   3532s] #enable_dpt_layer_shield=F
[05/28 17:36:01   3532s] #has_line_end_grid=F
[05/28 17:36:01   3533s] #Regenerating Ggrids automatically.
[05/28 17:36:01   3533s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:36:01   3533s] #Using automatically generated G-grids.
[05/28 17:36:03   3534s] #Done routing data preparation.
[05/28 17:36:03   3534s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3843.50 (MB), peak = 4883.33 (MB)
[05/28 17:36:03   3534s] #
[05/28 17:36:03   3534s] #Start tQuantus RC extraction...
[05/28 17:36:03   3534s] #Start building rc corner(s)...
[05/28 17:36:03   3534s] #Number of RC Corner = 2
[05/28 17:36:03   3534s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 17:36:03   3534s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 17:36:03   3534s] #(i=11, n=11 2000)
[05/28 17:36:03   3534s] #M1 -> M1 (1)
[05/28 17:36:03   3534s] #M2 -> M2 (2)
[05/28 17:36:03   3534s] #C1 -> C1 (3)
[05/28 17:36:03   3534s] #C2 -> C2 (4)
[05/28 17:36:03   3534s] #C3 -> C3 (5)
[05/28 17:36:03   3534s] #C4 -> C4 (6)
[05/28 17:36:03   3534s] #C5 -> C5 (7)
[05/28 17:36:03   3534s] #JA -> JA (8)
[05/28 17:36:03   3534s] #QA -> QA (9)
[05/28 17:36:03   3534s] #QB -> QB (10)
[05/28 17:36:03   3534s] #LB -> LB (11)
[05/28 17:36:04   3535s] #SADV-On
[05/28 17:36:04   3535s] # Corner(s) : 
[05/28 17:36:04   3535s] #rc_fast [25.00] 
[05/28 17:36:04   3535s] #rc_slow [25.00]
[05/28 17:36:06   3537s] # Corner id: 0
[05/28 17:36:06   3537s] # Layout Scale: 1.000000
[05/28 17:36:06   3537s] # Has Metal Fill model: yes
[05/28 17:36:06   3537s] # Temperature was set
[05/28 17:36:06   3537s] # Temperature : 25.000000
[05/28 17:36:06   3537s] # Ref. Temp   : 25.000000
[05/28 17:36:06   3537s] # Corner id: 1
[05/28 17:36:06   3537s] # Layout Scale: 1.000000
[05/28 17:36:06   3537s] # Has Metal Fill model: yes
[05/28 17:36:06   3537s] # Temperature was set
[05/28 17:36:06   3537s] # Temperature : 25.000000
[05/28 17:36:06   3537s] # Ref. Temp   : 25.000000
[05/28 17:36:06   3537s] #total pattern=286 [22, 2124]
[05/28 17:36:06   3537s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 17:36:06   3537s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 17:36:06   3537s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 17:36:06   3537s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 17:36:06   3537s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 17:36:06   3537s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 17:36:06   3537s] #number model r/c [2,2] [22,2124] read
[05/28 17:36:07   3537s] #0 rcmodel(s) requires rebuild
[05/28 17:36:07   3537s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3852.12 (MB), peak = 4883.33 (MB)
[05/28 17:36:07   3537s] #Finish check_net_pin_list step Enter extract
[05/28 17:36:07   3537s] #Start init net ripin tree building
[05/28 17:36:07   3537s] #Finish init net ripin tree building
[05/28 17:36:07   3537s] #Cpu time = 00:00:00
[05/28 17:36:07   3537s] #Elapsed time = 00:00:00
[05/28 17:36:07   3537s] #Increased memory = 0.00 (MB)
[05/28 17:36:07   3537s] #Total memory = 3852.12 (MB)
[05/28 17:36:07   3537s] #Peak memory = 4883.33 (MB)
[05/28 17:36:07   3537s] #begin processing metal fill model file
[05/28 17:36:07   3537s] #end processing metal fill model file
[05/28 17:36:07   3537s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:07   3537s] #Length limit = 200 pitches
[05/28 17:36:07   3537s] #opt mode = 2
[05/28 17:36:07   3537s] #Finish check_net_pin_list step Fix net pin list
[05/28 17:36:07   3537s] #Start generate extraction boxes.
[05/28 17:36:07   3537s] #
[05/28 17:36:07   3537s] #Extract using 30 x 30 Hboxes
[05/28 17:36:07   3537s] #4x4 initial hboxes
[05/28 17:36:07   3537s] #Use area based hbox pruning.
[05/28 17:36:07   3537s] #0/0 hboxes pruned.
[05/28 17:36:07   3537s] #Complete generating extraction boxes.
[05/28 17:36:07   3537s] #Start step Extraction
[05/28 17:36:07   3537s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 17:36:07   3537s] #Process 0 special clock nets for rc extraction
[05/28 17:36:07   3537s] #Total 3363 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 17:36:09   3539s] #Run Statistics for Extraction:
[05/28 17:36:09   3539s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[05/28 17:36:09   3539s] #   Increased memory =    13.64 (MB), total memory =  3865.77 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:09   3539s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d
[05/28 17:36:09   3539s] #Finish registering nets and terms for rcdb.
[05/28 17:36:09   3539s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3856.70 (MB), peak = 4883.33 (MB)
[05/28 17:36:09   3539s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:09   3539s] #RC Statistics: 9611 Res, 4276 Ground Cap, 27 XCap (Edge to Edge)
[05/28 17:36:09   3539s] #RC V/H edge ratio: 0.12, Avg V/H Edge Length: 712.35 (3207), Avg L-Edge Length: 3183.54 (5171)
[05/28 17:36:09   3539s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d.
[05/28 17:36:09   3539s] #Start writing RC data.
[05/28 17:36:09   3539s] #Finish writing RC data
[05/28 17:36:09   3539s] #Finish writing rcdb with 12993 nodes, 9630 edges, and 60 xcaps
[05/28 17:36:09   3539s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3852.78 (MB), peak = 4883.33 (MB)
[05/28 17:36:09   3539s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d' ...
[05/28 17:36:09   3539s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d' for reading (mem: 4990.465M)
[05/28 17:36:09   3539s] Reading RCDB with compressed RC data.
[05/28 17:36:09   3539s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d' for content verification (mem: 4990.465M)
[05/28 17:36:09   3539s] Reading RCDB with compressed RC data.
[05/28 17:36:09   3539s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d': 0 access done (mem: 4990.465M)
[05/28 17:36:09   3539s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d': 0 access done (mem: 4990.465M)
[05/28 17:36:09   3539s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4990.465M)
[05/28 17:36:09   3539s] Following multi-corner parasitics specified:
[05/28 17:36:09   3539s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d (rcdb)
[05/28 17:36:09   3539s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d' for reading (mem: 4990.465M)
[05/28 17:36:09   3539s] Reading RCDB with compressed RC data.
[05/28 17:36:09   3539s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d specified
[05/28 17:36:09   3539s] Cell TOP, hinst 
[05/28 17:36:09   3539s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d) for hinst (top) of cell (TOP);
[05/28 17:36:09   3539s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d': 0 access done (mem: 4990.465M)
[05/28 17:36:09   3539s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4990.465M)
[05/28 17:36:09   3539s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d' for reading (mem: 4990.465M)
[05/28 17:36:09   3539s] Reading RCDB with compressed RC data.
[05/28 17:36:10   3540s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4990.465M)
[05/28 17:36:10   3540s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=4990.465M)
[05/28 17:36:10   3540s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 4990.465M)
[05/28 17:36:10   3540s] #
[05/28 17:36:10   3540s] #Restore RCDB.
[05/28 17:36:10   3540s] #
[05/28 17:36:10   3540s] #Complete tQuantus RC extraction.
[05/28 17:36:10   3540s] #Cpu time = 00:00:06
[05/28 17:36:10   3540s] #Elapsed time = 00:00:07
[05/28 17:36:10   3540s] #Increased memory = 9.26 (MB)
[05/28 17:36:10   3540s] #Total memory = 3852.75 (MB)
[05/28 17:36:10   3540s] #Peak memory = 4883.33 (MB)
[05/28 17:36:10   3540s] #
[05/28 17:36:10   3540s] #2 inserted nodes are removed
[05/28 17:36:10   3540s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 17:36:10   3540s] ### export design design signature (240): route=175748700 fixed_route=175748700 flt_obj=0 vio=1514190013 swire=282492057 shield_wire=1 net_attr=1129323235 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=1857375587 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=19264507 sns=19264507
[05/28 17:36:10   3540s] ### import design signature (241): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:36:10   3540s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:10   3540s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:10   3540s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:10   3540s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:36:10   3540s] #Start Design Signature (0)
[05/28 17:36:10   3540s] #Finish Inst Signature in MT(6628068)
[05/28 17:36:10   3540s] #Finish Net Signature in MT(17808055)
[05/28 17:36:10   3540s] #Finish SNet Signature in MT (69999264)
[05/28 17:36:10   3540s] #Run time and memory report for RC extraction:
[05/28 17:36:10   3540s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:36:10   3540s] #Run Statistics for snet signature:
[05/28 17:36:10   3540s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:10   3540s] #   Increased memory =     0.00 (MB), total memory =  3844.91 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:10   3540s] #Run Statistics for Net Final Signature:
[05/28 17:36:10   3540s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:10   3540s] #   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:10   3540s] #Run Statistics for Net launch:
[05/28 17:36:10   3540s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:10   3540s] #   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:10   3540s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:36:10   3540s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:10   3540s] #   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:10   3540s] #Run Statistics for net signature:
[05/28 17:36:10   3540s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:10   3540s] #   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:10   3540s] #Run Statistics for inst signature:
[05/28 17:36:10   3540s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:10   3540s] #   Increased memory =    -0.96 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:10   3540s] Effort level <high> specified for reg2reg path_group
[05/28 17:36:11   3540s] Cell TOP LLGs are deleted
[05/28 17:36:11   3540s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:11   3540s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:11   3540s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4982.0M, EPOCH TIME: 1748468171.280649
[05/28 17:36:11   3540s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:11   3540s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:11   3540s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4982.0M, EPOCH TIME: 1748468171.281441
[05/28 17:36:11   3540s] Max number of tech site patterns supported in site array is 256.
[05/28 17:36:11   3540s] Core basic site is GF22_DST
[05/28 17:36:11   3541s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:36:11   3541s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 17:36:11   3541s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:36:11   3541s] SiteArray: use 995,328 bytes
[05/28 17:36:11   3541s] SiteArray: current memory after site array memory allocation 4983.0M
[05/28 17:36:11   3541s] SiteArray: FP blocked sites are writable
[05/28 17:36:11   3541s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4983.0M, EPOCH TIME: 1748468171.479345
[05/28 17:36:11   3541s] Process 585 wires and vias for routing blockage analysis
[05/28 17:36:11   3541s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4983.0M, EPOCH TIME: 1748468171.479559
[05/28 17:36:11   3541s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:36:11   3541s] Atter site array init, number of instance map data is 0.
[05/28 17:36:11   3541s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.281, MEM:4983.0M, EPOCH TIME: 1748468171.562300
[05/28 17:36:11   3541s] 
[05/28 17:36:11   3541s] 
[05/28 17:36:11   3541s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:36:11   3541s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.284, MEM:4983.0M, EPOCH TIME: 1748468171.565022
[05/28 17:36:11   3541s] Cell TOP LLGs are deleted
[05/28 17:36:11   3541s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:11   3541s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:11   3541s] OPTC: user 20.0
[05/28 17:36:11   3541s] Starting delay calculation for Hold views
[05/28 17:36:12   3541s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:36:12   3541s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 17:36:12   3541s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:36:15   3543s] #################################################################################
[05/28 17:36:15   3543s] # Design Stage: PostRoute
[05/28 17:36:15   3543s] # Design Name: TOP
[05/28 17:36:15   3543s] # Design Mode: 22nm
[05/28 17:36:15   3543s] # Analysis Mode: MMMC OCV 
[05/28 17:36:15   3543s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:36:15   3543s] # Signoff Settings: SI On 
[05/28 17:36:15   3543s] #################################################################################
[05/28 17:36:15   3543s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:36:15   3543s] Setting infinite Tws ...
[05/28 17:36:15   3543s] First Iteration Infinite Tw... 
[05/28 17:36:15   3543s] Calculate late delays in OCV mode...
[05/28 17:36:15   3543s] Calculate early delays in OCV mode...
[05/28 17:36:15   3543s] Topological Sorting (REAL = 0:00:00.0, MEM = 4997.6M, InitMEM = 4997.6M)
[05/28 17:36:15   3543s] Start delay calculation (fullDC) (1 T). (MEM=3878.24)
[05/28 17:36:15   3543s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 17:36:16   3543s] End AAE Lib Interpolated Model. (MEM=4997.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:36:16   3543s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d' for reading (mem: 4997.578M)
[05/28 17:36:16   3543s] Reading RCDB with compressed RC data.
[05/28 17:36:16   3543s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4997.6M)
[05/28 17:36:16   3544s] Total number of fetched objects 3363
[05/28 17:36:16   3544s] AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
[05/28 17:36:16   3544s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:36:16   3544s] End delay calculation. (MEM=3890.57 CPU=0:00:00.7 REAL=0:00:00.0)
[05/28 17:36:16   3544s] End delay calculation (fullDC). (MEM=3890.57 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 17:36:16   3544s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:36:16   3544s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 5042.3M) ***
[05/28 17:36:16   3544s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5050.3M)
[05/28 17:36:16   3544s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:36:17   3544s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 5050.3M)
[05/28 17:36:17   3544s] Starting SI iteration 2
[05/28 17:36:17   3544s] Calculate late delays in OCV mode...
[05/28 17:36:17   3544s] Calculate early delays in OCV mode...
[05/28 17:36:17   3544s] Start delay calculation (fullDC) (1 T). (MEM=3893.45)
[05/28 17:36:17   3544s] End AAE Lib Interpolated Model. (MEM=4972.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:36:17   3544s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:36:17   3544s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
[05/28 17:36:17   3544s] Total number of fetched objects 3363
[05/28 17:36:17   3544s] AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
[05/28 17:36:17   3544s] End delay calculation. (MEM=3893.94 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 17:36:17   3544s] End delay calculation (fullDC). (MEM=3893.94 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:36:17   3544s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5022.6M) ***
[05/28 17:36:17   3544s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=0:59:06 mem=5030.6M)
[05/28 17:36:17   3545s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 9.880%
       (96.774% with Fillers)
------------------------------------------------------------------

[05/28 17:36:17   3545s] Reported timing to dir ./timingReports
[05/28 17:36:17   3545s] Total CPU time: 12.6 sec
[05/28 17:36:17   3545s] Total Real time: 16.0 sec
[05/28 17:36:17   3545s] Total Memory Usage: 4942.875 Mbytes
[05/28 17:36:17   3545s] Reset AAE Options
[05/28 17:36:17   3545s] *** timeDesign #8 [finish] () : cpu/real = 0:00:12.6/0:00:16.5 (0.8), totSession cpu/real = 0:59:06.2/1:04:28.3 (0.9), mem = 4942.9M
[05/28 17:36:17   3545s] 
[05/28 17:36:17   3545s] =============================================================================================
[05/28 17:36:17   3545s]  Final TAT Report : timeDesign #8                                               23.10-p003_1
[05/28 17:36:17   3545s] =============================================================================================
[05/28 17:36:17   3545s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:36:17   3545s] ---------------------------------------------------------------------------------------------
[05/28 17:36:17   3545s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:36:17   3545s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.0 % )     0:00:06.4 /  0:00:04.2    0.7
[05/28 17:36:17   3545s] [ ExtractRC              ]      1   0:00:09.6  (  57.8 % )     0:00:09.6 /  0:00:07.9    0.8
[05/28 17:36:17   3545s] [ UpdateTimingGraph      ]      1   0:00:04.8  (  29.1 % )     0:00:05.9 /  0:00:03.7    0.6
[05/28 17:36:17   3545s] [ FullDelayCalc          ]      2   0:00:01.0  (   6.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 17:36:17   3545s] [ TimingUpdate           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:36:17   3545s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 17:36:17   3545s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 17:36:17   3545s] [ MISC                   ]          0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.5    0.8
[05/28 17:36:17   3545s] ---------------------------------------------------------------------------------------------
[05/28 17:36:17   3545s]  timeDesign #8 TOTAL                0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:12.6    0.8
[05/28 17:36:17   3545s] ---------------------------------------------------------------------------------------------
[05/28 17:36:17   3545s] 
[05/28 17:36:25   3546s] <CMD> timeDesign -postRoute -setup
[05/28 17:36:25   3546s] *** timeDesign #9 [begin] () : totSession cpu/real = 0:59:07.8/1:04:36.3 (0.9), mem = 4942.9M
[05/28 17:36:25   3546s] 
[05/28 17:36:25   3546s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:36:25   3546s]  Reset EOS DB
[05/28 17:36:25   3546s] Ignoring AAE DB Resetting ...
[05/28 17:36:25   3546s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d': 3362 access done (mem: 4942.875M)
[05/28 17:36:25   3546s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 17:36:25   3546s] #Start Design Signature (0)
[05/28 17:36:25   3546s] #Finish Inst Signature in MT(6628068)
[05/28 17:36:25   3546s] #Finish Net Signature in MT(17808055)
[05/28 17:36:25   3546s] #Finish SNet Signature in MT (69999264)
[05/28 17:36:25   3546s] #Run time and memory report for RC extraction:
[05/28 17:36:25   3546s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:36:25   3546s] #Run Statistics for snet signature:
[05/28 17:36:25   3546s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:25   3546s] #   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:25   3546s] #Run Statistics for Net Final Signature:
[05/28 17:36:25   3546s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:25   3546s] #   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:25   3546s] #Run Statistics for Net launch:
[05/28 17:36:25   3546s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:25   3546s] #   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:25   3546s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:36:25   3546s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:25   3546s] #   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:25   3546s] #Run Statistics for net signature:
[05/28 17:36:25   3546s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:25   3546s] #   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:25   3546s] #Run Statistics for inst signature:
[05/28 17:36:25   3546s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:36:25   3546s] #   Increased memory =     0.54 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
[05/28 17:36:25   3546s] tQuantus: Original signature = 69999264, new signature = 69999264
[05/28 17:36:25   3546s] tQuantus: Design is clean by design signature
[05/28 17:36:25   3546s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d' for reading (mem: 4948.879M)
[05/28 17:36:25   3546s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d': 0 access done (mem: 4948.879M)
[05/28 17:36:25   3546s] The design is extracted. Skipping TQuantus.
[05/28 17:36:25   3546s] Starting delay calculation for Setup views
[05/28 17:36:26   3547s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:36:26   3547s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 17:36:26   3547s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:36:29   3548s] #################################################################################
[05/28 17:36:29   3548s] # Design Stage: PostRoute
[05/28 17:36:29   3548s] # Design Name: TOP
[05/28 17:36:29   3548s] # Design Mode: 22nm
[05/28 17:36:29   3548s] # Analysis Mode: MMMC OCV 
[05/28 17:36:29   3548s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:36:29   3548s] # Signoff Settings: SI On 
[05/28 17:36:29   3548s] #################################################################################
[05/28 17:36:30   3549s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:36:30   3549s] Setting infinite Tws ...
[05/28 17:36:30   3549s] First Iteration Infinite Tw... 
[05/28 17:36:30   3549s] Calculate early delays in OCV mode...
[05/28 17:36:30   3549s] Calculate late delays in OCV mode...
[05/28 17:36:30   3549s] Topological Sorting (REAL = 0:00:00.0, MEM = 4976.0M, InitMEM = 4976.0M)
[05/28 17:36:30   3549s] Start delay calculation (fullDC) (1 T). (MEM=3879.13)
[05/28 17:36:30   3549s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 17:36:30   3549s] End AAE Lib Interpolated Model. (MEM=4976.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:36:30   3549s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d' for reading (mem: 4976.043M)
[05/28 17:36:30   3549s] Reading RCDB with compressed RC data.
[05/28 17:36:30   3549s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5000.1M)
[05/28 17:36:30   3550s] Total number of fetched objects 3363
[05/28 17:36:30   3550s] AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
[05/28 17:36:30   3550s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:36:30   3550s] End delay calculation. (MEM=3889.81 CPU=0:00:00.7 REAL=0:00:00.0)
[05/28 17:36:30   3550s] End delay calculation (fullDC). (MEM=3889.81 CPU=0:00:00.9 REAL=0:00:00.0)
[05/28 17:36:30   3550s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:36:30   3550s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 5044.8M) ***
[05/28 17:36:31   3550s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5052.8M)
[05/28 17:36:31   3550s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:36:31   3550s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5052.8M)
[05/28 17:36:31   3550s] Starting SI iteration 2
[05/28 17:36:31   3550s] Calculate early delays in OCV mode...
[05/28 17:36:31   3550s] Calculate late delays in OCV mode...
[05/28 17:36:31   3550s] Start delay calculation (fullDC) (1 T). (MEM=3895.91)
[05/28 17:36:31   3550s] End AAE Lib Interpolated Model. (MEM=4976.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:36:31   3550s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:36:31   3550s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3363. 
[05/28 17:36:31   3550s] Total number of fetched objects 3363
[05/28 17:36:31   3550s] AAE_INFO-618: Total number of nets in the design is 3365,  0.0 percent of the nets selected for SI analysis
[05/28 17:36:31   3550s] End delay calculation. (MEM=3897.95 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 17:36:31   3550s] End delay calculation (fullDC). (MEM=3897.95 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:36:31   3550s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5027.1M) ***
[05/28 17:36:31   3550s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:06.0 totSessionCpu=0:59:12 mem=5035.1M)
[05/28 17:36:31   3550s] Effort level <high> specified for reg2reg path_group
[05/28 17:36:32   3551s] Cell TOP LLGs are deleted
[05/28 17:36:32   3551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:32   3551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:32   3551s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4979.1M, EPOCH TIME: 1748468192.073888
[05/28 17:36:32   3551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:32   3551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:32   3551s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4979.1M, EPOCH TIME: 1748468192.075937
[05/28 17:36:32   3551s] Max number of tech site patterns supported in site array is 256.
[05/28 17:36:32   3551s] Core basic site is GF22_DST
[05/28 17:36:32   3551s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:36:32   3551s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 17:36:32   3551s] Fast DP-INIT is on for default
[05/28 17:36:32   3551s] Atter site array init, number of instance map data is 0.
[05/28 17:36:32   3551s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.290, MEM:4979.1M, EPOCH TIME: 1748468192.366000
[05/28 17:36:32   3551s] 
[05/28 17:36:32   3551s] 
[05/28 17:36:32   3551s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:36:32   3551s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.295, MEM:4979.1M, EPOCH TIME: 1748468192.368741
[05/28 17:36:32   3551s] Cell TOP LLGs are deleted
[05/28 17:36:32   3551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:32   3551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:36:32   3551s] ** INFO: Initializing Glitch Interface
[05/28 17:36:33   3551s] ** INFO: Initializing Glitch Interface
[05/28 17:36:34   3551s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (96.774% with Fillers)
------------------------------------------------------------------

[05/28 17:36:35   3551s] Reported timing to dir ./timingReports
[05/28 17:36:35   3551s] Total CPU time: 5.12 sec
[05/28 17:36:35   3551s] Total Real time: 10.0 sec
[05/28 17:36:35   3551s] Total Memory Usage: 4993.410156 Mbytes
[05/28 17:36:35   3551s] Reset AAE Options
[05/28 17:36:35   3551s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:36:35   3551s] *** timeDesign #9 [finish] () : cpu/real = 0:00:05.1/0:00:09.2 (0.6), totSession cpu/real = 0:59:12.9/1:04:45.5 (0.9), mem = 4993.4M
[05/28 17:36:35   3551s] 
[05/28 17:36:35   3551s] =============================================================================================
[05/28 17:36:35   3551s]  Final TAT Report : timeDesign #9                                               23.10-p003_1
[05/28 17:36:35   3551s] =============================================================================================
[05/28 17:36:35   3551s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:36:35   3551s] ---------------------------------------------------------------------------------------------
[05/28 17:36:35   3551s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:36:35   3551s] [ OptSummaryReport       ]      1   0:00:00.4  (   3.9 % )     0:00:02.9 /  0:00:00.8    0.3
[05/28 17:36:35   3551s] [ DrvReport              ]      1   0:00:02.3  (  24.7 % )     0:00:02.3 /  0:00:00.2    0.1
[05/28 17:36:35   3551s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 17:36:35   3551s] [ UpdateTimingGraph      ]      2   0:00:04.4  (  47.9 % )     0:00:05.9 /  0:00:04.1    0.7
[05/28 17:36:35   3551s] [ FullDelayCalc          ]      2   0:00:01.3  (  14.5 % )     0:00:01.3 /  0:00:01.2    0.9
[05/28 17:36:35   3551s] [ TimingUpdate           ]      2   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:36:35   3551s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:36:35   3551s] [ GenerateReports        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:36:35   3551s] [ MISC                   ]          0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.2    0.6
[05/28 17:36:35   3551s] ---------------------------------------------------------------------------------------------
[05/28 17:36:35   3551s]  timeDesign #9 TOTAL                0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:05.1    0.6
[05/28 17:36:35   3551s] ---------------------------------------------------------------------------------------------
[05/28 17:36:35   3551s] 
[05/28 17:37:12   3559s] <CMD> optDesign -postRoute -hold
[05/28 17:37:12   3559s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3896.5M, totSessionCpu=0:59:20 **
[05/28 17:37:12   3559s] 
[05/28 17:37:12   3559s] Active Setup views: view_slow_mission 
[05/28 17:37:12   3559s] *** optDesign #2 [begin] () : totSession cpu/real = 0:59:20.4/1:05:23.4 (0.9), mem = 4993.4M
[05/28 17:37:12   3559s] Info: 1 threads available for lower-level modules during optimization.
[05/28 17:37:12   3559s] GigaOpt running with 1 threads.
[05/28 17:37:12   3559s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:59:20.4/1:05:23.4 (0.9), mem = 4993.4M
[05/28 17:37:12   3559s] **INFO: User settings:
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 17:37:12   3559s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 17:37:12   3559s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 17:37:12   3559s] setNanoRouteMode -extract_design_signature                                                69999264
[05/28 17:37:12   3559s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 17:37:12   3559s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 17:37:12   3559s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 17:37:12   3559s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 17:37:12   3559s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 17:37:12   3559s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/28 17:37:12   3559s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/28 17:37:12   3559s] setNanoRouteMode -route_si_effort                                                         high
[05/28 17:37:12   3559s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 17:37:12   3559s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 17:37:12   3559s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 17:37:12   3559s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 17:37:12   3559s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/28 17:37:12   3559s] setDesignMode -powerEffort                                                                high
[05/28 17:37:12   3559s] setDesignMode -process                                                                    22
[05/28 17:37:12   3559s] setDesignMode -propagateActivity                                                          true
[05/28 17:37:12   3559s] setExtractRCMode -coupled                                                                 true
[05/28 17:37:12   3559s] setExtractRCMode -coupling_c_th                                                           3
[05/28 17:37:12   3559s] setExtractRCMode -engine                                                                  postRoute
[05/28 17:37:12   3559s] setExtractRCMode -noCleanRCDB                                                             true
[05/28 17:37:12   3559s] setExtractRCMode -nrNetInMemory                                                           100000
[05/28 17:37:12   3559s] setExtractRCMode -relative_c_th                                                           0.03
[05/28 17:37:12   3559s] setExtractRCMode -total_c_th                                                              5
[05/28 17:37:12   3559s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[05/28 17:37:12   3559s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 17:37:12   3559s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 17:37:12   3559s] setDelayCalMode -engine                                                                   aae
[05/28 17:37:12   3559s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 17:37:12   3559s] setDelayCalMode -SIAware                                                                  true
[05/28 17:37:12   3559s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 17:37:12   3559s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 17:37:12   3559s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 17:37:12   3559s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 17:37:12   3559s] setOptMode -opt_delete_insts                                                              true
[05/28 17:37:12   3559s] setOptMode -opt_drv_margin                                                                0
[05/28 17:37:12   3559s] setOptMode -opt_exp_pre_route_auto_flow_update                                            true
[05/28 17:37:12   3559s] setOptMode -opt_drv                                                                       true
[05/28 17:37:12   3559s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/28 17:37:12   3559s] setOptMode -opt_hold_target_slack                                                         0.05
[05/28 17:37:12   3559s] setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
[05/28 17:37:12   3559s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 17:37:12   3559s] setOptMode -opt_preserve_all_sequential                                                   false
[05/28 17:37:12   3559s] setOptMode -opt_setup_target_slack                                                        0
[05/28 17:37:12   3559s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 17:37:12   3559s] setPlaceMode -place_detail_check_route                                                    true
[05/28 17:37:12   3559s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 17:37:12   3559s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 17:37:12   3559s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 17:37:12   3559s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 17:37:12   3559s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 17:37:12   3559s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 17:37:12   3559s] setAnalysisMode -checkType                                                                setup
[05/28 17:37:12   3559s] setAnalysisMode -clkSrcPath                                                               true
[05/28 17:37:12   3559s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 17:37:12   3559s] setAnalysisMode -cppr                                                                     both
[05/28 17:37:12   3559s] setAnalysisMode -skew                                                                     true
[05/28 17:37:12   3559s] setAnalysisMode -usefulSkew                                                               true
[05/28 17:37:12   3559s] 
[05/28 17:37:12   3559s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 17:37:12   3559s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 17:37:13   3559s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:37:13   3559s] 
[05/28 17:37:13   3559s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:37:13   3559s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:37:13   3559s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:37:13   3559s] Summary for sequential cells identification: 
[05/28 17:37:13   3559s]   Identified SBFF number: 299
[05/28 17:37:13   3559s]   Identified MBFF number: 75
[05/28 17:37:13   3559s]   Identified SB Latch number: 22
[05/28 17:37:13   3559s]   Identified MB Latch number: 0
[05/28 17:37:13   3559s]   Not identified SBFF number: 15
[05/28 17:37:13   3559s]   Not identified MBFF number: 0
[05/28 17:37:13   3559s]   Not identified SB Latch number: 0
[05/28 17:37:13   3559s]   Not identified MB Latch number: 0
[05/28 17:37:13   3559s]   Number of sequential cells which are not FFs: 45
[05/28 17:37:13   3559s]  Visiting view : view_slow_mission
[05/28 17:37:13   3559s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 17:37:13   3559s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 17:37:13   3559s]  Visiting view : view_fast_mission
[05/28 17:37:13   3559s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 17:37:13   3559s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 17:37:13   3559s] TLC MultiMap info (StdDelay):
[05/28 17:37:13   3559s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 17:37:13   3559s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 17:37:13   3559s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 17:37:13   3559s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 17:37:13   3559s]  Setting StdDelay to: 6.1ps
[05/28 17:37:13   3559s] 
[05/28 17:37:13   3559s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:37:13   3559s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 17:37:13   3559s] 
[05/28 17:37:13   3559s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:37:13   3559s] OPERPROF: Starting DPlace-Init at level 1, MEM:4997.4M, EPOCH TIME: 1748468233.535422
[05/28 17:37:13   3559s] Processing tracks to init pin-track alignment.
[05/28 17:37:13   3559s] z: 1, totalTracks: 1
[05/28 17:37:13   3559s] z: 3, totalTracks: 1
[05/28 17:37:13   3559s] z: 5, totalTracks: 1
[05/28 17:37:13   3559s] z: 7, totalTracks: 1
[05/28 17:37:13   3559s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:37:13   3559s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:37:13   3559s] Initializing Route Infrastructure for color support ...
[05/28 17:37:13   3559s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4997.4M, EPOCH TIME: 1748468233.538793
[05/28 17:37:13   3559s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:4997.4M, EPOCH TIME: 1748468233.545904
[05/28 17:37:13   3559s] Route Infrastructure Initialized for color support successfully.
[05/28 17:37:13   3559s] Cell TOP LLGs are deleted
[05/28 17:37:13   3559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3559s] # Building TOP llgBox search-tree.
[05/28 17:37:13   3559s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:37:13   3559s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4997.4M, EPOCH TIME: 1748468233.574136
[05/28 17:37:13   3559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3559s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4997.4M, EPOCH TIME: 1748468233.575185
[05/28 17:37:13   3559s] Max number of tech site patterns supported in site array is 256.
[05/28 17:37:13   3559s] Core basic site is GF22_DST
[05/28 17:37:13   3560s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:37:13   3560s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:37:13   3560s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:37:13   3560s] SiteArray: use 995,328 bytes
[05/28 17:37:13   3560s] SiteArray: current memory after site array memory allocation 4997.4M
[05/28 17:37:13   3560s] SiteArray: FP blocked sites are writable
[05/28 17:37:13   3560s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:37:13   3560s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4997.4M, EPOCH TIME: 1748468233.793159
[05/28 17:37:13   3560s] Process 57281 wires and vias for routing blockage analysis
[05/28 17:37:13   3560s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:4997.4M, EPOCH TIME: 1748468233.807158
[05/28 17:37:13   3560s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:37:13   3560s] Atter site array init, number of instance map data is 0.
[05/28 17:37:13   3560s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.330, REAL:0.332, MEM:4997.4M, EPOCH TIME: 1748468233.906923
[05/28 17:37:13   3560s] 
[05/28 17:37:13   3560s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:37:13   3560s] 
[05/28 17:37:13   3560s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:37:13   3560s] OPERPROF:     Starting CMU at level 3, MEM:4997.4M, EPOCH TIME: 1748468233.909952
[05/28 17:37:13   3560s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.012, MEM:4997.4M, EPOCH TIME: 1748468233.922196
[05/28 17:37:13   3560s] 
[05/28 17:37:13   3560s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 17:37:13   3560s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.350, REAL:0.349, MEM:4997.4M, EPOCH TIME: 1748468233.923083
[05/28 17:37:13   3560s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4997.4M, EPOCH TIME: 1748468233.923175
[05/28 17:37:13   3560s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4997.4M, EPOCH TIME: 1748468233.923604
[05/28 17:37:13   3560s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4997.4MB).
[05/28 17:37:13   3560s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.390, REAL:0.391, MEM:4997.4M, EPOCH TIME: 1748468233.926723
[05/28 17:37:13   3560s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4997.4M, EPOCH TIME: 1748468233.927028
[05/28 17:37:13   3560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:37:13   3560s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:4993.4M, EPOCH TIME: 1748468233.966129
[05/28 17:37:13   3560s] 
[05/28 17:37:13   3560s] Creating Lib Analyzer ...
[05/28 17:37:14   3561s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:37:14   3561s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 17:37:14   3561s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:37:14   3561s] 
[05/28 17:37:14   3561s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:37:16   3562s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:59:24 mem=4999.4M
[05/28 17:37:16   3563s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:59:24 mem=4999.4M
[05/28 17:37:16   3563s] Creating Lib Analyzer, finished. 
[05/28 17:37:16   3563s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 17:37:17   3563s] Processing average sequential pin duty cycle 
[05/28 17:37:17   3563s] Processing average sequential pin duty cycle 
[05/28 17:37:17   3563s] 
[05/28 17:37:17   3563s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/28 17:41:30   3817s] Processing average sequential pin duty cycle 
[05/28 17:45:02   4030s] **INFO: Using Advanced Metric Collection system.
[05/28 17:45:02   4030s] **optDesign ... cpu = 0:07:51, real = 0:07:50, mem = 4428.1M, totSessionCpu=1:07:12 **
[05/28 17:45:02   4030s] Existing Dirty Nets : 0
[05/28 17:45:02   4030s] New Signature Flow (optDesignCheckOptions) ....
[05/28 17:45:02   4030s] #Taking db snapshot
[05/28 17:45:02   4030s] #Taking db snapshot ... done
[05/28 17:45:02   4030s] OPERPROF: Starting checkPlace at level 1, MEM:5044.1M, EPOCH TIME: 1748468702.838834
[05/28 17:45:02   4030s] Processing tracks to init pin-track alignment.
[05/28 17:45:02   4030s] z: 1, totalTracks: 1
[05/28 17:45:02   4030s] z: 3, totalTracks: 1
[05/28 17:45:02   4030s] z: 5, totalTracks: 1
[05/28 17:45:02   4030s] z: 7, totalTracks: 1
[05/28 17:45:02   4030s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 17:45:02   4030s] #spOpts: rpCkHalo=4 
[05/28 17:45:02   4030s] Initializing Route Infrastructure for color support ...
[05/28 17:45:02   4030s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5044.1M, EPOCH TIME: 1748468702.839695
[05/28 17:45:02   4030s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.007, MEM:5044.1M, EPOCH TIME: 1748468702.846280
[05/28 17:45:02   4030s] Route Infrastructure Initialized for color support successfully.
[05/28 17:45:02   4030s] Cell TOP LLGs are deleted
[05/28 17:45:02   4030s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:02   4030s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:02   4030s] # Building TOP llgBox search-tree.
[05/28 17:45:02   4030s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:45:02   4030s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5044.1M, EPOCH TIME: 1748468702.862222
[05/28 17:45:02   4030s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:02   4030s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:02   4030s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5044.1M, EPOCH TIME: 1748468702.863891
[05/28 17:45:02   4030s] Max number of tech site patterns supported in site array is 256.
[05/28 17:45:02   4030s] Core basic site is GF22_DST
[05/28 17:45:02   4030s] Processing tracks to init pin-track alignment.
[05/28 17:45:02   4030s] z: 1, totalTracks: 1
[05/28 17:45:02   4030s] z: 3, totalTracks: 1
[05/28 17:45:02   4030s] z: 5, totalTracks: 1
[05/28 17:45:02   4030s] z: 7, totalTracks: 1
[05/28 17:45:02   4030s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 17:45:03   4030s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:45:03   4030s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:45:03   4030s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:45:03   4030s] SiteArray: use 995,328 bytes
[05/28 17:45:03   4030s] SiteArray: current memory after site array memory allocation 5044.1M
[05/28 17:45:03   4030s] SiteArray: FP blocked sites are writable
[05/28 17:45:03   4030s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:45:03   4030s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5044.1M, EPOCH TIME: 1748468703.050243
[05/28 17:45:03   4030s] Process 57281 wires and vias for routing blockage analysis
[05/28 17:45:03   4030s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.013, MEM:5044.1M, EPOCH TIME: 1748468703.063717
[05/28 17:45:03   4030s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:45:03   4030s] Atter site array init, number of instance map data is 0.
[05/28 17:45:03   4030s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.200, REAL:0.201, MEM:5044.1M, EPOCH TIME: 1748468703.065110
[05/28 17:45:03   4030s] 
[05/28 17:45:03   4030s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:45:03   4030s] 
[05/28 17:45:03   4030s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:03   4030s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.204, MEM:5044.1M, EPOCH TIME: 1748468703.066694
[05/28 17:45:03   4030s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5044.1M, EPOCH TIME: 1748468703.067164
[05/28 17:45:03   4030s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:45:03   4030s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.002, MEM:5044.1M, EPOCH TIME: 1748468703.069264
[05/28 17:45:03   4030s] Begin checking placement ... (start mem=5044.1M, init mem=5044.1M)
[05/28 17:45:03   4030s] Begin checking exclusive groups violation ...
[05/28 17:45:03   4030s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 17:45:03   4030s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 17:45:03   4030s] 
[05/28 17:45:03   4030s] Running CheckPlace using 1 thread in normal mode...
[05/28 17:45:03   4030s] 
[05/28 17:45:03   4030s] ...checkPlace normal is done!
[05/28 17:45:03   4030s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5044.1M, EPOCH TIME: 1748468703.176818
[05/28 17:45:03   4030s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:5044.1M, EPOCH TIME: 1748468703.181808
[05/28 17:45:03   4030s] Cell Context Constraint Violation:	104    [edges = 104]
[05/28 17:45:03   4030s] *info: Placed = 5661          
[05/28 17:45:03   4030s] *info: Unplaced = 0           
[05/28 17:45:03   4030s] Placement Density:96.77%(10725/11082)
[05/28 17:45:03   4030s] Placement Density (including fixed std cells):96.77%(10725/11082)
[05/28 17:45:03   4030s] Cell TOP LLGs are deleted
[05/28 17:45:03   4030s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5661).
[05/28 17:45:03   4030s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4030s] # Resetting pin-track-align track data.
[05/28 17:45:03   4030s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4030s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4030s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5044.1M)
[05/28 17:45:03   4030s] OPERPROF: Finished checkPlace at level 1, CPU:0.360, REAL:0.351, MEM:5044.1M, EPOCH TIME: 1748468703.189597
[05/28 17:45:03   4030s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[05/28 17:45:03   4030s] **INFO: It is recommended to fix the placement violations and reroute the design
[05/28 17:45:03   4030s] **INFO: Command refinePlace may be used to fix the placement violations
[05/28 17:45:03   4030s] #optDebug: { P: 22 W: 2195 FE: standard PE: high LDR: 0.5}
[05/28 17:45:03   4030s]  Initial DC engine is -> aae
[05/28 17:45:03   4030s]  
[05/28 17:45:03   4030s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/28 17:45:03   4030s]  
[05/28 17:45:03   4030s]  
[05/28 17:45:03   4030s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/28 17:45:03   4030s]  
[05/28 17:45:03   4030s] Reset EOS DB
[05/28 17:45:03   4030s] Ignoring AAE DB Resetting ...
[05/28 17:45:03   4030s]  Set Options for AAE Based Opt flow 
[05/28 17:45:03   4030s] *** optDesign -postRoute ***
[05/28 17:45:03   4030s] DRC Margin: user margin 0.0; extra margin 0
[05/28 17:45:03   4030s] Setup Target Slack: user slack 0
[05/28 17:45:03   4030s] Hold Target Slack: user slack 0.05
[05/28 17:45:03   4030s] Cell TOP LLGs are deleted
[05/28 17:45:03   4030s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4030s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4030s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5044.1M, EPOCH TIME: 1748468703.213155
[05/28 17:45:03   4030s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4030s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4030s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5044.1M, EPOCH TIME: 1748468703.213767
[05/28 17:45:03   4030s] Max number of tech site patterns supported in site array is 256.
[05/28 17:45:03   4030s] Core basic site is GF22_DST
[05/28 17:45:03   4031s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:45:03   4031s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:45:03   4031s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:45:03   4031s] SiteArray: use 995,328 bytes
[05/28 17:45:03   4031s] SiteArray: current memory after site array memory allocation 5044.1M
[05/28 17:45:03   4031s] SiteArray: FP blocked sites are writable
[05/28 17:45:03   4031s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5044.1M, EPOCH TIME: 1748468703.388535
[05/28 17:45:03   4031s] Process 585 wires and vias for routing blockage analysis
[05/28 17:45:03   4031s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:5044.1M, EPOCH TIME: 1748468703.388748
[05/28 17:45:03   4031s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:45:03   4031s] Atter site array init, number of instance map data is 0.
[05/28 17:45:03   4031s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.246, MEM:5044.1M, EPOCH TIME: 1748468703.459967
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:03   4031s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.250, MEM:5044.1M, EPOCH TIME: 1748468703.462684
[05/28 17:45:03   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4031s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:07:51.8/0:07:50.6 (1.0), totSession cpu/real = 1:07:12.2/1:13:14.0 (0.9), mem = 5044.1M
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] =============================================================================================
[05/28 17:45:03   4031s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.10-p003_1
[05/28 17:45:03   4031s] =============================================================================================
[05/28 17:45:03   4031s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:45:03   4031s] ---------------------------------------------------------------------------------------------
[05/28 17:45:03   4031s] [ CellServerInit         ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:45:03   4031s] [ LibAnalyzerInit        ]      1   0:00:02.9  (   0.6 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 17:45:03   4031s] [ PowerInterfaceInit     ]      1   0:00:00.2  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:45:03   4031s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:03   4031s] [ CheckPlace             ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:45:03   4031s] [ DetailPlaceInit        ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:45:03   4031s] [ PropagateActivity      ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:45:03   4031s] [ MISC                   ]          0:07:46.4  (  99.1 % )     0:07:46.4 /  0:07:47.6    1.0
[05/28 17:45:03   4031s] ---------------------------------------------------------------------------------------------
[05/28 17:45:03   4031s]  InitOpt #1 TOTAL                   0:07:50.6  ( 100.0 % )     0:07:50.6 /  0:07:51.8    1.0
[05/28 17:45:03   4031s] ---------------------------------------------------------------------------------------------
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] Include MVT Delays for Hold Opt
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:45:03   4031s] Deleting Lib Analyzer.
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] TimeStamp Deleting Cell Server End ...
[05/28 17:45:03   4031s] ** INFO : this run is activating 'postRoute' automaton
[05/28 17:45:03   4031s] **INFO: flowCheckPoint #9 InitialSummary
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] Power view               = view_slow_mission
[05/28 17:45:03   4031s] Number of VT partitions  = 2
[05/28 17:45:03   4031s] Standard cells in design = 1371
[05/28 17:45:03   4031s] Instances in design      = 3342
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] Instance distribution across the VT partitions:
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s]  LVT : inst = 3192 (95.5%), cells = 728 (53.10%)
[05/28 17:45:03   4031s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 3192 (95.5%)
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s]  HVT : inst = 150 (4.5%), cells = 613 (44.71%)
[05/28 17:45:03   4031s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 150 (4.5%)
[05/28 17:45:03   4031s] 
[05/28 17:45:03   4031s] Reporting took 0 sec
[05/28 17:45:03   4031s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d': 3362 access done (mem: 5044.051M)
[05/28 17:45:03   4031s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 17:45:03   4031s] #Start Design Signature (0)
[05/28 17:45:03   4031s] #Finish Inst Signature in MT(6628068)
[05/28 17:45:03   4031s] #Finish Net Signature in MT(17808055)
[05/28 17:45:03   4031s] #Finish SNet Signature in MT (69999264)
[05/28 17:45:03   4031s] #Run time and memory report for RC extraction:
[05/28 17:45:03   4031s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:45:03   4031s] #Run Statistics for snet signature:
[05/28 17:45:03   4031s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:45:03   4031s] #   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
[05/28 17:45:03   4031s] #Run Statistics for Net Final Signature:
[05/28 17:45:03   4031s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:45:03   4031s] #   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
[05/28 17:45:03   4031s] #Run Statistics for Net launch:
[05/28 17:45:03   4031s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:45:03   4031s] #   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
[05/28 17:45:03   4031s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:45:03   4031s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:45:03   4031s] #   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
[05/28 17:45:03   4031s] #Run Statistics for net signature:
[05/28 17:45:03   4031s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:45:03   4031s] #   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
[05/28 17:45:03   4031s] #Run Statistics for inst signature:
[05/28 17:45:03   4031s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:45:03   4031s] #   Increased memory =    -8.50 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
[05/28 17:45:03   4031s] tQuantus: Original signature = 69999264, new signature = 69999264
[05/28 17:45:03   4031s] tQuantus: Design is clean by design signature
[05/28 17:45:03   4031s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d' for reading (mem: 5036.051M)
[05/28 17:45:03   4031s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d': 0 access done (mem: 5036.051M)
[05/28 17:45:03   4031s] The design is extracted. Skipping TQuantus.
[05/28 17:45:03   4031s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:5036.1M, EPOCH TIME: 1748468703.844865
[05/28 17:45:03   4031s] Suspended 1275 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/28 17:45:03   4031s] Suspended 11 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/28 17:45:03   4031s] Suspended 8 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/28 17:45:03   4031s] Suspended 10 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/28 17:45:03   4031s] Suspended 6 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/28 17:45:03   4031s] Suspended 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/28 17:45:03   4031s] Suspended 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/28 17:45:03   4031s] Suspended 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/28 17:45:03   4031s] Suspended 9 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/28 17:45:03   4031s] Suspended 8 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/28 17:45:03   4031s] Suspended 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/28 17:45:03   4031s] Suspended 14 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/28 17:45:03   4031s] Suspended 16 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/28 17:45:03   4031s] Suspended 13 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/28 17:45:03   4031s] Suspended 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/28 17:45:03   4031s] Suspended 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/28 17:45:03   4031s] Suspended 31 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/28 17:45:03   4031s] Suspended 16 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/28 17:45:03   4031s] Suspended 109 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/28 17:45:03   4031s] Suspended 381 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/28 17:45:03   4031s] Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/28 17:45:03   4031s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:5036.1M, EPOCH TIME: 1748468703.850419
[05/28 17:45:03   4031s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5036.1M, EPOCH TIME: 1748468703.850614
[05/28 17:45:03   4031s] Processing tracks to init pin-track alignment.
[05/28 17:45:03   4031s] z: 1, totalTracks: 1
[05/28 17:45:03   4031s] z: 3, totalTracks: 1
[05/28 17:45:03   4031s] z: 5, totalTracks: 1
[05/28 17:45:03   4031s] z: 7, totalTracks: 1
[05/28 17:45:03   4031s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:45:03   4031s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:45:03   4031s] Initializing Route Infrastructure for color support ...
[05/28 17:45:03   4031s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5036.1M, EPOCH TIME: 1748468703.851073
[05/28 17:45:03   4031s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.004, MEM:5036.1M, EPOCH TIME: 1748468703.854989
[05/28 17:45:03   4031s] Route Infrastructure Initialized for color support successfully.
[05/28 17:45:03   4031s] Cell TOP LLGs are deleted
[05/28 17:45:03   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4031s] # Building TOP llgBox search-tree.
[05/28 17:45:03   4031s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:45:03   4031s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5036.1M, EPOCH TIME: 1748468703.864975
[05/28 17:45:03   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:03   4031s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5036.1M, EPOCH TIME: 1748468703.865533
[05/28 17:45:03   4031s] Max number of tech site patterns supported in site array is 256.
[05/28 17:45:03   4031s] Core basic site is GF22_DST
[05/28 17:45:03   4031s] Processing tracks to init pin-track alignment.
[05/28 17:45:03   4031s] z: 1, totalTracks: 1
[05/28 17:45:03   4031s] z: 3, totalTracks: 1
[05/28 17:45:03   4031s] z: 5, totalTracks: 1
[05/28 17:45:03   4031s] z: 7, totalTracks: 1
[05/28 17:45:04   4031s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:45:04   4031s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:45:04   4031s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:45:04   4031s] SiteArray: use 995,328 bytes
[05/28 17:45:04   4031s] SiteArray: current memory after site array memory allocation 5036.1M
[05/28 17:45:04   4031s] SiteArray: FP blocked sites are writable
[05/28 17:45:04   4031s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:45:04   4031s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5036.1M, EPOCH TIME: 1748468704.056480
[05/28 17:45:04   4031s] Process 57281 wires and vias for routing blockage analysis
[05/28 17:45:04   4031s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.020, REAL:0.014, MEM:5036.1M, EPOCH TIME: 1748468704.070501
[05/28 17:45:04   4031s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:45:04   4031s] Atter site array init, number of instance map data is 0.
[05/28 17:45:04   4031s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.280, REAL:0.274, MEM:5036.1M, EPOCH TIME: 1748468704.139061
[05/28 17:45:04   4031s] 
[05/28 17:45:04   4031s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:45:04   4031s] 
[05/28 17:45:04   4031s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:04   4031s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.280, REAL:0.277, MEM:5036.1M, EPOCH TIME: 1748468704.141578
[05/28 17:45:04   4031s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5036.1M, EPOCH TIME: 1748468704.141676
[05/28 17:45:04   4031s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5036.1M, EPOCH TIME: 1748468704.142000
[05/28 17:45:04   4031s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=5036.1MB).
[05/28 17:45:04   4031s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.290, REAL:0.292, MEM:5036.1M, EPOCH TIME: 1748468704.142907
[05/28 17:45:04   4031s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.290, REAL:0.293, MEM:5036.1M, EPOCH TIME: 1748468704.142968
[05/28 17:45:04   4031s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:5036.1M, EPOCH TIME: 1748468704.145453
[05/28 17:45:04   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] Cell TOP LLGs are deleted
[05/28 17:45:04   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] # Resetting pin-track-align track data.
[05/28 17:45:04   4031s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.035, MEM:5035.1M, EPOCH TIME: 1748468704.180378
[05/28 17:45:04   4031s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.340, REAL:0.336, MEM:5035.1M, EPOCH TIME: 1748468704.180664
[05/28 17:45:04   4031s] Cell TOP LLGs are deleted
[05/28 17:45:04   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5035.1M, EPOCH TIME: 1748468704.190488
[05/28 17:45:04   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4031s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5035.1M, EPOCH TIME: 1748468704.191040
[05/28 17:45:04   4031s] Max number of tech site patterns supported in site array is 256.
[05/28 17:45:04   4031s] Core basic site is GF22_DST
[05/28 17:45:04   4032s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:45:04   4032s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 17:45:04   4032s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:45:04   4032s] SiteArray: use 995,328 bytes
[05/28 17:45:04   4032s] SiteArray: current memory after site array memory allocation 5036.1M
[05/28 17:45:04   4032s] SiteArray: FP blocked sites are writable
[05/28 17:45:04   4032s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5036.1M, EPOCH TIME: 1748468704.362527
[05/28 17:45:04   4032s] Process 585 wires and vias for routing blockage analysis
[05/28 17:45:04   4032s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:5036.1M, EPOCH TIME: 1748468704.362731
[05/28 17:45:04   4032s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:45:04   4032s] Atter site array init, number of instance map data is 0.
[05/28 17:45:04   4032s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.240, REAL:0.237, MEM:5036.1M, EPOCH TIME: 1748468704.427693
[05/28 17:45:04   4032s] 
[05/28 17:45:04   4032s] 
[05/28 17:45:04   4032s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:04   4032s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.239, MEM:5036.1M, EPOCH TIME: 1748468704.429895
[05/28 17:45:04   4032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4032s] ** INFO: Initializing Glitch Interface
[05/28 17:45:04   4032s] ** INFO: Initializing Glitch Cache
[05/28 17:45:04   4032s] **INFO: flowCheckPoint #10 OptimizationHold
[05/28 17:45:04   4032s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5065.1M, EPOCH TIME: 1748468704.465317
[05/28 17:45:04   4032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4032s] 
[05/28 17:45:04   4032s] 
[05/28 17:45:04   4032s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:04   4032s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.238, MEM:5065.1M, EPOCH TIME: 1748468704.703610
[05/28 17:45:04   4032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:04   4032s] GigaOpt Hold Optimizer is used
[05/28 17:45:04   4032s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/28 17:45:04   4032s] Include MVT Delays for Hold Opt
[05/28 17:45:04   4032s] <optDesign CMD> fixhold  no -lvt Cells
[05/28 17:45:04   4032s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/28 17:45:04   4032s] optDesignOneStep: Power Flow
[05/28 17:45:04   4032s] #InfoCS: Num dontuse cells 807, Num usable cells 565
[05/28 17:45:04   4032s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d' for reading (mem: 5065.129M)
[05/28 17:45:04   4032s] Reading RCDB with compressed RC data.
[05/28 17:45:04   4032s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5083.1M)
[05/28 17:45:04   4032s] End AAE Lib Interpolated Model. (MEM=5083.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:45:04   4032s] 
[05/28 17:45:04   4032s] Creating Lib Analyzer ...
[05/28 17:45:04   4032s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:45:04   4032s] 
[05/28 17:45:04   4032s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:45:04   4032s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:45:04   4032s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:45:04   4032s] Summary for sequential cells identification: 
[05/28 17:45:04   4032s]   Identified SBFF number: 299
[05/28 17:45:04   4032s]   Identified MBFF number: 75
[05/28 17:45:04   4032s]   Identified SB Latch number: 22
[05/28 17:45:04   4032s]   Identified MB Latch number: 0
[05/28 17:45:04   4032s]   Not identified SBFF number: 15
[05/28 17:45:04   4032s]   Not identified MBFF number: 0
[05/28 17:45:04   4032s]   Not identified SB Latch number: 0
[05/28 17:45:04   4032s]   Not identified MB Latch number: 0
[05/28 17:45:04   4032s]   Number of sequential cells which are not FFs: 45
[05/28 17:45:04   4032s]  Visiting view : view_slow_mission
[05/28 17:45:04   4032s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/28 17:45:04   4032s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/28 17:45:04   4032s]  Visiting view : view_fast_mission
[05/28 17:45:04   4032s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/28 17:45:04   4032s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/28 17:45:04   4032s] TLC MultiMap info (StdDelay):
[05/28 17:45:04   4032s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/28 17:45:04   4032s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/28 17:45:04   4032s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/28 17:45:04   4032s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/28 17:45:04   4032s]  Setting StdDelay to: 11ps
[05/28 17:45:04   4032s] 
[05/28 17:45:04   4032s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:45:05   4033s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:45:05   4033s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/28 17:45:05   4033s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:45:05   4033s] 
[05/28 17:45:05   4033s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:45:07   4034s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:07:16 mem=5091.2M
[05/28 17:45:07   4035s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:07:16 mem=5091.2M
[05/28 17:45:07   4035s] Creating Lib Analyzer, finished. 
[05/28 17:45:07   4035s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:07:16 mem=5091.2M ***
[05/28 17:45:07   4035s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:16.1/1:13:17.8 (0.9), mem = 5091.2M
[05/28 17:45:07   4035s] Processing average sequential pin duty cycle 
[05/28 17:45:07   4035s] Effort level <high> specified for reg2reg path_group
[05/28 17:45:07   4035s] Saving timing graph ...
[05/28 17:45:07   4035s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/opt_timing_graph_WmKN6N
[05/28 17:45:07   4035s] Disk Usage:
[05/28 17:45:07   4035s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:45:07   4035s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35591552 121694848  23% /users/ssokolovskiy
[05/28 17:45:08   4035s] Done save timing graph
[05/28 17:45:08   4035s] Disk Usage:
[05/28 17:45:08   4035s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:45:08   4035s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35591552 121694848  23% /users/ssokolovskiy
[05/28 17:45:08   4035s] OPTC: user 20.0
[05/28 17:45:08   4035s] 
[05/28 17:45:08   4035s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:45:08   4035s] Deleting Lib Analyzer.
[05/28 17:45:08   4035s] 
[05/28 17:45:08   4035s] TimeStamp Deleting Cell Server End ...
[05/28 17:45:08   4036s] Starting delay calculation for Hold views
[05/28 17:45:09   4036s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:45:09   4036s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 17:45:09   4036s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:45:13   4038s] #################################################################################
[05/28 17:45:13   4038s] # Design Stage: PostRoute
[05/28 17:45:13   4038s] # Design Name: TOP
[05/28 17:45:13   4038s] # Design Mode: 22nm
[05/28 17:45:13   4038s] # Analysis Mode: MMMC OCV 
[05/28 17:45:13   4038s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:45:13   4038s] # Signoff Settings: SI On 
[05/28 17:45:13   4038s] #################################################################################
[05/28 17:45:13   4038s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:45:13   4038s] Setting infinite Tws ...
[05/28 17:45:13   4038s] First Iteration Infinite Tw... 
[05/28 17:45:13   4038s] Calculate late delays in OCV mode...
[05/28 17:45:13   4038s] Calculate early delays in OCV mode...
[05/28 17:45:13   4038s] Topological Sorting (REAL = 0:00:00.0, MEM = 5105.6M, InitMEM = 5105.6M)
[05/28 17:45:13   4038s] Start delay calculation (fullDC) (1 T). (MEM=4047.54)
[05/28 17:45:13   4038s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 17:45:13   4038s] End AAE Lib Interpolated Model. (MEM=5105.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:45:14   4039s] Total number of fetched objects 3363
[05/28 17:45:14   4039s] AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
[05/28 17:45:14   4039s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:45:14   4039s] End delay calculation. (MEM=4055.84 CPU=0:00:00.8 REAL=0:00:01.0)
[05/28 17:45:14   4039s] End delay calculation (fullDC). (MEM=4055.84 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 17:45:14   4039s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:45:14   4039s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 5116.2M) ***
[05/28 17:45:14   4039s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5124.2M)
[05/28 17:45:14   4039s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:45:14   4039s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5124.2M)
[05/28 17:45:14   4039s] 
[05/28 17:45:14   4039s] Executing IPO callback for view pruning ..
[05/28 17:45:14   4039s] Starting SI iteration 2
[05/28 17:45:14   4039s] Calculate late delays in OCV mode...
[05/28 17:45:14   4039s] Calculate early delays in OCV mode...
[05/28 17:45:14   4039s] Start delay calculation (fullDC) (1 T). (MEM=4020.94)
[05/28 17:45:14   4039s] End AAE Lib Interpolated Model. (MEM=5041.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:45:14   4039s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:45:14   4039s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
[05/28 17:45:14   4039s] Total number of fetched objects 3363
[05/28 17:45:14   4039s] AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
[05/28 17:45:14   4039s] End delay calculation. (MEM=4022.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:45:14   4039s] End delay calculation (fullDC). (MEM=4022.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:45:14   4039s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5091.5M) ***
[05/28 17:45:15   4040s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:07.0 totSessionCpu=1:07:21 mem=5099.5M)
[05/28 17:45:15   4040s] 
[05/28 17:45:15   4040s] Active hold views:
[05/28 17:45:15   4040s]  view_fast_mission
[05/28 17:45:15   4040s]   Dominating endpoints: 0
[05/28 17:45:15   4040s]   Dominating TNS: -0.000
[05/28 17:45:15   4040s] 
[05/28 17:45:15   4040s] Done building cte hold timing graph (fixHold) cpu=0:00:05.4 real=0:00:08.0 totSessionCpu=1:07:21 mem=5150.6M ***
[05/28 17:45:15   4040s] OPTC: user 20.0
[05/28 17:45:15   4040s] Done building hold timer [8838 node(s), 11046 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.7 real=0:00:08.0 totSessionCpu=1:07:22 mem=5150.6M ***
[05/28 17:45:15   4040s] Restoring timing graph ...
[05/28 17:45:16   4041s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/28 17:45:16   4041s] Done restore timing graph
[05/28 17:45:16   4041s] Done building cte setup timing graph (fixHold) cpu=0:00:06.9 real=0:00:09.0 totSessionCpu=1:07:23 mem=5173.1M ***
[05/28 17:45:17   4042s] *info: category slack lower bound [L 0.0] default
[05/28 17:45:17   4042s] *info: category slack lower bound [H 0.0] reg2reg 
[05/28 17:45:17   4042s] --------------------------------------------------- 
[05/28 17:45:17   4042s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/28 17:45:17   4042s] --------------------------------------------------- 
[05/28 17:45:17   4042s]          WNS    reg2regWNS
[05/28 17:45:17   4042s]    49.142 ns     49.381 ns
[05/28 17:45:17   4042s] --------------------------------------------------- 
[05/28 17:45:17   4042s] ** INFO: Initializing Glitch Interface
[05/28 17:45:17   4042s]   Timing/DRV Snapshot: (REF)
[05/28 17:45:17   4042s]      Weighted WNS: 0.000
[05/28 17:45:17   4042s]       All  PG WNS: 0.000
[05/28 17:45:17   4042s]       High PG WNS: 0.000
[05/28 17:45:17   4042s]       All  PG TNS: 0.000
[05/28 17:45:17   4042s]       High PG TNS: 0.000
[05/28 17:45:17   4042s]       Low  PG TNS: 0.000
[05/28 17:45:17   4042s]          Tran DRV: 0 (0)
[05/28 17:45:17   4042s]           Cap DRV: 0 (0)
[05/28 17:45:17   4042s]        Fanout DRV: 0 (0)
[05/28 17:45:17   4042s]            Glitch: 0 (0)
[05/28 17:45:17   4042s]    Category Slack: { [L, 49.142] [H, 49.381] }
[05/28 17:45:17   4042s] 
[05/28 17:45:17   4042s] 
[05/28 17:45:17   4042s] Creating Lib Analyzer ...
[05/28 17:45:17   4042s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:45:17   4042s] 
[05/28 17:45:17   4042s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:45:17   4042s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:45:17   4042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:45:17   4042s] Summary for sequential cells identification: 
[05/28 17:45:17   4042s]   Identified SBFF number: 299
[05/28 17:45:17   4042s]   Identified MBFF number: 75
[05/28 17:45:17   4042s]   Identified SB Latch number: 22
[05/28 17:45:17   4042s]   Identified MB Latch number: 0
[05/28 17:45:17   4042s]   Not identified SBFF number: 15
[05/28 17:45:17   4042s]   Not identified MBFF number: 0
[05/28 17:45:17   4042s]   Not identified SB Latch number: 0
[05/28 17:45:17   4042s]   Not identified MB Latch number: 0
[05/28 17:45:17   4042s]   Number of sequential cells which are not FFs: 45
[05/28 17:45:17   4042s]  Visiting view : view_slow_mission
[05/28 17:45:17   4042s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[05/28 17:45:17   4042s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[05/28 17:45:17   4042s]  Visiting view : view_fast_mission
[05/28 17:45:17   4042s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/28 17:45:17   4042s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/28 17:45:17   4042s] TLC MultiMap info (StdDelay):
[05/28 17:45:17   4042s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[05/28 17:45:17   4042s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[05/28 17:45:17   4042s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[05/28 17:45:17   4042s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[05/28 17:45:17   4042s]  Setting StdDelay to: 11ps
[05/28 17:45:17   4042s] 
[05/28 17:45:17   4042s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:45:17   4042s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 17:45:17   4042s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[05/28 17:45:17   4042s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:45:17   4042s] 
[05/28 17:45:17   4042s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:45:19   4044s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:07:25 mem=5200.2M
[05/28 17:45:19   4044s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:07:26 mem=5200.2M
[05/28 17:45:19   4044s] Creating Lib Analyzer, finished. 
[05/28 17:45:19   4044s] OPTC: m4 20.0 50.0
[05/28 17:45:19   4044s] OPTC: view 50.0
[05/28 17:45:19   4044s] Setting latch borrow mode to budget during optimization.
[05/28 17:45:20   4045s] Processing average sequential pin duty cycle 
[05/28 17:45:20   4045s] 
[05/28 17:45:20   4045s] *Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
[05/28 17:45:20   4045s] *Info: worst delay setup view: view_slow_mission
[05/28 17:45:20   4045s] Footprint list for hold buffering (delay unit: ps)
[05/28 17:45:20   4045s] =================================================================
[05/28 17:45:20   4045s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/28 17:45:20   4045s] ------------------------------------------------------------------
[05/28 17:45:20   4045s] *Info:        9.3       1.71     22.28    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/28 17:45:20   4045s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/28 17:45:20   4045s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/28 17:45:20   4045s] *Info:       11.0       1.65     45.63    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/28 17:45:20   4045s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/28 17:45:20   4045s] *Info:       10.6       1.60     14.86    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/28 17:45:20   4045s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/28 17:45:20   4045s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/28 17:45:20   4045s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/28 17:45:20   4045s] *Info:       10.7       1.60     26.53    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/28 17:45:20   4045s] *Info:       11.1       1.51     26.53    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/28 17:45:20   4045s] *Info:        8.5       1.64     10.61    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/28 17:45:20   4045s] *Info:        8.9       1.56     10.61    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/28 17:45:20   4045s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/28 17:45:20   4045s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/28 17:45:20   4045s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/28 17:45:20   4045s] *Info:       10.9       1.62     16.98    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/28 17:45:20   4045s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/28 17:45:20   4045s] *Info:        9.6       1.56      8.49    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/28 17:45:20   4045s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/28 17:45:20   4045s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/28 17:45:20   4045s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/28 17:45:20   4045s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/28 17:45:20   4045s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/28 17:45:20   4045s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/28 17:45:20   4045s] *Info:        9.6       1.56      8.49   12.0   5.71 UDB116SVT24_BUF_7P5 (A,X)
[05/28 17:45:20   4045s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/28 17:45:20   4045s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/28 17:45:20   4045s] *Info:        9.6       1.66      8.49   13.0   4.96 UDB116SVT24_BUF_9 (A,X)
[05/28 17:45:20   4045s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/28 17:45:20   4045s] *Info:        9.2       1.67      7.43   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/28 17:45:20   4045s] *Info:        9.6       1.75      7.43   18.0   5.08 UDB116SVT24_BUF_S_10 (A,X)
[05/28 17:45:20   4045s] *Info:        9.1       1.67      6.37   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/28 17:45:20   4045s] *Info:        9.2       1.75      7.43   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/28 17:45:20   4045s] *Info:        9.5       1.63      4.24   27.0   2.81 UDB116SVT24_BUF_16P5 (A,X)
[05/28 17:45:20   4045s] *Info:        9.5       1.66      6.37   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/28 17:45:20   4045s] *Info:        9.6       1.67      4.24   33.0   2.58 UDB116SVT24_BUF_S_20 (A,X)
[05/28 17:45:20   4045s] *Info:        9.8       1.69      4.24   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/28 17:45:20   4045s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/28 17:45:20   4045s] *Info:       10.3       1.64      2.12   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/28 17:45:20   4045s] =================================================================
[05/28 17:45:20   4045s] Hold Timer stdDelay =  6.9ps
[05/28 17:45:20   4045s]  Visiting view : view_fast_mission
[05/28 17:45:20   4045s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[05/28 17:45:20   4045s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[05/28 17:45:20   4045s] Hold Timer stdDelay =  6.9ps (view_fast_mission)
[05/28 17:45:20   4045s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5200.2M, EPOCH TIME: 1748468720.546051
[05/28 17:45:20   4045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:20   4045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:20   4045s] 
[05/28 17:45:20   4045s] 
[05/28 17:45:20   4045s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:20   4045s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.290, REAL:0.286, MEM:5200.2M, EPOCH TIME: 1748468720.832313
[05/28 17:45:20   4045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:20   4045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:20   4045s] ** INFO: Initializing Glitch Interface
[05/28 17:45:20   4045s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------

[05/28 17:45:20   4045s] **optDesign ... cpu = 0:08:06, real = 0:08:08, mem = 4600.8M, totSessionCpu=1:07:27 **
[05/28 17:45:20   4045s] Begin: Collecting metrics
[05/28 17:45:21   4046s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.142 | 49.142 |   0 |        9.88 | 0:00:14  |        5090 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/28 17:45:21   4046s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4600.8M, current mem=4600.8M)

[05/28 17:45:21   4046s] End: Collecting metrics
[05/28 17:45:21   4046s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:11.0/0:00:13.9 (0.8), totSession cpu/real = 1:07:27.1/1:13:31.7 (0.9), mem = 5090.2M
[05/28 17:45:21   4046s] 
[05/28 17:45:21   4046s] =============================================================================================
[05/28 17:45:21   4046s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.10-p003_1
[05/28 17:45:21   4046s] =============================================================================================
[05/28 17:45:21   4046s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:45:21   4046s] ---------------------------------------------------------------------------------------------
[05/28 17:45:21   4046s] [ ViewPruning            ]      7   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:45:21   4046s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:45:21   4046s] [ MetricReport           ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:45:21   4046s] [ DrvReport              ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 17:45:21   4046s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.2
[05/28 17:45:21   4046s] [ CellServerInit         ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:45:21   4046s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  17.0 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 17:45:21   4046s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:21   4046s] [ HoldTimerInit          ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:45:21   4046s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:21   4046s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:45:21   4046s] [ UpdateTimingGraph      ]      5   0:00:05.4  (  38.5 % )     0:00:06.7 /  0:00:04.4    0.7
[05/28 17:45:21   4046s] [ FullDelayCalc          ]      2   0:00:01.1  (   7.8 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 17:45:21   4046s] [ TimingUpdate           ]     11   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:45:21   4046s] [ TimingReport           ]      2   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:45:21   4046s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 17:45:21   4046s] [ SaveTimingGraph        ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 17:45:21   4046s] [ RestoreTimingGraph     ]      1   0:00:00.5  (   3.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:45:21   4046s] [ PropagateActivity      ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:45:21   4046s] [ MISC                   ]          0:00:02.4  (  17.0 % )     0:00:02.4 /  0:00:01.8    0.8
[05/28 17:45:21   4046s] ---------------------------------------------------------------------------------------------
[05/28 17:45:21   4046s]  BuildHoldData #1 TOTAL             0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:11.0    0.8
[05/28 17:45:21   4046s] ---------------------------------------------------------------------------------------------
[05/28 17:45:21   4046s] 
[05/28 17:45:21   4046s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:27.1/1:13:31.7 (0.9), mem = 5090.2M
[05/28 17:45:21   4046s] Processing average sequential pin duty cycle 
[05/28 17:45:21   4046s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.56484.23
[05/28 17:45:21   4046s] #optDebug: Start CG creation (mem=5090.2M)
[05/28 17:45:21   4046s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:45:21   4046s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:45:21   4046s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:45:21   4046s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 17:45:21   4046s] ToF 74.1020um
[05/28 17:45:22   4046s] (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s]  ...processing cgPrt (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s]  ...processing cgEgp (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s]  ...processing cgPbk (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s]  ...processing cgNrb(cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s]  ...processing cgObs (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s]  ...processing cgCon (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s]  ...processing cgPdm (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4046s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=5252.7M)
[05/28 17:45:22   4047s] (I,S,L,T): view_slow_mission: 0.00709445, 0.00324775, 0.137791, 0.148134
[05/28 17:45:22   4047s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:45:22   4047s] 
[05/28 17:45:22   4047s] Active Setup views: view_slow_mission 
[05/28 17:45:22   4047s] HoldSingleBuffer minRootGain=4
[05/28 17:45:22   4047s] HoldSingleBuffer minRootGain=4
[05/28 17:45:22   4047s] HoldSingleBuffer minRootGain=4
[05/28 17:45:22   4047s] HoldSingleBuffer minRootGain=4
[05/28 17:45:22   4047s] *info: Run optDesign holdfix with 1 thread.
[05/28 17:45:22   4047s] Info: 1 ideal net excluded from IPO operation.
[05/28 17:45:22   4047s] Info: 1 clock net  excluded from IPO operation.
[05/28 17:45:22   4047s] --------------------------------------------------- 
[05/28 17:45:22   4047s]    Hold Timing Summary  - Initial 
[05/28 17:45:22   4047s] --------------------------------------------------- 
[05/28 17:45:22   4047s]  Target slack:       0.0500 ns
[05/28 17:45:22   4047s]  View: view_fast_mission 
[05/28 17:45:22   4047s]    WNS:      -0.0445  >>>  WNS:      -0.0945 with TargetSlack
[05/28 17:45:22   4047s]    TNS:      -0.1423  >>>  TNS:      -1.4076 with TargetSlack
[05/28 17:45:22   4047s]    VP :            7  >>>  VP:           61  with TargetSlack
[05/28 17:45:22   4047s]    Worst hold path end point: counter3_reg[1]/D
[05/28 17:45:22   4047s] --------------------------------------------------- 
[05/28 17:45:22   4047s] Info: Done creating the CCOpt slew target map.
[05/28 17:45:22   4047s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5252.7M, EPOCH TIME: 1748468722.364399
[05/28 17:45:22   4047s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:22   4047s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:22   4047s] 
[05/28 17:45:22   4047s] 
[05/28 17:45:22   4047s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:22   4047s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.263, MEM:5252.7M, EPOCH TIME: 1748468722.627409
[05/28 17:45:22   4047s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:22   4047s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:22   4047s] [oiPhyDebug] optDemand 1877947200.00, spDemand 1094947200.00.
[05/28 17:45:22   4047s] [LDM::Info] TotalInstCnt at InitDesignMc1: 3661
[05/28 17:45:22   4047s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 17:45:22   4047s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:07:28 mem=5252.7M
[05/28 17:45:22   4047s] OPERPROF: Starting DPlace-Init at level 1, MEM:5252.7M, EPOCH TIME: 1748468722.652868
[05/28 17:45:22   4047s] Processing tracks to init pin-track alignment.
[05/28 17:45:22   4047s] z: 1, totalTracks: 1
[05/28 17:45:22   4047s] z: 3, totalTracks: 1
[05/28 17:45:22   4047s] z: 5, totalTracks: 1
[05/28 17:45:22   4047s] z: 7, totalTracks: 1
[05/28 17:45:22   4047s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:45:22   4047s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:45:22   4047s] Initializing Route Infrastructure for color support ...
[05/28 17:45:22   4047s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5252.7M, EPOCH TIME: 1748468722.653225
[05/28 17:45:22   4047s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:5252.7M, EPOCH TIME: 1748468722.660028
[05/28 17:45:22   4047s] Route Infrastructure Initialized for color support successfully.
[05/28 17:45:22   4047s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:45:22   4047s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5252.7M, EPOCH TIME: 1748468722.669603
[05/28 17:45:22   4047s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:22   4047s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:22   4047s] 
[05/28 17:45:22   4047s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:45:22   4047s] 
[05/28 17:45:22   4047s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:22   4047s] 
[05/28 17:45:22   4047s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 17:45:22   4047s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.251, MEM:5252.7M, EPOCH TIME: 1748468722.920145
[05/28 17:45:22   4047s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5252.7M, EPOCH TIME: 1748468722.920276
[05/28 17:45:22   4047s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5252.7M, EPOCH TIME: 1748468722.920671
[05/28 17:45:22   4047s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5252.7MB).
[05/28 17:45:22   4047s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.269, MEM:5252.7M, EPOCH TIME: 1748468722.921862
[05/28 17:45:22   4047s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/28 17:45:22   4047s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 3661
[05/28 17:45:22   4047s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:07:29 mem=5252.7M
[05/28 17:45:22   4047s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5252.7M, EPOCH TIME: 1748468722.946866
[05/28 17:45:22   4047s] Found 0 hard placement blockage before merging.
[05/28 17:45:22   4047s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5252.7M, EPOCH TIME: 1748468722.947016
[05/28 17:45:22   4047s] 
[05/28 17:45:22   4047s] *** Starting Core Fixing (fixHold) cpu=0:00:12.8 real=0:00:15.0 totSessionCpu=1:07:29 mem=5252.7M density=16.945% ***
[05/28 17:45:22   4047s] Optimizer Target Slack 0.000 StdDelay is 0.00690  
[05/28 17:45:22   4047s] ### Creating RouteCongInterface, started
[05/28 17:45:22   4047s] {MMLU 0 0 3363}
[05/28 17:45:22   4047s] [oiLAM] Zs 11, 12
[05/28 17:45:22   4047s] ### Creating LA Mngr. totSessionCpu=1:07:29 mem=5252.7M
[05/28 17:45:23   4047s] ### Creating LA Mngr, finished. totSessionCpu=1:07:29 mem=5252.7M
[05/28 17:45:23   4047s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
[05/28 17:45:23   4047s] (I,S,L,T): view_slow_mission: 0.00709445, 0.00324775, 0.137791, 0.148134
[05/28 17:45:23   4047s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:45:23   4047s] *info: Hold Batch Commit is enabled
[05/28 17:45:23   4047s] *info: Levelized Batch Commit is enabled
[05/28 17:45:23   4047s] 
[05/28 17:45:23   4047s] Phase I ......
[05/28 17:45:23   4047s] Executing transform: ECO Safe Resize
[05/28 17:45:23   4047s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:45:23   4047s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 17:45:23   4047s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:45:23   4048s] Worst hold path end point:
[05/28 17:45:23   4048s]   counter3_reg[1]/D
[05/28 17:45:23   4048s]     net: n693 (nrTerm=2)
[05/28 17:45:23   4048s] |   0|  -0.045|    -0.14|       7|          0|       0(     0)|   16.94%|   0:00:00.0|  5252.7M|
[05/28 17:45:23   4048s] Worst hold path end point:
[05/28 17:45:23   4048s]   counter3_reg[1]/D
[05/28 17:45:23   4048s]     net: n693 (nrTerm=2)
[05/28 17:45:23   4048s] |   1|  -0.045|    -0.14|       7|          0|       0(     0)|   16.94%|   0:00:00.0|  5252.7M|
[05/28 17:45:23   4048s] 
[05/28 17:45:23   4048s] Capturing REF for hold ...
[05/28 17:45:23   4048s]    Hold Timing Snapshot: (REF)
[05/28 17:45:23   4048s]              All PG WNS: -0.045
[05/28 17:45:23   4048s]              All PG TNS: -0.142
[05/28 17:45:23   4048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:45:23   4048s] Executing transform: AddBuffer + LegalResize
[05/28 17:45:23   4048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:45:23   4048s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 17:45:23   4048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:45:23   4048s] Worst hold path end point:
[05/28 17:45:23   4048s]   counter3_reg[1]/D
[05/28 17:45:23   4048s]     net: n693 (nrTerm=2)
[05/28 17:45:23   4048s] |   0|  -0.045|    -0.14|       7|          0|       0(     0)|   16.94%|   0:00:00.0|  5252.7M|
[05/28 17:45:24   4048s] Worst hold path end point:
[05/28 17:45:24   4048s]   counter3_reg[1]/D
[05/28 17:45:24   4048s]     net: FE_PHN2274_n693 (nrTerm=2)
[05/28 17:45:24   4048s] |   1|  -0.018|    -0.05|       5|         50|       2(     0)|   17.06%|   0:00:01.0|  5262.7M|
[05/28 17:45:24   4049s] Worst hold path end point:
[05/28 17:45:24   4049s]   counter3_reg[1]/D
[05/28 17:45:24   4049s]     net: FE_PHN2313_n693 (nrTerm=2)
[05/28 17:45:24   4049s] |   2|  -0.006|    -0.01|       2|         32|       1(     0)|   17.13%|   0:00:00.0|  5262.7M|
[05/28 17:45:24   4049s] Worst hold path end point:
[05/28 17:45:24   4049s]   counter3_reg[2]/D
[05/28 17:45:24   4049s]     net: n692 (nrTerm=2)
[05/28 17:45:24   4049s] |   3|  -0.000|    -0.00|       1|         17|       0(     0)|   17.17%|   0:00:00.0|  5262.7M|
[05/28 17:45:25   4049s] Worst hold path end point:
[05/28 17:45:25   4049s]   counter3_reg[2]/D
[05/28 17:45:25   4049s]     net: n692 (nrTerm=2)
[05/28 17:45:25   4049s] |   4|   0.015|     0.00|       0|         10|       0(     0)|   17.19%|   0:00:00.0|  5262.7M|
[05/28 17:45:25   4049s] Worst hold path end point:
[05/28 17:45:25   4049s]   counter3_reg[2]/D
[05/28 17:45:25   4049s]     net: n692 (nrTerm=2)
[05/28 17:45:25   4049s] |   5|   0.032|     0.00|       0|          3|       0(     0)|   17.20%|   0:00:01.0|  5262.7M|
[05/28 17:45:25   4049s] Worst hold path end point:
[05/28 17:45:25   4049s]   counter3_reg[1]/D
[05/28 17:45:25   4049s]     net: FE_PHN2350_n693 (nrTerm=2)
[05/28 17:45:25   4049s] |   6|   0.045|     0.00|       0|          1|       0(     0)|   17.20%|   0:00:00.0|  5262.7M|
[05/28 17:45:25   4050s] Worst hold path end point:
[05/28 17:45:25   4050s]   counter3_reg[1]/D
[05/28 17:45:25   4050s]     net: FE_PHN2350_n693 (nrTerm=2)
[05/28 17:45:25   4050s] |   7|   0.047|     0.00|       0|          1|       0(     0)|   17.20%|   0:00:00.0|  5262.7M|
[05/28 17:45:25   4050s] Worst hold path end point:
[05/28 17:45:25   4050s]   shift_buf_inst/shift_reg_reg[16]/D
[05/28 17:45:25   4050s]     net: shift_buf_inst/n36 (nrTerm=2)
[05/28 17:45:25   4050s] |   8|   0.050|     0.00|       0|          1|       0(     0)|   17.21%|   0:00:00.0|  5262.7M|
[05/28 17:45:25   4050s] 
[05/28 17:45:25   4050s] Capturing REF for hold ...
[05/28 17:45:25   4050s]    Hold Timing Snapshot: (REF)
[05/28 17:45:25   4050s]              All PG WNS: 0.050
[05/28 17:45:25   4050s]              All PG TNS: 0.000
[05/28 17:45:25   4050s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 17:45:25   4050s] 
[05/28 17:45:25   4050s] *info:    Total 115 cells added for Phase I
[05/28 17:45:25   4050s] *info:        in which 0 is ripple commits (0.000%)
[05/28 17:45:25   4050s] *info:    Total 3 instances resized for Phase I
[05/28 17:45:25   4050s] *info:        in which 0 FF resizing 
[05/28 17:45:25   4050s] *info:        in which 0 ripple resizing (0.000%)
[05/28 17:45:25   4050s] --------------------------------------------------- 
[05/28 17:45:25   4050s]    Hold Timing Summary  - Phase I 
[05/28 17:45:25   4050s] --------------------------------------------------- 
[05/28 17:45:25   4050s]  Target slack:       0.0500 ns
[05/28 17:45:25   4050s]  View: view_fast_mission 
[05/28 17:45:25   4050s]    WNS:       0.0500  >>>  WNS:       0.0000 with TargetSlack
[05/28 17:45:25   4050s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[05/28 17:45:25   4050s]    VP :            0  >>>  VP:            0  with TargetSlack
[05/28 17:45:25   4050s]    Worst hold path end point: SPI_slave_inst/SS_sync_0_reg/D
[05/28 17:45:25   4050s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 10.142%
       (17.207% with Fillers)
------------------------------------------------------------------
[05/28 17:45:25   4050s] (I,S,L,T): view_slow_mission: 0.00718829, 0.00338253, 0.141737, 0.152307
[05/28 17:45:25   4050s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:45:25   4050s] Bottom Preferred Layer:
[05/28 17:45:25   4050s]     None
[05/28 17:45:25   4050s] Via Pillar Rule:
[05/28 17:45:25   4050s]     None
[05/28 17:45:25   4050s] Finished writing unified metrics of routing constraints.
[05/28 17:45:25   4050s] 
[05/28 17:45:25   4050s] *** Finished Core Fixing (fixHold) cpu=0:00:15.1 real=0:00:18.0 totSessionCpu=1:07:31 mem=5270.7M density=17.207% ***
[05/28 17:45:25   4050s] 
[05/28 17:45:25   4050s] *info:
[05/28 17:45:25   4050s] *info: Added a total of 115 cells to fix/reduce hold violation
[05/28 17:45:25   4050s] *info:          in which 101 termBuffering
[05/28 17:45:25   4050s] *info:          in which 0 dummyBuffering
[05/28 17:45:25   4050s] *info:
[05/28 17:45:25   4050s] *info: Summary: 
[05/28 17:45:25   4050s] *info:           10 cells of type 'UDB116SVT24_BUF_2' (4.0, 	22.211) used
[05/28 17:45:25   4050s] *info:            1 cell  of type 'UDB116SVT24_BUF_3' (6.0, 	14.589) used
[05/28 17:45:25   4050s] *info:          104 cells of type 'UDB116SVT24_BUF_L_1' (4.0, 	45.220) used
[05/28 17:45:25   4050s] *info:
[05/28 17:45:25   4050s] *info: Total 3 instances resized
[05/28 17:45:25   4050s] *info:       in which 0 FF resizing
[05/28 17:45:25   4050s] *info:
[05/28 17:45:25   4050s] 
[05/28 17:45:25   4050s] *** Finish Post Route Hold Fixing (cpu=0:00:15.1 real=0:00:18.0 totSessionCpu=1:07:31 mem=5270.7M density=17.207%) ***
[05/28 17:45:25   4050s] (I,S,L,T): view_slow_mission: 0.00718829, 0.00338253, 0.141737, 0.152307
[05/28 17:45:25   4050s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[05/28 17:45:25   4050s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.56484.23
[05/28 17:45:25   4050s] **INFO: total 118 insts, 0 nets marked don't touch
[05/28 17:45:25   4050s] **INFO: total 118 insts, 0 nets marked don't touch DB property
[05/28 17:45:25   4050s] **INFO: total 118 insts, 0 nets unmarked don't touch
[05/28 17:45:25   4050s] Deleting 0 temporary hard placement blockage(s).
[05/28 17:45:25   4050s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 3776
[05/28 17:45:25   4050s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5270.7M, EPOCH TIME: 1748468725.398267
[05/28 17:45:25   4050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3776).
[05/28 17:45:25   4050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:25   4050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:25   4050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:25   4050s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.048, MEM:5172.7M, EPOCH TIME: 1748468725.446294
[05/28 17:45:25   4050s] Begin: Collecting metrics
[05/28 17:45:25   4050s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary |    49.142 | 49.142 |   0 |        9.88 |            |              |                |               | 0:00:14  |        5090 |    0 |   0 |
| hold_fixing     |           | 49.142 |   0 |       17.21 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:04  |        5173 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:45:25   4050s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4720.1M, current mem=4720.1M)

[05/28 17:45:25   4050s] End: Collecting metrics
[05/28 17:45:25   4050s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 1:07:31.6/1:13:36.2 (0.9), mem = 5172.7M
[05/28 17:45:25   4050s] 
[05/28 17:45:25   4050s] =============================================================================================
[05/28 17:45:25   4050s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.10-p003_1
[05/28 17:45:25   4050s] =============================================================================================
[05/28 17:45:25   4050s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:45:25   4050s] ---------------------------------------------------------------------------------------------
[05/28 17:45:25   4050s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[05/28 17:45:25   4050s] [ MetricReport           ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:45:25   4050s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:45:25   4050s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:45:25   4050s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[05/28 17:45:25   4050s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ OptimizationStep       ]      2   0:00:00.0  (   0.3 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 17:45:25   4050s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.4 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 17:45:25   4050s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ OptEval                ]      9   0:00:01.0  (  21.2 % )     0:00:01.0 /  0:00:00.9    1.0
[05/28 17:45:25   4050s] [ OptCommit              ]      9   0:00:00.1  (   3.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:45:25   4050s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:45:25   4050s] [ IncrDelayCalc          ]     45   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:45:25   4050s] [ HoldReEval             ]     13   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 17:45:25   4050s] [ HoldDelayCalc          ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ HoldRefreshTiming      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ HoldValidateSetup      ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ HoldValidateHold       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ HoldCollectNode        ]     12   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:45:25   4050s] [ HoldSortNodeList       ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ HoldBottleneckCount    ]     10   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 17:45:25   4050s] [ HoldCacheNodeWeight    ]      9   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.9
[05/28 17:45:25   4050s] [ HoldBuildSlackGraph    ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ HoldDBCommit           ]     25   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:45:25   4050s] [ HoldTimerCalcSummary   ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:45:25   4050s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:45:25   4050s] [ TimingReport           ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:45:25   4050s] [ IncrTimingUpdate       ]     25   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[05/28 17:45:25   4050s] [ MISC                   ]          0:00:01.6  (  35.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 17:45:25   4050s] ---------------------------------------------------------------------------------------------
[05/28 17:45:25   4050s]  HoldOpt #1 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 17:45:25   4050s] ---------------------------------------------------------------------------------------------
[05/28 17:45:25   4050s] 
[05/28 17:45:25   4050s] **INFO: Skipping refine place as no non-legal commits were detected
[05/28 17:45:25   4050s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5172.7M, EPOCH TIME: 1748468725.771016
[05/28 17:45:25   4050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:25   4050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:26   4050s] 
[05/28 17:45:26   4050s] 
[05/28 17:45:26   4050s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:26   4050s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.261, MEM:5172.7M, EPOCH TIME: 1748468726.031804
[05/28 17:45:26   4050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:26   4050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:26   4050s] 
[05/28 17:45:26   4050s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:45:26   4050s] Deleting Lib Analyzer.
[05/28 17:45:26   4050s] 
[05/28 17:45:26   4050s] TimeStamp Deleting Cell Server End ...
[05/28 17:45:26   4050s] Running postRoute recovery in preEcoRoute mode
[05/28 17:45:26   4050s] **optDesign ... cpu = 0:08:12, real = 0:08:14, mem = 4712.9M, totSessionCpu=1:07:32 **
[05/28 17:45:26   4050s] ** INFO: Initializing Glitch Interface
[05/28 17:45:26   4050s]   DRV Snapshot: (TGT)
[05/28 17:45:26   4050s]          Tran DRV: 0 (0)
[05/28 17:45:26   4050s]           Cap DRV: 0 (0)
[05/28 17:45:26   4050s]        Fanout DRV: 0 (0)
[05/28 17:45:26   4050s]            Glitch: 0 (0)
[05/28 17:45:26   4050s] 
[05/28 17:45:26   4050s] Creating Lib Analyzer ...
[05/28 17:45:26   4051s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:45:26   4051s] 
[05/28 17:45:26   4051s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 17:45:26   4051s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 17:45:26   4051s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 17:45:26   4051s] Summary for sequential cells identification: 
[05/28 17:45:26   4051s]   Identified SBFF number: 299
[05/28 17:45:26   4051s]   Identified MBFF number: 75
[05/28 17:45:26   4051s]   Identified SB Latch number: 22
[05/28 17:45:26   4051s]   Identified MB Latch number: 0
[05/28 17:45:26   4051s]   Not identified SBFF number: 15
[05/28 17:45:26   4051s]   Not identified MBFF number: 0
[05/28 17:45:26   4051s]   Not identified SB Latch number: 0
[05/28 17:45:26   4051s]   Not identified MB Latch number: 0
[05/28 17:45:26   4051s]   Number of sequential cells which are not FFs: 45
[05/28 17:45:26   4051s]  Visiting view : view_slow_mission
[05/28 17:45:26   4051s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 17:45:26   4051s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 17:45:26   4051s]  Visiting view : view_fast_mission
[05/28 17:45:26   4051s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 17:45:26   4051s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 17:45:26   4051s] TLC MultiMap info (StdDelay):
[05/28 17:45:26   4051s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 17:45:26   4051s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 17:45:26   4051s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 17:45:26   4051s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 17:45:26   4051s]  Setting StdDelay to: 6.1ps
[05/28 17:45:26   4051s] 
[05/28 17:45:26   4051s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 17:45:26   4051s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 17:45:26   4051s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 17:45:26   4051s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 17:45:26   4051s] 
[05/28 17:45:26   4051s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 17:45:28   4053s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:07:35 mem=5224.9M
[05/28 17:45:28   4053s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:07:35 mem=5224.9M
[05/28 17:45:28   4053s] Creating Lib Analyzer, finished. 
[05/28 17:45:28   4053s] Checking DRV degradation...
[05/28 17:45:28   4053s] 
[05/28 17:45:28   4053s] Recovery Manager:
[05/28 17:45:28   4053s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:45:28   4053s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:45:28   4053s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:45:28   4053s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 17:45:28   4053s] 
[05/28 17:45:28   4053s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 17:45:28   4053s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=5172.86M, totSessionCpu=1:07:35).
[05/28 17:45:28   4053s] **optDesign ... cpu = 0:08:14, real = 0:08:16, mem = 4717.4M, totSessionCpu=1:07:35 **
[05/28 17:45:28   4053s] 
[05/28 17:45:28   4053s] ** INFO: Initializing Glitch Interface
[05/28 17:45:29   4053s]   DRV Snapshot: (REF)
[05/28 17:45:29   4053s]          Tran DRV: 0 (0)
[05/28 17:45:29   4053s]           Cap DRV: 0 (0)
[05/28 17:45:29   4053s]        Fanout DRV: 0 (0)
[05/28 17:45:29   4053s]            Glitch: 0 (0)
[05/28 17:45:29   4053s] Running refinePlace -preserveRouting true -hardFence false
[05/28 17:45:29   4053s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5231.0M, EPOCH TIME: 1748468729.030214
[05/28 17:45:29   4053s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5231.0M, EPOCH TIME: 1748468729.030340
[05/28 17:45:29   4053s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5231.0M, EPOCH TIME: 1748468729.030485
[05/28 17:45:29   4053s] Processing tracks to init pin-track alignment.
[05/28 17:45:29   4053s] z: 1, totalTracks: 1
[05/28 17:45:29   4053s] z: 3, totalTracks: 1
[05/28 17:45:29   4053s] z: 5, totalTracks: 1
[05/28 17:45:29   4053s] z: 7, totalTracks: 1
[05/28 17:45:29   4053s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:45:29   4053s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:45:29   4053s] Initializing Route Infrastructure for color support ...
[05/28 17:45:29   4053s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5231.0M, EPOCH TIME: 1748468729.031017
[05/28 17:45:29   4053s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.006, MEM:5231.0M, EPOCH TIME: 1748468729.036756
[05/28 17:45:29   4053s] Route Infrastructure Initialized for color support successfully.
[05/28 17:45:29   4053s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:45:29   4053s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5231.0M, EPOCH TIME: 1748468729.052038
[05/28 17:45:29   4053s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:29   4053s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:29   4053s] Processing tracks to init pin-track alignment.
[05/28 17:45:29   4053s] z: 1, totalTracks: 1
[05/28 17:45:29   4053s] z: 3, totalTracks: 1
[05/28 17:45:29   4053s] z: 5, totalTracks: 1
[05/28 17:45:29   4053s] z: 7, totalTracks: 1
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 17:45:29   4054s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.270, REAL:0.275, MEM:5231.0M, EPOCH TIME: 1748468729.326685
[05/28 17:45:29   4054s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5231.0M, EPOCH TIME: 1748468729.326812
[05/28 17:45:29   4054s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5231.0M, EPOCH TIME: 1748468729.327051
[05/28 17:45:29   4054s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5231.0MB).
[05/28 17:45:29   4054s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.300, REAL:0.298, MEM:5231.0M, EPOCH TIME: 1748468729.328151
[05/28 17:45:29   4054s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.300, REAL:0.298, MEM:5231.0M, EPOCH TIME: 1748468729.328212
[05/28 17:45:29   4054s] TDRefine: refinePlace mode is spiral
[05/28 17:45:29   4054s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.56484.14
[05/28 17:45:29   4054s] OPERPROF:   Starting Refine-Place at level 2, MEM:5231.0M, EPOCH TIME: 1748468729.328347
[05/28 17:45:29   4054s] *** Starting refinePlace (1:07:35 mem=5231.0M) ***
[05/28 17:45:29   4054s] Total net bbox length = 1.041e+04 (5.778e+03 4.633e+03) (ext = 1.344e+02)
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:29   4054s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:5231.0M, EPOCH TIME: 1748468729.330372
[05/28 17:45:29   4054s] # Found 0 legal fixed insts to color.
[05/28 17:45:29   4054s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:5231.0M, EPOCH TIME: 1748468729.330596
[05/28 17:45:29   4054s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:5231.0M, EPOCH TIME: 1748468729.331665
[05/28 17:45:29   4054s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:45:29   4054s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.006, MEM:5231.0M, EPOCH TIME: 1748468729.338163
[05/28 17:45:29   4054s] Set min layer with default ( 2 )
[05/28 17:45:29   4054s] Set max layer with default ( 127 )
[05/28 17:45:29   4054s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:45:29   4054s] Min route layer (adjusted) = 2
[05/28 17:45:29   4054s] Max route layer (adjusted) = 11
[05/28 17:45:29   4054s] Set min layer with default ( 2 )
[05/28 17:45:29   4054s] Set max layer with default ( 127 )
[05/28 17:45:29   4054s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:45:29   4054s] Min route layer (adjusted) = 2
[05/28 17:45:29   4054s] Max route layer (adjusted) = 11
[05/28 17:45:29   4054s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5231.0M, EPOCH TIME: 1748468729.346486
[05/28 17:45:29   4054s] Starting refinePlace ...
[05/28 17:45:29   4054s] Set min layer with default ( 2 )
[05/28 17:45:29   4054s] Set max layer with default ( 127 )
[05/28 17:45:29   4054s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:45:29   4054s] Min route layer (adjusted) = 2
[05/28 17:45:29   4054s] Max route layer (adjusted) = 11
[05/28 17:45:29   4054s] One DDP V2 for no tweak run.
[05/28 17:45:29   4054s] Set min layer with default ( 2 )
[05/28 17:45:29   4054s] Set max layer with default ( 127 )
[05/28 17:45:29   4054s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 17:45:29   4054s] Min route layer (adjusted) = 2
[05/28 17:45:29   4054s] Max route layer (adjusted) = 11
[05/28 17:45:29   4054s] DDP initSite1 nrRow 194 nrJob 194
[05/28 17:45:29   4054s] DDP markSite nrRow 194 nrJob 194
[05/28 17:45:29   4054s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 17:45:29   4054s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5231.0MB) @(1:07:35 - 1:07:35).
[05/28 17:45:29   4054s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:45:29   4054s] wireLenOptFixPriorityInst 224 inst fixed
[05/28 17:45:29   4054s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s]   === Spiral for Logical II: (movable: 3457) ===
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s]   === Spiral for Physical II: (movable: 319) ===
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 17:45:29   4054s] 
[05/28 17:45:29   4054s]  Info: 0 filler has been deleted!
[05/28 17:45:29   4054s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 17:45:29   4054s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[05/28 17:45:29   4054s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 17:45:29   4054s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=5199.0MB) @(1:07:35 - 1:07:36).
[05/28 17:45:29   4054s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 17:45:29   4054s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 5199.0MB
[05/28 17:45:29   4054s] Statistics of distance of Instance movement in refine placement:
[05/28 17:45:29   4054s]   maximum (X+Y) =         0.00 um
[05/28 17:45:29   4054s]   mean    (X+Y) =         0.00 um
[05/28 17:45:29   4054s] Summary Report:
[05/28 17:45:29   4054s] Instances move: 0 (out of 3457 movable)
[05/28 17:45:29   4054s] Instances flipped: 0
[05/28 17:45:29   4054s] Mean displacement: 0.00 um
[05/28 17:45:29   4054s] Max displacement: 0.00 um 
[05/28 17:45:29   4054s] Physical-only instances move: 0 (out of 319 movable physical-only)
[05/28 17:45:29   4054s] Total instances moved : 0
[05/28 17:45:29   4054s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.550, REAL:0.526, MEM:5199.0M, EPOCH TIME: 1748468729.872432
[05/28 17:45:29   4054s] Total net bbox length = 1.041e+04 (5.778e+03 4.633e+03) (ext = 1.344e+02)
[05/28 17:45:29   4054s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5199.0MB
[05/28 17:45:29   4054s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=5199.0MB) @(1:07:35 - 1:07:36).
[05/28 17:45:29   4054s] *** Finished refinePlace (1:07:36 mem=5199.0M) ***
[05/28 17:45:29   4054s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.56484.14
[05/28 17:45:29   4054s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.570, REAL:0.546, MEM:5199.0M, EPOCH TIME: 1748468729.874344
[05/28 17:45:29   4054s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5199.0M, EPOCH TIME: 1748468729.874416
[05/28 17:45:29   4054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3776).
[05/28 17:45:29   4054s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:29   4054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:29   4054s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:29   4054s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.040, REAL:0.036, MEM:5141.0M, EPOCH TIME: 1748468729.910004
[05/28 17:45:29   4054s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.910, REAL:0.880, MEM:5141.0M, EPOCH TIME: 1748468729.910111
[05/28 17:45:29   4054s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5141.0M, EPOCH TIME: 1748468729.928619
[05/28 17:45:29   4054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:29   4054s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:30   4055s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.237, MEM:5141.0M, EPOCH TIME: 1748468730.165303
[05/28 17:45:30   4055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] ** INFO: Initializing Glitch Interface
[05/28 17:45:30   4055s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (17.207% with Fillers)
------------------------------------------------------------------

[05/28 17:45:30   4055s] **optDesign ... cpu = 0:08:16, real = 0:08:18, mem = 4716.8M, totSessionCpu=1:07:36 **
[05/28 17:45:30   4055s] Begin: Collecting metrics
[05/28 17:45:30   4055s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    49.142 | 49.142 |   0 |        9.88 |            |              |                |               | 0:00:14  |        5090 |    0 |   0 |
| hold_fixing       |           | 49.142 |   0 |       17.21 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:04  |        5173 |      |     |
| pre_route_summary |    49.142 | 49.142 |   0 |       10.14 |            |              |                |               | 0:00:01  |        5157 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:45:30   4055s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4717.3M, current mem=4716.8M)

[05/28 17:45:30   4055s] End: Collecting metrics
[05/28 17:45:30   4055s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[05/28 17:45:30   4055s] ** INFO Cleaning up Glitch Interface
[05/28 17:45:30   4055s] **Info: (IMPSP-2055): Transparent Filler Flow is ON !
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:5157.2M, EPOCH TIME: 1748468730.570221
[05/28 17:45:30   4055s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:5157.2M, EPOCH TIME: 1748468730.570877
[05/28 17:45:30   4055s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5157.2M, EPOCH TIME: 1748468730.571001
[05/28 17:45:30   4055s] Processing tracks to init pin-track alignment.
[05/28 17:45:30   4055s] z: 1, totalTracks: 1
[05/28 17:45:30   4055s] z: 3, totalTracks: 1
[05/28 17:45:30   4055s] z: 5, totalTracks: 1
[05/28 17:45:30   4055s] z: 7, totalTracks: 1
[05/28 17:45:30   4055s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:45:30   4055s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:45:30   4055s] Initializing Route Infrastructure for color support ...
[05/28 17:45:30   4055s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5157.2M, EPOCH TIME: 1748468730.571305
[05/28 17:45:30   4055s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.005, MEM:5157.2M, EPOCH TIME: 1748468730.576336
[05/28 17:45:30   4055s] Route Infrastructure Initialized for color support successfully.
[05/28 17:45:30   4055s] Cell TOP LLGs are deleted
[05/28 17:45:30   4055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] # Building TOP llgBox search-tree.
[05/28 17:45:30   4055s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:45:30   4055s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5157.2M, EPOCH TIME: 1748468730.586196
[05/28 17:45:30   4055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5157.2M, EPOCH TIME: 1748468730.586752
[05/28 17:45:30   4055s] Max number of tech site patterns supported in site array is 256.
[05/28 17:45:30   4055s] Core basic site is GF22_DST
[05/28 17:45:30   4055s] Processing tracks to init pin-track alignment.
[05/28 17:45:30   4055s] z: 1, totalTracks: 1
[05/28 17:45:30   4055s] z: 3, totalTracks: 1
[05/28 17:45:30   4055s] z: 5, totalTracks: 1
[05/28 17:45:30   4055s] z: 7, totalTracks: 1
[05/28 17:45:30   4055s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:45:30   4055s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 17:45:30   4055s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:45:30   4055s] SiteArray: use 995,328 bytes
[05/28 17:45:30   4055s] SiteArray: current memory after site array memory allocation 5157.2M
[05/28 17:45:30   4055s] SiteArray: FP blocked sites are writable
[05/28 17:45:30   4055s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:45:30   4055s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5157.2M, EPOCH TIME: 1748468730.773486
[05/28 17:45:30   4055s] Process 57294 wires and vias for routing blockage analysis
[05/28 17:45:30   4055s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.014, MEM:5157.2M, EPOCH TIME: 1748468730.787053
[05/28 17:45:30   4055s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:45:30   4055s] Atter site array init, number of instance map data is 0.
[05/28 17:45:30   4055s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.270, REAL:0.267, MEM:5157.2M, EPOCH TIME: 1748468730.853896
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:30   4055s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.270, REAL:0.271, MEM:5157.2M, EPOCH TIME: 1748468730.856847
[05/28 17:45:30   4055s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5157.2M, EPOCH TIME: 1748468730.856941
[05/28 17:45:30   4055s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5157.2M, EPOCH TIME: 1748468730.857248
[05/28 17:45:30   4055s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5157.2MB).
[05/28 17:45:30   4055s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.287, MEM:5157.2M, EPOCH TIME: 1748468730.858468
[05/28 17:45:30   4055s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.280, REAL:0.288, MEM:5157.2M, EPOCH TIME: 1748468730.858528
[05/28 17:45:30   4055s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5157.2M, EPOCH TIME: 1748468730.858599
[05/28 17:45:30   4055s]   Signal wire search tree: 56802 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:45:30   4055s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.020, REAL:0.018, MEM:5157.2M, EPOCH TIME: 1748468730.876514
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s] Running CheckPlace using 1 thread in normal mode...
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s] ...checkPlace normal is done!
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s] Total 2000 restored filler insts, overlapped: 77, violated: 0,  77 are deleted!
[05/28 17:45:30   4055s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:5157.2M, EPOCH TIME: 1748468730.958096
[05/28 17:45:30   4055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5699).
[05/28 17:45:30   4055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] Cell TOP LLGs are deleted
[05/28 17:45:30   4055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:30   4055s] # Resetting pin-track-align track data.
[05/28 17:45:30   4055s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.032, MEM:5127.2M, EPOCH TIME: 1748468730.989971
[05/28 17:45:30   4055s] 
[05/28 17:45:30   4055s] TransFiller Info: Number of restored fillers: 2000
[05/28 17:45:30   4055s]                   Number of being kept:       1923
[05/28 17:45:30   4055s]                   Keeping Rate:               96.150%
[05/28 17:45:30   4055s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:5127.2M, EPOCH TIME: 1748468730.990304
[05/28 17:45:30   4055s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5127.2M, EPOCH TIME: 1748468730.990435
[05/28 17:45:30   4055s] Processing tracks to init pin-track alignment.
[05/28 17:45:30   4055s] z: 1, totalTracks: 1
[05/28 17:45:30   4055s] z: 3, totalTracks: 1
[05/28 17:45:30   4055s] z: 5, totalTracks: 1
[05/28 17:45:30   4055s] z: 7, totalTracks: 1
[05/28 17:45:30   4055s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 17:45:30   4055s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 17:45:30   4055s] Initializing Route Infrastructure for color support ...
[05/28 17:45:30   4055s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5127.2M, EPOCH TIME: 1748468730.990810
[05/28 17:45:30   4055s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.004, MEM:5127.2M, EPOCH TIME: 1748468730.994378
[05/28 17:45:30   4055s] Route Infrastructure Initialized for color support successfully.
[05/28 17:45:31   4055s] Cell TOP LLGs are deleted
[05/28 17:45:31   4055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:31   4055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:31   4055s] # Building TOP llgBox search-tree.
[05/28 17:45:31   4055s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 17:45:31   4055s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5127.2M, EPOCH TIME: 1748468731.003364
[05/28 17:45:31   4055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:31   4055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:31   4055s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5127.2M, EPOCH TIME: 1748468731.003981
[05/28 17:45:31   4055s] Max number of tech site patterns supported in site array is 256.
[05/28 17:45:31   4055s] Core basic site is GF22_DST
[05/28 17:45:31   4056s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 17:45:31   4056s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 17:45:31   4056s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:45:31   4056s] SiteArray: use 995,328 bytes
[05/28 17:45:31   4056s] SiteArray: current memory after site array memory allocation 5128.2M
[05/28 17:45:31   4056s] SiteArray: FP blocked sites are writable
[05/28 17:45:31   4056s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 17:45:31   4056s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5128.2M, EPOCH TIME: 1748468731.189690
[05/28 17:45:31   4056s] Process 57294 wires and vias for routing blockage analysis
[05/28 17:45:31   4056s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.013, MEM:5128.2M, EPOCH TIME: 1748468731.202962
[05/28 17:45:31   4056s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:45:31   4056s] Atter site array init, number of instance map data is 0.
[05/28 17:45:31   4056s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.260, REAL:0.265, MEM:5128.2M, EPOCH TIME: 1748468731.269429
[05/28 17:45:31   4056s] 
[05/28 17:45:31   4056s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 17:45:31   4056s] 
[05/28 17:45:31   4056s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:45:31   4056s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.260, REAL:0.269, MEM:5128.2M, EPOCH TIME: 1748468731.272399
[05/28 17:45:31   4056s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5128.2M, EPOCH TIME: 1748468731.272493
[05/28 17:45:31   4056s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5128.2M, EPOCH TIME: 1748468731.272742
[05/28 17:45:31   4056s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=5128.2MB).
[05/28 17:45:31   4056s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.284, MEM:5128.2M, EPOCH TIME: 1748468731.273949
[05/28 17:45:31   4056s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.280, REAL:0.284, MEM:5128.2M, EPOCH TIME: 1748468731.274019
[05/28 17:45:31   4056s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5128.2M, EPOCH TIME: 1748468731.274077
[05/28 17:45:31   4056s]   Signal wire search tree: 56802 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 17:45:31   4056s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.020, REAL:0.016, MEM:5128.2M, EPOCH TIME: 1748468731.290167
[05/28 17:45:31   4056s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5128.2M, EPOCH TIME: 1748468731.304739
[05/28 17:45:31   4056s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5128.2M, EPOCH TIME: 1748468731.304845
[05/28 17:45:31   4056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5128.2M, EPOCH TIME: 1748468731.307452
[05/28 17:45:31   4056s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5128.2M, EPOCH TIME: 1748468731.307703
[05/28 17:45:31   4056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5128.2M, EPOCH TIME: 1748468731.307780
[05/28 17:45:31   4056s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5128.2M, EPOCH TIME: 1748468731.307880
[05/28 17:45:31   4056s] AddFiller init all instances time CPU:0.000, REAL:0.001
[05/28 17:45:31   4056s] AddFiller main function time CPU:0.020, REAL:0.040
[05/28 17:45:31   4056s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 17:45:31   4056s] *INFO: Adding fillers to top-module.
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 4 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 2 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/28 17:45:31   4056s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/28 17:45:31   4056s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.060, REAL:0.042, MEM:5112.2M, EPOCH TIME: 1748468731.349699
[05/28 17:45:31   4056s] *INFO: Total 35 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[05/28 17:45:31   4056s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.060, REAL:0.042, MEM:5112.2M, EPOCH TIME: 1748468731.349903
[05/28 17:45:31   4056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5112.2M, EPOCH TIME: 1748468731.350008
[05/28 17:45:31   4056s] For 35 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5112.2M, EPOCH TIME: 1748468731.350325
[05/28 17:45:31   4056s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.070, REAL:0.046, MEM:5112.2M, EPOCH TIME: 1748468731.350443
[05/28 17:45:31   4056s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.070, REAL:0.046, MEM:5112.2M, EPOCH TIME: 1748468731.350527
[05/28 17:45:31   4056s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/28 17:45:31   4056s] *INFO: Second pass addFiller without DRC checking.
[05/28 17:45:31   4056s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5112.2M, EPOCH TIME: 1748468731.350686
[05/28 17:45:31   4056s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5112.2M, EPOCH TIME: 1748468731.350771
[05/28 17:45:31   4056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5112.2M, EPOCH TIME: 1748468731.350888
[05/28 17:45:31   4056s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5112.2M, EPOCH TIME: 1748468731.351065
[05/28 17:45:31   4056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5112.2M, EPOCH TIME: 1748468731.351161
[05/28 17:45:31   4056s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5112.2M, EPOCH TIME: 1748468731.351282
[05/28 17:45:31   4056s] AddFiller init all instances time CPU:0.000, REAL:0.001
[05/28 17:45:31   4056s] AddFiller main function time CPU:0.016, REAL:0.025
[05/28 17:45:31   4056s] Filler instance commit time CPU:0.000, REAL:0.000
[05/28 17:45:31   4056s] *INFO: Adding fillers to top-module.
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/28 17:45:31   4056s] *INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/28 17:45:31   4056s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.030, REAL:0.026, MEM:5112.2M, EPOCH TIME: 1748468731.377708
[05/28 17:45:31   4056s] *INFO: Total 1 filler inst  added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/28 17:45:31   4056s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.040, REAL:0.027, MEM:5112.2M, EPOCH TIME: 1748468731.377916
[05/28 17:45:31   4056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5112.2M, EPOCH TIME: 1748468731.378035
[05/28 17:45:31   4056s] For 1 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5112.2M, EPOCH TIME: 1748468731.378299
[05/28 17:45:31   4056s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.040, REAL:0.028, MEM:5112.2M, EPOCH TIME: 1748468731.378432
[05/28 17:45:31   4056s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.040, REAL:0.028, MEM:5112.2M, EPOCH TIME: 1748468731.378526
[05/28 17:45:31   4056s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:5112.2M, EPOCH TIME: 1748468731.378846
[05/28 17:45:31   4056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5735).
[05/28 17:45:31   4056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:31   4056s] Cell TOP LLGs are deleted
[05/28 17:45:31   4056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:31   4056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:45:31   4056s] # Resetting pin-track-align track data.
[05/28 17:45:31   4056s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.035, MEM:5111.2M, EPOCH TIME: 1748468731.414156
[05/28 17:45:31   4056s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.880, REAL:0.844, MEM:5111.2M, EPOCH TIME: 1748468731.414284
[05/28 17:45:31   4056s] -route_with_eco false                     # bool, default=false
[05/28 17:45:31   4056s] -route_selected_net_only false            # bool, default=false
[05/28 17:45:31   4056s] -route_with_timing_driven true            # bool, default=false, user setting
[05/28 17:45:31   4056s] -route_with_si_driven true                # bool, default=false, user setting
[05/28 17:45:31   4056s] Existing Dirty Nets : 175
[05/28 17:45:31   4056s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/28 17:45:31   4056s] Reset Dirty Nets : 175
[05/28 17:45:31   4056s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:37.4/1:13:41.9 (0.9), mem = 5111.2M
[05/28 17:45:31   4056s] 
[05/28 17:45:31   4056s] globalDetailRoute
[05/28 17:45:31   4056s] 
[05/28 17:45:31   4056s] #Start globalDetailRoute on Wed May 28 17:45:31 2025
[05/28 17:45:31   4056s] #
[05/28 17:45:31   4056s] ### Time Record (globalDetailRoute) is installed.
[05/28 17:45:31   4056s] ### Time Record (Pre Callback) is installed.
[05/28 17:45:31   4056s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_UV1sio.rcdb.d/TOP.rcdb.d': 3726 access done (mem: 5127.219M)
[05/28 17:45:31   4056s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/28 17:45:31   4056s] ### Time Record (Pre Callback) is uninstalled.
[05/28 17:45:31   4056s] ### Time Record (DB Import) is installed.
[05/28 17:45:31   4056s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:45:31   4056s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:45:31   4056s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:45:31   4056s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:45:31   4056s] ### Net info: total nets: 3480
[05/28 17:45:31   4056s] ### Net info: dirty nets: 0
[05/28 17:45:31   4056s] ### Net info: marked as disconnected nets: 0
[05/28 17:45:31   4056s] ### Net info: fully routed nets: 3376
[05/28 17:45:31   4056s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:45:31   4056s] ### Net info: unrouted nets: 102
[05/28 17:45:31   4056s] ### Net info: re-extraction nets: 0
[05/28 17:45:31   4056s] ### Net info: ignored nets: 0
[05/28 17:45:31   4056s] ### Net info: skip routing nets: 0
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] ### import design signature (242): route=594609275 fixed_route=1294941503 flt_obj=0 vio=1643502082 swire=282492057 shield_wire=1 net_attr=647807748 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501829167 pin_access=1642218400 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/28 17:45:31   4056s] ### Time Record (DB Import) is uninstalled.
[05/28 17:45:31   4056s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] #Skip comparing routing design signature in db-snapshot flow
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] ### Time Record (Data Preparation) is installed.
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:45:31   4056s] #Start connecting MustJoinAllPort pins ...
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] ### Time Record (Data Preparation) is installed.
[05/28 17:45:31   4056s] #Start routing data preparation on Wed May 28 17:45:31 2025
[05/28 17:45:31   4056s] #
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:31   4056s] ### Time Record (Cell Pin Access) is installed.
[05/28 17:45:31   4056s] #Initial pin access analysis.
[05/28 17:45:31   4056s] #Detail pin access analysis.
[05/28 17:45:31   4056s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 17:45:31   4056s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:45:31   4056s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:45:31   4056s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:45:31   4056s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:45:31   4056s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:45:31   4056s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:45:31   4056s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:45:31   4056s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:45:31   4056s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:45:31   4056s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:45:31   4056s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:45:31   4056s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:45:31   4056s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:45:31   4056s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:45:31   4056s] #pin_access_rlayer=3(C1)
[05/28 17:45:31   4056s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:45:31   4056s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:45:31   4056s] #enable_dpt_layer_shield=F
[05/28 17:45:31   4056s] #has_line_end_grid=F
[05/28 17:45:31   4056s] #Processed 231/0 dirty instances, 241/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(153 insts marked dirty, reset pre-exisiting dirty flag on 118 insts, 0 nets marked need extraction)
[05/28 17:45:31   4056s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4720.16 (MB), peak = 4883.33 (MB)
[05/28 17:45:31   4056s] #Regenerating Ggrids automatically.
[05/28 17:45:31   4056s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:45:31   4056s] #Using automatically generated G-grids.
[05/28 17:45:33   4058s] #Done routing data preparation.
[05/28 17:45:33   4058s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4745.46 (MB), peak = 4883.33 (MB)
[05/28 17:45:33   4058s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:45:33   4058s] ### Time Record (Data Preparation) is installed.
[05/28 17:45:33   4058s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:33   4058s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:45:33   4058s] #Start instance access analysis using 1 thread...
[05/28 17:45:33   4058s] #Set layer M1 to be advanced pin access layer.
[05/28 17:45:33   4058s] ### Time Record (Instance Pin Access) is installed.
[05/28 17:45:33   4058s] #36 out of 5736 (0.63%) instances are not legally placed.
[05/28 17:45:33   4058s] #666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 17:45:33   4058s] #58 instance pins are hard to access
[05/28 17:45:33   4058s] #Instance access analysis statistics:
[05/28 17:45:33   4058s] #Cpu time = 00:00:00
[05/28 17:45:33   4058s] #Elapsed time = 00:00:00
[05/28 17:45:33   4058s] #Increased memory = 0.89 (MB)
[05/28 17:45:33   4058s] #Total memory = 4746.36 (MB)
[05/28 17:45:33   4058s] #Peak memory = 4950.27 (MB)
[05/28 17:45:33   4058s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 17:45:33   4058s] #start initial via pillar insertion iteration ...
[05/28 17:45:33   4058s] #WARNING (NRDB-2321) The must join all ports pin FE_PHC1850_PKT_LD/X doesn't have enough resource.
[05/28 17:45:33   4058s] #WARNING (NRDB-2321) The must join all ports pin FE_PHC1191_sh_sync_inst_interval_sum_9/X doesn't have enough resource.
[05/28 17:45:33   4058s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4765.54 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] #start 1st via pillar insertion iteration ...
[05/28 17:45:33   4058s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:33   4058s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:33   4058s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4765.54 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #    Via Pillar Insert Failed Statistics
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:45:33   4058s] #| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
[05/28 17:45:33   4058s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:45:33   4058s] #|  No Resource on Pin Access Layer |       2 |            | 
[05/28 17:45:33   4058s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:45:33   4058s] #|                           Others |       1 |            | 
[05/28 17:45:33   4058s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/28 17:45:33   4058s] ###  
[05/28 17:45:33   4058s] ### +-------- Unconnected Pin ------ Instance -------------------
[05/28 17:45:33   4058s] ###           X           FE_PHC1850_PKT_LD 
[05/28 17:45:33   4058s] ###           X           FE_PHC1191_sh_sync_inst_interval_sum_9 
[05/28 17:45:33   4058s] ###           X           FE_PHC1174_sh_sync_inst_interval_sum_13 
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      3 =     0%
[05/28 17:45:33   4058s] ### +------------------------------------------------------------------------
[05/28 17:45:33   4058s] ### Time Record (Global Routing) is installed.
[05/28 17:45:33   4058s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:45:33   4058s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:45:33   4058s] #Total number of routable nets = 3478.
[05/28 17:45:33   4058s] #Total number of nets in the design = 3480.
[05/28 17:45:33   4058s] #184 routable nets do not have any wires.
[05/28 17:45:33   4058s] #3294 routable nets have routed wires.
[05/28 17:45:33   4058s] #184 nets will be global routed.
[05/28 17:45:33   4058s] ### Time Record (Data Preparation) is installed.
[05/28 17:45:33   4058s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:33   4058s] #Start routing data preparation on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:33   4058s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:33   4058s] ### Time Record (Cell Pin Access) is installed.
[05/28 17:45:33   4058s] #Initial pin access analysis.
[05/28 17:45:33   4058s] #Detail pin access analysis.
[05/28 17:45:33   4058s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 17:45:33   4058s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:45:33   4058s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:45:33   4058s] #pin_access_rlayer=3(C1)
[05/28 17:45:33   4058s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:45:33   4058s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:45:33   4058s] #enable_dpt_layer_shield=F
[05/28 17:45:33   4058s] #has_line_end_grid=F
[05/28 17:45:33   4058s] #Regenerating Ggrids automatically.
[05/28 17:45:33   4058s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:45:33   4058s] #Using automatically generated G-grids.
[05/28 17:45:33   4058s] #Done routing data preparation.
[05/28 17:45:33   4058s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4747.78 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:33   4058s] #Found 0 nets for post-route si or timing fixing.
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Finished routing data preparation on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Cpu time = 00:00:00
[05/28 17:45:33   4058s] #Elapsed time = 00:00:00
[05/28 17:45:33   4058s] #Increased memory = -17.76 (MB)
[05/28 17:45:33   4058s] #Total memory = 4747.78 (MB)
[05/28 17:45:33   4058s] #Peak memory = 4950.27 (MB)
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:45:33   4058s] ### Time Record (Global Routing) is installed.
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Start global routing on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Start global routing initialization on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Number of eco nets is 82
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Start global routing data preparation on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 17:45:33 2025 with memory = 4747.78 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] #Start routing resource analysis on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] ### init_is_bin_blocked starts on Wed May 28 17:45:33 2025 with memory = 4747.78 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### adjust_flow_cap starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### set_via_blocked starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### copy_flow starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] #Routing resource analysis is done on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] ### report_flow_cap starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] #  Resource Analysis:
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 17:45:33   4058s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 17:45:33   4058s] #  --------------------------------------------------------------
[05/28 17:45:33   4058s] #  M1             V          31         951        7056    96.43%
[05/28 17:45:33   4058s] #  M2             H        1111         298        7056     7.72%
[05/28 17:45:33   4058s] #  C1             V        1135         130        7056     1.35%
[05/28 17:45:33   4058s] #  C2             H        1152         100        7056     0.00%
[05/28 17:45:33   4058s] #  C3             V        1212          53        7056     0.00%
[05/28 17:45:33   4058s] #  C4             H        1236          16        7056     0.00%
[05/28 17:45:33   4058s] #  C5             V        1264           1        7056     0.00%
[05/28 17:45:33   4058s] #  JA             H         124           0        7056     1.19%
[05/28 17:45:33   4058s] #  QA             V          47           0        7056    44.05%
[05/28 17:45:33   4058s] #  QB             H          47           0        7056    44.05%
[05/28 17:45:33   4058s] #  LB             V          31           0        7056    63.10%
[05/28 17:45:33   4058s] #  --------------------------------------------------------------
[05/28 17:45:33   4058s] #  Total                   7392      12.88%       77616    23.44%
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### analyze_m2_tracks starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### report_initial_resource starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### mark_pg_pins_accessibility starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### set_net_region starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Global routing data preparation is done on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] ### prepare_level starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### init level 1 starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### Level 1 hgrid = 84 X 84
[05/28 17:45:33   4058s] ### prepare_level_flow starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #Global routing initialization is done on Wed May 28 17:45:33 2025
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] #
[05/28 17:45:33   4058s] #start global routing iteration 1...
[05/28 17:45:33   4058s] ### init_flow_edge starts on Wed May 28 17:45:33 2025 with memory = 4749.04 (MB), peak = 4950.27 (MB)
[05/28 17:45:33   4058s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:33   4058s] ### routing at level 1 (topmost level) iter 0
[05/28 17:45:34   4058s] ### measure_qor starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4058s] ### measure_congestion starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4058s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4058s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4058s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4058s] #
[05/28 17:45:34   4058s] #start global routing iteration 2...
[05/28 17:45:34   4059s] ### routing at level 1 (topmost level) iter 1
[05/28 17:45:34   4059s] ### measure_qor starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### measure_congestion starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] ### route_end starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 17:45:34   4059s] #Total number of routable nets = 3478.
[05/28 17:45:34   4059s] #Total number of nets in the design = 3480.
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #3478 routable nets have routed wires.
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #Routed nets constraints summary:
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #        Rules   Unconstrained  
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #      Default             184  
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #        Total             184  
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #Routing constraints summary of the whole design:
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #        Rules   Unconstrained  
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #      Default            3478  
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #        Total            3478  
[05/28 17:45:34   4059s] #-----------------------------
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### cal_base_flow starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### init_flow_edge starts on Wed May 28 17:45:34 2025 with memory = 4750.57 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### cal_flow starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### report_overcon starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #                 OverCon       OverCon          
[05/28 17:45:34   4059s] #                  #Gcell        #Gcell    %Gcell
[05/28 17:45:34   4059s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[05/28 17:45:34   4059s] #  ------------------------------------------------------------
[05/28 17:45:34   4059s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.53  
[05/28 17:45:34   4059s] #  M2           28(0.41%)      0(0.00%)   (0.41%)     0.18  
[05/28 17:45:34   4059s] #  C1           24(0.34%)      1(0.01%)   (0.35%)     0.10  
[05/28 17:45:34   4059s] #  C2            1(0.01%)      0(0.00%)   (0.01%)     0.08  
[05/28 17:45:34   4059s] #  C3            0(0.00%)      0(0.00%)   (0.00%)     0.04  
[05/28 17:45:34   4059s] #  C4            0(0.00%)      0(0.00%)   (0.00%)     0.02  
[05/28 17:45:34   4059s] #  C5            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:45:34   4059s] #  JA            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:45:34   4059s] #  QA            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:45:34   4059s] #  QB            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:45:34   4059s] #  LB            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 17:45:34   4059s] #  ------------------------------------------------------------
[05/28 17:45:34   4059s] #     Total     53(0.09%)      1(0.00%)   (0.09%)
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[05/28 17:45:34   4059s] #  Overflow after GR: 0.05% H + 0.04% V
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### cal_base_flow starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### init_flow_edge starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### cal_flow starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### generate_cong_map_content starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### update starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] #Complete Global Routing.
[05/28 17:45:34   4059s] #Total wire length = 12837 um.
[05/28 17:45:34   4059s] #Total half perimeter of net bounding box = 11733 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER M1 = 67 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER M2 = 1654 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C1 = 3004 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C2 = 4038 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C3 = 2677 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C4 = 1376 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER JA = 0 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER QA = 0 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER QB = 0 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER LB = 0 um.
[05/28 17:45:34   4059s] #Total number of vias = 21498
[05/28 17:45:34   4059s] #Total number of multi-cut vias = 4624 ( 21.5%)
[05/28 17:45:34   4059s] #Total number of single cut vias = 16874 ( 78.5%)
[05/28 17:45:34   4059s] #Up-Via Summary (total 21498):
[05/28 17:45:34   4059s] #                   single-cut          multi-cut      Total
[05/28 17:45:34   4059s] #-----------------------------------------------------------
[05/28 17:45:34   4059s] # M1              1397 ( 91.1%)       136 (  8.9%)       1533
[05/28 17:45:34   4059s] # M2              6441 ( 76.1%)      2023 ( 23.9%)       8464
[05/28 17:45:34   4059s] # C1              5528 ( 78.4%)      1524 ( 21.6%)       7052
[05/28 17:45:34   4059s] # C2              2813 ( 78.4%)       773 ( 21.6%)       3586
[05/28 17:45:34   4059s] # C3               657 ( 79.6%)       168 ( 20.4%)        825
[05/28 17:45:34   4059s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/28 17:45:34   4059s] #-----------------------------------------------------------
[05/28 17:45:34   4059s] #                16874 ( 78.5%)      4624 ( 21.5%)      21498 
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] ### update cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### report_overcon starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### report_overcon starts on Wed May 28 17:45:34 2025 with memory = 4750.58 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:34   4059s] #Max overcon = 2 tracks.
[05/28 17:45:34   4059s] #Total overcon = 0.09%.
[05/28 17:45:34   4059s] #Worst layer Gcell overcon rate = 0.01%.
[05/28 17:45:34   4059s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### global_route design signature (249): route=901705537 net_attr=152072945
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #Global routing statistics:
[05/28 17:45:34   4059s] #Cpu time = 00:00:00
[05/28 17:45:34   4059s] #Elapsed time = 00:00:00
[05/28 17:45:34   4059s] #Increased memory = 2.80 (MB)
[05/28 17:45:34   4059s] #Total memory = 4750.58 (MB)
[05/28 17:45:34   4059s] #Peak memory = 4950.27 (MB)
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #Finished global routing on Wed May 28 17:45:34 2025
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:45:34   4059s] ### Time Record (Data Preparation) is installed.
[05/28 17:45:34   4059s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:45:34   4059s] ### track-assign external-init starts on Wed May 28 17:45:34 2025 with memory = 4749.32 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### Time Record (Track Assignment) is installed.
[05/28 17:45:34   4059s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:34   4059s] ### Time Record (Data Preparation) is installed.
[05/28 17:45:34   4059s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:34   4059s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:45:34   4059s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:45:34   4059s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4749.32 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### track-assign engine-init starts on Wed May 28 17:45:34 2025 with memory = 4749.35 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] ### Time Record (Track Assignment) is installed.
[05/28 17:45:34   4059s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:45:34   4059s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.6 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### track-assign core-engine starts on Wed May 28 17:45:34 2025 with memory = 4749.35 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] #Start Track Assignment.
[05/28 17:45:34   4059s] #Done with 201 horizontal wires in 3 hboxes and 137 vertical wires in 3 hboxes.
[05/28 17:45:34   4059s] #Done with 26 horizontal wires in 3 hboxes and 17 vertical wires in 3 hboxes.
[05/28 17:45:34   4059s] #Complete Track Assignment.
[05/28 17:45:34   4059s] #Total wire length = 12800 um.
[05/28 17:45:34   4059s] #Total half perimeter of net bounding box = 11733 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER M1 = 67 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER M2 = 1651 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C1 = 2993 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C2 = 4033 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C3 = 2666 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C4 = 1370 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER JA = 0 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER QA = 0 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER QB = 0 um.
[05/28 17:45:34   4059s] #Total wire length on LAYER LB = 0 um.
[05/28 17:45:34   4059s] #Total number of vias = 21498
[05/28 17:45:34   4059s] #Total number of multi-cut vias = 4624 ( 21.5%)
[05/28 17:45:34   4059s] #Total number of single cut vias = 16874 ( 78.5%)
[05/28 17:45:34   4059s] #Up-Via Summary (total 21498):
[05/28 17:45:34   4059s] #                   single-cut          multi-cut      Total
[05/28 17:45:34   4059s] #-----------------------------------------------------------
[05/28 17:45:34   4059s] # M1              1397 ( 91.1%)       136 (  8.9%)       1533
[05/28 17:45:34   4059s] # M2              6441 ( 76.1%)      2023 ( 23.9%)       8464
[05/28 17:45:34   4059s] # C1              5528 ( 78.4%)      1524 ( 21.6%)       7052
[05/28 17:45:34   4059s] # C2              2813 ( 78.4%)       773 ( 21.6%)       3586
[05/28 17:45:34   4059s] # C3               657 ( 79.6%)       168 ( 20.4%)        825
[05/28 17:45:34   4059s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/28 17:45:34   4059s] #-----------------------------------------------------------
[05/28 17:45:34   4059s] #                16874 ( 78.5%)      4624 ( 21.5%)      21498 
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] ### track_assign design signature (252): route=963112271
[05/28 17:45:34   4059s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.7 GB, peak:4.8 GB
[05/28 17:45:34   4059s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:45:34   4059s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4762.74 (MB), peak = 4950.27 (MB)
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 17:45:34   4059s] #Cpu time = 00:00:03
[05/28 17:45:34   4059s] #Elapsed time = 00:00:03
[05/28 17:45:34   4059s] #Increased memory = 47.34 (MB)
[05/28 17:45:34   4059s] #Total memory = 4762.74 (MB)
[05/28 17:45:34   4059s] #Peak memory = 4950.27 (MB)
[05/28 17:45:34   4059s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 17:45:34   4059s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:45:34   4059s] ### Time Record (Detail Routing) is installed.
[05/28 17:45:34   4059s] ### Time Record (Data Preparation) is installed.
[05/28 17:45:34   4059s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:45:34   4059s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:45:34   4059s] #
[05/28 17:45:34   4059s] #Start Detail Routing..
[05/28 17:45:34   4059s] #start initial detail routing ...
[05/28 17:45:34   4059s] ### Design has 0 dirty nets, 644 dirty-areas)
[05/28 17:45:48   4073s] # ECO: 0.00% of the total area was rechecked for DRC, and 13.78% required routing.
[05/28 17:45:48   4073s] #   number of violations = 417
[05/28 17:45:48   4073s] #
[05/28 17:45:48   4073s] #  By Layer and Type:
[05/28 17:45:48   4073s] #
[05/28 17:45:48   4073s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:45:48   4073s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
[05/28 17:45:48   4073s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:45:48   4073s] #  M1     |     24|      6|    83|    55|     18|     17|     19|    222|
[05/28 17:45:48   4073s] #  M2     |     18|      9|    95|    27|     22|      1|     10|    182|
[05/28 17:45:48   4073s] #  C1     |      4|      7|     0|     0|      0|      0|      1|     12|
[05/28 17:45:48   4073s] #  C2     |      0|      0|     0|     0|      0|      0|      1|      1|
[05/28 17:45:48   4073s] #  Totals |     46|     22|   178|    82|     40|     18|     31|    417|
[05/28 17:45:48   4073s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:45:48   4073s] #
[05/28 17:45:48   4073s] #3 out of 5735 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
[05/28 17:45:48   4073s] #0.00% of the total area is being checked for drcs
[05/28 17:45:48   4073s] #0.0% of the total area was checked
[05/28 17:45:48   4073s] ### Gcell dirty-map stats: routing = 14.98%, dirty-area = 5.16%
[05/28 17:45:48   4073s] #   number of violations = 420
[05/28 17:45:48   4073s] #
[05/28 17:45:48   4073s] #  By Layer and Type:
[05/28 17:45:48   4073s] #
[05/28 17:45:48   4073s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:45:48   4073s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
[05/28 17:45:48   4073s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:45:48   4073s] #  M1     |     24|      6|    83|    55|     18|     17|     19|    222|
[05/28 17:45:48   4073s] #  M2     |     18|      9|    95|    27|     22|      1|     13|    185|
[05/28 17:45:48   4073s] #  C1     |      4|      7|     0|     0|      0|      0|      1|     12|
[05/28 17:45:48   4073s] #  C2     |      0|      0|     0|     0|      0|      0|      1|      1|
[05/28 17:45:48   4073s] #  Totals |     46|     22|   178|    82|     40|     18|     34|    420|
[05/28 17:45:48   4073s] #---------+-------+-------+------+------+-------+-------+-------+-------+
[05/28 17:45:48   4073s] #
[05/28 17:45:48   4073s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4787.48 (MB), peak = 4950.27 (MB)
[05/28 17:45:48   4073s] #start 1st optimization iteration ...
[05/28 17:46:06   4091s] ### Gcell dirty-map stats: routing = 15.65%, dirty-area = 5.16%
[05/28 17:46:06   4091s] #   number of violations = 94
[05/28 17:46:06   4091s] #
[05/28 17:46:06   4091s] #  By Layer and Type:
[05/28 17:46:06   4091s] #
[05/28 17:46:06   4091s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:46:06   4091s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 17:46:06   4091s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:46:06   4091s] #  M1     |      1|      1|    14|    14|     13|  12|      6|     61|
[05/28 17:46:06   4091s] #  M2     |      4|      3|     1|     6|      6|   3|      8|     31|
[05/28 17:46:06   4091s] #  C1     |      0|      0|     0|     0|      0|   0|      2|      2|
[05/28 17:46:06   4091s] #  Totals |      5|      4|    15|    20|     19|  15|     16|     94|
[05/28 17:46:06   4091s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:46:06   4091s] #
[05/28 17:46:06   4091s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4808.41 (MB), peak = 5025.71 (MB)
[05/28 17:46:06   4091s] #start 2nd optimization iteration ...
[05/28 17:46:14   4100s] ### Gcell dirty-map stats: routing = 15.72%, dirty-area = 5.16%
[05/28 17:46:14   4100s] #   number of violations = 94
[05/28 17:46:14   4100s] #
[05/28 17:46:14   4100s] #  By Layer and Type:
[05/28 17:46:14   4100s] #
[05/28 17:46:14   4100s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:14   4100s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 17:46:14   4100s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:14   4100s] #  M1     |      4|    19|      5|    15|     11|  11|      6|     71|
[05/28 17:46:14   4100s] #  M2     |      4|     1|      1|     4|      3|   3|      6|     22|
[05/28 17:46:14   4100s] #  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
[05/28 17:46:14   4100s] #  Totals |      8|    20|      6|    19|     14|  14|     13|     94|
[05/28 17:46:14   4100s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:14   4100s] #
[05/28 17:46:15   4100s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4807.89 (MB), peak = 5025.71 (MB)
[05/28 17:46:15   4100s] #start 3rd optimization iteration ...
[05/28 17:46:24   4109s] ### Gcell dirty-map stats: routing = 15.84%, dirty-area = 5.16%
[05/28 17:46:24   4109s] #   number of violations = 99
[05/28 17:46:24   4109s] #
[05/28 17:46:24   4109s] #  By Layer and Type:
[05/28 17:46:24   4109s] #
[05/28 17:46:24   4109s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:46:24   4109s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:46:24   4109s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:46:24   4109s] #  M1     |      2|    17|    17|     13|      7|  10|      4|     70|
[05/28 17:46:24   4109s] #  M2     |      5|     1|     6|      4|      0|   2|     11|     29|
[05/28 17:46:24   4109s] #  Totals |      7|    18|    23|     17|      7|  12|     15|     99|
[05/28 17:46:24   4109s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:46:24   4109s] #
[05/28 17:46:24   4109s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4806.94 (MB), peak = 5025.71 (MB)
[05/28 17:46:24   4109s] #start 4th optimization iteration ...
[05/28 17:46:38   4123s] ### Gcell dirty-map stats: routing = 15.93%, dirty-area = 5.16%
[05/28 17:46:38   4123s] #   number of violations = 79
[05/28 17:46:38   4123s] #
[05/28 17:46:38   4123s] #  By Layer and Type:
[05/28 17:46:38   4123s] #
[05/28 17:46:38   4123s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:38   4123s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:46:38   4123s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:38   4123s] #  M1     |      1|    19|      0|    12|      8|  10|      5|     55|
[05/28 17:46:38   4123s] #  M2     |      3|     1|      3|     7|      2|   3|      4|     23|
[05/28 17:46:38   4123s] #  C1     |      1|     0|      0|     0|      0|   0|      0|      1|
[05/28 17:46:38   4123s] #  Totals |      5|    20|      3|    19|     10|  13|      9|     79|
[05/28 17:46:38   4123s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:38   4123s] #
[05/28 17:46:38   4123s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4804.94 (MB), peak = 5025.71 (MB)
[05/28 17:46:38   4123s] #start 5th optimization iteration ...
[05/28 17:46:58   4143s] ### Gcell dirty-map stats: routing = 16.18%, dirty-area = 5.16%
[05/28 17:46:58   4143s] #   number of violations = 84
[05/28 17:46:58   4143s] #
[05/28 17:46:58   4143s] #  By Layer and Type:
[05/28 17:46:58   4143s] #
[05/28 17:46:58   4143s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:58   4143s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 17:46:58   4143s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:58   4143s] #  M1     |      1|    16|      3|    16|     12|   9|      4|     61|
[05/28 17:46:58   4143s] #  M2     |      4|     1|      2|     5|      2|   2|      5|     21|
[05/28 17:46:58   4143s] #  C1     |      2|     0|      0|     0|      0|   0|      0|      2|
[05/28 17:46:58   4143s] #  Totals |      7|    17|      5|    21|     14|  11|      9|     84|
[05/28 17:46:58   4143s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:46:58   4143s] #
[05/28 17:46:58   4143s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4807.82 (MB), peak = 5025.71 (MB)
[05/28 17:46:58   4143s] #start 6th optimization iteration ...
[05/28 17:47:21   4166s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:47:21   4166s] #   number of violations = 78
[05/28 17:47:21   4166s] #
[05/28 17:47:21   4166s] #  By Layer and Type:
[05/28 17:47:21   4166s] #
[05/28 17:47:21   4166s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:47:21   4166s] #  -      | Short| MinStp| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:47:21   4166s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:47:21   4166s] #  M1     |    15|      3|    13|     10|      3|  11|      3|     58|
[05/28 17:47:21   4166s] #  M2     |     0|      4|     4|      1|      0|   3|      8|     20|
[05/28 17:47:21   4166s] #  Totals |    15|      7|    17|     11|      3|  14|     11|     78|
[05/28 17:47:21   4166s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:47:21   4166s] #
[05/28 17:47:21   4166s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4842.80 (MB), peak = 5151.63 (MB)
[05/28 17:47:21   4166s] #start 7th optimization iteration ...
[05/28 17:47:27   4172s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:47:27   4172s] #   number of violations = 79
[05/28 17:47:27   4172s] #
[05/28 17:47:27   4172s] #  By Layer and Type:
[05/28 17:47:27   4172s] #
[05/28 17:47:27   4172s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:27   4172s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:47:27   4172s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:27   4172s] #  M1     |      2|    18|      0|    17|     12|  10|      8|     67|
[05/28 17:47:27   4172s] #  M2     |      3|     0|      3|     3|      0|   1|      1|     11|
[05/28 17:47:27   4172s] #  C1     |      1|     0|      0|     0|      0|   0|      0|      1|
[05/28 17:47:27   4172s] #  Totals |      6|    18|      3|    20|     12|  11|      9|     79|
[05/28 17:47:27   4172s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:27   4172s] #
[05/28 17:47:27   4172s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4841.73 (MB), peak = 5151.63 (MB)
[05/28 17:47:27   4172s] #start 8th optimization iteration ...
[05/28 17:47:34   4179s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:47:34   4179s] #   number of violations = 74
[05/28 17:47:34   4179s] #
[05/28 17:47:34   4179s] #  By Layer and Type:
[05/28 17:47:34   4179s] #
[05/28 17:47:34   4179s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:34   4179s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:47:34   4179s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:34   4179s] #  M1     |      2|    18|      0|    14|     10|  11|      8|     63|
[05/28 17:47:34   4179s] #  M2     |      3|     0|      3|     2|      0|   2|      1|     11|
[05/28 17:47:34   4179s] #  Totals |      5|    18|      3|    16|     10|  13|      9|     74|
[05/28 17:47:34   4179s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:34   4179s] #
[05/28 17:47:34   4179s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4834.20 (MB), peak = 5151.63 (MB)
[05/28 17:47:34   4179s] #start 9th optimization iteration ...
[05/28 17:47:43   4188s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:47:43   4188s] #   number of violations = 68
[05/28 17:47:43   4188s] #
[05/28 17:47:43   4188s] #  By Layer and Type:
[05/28 17:47:43   4188s] #
[05/28 17:47:43   4188s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:43   4188s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:47:43   4188s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:43   4188s] #  M1     |      1|    19|      0|    12|      8|  11|      8|     59|
[05/28 17:47:43   4188s] #  M2     |      4|     0|      3|     1|      0|   0|      1|      9|
[05/28 17:47:43   4188s] #  Totals |      5|    19|      3|    13|      8|  11|      9|     68|
[05/28 17:47:43   4188s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:47:43   4188s] #
[05/28 17:47:43   4188s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4815.63 (MB), peak = 5151.63 (MB)
[05/28 17:47:43   4188s] #start 10th optimization iteration ...
[05/28 17:47:55   4200s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:47:55   4200s] #   number of violations = 74
[05/28 17:47:55   4200s] #
[05/28 17:47:55   4200s] #  By Layer and Type:
[05/28 17:47:55   4200s] #
[05/28 17:47:55   4200s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:47:55   4200s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:47:55   4200s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:47:55   4200s] #  M1     |      2|    15|    12|     10|      4|  13|      6|     62|
[05/28 17:47:55   4200s] #  M2     |      3|     0|     3|      1|      0|   0|      4|     11|
[05/28 17:47:55   4200s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:47:55   4200s] #  Totals |      5|    15|    15|     11|      4|  13|     11|     74|
[05/28 17:47:55   4200s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:47:55   4200s] #
[05/28 17:47:55   4201s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4812.52 (MB), peak = 5151.63 (MB)
[05/28 17:47:55   4201s] #start 11th optimization iteration ...
[05/28 17:48:11   4217s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:48:11   4217s] #   number of violations = 68
[05/28 17:48:11   4217s] #
[05/28 17:48:11   4217s] #  By Layer and Type:
[05/28 17:48:11   4217s] #
[05/28 17:48:11   4217s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:48:11   4217s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 17:48:11   4217s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:48:11   4217s] #  M1     |      2|    15|      4|    12|     10|  12|      4|     59|
[05/28 17:48:11   4217s] #  M2     |      3|     0|      0|     2|      0|   0|      4|      9|
[05/28 17:48:11   4217s] #  Totals |      5|    15|      4|    14|     10|  12|      8|     68|
[05/28 17:48:11   4217s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:48:11   4217s] #
[05/28 17:48:12   4217s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4844.67 (MB), peak = 5151.63 (MB)
[05/28 17:48:12   4217s] #start 12th optimization iteration ...
[05/28 17:48:31   4237s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:48:31   4237s] #   number of violations = 73
[05/28 17:48:31   4237s] #
[05/28 17:48:31   4237s] #  By Layer and Type:
[05/28 17:48:31   4237s] #
[05/28 17:48:31   4237s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:31   4237s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:48:31   4237s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:31   4237s] #  M1     |      2|    14|    13|     11|      4|  10|      5|     59|
[05/28 17:48:31   4237s] #  M2     |      3|     0|     3|      0|      0|   1|      6|     13|
[05/28 17:48:31   4237s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:48:31   4237s] #  Totals |      5|    14|    16|     11|      4|  11|     12|     73|
[05/28 17:48:31   4237s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:31   4237s] #
[05/28 17:48:31   4237s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4842.24 (MB), peak = 5151.63 (MB)
[05/28 17:48:31   4237s] #start 13th optimization iteration ...
[05/28 17:48:38   4243s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:48:38   4243s] #   number of violations = 60
[05/28 17:48:38   4243s] #
[05/28 17:48:38   4243s] #  By Layer and Type:
[05/28 17:48:38   4243s] #
[05/28 17:48:38   4243s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:48:38   4243s] #  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:48:38   4243s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:48:38   4243s] #  M1     |    17|      0|    10|      8|      3|   9|      4|     51|
[05/28 17:48:38   4243s] #  M2     |     0|      3|     2|      0|      0|   0|      3|      8|
[05/28 17:48:38   4243s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/28 17:48:38   4243s] #  Totals |    17|      3|    12|      8|      3|   9|      8|     60|
[05/28 17:48:38   4243s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 17:48:38   4243s] #
[05/28 17:48:38   4243s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4839.32 (MB), peak = 5151.63 (MB)
[05/28 17:48:38   4243s] #start 14th optimization iteration ...
[05/28 17:48:45   4251s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:48:45   4251s] #   number of violations = 64
[05/28 17:48:45   4251s] #
[05/28 17:48:45   4251s] #  By Layer and Type:
[05/28 17:48:45   4251s] #
[05/28 17:48:45   4251s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:45   4251s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:48:45   4251s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:45   4251s] #  M1     |      1|    18|    10|      8|      3|   9|      3|     52|
[05/28 17:48:45   4251s] #  M2     |      3|     0|     2|      0|      0|   2|      4|     11|
[05/28 17:48:45   4251s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:48:45   4251s] #  Totals |      4|    18|    12|      8|      3|  11|      8|     64|
[05/28 17:48:45   4251s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:45   4251s] #
[05/28 17:48:45   4251s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4830.52 (MB), peak = 5151.63 (MB)
[05/28 17:48:45   4251s] #start 15th optimization iteration ...
[05/28 17:48:55   4261s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:48:55   4261s] #   number of violations = 70
[05/28 17:48:55   4261s] #
[05/28 17:48:55   4261s] #  By Layer and Type:
[05/28 17:48:55   4261s] #
[05/28 17:48:55   4261s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:55   4261s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:48:55   4261s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:55   4261s] #  M1     |      1|    17|    10|      8|      4|  10|      5|     55|
[05/28 17:48:55   4261s] #  M2     |      4|     0|     3|      0|      0|   0|      5|     12|
[05/28 17:48:55   4261s] #  C1     |      0|     0|     0|      0|      0|   0|      3|      3|
[05/28 17:48:55   4261s] #  Totals |      5|    17|    13|      8|      4|  10|     13|     70|
[05/28 17:48:55   4261s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:48:55   4261s] #
[05/28 17:48:55   4261s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4822.31 (MB), peak = 5151.63 (MB)
[05/28 17:48:55   4261s] #start 16th optimization iteration ...
[05/28 17:49:12   4278s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:49:12   4278s] #   number of violations = 68
[05/28 17:49:12   4278s] #
[05/28 17:49:12   4278s] #  By Layer and Type:
[05/28 17:49:12   4278s] #
[05/28 17:49:12   4278s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:49:12   4278s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:49:12   4278s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:49:12   4278s] #  M1     |      2|    16|      0|    14|     11|  11|      6|     60|
[05/28 17:49:12   4278s] #  M2     |      2|     0|      3|     2|      0|   0|      1|      8|
[05/28 17:49:12   4278s] #  Totals |      4|    16|      3|    16|     11|  11|      7|     68|
[05/28 17:49:12   4278s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:49:12   4278s] #
[05/28 17:49:12   4278s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4827.05 (MB), peak = 5151.63 (MB)
[05/28 17:49:12   4278s] #start 17th optimization iteration ...
[05/28 17:49:29   4295s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:49:29   4295s] #   number of violations = 67
[05/28 17:49:29   4295s] #
[05/28 17:49:29   4295s] #  By Layer and Type:
[05/28 17:49:29   4295s] #
[05/28 17:49:29   4295s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:29   4295s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:49:29   4295s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:29   4295s] #  M1     |      1|    14|    11|     10|      4|  13|      3|     56|
[05/28 17:49:29   4295s] #  M2     |      3|     0|     2|      0|      0|   1|      5|     11|
[05/28 17:49:29   4295s] #  Totals |      4|    14|    13|     10|      4|  14|      8|     67|
[05/28 17:49:29   4295s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:29   4295s] #
[05/28 17:49:29   4295s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4832.89 (MB), peak = 5151.63 (MB)
[05/28 17:49:29   4295s] #start 18th optimization iteration ...
[05/28 17:49:50   4316s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:49:50   4316s] #   number of violations = 62
[05/28 17:49:50   4316s] #
[05/28 17:49:50   4316s] #  By Layer and Type:
[05/28 17:49:50   4316s] #
[05/28 17:49:50   4316s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:50   4316s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:49:50   4316s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:50   4316s] #  M1     |      2|    17|     9|      8|      4|   8|      2|     50|
[05/28 17:49:50   4316s] #  M2     |      3|     0|     2|      0|      0|   0|      5|     10|
[05/28 17:49:50   4316s] #  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
[05/28 17:49:50   4316s] #  Totals |      5|    17|    11|      8|      4|   8|      9|     62|
[05/28 17:49:50   4316s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:50   4316s] #
[05/28 17:49:50   4316s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4841.39 (MB), peak = 5151.63 (MB)
[05/28 17:49:50   4316s] #start 19th optimization iteration ...
[05/28 17:49:56   4321s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:49:56   4321s] #   number of violations = 61
[05/28 17:49:56   4321s] #
[05/28 17:49:56   4321s] #  By Layer and Type:
[05/28 17:49:56   4321s] #
[05/28 17:49:56   4321s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:56   4321s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:49:56   4321s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:56   4321s] #  M1     |      2|    17|     9|      8|      4|   8|      1|     49|
[05/28 17:49:56   4321s] #  M2     |      3|     0|     4|      0|      0|   0|      4|     11|
[05/28 17:49:56   4321s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:49:56   4321s] #  Totals |      5|    17|    13|      8|      4|   8|      6|     61|
[05/28 17:49:56   4321s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:49:56   4321s] #
[05/28 17:49:56   4321s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4840.65 (MB), peak = 5151.63 (MB)
[05/28 17:49:56   4321s] #start 20th optimization iteration ...
[05/28 17:50:03   4328s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:50:03   4328s] #   number of violations = 61
[05/28 17:50:03   4328s] #
[05/28 17:50:03   4328s] #  By Layer and Type:
[05/28 17:50:03   4328s] #
[05/28 17:50:03   4328s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:03   4328s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:50:03   4328s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:03   4328s] #  M1     |      1|    16|     9|      8|      4|   9|      2|     49|
[05/28 17:50:03   4329s] #  M2     |      3|     0|     2|      0|      0|   1|      4|     10|
[05/28 17:50:03   4329s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 17:50:03   4329s] #  Totals |      5|    16|    11|      8|      4|  10|      7|     61|
[05/28 17:50:03   4329s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:03   4329s] #
[05/28 17:50:03   4329s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4836.12 (MB), peak = 5151.63 (MB)
[05/28 17:50:03   4329s] #start 21th optimization iteration ...
[05/28 17:50:14   4340s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:50:14   4340s] #   number of violations = 69
[05/28 17:50:14   4340s] #
[05/28 17:50:14   4340s] #  By Layer and Type:
[05/28 17:50:14   4340s] #
[05/28 17:50:14   4340s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:14   4340s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:50:14   4340s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:14   4340s] #  M1     |      4|    13|    15|     12|      3|  12|      3|     62|
[05/28 17:50:14   4340s] #  M2     |      3|     0|     0|      0|      0|   0|      4|      7|
[05/28 17:50:14   4340s] #  Totals |      7|    13|    15|     12|      3|  12|      7|     69|
[05/28 17:50:14   4340s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:14   4340s] #
[05/28 17:50:14   4340s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4826.49 (MB), peak = 5151.63 (MB)
[05/28 17:50:14   4340s] #start 22th optimization iteration ...
[05/28 17:50:26   4352s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:50:26   4352s] #   number of violations = 61
[05/28 17:50:26   4352s] #
[05/28 17:50:26   4352s] #  By Layer and Type:
[05/28 17:50:26   4352s] #
[05/28 17:50:26   4352s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:26   4352s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:50:26   4352s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:26   4352s] #  M1     |      2|    16|     9|      8|      4|  10|      3|     52|
[05/28 17:50:26   4352s] #  M2     |      3|     0|     1|      0|      0|   0|      5|      9|
[05/28 17:50:26   4352s] #  Totals |      5|    16|    10|      8|      4|  10|      8|     61|
[05/28 17:50:26   4352s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:26   4352s] #
[05/28 17:50:26   4352s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4832.46 (MB), peak = 5151.63 (MB)
[05/28 17:50:26   4352s] #start 23th optimization iteration ...
[05/28 17:50:43   4369s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:50:43   4369s] #   number of violations = 61
[05/28 17:50:43   4369s] #
[05/28 17:50:43   4369s] #  By Layer and Type:
[05/28 17:50:43   4369s] #
[05/28 17:50:43   4369s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:43   4369s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:50:43   4369s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:43   4369s] #  M1     |      2|    16|     9|      8|      4|   9|      2|     50|
[05/28 17:50:43   4369s] #  M2     |      3|     0|     1|      0|      0|   0|      6|     10|
[05/28 17:50:43   4369s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:50:43   4369s] #  Totals |      5|    16|    10|      8|      4|   9|      9|     61|
[05/28 17:50:43   4369s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:50:43   4369s] #
[05/28 17:50:43   4369s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4831.86 (MB), peak = 5151.63 (MB)
[05/28 17:50:43   4369s] #start 24th optimization iteration ...
[05/28 17:51:03   4389s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:51:03   4389s] #   number of violations = 68
[05/28 17:51:03   4389s] #
[05/28 17:51:03   4389s] #  By Layer and Type:
[05/28 17:51:03   4389s] #
[05/28 17:51:03   4389s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:51:03   4389s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 17:51:03   4389s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:51:03   4389s] #  M1     |      2|    14|    12|     10|      4|  10|      4|     56|
[05/28 17:51:03   4389s] #  M2     |      4|     0|     1|      0|      0|   0|      6|     11|
[05/28 17:51:03   4389s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:51:03   4389s] #  Totals |      6|    14|    13|     10|      4|  10|     11|     68|
[05/28 17:51:03   4389s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:51:03   4389s] #
[05/28 17:51:03   4389s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4831.91 (MB), peak = 5151.63 (MB)
[05/28 17:51:03   4389s] #start 25th optimization iteration ...
[05/28 17:51:12   4398s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:51:12   4398s] #   number of violations = 58
[05/28 17:51:12   4398s] #
[05/28 17:51:12   4398s] #  By Layer and Type:
[05/28 17:51:12   4398s] #
[05/28 17:51:12   4398s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:12   4398s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:51:12   4398s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:12   4398s] #  M1     |      3|    17|      0|    10|      8|  10|      5|     53|
[05/28 17:51:12   4398s] #  M2     |      1|     0|      3|     1|      0|   0|      0|      5|
[05/28 17:51:12   4398s] #  Totals |      4|    17|      3|    11|      8|  10|      5|     58|
[05/28 17:51:12   4398s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:12   4398s] #
[05/28 17:51:12   4398s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4830.42 (MB), peak = 5151.63 (MB)
[05/28 17:51:12   4398s] #start 26th optimization iteration ...
[05/28 17:51:20   4406s] ### Gcell dirty-map stats: routing = 16.28%, dirty-area = 5.16%
[05/28 17:51:20   4406s] #   number of violations = 56
[05/28 17:51:20   4406s] #
[05/28 17:51:20   4406s] #  By Layer and Type:
[05/28 17:51:20   4406s] #
[05/28 17:51:20   4406s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:20   4406s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:51:20   4406s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:20   4406s] #  M1     |      2|    18|      0|     9|      7|   9|      5|     50|
[05/28 17:51:20   4406s] #  M2     |      1|     0|      3|     1|      0|   0|      1|      6|
[05/28 17:51:20   4406s] #  Totals |      3|    18|      3|    10|      7|   9|      6|     56|
[05/28 17:51:20   4406s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:20   4406s] #
[05/28 17:51:20   4406s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4824.93 (MB), peak = 5151.63 (MB)
[05/28 17:51:20   4406s] #start 27th optimization iteration ...
[05/28 17:51:32   4418s] ### Gcell dirty-map stats: routing = 16.37%, dirty-area = 5.16%
[05/28 17:51:32   4418s] #   number of violations = 55
[05/28 17:51:32   4418s] #
[05/28 17:51:32   4418s] #  By Layer and Type:
[05/28 17:51:32   4418s] #
[05/28 17:51:32   4418s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:32   4418s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:51:32   4418s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:32   4418s] #  M1     |      2|    18|      0|     7|      6|   7|      5|     45|
[05/28 17:51:32   4418s] #  M2     |      2|     0|      3|     3|      0|   0|      1|      9|
[05/28 17:51:32   4418s] #  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
[05/28 17:51:32   4418s] #  Totals |      4|    18|      3|    10|      6|   7|      7|     55|
[05/28 17:51:32   4418s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:32   4418s] #
[05/28 17:51:32   4418s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4816.27 (MB), peak = 5151.63 (MB)
[05/28 17:51:32   4418s] #start 28th optimization iteration ...
[05/28 17:51:45   4431s] ### Gcell dirty-map stats: routing = 16.38%, dirty-area = 5.16%
[05/28 17:51:45   4431s] #   number of violations = 64
[05/28 17:51:45   4431s] #
[05/28 17:51:45   4431s] #  By Layer and Type:
[05/28 17:51:45   4431s] #
[05/28 17:51:45   4431s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:45   4431s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 17:51:45   4431s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:45   4431s] #  M1     |      3|    16|      2|    11|      9|  11|      4|     56|
[05/28 17:51:45   4431s] #  M2     |      2|     0|      1|     0|      0|   0|      4|      7|
[05/28 17:51:45   4431s] #  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
[05/28 17:51:45   4431s] #  Totals |      5|    16|      3|    11|      9|  11|      9|     64|
[05/28 17:51:45   4431s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:51:45   4431s] #
[05/28 17:51:45   4431s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4811.91 (MB), peak = 5151.63 (MB)
[05/28 17:51:45   4431s] #start 29th optimization iteration ...
[05/28 17:52:00   4446s] ### Gcell dirty-map stats: routing = 16.43%, dirty-area = 5.16%
[05/28 17:52:00   4446s] #   number of violations = 69
[05/28 17:52:00   4446s] #
[05/28 17:52:00   4446s] #  By Layer and Type:
[05/28 17:52:00   4446s] #
[05/28 17:52:00   4446s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:52:00   4446s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 17:52:00   4446s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:52:00   4446s] #  M1     |      2|      0|    15|    10|      9|  11|      8|     55|
[05/28 17:52:00   4446s] #  M2     |      4|      3|     0|     1|      0|   1|      3|     12|
[05/28 17:52:00   4446s] #  C1     |      0|      1|     0|     0|      0|   0|      1|      2|
[05/28 17:52:00   4446s] #  Totals |      6|      4|    15|    11|      9|  12|     12|     69|
[05/28 17:52:00   4446s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 17:52:00   4446s] #
[05/28 17:52:00   4446s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4810.32 (MB), peak = 5151.63 (MB)
[05/28 17:52:00   4446s] #start 30th optimization iteration ...
[05/28 17:52:22   4468s] ### Gcell dirty-map stats: routing = 16.44%, dirty-area = 5.16%
[05/28 17:52:22   4468s] #   number of violations = 65
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #  By Layer and Type:
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:52:22   4468s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 17:52:22   4468s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:52:22   4468s] #  M1     |      2|    14|    11|     10|      4|  11|      3|     55|
[05/28 17:52:22   4468s] #  M2     |      3|     0|     1|      0|      0|   0|      5|      9|
[05/28 17:52:22   4468s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 17:52:22   4468s] #  Totals |      5|    14|    12|     10|      4|  11|      9|     65|
[05/28 17:52:22   4468s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4812.59 (MB), peak = 5151.63 (MB)
[05/28 17:52:22   4468s] #Complete Detail Routing.
[05/28 17:52:22   4468s] #Total wire length = 12863 um.
[05/28 17:52:22   4468s] #Total half perimeter of net bounding box = 11733 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER M1 = 58 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER M2 = 1645 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C1 = 3018 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C2 = 4002 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C3 = 2681 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C4 = 1437 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER JA = 0 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER QA = 0 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER QB = 0 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER LB = 0 um.
[05/28 17:52:22   4468s] #Total number of vias = 21703
[05/28 17:52:22   4468s] #Total number of multi-cut vias = 4823 ( 22.2%)
[05/28 17:52:22   4468s] #Total number of single cut vias = 16880 ( 77.8%)
[05/28 17:52:22   4468s] #Up-Via Summary (total 21703):
[05/28 17:52:22   4468s] #                   single-cut          multi-cut      Total
[05/28 17:52:22   4468s] #-----------------------------------------------------------
[05/28 17:52:22   4468s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/28 17:52:22   4468s] # M2              6452 ( 75.9%)      2046 ( 24.1%)       8498
[05/28 17:52:22   4468s] # C1              5562 ( 78.2%)      1548 ( 21.8%)       7110
[05/28 17:52:22   4468s] # C2              2792 ( 76.7%)       850 ( 23.3%)       3642
[05/28 17:52:22   4468s] # C3               613 ( 69.7%)       266 ( 30.3%)        879
[05/28 17:52:22   4468s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/28 17:52:22   4468s] #-----------------------------------------------------------
[05/28 17:52:22   4468s] #                16880 ( 77.8%)      4823 ( 22.2%)      21703 
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #Total number of DRC violations = 65
[05/28 17:52:22   4468s] ### Time Record (Detail Routing) is uninstalled.
[05/28 17:52:22   4468s] #Cpu time = 00:06:49
[05/28 17:52:22   4468s] #Elapsed time = 00:06:48
[05/28 17:52:22   4468s] #Increased memory = 49.84 (MB)
[05/28 17:52:22   4468s] #Total memory = 4812.59 (MB)
[05/28 17:52:22   4468s] #Peak memory = 5151.63 (MB)
[05/28 17:52:22   4468s] ### Time Record (Antenna Fixing) is installed.
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #start routing for process antenna violation fix ...
[05/28 17:52:22   4468s] ### Time Record (Data Preparation) is installed.
[05/28 17:52:22   4468s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:52:22   4468s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #  By Layer and Type:
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:52:22   4468s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/28 17:52:22   4468s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:52:22   4468s] #  M1     |      2|    14|      0|    11|     10|  11|      7|     55|
[05/28 17:52:22   4468s] #  M2     |      3|     0|      6|     1|      0|   0|      2|     12|
[05/28 17:52:22   4468s] #  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
[05/28 17:52:22   4468s] #  Totals |      5|    14|      6|    12|     10|  11|     10|     68|
[05/28 17:52:22   4468s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4812.93 (MB), peak = 5151.63 (MB)
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #Total wire length = 12863 um.
[05/28 17:52:22   4468s] #Total half perimeter of net bounding box = 11733 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER M1 = 58 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER M2 = 1645 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C1 = 3018 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C2 = 4002 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C3 = 2681 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C4 = 1437 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER JA = 0 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER QA = 0 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER QB = 0 um.
[05/28 17:52:22   4468s] #Total wire length on LAYER LB = 0 um.
[05/28 17:52:22   4468s] #Total number of vias = 21703
[05/28 17:52:22   4468s] #Total number of multi-cut vias = 4823 ( 22.2%)
[05/28 17:52:22   4468s] #Total number of single cut vias = 16880 ( 77.8%)
[05/28 17:52:22   4468s] #Up-Via Summary (total 21703):
[05/28 17:52:22   4468s] #                   single-cut          multi-cut      Total
[05/28 17:52:22   4468s] #-----------------------------------------------------------
[05/28 17:52:22   4468s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/28 17:52:22   4468s] # M2              6452 ( 75.9%)      2046 ( 24.1%)       8498
[05/28 17:52:22   4468s] # C1              5562 ( 78.2%)      1548 ( 21.8%)       7110
[05/28 17:52:22   4468s] # C2              2792 ( 76.7%)       850 ( 23.3%)       3642
[05/28 17:52:22   4468s] # C3               613 ( 69.7%)       266 ( 30.3%)        879
[05/28 17:52:22   4468s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/28 17:52:22   4468s] #-----------------------------------------------------------
[05/28 17:52:22   4468s] #                16880 ( 77.8%)      4823 ( 22.2%)      21703 
[05/28 17:52:22   4468s] #
[05/28 17:52:22   4468s] #Total number of DRC violations = 68
[05/28 17:52:22   4468s] #Total number of process antenna violations = 0
[05/28 17:52:22   4468s] #Total number of net violated process antenna rule = 0
[05/28 17:52:22   4468s] #
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] #Total wire length = 12863 um.
[05/28 17:52:23   4469s] #Total half perimeter of net bounding box = 11733 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER M1 = 58 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER M2 = 1645 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER C1 = 3018 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER C2 = 4002 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER C3 = 2681 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER C4 = 1437 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER C5 = 21 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER JA = 0 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER QA = 0 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER QB = 0 um.
[05/28 17:52:23   4469s] #Total wire length on LAYER LB = 0 um.
[05/28 17:52:23   4469s] #Total number of vias = 21703
[05/28 17:52:23   4469s] #Total number of multi-cut vias = 4823 ( 22.2%)
[05/28 17:52:23   4469s] #Total number of single cut vias = 16880 ( 77.8%)
[05/28 17:52:23   4469s] #Up-Via Summary (total 21703):
[05/28 17:52:23   4469s] #                   single-cut          multi-cut      Total
[05/28 17:52:23   4469s] #-----------------------------------------------------------
[05/28 17:52:23   4469s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/28 17:52:23   4469s] # M2              6452 ( 75.9%)      2046 ( 24.1%)       8498
[05/28 17:52:23   4469s] # C1              5562 ( 78.2%)      1548 ( 21.8%)       7110
[05/28 17:52:23   4469s] # C2              2792 ( 76.7%)       850 ( 23.3%)       3642
[05/28 17:52:23   4469s] # C3               613 ( 69.7%)       266 ( 30.3%)        879
[05/28 17:52:23   4469s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/28 17:52:23   4469s] #-----------------------------------------------------------
[05/28 17:52:23   4469s] #                16880 ( 77.8%)      4823 ( 22.2%)      21703 
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] #Total number of DRC violations = 68
[05/28 17:52:23   4469s] #Total number of process antenna violations = 0
[05/28 17:52:23   4469s] #Total number of net violated process antenna rule = 0
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] ### Gcell dirty-map stats: routing = 16.44%, dirty-area = 5.16%
[05/28 17:52:23   4469s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 17:52:23   4469s] #detailRoute Statistics:
[05/28 17:52:23   4469s] #Cpu time = 00:06:50
[05/28 17:52:23   4469s] #Elapsed time = 00:06:49
[05/28 17:52:23   4469s] #Increased memory = 50.19 (MB)
[05/28 17:52:23   4469s] #Total memory = 4812.93 (MB)
[05/28 17:52:23   4469s] #Peak memory = 5151.63 (MB)
[05/28 17:52:23   4469s] ### global_detail_route design signature (321): route=18407877 flt_obj=0 vio=1775018495 shield_wire=1
[05/28 17:52:23   4469s] ### Time Record (DB Export) is installed.
[05/28 17:52:23   4469s] ### export design design signature (322): route=18407877 fixed_route=1294941503 flt_obj=0 vio=1775018495 swire=282492057 shield_wire=1 net_attr=1695044558 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1128318800 inst_orient=1063745696 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/28 17:52:23   4469s] ### Time Record (DB Export) is uninstalled.
[05/28 17:52:23   4469s] ### Time Record (Post Callback) is installed.
[05/28 17:52:23   4469s] ### Time Record (Post Callback) is uninstalled.
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] #globalDetailRoute statistics:
[05/28 17:52:23   4469s] #Cpu time = 00:06:53
[05/28 17:52:23   4469s] #Elapsed time = 00:06:52
[05/28 17:52:23   4469s] #Increased memory = 19.31 (MB)
[05/28 17:52:23   4469s] #Total memory = 4734.13 (MB)
[05/28 17:52:23   4469s] #Peak memory = 5151.63 (MB)
[05/28 17:52:23   4469s] #Number of warnings = 45
[05/28 17:52:23   4469s] #Total number of warnings = 365
[05/28 17:52:23   4469s] #Number of fails = 0
[05/28 17:52:23   4469s] #Total number of fails = 0
[05/28 17:52:23   4469s] #Complete globalDetailRoute on Wed May 28 17:52:23 2025
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] ### import design signature (323): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:52:23   4469s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] #  Scalability Statistics
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] #-------------------------+---------+-------------+------------+
[05/28 17:52:23   4469s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/28 17:52:23   4469s] #-------------------------+---------+-------------+------------+
[05/28 17:52:23   4469s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 17:52:23   4469s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[05/28 17:52:23   4469s] #  Detail Routing         | 00:06:49|     00:06:48|         1.0|
[05/28 17:52:23   4469s] #  Antenna Fixing         | 00:00:01|     00:00:01|         1.0|
[05/28 17:52:23   4469s] #  Entire Command         | 00:06:53|     00:06:52|         1.0|
[05/28 17:52:23   4469s] #-------------------------+---------+-------------+------------+
[05/28 17:52:23   4469s] #
[05/28 17:52:23   4469s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:06:53.5/0:06:52.3 (1.0), totSession cpu/real = 1:14:30.9/1:20:34.2 (0.9), mem = 5186.5M
[05/28 17:52:23   4469s] 
[05/28 17:52:23   4469s] =============================================================================================
[05/28 17:52:23   4469s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.10-p003_1
[05/28 17:52:23   4469s] =============================================================================================
[05/28 17:52:23   4469s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:52:23   4469s] ---------------------------------------------------------------------------------------------
[05/28 17:52:23   4469s] [ GlobalRoute            ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:52:23   4469s] [ DetailRoute            ]      1   0:06:47.7  (  98.9 % )     0:06:47.7 /  0:06:48.8    1.0
[05/28 17:52:23   4469s] [ MISC                   ]          0:00:04.3  (   1.0 % )     0:00:04.3 /  0:00:04.3    1.0
[05/28 17:52:23   4469s] ---------------------------------------------------------------------------------------------
[05/28 17:52:23   4469s]  EcoRoute #1 TOTAL                  0:06:52.3  ( 100.0 % )     0:06:52.3 /  0:06:53.5    1.0
[05/28 17:52:23   4469s] ---------------------------------------------------------------------------------------------
[05/28 17:52:23   4469s] 
[05/28 17:52:23   4469s] **optDesign ... cpu = 0:15:10, real = 0:15:11, mem = 4733.1M, totSessionCpu=1:14:31 **
[05/28 17:52:23   4469s] New Signature Flow (restoreNanoRouteOptions) ....
[05/28 17:52:23   4469s] Begin: Collecting metrics
[05/28 17:52:23   4470s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |    49.142 | 49.142 |   0 |        9.88 |            |              |                |               | 0:00:14  |        5090 |    0 |   0 |
| hold_fixing       |           | 49.142 |   0 |       17.21 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:04  |        5173 |      |     |
| pre_route_summary |    49.142 | 49.142 |   0 |       10.14 |            |              |                |               | 0:00:01  |        5157 |    0 |   0 |
| eco_route         |           |        |     |             |            |              |                |               | 0:06:52  |        5170 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:52:24   4470s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=5046.3M, current mem=4733.1M)

[05/28 17:52:24   4470s] End: Collecting metrics
[05/28 17:52:24   4470s] **INFO: flowCheckPoint #12 PostEcoSummary
[05/28 17:52:24   4470s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 17:52:24   4470s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/28 17:52:24   4470s] eee: pegSigSF=1.070000
[05/28 17:52:24   4470s] Initializing multi-corner resistance tables ...
[05/28 17:52:24   4470s] eee: Grid unit RC data computation started
[05/28 17:52:24   4470s] eee: Grid unit RC data computation completed
[05/28 17:52:24   4470s] eee: l=1 avDens=0.004176 usedTrk=77.111481 availTrk=18467.169351 sigTrk=77.111481
[05/28 17:52:24   4470s] eee: l=2 avDens=0.041619 usedTrk=320.254443 availTrk=7695.000000 sigTrk=320.254443
[05/28 17:52:24   4470s] eee: l=3 avDens=0.129387 usedTrk=558.953888 availTrk=4320.000000 sigTrk=558.953888
[05/28 17:52:24   4470s] eee: l=4 avDens=0.176468 usedTrk=741.163517 availTrk=4200.000000 sigTrk=741.163517
[05/28 17:52:24   4470s] eee: l=5 avDens=0.135661 usedTrk=496.517965 availTrk=3660.000000 sigTrk=496.517965
[05/28 17:52:24   4470s] eee: l=6 avDens=0.080662 usedTrk=266.183333 availTrk=3300.000000 sigTrk=266.183333
[05/28 17:52:24   4470s] eee: l=7 avDens=0.003840 usedTrk=3.916667 availTrk=1020.000000 sigTrk=3.916667
[05/28 17:52:24   4470s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:52:24   4470s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:52:24   4470s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:52:24   4470s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 17:52:24   4470s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 17:52:24   4470s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.256494 uaWl=1.000000 uaWlH=0.627300 aWlH=0.000000 lMod=0 pMax=0.915500 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 17:52:24   4470s] eee: NetCapCache creation started. (Current Mem: 5186.500M) 
[05/28 17:52:24   4470s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5186.500M) 
[05/28 17:52:24   4470s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/28 17:52:24   4470s] eee: Metal Layers Info:
[05/28 17:52:24   4470s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:52:24   4470s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 17:52:24   4470s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:52:24   4470s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 17:52:24   4470s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 17:52:24   4470s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 17:52:24   4470s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 17:52:24   4470s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 17:52:24   4470s] #To increase the message display limit, refer to the product command reference manual.
[05/28 17:52:24   4470s] ### Net info: total nets: 3480
[05/28 17:52:24   4470s] ### Net info: dirty nets: 0
[05/28 17:52:24   4470s] ### Net info: marked as disconnected nets: 0
[05/28 17:52:24   4470s] ### Net info: fully routed nets: 3478
[05/28 17:52:24   4470s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 17:52:24   4470s] ### Net info: unrouted nets: 0
[05/28 17:52:24   4470s] ### Net info: re-extraction nets: 0
[05/28 17:52:24   4470s] ### Net info: ignored nets: 0
[05/28 17:52:24   4470s] ### Net info: skip routing nets: 0
[05/28 17:52:24   4470s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:24   4470s] ### import design signature (324): route=94230502 fixed_route=94230502 flt_obj=0 vio=410658428 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/28 17:52:24   4470s] #Extract in post route mode
[05/28 17:52:24   4470s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 17:52:24   4470s] #Fast data preparation for tQuantus.
[05/28 17:52:24   4470s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:24   4470s] #Start routing data preparation on Wed May 28 17:52:24 2025
[05/28 17:52:24   4470s] #
[05/28 17:52:24   4470s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:24   4470s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:24   4470s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 17:52:24   4470s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 17:52:24   4470s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:52:24   4470s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:52:24   4470s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:52:24   4470s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:52:24   4470s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 17:52:24   4470s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 17:52:24   4470s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:52:24   4470s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 17:52:24   4470s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 17:52:24   4470s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 17:52:24   4470s] #Regenerating Ggrids automatically.
[05/28 17:52:24   4470s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:52:24   4470s] #Using automatically generated G-grids.
[05/28 17:52:24   4470s] #Done routing data preparation.
[05/28 17:52:24   4470s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4726.96 (MB), peak = 5151.63 (MB)
[05/28 17:52:24   4470s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:24   4470s] #Start routing data preparation on Wed May 28 17:52:24 2025
[05/28 17:52:24   4470s] #
[05/28 17:52:24   4470s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:24   4470s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:24   4470s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 17:52:24   4470s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 17:52:24   4470s] #pin_access_rlayer=3(C1)
[05/28 17:52:24   4470s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 17:52:24   4470s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 17:52:24   4470s] #enable_dpt_layer_shield=F
[05/28 17:52:24   4470s] #has_line_end_grid=F
[05/28 17:52:24   4470s] #Regenerating Ggrids automatically.
[05/28 17:52:24   4470s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 17:52:24   4470s] #Using automatically generated G-grids.
[05/28 17:52:26   4472s] #Done routing data preparation.
[05/28 17:52:26   4472s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4735.38 (MB), peak = 5151.63 (MB)
[05/28 17:52:26   4472s] #
[05/28 17:52:26   4472s] #Start tQuantus RC extraction...
[05/28 17:52:26   4472s] #Start building rc corner(s)...
[05/28 17:52:26   4472s] #Number of RC Corner = 2
[05/28 17:52:26   4472s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 17:52:26   4472s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 17:52:26   4472s] #(i=11, n=11 2000)
[05/28 17:52:26   4472s] #M1 -> M1 (1)
[05/28 17:52:26   4472s] #M2 -> M2 (2)
[05/28 17:52:26   4472s] #C1 -> C1 (3)
[05/28 17:52:26   4472s] #C2 -> C2 (4)
[05/28 17:52:26   4472s] #C3 -> C3 (5)
[05/28 17:52:26   4472s] #C4 -> C4 (6)
[05/28 17:52:26   4472s] #C5 -> C5 (7)
[05/28 17:52:26   4472s] #JA -> JA (8)
[05/28 17:52:26   4472s] #QA -> QA (9)
[05/28 17:52:26   4472s] #QB -> QB (10)
[05/28 17:52:26   4472s] #LB -> LB (11)
[05/28 17:52:27   4473s] #SADV-On
[05/28 17:52:27   4473s] # Corner(s) : 
[05/28 17:52:27   4473s] #rc_fast [25.00] 
[05/28 17:52:27   4473s] #rc_slow [25.00]
[05/28 17:52:29   4475s] # Corner id: 0
[05/28 17:52:29   4475s] # Layout Scale: 1.000000
[05/28 17:52:29   4475s] # Has Metal Fill model: yes
[05/28 17:52:29   4475s] # Temperature was set
[05/28 17:52:29   4475s] # Temperature : 25.000000
[05/28 17:52:29   4475s] # Ref. Temp   : 25.000000
[05/28 17:52:29   4475s] # Corner id: 1
[05/28 17:52:29   4475s] # Layout Scale: 1.000000
[05/28 17:52:29   4475s] # Has Metal Fill model: yes
[05/28 17:52:29   4475s] # Temperature was set
[05/28 17:52:29   4475s] # Temperature : 25.000000
[05/28 17:52:29   4475s] # Ref. Temp   : 25.000000
[05/28 17:52:29   4475s] #total pattern=286 [22, 2124]
[05/28 17:52:29   4475s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 17:52:29   4475s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 17:52:29   4475s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 17:52:29   4475s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 17:52:29   4475s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 17:52:29   4475s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 17:52:29   4475s] #number model r/c [2,2] [22,2124] read
[05/28 17:52:30   4475s] #0 rcmodel(s) requires rebuild
[05/28 17:52:30   4475s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4744.19 (MB), peak = 5151.63 (MB)
[05/28 17:52:30   4475s] #Finish check_net_pin_list step Enter extract
[05/28 17:52:30   4475s] #Start init net ripin tree building
[05/28 17:52:30   4475s] #Finish init net ripin tree building
[05/28 17:52:30   4475s] #Cpu time = 00:00:00
[05/28 17:52:30   4475s] #Elapsed time = 00:00:00
[05/28 17:52:30   4475s] #Increased memory = 0.00 (MB)
[05/28 17:52:30   4475s] #Total memory = 4744.19 (MB)
[05/28 17:52:30   4475s] #Peak memory = 5151.63 (MB)
[05/28 17:52:30   4475s] #begin processing metal fill model file
[05/28 17:52:30   4475s] #end processing metal fill model file
[05/28 17:52:30   4475s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:30   4475s] #Length limit = 200 pitches
[05/28 17:52:30   4475s] #opt mode = 2
[05/28 17:52:30   4475s] #Finish check_net_pin_list step Fix net pin list
[05/28 17:52:30   4475s] #Start generate extraction boxes.
[05/28 17:52:30   4475s] #
[05/28 17:52:30   4475s] #Extract using 30 x 30 Hboxes
[05/28 17:52:30   4475s] #4x4 initial hboxes
[05/28 17:52:30   4475s] #Use area based hbox pruning.
[05/28 17:52:30   4475s] #0/0 hboxes pruned.
[05/28 17:52:30   4475s] #Complete generating extraction boxes.
[05/28 17:52:30   4475s] #Start step Extraction
[05/28 17:52:30   4475s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 17:52:30   4475s] #Process 0 special clock nets for rc extraction
[05/28 17:52:30   4475s] #Total 3478 nets were built. 3 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 17:52:32   4477s] #Run Statistics for Extraction:
[05/28 17:52:32   4477s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[05/28 17:52:32   4477s] #   Increased memory =    18.53 (MB), total memory =  4762.79 (MB), peak memory =  5151.63 (MB)
[05/28 17:52:32   4477s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d
[05/28 17:52:32   4477s] #Finish registering nets and terms for rcdb.
[05/28 17:52:32   4477s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4754.62 (MB), peak = 5151.63 (MB)
[05/28 17:52:32   4477s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:32   4477s] #RC Statistics: 9920 Res, 4469 Ground Cap, 5 XCap (Edge to Edge)
[05/28 17:52:32   4477s] #RC V/H edge ratio: 0.16, Avg V/H Edge Length: 971.97 (3340), Avg L-Edge Length: 3220.12 (5353)
[05/28 17:52:32   4477s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d.
[05/28 17:52:32   4477s] #Start writing RC data.
[05/28 17:52:32   4477s] #Finish writing RC data
[05/28 17:52:32   4477s] #Finish writing rcdb with 13416 nodes, 9938 edges, and 14 xcaps
[05/28 17:52:32   4477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4751.16 (MB), peak = 5151.63 (MB)
[05/28 17:52:32   4477s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d' ...
[05/28 17:52:32   4477s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d' for reading (mem: 5224.137M)
[05/28 17:52:32   4477s] Reading RCDB with compressed RC data.
[05/28 17:52:32   4477s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d' for content verification (mem: 5224.137M)
[05/28 17:52:32   4477s] Reading RCDB with compressed RC data.
[05/28 17:52:32   4477s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d': 0 access done (mem: 5224.137M)
[05/28 17:52:32   4477s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d': 0 access done (mem: 5224.137M)
[05/28 17:52:32   4477s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5224.137M)
[05/28 17:52:32   4477s] Following multi-corner parasitics specified:
[05/28 17:52:32   4477s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d (rcdb)
[05/28 17:52:32   4477s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d' for reading (mem: 5224.137M)
[05/28 17:52:32   4477s] Reading RCDB with compressed RC data.
[05/28 17:52:32   4477s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d specified
[05/28 17:52:32   4477s] Cell TOP, hinst 
[05/28 17:52:32   4477s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d) for hinst (top) of cell (TOP);
[05/28 17:52:33   4477s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d': 0 access done (mem: 5224.137M)
[05/28 17:52:33   4477s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5224.137M)
[05/28 17:52:33   4477s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fYpva.rcdb.d/TOP.rcdb.d' for reading (mem: 5224.137M)
[05/28 17:52:33   4477s] Reading RCDB with compressed RC data.
[05/28 17:52:33   4478s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fYpva.rcdb.d/TOP.rcdb.d': 0 access done (mem: 5224.137M)
[05/28 17:52:33   4478s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=5224.137M)
[05/28 17:52:33   4478s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5224.137M)
[05/28 17:52:33   4478s] #
[05/28 17:52:33   4478s] #Restore RCDB.
[05/28 17:52:33   4478s] #
[05/28 17:52:33   4478s] #Complete tQuantus RC extraction.
[05/28 17:52:33   4478s] #Cpu time = 00:00:06
[05/28 17:52:33   4478s] #Elapsed time = 00:00:08
[05/28 17:52:33   4478s] #Increased memory = 15.84 (MB)
[05/28 17:52:33   4478s] #Total memory = 4751.22 (MB)
[05/28 17:52:33   4478s] #Peak memory = 5151.63 (MB)
[05/28 17:52:33   4478s] #
[05/28 17:52:33   4478s] #3 inserted nodes are removed
[05/28 17:52:33   4478s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 17:52:33   4478s] ### export design design signature (326): route=248636948 fixed_route=248636948 flt_obj=0 vio=410658428 swire=282492057 shield_wire=1 net_attr=1884626234 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/28 17:52:33   4478s] ### import design signature (327): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 17:52:33   4478s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:33   4478s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:33   4478s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:33   4478s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 17:52:33   4478s] #Start Design Signature (0)
[05/28 17:52:33   4478s] #Finish Inst Signature in MT(62675715)
[05/28 17:52:33   4478s] #Finish Net Signature in MT(89830764)
[05/28 17:52:33   4478s] #Finish SNet Signature in MT (142021973)
[05/28 17:52:33   4478s] #Run time and memory report for RC extraction:
[05/28 17:52:33   4478s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 17:52:33   4478s] #Run Statistics for snet signature:
[05/28 17:52:33   4478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:52:33   4478s] #   Increased memory =     0.00 (MB), total memory =  4726.37 (MB), peak memory =  5151.63 (MB)
[05/28 17:52:33   4478s] #Run Statistics for Net Final Signature:
[05/28 17:52:33   4478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:52:33   4478s] #   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
[05/28 17:52:33   4478s] #Run Statistics for Net launch:
[05/28 17:52:33   4478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:52:33   4478s] #   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
[05/28 17:52:33   4478s] #Run Statistics for Net init_dbsNet_slist:
[05/28 17:52:33   4478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:52:33   4478s] #   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
[05/28 17:52:33   4478s] #Run Statistics for net signature:
[05/28 17:52:33   4478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:52:33   4478s] #   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
[05/28 17:52:33   4478s] #Run Statistics for inst signature:
[05/28 17:52:33   4478s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 17:52:33   4478s] #   Increased memory =    -0.78 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
[05/28 17:52:33   4478s] **optDesign ... cpu = 0:15:19, real = 0:15:21, mem = 4726.4M, totSessionCpu=1:14:40 **
[05/28 17:52:33   4478s] Starting delay calculation for Setup views
[05/28 17:52:34   4479s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:52:34   4479s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 17:52:34   4479s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:52:38   4480s] #################################################################################
[05/28 17:52:38   4480s] # Design Stage: PostRoute
[05/28 17:52:38   4480s] # Design Name: TOP
[05/28 17:52:38   4480s] # Design Mode: 22nm
[05/28 17:52:38   4480s] # Analysis Mode: MMMC OCV 
[05/28 17:52:38   4480s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:52:38   4480s] # Signoff Settings: SI On 
[05/28 17:52:38   4480s] #################################################################################
[05/28 17:52:38   4480s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:52:38   4480s] Setting infinite Tws ...
[05/28 17:52:38   4480s] First Iteration Infinite Tw... 
[05/28 17:52:38   4480s] Calculate early delays in OCV mode...
[05/28 17:52:38   4481s] Calculate late delays in OCV mode...
[05/28 17:52:38   4481s] Topological Sorting (REAL = 0:00:00.0, MEM = 5223.3M, InitMEM = 5223.3M)
[05/28 17:52:38   4481s] Start delay calculation (fullDC) (1 T). (MEM=4206.49)
[05/28 17:52:38   4481s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 17:52:38   4481s] End AAE Lib Interpolated Model. (MEM=5223.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:52:38   4481s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fYpva.rcdb.d/TOP.rcdb.d' for reading (mem: 5223.301M)
[05/28 17:52:38   4481s] Reading RCDB with compressed RC data.
[05/28 17:52:38   4481s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5223.3M)
[05/28 17:52:39   4481s] Total number of fetched objects 3478
[05/28 17:52:39   4481s] AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
[05/28 17:52:39   4481s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:52:39   4481s] End delay calculation. (MEM=4215.26 CPU=0:00:00.7 REAL=0:00:01.0)
[05/28 17:52:39   4481s] End delay calculation (fullDC). (MEM=4215.26 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 17:52:39   4481s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:52:39   4481s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 5268.1M) ***
[05/28 17:52:39   4482s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5276.1M)
[05/28 17:52:39   4482s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:52:39   4482s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5276.1M)
[05/28 17:52:39   4482s] Starting SI iteration 2
[05/28 17:52:39   4482s] Calculate early delays in OCV mode...
[05/28 17:52:39   4482s] Calculate late delays in OCV mode...
[05/28 17:52:39   4482s] Start delay calculation (fullDC) (1 T). (MEM=4215.11)
[05/28 17:52:39   4482s] End AAE Lib Interpolated Model. (MEM=5197.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:52:39   4482s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:52:39   4482s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3478. 
[05/28 17:52:39   4482s] Total number of fetched objects 3478
[05/28 17:52:39   4482s] AAE_INFO-618: Total number of nets in the design is 3480,  0.0 percent of the nets selected for SI analysis
[05/28 17:52:39   4482s] End delay calculation. (MEM=4217.13 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 17:52:39   4482s] End delay calculation (fullDC). (MEM=4217.13 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:52:39   4482s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5247.3M) ***
[05/28 17:52:40   4482s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:07.0 totSessionCpu=1:14:44 mem=5255.3M)
[05/28 17:52:40   4482s] End AAE Lib Interpolated Model. (MEM=5255.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:52:40   4482s] ** INFO: Initializing Glitch Interface
[05/28 17:52:40   4482s] Cell TOP LLGs are deleted
[05/28 17:52:40   4482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:40   4482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:40   4482s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5255.3M, EPOCH TIME: 1748469160.202513
[05/28 17:52:40   4482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:40   4482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:40   4482s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5255.3M, EPOCH TIME: 1748469160.203465
[05/28 17:52:40   4482s] Max number of tech site patterns supported in site array is 256.
[05/28 17:52:40   4482s] Core basic site is GF22_DST
[05/28 17:52:40   4482s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 17:52:40   4482s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 17:52:40   4482s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/28 17:52:40   4482s] SiteArray: use 995,328 bytes
[05/28 17:52:40   4482s] SiteArray: current memory after site array memory allocation 5256.3M
[05/28 17:52:40   4482s] SiteArray: FP blocked sites are writable
[05/28 17:52:40   4482s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5256.3M, EPOCH TIME: 1748469160.390611
[05/28 17:52:40   4482s] Process 585 wires and vias for routing blockage analysis
[05/28 17:52:40   4482s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:5256.3M, EPOCH TIME: 1748469160.390816
[05/28 17:52:40   4482s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/28 17:52:40   4482s] Atter site array init, number of instance map data is 0.
[05/28 17:52:40   4482s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.264, MEM:5256.3M, EPOCH TIME: 1748469160.467804
[05/28 17:52:40   4482s] 
[05/28 17:52:40   4482s] 
[05/28 17:52:40   4482s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:52:40   4482s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.268, MEM:5256.3M, EPOCH TIME: 1748469160.470979
[05/28 17:52:40   4482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:40   4482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:40   4483s] ** INFO: Initializing Glitch Interface
[05/28 17:52:40   4483s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------

[05/28 17:52:40   4483s] **optDesign ... cpu = 0:15:24, real = 0:15:28, mem = 4218.0M, totSessionCpu=1:14:44 **
[05/28 17:52:40   4483s] Begin: Collecting metrics
[05/28 17:52:40   4483s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.142 | 49.142 |   0 |        9.88 |            |              |                |               | 0:00:14  |        5090 |    0 |   0 |
| hold_fixing        |           | 49.142 |   0 |       17.21 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:04  |        5173 |      |     |
| pre_route_summary  |    49.142 | 49.142 |   0 |       10.14 |            |              |                |               | 0:00:01  |        5157 |    0 |   0 |
| eco_route          |           |        |     |             |            |              |                |               | 0:06:52  |        5170 |      |     |
| post_route_summary |    49.140 | 49.140 |   0 |       10.14 |            |              |                |               | 0:00:07  |        5222 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:52:40   4483s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4778.8M, current mem=4218.0M)

[05/28 17:52:40   4483s] End: Collecting metrics
[05/28 17:52:40   4483s] Executing marking Critical Nets1
[05/28 17:52:40   4483s] ** INFO: Initializing Glitch Interface
[05/28 17:52:40   4483s] ** INFO: Initializing Glitch Cache
[05/28 17:52:40   4483s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/28 17:52:40   4483s] **INFO: flowCheckPoint #13 OptimizationRecovery
[05/28 17:52:40   4483s] Running postRoute recovery in postEcoRoute mode
[05/28 17:52:40   4483s] **optDesign ... cpu = 0:15:24, real = 0:15:28, mem = 4218.0M, totSessionCpu=1:14:44 **
[05/28 17:52:40   4483s] ** INFO: Initializing Glitch Interface
[05/28 17:52:40   4483s]   Timing/DRV Snapshot: (TGT)
[05/28 17:52:40   4483s]      Weighted WNS: 0.000
[05/28 17:52:40   4483s]       All  PG WNS: 0.000
[05/28 17:52:40   4483s]       High PG WNS: 0.000
[05/28 17:52:40   4483s]       All  PG TNS: 0.000
[05/28 17:52:40   4483s]       High PG TNS: 0.000
[05/28 17:52:40   4483s]       Low  PG TNS: 0.000
[05/28 17:52:40   4483s]          Tran DRV: 0 (0)
[05/28 17:52:40   4483s]           Cap DRV: 0 (0)
[05/28 17:52:40   4483s]        Fanout DRV: 0 (0)
[05/28 17:52:40   4483s]            Glitch: 0 (0)
[05/28 17:52:40   4483s]    Category Slack: { [L, 49.140] [H, 49.379] }
[05/28 17:52:40   4483s] 
[05/28 17:52:40   4483s] Checking setup slack degradation ...
[05/28 17:52:40   4483s] 
[05/28 17:52:40   4483s] Recovery Manager:
[05/28 17:52:40   4483s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 17:52:40   4483s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 17:52:40   4483s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/28 17:52:40   4483s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/28 17:52:40   4483s] 
[05/28 17:52:40   4483s] Checking DRV degradation...
[05/28 17:52:40   4483s] 
[05/28 17:52:40   4483s] Recovery Manager:
[05/28 17:52:40   4483s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:52:40   4483s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:52:40   4483s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:52:40   4483s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 17:52:40   4483s] 
[05/28 17:52:40   4483s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 17:52:40   4483s] ** INFO Cleaning up Glitch Interface
[05/28 17:52:40   4483s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5222.68M, totSessionCpu=1:14:44).
[05/28 17:52:40   4483s] **optDesign ... cpu = 0:15:24, real = 0:15:28, mem = 4218.0M, totSessionCpu=1:14:44 **
[05/28 17:52:40   4483s] 
[05/28 17:52:40   4483s] Latch borrow mode reset to max_borrow
[05/28 17:52:41   4483s] **INFO: flowCheckPoint #14 FinalSummary
[05/28 17:52:41   4483s] <optDesign CMD> Restore Using all VT Cells
[05/28 17:52:41   4483s] OPTC: user 20.0
[05/28 17:52:41   4483s] Reported timing to dir ./timingReports
[05/28 17:52:41   4483s] **optDesign ... cpu = 0:15:24, real = 0:15:29, mem = 4217.6M, totSessionCpu=1:14:45 **
[05/28 17:52:41   4483s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5214.7M, EPOCH TIME: 1748469161.475927
[05/28 17:52:41   4483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:41   4483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:41   4484s] 
[05/28 17:52:41   4484s] 
[05/28 17:52:41   4484s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 17:52:41   4484s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.246, MEM:5214.7M, EPOCH TIME: 1748469161.722344
[05/28 17:52:41   4484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:41   4484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:41   4484s] Saving timing graph ...
[05/28 17:52:42   4484s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/opt_timing_graph_2IP3Mt
[05/28 17:52:42   4484s] Disk Usage:
[05/28 17:52:42   4484s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:52:42   4484s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35592320 121694080  23% /users/ssokolovskiy
[05/28 17:52:42   4484s] Done save timing graph
[05/28 17:52:42   4484s] Disk Usage:
[05/28 17:52:42   4484s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 17:52:42   4484s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35592320 121694080  23% /users/ssokolovskiy
[05/28 17:52:42   4484s] 
[05/28 17:52:42   4484s] TimeStamp Deleting Cell Server Begin ...
[05/28 17:52:42   4484s] 
[05/28 17:52:42   4484s] TimeStamp Deleting Cell Server End ...
[05/28 17:52:42   4484s] Starting delay calculation for Hold views
[05/28 17:52:43   4485s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 17:52:43   4485s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 17:52:43   4485s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 17:52:46   4486s] #################################################################################
[05/28 17:52:46   4486s] # Design Stage: PostRoute
[05/28 17:52:46   4486s] # Design Name: TOP
[05/28 17:52:46   4486s] # Design Mode: 22nm
[05/28 17:52:46   4486s] # Analysis Mode: MMMC OCV 
[05/28 17:52:46   4486s] # Parasitics Mode: SPEF/RCDB 
[05/28 17:52:46   4486s] # Signoff Settings: SI On 
[05/28 17:52:46   4486s] #################################################################################
[05/28 17:52:46   4486s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:52:46   4486s] Setting infinite Tws ...
[05/28 17:52:46   4486s] First Iteration Infinite Tw... 
[05/28 17:52:46   4486s] Calculate late delays in OCV mode...
[05/28 17:52:46   4486s] Calculate early delays in OCV mode...
[05/28 17:52:46   4486s] Topological Sorting (REAL = 0:00:00.0, MEM = 5237.1M, InitMEM = 5237.1M)
[05/28 17:52:46   4486s] Start delay calculation (fullDC) (1 T). (MEM=4239.54)
[05/28 17:52:46   4486s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 17:52:46   4486s] End AAE Lib Interpolated Model. (MEM=5237.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:52:47   4487s] Total number of fetched objects 3478
[05/28 17:52:47   4487s] AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
[05/28 17:52:47   4487s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:52:47   4487s] End delay calculation. (MEM=4248.76 CPU=0:00:00.7 REAL=0:00:00.0)
[05/28 17:52:47   4487s] End delay calculation (fullDC). (MEM=4248.76 CPU=0:00:00.9 REAL=0:00:01.0)
[05/28 17:52:47   4487s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/28 17:52:47   4487s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 5259.2M) ***
[05/28 17:52:47   4487s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5267.2M)
[05/28 17:52:47   4487s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 17:52:47   4487s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5267.2M)
[05/28 17:52:47   4487s] Starting SI iteration 2
[05/28 17:52:48   4488s] Calculate late delays in OCV mode...
[05/28 17:52:48   4488s] Calculate early delays in OCV mode...
[05/28 17:52:48   4488s] Start delay calculation (fullDC) (1 T). (MEM=4212.6)
[05/28 17:52:48   4488s] End AAE Lib Interpolated Model. (MEM=5190.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:52:48   4488s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 17:52:48   4488s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3478. 
[05/28 17:52:48   4488s] Total number of fetched objects 3478
[05/28 17:52:48   4488s] AAE_INFO-618: Total number of nets in the design is 3480,  0.3 percent of the nets selected for SI analysis
[05/28 17:52:48   4488s] End delay calculation. (MEM=4213.07 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 17:52:48   4488s] End delay calculation (fullDC). (MEM=4213.07 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 17:52:48   4488s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5240.5M) ***
[05/28 17:52:48   4488s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:06.0 totSessionCpu=1:14:49 mem=5248.5M)
[05/28 17:52:49   4488s] Restoring timing graph ...
[05/28 17:52:50   4490s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/28 17:52:50   4490s] Done restore timing graph
[05/28 17:52:51   4490s] ** INFO: Initializing Glitch Interface
[05/28 17:52:52   4491s] ** INFO: Initializing Glitch Interface
[05/28 17:52:53   4491s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------

[05/28 17:52:53   4491s] *** Final Summary (holdfix) CPU=0:00:07.3, REAL=0:00:12.0, MEM=5259.4M
[05/28 17:52:53   4491s] Begin: Collecting metrics
[05/28 17:52:53   4491s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 17:52:53   4491s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 17:52:53      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.4M
[05/28 17:52:53      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4218.0M, current mem=3768.1M)
[05/28 17:52:53      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3802.5M, current mem=3794.7M)
[05/28 17:52:54      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.4M
[05/28 17:52:54      0s] 
[05/28 17:52:54      0s] =============================================================================================
[05/28 17:52:54      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.10-p003_1
[05/28 17:52:54      0s] =============================================================================================
[05/28 17:52:54      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:52:54      0s] ---------------------------------------------------------------------------------------------
[05/28 17:52:54      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:52:54      0s] ---------------------------------------------------------------------------------------------
[05/28 17:52:54      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:52:54      0s] ---------------------------------------------------------------------------------------------
[05/28 17:52:54      0s] 

[05/28 17:52:54   4491s]  
_______________________________________________________________________
[05/28 17:52:54   4491s]  ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:52:54   4491s] | Snapshot           | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
[05/28 17:52:54   4491s] |                    | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
[05/28 17:52:54   4491s] |--------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
[05/28 17:52:54   4491s] | initial_summary    |    49.142 | 49.142 |   0 |        9.88 |            |              |                |               | 0:00:14  |        5090 |    0 |   0 |
[05/28 17:52:54   4491s] | hold_fixing        |           | 49.142 |   0 |       17.21 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:04  |        5173 |      |     |
[05/28 17:52:54   4491s] | pre_route_summary  |    49.142 | 49.142 |   0 |       10.14 |            |              |                |               | 0:00:01  |        5157 |    0 |   0 |
[05/28 17:52:54   4491s] | eco_route          |           |        |     |             |            |              |                |               | 0:06:52  |        5170 |      |     |
[05/28 17:52:54   4491s] | post_route_summary |    49.140 | 49.140 |   0 |       10.14 |            |              |                |               | 0:00:07  |        5222 |    0 |   0 |
[05/28 17:52:54   4491s] | final_summary      |    49.379 | 49.140 |   0 |       10.14 |            |              |                |               | 0:00:13  |        5259 |    0 |   0 |
[05/28 17:52:54   4491s]  ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 17:52:54   4491s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=4741.7M, current mem=4741.7M)

[05/28 17:52:54   4491s] End: Collecting metrics
[05/28 17:52:54   4491s] **optDesign ... cpu = 0:15:32, real = 0:15:42, mem = 4741.7M, totSessionCpu=1:14:53 **
[05/28 17:52:54   4491s]  ReSet Options after AAE Based Opt flow 
[05/28 17:52:54   4491s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:52:54   4491s] *** Finished optDesign ***
[05/28 17:52:54   4491s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 17:52:54   4491s] UM:*                                                                   final
[05/28 17:52:55   4492s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 17:52:55   4492s] UM:*                                                                   opt_design_postroute_hold
[05/28 17:52:55   4492s] Info: Summary of CRR changes:
[05/28 17:52:55   4492s]       - Timing transform commits:       0
[05/28 17:52:55   4492s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5259.4M)
[05/28 17:52:55   4492s] Info: Destroy the CCOpt slew target map.
[05/28 17:52:55   4492s] 
[05/28 17:52:55   4492s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:52:55   4492s] Severity  ID               Count  Summary                                  
[05/28 17:52:55   4492s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 17:52:55   4492s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[05/28 17:52:55   4492s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/28 17:52:55   4492s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/28 17:52:55   4492s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/28 17:52:55   4492s] *** Message Summary: 66 warning(s), 0 error(s)
[05/28 17:52:55   4492s] 
[05/28 17:52:55   4492s] clean pInstBBox. size 0
[05/28 17:52:55   4492s] Cell TOP LLGs are deleted
[05/28 17:52:55   4492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:55   4492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 17:52:55   4492s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:52:55   4492s] *** optDesign #2 [finish] () : cpu/real = 0:15:32.7/0:15:42.4 (1.0), totSession cpu/real = 1:14:53.2/1:21:05.8 (0.9), mem = 5251.4M
[05/28 17:52:55   4492s] 
[05/28 17:52:55   4492s] =============================================================================================
[05/28 17:52:55   4492s]  Final TAT Report : optDesign #2                                                23.10-p003_1
[05/28 17:52:55   4492s] =============================================================================================
[05/28 17:52:55   4492s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:52:55   4492s] ---------------------------------------------------------------------------------------------
[05/28 17:52:55   4492s] [ InitOpt                ]      1   0:07:50.0  (  49.9 % )     0:07:50.6 /  0:07:51.8    1.0
[05/28 17:52:55   4492s] [ HoldOpt                ]      1   0:00:04.1  (   0.4 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 17:52:55   4492s] [ ViewPruning            ]     12   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:52:55   4492s] [ BuildHoldData          ]      1   0:00:05.9  (   0.6 % )     0:00:13.9 /  0:00:11.0    0.8
[05/28 17:52:55   4492s] [ OptSummaryReport       ]      6   0:00:04.2  (   0.4 % )     0:00:13.2 /  0:00:08.5    0.6
[05/28 17:52:55   4492s] [ MetricReport           ]      6   0:00:02.7  (   0.3 % )     0:00:02.7 /  0:00:01.9    0.7
[05/28 17:52:55   4492s] [ DrvReport              ]      8   0:00:02.7  (   0.3 % )     0:00:02.7 /  0:00:00.6    0.2
[05/28 17:52:55   4492s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:52:55   4492s] [ CellServerInit         ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 17:52:55   4492s] [ LibAnalyzerInit        ]      2   0:00:05.0  (   0.5 % )     0:00:05.0 /  0:00:05.1    1.0
[05/28 17:52:55   4492s] [ CheckPlace             ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:52:55   4492s] [ RefinePlace            ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:52:55   4492s] [ AddFiller              ]      1   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.9    1.0
[05/28 17:52:55   4492s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:52:55   4492s] [ EcoRoute               ]      1   0:06:52.3  (  43.7 % )     0:06:52.3 /  0:06:53.5    1.0
[05/28 17:52:55   4492s] [ ExtractRC              ]      2   0:00:10.0  (   1.1 % )     0:00:10.0 /  0:00:08.4    0.8
[05/28 17:52:55   4492s] [ UpdateTimingGraph      ]     14   0:00:14.5  (   1.5 % )     0:00:18.9 /  0:00:12.5    0.7
[05/28 17:52:55   4492s] [ FullDelayCalc          ]      6   0:00:03.5  (   0.4 % )     0:00:03.5 /  0:00:03.3    1.0
[05/28 17:52:55   4492s] [ TimingUpdate           ]     26   0:00:01.5  (   0.2 % )     0:00:01.5 /  0:00:01.2    0.8
[05/28 17:52:55   4492s] [ TimingReport           ]      8   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:52:55   4492s] [ GenerateReports        ]      2   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    0.9
[05/28 17:52:55   4492s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:52:55   4492s] [ PropagateActivity      ]      2   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:52:55   4492s] [ MISC                   ]          0:00:02.2  (   0.2 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 17:52:55   4492s] ---------------------------------------------------------------------------------------------
[05/28 17:52:55   4492s]  optDesign #2 TOTAL                 0:15:42.4  ( 100.0 % )     0:15:42.4 /  0:15:32.7    1.0
[05/28 17:52:55   4492s] ---------------------------------------------------------------------------------------------
[05/28 17:52:55   4492s] 
[05/29 06:57:54  13600s] <CMD> zoomBox -43.61800 -41.86500 143.77500 125.35500
[05/29 06:57:55  13601s] <CMD> zoomBox -29.65500 -35.41200 129.62900 106.72500
[05/29 06:57:56  13601s] <CMD> zoomBox -17.78700 -29.92700 117.60500 90.89000
[05/29 06:57:56  13601s] <CMD> zoomBox -7.67300 -25.26500 107.41100 77.43000
[05/29 06:58:01  13602s] <CMD> timeDesign -postRoute -setup
[05/29 06:58:01  13602s] *** timeDesign #10 [begin] () : totSession cpu/real = 3:46:43.8/14:26:12.2 (0.3), mem = 5251.4M
[05/29 06:58:01  13602s] 
[05/29 06:58:01  13602s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/29 06:58:01  13602s]  Reset EOS DB
[05/29 06:58:01  13602s] Ignoring AAE DB Resetting ...
[05/29 06:58:01  13602s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fYpva.rcdb.d/TOP.rcdb.d': 6954 access done (mem: 5251.418M)
[05/29 06:58:01  13602s] tQuantus: Use design signature to decide re-extraction is ON
[05/29 06:58:01  13602s] #Start Design Signature (0)
[05/29 06:58:01  13602s] #Finish Inst Signature in MT(62675715)
[05/29 06:58:01  13602s] #Finish Net Signature in MT(89830764)
[05/29 06:58:01  13602s] #Finish SNet Signature in MT (142021973)
[05/29 06:58:01  13602s] #Run time and memory report for RC extraction:
[05/29 06:58:01  13602s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/29 06:58:01  13602s] #Run Statistics for snet signature:
[05/29 06:58:01  13602s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 06:58:01  13602s] #   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
[05/29 06:58:01  13602s] #Run Statistics for Net Final Signature:
[05/29 06:58:01  13602s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 06:58:01  13602s] #   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
[05/29 06:58:01  13602s] #Run Statistics for Net launch:
[05/29 06:58:01  13602s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 06:58:01  13602s] #   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
[05/29 06:58:01  13602s] #Run Statistics for Net init_dbsNet_slist:
[05/29 06:58:01  13602s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 06:58:01  13602s] #   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
[05/29 06:58:01  13602s] #Run Statistics for net signature:
[05/29 06:58:01  13602s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 06:58:01  13602s] #   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
[05/29 06:58:01  13602s] #Run Statistics for inst signature:
[05/29 06:58:01  13602s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 06:58:01  13602s] #   Increased memory =  -130.27 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
[05/29 06:58:01  13602s] tQuantus: Original signature = 142021973, new signature = 142021973
[05/29 06:58:01  13602s] tQuantus: Design is clean by design signature
[05/29 06:58:01  13602s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fYpva.rcdb.d/TOP.rcdb.d' for reading (mem: 5184.418M)
[05/29 06:58:01  13602s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_6fYpva.rcdb.d/TOP.rcdb.d': 0 access done (mem: 5184.418M)
[05/29 06:58:01  13602s] The design is extracted. Skipping TQuantus.
[05/29 06:58:02  13603s] Effort level <high> specified for reg2reg path_group
[05/29 06:58:02  13603s] Cell TOP LLGs are deleted
[05/29 06:58:02  13603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 06:58:02  13603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 06:58:02  13603s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5140.4M, EPOCH TIME: 1748516282.888003
[05/29 06:58:02  13603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 06:58:02  13603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 06:58:02  13603s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5140.4M, EPOCH TIME: 1748516282.888963
[05/29 06:58:02  13603s] Max number of tech site patterns supported in site array is 256.
[05/29 06:58:02  13603s] Core basic site is GF22_DST
[05/29 06:58:03  13603s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 06:58:03  13603s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 06:58:03  13603s] Fast DP-INIT is on for default
[05/29 06:58:03  13603s] Atter site array init, number of instance map data is 0.
[05/29 06:58:03  13603s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.310, REAL:0.311, MEM:5140.4M, EPOCH TIME: 1748516283.199968
[05/29 06:58:03  13603s] 
[05/29 06:58:03  13603s] 
[05/29 06:58:03  13603s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 06:58:03  13603s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.320, REAL:0.315, MEM:5140.4M, EPOCH TIME: 1748516283.203177
[05/29 06:58:03  13603s] Cell TOP LLGs are deleted
[05/29 06:58:03  13603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 06:58:03  13603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 06:58:03  13604s] ** INFO: Initializing Glitch Interface
[05/29 06:58:04  13604s] ** INFO: Initializing Glitch Interface
[05/29 06:58:05  13604s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------

[05/29 06:58:06  13604s] Reported timing to dir ./timingReports
[05/29 06:58:06  13604s] Total CPU time: 1.71 sec
[05/29 06:58:06  13604s] Total Real time: 5.0 sec
[05/29 06:58:06  13604s] Total Memory Usage: 5136.738281 Mbytes
[05/29 06:58:06  13604s] Reset AAE Options
[05/29 06:58:06  13604s] Info: pop threads available for lower-level modules during optimization.
[05/29 06:58:06  13604s] *** timeDesign #10 [finish] () : cpu/real = 0:00:01.7/0:00:04.3 (0.4), totSession cpu/real = 3:46:45.4/14:26:16.5 (0.3), mem = 5136.7M
[05/29 06:58:06  13604s] 
[05/29 06:58:06  13604s] =============================================================================================
[05/29 06:58:06  13604s]  Final TAT Report : timeDesign #10                                              23.10-p003_1
[05/29 06:58:06  13604s] =============================================================================================
[05/29 06:58:06  13604s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 06:58:06  13604s] ---------------------------------------------------------------------------------------------
[05/29 06:58:06  13604s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 06:58:06  13604s] [ OptSummaryReport       ]      1   0:00:00.4  (   9.3 % )     0:00:03.1 /  0:00:00.9    0.3
[05/29 06:58:06  13604s] [ DrvReport              ]      1   0:00:02.3  (  54.6 % )     0:00:02.3 /  0:00:00.2    0.1
[05/29 06:58:06  13604s] [ ExtractRC              ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.7
[05/29 06:58:06  13604s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.4    0.7
[05/29 06:58:06  13604s] [ TimingUpdate           ]      2   0:00:00.7  (  15.4 % )     0:00:00.7 /  0:00:00.4    0.7
[05/29 06:58:06  13604s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 06:58:06  13604s] [ GenerateReports        ]      1   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.2    0.8
[05/29 06:58:06  13604s] [ MISC                   ]          0:00:00.4  (  10.3 % )     0:00:00.4 /  0:00:00.3    0.6
[05/29 06:58:06  13604s] ---------------------------------------------------------------------------------------------
[05/29 06:58:06  13604s]  timeDesign #10 TOTAL               0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:01.7    0.4
[05/29 06:58:06  13604s] ---------------------------------------------------------------------------------------------
[05/29 06:58:06  13604s] 
[05/29 06:58:11  13605s] <CMD> verify_connectivity
[05/29 06:58:11  13605s] VERIFY_CONNECTIVITY use new engine.
[05/29 06:58:11  13605s] 
[05/29 06:58:11  13605s] ******** Start: VERIFY CONNECTIVITY ********
[05/29 06:58:11  13605s] Start Time: Thu May 29 06:58:11 2025
[05/29 06:58:11  13605s] 
[05/29 06:58:11  13605s] Design Name: TOP
[05/29 06:58:11  13605s] Database Units: 1000
[05/29 06:58:11  13605s] Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
[05/29 06:58:11  13605s] Error Limit = 1000; Warning Limit = 50
[05/29 06:58:11  13605s] Check all nets
[05/29 06:58:11  13605s] Net FE_PHN1850_PKT_LD: has regular routing with opens.
[05/29 06:58:11  13605s] Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
[05/29 06:58:11  13605s] Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.
[05/29 06:58:11  13605s] 
[05/29 06:58:11  13605s] Begin Summary 
[05/29 06:58:11  13605s]     3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/29 06:58:11  13605s]     3 total info(s) created.
[05/29 06:58:11  13605s] End Summary
[05/29 06:58:11  13605s] 
[05/29 06:58:11  13605s] End Time: Thu May 29 06:58:11 2025
[05/29 06:58:11  13605s] Time Elapsed: 0:00:00.0
[05/29 06:58:11  13605s] 
[05/29 06:58:11  13605s] ******** End: VERIFY CONNECTIVITY ********
[05/29 06:58:11  13605s]   Verification Complete : 3 Viols.  0 Wrngs.
[05/29 06:58:11  13605s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[05/29 06:58:11  13605s] 
[05/29 06:58:17  13606s] <CMD> verify_drc
[05/29 06:58:17  13606s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 06:58:17  13606s]  *** Starting Verify DRC (MEM: 5140.8) ***
[05/29 06:58:17  13606s] 
[05/29 06:58:17  13606s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:17  13606s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:17  13606s]   VERIFY DRC ...... Starting Verification
[05/29 06:58:17  13606s]   VERIFY DRC ...... Initializing
[05/29 06:58:17  13606s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 06:58:17  13606s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 06:58:17  13606s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 06:58:17  13606s]   VERIFY DRC ...... Using new threading
[05/29 06:58:17  13606s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 06:58:17  13606s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 06:58:17  13606s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 06:58:17  13607s]   VERIFY DRC ...... Sub-Area : 2 complete 24 Viols.
[05/29 06:58:17  13607s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 06:58:18  13607s]   VERIFY DRC ...... Sub-Area : 3 complete 6 Viols.
[05/29 06:58:18  13607s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 06:58:18  13607s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 06:58:18  13607s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 06:58:18  13607s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 06:58:18  13607s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 06:58:18  13608s]   VERIFY DRC ...... Sub-Area : 6 complete 28 Viols.
[05/29 06:58:18  13608s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 06:58:19  13608s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 06:58:19  13609s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 06:58:20  13609s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 06:58:20  13609s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 06:58:20  13609s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 06:58:20  13609s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 06:58:20  13609s]   VERIFY DRC ...... Using new threading
[05/29 06:58:20  13609s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 06:58:20  13609s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 06:58:20  13609s] 
[05/29 06:58:20  13609s]   Verification Complete : 61 Viols.
[05/29 06:58:20  13609s] 
[05/29 06:58:20  13609s]  Violation Summary By Layer and Type:
[05/29 06:58:20  13609s] 
[05/29 06:58:20  13609s] 	          Short    Color      Enc   EOLCol   MetSpc   CutSpc   C2MCon   EOLSpc   Totals
[05/29 06:58:20  13609s] 	M1           14       11        0       10        2        0        0        0       37
[05/29 06:58:20  13609s] 	V1            0        0       11        0        0        4        3        0       18
[05/29 06:58:20  13609s] 	M2            0        1        0        0        3        0        0        2        6
[05/29 06:58:20  13609s] 	Totals       14       12       11       10        5        4        3        2       61
[05/29 06:58:20  13609s] 
[05/29 06:58:20  13609s]  *** End Verify DRC (CPU TIME: 0:00:02.8  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 06:58:20  13609s] 
[05/29 06:58:30  13611s] <CMD> ecoRoute -fix_drc
[05/29 06:58:30  13611s] ### Time Record (ecoRoute) is installed.
[05/29 06:58:30  13611s] **INFO: User settings:
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/29 06:58:30  13611s] setNanoRouteMode -drouteStartIteration                                                    0
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/29 06:58:30  13611s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/29 06:58:30  13611s] setNanoRouteMode -extract_design_signature                                                142021973
[05/29 06:58:30  13611s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/29 06:58:30  13611s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/29 06:58:30  13611s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/29 06:58:30  13611s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/29 06:58:30  13611s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/29 06:58:30  13611s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/29 06:58:30  13611s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/29 06:58:30  13611s] setNanoRouteMode -route_si_effort                                                         high
[05/29 06:58:30  13611s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/29 06:58:30  13611s] setNanoRouteMode -route_with_si_driven                                                    true
[05/29 06:58:30  13611s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/29 06:58:30  13611s] setNanoRouteMode -route_with_timing_driven                                                true
[05/29 06:58:30  13611s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/29 06:58:30  13611s] setDesignMode -powerEffort                                                                high
[05/29 06:58:30  13611s] setDesignMode -process                                                                    22
[05/29 06:58:30  13611s] setDesignMode -propagateActivity                                                          true
[05/29 06:58:30  13611s] 
[05/29 06:58:30  13611s] #% Begin detailRoute (date=05/29 06:58:30, mem=4572.0M)
[05/29 06:58:30  13611s] 
[05/29 06:58:30  13611s] detailRoute -fix_drc
[05/29 06:58:30  13611s] 
[05/29 06:58:30  13611s] #Start detailRoute on Thu May 29 06:58:30 2025
[05/29 06:58:30  13611s] #
[05/29 06:58:30  13611s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 06:58:30  13611s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 06:58:30  13611s] ### Time Record (detailRoute) is installed.
[05/29 06:58:30  13611s] ### Time Record (Pre Callback) is installed.
[05/29 06:58:30  13611s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/29 06:58:30  13611s] ### Time Record (Pre Callback) is uninstalled.
[05/29 06:58:30  13611s] ### Time Record (DB Import) is installed.
[05/29 06:58:30  13611s] ### Time Record (Timing Data Generation) is installed.
[05/29 06:58:30  13611s] ### Time Record (Timing Data Generation) is uninstalled.
[05/29 06:58:30  13611s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/29 06:58:30  13611s] eee: pegSigSF=1.070000
[05/29 06:58:30  13611s] Initializing multi-corner resistance tables ...
[05/29 06:58:30  13611s] eee: Grid unit RC data computation started
[05/29 06:58:30  13611s] eee: Grid unit RC data computation completed
[05/29 06:58:30  13611s] eee: l=1 avDens=0.004176 usedTrk=77.111481 availTrk=18467.169351 sigTrk=77.111481
[05/29 06:58:30  13611s] eee: l=2 avDens=0.041619 usedTrk=320.254443 availTrk=7695.000000 sigTrk=320.254443
[05/29 06:58:30  13611s] eee: l=3 avDens=0.129387 usedTrk=558.953888 availTrk=4320.000000 sigTrk=558.953888
[05/29 06:58:30  13611s] eee: l=4 avDens=0.176468 usedTrk=741.163517 availTrk=4200.000000 sigTrk=741.163517
[05/29 06:58:30  13611s] eee: l=5 avDens=0.135661 usedTrk=496.517965 availTrk=3660.000000 sigTrk=496.517965
[05/29 06:58:30  13611s] eee: l=6 avDens=0.080662 usedTrk=266.183333 availTrk=3300.000000 sigTrk=266.183333
[05/29 06:58:30  13611s] eee: l=7 avDens=0.003840 usedTrk=3.916667 availTrk=1020.000000 sigTrk=3.916667
[05/29 06:58:30  13611s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 06:58:30  13611s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 06:58:30  13611s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 06:58:30  13611s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 06:58:30  13611s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/29 06:58:30  13611s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.256494 uaWl=1.000000 uaWlH=0.627300 aWlH=0.000000 lMod=0 pMax=0.915500 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/29 06:58:30  13611s] eee: NetCapCache creation started. (Current Mem: 5152.871M) 
[05/29 06:58:30  13611s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5152.871M) 
[05/29 06:58:30  13611s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/29 06:58:30  13611s] eee: Metal Layers Info:
[05/29 06:58:30  13611s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 06:58:30  13611s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/29 06:58:30  13611s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 06:58:30  13611s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/29 06:58:30  13611s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/29 06:58:30  13611s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 06:58:30  13611s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 06:58:30  13611s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/29 06:58:30  13611s] #To increase the message display limit, refer to the product command reference manual.
[05/29 06:58:30  13611s] ### Net info: total nets: 3480
[05/29 06:58:30  13611s] ### Net info: dirty nets: 0
[05/29 06:58:30  13611s] ### Net info: marked as disconnected nets: 0
[05/29 06:58:30  13612s] ### Net info: fully routed nets: 3478
[05/29 06:58:30  13612s] ### Net info: trivial (< 2 pins) nets: 2
[05/29 06:58:30  13612s] ### Net info: unrouted nets: 0
[05/29 06:58:30  13612s] ### Net info: re-extraction nets: 0
[05/29 06:58:30  13612s] ### Net info: ignored nets: 0
[05/29 06:58:30  13612s] ### Net info: skip routing nets: 0
[05/29 06:58:30  13612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:30  13612s] ### import design signature (328): route=1904172046 fixed_route=1294941503 flt_obj=0 vio=627122696 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 06:58:30  13612s] ### Time Record (DB Import) is uninstalled.
[05/29 06:58:30  13612s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/29 06:58:30  13612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:30  13612s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/29 06:58:30  13612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:30  13612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:30  13612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:30  13612s] ### Time Record (Data Preparation) is installed.
[05/29 06:58:30  13612s] #Start routing data preparation on Thu May 29 06:58:30 2025
[05/29 06:58:30  13612s] #
[05/29 06:58:30  13612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:30  13612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:30  13612s] ### Time Record (Cell Pin Access) is installed.
[05/29 06:58:30  13612s] #Initial pin access analysis.
[05/29 06:58:30  13612s] #Detail pin access analysis.
[05/29 06:58:30  13612s] ### Time Record (Cell Pin Access) is uninstalled.
[05/29 06:58:30  13612s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/29 06:58:30  13612s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/29 06:58:30  13612s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 06:58:30  13612s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 06:58:30  13612s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 06:58:30  13612s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 06:58:30  13612s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 06:58:30  13612s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/29 06:58:30  13612s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 06:58:30  13612s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 06:58:30  13612s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/29 06:58:30  13612s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/29 06:58:30  13612s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 06:58:30  13612s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 06:58:30  13612s] #pin_access_rlayer=3(C1)
[05/29 06:58:30  13612s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 06:58:30  13612s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 06:58:30  13612s] #enable_dpt_layer_shield=F
[05/29 06:58:30  13612s] #has_line_end_grid=F
[05/29 06:58:30  13612s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/29 06:58:30  13612s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4573.45 (MB), peak = 5151.63 (MB)
[05/29 06:58:30  13612s] #Regenerating Ggrids automatically.
[05/29 06:58:30  13612s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 06:58:30  13612s] #Using automatically generated G-grids.
[05/29 06:58:32  13613s] #Done routing data preparation.
[05/29 06:58:32  13613s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4578.02 (MB), peak = 5151.63 (MB)
[05/29 06:58:32  13613s] ### Time Record (Data Preparation) is uninstalled.
[05/29 06:58:32  13613s] ### Time Record (Detail Routing) is installed.
[05/29 06:58:32  13613s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:32  13613s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:32  13613s] ### Time Record (Data Preparation) is installed.
[05/29 06:58:32  13613s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 06:58:32  13613s] ### Time Record (Data Preparation) is uninstalled.
[05/29 06:58:32  13613s] #Start instance access analysis using 1 thread...
[05/29 06:58:32  13613s] #Set layer M1 to be advanced pin access layer.
[05/29 06:58:32  13613s] ### Time Record (Instance Pin Access) is installed.
[05/29 06:58:32  13613s] #36 out of 5736 (0.63%) instances are not legally placed.
[05/29 06:58:32  13613s] #666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/29 06:58:32  13613s] #58 instance pins are hard to access
[05/29 06:58:32  13613s] #Instance access analysis statistics:
[05/29 06:58:32  13613s] #Cpu time = 00:00:00
[05/29 06:58:32  13613s] #Elapsed time = 00:00:00
[05/29 06:58:32  13613s] #Increased memory = 0.00 (MB)
[05/29 06:58:32  13613s] #Total memory = 4578.02 (MB)
[05/29 06:58:32  13613s] #Peak memory = 5151.63 (MB)
[05/29 06:58:32  13613s] ### Time Record (Instance Pin Access) is uninstalled.
[05/29 06:58:32  13613s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/29 06:58:32  13613s] #
[05/29 06:58:32  13613s] #Start Detail Routing..
[05/29 06:58:32  13613s] #start initial detail routing ...
[05/29 06:58:32  13613s] ### Design has 0 dirty nets, has valid drcs
[05/29 06:58:32  13614s] ### Gcell dirty-map stats: routing = 0.00%
[05/29 06:58:32  13614s] #   number of violations = 131
[05/29 06:58:32  13614s] #
[05/29 06:58:32  13614s] #  By Layer and Type:
[05/29 06:58:32  13614s] #
[05/29 06:58:32  13614s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/29 06:58:32  13614s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
[05/29 06:58:32  13614s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/29 06:58:32  13614s] #  M1     |      4|    28|      0|    22|     20|  22|     14|    110|
[05/29 06:58:32  13614s] #  M2     |      6|     0|      9|     2|      0|   0|      4|     21|
[05/29 06:58:32  13614s] #  Totals |     10|    28|      9|    24|     20|  22|     18|    131|
[05/29 06:58:32  13614s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/29 06:58:32  13614s] #
[05/29 06:58:32  13614s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4582.65 (MB), peak = 5151.63 (MB)
[05/29 06:58:32  13614s] #start 1st fixing drc iteration ...
[05/29 06:58:38  13619s] ### Gcell dirty-map stats: routing = 2.42%
[05/29 06:58:38  13619s] #   number of violations = 78
[05/29 06:58:38  13619s] #
[05/29 06:58:38  13619s] #  By Layer and Type:
[05/29 06:58:38  13619s] #
[05/29 06:58:38  13619s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/29 06:58:38  13619s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/29 06:58:38  13619s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/29 06:58:38  13619s] #  M1     |      1|    23|    11|      9|      6|  10|      4|     64|
[05/29 06:58:38  13619s] #  M2     |      4|     0|     2|      0|      0|   0|      6|     12|
[05/29 06:58:38  13619s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/29 06:58:38  13619s] #  Totals |      6|    23|    13|      9|      6|  10|     11|     78|
[05/29 06:58:38  13619s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/29 06:58:38  13619s] #
[05/29 06:58:38  13619s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4579.24 (MB), peak = 5151.63 (MB)
[05/29 06:58:38  13619s] #start 2nd fixing drc iteration ...
[05/29 06:58:44  13626s] ### Gcell dirty-map stats: routing = 3.25%
[05/29 06:58:44  13626s] #   number of violations = 68
[05/29 06:58:44  13626s] #
[05/29 06:58:44  13626s] #  By Layer and Type:
[05/29 06:58:44  13626s] #
[05/29 06:58:44  13626s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/29 06:58:44  13626s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/29 06:58:44  13626s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/29 06:58:44  13626s] #  M1     |      1|    22|    11|      8|      3|   9|      5|     59|
[05/29 06:58:44  13626s] #  M2     |      3|     0|     0|      0|      0|   1|      5|      9|
[05/29 06:58:44  13626s] #  Totals |      4|    22|    11|      8|      3|  10|     10|     68|
[05/29 06:58:44  13626s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/29 06:58:44  13626s] #
[05/29 06:58:44  13626s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4577.45 (MB), peak = 5151.63 (MB)
[05/29 06:58:44  13626s] #start 3rd fixing drc iteration ...
[05/29 06:58:53  13634s] ### Gcell dirty-map stats: routing = 4.97%
[05/29 06:58:53  13634s] #   number of violations = 55
[05/29 06:58:53  13634s] #
[05/29 06:58:53  13634s] #  By Layer and Type:
[05/29 06:58:53  13634s] #
[05/29 06:58:53  13634s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/29 06:58:53  13634s] #  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/29 06:58:53  13634s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/29 06:58:53  13634s] #  M1     |    20|      0|     9|      6|      2|   6|      6|     49|
[05/29 06:58:53  13634s] #  M2     |     0|      3|     0|      0|      0|   1|      2|      6|
[05/29 06:58:53  13634s] #  Totals |    20|      3|     9|      6|      2|   7|      8|     55|
[05/29 06:58:53  13634s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/29 06:58:53  13634s] #
[05/29 06:58:53  13634s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4576.66 (MB), peak = 5151.63 (MB)
[05/29 06:58:53  13634s] #start 4th fixing drc iteration ...
[05/29 06:59:05  13646s] ### Gcell dirty-map stats: routing = 6.68%
[05/29 06:59:05  13646s] #   number of violations = 55
[05/29 06:59:05  13646s] #
[05/29 06:59:05  13646s] #  By Layer and Type:
[05/29 06:59:05  13646s] #
[05/29 06:59:05  13646s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/29 06:59:05  13646s] #  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/29 06:59:05  13646s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/29 06:59:05  13646s] #  M1     |    19|      0|     8|      6|      3|   8|      4|     48|
[05/29 06:59:05  13646s] #  M2     |     0|      3|     1|      0|      0|   0|      3|      7|
[05/29 06:59:05  13646s] #  Totals |    19|      3|     9|      6|      3|   8|      7|     55|
[05/29 06:59:05  13646s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/29 06:59:05  13646s] #
[05/29 06:59:05  13646s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4576.70 (MB), peak = 5151.63 (MB)
[05/29 06:59:05  13646s] #start 5th fixing drc iteration ...
[05/29 06:59:22  13664s] ### Gcell dirty-map stats: routing = 8.05%
[05/29 06:59:22  13664s] #   number of violations = 51
[05/29 06:59:22  13664s] #
[05/29 06:59:22  13664s] #  By Layer and Type:
[05/29 06:59:22  13664s] #
[05/29 06:59:22  13664s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:22  13664s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/29 06:59:22  13664s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:22  13664s] #  M1     |    17|      0|      2|     9|      8|   7|      3|     46|
[05/29 06:59:22  13664s] #  M2     |     0|      3|      0|     0|      0|   0|      2|      5|
[05/29 06:59:22  13664s] #  Totals |    17|      3|      2|     9|      8|   7|      5|     51|
[05/29 06:59:22  13664s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:22  13664s] #
[05/29 06:59:22  13664s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4576.97 (MB), peak = 5151.63 (MB)
[05/29 06:59:22  13664s] #start 6th fixing drc iteration ...
[05/29 06:59:42  13684s] ### Gcell dirty-map stats: routing = 9.33%
[05/29 06:59:42  13684s] #   number of violations = 48
[05/29 06:59:42  13684s] #
[05/29 06:59:42  13684s] #  By Layer and Type:
[05/29 06:59:42  13684s] #
[05/29 06:59:42  13684s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:42  13684s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/29 06:59:42  13684s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:42  13684s] #  M1     |    17|      0|      2|     8|      7|   6|      3|     43|
[05/29 06:59:42  13684s] #  M2     |     0|      3|      0|     0|      0|   0|      2|      5|
[05/29 06:59:42  13684s] #  Totals |    17|      3|      2|     8|      7|   6|      5|     48|
[05/29 06:59:42  13684s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:42  13684s] #
[05/29 06:59:42  13684s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4590.58 (MB), peak = 5151.63 (MB)
[05/29 06:59:42  13684s] #start 7th fixing drc iteration ...
[05/29 06:59:48  13689s] ### Gcell dirty-map stats: routing = 9.35%
[05/29 06:59:48  13689s] #   number of violations = 48
[05/29 06:59:48  13689s] #
[05/29 06:59:48  13689s] #  By Layer and Type:
[05/29 06:59:48  13689s] #
[05/29 06:59:48  13689s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:48  13689s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/29 06:59:48  13689s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:48  13689s] #  M1     |    17|      0|      2|     8|      7|   6|      3|     43|
[05/29 06:59:48  13689s] #  M2     |     0|      3|      0|     0|      0|   0|      2|      5|
[05/29 06:59:48  13689s] #  Totals |    17|      3|      2|     8|      7|   6|      5|     48|
[05/29 06:59:48  13689s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:48  13689s] #
[05/29 06:59:48  13689s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4589.47 (MB), peak = 5151.63 (MB)
[05/29 06:59:48  13689s] #start 8th fixing drc iteration ...
[05/29 06:59:54  13696s] ### Gcell dirty-map stats: routing = 9.42%
[05/29 06:59:54  13696s] #   number of violations = 48
[05/29 06:59:54  13696s] #
[05/29 06:59:54  13696s] #  By Layer and Type:
[05/29 06:59:54  13696s] #
[05/29 06:59:54  13696s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:54  13696s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/29 06:59:54  13696s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:54  13696s] #  M1     |    17|      0|      2|     8|      7|   7|      3|     44|
[05/29 06:59:54  13696s] #  M2     |     0|      3|      0|     1|      0|   0|      0|      4|
[05/29 06:59:54  13696s] #  Totals |    17|      3|      2|     9|      7|   7|      3|     48|
[05/29 06:59:54  13696s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 06:59:54  13696s] #
[05/29 06:59:54  13696s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4586.98 (MB), peak = 5151.63 (MB)
[05/29 06:59:54  13696s] #start 9th fixing drc iteration ...
[05/29 07:00:04  13706s] ### Gcell dirty-map stats: routing = 9.50%
[05/29 07:00:04  13706s] #   number of violations = 44
[05/29 07:00:04  13706s] #
[05/29 07:00:04  13706s] #  By Layer and Type:
[05/29 07:00:04  13706s] #
[05/29 07:00:04  13706s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:04  13706s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:00:04  13706s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:04  13706s] #  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
[05/29 07:00:04  13706s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:00:04  13706s] #  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
[05/29 07:00:04  13706s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:04  13706s] #
[05/29 07:00:04  13706s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4585.52 (MB), peak = 5151.63 (MB)
[05/29 07:00:04  13706s] #start 10th fixing drc iteration ...
[05/29 07:00:17  13718s] ### Gcell dirty-map stats: routing = 9.50%
[05/29 07:00:17  13718s] #   number of violations = 44
[05/29 07:00:17  13718s] #
[05/29 07:00:17  13718s] #  By Layer and Type:
[05/29 07:00:17  13718s] #
[05/29 07:00:17  13718s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:17  13718s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:00:17  13718s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:17  13718s] #  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
[05/29 07:00:17  13718s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:00:17  13718s] #  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
[05/29 07:00:17  13718s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:17  13718s] #
[05/29 07:00:17  13718s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4584.76 (MB), peak = 5151.63 (MB)
[05/29 07:00:17  13718s] #start 11th fixing drc iteration ...
[05/29 07:00:33  13735s] ### Gcell dirty-map stats: routing = 9.50%
[05/29 07:00:33  13735s] #   number of violations = 44
[05/29 07:00:33  13735s] #
[05/29 07:00:33  13735s] #  By Layer and Type:
[05/29 07:00:33  13735s] #
[05/29 07:00:33  13735s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:33  13735s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:00:33  13735s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:33  13735s] #  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
[05/29 07:00:33  13735s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:00:33  13735s] #  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
[05/29 07:00:33  13735s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:33  13735s] #
[05/29 07:00:33  13735s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4584.68 (MB), peak = 5151.63 (MB)
[05/29 07:00:33  13735s] #start 12th fixing drc iteration ...
[05/29 07:00:56  13757s] ### Gcell dirty-map stats: routing = 9.50%
[05/29 07:00:56  13757s] #   number of violations = 44
[05/29 07:00:56  13757s] #
[05/29 07:00:56  13757s] #  By Layer and Type:
[05/29 07:00:56  13757s] #
[05/29 07:00:56  13757s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:56  13757s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:00:56  13757s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:56  13757s] #  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
[05/29 07:00:56  13757s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:00:56  13757s] #  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
[05/29 07:00:56  13757s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:00:56  13757s] #
[05/29 07:00:56  13758s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4594.64 (MB), peak = 5151.63 (MB)
[05/29 07:00:56  13758s] #start 13th fixing drc iteration ...
[05/29 07:01:02  13764s] ### Gcell dirty-map stats: routing = 9.50%
[05/29 07:01:02  13764s] #   number of violations = 44
[05/29 07:01:02  13764s] #
[05/29 07:01:02  13764s] #  By Layer and Type:
[05/29 07:01:02  13764s] #
[05/29 07:01:02  13764s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 07:01:02  13764s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/29 07:01:02  13764s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 07:01:02  13764s] #  M1     |    19|      0|      1|     7|      5|   6|      2|     40|
[05/29 07:01:02  13764s] #  M2     |     0|      3|      0|     1|      0|   0|      0|      4|
[05/29 07:01:02  13764s] #  Totals |    19|      3|      1|     8|      5|   6|      2|     44|
[05/29 07:01:02  13764s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 07:01:02  13764s] #
[05/29 07:01:02  13764s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4593.59 (MB), peak = 5151.63 (MB)
[05/29 07:01:02  13764s] #start 14th fixing drc iteration ...
[05/29 07:01:09  13771s] ### Gcell dirty-map stats: routing = 9.50%
[05/29 07:01:09  13771s] #   number of violations = 44
[05/29 07:01:09  13771s] #
[05/29 07:01:09  13771s] #  By Layer and Type:
[05/29 07:01:09  13771s] #
[05/29 07:01:09  13771s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 07:01:09  13771s] #  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/29 07:01:09  13771s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 07:01:09  13771s] #  M1     |    19|      0|      1|     7|      5|   6|      2|     40|
[05/29 07:01:09  13771s] #  M2     |     0|      3|      0|     1|      0|   0|      0|      4|
[05/29 07:01:09  13771s] #  Totals |    19|      3|      1|     8|      5|   6|      2|     44|
[05/29 07:01:09  13771s] #---------+------+-------+-------+------+-------+----+-------+-------+
[05/29 07:01:09  13771s] #
[05/29 07:01:09  13771s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4593.50 (MB), peak = 5151.63 (MB)
[05/29 07:01:09  13771s] #start 15th fixing drc iteration ...
[05/29 07:01:19  13781s] ### Gcell dirty-map stats: routing = 9.58%
[05/29 07:01:19  13781s] #   number of violations = 42
[05/29 07:01:19  13781s] #
[05/29 07:01:19  13781s] #  By Layer and Type:
[05/29 07:01:19  13781s] #
[05/29 07:01:19  13781s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:19  13781s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:01:19  13781s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:19  13781s] #  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
[05/29 07:01:19  13781s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:01:19  13781s] #  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
[05/29 07:01:19  13781s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:19  13781s] #
[05/29 07:01:19  13781s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4590.94 (MB), peak = 5151.63 (MB)
[05/29 07:01:19  13781s] #start 16th fixing drc iteration ...
[05/29 07:01:34  13796s] ### Gcell dirty-map stats: routing = 9.58%
[05/29 07:01:34  13796s] #   number of violations = 42
[05/29 07:01:34  13796s] #
[05/29 07:01:34  13796s] #  By Layer and Type:
[05/29 07:01:34  13796s] #
[05/29 07:01:34  13796s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:34  13796s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:01:34  13796s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:34  13796s] #  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
[05/29 07:01:34  13796s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:01:34  13796s] #  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
[05/29 07:01:34  13796s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:35  13796s] #
[05/29 07:01:35  13797s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4590.12 (MB), peak = 5151.63 (MB)
[05/29 07:01:35  13797s] #start 17th fixing drc iteration ...
[05/29 07:01:53  13815s] ### Gcell dirty-map stats: routing = 9.58%
[05/29 07:01:53  13815s] #   number of violations = 42
[05/29 07:01:53  13815s] #
[05/29 07:01:53  13815s] #  By Layer and Type:
[05/29 07:01:53  13815s] #
[05/29 07:01:53  13815s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:53  13815s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:01:53  13815s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:53  13815s] #  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
[05/29 07:01:53  13815s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:01:53  13815s] #  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
[05/29 07:01:53  13815s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:01:53  13815s] #
[05/29 07:01:53  13815s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4604.83 (MB), peak = 5151.63 (MB)
[05/29 07:01:53  13815s] #start 18th fixing drc iteration ...
[05/29 07:02:14  13836s] ### Gcell dirty-map stats: routing = 9.78%
[05/29 07:02:14  13836s] #   number of violations = 42
[05/29 07:02:14  13836s] #
[05/29 07:02:14  13836s] #  By Layer and Type:
[05/29 07:02:14  13836s] #
[05/29 07:02:14  13836s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:14  13836s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:02:14  13836s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:14  13836s] #  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
[05/29 07:02:14  13836s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:02:14  13836s] #  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
[05/29 07:02:14  13836s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:14  13836s] #
[05/29 07:02:14  13836s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4603.41 (MB), peak = 5151.63 (MB)
[05/29 07:02:14  13836s] #start 19th fixing drc iteration ...
[05/29 07:02:20  13842s] ### Gcell dirty-map stats: routing = 9.78%
[05/29 07:02:20  13842s] #   number of violations = 42
[05/29 07:02:20  13842s] #
[05/29 07:02:20  13842s] #  By Layer and Type:
[05/29 07:02:20  13842s] #
[05/29 07:02:20  13842s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:20  13842s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:02:20  13842s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:20  13842s] #  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
[05/29 07:02:20  13842s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:02:20  13842s] #  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
[05/29 07:02:20  13842s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:20  13842s] #
[05/29 07:02:20  13842s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4602.05 (MB), peak = 5151.63 (MB)
[05/29 07:02:20  13842s] #start 20th fixing drc iteration ...
[05/29 07:02:26  13849s] ### Gcell dirty-map stats: routing = 9.78%
[05/29 07:02:26  13849s] #   number of violations = 42
[05/29 07:02:26  13849s] #
[05/29 07:02:26  13849s] #  By Layer and Type:
[05/29 07:02:26  13849s] #
[05/29 07:02:26  13849s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:26  13849s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:02:26  13849s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:26  13849s] #  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
[05/29 07:02:26  13849s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:02:26  13849s] #  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
[05/29 07:02:26  13849s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:26  13849s] #
[05/29 07:02:27  13849s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4599.58 (MB), peak = 5151.63 (MB)
[05/29 07:02:27  13849s] #start 21th fixing drc iteration ...
[05/29 07:02:38  13860s] ### Gcell dirty-map stats: routing = 9.89%
[05/29 07:02:38  13860s] #   number of violations = 42
[05/29 07:02:38  13860s] #
[05/29 07:02:38  13860s] #  By Layer and Type:
[05/29 07:02:38  13860s] #
[05/29 07:02:38  13860s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:38  13860s] #  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
[05/29 07:02:38  13860s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:38  13860s] #  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
[05/29 07:02:38  13860s] #  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
[05/29 07:02:38  13860s] #  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
[05/29 07:02:38  13860s] #---------+-------+------+-------+-------+------+-------+----+-------+
[05/29 07:02:38  13860s] #
[05/29 07:02:38  13860s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4597.98 (MB), peak = 5151.63 (MB)
[05/29 07:02:38  13860s] #start 22th fixing drc iteration ...
[05/29 07:02:53  13875s] ### Gcell dirty-map stats: routing = 9.98%
[05/29 07:02:53  13875s] #   number of violations = 42
[05/29 07:02:53  13875s] #
[05/29 07:02:53  13875s] #  By Layer and Type:
[05/29 07:02:53  13875s] #
[05/29 07:02:53  13875s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:02:53  13875s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:02:53  13875s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:02:53  13875s] #  M1     |      1|    20|      0|     7|      4|      1|   4|     37|
[05/29 07:02:53  13875s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:02:53  13875s] #  Totals |      1|    20|      3|     9|      4|      1|   4|     42|
[05/29 07:02:53  13875s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:02:53  13875s] #
[05/29 07:02:53  13875s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4598.00 (MB), peak = 5151.63 (MB)
[05/29 07:02:53  13875s] #start 23th fixing drc iteration ...
[05/29 07:03:10  13892s] ### Gcell dirty-map stats: routing = 10.13%
[05/29 07:03:10  13892s] #   number of violations = 42
[05/29 07:03:10  13892s] #
[05/29 07:03:10  13892s] #  By Layer and Type:
[05/29 07:03:10  13892s] #
[05/29 07:03:10  13892s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:10  13892s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:03:10  13892s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:10  13892s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:03:10  13892s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:03:10  13892s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:03:10  13892s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:10  13892s] #
[05/29 07:03:10  13892s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4598.01 (MB), peak = 5151.63 (MB)
[05/29 07:03:10  13892s] #start 24th fixing drc iteration ...
[05/29 07:03:31  13913s] ### Gcell dirty-map stats: routing = 10.13%
[05/29 07:03:31  13913s] #   number of violations = 42
[05/29 07:03:31  13913s] #
[05/29 07:03:31  13913s] #  By Layer and Type:
[05/29 07:03:31  13913s] #
[05/29 07:03:31  13913s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:31  13913s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:03:31  13913s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:31  13913s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:03:31  13913s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:03:31  13913s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:03:31  13913s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:31  13913s] #
[05/29 07:03:31  13913s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4597.85 (MB), peak = 5151.63 (MB)
[05/29 07:03:31  13913s] #start 25th fixing drc iteration ...
[05/29 07:03:38  13921s] ### Gcell dirty-map stats: routing = 10.13%
[05/29 07:03:38  13921s] #   number of violations = 42
[05/29 07:03:38  13921s] #
[05/29 07:03:38  13921s] #  By Layer and Type:
[05/29 07:03:38  13921s] #
[05/29 07:03:38  13921s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:38  13921s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:03:38  13921s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:38  13921s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:03:38  13921s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:03:38  13921s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:03:38  13921s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:38  13921s] #
[05/29 07:03:38  13921s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4597.27 (MB), peak = 5151.63 (MB)
[05/29 07:03:38  13921s] #start 26th fixing drc iteration ...
[05/29 07:03:47  13929s] ### Gcell dirty-map stats: routing = 10.20%
[05/29 07:03:47  13929s] #   number of violations = 42
[05/29 07:03:47  13929s] #
[05/29 07:03:47  13929s] #  By Layer and Type:
[05/29 07:03:47  13929s] #
[05/29 07:03:47  13929s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:47  13929s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:03:47  13929s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:47  13929s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:03:47  13929s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:03:47  13929s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:03:47  13929s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:47  13929s] #
[05/29 07:03:47  13929s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4596.70 (MB), peak = 5151.63 (MB)
[05/29 07:03:47  13929s] #start 27th fixing drc iteration ...
[05/29 07:03:59  13942s] ### Gcell dirty-map stats: routing = 10.22%
[05/29 07:03:59  13942s] #   number of violations = 42
[05/29 07:03:59  13942s] #
[05/29 07:03:59  13942s] #  By Layer and Type:
[05/29 07:03:59  13942s] #
[05/29 07:03:59  13942s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:59  13942s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:03:59  13942s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:59  13942s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:03:59  13942s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:03:59  13942s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:03:59  13942s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:03:59  13942s] #
[05/29 07:03:59  13942s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4593.03 (MB), peak = 5151.63 (MB)
[05/29 07:03:59  13942s] #start 28th fixing drc iteration ...
[05/29 07:04:14  13956s] ### Gcell dirty-map stats: routing = 10.22%
[05/29 07:04:14  13956s] #   number of violations = 42
[05/29 07:04:14  13956s] #
[05/29 07:04:14  13956s] #  By Layer and Type:
[05/29 07:04:14  13956s] #
[05/29 07:04:14  13956s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:14  13956s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:04:14  13956s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:14  13956s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:04:14  13956s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:04:14  13956s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:04:14  13956s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:14  13956s] #
[05/29 07:04:14  13956s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4590.66 (MB), peak = 5151.63 (MB)
[05/29 07:04:14  13956s] #start 29th fixing drc iteration ...
[05/29 07:04:31  13973s] ### Gcell dirty-map stats: routing = 10.22%
[05/29 07:04:31  13973s] #   number of violations = 42
[05/29 07:04:31  13973s] #
[05/29 07:04:31  13973s] #  By Layer and Type:
[05/29 07:04:31  13973s] #
[05/29 07:04:31  13973s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:31  13973s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:04:31  13973s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:31  13973s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:04:31  13973s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:04:31  13973s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:04:31  13973s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:31  13973s] #
[05/29 07:04:31  13973s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4590.61 (MB), peak = 5151.63 (MB)
[05/29 07:04:31  13973s] #start 30th fixing drc iteration ...
[05/29 07:04:51  13994s] ### Gcell dirty-map stats: routing = 10.56%
[05/29 07:04:51  13994s] #   number of violations = 42
[05/29 07:04:51  13994s] #
[05/29 07:04:51  13994s] #  By Layer and Type:
[05/29 07:04:51  13994s] #
[05/29 07:04:51  13994s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:51  13994s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:04:51  13994s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:51  13994s] #  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
[05/29 07:04:51  13994s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:04:51  13994s] #  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
[05/29 07:04:51  13994s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:04:51  13994s] #
[05/29 07:04:51  13994s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4593.31 (MB), peak = 5151.63 (MB)
[05/29 07:04:51  13994s] #Complete Detail Routing.
[05/29 07:04:51  13994s] #Total wire length = 12860 um.
[05/29 07:04:51  13994s] #Total half perimeter of net bounding box = 11733 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER M1 = 58 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER M2 = 1649 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER C1 = 3023 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER C2 = 4002 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER C3 = 2672 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER C4 = 1435 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER C5 = 22 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER JA = 0 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER QA = 0 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER QB = 0 um.
[05/29 07:04:51  13994s] #Total wire length on LAYER LB = 0 um.
[05/29 07:04:51  13994s] #Total number of vias = 21666
[05/29 07:04:51  13994s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 07:04:51  13994s] #Total number of single cut vias = 16843 ( 77.7%)
[05/29 07:04:51  13994s] #Up-Via Summary (total 21666):
[05/29 07:04:51  13994s] #                   single-cut          multi-cut      Total
[05/29 07:04:51  13994s] #-----------------------------------------------------------
[05/29 07:04:51  13994s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/29 07:04:51  13994s] # M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
[05/29 07:04:51  13994s] # C1              5552 ( 78.2%)      1548 ( 21.8%)       7100
[05/29 07:04:51  13994s] # C2              2770 ( 76.5%)       850 ( 23.5%)       3620
[05/29 07:04:51  13994s] # C3               607 ( 69.5%)       266 ( 30.5%)        873
[05/29 07:04:51  13994s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/29 07:04:51  13994s] #-----------------------------------------------------------
[05/29 07:04:51  13994s] #                16843 ( 77.7%)      4823 ( 22.3%)      21666 
[05/29 07:04:51  13994s] #
[05/29 07:04:51  13994s] #Total number of DRC violations = 42
[05/29 07:04:51  13994s] ### Time Record (Detail Routing) is uninstalled.
[05/29 07:04:51  13994s] #Cpu time = 00:06:22
[05/29 07:04:51  13994s] #Elapsed time = 00:06:21
[05/29 07:04:51  13994s] #Increased memory = 24.60 (MB)
[05/29 07:04:51  13994s] #Total memory = 4593.31 (MB)
[05/29 07:04:51  13994s] #Peak memory = 5151.63 (MB)
[05/29 07:04:51  13994s] ### detail_route design signature (393): route=1343891481 flt_obj=0 vio=231521697 shield_wire=1
[05/29 07:04:51  13994s] ### Time Record (DB Export) is installed.
[05/29 07:04:51  13994s] ### export design design signature (394): route=1343891481 fixed_route=1294941503 flt_obj=0 vio=231521697 swire=282492057 shield_wire=1 net_attr=1717143282 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1128318800 inst_orient=1063745696 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:04:52  13994s] ### Time Record (DB Export) is uninstalled.
[05/29 07:04:52  13994s] ### Time Record (Post Callback) is installed.
[05/29 07:04:52  13994s] ### Time Record (Post Callback) is uninstalled.
[05/29 07:04:52  13994s] #
[05/29 07:04:52  13994s] #detailRoute statistics:
[05/29 07:04:52  13994s] #Cpu time = 00:06:23
[05/29 07:04:52  13994s] #Elapsed time = 00:06:22
[05/29 07:04:52  13994s] #Increased memory = -43.87 (MB)
[05/29 07:04:52  13994s] #Total memory = 4528.09 (MB)
[05/29 07:04:52  13994s] #Peak memory = 5151.63 (MB)
[05/29 07:04:52  13994s] #Number of warnings = 34
[05/29 07:04:52  13994s] #Total number of warnings = 437
[05/29 07:04:52  13994s] #Number of fails = 0
[05/29 07:04:52  13994s] #Total number of fails = 0
[05/29 07:04:52  13994s] #Complete detailRoute on Thu May 29 07:04:52 2025
[05/29 07:04:52  13994s] #
[05/29 07:04:52  13994s] ### import design signature (395): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/29 07:04:52  13994s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:04:52  13994s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:04:52  13994s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:04:52  13994s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:04:52  13994s] ### Time Record (detailRoute) is uninstalled.
[05/29 07:04:52  13994s] #% End detailRoute (date=05/29 07:04:52, total cpu=0:06:23, real=0:06:22, peak res=4991.2M, current mem=4526.6M)
[05/29 07:04:52  13994s] ### Time Record (ecoRoute) is uninstalled.
[05/29 07:04:52  13994s] #
[05/29 07:04:52  13994s] #  Scalability Statistics
[05/29 07:04:52  13994s] #
[05/29 07:04:52  13994s] #-------------------------+---------+-------------+------------+
[05/29 07:04:52  13994s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/29 07:04:52  13994s] #-------------------------+---------+-------------+------------+
[05/29 07:04:52  13994s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/29 07:04:52  13994s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/29 07:04:52  13994s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/29 07:04:52  13994s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/29 07:04:52  13994s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/29 07:04:52  13994s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/29 07:04:52  13994s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/29 07:04:52  13994s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/29 07:04:52  13994s] #  Detail Routing         | 00:06:21|     00:06:19|         1.0|
[05/29 07:04:52  13994s] #  Entire Command         | 00:06:23|     00:06:22|         1.0|
[05/29 07:04:52  13994s] #-------------------------+---------+-------------+------------+
[05/29 07:04:52  13994s] #
[05/29 07:04:52  13995s] <CMD> zoomBox 11.15800 -7.50600 71.24200 46.11000
[05/29 07:08:03  14031s] <CMD> verify_drc
[05/29 07:08:03  14031s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 07:08:03  14031s]  *** Starting Verify DRC (MEM: 5116.3) ***
[05/29 07:08:03  14031s] 
[05/29 07:08:03  14031s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:03  14031s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:03  14031s]   VERIFY DRC ...... Starting Verification
[05/29 07:08:03  14031s]   VERIFY DRC ...... Initializing
[05/29 07:08:03  14031s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 07:08:03  14031s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 07:08:03  14031s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 07:08:03  14031s]   VERIFY DRC ...... Using new threading
[05/29 07:08:03  14031s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 07:08:03  14031s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:08:03  14031s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area : 2 complete 13 Viols.
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 07:08:04  14032s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area : 6 complete 19 Viols.
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 07:08:05  14033s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 07:08:06  14034s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 07:08:06  14034s]   VERIFY DRC ...... Using new threading
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 07:08:06  14034s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:08:06  14034s] 
[05/29 07:08:06  14034s]   Verification Complete : 40 Viols.
[05/29 07:08:06  14034s] 
[05/29 07:08:06  14034s]  Violation Summary By Layer and Type:
[05/29 07:08:06  14034s] 
[05/29 07:08:06  14034s] 	          Short    Color   EOLCol      Enc   CutSpc   MetSpc   Totals
[05/29 07:08:06  14034s] 	M1           21        6        4        0        0        1       32
[05/29 07:08:06  14034s] 	V1            0        0        0        4        2        0        6
[05/29 07:08:06  14034s] 	M2            0        2        0        0        0        0        2
[05/29 07:08:06  14034s] 	Totals       21        8        4        4        2        1       40
[05/29 07:08:06  14034s] 
[05/29 07:08:06  14034s]  *** End Verify DRC (CPU TIME: 0:00:02.8  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 07:08:06  14034s] 
[05/29 07:08:09  14035s] <CMD> ecoRoute -fix_drc
[05/29 07:08:09  14035s] ### Time Record (ecoRoute) is installed.
[05/29 07:08:09  14035s] **INFO: User settings:
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/29 07:08:09  14035s] setNanoRouteMode -drouteStartIteration                                                    0
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/29 07:08:09  14035s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/29 07:08:09  14035s] setNanoRouteMode -extract_design_signature                                                142021973
[05/29 07:08:09  14035s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/29 07:08:09  14035s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/29 07:08:09  14035s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/29 07:08:09  14035s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/29 07:08:09  14035s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/29 07:08:09  14035s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/29 07:08:09  14035s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/29 07:08:09  14035s] setNanoRouteMode -route_si_effort                                                         high
[05/29 07:08:09  14035s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/29 07:08:09  14035s] setNanoRouteMode -route_with_si_driven                                                    true
[05/29 07:08:09  14035s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/29 07:08:09  14035s] setNanoRouteMode -route_with_timing_driven                                                true
[05/29 07:08:09  14035s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/29 07:08:09  14035s] setDesignMode -powerEffort                                                                high
[05/29 07:08:09  14035s] setDesignMode -process                                                                    22
[05/29 07:08:09  14035s] setDesignMode -propagateActivity                                                          true
[05/29 07:08:09  14035s] 
[05/29 07:08:09  14035s] #% Begin detailRoute (date=05/29 07:08:09, mem=4529.9M)
[05/29 07:08:09  14035s] 
[05/29 07:08:09  14035s] detailRoute -fix_drc
[05/29 07:08:09  14035s] 
[05/29 07:08:09  14035s] #Start detailRoute on Thu May 29 07:08:09 2025
[05/29 07:08:09  14035s] #
[05/29 07:08:09  14035s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:08:09  14035s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:08:09  14035s] ### Time Record (detailRoute) is installed.
[05/29 07:08:09  14035s] ### Time Record (Pre Callback) is installed.
[05/29 07:08:09  14035s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/29 07:08:09  14035s] ### Time Record (Pre Callback) is uninstalled.
[05/29 07:08:09  14035s] ### Time Record (DB Import) is installed.
[05/29 07:08:09  14035s] ### Time Record (Timing Data Generation) is installed.
[05/29 07:08:09  14035s] ### Time Record (Timing Data Generation) is uninstalled.
[05/29 07:08:09  14035s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/29 07:08:09  14035s] eee: pegSigSF=1.070000
[05/29 07:08:09  14035s] Initializing multi-corner resistance tables ...
[05/29 07:08:09  14035s] eee: Grid unit RC data computation started
[05/29 07:08:09  14035s] eee: Grid unit RC data computation completed
[05/29 07:08:09  14035s] eee: l=1 avDens=0.004177 usedTrk=77.131667 availTrk=18467.169351 sigTrk=77.131667
[05/29 07:08:09  14035s] eee: l=2 avDens=0.041719 usedTrk=321.026295 availTrk=7695.000000 sigTrk=321.026295
[05/29 07:08:09  14035s] eee: l=3 avDens=0.129583 usedTrk=559.796666 availTrk=4320.000000 sigTrk=559.796666
[05/29 07:08:09  14035s] eee: l=4 avDens=0.176459 usedTrk=741.126851 availTrk=4200.000000 sigTrk=741.126851
[05/29 07:08:09  14035s] eee: l=5 avDens=0.137449 usedTrk=494.817964 availTrk=3600.000000 sigTrk=494.817964
[05/29 07:08:09  14035s] eee: l=6 avDens=0.080500 usedTrk=265.650000 availTrk=3300.000000 sigTrk=265.650000
[05/29 07:08:09  14035s] eee: l=7 avDens=0.004149 usedTrk=3.983333 availTrk=960.000000 sigTrk=3.983333
[05/29 07:08:09  14035s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:08:09  14035s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:08:09  14035s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:08:09  14035s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:08:09  14035s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/29 07:08:09  14035s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.256262 uaWl=1.000000 uaWlH=0.626600 aWlH=0.000000 lMod=0 pMax=0.915400 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/29 07:08:09  14035s] eee: NetCapCache creation started. (Current Mem: 5128.371M) 
[05/29 07:08:09  14035s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5128.371M) 
[05/29 07:08:09  14035s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/29 07:08:09  14035s] eee: Metal Layers Info:
[05/29 07:08:09  14035s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:08:09  14035s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/29 07:08:09  14035s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:08:09  14035s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/29 07:08:09  14035s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/29 07:08:09  14035s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:08:09  14035s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:08:09  14035s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/29 07:08:09  14035s] #To increase the message display limit, refer to the product command reference manual.
[05/29 07:08:09  14035s] ### Net info: total nets: 3480
[05/29 07:08:09  14035s] ### Net info: dirty nets: 0
[05/29 07:08:09  14035s] ### Net info: marked as disconnected nets: 0
[05/29 07:08:09  14035s] ### Net info: fully routed nets: 3478
[05/29 07:08:09  14035s] ### Net info: trivial (< 2 pins) nets: 2
[05/29 07:08:09  14035s] ### Net info: unrouted nets: 0
[05/29 07:08:09  14035s] ### Net info: re-extraction nets: 0
[05/29 07:08:09  14035s] ### Net info: ignored nets: 0
[05/29 07:08:09  14035s] ### Net info: skip routing nets: 0
[05/29 07:08:09  14035s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:09  14035s] ### import design signature (396): route=1794936518 fixed_route=1294941503 flt_obj=0 vio=1988655653 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:08:09  14035s] ### Time Record (DB Import) is uninstalled.
[05/29 07:08:09  14035s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/29 07:08:09  14035s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:09  14035s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/29 07:08:09  14035s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:09  14035s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:09  14035s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:09  14035s] ### Time Record (Data Preparation) is installed.
[05/29 07:08:09  14035s] #Start routing data preparation on Thu May 29 07:08:09 2025
[05/29 07:08:09  14035s] #
[05/29 07:08:09  14035s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:09  14035s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:09  14035s] ### Time Record (Cell Pin Access) is installed.
[05/29 07:08:09  14035s] #Initial pin access analysis.
[05/29 07:08:09  14035s] #Detail pin access analysis.
[05/29 07:08:09  14035s] ### Time Record (Cell Pin Access) is uninstalled.
[05/29 07:08:09  14035s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/29 07:08:09  14035s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/29 07:08:09  14035s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:08:09  14035s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:08:09  14035s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:08:09  14035s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:08:09  14035s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:08:09  14035s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/29 07:08:09  14035s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:08:09  14035s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:08:09  14035s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/29 07:08:09  14035s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/29 07:08:09  14035s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 07:08:09  14035s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 07:08:09  14035s] #pin_access_rlayer=3(C1)
[05/29 07:08:09  14035s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 07:08:09  14035s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 07:08:09  14035s] #enable_dpt_layer_shield=F
[05/29 07:08:09  14035s] #has_line_end_grid=F
[05/29 07:08:09  14035s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/29 07:08:09  14035s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4531.06 (MB), peak = 5151.63 (MB)
[05/29 07:08:10  14036s] #Regenerating Ggrids automatically.
[05/29 07:08:10  14036s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 07:08:10  14036s] #Using automatically generated G-grids.
[05/29 07:08:11  14037s] #Done routing data preparation.
[05/29 07:08:11  14037s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4535.75 (MB), peak = 5151.63 (MB)
[05/29 07:08:11  14037s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:08:11  14037s] ### Time Record (Detail Routing) is installed.
[05/29 07:08:11  14037s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:11  14037s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:11  14037s] ### Time Record (Data Preparation) is installed.
[05/29 07:08:11  14037s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:08:11  14037s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:08:11  14037s] #Start instance access analysis using 1 thread...
[05/29 07:08:11  14037s] #Set layer M1 to be advanced pin access layer.
[05/29 07:08:11  14037s] ### Time Record (Instance Pin Access) is installed.
[05/29 07:08:11  14037s] #36 out of 5736 (0.63%) instances are not legally placed.
[05/29 07:08:11  14037s] #666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/29 07:08:11  14037s] #58 instance pins are hard to access
[05/29 07:08:11  14037s] #Instance access analysis statistics:
[05/29 07:08:11  14037s] #Cpu time = 00:00:00
[05/29 07:08:11  14037s] #Elapsed time = 00:00:00
[05/29 07:08:11  14037s] #Increased memory = 0.00 (MB)
[05/29 07:08:11  14037s] #Total memory = 4535.75 (MB)
[05/29 07:08:11  14037s] #Peak memory = 5151.63 (MB)
[05/29 07:08:11  14037s] ### Time Record (Instance Pin Access) is uninstalled.
[05/29 07:08:11  14037s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/29 07:08:11  14037s] #
[05/29 07:08:11  14037s] #Start Detail Routing..
[05/29 07:08:11  14037s] #start initial detail routing ...
[05/29 07:08:11  14037s] ### Design has 0 dirty nets, has valid drcs
[05/29 07:08:11  14037s] ### Gcell dirty-map stats: routing = 0.00%
[05/29 07:08:11  14037s] #   number of violations = 85
[05/29 07:08:11  14037s] #
[05/29 07:08:11  14037s] #  By Layer and Type:
[05/29 07:08:11  14037s] #
[05/29 07:08:11  14037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:11  14037s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:08:11  14037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:11  14037s] #  M1     |      2|    41|      0|    12|      8|      4|   8|     75|
[05/29 07:08:11  14037s] #  M2     |      0|     0|      6|     4|      0|      0|   0|     10|
[05/29 07:08:11  14037s] #  Totals |      2|    41|      6|    16|      8|      4|   8|     85|
[05/29 07:08:11  14037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:11  14037s] #
[05/29 07:08:11  14037s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4539.82 (MB), peak = 5151.63 (MB)
[05/29 07:08:11  14037s] #start 1st fixing drc iteration ...
[05/29 07:08:17  14043s] ### Gcell dirty-map stats: routing = 1.84%
[05/29 07:08:17  14043s] #   number of violations = 60
[05/29 07:08:17  14043s] #
[05/29 07:08:17  14043s] #  By Layer and Type:
[05/29 07:08:17  14043s] #
[05/29 07:08:17  14043s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:17  14043s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:08:17  14043s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:17  14043s] #  M1     |      2|    34|      0|     8|      4|      2|   4|     54|
[05/29 07:08:17  14043s] #  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
[05/29 07:08:17  14043s] #  Totals |      2|    34|      3|    11|      4|      2|   4|     60|
[05/29 07:08:17  14043s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:17  14043s] #
[05/29 07:08:17  14043s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4540.09 (MB), peak = 5151.63 (MB)
[05/29 07:08:17  14043s] #start 2nd fixing drc iteration ...
[05/29 07:08:24  14050s] ### Gcell dirty-map stats: routing = 2.57%
[05/29 07:08:24  14050s] #   number of violations = 56
[05/29 07:08:24  14050s] #
[05/29 07:08:24  14050s] #  By Layer and Type:
[05/29 07:08:24  14050s] #
[05/29 07:08:24  14050s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:24  14050s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:08:24  14050s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:24  14050s] #  M1     |      1|    31|      0|     8|      4|      2|   4|     50|
[05/29 07:08:24  14050s] #  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
[05/29 07:08:24  14050s] #  Totals |      1|    31|      3|    11|      4|      2|   4|     56|
[05/29 07:08:24  14050s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:24  14050s] #
[05/29 07:08:24  14050s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4540.39 (MB), peak = 5151.63 (MB)
[05/29 07:08:24  14050s] #start 3rd fixing drc iteration ...
[05/29 07:08:34  14060s] ### Gcell dirty-map stats: routing = 3.26%
[05/29 07:08:34  14060s] #   number of violations = 56
[05/29 07:08:34  14060s] #
[05/29 07:08:34  14060s] #  By Layer and Type:
[05/29 07:08:34  14060s] #
[05/29 07:08:34  14060s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:34  14060s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:08:34  14060s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:34  14060s] #  M1     |      1|    31|      0|     8|      4|      2|   4|     50|
[05/29 07:08:34  14060s] #  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
[05/29 07:08:34  14060s] #  Totals |      1|    31|      3|    11|      4|      2|   4|     56|
[05/29 07:08:34  14060s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:34  14060s] #
[05/29 07:08:34  14060s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4540.53 (MB), peak = 5151.63 (MB)
[05/29 07:08:34  14060s] #start 4th fixing drc iteration ...
[05/29 07:08:47  14073s] ### Gcell dirty-map stats: routing = 5.22%
[05/29 07:08:47  14073s] #   number of violations = 53
[05/29 07:08:47  14073s] #
[05/29 07:08:47  14073s] #  By Layer and Type:
[05/29 07:08:47  14073s] #
[05/29 07:08:47  14073s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:47  14073s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:08:47  14073s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:47  14073s] #  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
[05/29 07:08:47  14073s] #  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
[05/29 07:08:47  14073s] #  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
[05/29 07:08:47  14073s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:08:47  14073s] #
[05/29 07:08:47  14073s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4540.42 (MB), peak = 5151.63 (MB)
[05/29 07:08:47  14073s] #start 5th fixing drc iteration ...
[05/29 07:09:06  14092s] ### Gcell dirty-map stats: routing = 6.60%
[05/29 07:09:06  14092s] #   number of violations = 53
[05/29 07:09:06  14092s] #
[05/29 07:09:06  14092s] #  By Layer and Type:
[05/29 07:09:06  14092s] #
[05/29 07:09:06  14092s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:06  14092s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:09:06  14092s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:06  14092s] #  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
[05/29 07:09:06  14092s] #  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
[05/29 07:09:06  14092s] #  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
[05/29 07:09:06  14092s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:06  14092s] #
[05/29 07:09:06  14092s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4540.80 (MB), peak = 5151.63 (MB)
[05/29 07:09:06  14092s] #start 6th fixing drc iteration ...
[05/29 07:09:29  14115s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:09:29  14115s] #   number of violations = 53
[05/29 07:09:29  14115s] #
[05/29 07:09:29  14115s] #  By Layer and Type:
[05/29 07:09:29  14115s] #
[05/29 07:09:29  14115s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:29  14115s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:09:29  14115s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:29  14115s] #  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
[05/29 07:09:29  14115s] #  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
[05/29 07:09:29  14115s] #  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
[05/29 07:09:29  14115s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:29  14115s] #
[05/29 07:09:29  14115s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 4541.41 (MB), peak = 5151.63 (MB)
[05/29 07:09:29  14115s] #start 7th fixing drc iteration ...
[05/29 07:09:34  14120s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:09:34  14120s] #   number of violations = 54
[05/29 07:09:34  14120s] #
[05/29 07:09:34  14120s] #  By Layer and Type:
[05/29 07:09:34  14120s] #
[05/29 07:09:34  14120s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:34  14120s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:09:34  14120s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:34  14120s] #  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
[05/29 07:09:34  14120s] #  M2     |      0|     0|      3|     4|      0|      0|   0|      7|
[05/29 07:09:34  14120s] #  Totals |      1|    28|      3|    12|      4|      2|   4|     54|
[05/29 07:09:34  14120s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:34  14120s] #
[05/29 07:09:34  14120s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4540.62 (MB), peak = 5151.63 (MB)
[05/29 07:09:34  14120s] #start 8th fixing drc iteration ...
[05/29 07:09:41  14128s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:09:41  14128s] #   number of violations = 53
[05/29 07:09:41  14128s] #
[05/29 07:09:41  14128s] #  By Layer and Type:
[05/29 07:09:41  14128s] #
[05/29 07:09:41  14128s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:41  14128s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:09:41  14128s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:41  14128s] #  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
[05/29 07:09:41  14128s] #  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
[05/29 07:09:41  14128s] #  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
[05/29 07:09:41  14128s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:09:41  14128s] #
[05/29 07:09:41  14128s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4540.82 (MB), peak = 5151.63 (MB)
[05/29 07:09:41  14128s] #start 9th fixing drc iteration ...
[05/29 07:09:51  14138s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:09:51  14138s] #   number of violations = 50
[05/29 07:09:51  14138s] #
[05/29 07:09:51  14138s] #  By Layer and Type:
[05/29 07:09:51  14138s] #
[05/29 07:09:51  14138s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:09:51  14138s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:09:51  14138s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:09:51  14138s] #  M1     |      1|    27|      0|     9|      4|   4|     45|
[05/29 07:09:51  14138s] #  M2     |      0|     0|      3|     2|      0|   0|      5|
[05/29 07:09:51  14138s] #  Totals |      1|    27|      3|    11|      4|   4|     50|
[05/29 07:09:51  14138s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:09:51  14138s] #
[05/29 07:09:52  14138s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4540.94 (MB), peak = 5151.63 (MB)
[05/29 07:09:52  14138s] #start 10th fixing drc iteration ...
[05/29 07:10:04  14151s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:10:04  14151s] #   number of violations = 50
[05/29 07:10:04  14151s] #
[05/29 07:10:04  14151s] #  By Layer and Type:
[05/29 07:10:04  14151s] #
[05/29 07:10:04  14151s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:04  14151s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:10:04  14151s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:04  14151s] #  M1     |      1|    27|      0|     9|      4|   4|     45|
[05/29 07:10:04  14151s] #  M2     |      0|     0|      3|     2|      0|   0|      5|
[05/29 07:10:04  14151s] #  Totals |      1|    27|      3|    11|      4|   4|     50|
[05/29 07:10:04  14151s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:04  14151s] #
[05/29 07:10:04  14151s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4540.82 (MB), peak = 5151.63 (MB)
[05/29 07:10:04  14151s] #start 11th fixing drc iteration ...
[05/29 07:10:21  14168s] ### Gcell dirty-map stats: routing = 8.16%
[05/29 07:10:21  14168s] #   number of violations = 50
[05/29 07:10:21  14168s] #
[05/29 07:10:21  14168s] #  By Layer and Type:
[05/29 07:10:21  14168s] #
[05/29 07:10:21  14168s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:21  14168s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:10:21  14168s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:21  14168s] #  M1     |      1|    27|      0|     9|      4|   4|     45|
[05/29 07:10:21  14168s] #  M2     |      0|     0|      3|     2|      0|   0|      5|
[05/29 07:10:21  14168s] #  Totals |      1|    27|      3|    11|      4|   4|     50|
[05/29 07:10:21  14168s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:21  14168s] #
[05/29 07:10:21  14168s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4541.21 (MB), peak = 5151.63 (MB)
[05/29 07:10:21  14168s] #start 12th fixing drc iteration ...
[05/29 07:10:43  14189s] ### Gcell dirty-map stats: routing = 8.16%
[05/29 07:10:43  14189s] #   number of violations = 50
[05/29 07:10:43  14189s] #
[05/29 07:10:43  14189s] #  By Layer and Type:
[05/29 07:10:43  14189s] #
[05/29 07:10:43  14189s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:43  14189s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:10:43  14189s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:43  14189s] #  M1     |      1|    27|      0|     9|      4|   4|     45|
[05/29 07:10:43  14189s] #  M2     |      0|     0|      3|     2|      0|   0|      5|
[05/29 07:10:43  14189s] #  Totals |      1|    27|      3|    11|      4|   4|     50|
[05/29 07:10:43  14189s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:43  14189s] #
[05/29 07:10:43  14189s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4541.51 (MB), peak = 5151.63 (MB)
[05/29 07:10:43  14189s] #start 13th fixing drc iteration ...
[05/29 07:10:48  14195s] ### Gcell dirty-map stats: routing = 8.26%
[05/29 07:10:48  14195s] #   number of violations = 47
[05/29 07:10:48  14195s] #
[05/29 07:10:48  14195s] #  By Layer and Type:
[05/29 07:10:48  14195s] #
[05/29 07:10:48  14195s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:48  14195s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:10:48  14195s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:48  14195s] #  M1     |      1|    24|      0|     9|      4|   4|     42|
[05/29 07:10:48  14195s] #  M2     |      0|     0|      3|     2|      0|   0|      5|
[05/29 07:10:48  14195s] #  Totals |      1|    24|      3|    11|      4|   4|     47|
[05/29 07:10:48  14195s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:10:48  14195s] #
[05/29 07:10:48  14195s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4540.79 (MB), peak = 5151.63 (MB)
[05/29 07:10:48  14195s] #start 14th fixing drc iteration ...
[05/29 07:10:55  14201s] ### Gcell dirty-map stats: routing = 8.30%
[05/29 07:10:55  14201s] #   number of violations = 47
[05/29 07:10:55  14201s] #
[05/29 07:10:55  14201s] #  By Layer and Type:
[05/29 07:10:55  14201s] #
[05/29 07:10:55  14201s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:10:55  14201s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:10:55  14201s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:10:55  14201s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:10:55  14201s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:10:55  14201s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:10:55  14201s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:10:55  14201s] #
[05/29 07:10:55  14201s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4540.79 (MB), peak = 5151.63 (MB)
[05/29 07:10:55  14201s] #start 15th fixing drc iteration ...
[05/29 07:11:04  14211s] ### Gcell dirty-map stats: routing = 8.55%
[05/29 07:11:04  14211s] #   number of violations = 47
[05/29 07:11:04  14211s] #
[05/29 07:11:04  14211s] #  By Layer and Type:
[05/29 07:11:04  14211s] #
[05/29 07:11:04  14211s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:04  14211s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:11:04  14211s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:04  14211s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:11:04  14211s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:11:04  14211s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:11:04  14211s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:04  14211s] #
[05/29 07:11:04  14211s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4541.01 (MB), peak = 5151.63 (MB)
[05/29 07:11:04  14211s] #start 16th fixing drc iteration ...
[05/29 07:11:18  14225s] ### Gcell dirty-map stats: routing = 8.70%
[05/29 07:11:18  14225s] #   number of violations = 47
[05/29 07:11:18  14225s] #
[05/29 07:11:18  14225s] #  By Layer and Type:
[05/29 07:11:18  14225s] #
[05/29 07:11:18  14225s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:18  14225s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:11:18  14225s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:18  14225s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:11:18  14225s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:11:18  14225s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:11:18  14225s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:18  14225s] #
[05/29 07:11:18  14225s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4541.17 (MB), peak = 5151.63 (MB)
[05/29 07:11:18  14225s] #start 17th fixing drc iteration ...
[05/29 07:11:38  14244s] ### Gcell dirty-map stats: routing = 8.72%
[05/29 07:11:38  14244s] #   number of violations = 47
[05/29 07:11:38  14244s] #
[05/29 07:11:38  14244s] #  By Layer and Type:
[05/29 07:11:38  14244s] #
[05/29 07:11:38  14244s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:38  14244s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:11:38  14244s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:38  14244s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:11:38  14244s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:11:38  14244s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:11:38  14244s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:38  14244s] #
[05/29 07:11:38  14244s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4553.98 (MB), peak = 5151.63 (MB)
[05/29 07:11:38  14244s] #start 18th fixing drc iteration ...
[05/29 07:11:59  14266s] ### Gcell dirty-map stats: routing = 8.80%
[05/29 07:11:59  14266s] #   number of violations = 47
[05/29 07:11:59  14266s] #
[05/29 07:11:59  14266s] #  By Layer and Type:
[05/29 07:11:59  14266s] #
[05/29 07:11:59  14266s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:59  14266s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:11:59  14266s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:59  14266s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:11:59  14266s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:11:59  14266s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:11:59  14266s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:11:59  14266s] #
[05/29 07:11:59  14266s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4554.13 (MB), peak = 5151.63 (MB)
[05/29 07:11:59  14266s] #start 19th fixing drc iteration ...
[05/29 07:12:04  14271s] ### Gcell dirty-map stats: routing = 8.80%
[05/29 07:12:04  14271s] #   number of violations = 47
[05/29 07:12:04  14271s] #
[05/29 07:12:04  14271s] #  By Layer and Type:
[05/29 07:12:04  14271s] #
[05/29 07:12:04  14271s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:04  14271s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:12:04  14271s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:04  14271s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:12:04  14271s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:12:04  14271s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:12:04  14271s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:04  14271s] #
[05/29 07:12:04  14271s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4552.71 (MB), peak = 5151.63 (MB)
[05/29 07:12:04  14271s] #start 20th fixing drc iteration ...
[05/29 07:12:10  14277s] ### Gcell dirty-map stats: routing = 8.80%
[05/29 07:12:10  14277s] #   number of violations = 47
[05/29 07:12:10  14277s] #
[05/29 07:12:10  14277s] #  By Layer and Type:
[05/29 07:12:10  14277s] #
[05/29 07:12:10  14277s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:10  14277s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:12:10  14277s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:10  14277s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:12:10  14277s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:12:10  14277s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:12:10  14277s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:10  14277s] #
[05/29 07:12:10  14277s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4552.65 (MB), peak = 5151.63 (MB)
[05/29 07:12:10  14277s] #start 21th fixing drc iteration ...
[05/29 07:12:21  14288s] ### Gcell dirty-map stats: routing = 8.80%
[05/29 07:12:21  14288s] #   number of violations = 47
[05/29 07:12:21  14288s] #
[05/29 07:12:21  14288s] #  By Layer and Type:
[05/29 07:12:21  14288s] #
[05/29 07:12:21  14288s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:21  14288s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:12:21  14288s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:21  14288s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:12:21  14288s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:12:21  14288s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:12:21  14288s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:21  14288s] #
[05/29 07:12:21  14288s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4551.97 (MB), peak = 5151.63 (MB)
[05/29 07:12:21  14288s] #start 22th fixing drc iteration ...
[05/29 07:12:35  14302s] ### Gcell dirty-map stats: routing = 8.80%
[05/29 07:12:35  14302s] #   number of violations = 47
[05/29 07:12:35  14302s] #
[05/29 07:12:35  14302s] #  By Layer and Type:
[05/29 07:12:35  14302s] #
[05/29 07:12:35  14302s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:35  14302s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:12:35  14302s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:35  14302s] #  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
[05/29 07:12:35  14302s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:12:35  14302s] #  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
[05/29 07:12:35  14302s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:35  14302s] #
[05/29 07:12:35  14302s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4552.11 (MB), peak = 5151.63 (MB)
[05/29 07:12:35  14302s] #start 23th fixing drc iteration ...
[05/29 07:12:52  14318s] ### Gcell dirty-map stats: routing = 9.11%
[05/29 07:12:52  14318s] #   number of violations = 47
[05/29 07:12:52  14318s] #
[05/29 07:12:52  14318s] #  By Layer and Type:
[05/29 07:12:52  14318s] #
[05/29 07:12:52  14318s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:52  14318s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:12:52  14318s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:52  14318s] #  M1     |      1|    24|      0|     7|      4|      2|   4|     42|
[05/29 07:12:52  14318s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:12:52  14318s] #  Totals |      1|    24|      3|     9|      4|      2|   4|     47|
[05/29 07:12:52  14318s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:12:52  14318s] #
[05/29 07:12:52  14319s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4552.20 (MB), peak = 5151.63 (MB)
[05/29 07:12:52  14319s] #start 24th fixing drc iteration ...
[05/29 07:13:12  14339s] ### Gcell dirty-map stats: routing = 9.35%
[05/29 07:13:12  14339s] #   number of violations = 45
[05/29 07:13:12  14339s] #
[05/29 07:13:12  14339s] #  By Layer and Type:
[05/29 07:13:12  14339s] #
[05/29 07:13:12  14339s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:12  14339s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:13:12  14339s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:12  14339s] #  M1     |      1|    22|      0|     7|      4|      2|   4|     40|
[05/29 07:13:12  14339s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:13:12  14339s] #  Totals |      1|    22|      3|     9|      4|      2|   4|     45|
[05/29 07:13:12  14339s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:12  14339s] #
[05/29 07:13:12  14339s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4552.47 (MB), peak = 5151.63 (MB)
[05/29 07:13:12  14339s] #start 25th fixing drc iteration ...
[05/29 07:13:20  14347s] ### Gcell dirty-map stats: routing = 9.35%
[05/29 07:13:20  14347s] #   number of violations = 45
[05/29 07:13:20  14347s] #
[05/29 07:13:20  14347s] #  By Layer and Type:
[05/29 07:13:20  14347s] #
[05/29 07:13:20  14347s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:20  14347s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:13:20  14347s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:20  14347s] #  M1     |      1|    22|      0|     7|      4|      2|   4|     40|
[05/29 07:13:20  14347s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:13:20  14347s] #  Totals |      1|    22|      3|     9|      4|      2|   4|     45|
[05/29 07:13:20  14347s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:20  14347s] #
[05/29 07:13:20  14347s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4551.83 (MB), peak = 5151.63 (MB)
[05/29 07:13:20  14347s] #start 26th fixing drc iteration ...
[05/29 07:13:28  14355s] ### Gcell dirty-map stats: routing = 9.42%
[05/29 07:13:28  14355s] #   number of violations = 45
[05/29 07:13:28  14355s] #
[05/29 07:13:28  14355s] #  By Layer and Type:
[05/29 07:13:28  14355s] #
[05/29 07:13:28  14355s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:28  14355s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:13:28  14355s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:28  14355s] #  M1     |      1|    22|      0|     7|      4|      2|   4|     40|
[05/29 07:13:28  14355s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:13:28  14355s] #  Totals |      1|    22|      3|     9|      4|      2|   4|     45|
[05/29 07:13:28  14355s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:28  14355s] #
[05/29 07:13:28  14355s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4551.72 (MB), peak = 5151.63 (MB)
[05/29 07:13:28  14355s] #start 27th fixing drc iteration ...
[05/29 07:13:40  14367s] ### Gcell dirty-map stats: routing = 9.51%
[05/29 07:13:40  14367s] #   number of violations = 43
[05/29 07:13:40  14367s] #
[05/29 07:13:40  14367s] #  By Layer and Type:
[05/29 07:13:40  14367s] #
[05/29 07:13:40  14367s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:40  14367s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:13:40  14367s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:40  14367s] #  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
[05/29 07:13:40  14367s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:13:40  14367s] #  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
[05/29 07:13:40  14367s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:40  14367s] #
[05/29 07:13:40  14367s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4551.07 (MB), peak = 5151.63 (MB)
[05/29 07:13:40  14367s] #start 28th fixing drc iteration ...
[05/29 07:13:53  14381s] ### Gcell dirty-map stats: routing = 9.52%
[05/29 07:13:53  14381s] #   number of violations = 43
[05/29 07:13:53  14381s] #
[05/29 07:13:53  14381s] #  By Layer and Type:
[05/29 07:13:53  14381s] #
[05/29 07:13:53  14381s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:53  14381s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:13:53  14381s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:53  14381s] #  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
[05/29 07:13:53  14381s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:13:53  14381s] #  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
[05/29 07:13:53  14381s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:13:53  14381s] #
[05/29 07:13:53  14381s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4548.50 (MB), peak = 5151.63 (MB)
[05/29 07:13:53  14381s] #start 29th fixing drc iteration ...
[05/29 07:14:09  14396s] ### Gcell dirty-map stats: routing = 9.52%
[05/29 07:14:09  14396s] #   number of violations = 43
[05/29 07:14:09  14396s] #
[05/29 07:14:09  14396s] #  By Layer and Type:
[05/29 07:14:09  14396s] #
[05/29 07:14:09  14396s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:09  14396s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:14:09  14396s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:09  14396s] #  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
[05/29 07:14:09  14396s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:14:09  14396s] #  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
[05/29 07:14:09  14396s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:09  14396s] #
[05/29 07:14:09  14396s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4547.91 (MB), peak = 5151.63 (MB)
[05/29 07:14:09  14396s] #start 30th fixing drc iteration ...
[05/29 07:14:30  14417s] ### Gcell dirty-map stats: routing = 9.62%
[05/29 07:14:30  14417s] #   number of violations = 43
[05/29 07:14:30  14417s] #
[05/29 07:14:30  14417s] #  By Layer and Type:
[05/29 07:14:30  14417s] #
[05/29 07:14:30  14417s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:30  14417s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:14:30  14417s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:30  14417s] #  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
[05/29 07:14:30  14417s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:14:30  14417s] #  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
[05/29 07:14:30  14417s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:30  14417s] #
[05/29 07:14:30  14417s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4548.47 (MB), peak = 5151.63 (MB)
[05/29 07:14:30  14417s] #Complete Detail Routing.
[05/29 07:14:30  14417s] #Total wire length = 12859 um.
[05/29 07:14:30  14417s] #Total half perimeter of net bounding box = 11733 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER M1 = 59 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER M2 = 1647 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER C1 = 3023 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER C2 = 4002 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER C3 = 2672 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER C4 = 1435 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER C5 = 22 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER JA = 0 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER QA = 0 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER QB = 0 um.
[05/29 07:14:30  14417s] #Total wire length on LAYER LB = 0 um.
[05/29 07:14:30  14417s] #Total number of vias = 21672
[05/29 07:14:30  14417s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 07:14:30  14417s] #Total number of single cut vias = 16849 ( 77.7%)
[05/29 07:14:30  14417s] #Up-Via Summary (total 21672):
[05/29 07:14:30  14417s] #                   single-cut          multi-cut      Total
[05/29 07:14:30  14417s] #-----------------------------------------------------------
[05/29 07:14:30  14417s] # M1              1423 ( 92.6%)       113 (  7.4%)       1536
[05/29 07:14:30  14417s] # M2              6451 ( 75.9%)      2046 ( 24.1%)       8497
[05/29 07:14:30  14417s] # C1              5559 ( 78.2%)      1548 ( 21.8%)       7107
[05/29 07:14:30  14417s] # C2              2767 ( 76.5%)       850 ( 23.5%)       3617
[05/29 07:14:30  14417s] # C3               609 ( 69.6%)       266 ( 30.4%)        875
[05/29 07:14:30  14417s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/29 07:14:30  14417s] #-----------------------------------------------------------
[05/29 07:14:30  14417s] #                16849 ( 77.7%)      4823 ( 22.3%)      21672 
[05/29 07:14:30  14417s] #
[05/29 07:14:30  14417s] #Total number of DRC violations = 43
[05/29 07:14:30  14417s] ### Time Record (Detail Routing) is uninstalled.
[05/29 07:14:30  14417s] #Cpu time = 00:06:22
[05/29 07:14:30  14417s] #Elapsed time = 00:06:21
[05/29 07:14:30  14417s] #Increased memory = 22.11 (MB)
[05/29 07:14:30  14417s] #Total memory = 4548.47 (MB)
[05/29 07:14:30  14417s] #Peak memory = 5151.63 (MB)
[05/29 07:14:30  14417s] ### detail_route design signature (461): route=1650417510 flt_obj=0 vio=927403887 shield_wire=1
[05/29 07:14:30  14417s] ### Time Record (DB Export) is installed.
[05/29 07:14:30  14417s] ### export design design signature (462): route=1650417510 fixed_route=1294941503 flt_obj=0 vio=927403887 swire=282492057 shield_wire=1 net_attr=1569158399 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1128318800 inst_orient=1063745696 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:14:30  14418s] ### Time Record (DB Export) is uninstalled.
[05/29 07:14:30  14418s] ### Time Record (Post Callback) is installed.
[05/29 07:14:30  14418s] ### Time Record (Post Callback) is uninstalled.
[05/29 07:14:30  14418s] #
[05/29 07:14:30  14418s] #detailRoute statistics:
[05/29 07:14:30  14418s] #Cpu time = 00:06:23
[05/29 07:14:30  14418s] #Elapsed time = 00:06:21
[05/29 07:14:30  14418s] #Increased memory = 5.55 (MB)
[05/29 07:14:30  14418s] #Total memory = 4535.43 (MB)
[05/29 07:14:30  14418s] #Peak memory = 5151.63 (MB)
[05/29 07:14:30  14418s] #Number of warnings = 34
[05/29 07:14:30  14418s] #Total number of warnings = 478
[05/29 07:14:30  14418s] #Number of fails = 0
[05/29 07:14:30  14418s] #Total number of fails = 0
[05/29 07:14:30  14418s] #Complete detailRoute on Thu May 29 07:14:30 2025
[05/29 07:14:30  14418s] #
[05/29 07:14:30  14418s] ### import design signature (463): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/29 07:14:30  14418s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:30  14418s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:30  14418s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:30  14418s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:30  14418s] ### Time Record (detailRoute) is uninstalled.
[05/29 07:14:30  14418s] #% End detailRoute (date=05/29 07:14:30, total cpu=0:06:23, real=0:06:21, peak res=4927.0M, current mem=4534.8M)
[05/29 07:14:30  14418s] ### Time Record (ecoRoute) is uninstalled.
[05/29 07:14:30  14418s] #
[05/29 07:14:30  14418s] #  Scalability Statistics
[05/29 07:14:30  14418s] #
[05/29 07:14:30  14418s] #-------------------------+---------+-------------+------------+
[05/29 07:14:30  14418s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/29 07:14:30  14418s] #-------------------------+---------+-------------+------------+
[05/29 07:14:30  14418s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/29 07:14:30  14418s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/29 07:14:30  14418s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/29 07:14:30  14418s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/29 07:14:30  14418s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/29 07:14:30  14418s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/29 07:14:30  14418s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/29 07:14:30  14418s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/29 07:14:30  14418s] #  Detail Routing         | 00:06:20|     00:06:19|         1.0|
[05/29 07:14:30  14418s] #  Entire Command         | 00:06:23|     00:06:22|         1.0|
[05/29 07:14:30  14418s] #-------------------------+---------+-------------+------------+
[05/29 07:14:30  14418s] #
[05/29 07:14:30  14418s] <CMD> pan -0.12500 -18.78900
[05/29 07:14:31  14418s] <CMD> zoomBox 5.22900 -10.27200 75.91800 52.80700
[05/29 07:14:46  14421s] <CMD> verify_drc
[05/29 07:14:47  14421s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 07:14:47  14421s]  *** Starting Verify DRC (MEM: 5123.8) ***
[05/29 07:14:47  14421s] 
[05/29 07:14:47  14421s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:47  14421s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:47  14421s]   VERIFY DRC ...... Starting Verification
[05/29 07:14:47  14421s]   VERIFY DRC ...... Initializing
[05/29 07:14:47  14421s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 07:14:47  14421s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 07:14:47  14421s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 07:14:47  14421s]   VERIFY DRC ...... Using new threading
[05/29 07:14:47  14421s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 07:14:47  14421s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:14:47  14421s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 07:14:47  14421s]   VERIFY DRC ...... Sub-Area : 2 complete 13 Viols.
[05/29 07:14:47  14421s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 07:14:47  14422s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 07:14:47  14422s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 07:14:47  14422s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 07:14:47  14422s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 07:14:47  14422s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 07:14:47  14422s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 07:14:48  14422s]   VERIFY DRC ...... Sub-Area : 6 complete 17 Viols.
[05/29 07:14:48  14422s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 07:14:48  14423s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 07:14:48  14423s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 07:14:48  14423s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 07:14:48  14423s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 07:14:49  14423s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 07:14:49  14424s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 07:14:49  14424s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 07:14:49  14424s]   VERIFY DRC ...... Using new threading
[05/29 07:14:49  14424s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 07:14:49  14424s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:14:49  14424s] 
[05/29 07:14:49  14424s]   Verification Complete : 38 Viols.
[05/29 07:14:49  14424s] 
[05/29 07:14:49  14424s]  Violation Summary By Layer and Type:
[05/29 07:14:49  14424s] 
[05/29 07:14:49  14424s] 	          Short    Color   EOLCol      Enc   CutSpc   MetSpc   Totals
[05/29 07:14:49  14424s] 	M1           22        5        3        0        0        1       31
[05/29 07:14:49  14424s] 	V1            0        0        0        3        2        0        5
[05/29 07:14:49  14424s] 	M2            0        2        0        0        0        0        2
[05/29 07:14:49  14424s] 	Totals       22        7        3        3        2        1       38
[05/29 07:14:49  14424s] 
[05/29 07:14:49  14424s]  *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***
[05/29 07:14:49  14424s] 
[05/29 07:14:52  14424s] <CMD> ecoRoute -fix_drc
[05/29 07:14:52  14424s] ### Time Record (ecoRoute) is installed.
[05/29 07:14:52  14424s] **INFO: User settings:
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/29 07:14:52  14424s] setNanoRouteMode -drouteStartIteration                                                    0
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/29 07:14:52  14424s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/29 07:14:52  14424s] setNanoRouteMode -extract_design_signature                                                142021973
[05/29 07:14:52  14424s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/29 07:14:52  14424s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/29 07:14:52  14424s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/29 07:14:52  14424s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/29 07:14:52  14424s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/29 07:14:52  14424s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/29 07:14:52  14424s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/29 07:14:52  14424s] setNanoRouteMode -route_si_effort                                                         high
[05/29 07:14:52  14424s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/29 07:14:52  14424s] setNanoRouteMode -route_with_si_driven                                                    true
[05/29 07:14:52  14424s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/29 07:14:52  14424s] setNanoRouteMode -route_with_timing_driven                                                true
[05/29 07:14:52  14424s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/29 07:14:52  14424s] setDesignMode -powerEffort                                                                high
[05/29 07:14:52  14424s] setDesignMode -process                                                                    22
[05/29 07:14:52  14424s] setDesignMode -propagateActivity                                                          true
[05/29 07:14:52  14424s] 
[05/29 07:14:52  14424s] #% Begin detailRoute (date=05/29 07:14:52, mem=4539.0M)
[05/29 07:14:52  14424s] 
[05/29 07:14:52  14424s] detailRoute -fix_drc
[05/29 07:14:52  14424s] 
[05/29 07:14:52  14424s] #Start detailRoute on Thu May 29 07:14:52 2025
[05/29 07:14:52  14424s] #
[05/29 07:14:52  14424s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:14:52  14424s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:14:52  14424s] ### Time Record (detailRoute) is installed.
[05/29 07:14:52  14424s] ### Time Record (Pre Callback) is installed.
[05/29 07:14:52  14424s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/29 07:14:52  14424s] ### Time Record (Pre Callback) is uninstalled.
[05/29 07:14:52  14424s] ### Time Record (DB Import) is installed.
[05/29 07:14:52  14424s] ### Time Record (Timing Data Generation) is installed.
[05/29 07:14:52  14424s] ### Time Record (Timing Data Generation) is uninstalled.
[05/29 07:14:52  14424s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/29 07:14:52  14424s] eee: pegSigSF=1.070000
[05/29 07:14:52  14424s] Initializing multi-corner resistance tables ...
[05/29 07:14:52  14424s] eee: Grid unit RC data computation started
[05/29 07:14:52  14424s] eee: Grid unit RC data computation completed
[05/29 07:14:52  14424s] eee: l=1 avDens=0.004184 usedTrk=77.266852 availTrk=18467.169351 sigTrk=77.266852
[05/29 07:14:52  14424s] eee: l=2 avDens=0.041664 usedTrk=320.607406 availTrk=7695.000000 sigTrk=320.607406
[05/29 07:14:52  14424s] eee: l=3 avDens=0.129599 usedTrk=559.867222 availTrk=4320.000000 sigTrk=559.867222
[05/29 07:14:52  14424s] eee: l=4 avDens=0.176456 usedTrk=741.117220 availTrk=4200.000000 sigTrk=741.117220
[05/29 07:14:52  14424s] eee: l=5 avDens=0.137445 usedTrk=494.801297 availTrk=3600.000000 sigTrk=494.801297
[05/29 07:14:52  14424s] eee: l=6 avDens=0.080510 usedTrk=265.683333 availTrk=3300.000000 sigTrk=265.683333
[05/29 07:14:52  14424s] eee: l=7 avDens=0.004149 usedTrk=3.983333 availTrk=960.000000 sigTrk=3.983333
[05/29 07:14:52  14424s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:14:52  14424s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:14:52  14424s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:14:52  14424s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:14:52  14424s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/29 07:14:52  14424s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.256245 uaWl=1.000000 uaWlH=0.626600 aWlH=0.000000 lMod=0 pMax=0.915400 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/29 07:14:52  14424s] eee: NetCapCache creation started. (Current Mem: 5135.879M) 
[05/29 07:14:52  14424s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5135.879M) 
[05/29 07:14:52  14424s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/29 07:14:52  14424s] eee: Metal Layers Info:
[05/29 07:14:52  14424s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:14:52  14424s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/29 07:14:52  14424s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:14:52  14424s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/29 07:14:52  14424s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/29 07:14:52  14424s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:14:52  14424s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:14:53  14424s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/29 07:14:53  14424s] #To increase the message display limit, refer to the product command reference manual.
[05/29 07:14:53  14424s] ### Net info: total nets: 3480
[05/29 07:14:53  14424s] ### Net info: dirty nets: 0
[05/29 07:14:53  14424s] ### Net info: marked as disconnected nets: 0
[05/29 07:14:53  14425s] ### Net info: fully routed nets: 3478
[05/29 07:14:53  14425s] ### Net info: trivial (< 2 pins) nets: 2
[05/29 07:14:53  14425s] ### Net info: unrouted nets: 0
[05/29 07:14:53  14425s] ### Net info: re-extraction nets: 0
[05/29 07:14:53  14425s] ### Net info: ignored nets: 0
[05/29 07:14:53  14425s] ### Net info: skip routing nets: 0
[05/29 07:14:53  14425s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:53  14425s] ### import design signature (464): route=1774294595 fixed_route=1294941503 flt_obj=0 vio=1177833744 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:14:53  14425s] ### Time Record (DB Import) is uninstalled.
[05/29 07:14:53  14425s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/29 07:14:53  14425s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:53  14425s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/29 07:14:53  14425s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:53  14425s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:53  14425s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:53  14425s] ### Time Record (Data Preparation) is installed.
[05/29 07:14:53  14425s] #Start routing data preparation on Thu May 29 07:14:53 2025
[05/29 07:14:53  14425s] #
[05/29 07:14:53  14425s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:53  14425s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:53  14425s] ### Time Record (Cell Pin Access) is installed.
[05/29 07:14:53  14425s] #Initial pin access analysis.
[05/29 07:14:53  14425s] #Detail pin access analysis.
[05/29 07:14:53  14425s] ### Time Record (Cell Pin Access) is uninstalled.
[05/29 07:14:53  14425s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/29 07:14:53  14425s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/29 07:14:53  14425s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:14:53  14425s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:14:53  14425s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:14:53  14425s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:14:53  14425s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:14:53  14425s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/29 07:14:53  14425s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:14:53  14425s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:14:53  14425s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/29 07:14:53  14425s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/29 07:14:53  14425s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 07:14:53  14425s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 07:14:53  14425s] #pin_access_rlayer=3(C1)
[05/29 07:14:53  14425s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 07:14:53  14425s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 07:14:53  14425s] #enable_dpt_layer_shield=F
[05/29 07:14:53  14425s] #has_line_end_grid=F
[05/29 07:14:53  14425s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/29 07:14:53  14425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4540.70 (MB), peak = 5151.63 (MB)
[05/29 07:14:53  14425s] #Regenerating Ggrids automatically.
[05/29 07:14:53  14425s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 07:14:53  14425s] #Using automatically generated G-grids.
[05/29 07:14:54  14426s] #Done routing data preparation.
[05/29 07:14:54  14426s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4545.27 (MB), peak = 5151.63 (MB)
[05/29 07:14:54  14426s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:14:54  14426s] ### Time Record (Detail Routing) is installed.
[05/29 07:14:54  14426s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:54  14426s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:54  14426s] ### Time Record (Data Preparation) is installed.
[05/29 07:14:54  14426s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:14:54  14426s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:14:54  14426s] #Start instance access analysis using 1 thread...
[05/29 07:14:54  14426s] #Set layer M1 to be advanced pin access layer.
[05/29 07:14:54  14426s] ### Time Record (Instance Pin Access) is installed.
[05/29 07:14:54  14426s] #36 out of 5736 (0.63%) instances are not legally placed.
[05/29 07:14:55  14427s] #666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/29 07:14:55  14427s] #58 instance pins are hard to access
[05/29 07:14:55  14427s] #Instance access analysis statistics:
[05/29 07:14:55  14427s] #Cpu time = 00:00:00
[05/29 07:14:55  14427s] #Elapsed time = 00:00:00
[05/29 07:14:55  14427s] #Increased memory = 0.00 (MB)
[05/29 07:14:55  14427s] #Total memory = 4545.27 (MB)
[05/29 07:14:55  14427s] #Peak memory = 5151.63 (MB)
[05/29 07:14:55  14427s] ### Time Record (Instance Pin Access) is uninstalled.
[05/29 07:14:55  14427s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/29 07:14:55  14427s] #
[05/29 07:14:55  14427s] #Start Detail Routing..
[05/29 07:14:55  14427s] #start initial detail routing ...
[05/29 07:14:55  14427s] ### Design has 0 dirty nets, has valid drcs
[05/29 07:14:55  14427s] ### Gcell dirty-map stats: routing = 0.00%
[05/29 07:14:55  14427s] #   number of violations = 83
[05/29 07:14:55  14427s] #
[05/29 07:14:55  14427s] #  By Layer and Type:
[05/29 07:14:55  14427s] #
[05/29 07:14:55  14427s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:55  14427s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:14:55  14427s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:55  14427s] #  M1     |      2|    44|      0|    11|      6|      4|   6|     73|
[05/29 07:14:55  14427s] #  M2     |      0|     0|      6|     4|      0|      0|   0|     10|
[05/29 07:14:55  14427s] #  Totals |      2|    44|      6|    15|      6|      4|   6|     83|
[05/29 07:14:55  14427s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:14:55  14427s] #
[05/29 07:14:55  14427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4549.34 (MB), peak = 5151.63 (MB)
[05/29 07:14:55  14427s] #start 1st fixing drc iteration ...
[05/29 07:15:00  14432s] ### Gcell dirty-map stats: routing = 1.11%
[05/29 07:15:00  14432s] #   number of violations = 67
[05/29 07:15:00  14432s] #
[05/29 07:15:00  14432s] #  By Layer and Type:
[05/29 07:15:00  14432s] #
[05/29 07:15:00  14432s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:00  14432s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:15:00  14432s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:00  14432s] #  M1     |      2|    41|      0|     7|      3|      4|   3|     60|
[05/29 07:15:00  14432s] #  M2     |      0|     0|      3|     4|      0|      0|   0|      7|
[05/29 07:15:00  14432s] #  Totals |      2|    41|      3|    11|      3|      4|   3|     67|
[05/29 07:15:00  14432s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:00  14432s] #
[05/29 07:15:00  14432s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4549.43 (MB), peak = 5151.63 (MB)
[05/29 07:15:00  14432s] #start 2nd fixing drc iteration ...
[05/29 07:15:06  14438s] ### Gcell dirty-map stats: routing = 2.51%
[05/29 07:15:06  14438s] #   number of violations = 58
[05/29 07:15:06  14438s] #
[05/29 07:15:06  14438s] #  By Layer and Type:
[05/29 07:15:06  14438s] #
[05/29 07:15:06  14438s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:06  14438s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:15:06  14438s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:06  14438s] #  M1     |      1|    33|      0|     7|      3|      4|   3|     51|
[05/29 07:15:06  14438s] #  M2     |      0|     0|      3|     4|      0|      0|   0|      7|
[05/29 07:15:06  14438s] #  Totals |      1|    33|      3|    11|      3|      4|   3|     58|
[05/29 07:15:06  14438s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:06  14438s] #
[05/29 07:15:06  14438s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4549.54 (MB), peak = 5151.63 (MB)
[05/29 07:15:06  14438s] #start 3rd fixing drc iteration ...
[05/29 07:15:14  14446s] ### Gcell dirty-map stats: routing = 3.77%
[05/29 07:15:14  14446s] #   number of violations = 51
[05/29 07:15:14  14446s] #
[05/29 07:15:14  14446s] #  By Layer and Type:
[05/29 07:15:14  14446s] #
[05/29 07:15:14  14446s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:14  14446s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:15:14  14446s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:14  14446s] #  M1     |      2|    29|      0|     7|      3|      2|   3|     46|
[05/29 07:15:14  14446s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:15:14  14446s] #  Totals |      2|    29|      3|     9|      3|      2|   3|     51|
[05/29 07:15:14  14446s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:14  14446s] #
[05/29 07:15:14  14446s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4549.82 (MB), peak = 5151.63 (MB)
[05/29 07:15:14  14446s] #start 4th fixing drc iteration ...
[05/29 07:15:27  14459s] ### Gcell dirty-map stats: routing = 5.70%
[05/29 07:15:27  14459s] #   number of violations = 49
[05/29 07:15:27  14459s] #
[05/29 07:15:27  14459s] #  By Layer and Type:
[05/29 07:15:27  14459s] #
[05/29 07:15:27  14459s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:27  14459s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:15:27  14459s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:27  14459s] #  M1     |      1|    28|      0|     7|      3|      2|   3|     44|
[05/29 07:15:27  14459s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:15:27  14459s] #  Totals |      1|    28|      3|     9|      3|      2|   3|     49|
[05/29 07:15:27  14459s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:27  14459s] #
[05/29 07:15:27  14459s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4549.79 (MB), peak = 5151.63 (MB)
[05/29 07:15:27  14459s] #start 5th fixing drc iteration ...
[05/29 07:15:45  14478s] ### Gcell dirty-map stats: routing = 6.90%
[05/29 07:15:45  14478s] #   number of violations = 49
[05/29 07:15:45  14478s] #
[05/29 07:15:45  14478s] #  By Layer and Type:
[05/29 07:15:45  14478s] #
[05/29 07:15:45  14478s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:45  14478s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:15:45  14478s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:45  14478s] #  M1     |      1|    28|      0|     7|      3|      2|   3|     44|
[05/29 07:15:45  14478s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:15:45  14478s] #  Totals |      1|    28|      3|     9|      3|      2|   3|     49|
[05/29 07:15:45  14478s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:15:45  14478s] #
[05/29 07:15:45  14478s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4550.09 (MB), peak = 5151.63 (MB)
[05/29 07:15:45  14478s] #start 6th fixing drc iteration ...
[05/29 07:16:06  14499s] ### Gcell dirty-map stats: routing = 8.06%
[05/29 07:16:06  14499s] #   number of violations = 48
[05/29 07:16:06  14499s] #
[05/29 07:16:06  14499s] #  By Layer and Type:
[05/29 07:16:06  14499s] #
[05/29 07:16:06  14499s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:16:06  14499s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:16:06  14499s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:16:06  14499s] #  M1     |      1|    27|      0|     7|      3|      2|   3|     43|
[05/29 07:16:06  14499s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:16:06  14499s] #  Totals |      1|    27|      3|     9|      3|      2|   3|     48|
[05/29 07:16:06  14499s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:16:06  14499s] #
[05/29 07:16:06  14499s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4550.62 (MB), peak = 5151.63 (MB)
[05/29 07:16:06  14499s] #start 7th fixing drc iteration ...
[05/29 07:16:11  14503s] ### Gcell dirty-map stats: routing = 8.18%
[05/29 07:16:11  14503s] #   number of violations = 45
[05/29 07:16:11  14503s] #
[05/29 07:16:11  14503s] #  By Layer and Type:
[05/29 07:16:11  14503s] #
[05/29 07:16:11  14503s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:11  14503s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:16:11  14503s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:11  14503s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:16:11  14503s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:16:11  14503s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:16:11  14503s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:11  14503s] #
[05/29 07:16:11  14503s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4550.02 (MB), peak = 5151.63 (MB)
[05/29 07:16:11  14503s] #start 8th fixing drc iteration ...
[05/29 07:16:17  14509s] ### Gcell dirty-map stats: routing = 8.18%
[05/29 07:16:17  14509s] #   number of violations = 45
[05/29 07:16:17  14509s] #
[05/29 07:16:17  14509s] #  By Layer and Type:
[05/29 07:16:17  14509s] #
[05/29 07:16:17  14509s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:17  14509s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:16:17  14509s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:17  14509s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:16:17  14509s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:16:17  14509s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:16:17  14509s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:17  14509s] #
[05/29 07:16:17  14509s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4549.77 (MB), peak = 5151.63 (MB)
[05/29 07:16:17  14509s] #start 9th fixing drc iteration ...
[05/29 07:16:25  14517s] ### Gcell dirty-map stats: routing = 8.18%
[05/29 07:16:25  14517s] #   number of violations = 45
[05/29 07:16:25  14517s] #
[05/29 07:16:25  14517s] #  By Layer and Type:
[05/29 07:16:25  14517s] #
[05/29 07:16:25  14517s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:25  14517s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:16:25  14517s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:25  14517s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:16:25  14517s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:16:25  14517s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:16:25  14517s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:25  14517s] #
[05/29 07:16:25  14517s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4550.03 (MB), peak = 5151.63 (MB)
[05/29 07:16:25  14517s] #start 10th fixing drc iteration ...
[05/29 07:16:36  14528s] ### Gcell dirty-map stats: routing = 8.28%
[05/29 07:16:36  14528s] #   number of violations = 45
[05/29 07:16:36  14528s] #
[05/29 07:16:36  14528s] #  By Layer and Type:
[05/29 07:16:36  14528s] #
[05/29 07:16:36  14528s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:36  14528s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:16:36  14528s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:36  14528s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:16:36  14528s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:16:36  14528s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:16:36  14528s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:36  14528s] #
[05/29 07:16:36  14528s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4550.06 (MB), peak = 5151.63 (MB)
[05/29 07:16:36  14528s] #start 11th fixing drc iteration ...
[05/29 07:16:52  14544s] ### Gcell dirty-map stats: routing = 8.28%
[05/29 07:16:52  14544s] #   number of violations = 45
[05/29 07:16:52  14544s] #
[05/29 07:16:52  14544s] #  By Layer and Type:
[05/29 07:16:52  14544s] #
[05/29 07:16:52  14544s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:52  14544s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:16:52  14544s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:52  14544s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:16:52  14544s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:16:52  14544s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:16:52  14544s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:16:52  14544s] #
[05/29 07:16:52  14544s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4550.21 (MB), peak = 5151.63 (MB)
[05/29 07:16:52  14544s] #start 12th fixing drc iteration ...
[05/29 07:17:13  14566s] ### Gcell dirty-map stats: routing = 8.28%
[05/29 07:17:13  14566s] #   number of violations = 45
[05/29 07:17:13  14566s] #
[05/29 07:17:13  14566s] #  By Layer and Type:
[05/29 07:17:13  14566s] #
[05/29 07:17:13  14566s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:13  14566s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:17:13  14566s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:13  14566s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:17:13  14566s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:17:13  14566s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:17:13  14566s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:13  14566s] #
[05/29 07:17:13  14566s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4550.66 (MB), peak = 5151.63 (MB)
[05/29 07:17:13  14566s] #start 13th fixing drc iteration ...
[05/29 07:17:18  14570s] ### Gcell dirty-map stats: routing = 8.28%
[05/29 07:17:18  14570s] #   number of violations = 45
[05/29 07:17:18  14570s] #
[05/29 07:17:18  14570s] #  By Layer and Type:
[05/29 07:17:18  14570s] #
[05/29 07:17:18  14570s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:18  14570s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:17:18  14570s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:18  14570s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:17:18  14570s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:17:18  14570s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:17:18  14570s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:18  14570s] #
[05/29 07:17:18  14570s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4550.02 (MB), peak = 5151.63 (MB)
[05/29 07:17:18  14570s] #start 14th fixing drc iteration ...
[05/29 07:17:23  14576s] ### Gcell dirty-map stats: routing = 8.28%
[05/29 07:17:23  14576s] #   number of violations = 45
[05/29 07:17:23  14576s] #
[05/29 07:17:23  14576s] #  By Layer and Type:
[05/29 07:17:23  14576s] #
[05/29 07:17:23  14576s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:23  14576s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:17:23  14576s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:23  14576s] #  M1     |      1|    26|      0|     8|      3|   3|     41|
[05/29 07:17:23  14576s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:17:23  14576s] #  Totals |      1|    26|      3|     9|      3|   3|     45|
[05/29 07:17:23  14576s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:23  14576s] #
[05/29 07:17:23  14576s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4549.27 (MB), peak = 5151.63 (MB)
[05/29 07:17:23  14576s] #start 15th fixing drc iteration ...
[05/29 07:17:31  14584s] ### Gcell dirty-map stats: routing = 8.36%
[05/29 07:17:31  14584s] #   number of violations = 40
[05/29 07:17:31  14584s] #
[05/29 07:17:31  14584s] #  By Layer and Type:
[05/29 07:17:31  14584s] #
[05/29 07:17:31  14584s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:31  14584s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:17:31  14584s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:31  14584s] #  M1     |      1|    24|      0|     5|      3|   3|     36|
[05/29 07:17:31  14584s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:17:31  14584s] #  Totals |      1|    24|      3|     6|      3|   3|     40|
[05/29 07:17:31  14584s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:31  14584s] #
[05/29 07:17:31  14584s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4549.69 (MB), peak = 5151.63 (MB)
[05/29 07:17:31  14584s] #start 16th fixing drc iteration ...
[05/29 07:17:45  14597s] ### Gcell dirty-map stats: routing = 8.42%
[05/29 07:17:45  14597s] #   number of violations = 40
[05/29 07:17:45  14597s] #
[05/29 07:17:45  14597s] #  By Layer and Type:
[05/29 07:17:45  14597s] #
[05/29 07:17:45  14597s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:45  14597s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:17:45  14597s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:45  14597s] #  M1     |      1|    24|      0|     5|      3|   3|     36|
[05/29 07:17:45  14597s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:17:45  14597s] #  Totals |      1|    24|      3|     6|      3|   3|     40|
[05/29 07:17:45  14597s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:17:45  14597s] #
[05/29 07:17:45  14597s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4550.03 (MB), peak = 5151.63 (MB)
[05/29 07:17:45  14597s] #start 17th fixing drc iteration ...
[05/29 07:18:03  14616s] ### Gcell dirty-map stats: routing = 8.43%
[05/29 07:18:03  14616s] #   number of violations = 40
[05/29 07:18:03  14616s] #
[05/29 07:18:03  14616s] #  By Layer and Type:
[05/29 07:18:03  14616s] #
[05/29 07:18:03  14616s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:03  14616s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:18:03  14616s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:03  14616s] #  M1     |      1|    24|      0|     5|      3|   3|     36|
[05/29 07:18:03  14616s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:18:03  14616s] #  Totals |      1|    24|      3|     6|      3|   3|     40|
[05/29 07:18:03  14616s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:03  14616s] #
[05/29 07:18:03  14616s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4558.80 (MB), peak = 5151.63 (MB)
[05/29 07:18:03  14616s] #start 18th fixing drc iteration ...
[05/29 07:18:24  14637s] ### Gcell dirty-map stats: routing = 8.52%
[05/29 07:18:24  14637s] #   number of violations = 40
[05/29 07:18:24  14637s] #
[05/29 07:18:24  14637s] #  By Layer and Type:
[05/29 07:18:24  14637s] #
[05/29 07:18:24  14637s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:24  14637s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:18:24  14637s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:24  14637s] #  M1     |      1|    24|      0|     5|      3|   3|     36|
[05/29 07:18:24  14637s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:18:24  14637s] #  Totals |      1|    24|      3|     6|      3|   3|     40|
[05/29 07:18:24  14637s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:24  14637s] #
[05/29 07:18:24  14637s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4558.84 (MB), peak = 5151.63 (MB)
[05/29 07:18:24  14637s] #start 19th fixing drc iteration ...
[05/29 07:18:29  14642s] ### Gcell dirty-map stats: routing = 8.52%
[05/29 07:18:29  14642s] #   number of violations = 40
[05/29 07:18:29  14642s] #
[05/29 07:18:29  14642s] #  By Layer and Type:
[05/29 07:18:29  14642s] #
[05/29 07:18:29  14642s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:29  14642s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:18:29  14642s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:29  14642s] #  M1     |      1|    24|      0|     5|      3|   3|     36|
[05/29 07:18:29  14642s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:18:29  14642s] #  Totals |      1|    24|      3|     6|      3|   3|     40|
[05/29 07:18:29  14642s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:18:29  14642s] #
[05/29 07:18:29  14642s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.70 (MB), peak = 5151.63 (MB)
[05/29 07:18:29  14642s] #start 20th fixing drc iteration ...
[05/29 07:18:35  14647s] ### Gcell dirty-map stats: routing = 8.60%
[05/29 07:18:35  14647s] #   number of violations = 40
[05/29 07:18:35  14647s] #
[05/29 07:18:35  14647s] #  By Layer and Type:
[05/29 07:18:35  14647s] #
[05/29 07:18:35  14647s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:35  14647s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:18:35  14647s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:35  14647s] #  M1     |      1|    24|      0|     4|      3|      1|   3|     36|
[05/29 07:18:35  14647s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:18:35  14647s] #  Totals |      1|    24|      3|     5|      3|      1|   3|     40|
[05/29 07:18:35  14647s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:35  14647s] #
[05/29 07:18:35  14647s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.34 (MB), peak = 5151.63 (MB)
[05/29 07:18:35  14647s] #start 21th fixing drc iteration ...
[05/29 07:18:46  14658s] ### Gcell dirty-map stats: routing = 8.94%
[05/29 07:18:46  14658s] #   number of violations = 39
[05/29 07:18:46  14658s] #
[05/29 07:18:46  14658s] #  By Layer and Type:
[05/29 07:18:46  14658s] #
[05/29 07:18:46  14658s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:46  14658s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:18:46  14658s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:46  14658s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:18:46  14658s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:18:46  14658s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:18:46  14658s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:46  14658s] #
[05/29 07:18:46  14658s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4556.65 (MB), peak = 5151.63 (MB)
[05/29 07:18:46  14658s] #start 22th fixing drc iteration ...
[05/29 07:18:59  14672s] ### Gcell dirty-map stats: routing = 8.94%
[05/29 07:18:59  14672s] #   number of violations = 39
[05/29 07:18:59  14672s] #
[05/29 07:18:59  14672s] #  By Layer and Type:
[05/29 07:18:59  14672s] #
[05/29 07:18:59  14672s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:59  14672s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:18:59  14672s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:59  14672s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:18:59  14672s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:18:59  14672s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:18:59  14672s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:18:59  14672s] #
[05/29 07:18:59  14672s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4555.86 (MB), peak = 5151.63 (MB)
[05/29 07:18:59  14672s] #start 23th fixing drc iteration ...
[05/29 07:19:17  14689s] ### Gcell dirty-map stats: routing = 9.00%
[05/29 07:19:17  14689s] #   number of violations = 39
[05/29 07:19:17  14689s] #
[05/29 07:19:17  14689s] #  By Layer and Type:
[05/29 07:19:17  14689s] #
[05/29 07:19:17  14689s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:17  14689s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:19:17  14689s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:17  14689s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:19:17  14689s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:19:17  14689s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:19:17  14689s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:17  14689s] #
[05/29 07:19:17  14689s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4555.44 (MB), peak = 5151.63 (MB)
[05/29 07:19:17  14689s] #start 24th fixing drc iteration ...
[05/29 07:19:39  14712s] ### Gcell dirty-map stats: routing = 9.00%
[05/29 07:19:39  14712s] #   number of violations = 39
[05/29 07:19:39  14712s] #
[05/29 07:19:39  14712s] #  By Layer and Type:
[05/29 07:19:39  14712s] #
[05/29 07:19:39  14712s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:39  14712s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:19:39  14712s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:39  14712s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:19:39  14712s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:19:39  14712s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:19:39  14712s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:39  14712s] #
[05/29 07:19:39  14712s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4555.61 (MB), peak = 5151.63 (MB)
[05/29 07:19:39  14712s] #start 25th fixing drc iteration ...
[05/29 07:19:46  14719s] ### Gcell dirty-map stats: routing = 9.00%
[05/29 07:19:46  14719s] #   number of violations = 39
[05/29 07:19:46  14719s] #
[05/29 07:19:46  14719s] #  By Layer and Type:
[05/29 07:19:46  14719s] #
[05/29 07:19:46  14719s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:46  14719s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:19:46  14719s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:46  14719s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:19:46  14719s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:19:46  14719s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:19:46  14719s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:46  14719s] #
[05/29 07:19:46  14719s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4555.06 (MB), peak = 5151.63 (MB)
[05/29 07:19:46  14719s] #start 26th fixing drc iteration ...
[05/29 07:19:55  14728s] ### Gcell dirty-map stats: routing = 9.07%
[05/29 07:19:55  14728s] #   number of violations = 39
[05/29 07:19:55  14728s] #
[05/29 07:19:55  14728s] #  By Layer and Type:
[05/29 07:19:55  14728s] #
[05/29 07:19:55  14728s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:55  14728s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:19:55  14728s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:55  14728s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:19:55  14728s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:19:55  14728s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:19:55  14728s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:19:55  14728s] #
[05/29 07:19:55  14728s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4554.90 (MB), peak = 5151.63 (MB)
[05/29 07:19:55  14728s] #start 27th fixing drc iteration ...
[05/29 07:20:07  14740s] ### Gcell dirty-map stats: routing = 9.25%
[05/29 07:20:07  14740s] #   number of violations = 39
[05/29 07:20:07  14740s] #
[05/29 07:20:07  14740s] #  By Layer and Type:
[05/29 07:20:07  14740s] #
[05/29 07:20:07  14740s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:07  14740s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:20:07  14740s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:07  14740s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:20:07  14740s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:20:07  14740s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:20:07  14740s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:07  14740s] #
[05/29 07:20:07  14740s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4555.16 (MB), peak = 5151.63 (MB)
[05/29 07:20:07  14740s] #start 28th fixing drc iteration ...
[05/29 07:20:21  14753s] ### Gcell dirty-map stats: routing = 9.25%
[05/29 07:20:21  14753s] #   number of violations = 39
[05/29 07:20:21  14753s] #
[05/29 07:20:21  14753s] #  By Layer and Type:
[05/29 07:20:21  14753s] #
[05/29 07:20:21  14753s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:21  14753s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:20:21  14753s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:21  14753s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:20:21  14753s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:20:21  14753s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:20:21  14753s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:21  14753s] #
[05/29 07:20:21  14754s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4554.06 (MB), peak = 5151.63 (MB)
[05/29 07:20:21  14754s] #start 29th fixing drc iteration ...
[05/29 07:20:37  14770s] ### Gcell dirty-map stats: routing = 9.25%
[05/29 07:20:37  14770s] #   number of violations = 39
[05/29 07:20:37  14770s] #
[05/29 07:20:37  14770s] #  By Layer and Type:
[05/29 07:20:37  14770s] #
[05/29 07:20:37  14770s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:37  14770s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:20:37  14770s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:37  14770s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:20:37  14770s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:20:37  14770s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:20:37  14770s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:37  14770s] #
[05/29 07:20:37  14770s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4554.36 (MB), peak = 5151.63 (MB)
[05/29 07:20:37  14770s] #start 30th fixing drc iteration ...
[05/29 07:20:59  14792s] ### Gcell dirty-map stats: routing = 9.91%
[05/29 07:20:59  14792s] #   number of violations = 39
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] #  By Layer and Type:
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:59  14792s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:20:59  14792s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:59  14792s] #  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
[05/29 07:20:59  14792s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:20:59  14792s] #  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
[05/29 07:20:59  14792s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4554.61 (MB), peak = 5151.63 (MB)
[05/29 07:20:59  14792s] #Complete Detail Routing.
[05/29 07:20:59  14792s] #Total wire length = 12861 um.
[05/29 07:20:59  14792s] #Total half perimeter of net bounding box = 11733 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER M1 = 58 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER M2 = 1648 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER C1 = 3021 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER C2 = 4003 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER C3 = 2675 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER C4 = 1435 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER C5 = 21 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER JA = 0 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER QA = 0 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER QB = 0 um.
[05/29 07:20:59  14792s] #Total wire length on LAYER LB = 0 um.
[05/29 07:20:59  14792s] #Total number of vias = 21664
[05/29 07:20:59  14792s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 07:20:59  14792s] #Total number of single cut vias = 16841 ( 77.7%)
[05/29 07:20:59  14792s] #Up-Via Summary (total 21664):
[05/29 07:20:59  14792s] #                   single-cut          multi-cut      Total
[05/29 07:20:59  14792s] #-----------------------------------------------------------
[05/29 07:20:59  14792s] # M1              1423 ( 92.6%)       113 (  7.4%)       1536
[05/29 07:20:59  14792s] # M2              6450 ( 75.9%)      2046 ( 24.1%)       8496
[05/29 07:20:59  14792s] # C1              5554 ( 78.2%)      1548 ( 21.8%)       7102
[05/29 07:20:59  14792s] # C2              2768 ( 76.5%)       850 ( 23.5%)       3618
[05/29 07:20:59  14792s] # C3               608 ( 69.6%)       266 ( 30.4%)        874
[05/29 07:20:59  14792s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/29 07:20:59  14792s] #-----------------------------------------------------------
[05/29 07:20:59  14792s] #                16841 ( 77.7%)      4823 ( 22.3%)      21664 
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] #Total number of DRC violations = 39
[05/29 07:20:59  14792s] ### Time Record (Detail Routing) is uninstalled.
[05/29 07:20:59  14792s] #Cpu time = 00:06:07
[05/29 07:20:59  14792s] #Elapsed time = 00:06:06
[05/29 07:20:59  14792s] #Increased memory = 18.61 (MB)
[05/29 07:20:59  14792s] #Total memory = 4554.61 (MB)
[05/29 07:20:59  14792s] #Peak memory = 5151.63 (MB)
[05/29 07:20:59  14792s] ### detail_route design signature (529): route=1333520174 flt_obj=0 vio=1542677711 shield_wire=1
[05/29 07:20:59  14792s] ### Time Record (DB Export) is installed.
[05/29 07:20:59  14792s] ### export design design signature (530): route=1333520174 fixed_route=1294941503 flt_obj=0 vio=1542677711 swire=282492057 shield_wire=1 net_attr=1394626421 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1128318800 inst_orient=1063745696 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:20:59  14792s] ### Time Record (DB Export) is uninstalled.
[05/29 07:20:59  14792s] ### Time Record (Post Callback) is installed.
[05/29 07:20:59  14792s] ### Time Record (Post Callback) is uninstalled.
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] #detailRoute statistics:
[05/29 07:20:59  14792s] #Cpu time = 00:06:08
[05/29 07:20:59  14792s] #Elapsed time = 00:06:07
[05/29 07:20:59  14792s] #Increased memory = 1.39 (MB)
[05/29 07:20:59  14792s] #Total memory = 4540.38 (MB)
[05/29 07:20:59  14792s] #Peak memory = 5151.63 (MB)
[05/29 07:20:59  14792s] #Number of warnings = 34
[05/29 07:20:59  14792s] #Total number of warnings = 519
[05/29 07:20:59  14792s] #Number of fails = 0
[05/29 07:20:59  14792s] #Total number of fails = 0
[05/29 07:20:59  14792s] #Complete detailRoute on Thu May 29 07:20:59 2025
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] ### import design signature (531): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/29 07:20:59  14792s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:20:59  14792s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:20:59  14792s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:20:59  14792s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:20:59  14792s] ### Time Record (detailRoute) is uninstalled.
[05/29 07:20:59  14792s] #% End detailRoute (date=05/29 07:20:59, total cpu=0:06:08, real=0:06:07, peak res=4929.5M, current mem=4539.3M)
[05/29 07:20:59  14792s] ### Time Record (ecoRoute) is uninstalled.
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] #  Scalability Statistics
[05/29 07:20:59  14792s] #
[05/29 07:20:59  14792s] #-------------------------+---------+-------------+------------+
[05/29 07:20:59  14792s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/29 07:20:59  14792s] #-------------------------+---------+-------------+------------+
[05/29 07:20:59  14792s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/29 07:20:59  14792s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/29 07:20:59  14792s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/29 07:20:59  14792s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/29 07:20:59  14792s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/29 07:20:59  14792s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/29 07:20:59  14792s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/29 07:20:59  14792s] #  Data Preparation       | 00:00:02|     00:00:02|         1.1|
[05/29 07:20:59  14792s] #  Detail Routing         | 00:06:05|     00:06:04|         1.0|
[05/29 07:20:59  14792s] #  Entire Command         | 00:06:08|     00:06:07|         1.0|
[05/29 07:20:59  14792s] #-------------------------+---------+-------------+------------+
[05/29 07:20:59  14792s] #
[05/29 07:23:40  14823s] <CMD> verify_drc
[05/29 07:23:40  14823s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 07:23:40  14823s]  *** Starting Verify DRC (MEM: 5133.0) ***
[05/29 07:23:40  14823s] 
[05/29 07:23:40  14823s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:40  14823s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:40  14823s]   VERIFY DRC ...... Starting Verification
[05/29 07:23:40  14823s]   VERIFY DRC ...... Initializing
[05/29 07:23:40  14823s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 07:23:40  14823s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 07:23:40  14823s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 07:23:40  14823s]   VERIFY DRC ...... Using new threading
[05/29 07:23:40  14823s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 07:23:40  14824s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:23:40  14824s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 07:23:40  14824s]   VERIFY DRC ...... Sub-Area : 2 complete 13 Viols.
[05/29 07:23:40  14824s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 07:23:41  14824s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 07:23:41  14824s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 07:23:41  14824s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 07:23:41  14824s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 07:23:41  14824s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 07:23:41  14824s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 07:23:41  14825s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 07:23:41  14825s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 07:23:42  14825s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 07:23:42  14825s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 07:23:42  14825s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 07:23:42  14825s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 07:23:42  14825s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 07:23:42  14825s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 07:23:42  14826s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 07:23:43  14826s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 07:23:43  14826s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 07:23:43  14826s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 07:23:43  14826s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 07:23:43  14826s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 07:23:43  14826s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 07:23:43  14826s]   VERIFY DRC ...... Using new threading
[05/29 07:23:43  14826s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 07:23:43  14826s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:23:43  14826s] 
[05/29 07:23:43  14826s]   Verification Complete : 36 Viols.
[05/29 07:23:43  14826s] 
[05/29 07:23:43  14826s]  Violation Summary By Layer and Type:
[05/29 07:23:43  14826s] 
[05/29 07:23:43  14826s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 07:23:43  14826s] 	M1           22        5        3        0        1        0       31
[05/29 07:23:43  14826s] 	V1            0        0        0        3        0        1        4
[05/29 07:23:43  14826s] 	M2            0        1        0        0        0        0        1
[05/29 07:23:43  14826s] 	Totals       22        6        3        3        1        1       36
[05/29 07:23:43  14826s] 
[05/29 07:23:43  14826s]  *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 07:23:43  14826s] 
[05/29 07:23:46  14827s] <CMD> ecoRoute -fix_drc
[05/29 07:23:46  14827s] ### Time Record (ecoRoute) is installed.
[05/29 07:23:46  14827s] **INFO: User settings:
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/29 07:23:46  14827s] setNanoRouteMode -drouteStartIteration                                                    0
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/29 07:23:46  14827s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/29 07:23:46  14827s] setNanoRouteMode -extract_design_signature                                                142021973
[05/29 07:23:46  14827s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/29 07:23:46  14827s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/29 07:23:46  14827s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/29 07:23:46  14827s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/29 07:23:46  14827s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/29 07:23:46  14827s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/29 07:23:46  14827s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/29 07:23:46  14827s] setNanoRouteMode -route_si_effort                                                         high
[05/29 07:23:46  14827s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/29 07:23:46  14827s] setNanoRouteMode -route_with_si_driven                                                    true
[05/29 07:23:46  14827s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/29 07:23:46  14827s] setNanoRouteMode -route_with_timing_driven                                                true
[05/29 07:23:46  14827s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/29 07:23:46  14827s] setDesignMode -powerEffort                                                                high
[05/29 07:23:46  14827s] setDesignMode -process                                                                    22
[05/29 07:23:46  14827s] setDesignMode -propagateActivity                                                          true
[05/29 07:23:46  14827s] 
[05/29 07:23:46  14827s] #% Begin detailRoute (date=05/29 07:23:46, mem=4542.7M)
[05/29 07:23:46  14827s] 
[05/29 07:23:46  14827s] detailRoute -fix_drc
[05/29 07:23:46  14827s] 
[05/29 07:23:46  14827s] #Start detailRoute on Thu May 29 07:23:46 2025
[05/29 07:23:46  14827s] #
[05/29 07:23:46  14827s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:23:46  14827s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:23:46  14827s] ### Time Record (detailRoute) is installed.
[05/29 07:23:46  14827s] ### Time Record (Pre Callback) is installed.
[05/29 07:23:46  14827s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/29 07:23:46  14827s] ### Time Record (Pre Callback) is uninstalled.
[05/29 07:23:47  14827s] ### Time Record (DB Import) is installed.
[05/29 07:23:47  14827s] ### Time Record (Timing Data Generation) is installed.
[05/29 07:23:47  14827s] ### Time Record (Timing Data Generation) is uninstalled.
[05/29 07:23:47  14827s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/29 07:23:47  14827s] eee: pegSigSF=1.070000
[05/29 07:23:47  14827s] Initializing multi-corner resistance tables ...
[05/29 07:23:47  14827s] eee: Grid unit RC data computation started
[05/29 07:23:47  14827s] eee: Grid unit RC data computation completed
[05/29 07:23:47  14827s] eee: l=1 avDens=0.004178 usedTrk=77.157037 availTrk=18467.169351 sigTrk=77.157037
[05/29 07:23:47  14827s] eee: l=2 avDens=0.041684 usedTrk=320.756111 availTrk=7695.000000 sigTrk=320.756111
[05/29 07:23:47  14827s] eee: l=3 avDens=0.129504 usedTrk=559.456667 availTrk=4320.000000 sigTrk=559.456667
[05/29 07:23:47  14827s] eee: l=4 avDens=0.176483 usedTrk=741.230365 availTrk=4200.000000 sigTrk=741.230365
[05/29 07:23:47  14827s] eee: l=5 avDens=0.137611 usedTrk=495.401297 availTrk=3600.000000 sigTrk=495.401297
[05/29 07:23:47  14827s] eee: l=6 avDens=0.080525 usedTrk=265.733333 availTrk=3300.000000 sigTrk=265.733333
[05/29 07:23:47  14827s] eee: l=7 avDens=0.003993 usedTrk=3.833333 availTrk=960.000000 sigTrk=3.833333
[05/29 07:23:47  14827s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:23:47  14827s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:23:47  14827s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:23:47  14827s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:23:47  14827s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/29 07:23:47  14827s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.256379 uaWl=1.000000 uaWlH=0.626800 aWlH=0.000000 lMod=0 pMax=0.915400 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/29 07:23:47  14827s] eee: NetCapCache creation started. (Current Mem: 5145.059M) 
[05/29 07:23:47  14827s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5145.059M) 
[05/29 07:23:47  14827s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/29 07:23:47  14827s] eee: Metal Layers Info:
[05/29 07:23:47  14827s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:23:47  14827s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/29 07:23:47  14827s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:23:47  14827s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/29 07:23:47  14827s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/29 07:23:47  14827s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:23:47  14827s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:23:47  14827s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/29 07:23:47  14827s] #To increase the message display limit, refer to the product command reference manual.
[05/29 07:23:47  14827s] ### Net info: total nets: 3480
[05/29 07:23:47  14827s] ### Net info: dirty nets: 0
[05/29 07:23:47  14827s] ### Net info: marked as disconnected nets: 0
[05/29 07:23:47  14827s] ### Net info: fully routed nets: 3478
[05/29 07:23:47  14827s] ### Net info: trivial (< 2 pins) nets: 2
[05/29 07:23:47  14827s] ### Net info: unrouted nets: 0
[05/29 07:23:47  14827s] ### Net info: re-extraction nets: 0
[05/29 07:23:47  14827s] ### Net info: ignored nets: 0
[05/29 07:23:47  14827s] ### Net info: skip routing nets: 0
[05/29 07:23:47  14827s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:47  14827s] ### import design signature (532): route=649290789 fixed_route=1294941503 flt_obj=0 vio=899397745 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:23:47  14827s] ### Time Record (DB Import) is uninstalled.
[05/29 07:23:47  14827s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/29 07:23:47  14827s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:47  14827s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/29 07:23:47  14827s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:47  14827s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:47  14827s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:47  14827s] ### Time Record (Data Preparation) is installed.
[05/29 07:23:47  14827s] #Start routing data preparation on Thu May 29 07:23:47 2025
[05/29 07:23:47  14827s] #
[05/29 07:23:47  14827s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:47  14827s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:47  14827s] ### Time Record (Cell Pin Access) is installed.
[05/29 07:23:47  14827s] #Initial pin access analysis.
[05/29 07:23:47  14827s] #Detail pin access analysis.
[05/29 07:23:47  14827s] ### Time Record (Cell Pin Access) is uninstalled.
[05/29 07:23:47  14827s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/29 07:23:47  14827s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/29 07:23:47  14827s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:23:47  14827s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:23:47  14827s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:23:47  14827s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:23:47  14827s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:23:47  14827s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/29 07:23:47  14827s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:23:47  14827s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:23:47  14827s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/29 07:23:47  14827s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/29 07:23:47  14827s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 07:23:47  14827s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 07:23:47  14827s] #pin_access_rlayer=3(C1)
[05/29 07:23:47  14827s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 07:23:47  14827s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 07:23:47  14827s] #enable_dpt_layer_shield=F
[05/29 07:23:47  14827s] #has_line_end_grid=F
[05/29 07:23:47  14827s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/29 07:23:47  14827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4541.75 (MB), peak = 5151.63 (MB)
[05/29 07:23:47  14828s] #Regenerating Ggrids automatically.
[05/29 07:23:47  14828s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 07:23:47  14828s] #Using automatically generated G-grids.
[05/29 07:23:48  14829s] #Done routing data preparation.
[05/29 07:23:48  14829s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4546.32 (MB), peak = 5151.63 (MB)
[05/29 07:23:48  14829s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:23:48  14829s] ### Time Record (Detail Routing) is installed.
[05/29 07:23:48  14829s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:48  14829s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:48  14829s] ### Time Record (Data Preparation) is installed.
[05/29 07:23:48  14829s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:23:48  14829s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:23:48  14829s] #Start instance access analysis using 1 thread...
[05/29 07:23:48  14829s] #Set layer M1 to be advanced pin access layer.
[05/29 07:23:48  14829s] ### Time Record (Instance Pin Access) is installed.
[05/29 07:23:48  14829s] #36 out of 5736 (0.63%) instances are not legally placed.
[05/29 07:23:49  14829s] #666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/29 07:23:49  14829s] #58 instance pins are hard to access
[05/29 07:23:49  14829s] #Instance access analysis statistics:
[05/29 07:23:49  14829s] #Cpu time = 00:00:00
[05/29 07:23:49  14829s] #Elapsed time = 00:00:00
[05/29 07:23:49  14829s] #Increased memory = 0.00 (MB)
[05/29 07:23:49  14829s] #Total memory = 4546.32 (MB)
[05/29 07:23:49  14829s] #Peak memory = 5151.63 (MB)
[05/29 07:23:49  14829s] ### Time Record (Instance Pin Access) is uninstalled.
[05/29 07:23:49  14829s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/29 07:23:49  14829s] #
[05/29 07:23:49  14829s] #Start Detail Routing..
[05/29 07:23:49  14829s] #start initial detail routing ...
[05/29 07:23:49  14829s] ### Design has 0 dirty nets, has valid drcs
[05/29 07:23:49  14829s] ### Gcell dirty-map stats: routing = 0.00%
[05/29 07:23:49  14829s] #   number of violations = 77
[05/29 07:23:49  14829s] #
[05/29 07:23:49  14829s] #  By Layer and Type:
[05/29 07:23:49  14829s] #
[05/29 07:23:49  14829s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:23:49  14829s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:23:49  14829s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:23:49  14829s] #  M1     |      2|    44|      0|     9|      6|      2|   6|     69|
[05/29 07:23:49  14829s] #  M2     |      0|     0|      6|     2|      0|      0|   0|      8|
[05/29 07:23:49  14829s] #  Totals |      2|    44|      6|    11|      6|      2|   6|     77|
[05/29 07:23:49  14829s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:23:49  14829s] #
[05/29 07:23:49  14829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4550.43 (MB), peak = 5151.63 (MB)
[05/29 07:23:49  14829s] #start 1st fixing drc iteration ...
[05/29 07:23:54  14834s] ### Gcell dirty-map stats: routing = 1.53%
[05/29 07:23:54  14834s] #   number of violations = 58
[05/29 07:23:54  14834s] #
[05/29 07:23:54  14834s] #  By Layer and Type:
[05/29 07:23:54  14834s] #
[05/29 07:23:54  14834s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:23:54  14834s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:23:54  14834s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:23:54  14834s] #  M1     |      2|    38|      0|     5|      3|      2|   3|     53|
[05/29 07:23:54  14834s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:23:54  14834s] #  Totals |      2|    38|      3|     7|      3|      2|   3|     58|
[05/29 07:23:54  14834s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:23:54  14834s] #
[05/29 07:23:54  14834s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4550.83 (MB), peak = 5151.63 (MB)
[05/29 07:23:54  14834s] #start 2nd fixing drc iteration ...
[05/29 07:24:00  14841s] ### Gcell dirty-map stats: routing = 2.21%
[05/29 07:24:00  14841s] #   number of violations = 55
[05/29 07:24:00  14841s] #
[05/29 07:24:00  14841s] #  By Layer and Type:
[05/29 07:24:00  14841s] #
[05/29 07:24:00  14841s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:24:00  14841s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:24:00  14841s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:24:00  14841s] #  M1     |      1|    36|      0|     5|      3|      2|   3|     50|
[05/29 07:24:00  14841s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:24:00  14841s] #  Totals |      1|    36|      3|     7|      3|      2|   3|     55|
[05/29 07:24:00  14841s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:24:00  14841s] #
[05/29 07:24:00  14841s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4550.98 (MB), peak = 5151.63 (MB)
[05/29 07:24:00  14841s] #start 3rd fixing drc iteration ...
[05/29 07:24:09  14850s] ### Gcell dirty-map stats: routing = 3.91%
[05/29 07:24:09  14850s] #   number of violations = 48
[05/29 07:24:09  14850s] #
[05/29 07:24:09  14850s] #  By Layer and Type:
[05/29 07:24:09  14850s] #
[05/29 07:24:09  14850s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:09  14850s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:24:09  14850s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:09  14850s] #  M1     |      1|    31|      0|     6|      3|   3|     44|
[05/29 07:24:09  14850s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:24:09  14850s] #  Totals |      1|    31|      3|     7|      3|   3|     48|
[05/29 07:24:09  14850s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:09  14850s] #
[05/29 07:24:09  14850s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4551.27 (MB), peak = 5151.63 (MB)
[05/29 07:24:09  14850s] #start 4th fixing drc iteration ...
[05/29 07:24:23  14863s] ### Gcell dirty-map stats: routing = 5.29%
[05/29 07:24:23  14863s] #   number of violations = 48
[05/29 07:24:23  14863s] #
[05/29 07:24:23  14863s] #  By Layer and Type:
[05/29 07:24:23  14863s] #
[05/29 07:24:23  14863s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:23  14863s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:24:23  14863s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:23  14863s] #  M1     |      1|    31|      0|     6|      3|   3|     44|
[05/29 07:24:23  14863s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:24:23  14863s] #  Totals |      1|    31|      3|     7|      3|   3|     48|
[05/29 07:24:23  14863s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:23  14863s] #
[05/29 07:24:23  14863s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4551.19 (MB), peak = 5151.63 (MB)
[05/29 07:24:23  14863s] #start 5th fixing drc iteration ...
[05/29 07:24:42  14882s] ### Gcell dirty-map stats: routing = 6.77%
[05/29 07:24:42  14882s] #   number of violations = 48
[05/29 07:24:42  14882s] #
[05/29 07:24:42  14882s] #  By Layer and Type:
[05/29 07:24:42  14882s] #
[05/29 07:24:42  14882s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:42  14882s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:24:42  14882s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:42  14882s] #  M1     |      1|    31|      0|     6|      3|   3|     44|
[05/29 07:24:42  14882s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:24:42  14882s] #  Totals |      1|    31|      3|     7|      3|   3|     48|
[05/29 07:24:42  14882s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:24:42  14882s] #
[05/29 07:24:42  14882s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4551.77 (MB), peak = 5151.63 (MB)
[05/29 07:24:42  14882s] #start 6th fixing drc iteration ...
[05/29 07:25:04  14905s] ### Gcell dirty-map stats: routing = 8.02%
[05/29 07:25:04  14905s] #   number of violations = 47
[05/29 07:25:04  14905s] #
[05/29 07:25:04  14905s] #  By Layer and Type:
[05/29 07:25:04  14905s] #
[05/29 07:25:04  14905s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:04  14905s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:25:04  14905s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:04  14905s] #  M1     |      1|    30|      0|     6|      3|   3|     43|
[05/29 07:25:04  14905s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:25:04  14905s] #  Totals |      1|    30|      3|     7|      3|   3|     47|
[05/29 07:25:04  14905s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:04  14905s] #
[05/29 07:25:04  14905s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 4552.21 (MB), peak = 5151.63 (MB)
[05/29 07:25:04  14905s] #start 7th fixing drc iteration ...
[05/29 07:25:09  14910s] ### Gcell dirty-map stats: routing = 8.02%
[05/29 07:25:09  14910s] #   number of violations = 47
[05/29 07:25:09  14910s] #
[05/29 07:25:09  14910s] #  By Layer and Type:
[05/29 07:25:09  14910s] #
[05/29 07:25:09  14910s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:09  14910s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:25:09  14910s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:09  14910s] #  M1     |      1|    30|      0|     6|      3|   3|     43|
[05/29 07:25:09  14910s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:25:09  14910s] #  Totals |      1|    30|      3|     7|      3|   3|     47|
[05/29 07:25:09  14910s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:09  14910s] #
[05/29 07:25:09  14910s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4551.62 (MB), peak = 5151.63 (MB)
[05/29 07:25:09  14910s] #start 8th fixing drc iteration ...
[05/29 07:25:16  14916s] ### Gcell dirty-map stats: routing = 8.12%
[05/29 07:25:16  14916s] #   number of violations = 46
[05/29 07:25:16  14916s] #
[05/29 07:25:16  14916s] #  By Layer and Type:
[05/29 07:25:16  14916s] #
[05/29 07:25:16  14916s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:16  14916s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:25:16  14916s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:16  14916s] #  M1     |      1|    29|      0|     6|      3|   3|     42|
[05/29 07:25:16  14916s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:25:16  14916s] #  Totals |      1|    29|      3|     7|      3|   3|     46|
[05/29 07:25:16  14916s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:16  14916s] #
[05/29 07:25:16  14916s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4551.48 (MB), peak = 5151.63 (MB)
[05/29 07:25:16  14916s] #start 9th fixing drc iteration ...
[05/29 07:25:25  14926s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:25:25  14926s] #   number of violations = 46
[05/29 07:25:25  14926s] #
[05/29 07:25:25  14926s] #  By Layer and Type:
[05/29 07:25:25  14926s] #
[05/29 07:25:25  14926s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:25  14926s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:25:25  14926s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:25  14926s] #  M1     |      1|    29|      0|     6|      3|   3|     42|
[05/29 07:25:25  14926s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:25:25  14926s] #  Totals |      1|    29|      3|     7|      3|   3|     46|
[05/29 07:25:25  14926s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:25  14926s] #
[05/29 07:25:25  14926s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4551.75 (MB), peak = 5151.63 (MB)
[05/29 07:25:25  14926s] #start 10th fixing drc iteration ...
[05/29 07:25:36  14937s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:25:36  14937s] #   number of violations = 46
[05/29 07:25:36  14937s] #
[05/29 07:25:36  14937s] #  By Layer and Type:
[05/29 07:25:36  14937s] #
[05/29 07:25:36  14937s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:36  14937s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:25:36  14937s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:36  14937s] #  M1     |      1|    29|      0|     6|      3|   3|     42|
[05/29 07:25:36  14937s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:25:36  14937s] #  Totals |      1|    29|      3|     7|      3|   3|     46|
[05/29 07:25:36  14937s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:36  14937s] #
[05/29 07:25:36  14937s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4551.74 (MB), peak = 5151.63 (MB)
[05/29 07:25:36  14937s] #start 11th fixing drc iteration ...
[05/29 07:25:53  14954s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:25:53  14954s] #   number of violations = 46
[05/29 07:25:53  14954s] #
[05/29 07:25:53  14954s] #  By Layer and Type:
[05/29 07:25:53  14954s] #
[05/29 07:25:53  14954s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:53  14954s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:25:53  14954s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:53  14954s] #  M1     |      1|    29|      0|     6|      3|   3|     42|
[05/29 07:25:53  14954s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:25:53  14954s] #  Totals |      1|    29|      3|     7|      3|   3|     46|
[05/29 07:25:53  14954s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:25:53  14954s] #
[05/29 07:25:53  14954s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4551.89 (MB), peak = 5151.63 (MB)
[05/29 07:25:53  14954s] #start 12th fixing drc iteration ...
[05/29 07:26:14  14975s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:26:14  14975s] #   number of violations = 46
[05/29 07:26:14  14975s] #
[05/29 07:26:14  14975s] #  By Layer and Type:
[05/29 07:26:14  14975s] #
[05/29 07:26:14  14975s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:14  14975s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:26:14  14975s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:14  14975s] #  M1     |      1|    29|      0|     6|      3|   3|     42|
[05/29 07:26:14  14975s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:26:14  14975s] #  Totals |      1|    29|      3|     7|      3|   3|     46|
[05/29 07:26:14  14975s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:14  14975s] #
[05/29 07:26:14  14975s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4552.34 (MB), peak = 5151.63 (MB)
[05/29 07:26:14  14975s] #start 13th fixing drc iteration ...
[05/29 07:26:19  14980s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:26:19  14980s] #   number of violations = 46
[05/29 07:26:19  14980s] #
[05/29 07:26:19  14980s] #  By Layer and Type:
[05/29 07:26:19  14980s] #
[05/29 07:26:19  14980s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:19  14980s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:26:19  14980s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:19  14980s] #  M1     |      1|    29|      0|     6|      3|   3|     42|
[05/29 07:26:19  14980s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:26:19  14980s] #  Totals |      1|    29|      3|     7|      3|   3|     46|
[05/29 07:26:19  14980s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:19  14980s] #
[05/29 07:26:19  14980s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4551.62 (MB), peak = 5151.63 (MB)
[05/29 07:26:19  14980s] #start 14th fixing drc iteration ...
[05/29 07:26:25  14986s] ### Gcell dirty-map stats: routing = 8.13%
[05/29 07:26:25  14986s] #   number of violations = 46
[05/29 07:26:25  14986s] #
[05/29 07:26:25  14986s] #  By Layer and Type:
[05/29 07:26:25  14986s] #
[05/29 07:26:25  14986s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:25  14986s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:26:25  14986s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:25  14986s] #  M1     |      1|    29|      0|     6|      3|   3|     42|
[05/29 07:26:25  14986s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:26:25  14986s] #  Totals |      1|    29|      3|     7|      3|   3|     46|
[05/29 07:26:25  14986s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:25  14986s] #
[05/29 07:26:25  14986s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4551.45 (MB), peak = 5151.63 (MB)
[05/29 07:26:25  14986s] #start 15th fixing drc iteration ...
[05/29 07:26:33  14994s] ### Gcell dirty-map stats: routing = 8.50%
[05/29 07:26:33  14994s] #   number of violations = 42
[05/29 07:26:33  14994s] #
[05/29 07:26:33  14994s] #  By Layer and Type:
[05/29 07:26:33  14994s] #
[05/29 07:26:33  14994s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:33  14994s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:26:33  14994s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:33  14994s] #  M1     |      1|    26|      0|     5|      3|   3|     38|
[05/29 07:26:33  14994s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:26:33  14994s] #  Totals |      1|    26|      3|     6|      3|   3|     42|
[05/29 07:26:33  14994s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:33  14994s] #
[05/29 07:26:33  14994s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4551.67 (MB), peak = 5151.63 (MB)
[05/29 07:26:33  14994s] #start 16th fixing drc iteration ...
[05/29 07:26:46  15008s] ### Gcell dirty-map stats: routing = 8.59%
[05/29 07:26:46  15008s] #   number of violations = 42
[05/29 07:26:46  15008s] #
[05/29 07:26:46  15008s] #  By Layer and Type:
[05/29 07:26:46  15008s] #
[05/29 07:26:46  15008s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:46  15008s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:26:46  15008s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:47  15008s] #  M1     |      1|    26|      0|     5|      3|   3|     38|
[05/29 07:26:47  15008s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:26:47  15008s] #  Totals |      1|    26|      3|     6|      3|   3|     42|
[05/29 07:26:47  15008s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:26:47  15008s] #
[05/29 07:26:47  15008s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4552.05 (MB), peak = 5151.63 (MB)
[05/29 07:26:47  15008s] #start 17th fixing drc iteration ...
[05/29 07:27:05  15026s] ### Gcell dirty-map stats: routing = 8.59%
[05/29 07:27:05  15026s] #   number of violations = 42
[05/29 07:27:05  15026s] #
[05/29 07:27:05  15026s] #  By Layer and Type:
[05/29 07:27:05  15026s] #
[05/29 07:27:05  15026s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:05  15026s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:27:05  15026s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:05  15026s] #  M1     |      1|    26|      0|     5|      3|   3|     38|
[05/29 07:27:05  15026s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:27:05  15026s] #  Totals |      1|    26|      3|     6|      3|   3|     42|
[05/29 07:27:05  15026s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:05  15026s] #
[05/29 07:27:05  15026s] #cpu time = 00:00:19, elapsed time = 00:00:18, memory = 4563.22 (MB), peak = 5151.63 (MB)
[05/29 07:27:05  15026s] #start 18th fixing drc iteration ...
[05/29 07:27:26  15047s] ### Gcell dirty-map stats: routing = 8.67%
[05/29 07:27:26  15047s] #   number of violations = 42
[05/29 07:27:26  15047s] #
[05/29 07:27:26  15047s] #  By Layer and Type:
[05/29 07:27:26  15047s] #
[05/29 07:27:26  15047s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:26  15047s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:27:26  15047s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:26  15047s] #  M1     |      1|    26|      0|     5|      3|   3|     38|
[05/29 07:27:26  15047s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:27:26  15047s] #  Totals |      1|    26|      3|     6|      3|   3|     42|
[05/29 07:27:26  15047s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:26  15047s] #
[05/29 07:27:26  15047s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4563.32 (MB), peak = 5151.63 (MB)
[05/29 07:27:26  15047s] #start 19th fixing drc iteration ...
[05/29 07:27:30  15052s] ### Gcell dirty-map stats: routing = 8.84%
[05/29 07:27:30  15052s] #   number of violations = 40
[05/29 07:27:30  15052s] #
[05/29 07:27:30  15052s] #  By Layer and Type:
[05/29 07:27:30  15052s] #
[05/29 07:27:30  15052s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:30  15052s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:27:30  15052s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:30  15052s] #  M1     |      1|    24|      0|     5|      3|   3|     36|
[05/29 07:27:30  15052s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:27:30  15052s] #  Totals |      1|    24|      3|     6|      3|   3|     40|
[05/29 07:27:30  15052s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:30  15052s] #
[05/29 07:27:30  15052s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4562.68 (MB), peak = 5151.63 (MB)
[05/29 07:27:30  15052s] #start 20th fixing drc iteration ...
[05/29 07:27:36  15057s] ### Gcell dirty-map stats: routing = 8.84%
[05/29 07:27:36  15057s] #   number of violations = 39
[05/29 07:27:36  15057s] #
[05/29 07:27:36  15057s] #  By Layer and Type:
[05/29 07:27:36  15057s] #
[05/29 07:27:36  15057s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:36  15057s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:27:36  15057s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:36  15057s] #  M1     |      1|    25|      0|     5|      2|   2|     35|
[05/29 07:27:36  15057s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:27:36  15057s] #  Totals |      1|    25|      3|     6|      2|   2|     39|
[05/29 07:27:36  15057s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:36  15057s] #
[05/29 07:27:36  15057s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4561.33 (MB), peak = 5151.63 (MB)
[05/29 07:27:36  15057s] #start 21th fixing drc iteration ...
[05/29 07:27:47  15068s] ### Gcell dirty-map stats: routing = 8.84%
[05/29 07:27:47  15068s] #   number of violations = 39
[05/29 07:27:47  15068s] #
[05/29 07:27:47  15068s] #  By Layer and Type:
[05/29 07:27:47  15068s] #
[05/29 07:27:47  15068s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:47  15068s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:27:47  15068s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:47  15068s] #  M1     |      1|    25|      0|     5|      2|   2|     35|
[05/29 07:27:47  15068s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:27:47  15068s] #  Totals |      1|    25|      3|     6|      2|   2|     39|
[05/29 07:27:47  15068s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:27:47  15068s] #
[05/29 07:27:47  15068s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4561.14 (MB), peak = 5151.63 (MB)
[05/29 07:27:47  15068s] #start 22th fixing drc iteration ...
[05/29 07:28:01  15082s] ### Gcell dirty-map stats: routing = 8.84%
[05/29 07:28:01  15082s] #   number of violations = 39
[05/29 07:28:01  15082s] #
[05/29 07:28:01  15082s] #  By Layer and Type:
[05/29 07:28:01  15082s] #
[05/29 07:28:01  15082s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:28:01  15082s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
[05/29 07:28:01  15082s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:28:01  15082s] #  M1     |      1|    25|      0|     5|      2|   2|     35|
[05/29 07:28:01  15082s] #  M2     |      0|     0|      3|     1|      0|   0|      4|
[05/29 07:28:01  15082s] #  Totals |      1|    25|      3|     6|      2|   2|     39|
[05/29 07:28:01  15082s] #---------+-------+------+-------+------+-------+----+-------+
[05/29 07:28:01  15082s] #
[05/29 07:28:01  15082s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4560.89 (MB), peak = 5151.63 (MB)
[05/29 07:28:01  15082s] #start 23th fixing drc iteration ...
[05/29 07:28:17  15098s] ### Gcell dirty-map stats: routing = 8.97%
[05/29 07:28:17  15098s] #   number of violations = 39
[05/29 07:28:17  15098s] #
[05/29 07:28:17  15098s] #  By Layer and Type:
[05/29 07:28:17  15098s] #
[05/29 07:28:17  15098s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:17  15098s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:28:17  15098s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:17  15098s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:28:17  15098s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:28:17  15098s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:28:17  15098s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:17  15098s] #
[05/29 07:28:17  15098s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4560.29 (MB), peak = 5151.63 (MB)
[05/29 07:28:17  15098s] #start 24th fixing drc iteration ...
[05/29 07:28:38  15119s] ### Gcell dirty-map stats: routing = 8.97%
[05/29 07:28:38  15119s] #   number of violations = 39
[05/29 07:28:38  15119s] #
[05/29 07:28:38  15119s] #  By Layer and Type:
[05/29 07:28:38  15119s] #
[05/29 07:28:38  15119s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:38  15119s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:28:38  15119s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:38  15119s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:28:38  15119s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:28:38  15119s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:28:38  15119s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:38  15119s] #
[05/29 07:28:38  15119s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4560.84 (MB), peak = 5151.63 (MB)
[05/29 07:28:38  15119s] #start 25th fixing drc iteration ...
[05/29 07:28:45  15127s] ### Gcell dirty-map stats: routing = 8.97%
[05/29 07:28:45  15127s] #   number of violations = 39
[05/29 07:28:45  15127s] #
[05/29 07:28:45  15127s] #  By Layer and Type:
[05/29 07:28:45  15127s] #
[05/29 07:28:45  15127s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:45  15127s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:28:45  15127s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:45  15127s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:28:45  15127s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:28:45  15127s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:28:45  15127s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:45  15127s] #
[05/29 07:28:45  15127s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4560.18 (MB), peak = 5151.63 (MB)
[05/29 07:28:45  15127s] #start 26th fixing drc iteration ...
[05/29 07:28:54  15135s] ### Gcell dirty-map stats: routing = 9.04%
[05/29 07:28:54  15135s] #   number of violations = 39
[05/29 07:28:54  15135s] #
[05/29 07:28:54  15135s] #  By Layer and Type:
[05/29 07:28:54  15135s] #
[05/29 07:28:54  15135s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:54  15135s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:28:54  15135s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:54  15135s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:28:54  15135s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:28:54  15135s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:28:54  15135s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:28:54  15135s] #
[05/29 07:28:54  15135s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4559.95 (MB), peak = 5151.63 (MB)
[05/29 07:28:54  15135s] #start 27th fixing drc iteration ...
[05/29 07:29:05  15147s] ### Gcell dirty-map stats: routing = 9.11%
[05/29 07:29:05  15147s] #   number of violations = 39
[05/29 07:29:05  15147s] #
[05/29 07:29:05  15147s] #  By Layer and Type:
[05/29 07:29:05  15147s] #
[05/29 07:29:05  15147s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:05  15147s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:29:05  15147s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:05  15147s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:29:05  15147s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:29:05  15147s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:29:05  15147s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:05  15147s] #
[05/29 07:29:06  15147s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4560.05 (MB), peak = 5151.63 (MB)
[05/29 07:29:06  15147s] #start 28th fixing drc iteration ...
[05/29 07:29:19  15160s] ### Gcell dirty-map stats: routing = 9.13%
[05/29 07:29:19  15160s] #   number of violations = 39
[05/29 07:29:19  15160s] #
[05/29 07:29:19  15160s] #  By Layer and Type:
[05/29 07:29:19  15160s] #
[05/29 07:29:19  15160s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:19  15160s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:29:19  15160s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:19  15160s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:29:19  15160s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:29:19  15160s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:29:19  15160s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:19  15160s] #
[05/29 07:29:19  15160s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4559.35 (MB), peak = 5151.63 (MB)
[05/29 07:29:19  15160s] #start 29th fixing drc iteration ...
[05/29 07:29:35  15176s] ### Gcell dirty-map stats: routing = 9.13%
[05/29 07:29:35  15176s] #   number of violations = 39
[05/29 07:29:35  15176s] #
[05/29 07:29:35  15176s] #  By Layer and Type:
[05/29 07:29:35  15176s] #
[05/29 07:29:35  15176s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:35  15176s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:29:35  15176s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:35  15176s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:29:35  15176s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:29:35  15176s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:29:35  15176s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:35  15176s] #
[05/29 07:29:35  15176s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4557.83 (MB), peak = 5151.63 (MB)
[05/29 07:29:35  15176s] #start 30th fixing drc iteration ...
[05/29 07:29:56  15198s] ### Gcell dirty-map stats: routing = 9.47%
[05/29 07:29:56  15198s] #   number of violations = 39
[05/29 07:29:56  15198s] #
[05/29 07:29:56  15198s] #  By Layer and Type:
[05/29 07:29:56  15198s] #
[05/29 07:29:56  15198s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:56  15198s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:29:56  15198s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:56  15198s] #  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
[05/29 07:29:56  15198s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:29:56  15198s] #  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
[05/29 07:29:56  15198s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:29:56  15198s] #
[05/29 07:29:56  15198s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4558.34 (MB), peak = 5151.63 (MB)
[05/29 07:29:56  15198s] #Complete Detail Routing.
[05/29 07:29:56  15198s] #Total wire length = 12860 um.
[05/29 07:29:56  15198s] #Total half perimeter of net bounding box = 11733 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER M1 = 59 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER M2 = 1647 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER C1 = 3024 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER C2 = 4002 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER C3 = 2671 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER C4 = 1437 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER C5 = 21 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER JA = 0 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER QA = 0 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER QB = 0 um.
[05/29 07:29:56  15198s] #Total wire length on LAYER LB = 0 um.
[05/29 07:29:56  15198s] #Total number of vias = 21666
[05/29 07:29:56  15198s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 07:29:56  15198s] #Total number of single cut vias = 16843 ( 77.7%)
[05/29 07:29:56  15198s] #Up-Via Summary (total 21666):
[05/29 07:29:56  15198s] #                   single-cut          multi-cut      Total
[05/29 07:29:56  15198s] #-----------------------------------------------------------
[05/29 07:29:56  15198s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/29 07:29:56  15198s] # M2              6450 ( 75.9%)      2046 ( 24.1%)       8496
[05/29 07:29:56  15198s] # C1              5555 ( 78.2%)      1548 ( 21.8%)       7103
[05/29 07:29:56  15198s] # C2              2768 ( 76.5%)       850 ( 23.5%)       3618
[05/29 07:29:56  15198s] # C3               611 ( 69.7%)       266 ( 30.3%)        877
[05/29 07:29:56  15198s] # C4                38 (100.0%)         0 (  0.0%)         38
[05/29 07:29:56  15198s] #-----------------------------------------------------------
[05/29 07:29:56  15198s] #                16843 ( 77.7%)      4823 ( 22.3%)      21666 
[05/29 07:29:56  15198s] #
[05/29 07:29:56  15198s] #Total number of DRC violations = 39
[05/29 07:29:56  15198s] ### Time Record (Detail Routing) is uninstalled.
[05/29 07:29:56  15198s] #Cpu time = 00:06:11
[05/29 07:29:56  15198s] #Elapsed time = 00:06:09
[05/29 07:29:56  15198s] #Increased memory = 21.29 (MB)
[05/29 07:29:56  15198s] #Total memory = 4558.34 (MB)
[05/29 07:29:56  15198s] #Peak memory = 5151.63 (MB)
[05/29 07:29:56  15198s] ### detail_route design signature (597): route=1586302908 flt_obj=0 vio=1399280772 shield_wire=1
[05/29 07:29:56  15198s] ### Time Record (DB Export) is installed.
[05/29 07:29:56  15198s] ### export design design signature (598): route=1586302908 fixed_route=1294941503 flt_obj=0 vio=1399280772 swire=282492057 shield_wire=1 net_attr=1665180840 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1128318800 inst_orient=1063745696 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:29:57  15198s] ### Time Record (DB Export) is uninstalled.
[05/29 07:29:57  15198s] ### Time Record (Post Callback) is installed.
[05/29 07:29:57  15198s] ### Time Record (Post Callback) is uninstalled.
[05/29 07:29:57  15198s] #
[05/29 07:29:57  15198s] #detailRoute statistics:
[05/29 07:29:57  15198s] #Cpu time = 00:06:11
[05/29 07:29:57  15198s] #Elapsed time = 00:06:10
[05/29 07:29:57  15198s] #Increased memory = 3.96 (MB)
[05/29 07:29:57  15198s] #Total memory = 4546.69 (MB)
[05/29 07:29:57  15198s] #Peak memory = 5151.63 (MB)
[05/29 07:29:57  15198s] #Number of warnings = 34
[05/29 07:29:57  15198s] #Total number of warnings = 560
[05/29 07:29:57  15198s] #Number of fails = 0
[05/29 07:29:57  15198s] #Total number of fails = 0
[05/29 07:29:57  15198s] #Complete detailRoute on Thu May 29 07:29:57 2025
[05/29 07:29:57  15198s] #
[05/29 07:29:57  15198s] ### import design signature (599): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/29 07:29:57  15198s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:29:57  15198s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:29:57  15198s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:29:57  15198s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:29:57  15198s] ### Time Record (detailRoute) is uninstalled.
[05/29 07:29:57  15198s] #% End detailRoute (date=05/29 07:29:57, total cpu=0:06:11, real=0:06:11, peak res=4937.2M, current mem=4546.0M)
[05/29 07:29:57  15198s] ### Time Record (ecoRoute) is uninstalled.
[05/29 07:29:57  15198s] #
[05/29 07:29:57  15198s] #  Scalability Statistics
[05/29 07:29:57  15198s] #
[05/29 07:29:57  15198s] #-------------------------+---------+-------------+------------+
[05/29 07:29:57  15198s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/29 07:29:57  15198s] #-------------------------+---------+-------------+------------+
[05/29 07:29:57  15198s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/29 07:29:57  15198s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/29 07:29:57  15198s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/29 07:29:57  15198s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/29 07:29:57  15198s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/29 07:29:57  15198s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/29 07:29:57  15198s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/29 07:29:57  15198s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/29 07:29:57  15198s] #  Detail Routing         | 00:06:09|     00:06:08|         1.0|
[05/29 07:29:57  15198s] #  Entire Command         | 00:06:11|     00:06:10|         1.0|
[05/29 07:29:57  15198s] #-------------------------+---------+-------------+------------+
[05/29 07:29:57  15198s] #
[05/29 07:32:43  15231s] <CMD> verify_drc
[05/29 07:32:43  15231s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 07:32:43  15231s]  *** Starting Verify DRC (MEM: 5137.2) ***
[05/29 07:32:43  15231s] 
[05/29 07:32:43  15231s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:32:43  15231s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:32:43  15231s]   VERIFY DRC ...... Starting Verification
[05/29 07:32:43  15231s]   VERIFY DRC ...... Initializing
[05/29 07:32:43  15231s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 07:32:43  15231s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 07:32:43  15231s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 07:32:43  15231s]   VERIFY DRC ...... Using new threading
[05/29 07:32:43  15231s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 07:32:43  15231s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:32:43  15231s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 07:32:43  15231s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 07:32:43  15231s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 07:32:44  15231s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 07:32:44  15231s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 07:32:44  15231s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 07:32:44  15231s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 07:32:44  15232s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 07:32:44  15232s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 07:32:44  15232s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 07:32:44  15232s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 07:32:45  15232s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 07:32:45  15232s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 07:32:45  15232s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 07:32:45  15232s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 07:32:45  15233s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 07:32:45  15233s]   VERIFY DRC ...... Using new threading
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 07:32:45  15233s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:32:45  15233s] 
[05/29 07:32:45  15233s]   Verification Complete : 35 Viols.
[05/29 07:32:45  15233s] 
[05/29 07:32:45  15233s]  Violation Summary By Layer and Type:
[05/29 07:32:45  15233s] 
[05/29 07:32:45  15233s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 07:32:45  15233s] 	M1           23        5        2        0        1        0       31
[05/29 07:32:45  15233s] 	V1            0        0        0        2        0        1        3
[05/29 07:32:45  15233s] 	M2            0        1        0        0        0        0        1
[05/29 07:32:45  15233s] 	Totals       23        6        2        2        1        1       35
[05/29 07:32:45  15233s] 
[05/29 07:32:45  15233s]  *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***
[05/29 07:32:45  15233s] 
[05/29 07:33:00  15236s] <CMD> ecoRoute -fix_drc
[05/29 07:33:00  15236s] ### Time Record (ecoRoute) is installed.
[05/29 07:33:00  15236s] **INFO: User settings:
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/29 07:33:00  15236s] setNanoRouteMode -drouteStartIteration                                                    0
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/29 07:33:00  15236s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/29 07:33:00  15236s] setNanoRouteMode -extract_design_signature                                                142021973
[05/29 07:33:00  15236s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/29 07:33:00  15236s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/29 07:33:00  15236s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/29 07:33:00  15236s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/29 07:33:00  15236s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/29 07:33:00  15236s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/29 07:33:00  15236s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/29 07:33:00  15236s] setNanoRouteMode -route_si_effort                                                         high
[05/29 07:33:00  15236s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/29 07:33:00  15236s] setNanoRouteMode -route_with_si_driven                                                    true
[05/29 07:33:00  15236s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/29 07:33:00  15236s] setNanoRouteMode -route_with_timing_driven                                                true
[05/29 07:33:00  15236s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/29 07:33:00  15236s] setDesignMode -powerEffort                                                                high
[05/29 07:33:00  15236s] setDesignMode -process                                                                    22
[05/29 07:33:00  15236s] setDesignMode -propagateActivity                                                          true
[05/29 07:33:00  15236s] 
[05/29 07:33:00  15236s] #% Begin detailRoute (date=05/29 07:33:00, mem=4548.5M)
[05/29 07:33:00  15236s] 
[05/29 07:33:00  15236s] detailRoute -fix_drc
[05/29 07:33:00  15236s] 
[05/29 07:33:00  15236s] #Start detailRoute on Thu May 29 07:33:00 2025
[05/29 07:33:00  15236s] #
[05/29 07:33:00  15236s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:33:00  15236s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 07:33:00  15236s] ### Time Record (detailRoute) is installed.
[05/29 07:33:00  15236s] ### Time Record (Pre Callback) is installed.
[05/29 07:33:00  15236s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/29 07:33:00  15236s] ### Time Record (Pre Callback) is uninstalled.
[05/29 07:33:00  15236s] ### Time Record (DB Import) is installed.
[05/29 07:33:00  15236s] ### Time Record (Timing Data Generation) is installed.
[05/29 07:33:00  15236s] ### Time Record (Timing Data Generation) is uninstalled.
[05/29 07:33:00  15236s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/29 07:33:00  15236s] eee: pegSigSF=1.070000
[05/29 07:33:00  15236s] Initializing multi-corner resistance tables ...
[05/29 07:33:00  15236s] eee: Grid unit RC data computation started
[05/29 07:33:00  15236s] eee: Grid unit RC data computation completed
[05/29 07:33:00  15236s] eee: l=1 avDens=0.004183 usedTrk=77.241296 availTrk=18467.169351 sigTrk=77.241296
[05/29 07:33:00  15236s] eee: l=2 avDens=0.041660 usedTrk=320.575186 availTrk=7695.000000 sigTrk=320.575186
[05/29 07:33:00  15236s] eee: l=3 avDens=0.129624 usedTrk=559.975926 availTrk=4320.000000 sigTrk=559.975926
[05/29 07:33:00  15236s] eee: l=4 avDens=0.176443 usedTrk=741.060739 availTrk=4200.000000 sigTrk=741.060739
[05/29 07:33:00  15236s] eee: l=5 avDens=0.137422 usedTrk=494.717964 availTrk=3600.000000 sigTrk=494.717964
[05/29 07:33:00  15236s] eee: l=6 avDens=0.080616 usedTrk=266.033333 availTrk=3300.000000 sigTrk=266.033333
[05/29 07:33:00  15236s] eee: l=7 avDens=0.003993 usedTrk=3.833333 availTrk=960.000000 sigTrk=3.833333
[05/29 07:33:00  15236s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:33:00  15236s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:33:00  15236s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:33:00  15236s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 07:33:00  15236s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/29 07:33:00  15236s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.256285 uaWl=1.000000 uaWlH=0.626600 aWlH=0.000000 lMod=0 pMax=0.915400 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/29 07:33:00  15236s] eee: NetCapCache creation started. (Current Mem: 5149.254M) 
[05/29 07:33:00  15236s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5149.254M) 
[05/29 07:33:00  15236s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/29 07:33:00  15236s] eee: Metal Layers Info:
[05/29 07:33:00  15236s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:33:00  15236s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/29 07:33:00  15236s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:33:00  15236s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/29 07:33:00  15236s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/29 07:33:00  15236s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 07:33:00  15236s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:33:00  15236s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/29 07:33:00  15236s] #To increase the message display limit, refer to the product command reference manual.
[05/29 07:33:00  15237s] ### Net info: total nets: 3480
[05/29 07:33:00  15237s] ### Net info: dirty nets: 0
[05/29 07:33:00  15237s] ### Net info: marked as disconnected nets: 0
[05/29 07:33:00  15237s] ### Net info: fully routed nets: 3478
[05/29 07:33:00  15237s] ### Net info: trivial (< 2 pins) nets: 2
[05/29 07:33:00  15237s] ### Net info: unrouted nets: 0
[05/29 07:33:00  15237s] ### Net info: re-extraction nets: 0
[05/29 07:33:00  15237s] ### Net info: ignored nets: 0
[05/29 07:33:00  15237s] ### Net info: skip routing nets: 0
[05/29 07:33:01  15237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:01  15237s] ### import design signature (600): route=2124254397 fixed_route=1294941503 flt_obj=0 vio=1769928469 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:33:01  15237s] ### Time Record (DB Import) is uninstalled.
[05/29 07:33:01  15237s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/29 07:33:01  15237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:01  15237s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/29 07:33:01  15237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:01  15237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:01  15237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:01  15237s] ### Time Record (Data Preparation) is installed.
[05/29 07:33:01  15237s] #Start routing data preparation on Thu May 29 07:33:01 2025
[05/29 07:33:01  15237s] #
[05/29 07:33:01  15237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:01  15237s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:01  15237s] ### Time Record (Cell Pin Access) is installed.
[05/29 07:33:01  15237s] #Initial pin access analysis.
[05/29 07:33:01  15237s] #Detail pin access analysis.
[05/29 07:33:01  15237s] ### Time Record (Cell Pin Access) is uninstalled.
[05/29 07:33:01  15237s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/29 07:33:01  15237s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/29 07:33:01  15237s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:33:01  15237s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:33:01  15237s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:33:01  15237s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:33:01  15237s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:33:01  15237s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/29 07:33:01  15237s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:33:01  15237s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:33:01  15237s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/29 07:33:01  15237s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/29 07:33:01  15237s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 07:33:01  15237s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 07:33:01  15237s] #pin_access_rlayer=3(C1)
[05/29 07:33:01  15237s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 07:33:01  15237s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 07:33:01  15237s] #enable_dpt_layer_shield=F
[05/29 07:33:01  15237s] #has_line_end_grid=F
[05/29 07:33:01  15237s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/29 07:33:01  15237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4548.17 (MB), peak = 5151.63 (MB)
[05/29 07:33:01  15237s] #Regenerating Ggrids automatically.
[05/29 07:33:01  15237s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 07:33:01  15237s] #Using automatically generated G-grids.
[05/29 07:33:02  15238s] #Done routing data preparation.
[05/29 07:33:02  15238s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4552.80 (MB), peak = 5151.63 (MB)
[05/29 07:33:02  15238s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:33:02  15238s] ### Time Record (Detail Routing) is installed.
[05/29 07:33:02  15238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:02  15238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:02  15238s] ### Time Record (Data Preparation) is installed.
[05/29 07:33:02  15238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:33:02  15238s] ### Time Record (Data Preparation) is uninstalled.
[05/29 07:33:02  15238s] #Start instance access analysis using 1 thread...
[05/29 07:33:02  15238s] #Set layer M1 to be advanced pin access layer.
[05/29 07:33:02  15238s] ### Time Record (Instance Pin Access) is installed.
[05/29 07:33:02  15238s] #36 out of 5736 (0.63%) instances are not legally placed.
[05/29 07:33:02  15239s] #666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/29 07:33:02  15239s] #58 instance pins are hard to access
[05/29 07:33:02  15239s] #Instance access analysis statistics:
[05/29 07:33:02  15239s] #Cpu time = 00:00:00
[05/29 07:33:02  15239s] #Elapsed time = 00:00:00
[05/29 07:33:02  15239s] #Increased memory = 0.00 (MB)
[05/29 07:33:02  15239s] #Total memory = 4552.80 (MB)
[05/29 07:33:02  15239s] #Peak memory = 5151.63 (MB)
[05/29 07:33:02  15239s] ### Time Record (Instance Pin Access) is uninstalled.
[05/29 07:33:03  15239s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/29 07:33:03  15239s] #
[05/29 07:33:03  15239s] #Start Detail Routing..
[05/29 07:33:03  15239s] #start initial detail routing ...
[05/29 07:33:03  15239s] ### Design has 0 dirty nets, has valid drcs
[05/29 07:33:03  15239s] ### Gcell dirty-map stats: routing = 0.00%
[05/29 07:33:03  15239s] #   number of violations = 76
[05/29 07:33:03  15239s] #
[05/29 07:33:03  15239s] #  By Layer and Type:
[05/29 07:33:03  15239s] #
[05/29 07:33:03  15239s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:03  15239s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:33:03  15239s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:03  15239s] #  M1     |      2|    47|      0|     9|      4|      2|   4|     68|
[05/29 07:33:03  15239s] #  M2     |      0|     0|      6|     2|      0|      0|   0|      8|
[05/29 07:33:03  15239s] #  Totals |      2|    47|      6|    11|      4|      2|   4|     76|
[05/29 07:33:03  15239s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:03  15239s] #
[05/29 07:33:03  15239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4556.73 (MB), peak = 5151.63 (MB)
[05/29 07:33:03  15239s] #start 1st fixing drc iteration ...
[05/29 07:33:08  15244s] ### Gcell dirty-map stats: routing = 0.94%
[05/29 07:33:08  15244s] #   number of violations = 64
[05/29 07:33:08  15244s] #
[05/29 07:33:08  15244s] #  By Layer and Type:
[05/29 07:33:08  15244s] #
[05/29 07:33:08  15244s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:08  15244s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:33:08  15244s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:08  15244s] #  M1     |      2|    44|      0|     7|      2|      2|   2|     59|
[05/29 07:33:08  15244s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:33:08  15244s] #  Totals |      2|    44|      3|     9|      2|      2|   2|     64|
[05/29 07:33:08  15244s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:08  15244s] #
[05/29 07:33:08  15244s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.02 (MB), peak = 5151.63 (MB)
[05/29 07:33:08  15244s] #start 2nd fixing drc iteration ...
[05/29 07:33:14  15250s] ### Gcell dirty-map stats: routing = 1.87%
[05/29 07:33:14  15250s] #   number of violations = 58
[05/29 07:33:14  15250s] #
[05/29 07:33:14  15250s] #  By Layer and Type:
[05/29 07:33:14  15250s] #
[05/29 07:33:14  15250s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:14  15250s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:33:14  15250s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:14  15250s] #  M1     |      1|    39|      0|     7|      2|      2|   2|     53|
[05/29 07:33:14  15250s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:33:14  15250s] #  Totals |      1|    39|      3|     9|      2|      2|   2|     58|
[05/29 07:33:14  15250s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:14  15250s] #
[05/29 07:33:14  15250s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.13 (MB), peak = 5151.63 (MB)
[05/29 07:33:14  15250s] #start 3rd fixing drc iteration ...
[05/29 07:33:22  15258s] ### Gcell dirty-map stats: routing = 2.69%
[05/29 07:33:22  15258s] #   number of violations = 57
[05/29 07:33:22  15258s] #
[05/29 07:33:22  15258s] #  By Layer and Type:
[05/29 07:33:22  15258s] #
[05/29 07:33:22  15258s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:22  15258s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:33:22  15258s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:22  15258s] #  M1     |      1|    38|      0|     7|      2|      2|   2|     52|
[05/29 07:33:22  15258s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:33:22  15258s] #  Totals |      1|    38|      3|     9|      2|      2|   2|     57|
[05/29 07:33:22  15258s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:22  15258s] #
[05/29 07:33:22  15258s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4557.58 (MB), peak = 5151.63 (MB)
[05/29 07:33:22  15258s] #start 4th fixing drc iteration ...
[05/29 07:33:35  15271s] ### Gcell dirty-map stats: routing = 4.55%
[05/29 07:33:35  15271s] #   number of violations = 55
[05/29 07:33:35  15271s] #
[05/29 07:33:35  15271s] #  By Layer and Type:
[05/29 07:33:35  15271s] #
[05/29 07:33:35  15271s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:35  15271s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:33:35  15271s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:35  15271s] #  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
[05/29 07:33:35  15271s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:33:35  15271s] #  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
[05/29 07:33:35  15271s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:35  15271s] #
[05/29 07:33:35  15271s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4557.39 (MB), peak = 5151.63 (MB)
[05/29 07:33:35  15271s] #start 5th fixing drc iteration ...
[05/29 07:33:53  15289s] ### Gcell dirty-map stats: routing = 5.64%
[05/29 07:33:53  15289s] #   number of violations = 55
[05/29 07:33:53  15289s] #
[05/29 07:33:53  15289s] #  By Layer and Type:
[05/29 07:33:53  15289s] #
[05/29 07:33:53  15289s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:53  15289s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:33:53  15289s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:53  15289s] #  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
[05/29 07:33:53  15289s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:33:53  15289s] #  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
[05/29 07:33:53  15289s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:33:53  15289s] #
[05/29 07:33:53  15289s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4557.69 (MB), peak = 5151.63 (MB)
[05/29 07:33:53  15289s] #start 6th fixing drc iteration ...
[05/29 07:34:14  15310s] ### Gcell dirty-map stats: routing = 7.07%
[05/29 07:34:14  15310s] #   number of violations = 55
[05/29 07:34:14  15310s] #
[05/29 07:34:14  15310s] #  By Layer and Type:
[05/29 07:34:14  15310s] #
[05/29 07:34:14  15310s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:14  15310s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:34:14  15310s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:14  15310s] #  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
[05/29 07:34:14  15310s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:34:14  15310s] #  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
[05/29 07:34:14  15310s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:14  15310s] #
[05/29 07:34:14  15310s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4558.18 (MB), peak = 5151.63 (MB)
[05/29 07:34:14  15310s] #start 7th fixing drc iteration ...
[05/29 07:34:18  15315s] ### Gcell dirty-map stats: routing = 7.07%
[05/29 07:34:18  15315s] #   number of violations = 55
[05/29 07:34:18  15315s] #
[05/29 07:34:18  15315s] #  By Layer and Type:
[05/29 07:34:18  15315s] #
[05/29 07:34:18  15315s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:18  15315s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:34:18  15315s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:18  15315s] #  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
[05/29 07:34:18  15315s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:34:18  15315s] #  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
[05/29 07:34:18  15315s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:18  15315s] #
[05/29 07:34:18  15315s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.54 (MB), peak = 5151.63 (MB)
[05/29 07:34:18  15315s] #start 8th fixing drc iteration ...
[05/29 07:34:24  15320s] ### Gcell dirty-map stats: routing = 7.07%
[05/29 07:34:24  15320s] #   number of violations = 55
[05/29 07:34:24  15320s] #
[05/29 07:34:24  15320s] #  By Layer and Type:
[05/29 07:34:24  15320s] #
[05/29 07:34:24  15320s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:24  15320s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:34:24  15320s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:24  15320s] #  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
[05/29 07:34:24  15320s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:34:24  15320s] #  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
[05/29 07:34:24  15320s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:24  15320s] #
[05/29 07:34:24  15320s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.37 (MB), peak = 5151.63 (MB)
[05/29 07:34:24  15320s] #start 9th fixing drc iteration ...
[05/29 07:34:33  15329s] ### Gcell dirty-map stats: routing = 7.07%
[05/29 07:34:33  15329s] #   number of violations = 55
[05/29 07:34:33  15329s] #
[05/29 07:34:33  15329s] #  By Layer and Type:
[05/29 07:34:33  15329s] #
[05/29 07:34:33  15329s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:33  15329s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:34:33  15329s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:33  15329s] #  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
[05/29 07:34:33  15329s] #  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
[05/29 07:34:33  15329s] #  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
[05/29 07:34:33  15329s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:33  15329s] #
[05/29 07:34:33  15329s] #cpu time = 00:00:09, elapsed time = 00:00:08, memory = 4557.59 (MB), peak = 5151.63 (MB)
[05/29 07:34:33  15329s] #start 10th fixing drc iteration ...
[05/29 07:34:44  15341s] ### Gcell dirty-map stats: routing = 7.78%
[05/29 07:34:44  15341s] #   number of violations = 50
[05/29 07:34:44  15341s] #
[05/29 07:34:44  15341s] #  By Layer and Type:
[05/29 07:34:44  15341s] #
[05/29 07:34:44  15341s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:44  15341s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:34:44  15341s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:44  15341s] #  M1     |      1|    33|      0|     7|      2|      1|   2|     46|
[05/29 07:34:44  15341s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:34:44  15341s] #  Totals |      1|    33|      3|     8|      2|      1|   2|     50|
[05/29 07:34:44  15341s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:34:44  15341s] #
[05/29 07:34:44  15341s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4557.55 (MB), peak = 5151.63 (MB)
[05/29 07:34:44  15341s] #start 11th fixing drc iteration ...
[05/29 07:35:01  15358s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:35:01  15358s] #   number of violations = 49
[05/29 07:35:01  15358s] #
[05/29 07:35:01  15358s] #  By Layer and Type:
[05/29 07:35:01  15358s] #
[05/29 07:35:01  15358s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:01  15358s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:35:01  15358s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:01  15358s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:35:01  15358s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:35:01  15358s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:35:01  15358s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:01  15358s] #
[05/29 07:35:01  15358s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4557.63 (MB), peak = 5151.63 (MB)
[05/29 07:35:01  15358s] #start 12th fixing drc iteration ...
[05/29 07:35:23  15380s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:35:23  15380s] #   number of violations = 49
[05/29 07:35:23  15380s] #
[05/29 07:35:23  15380s] #  By Layer and Type:
[05/29 07:35:23  15380s] #
[05/29 07:35:23  15380s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:23  15380s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:35:23  15380s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:23  15380s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:35:23  15380s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:35:23  15380s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:35:23  15380s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:23  15380s] #
[05/29 07:35:23  15380s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4558.18 (MB), peak = 5151.63 (MB)
[05/29 07:35:23  15380s] #start 13th fixing drc iteration ...
[05/29 07:35:28  15385s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:35:28  15385s] #   number of violations = 49
[05/29 07:35:28  15385s] #
[05/29 07:35:28  15385s] #  By Layer and Type:
[05/29 07:35:28  15385s] #
[05/29 07:35:28  15385s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:28  15385s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:35:28  15385s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:28  15385s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:35:28  15385s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:35:28  15385s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:35:28  15385s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:28  15385s] #
[05/29 07:35:28  15385s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.63 (MB), peak = 5151.63 (MB)
[05/29 07:35:28  15385s] #start 14th fixing drc iteration ...
[05/29 07:35:34  15391s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:35:34  15391s] #   number of violations = 49
[05/29 07:35:34  15391s] #
[05/29 07:35:34  15391s] #  By Layer and Type:
[05/29 07:35:34  15391s] #
[05/29 07:35:34  15391s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:34  15391s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:35:34  15391s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:34  15391s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:35:34  15391s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:35:34  15391s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:35:34  15391s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:34  15391s] #
[05/29 07:35:34  15391s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.24 (MB), peak = 5151.63 (MB)
[05/29 07:35:34  15391s] #start 15th fixing drc iteration ...
[05/29 07:35:43  15399s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:35:43  15399s] #   number of violations = 49
[05/29 07:35:43  15399s] #
[05/29 07:35:43  15399s] #  By Layer and Type:
[05/29 07:35:43  15399s] #
[05/29 07:35:43  15399s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:43  15399s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:35:43  15399s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:43  15399s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:35:43  15399s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:35:43  15399s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:35:43  15399s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:43  15399s] #
[05/29 07:35:43  15399s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4557.66 (MB), peak = 5151.63 (MB)
[05/29 07:35:43  15399s] #start 16th fixing drc iteration ...
[05/29 07:35:57  15414s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:35:57  15414s] #   number of violations = 49
[05/29 07:35:57  15414s] #
[05/29 07:35:57  15414s] #  By Layer and Type:
[05/29 07:35:57  15414s] #
[05/29 07:35:57  15414s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:57  15414s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:35:57  15414s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:57  15414s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:35:57  15414s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:35:57  15414s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:35:57  15414s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:35:57  15414s] #
[05/29 07:35:57  15414s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4558.01 (MB), peak = 5151.63 (MB)
[05/29 07:35:57  15414s] #start 17th fixing drc iteration ...
[05/29 07:36:17  15433s] ### Gcell dirty-map stats: routing = 7.81%
[05/29 07:36:17  15433s] #   number of violations = 49
[05/29 07:36:17  15433s] #
[05/29 07:36:17  15433s] #  By Layer and Type:
[05/29 07:36:17  15433s] #
[05/29 07:36:17  15433s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:17  15433s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:36:17  15433s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:17  15433s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:36:17  15433s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:36:17  15433s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:36:17  15433s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:17  15433s] #
[05/29 07:36:17  15433s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4567.18 (MB), peak = 5151.63 (MB)
[05/29 07:36:17  15433s] #start 18th fixing drc iteration ...
[05/29 07:36:38  15455s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:36:38  15455s] #   number of violations = 49
[05/29 07:36:38  15455s] #
[05/29 07:36:38  15455s] #  By Layer and Type:
[05/29 07:36:38  15455s] #
[05/29 07:36:38  15455s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:38  15455s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:36:38  15455s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:38  15455s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:36:38  15455s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:36:38  15455s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:36:38  15455s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:38  15455s] #
[05/29 07:36:39  15455s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4567.19 (MB), peak = 5151.63 (MB)
[05/29 07:36:39  15455s] #start 19th fixing drc iteration ...
[05/29 07:36:43  15460s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:36:43  15460s] #   number of violations = 49
[05/29 07:36:43  15460s] #
[05/29 07:36:43  15460s] #  By Layer and Type:
[05/29 07:36:43  15460s] #
[05/29 07:36:43  15460s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:43  15460s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:36:43  15460s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:43  15460s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:36:43  15460s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:36:43  15460s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:36:43  15460s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:43  15460s] #
[05/29 07:36:43  15460s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4565.69 (MB), peak = 5151.63 (MB)
[05/29 07:36:43  15460s] #start 20th fixing drc iteration ...
[05/29 07:36:49  15466s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:36:49  15466s] #   number of violations = 49
[05/29 07:36:49  15466s] #
[05/29 07:36:49  15466s] #  By Layer and Type:
[05/29 07:36:49  15466s] #
[05/29 07:36:49  15466s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:49  15466s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:36:49  15466s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:49  15466s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:36:49  15466s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:36:49  15466s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:36:49  15466s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:36:49  15466s] #
[05/29 07:36:49  15466s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4565.41 (MB), peak = 5151.63 (MB)
[05/29 07:36:49  15466s] #start 21th fixing drc iteration ...
[05/29 07:37:01  15478s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:37:01  15478s] #   number of violations = 49
[05/29 07:37:01  15478s] #
[05/29 07:37:01  15478s] #  By Layer and Type:
[05/29 07:37:01  15478s] #
[05/29 07:37:01  15478s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:01  15478s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:37:01  15478s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:01  15478s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:37:01  15478s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:37:01  15478s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:37:01  15478s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:01  15478s] #
[05/29 07:37:01  15478s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4563.18 (MB), peak = 5151.63 (MB)
[05/29 07:37:01  15478s] #start 22th fixing drc iteration ...
[05/29 07:37:15  15492s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:37:15  15492s] #   number of violations = 49
[05/29 07:37:15  15492s] #
[05/29 07:37:15  15492s] #  By Layer and Type:
[05/29 07:37:15  15492s] #
[05/29 07:37:15  15492s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:15  15492s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:37:15  15492s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:15  15492s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:37:15  15492s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:37:15  15492s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:37:15  15492s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:15  15492s] #
[05/29 07:37:15  15492s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4563.43 (MB), peak = 5151.63 (MB)
[05/29 07:37:15  15492s] #start 23th fixing drc iteration ...
[05/29 07:37:32  15509s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:37:32  15509s] #   number of violations = 49
[05/29 07:37:32  15509s] #
[05/29 07:37:32  15509s] #  By Layer and Type:
[05/29 07:37:32  15509s] #
[05/29 07:37:32  15509s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:32  15509s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:37:32  15509s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:32  15509s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:37:32  15509s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:37:32  15509s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:37:32  15509s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:32  15509s] #
[05/29 07:37:32  15509s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4563.21 (MB), peak = 5151.63 (MB)
[05/29 07:37:32  15509s] #start 24th fixing drc iteration ...
[05/29 07:37:53  15530s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:37:53  15530s] #   number of violations = 49
[05/29 07:37:53  15530s] #
[05/29 07:37:53  15530s] #  By Layer and Type:
[05/29 07:37:53  15530s] #
[05/29 07:37:53  15530s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:53  15530s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:37:53  15530s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:53  15530s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:37:53  15530s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:37:53  15530s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:37:53  15530s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:37:53  15530s] #
[05/29 07:37:53  15530s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4563.20 (MB), peak = 5151.63 (MB)
[05/29 07:37:53  15530s] #start 25th fixing drc iteration ...
[05/29 07:38:01  15538s] ### Gcell dirty-map stats: routing = 7.89%
[05/29 07:38:01  15538s] #   number of violations = 49
[05/29 07:38:01  15538s] #
[05/29 07:38:01  15538s] #  By Layer and Type:
[05/29 07:38:01  15538s] #
[05/29 07:38:01  15538s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:01  15538s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:38:01  15538s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:01  15538s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:38:01  15538s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:38:01  15538s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:38:01  15538s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:01  15538s] #
[05/29 07:38:01  15538s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4562.59 (MB), peak = 5151.63 (MB)
[05/29 07:38:01  15538s] #start 26th fixing drc iteration ...
[05/29 07:38:10  15547s] ### Gcell dirty-map stats: routing = 7.96%
[05/29 07:38:10  15547s] #   number of violations = 49
[05/29 07:38:10  15547s] #
[05/29 07:38:10  15547s] #  By Layer and Type:
[05/29 07:38:10  15547s] #
[05/29 07:38:10  15547s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:10  15547s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:38:10  15547s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:10  15547s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:38:10  15547s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:38:10  15547s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:38:10  15547s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:10  15547s] #
[05/29 07:38:10  15547s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4562.41 (MB), peak = 5151.63 (MB)
[05/29 07:38:10  15547s] #start 27th fixing drc iteration ...
[05/29 07:38:22  15559s] ### Gcell dirty-map stats: routing = 8.04%
[05/29 07:38:22  15559s] #   number of violations = 49
[05/29 07:38:22  15559s] #
[05/29 07:38:22  15559s] #  By Layer and Type:
[05/29 07:38:22  15559s] #
[05/29 07:38:22  15559s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:22  15559s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:38:22  15559s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:22  15559s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:38:22  15559s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:38:22  15559s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:38:22  15559s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:22  15559s] #
[05/29 07:38:22  15559s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4562.50 (MB), peak = 5151.63 (MB)
[05/29 07:38:22  15559s] #start 28th fixing drc iteration ...
[05/29 07:38:36  15573s] ### Gcell dirty-map stats: routing = 8.05%
[05/29 07:38:36  15573s] #   number of violations = 49
[05/29 07:38:36  15573s] #
[05/29 07:38:36  15573s] #  By Layer and Type:
[05/29 07:38:36  15573s] #
[05/29 07:38:36  15573s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:36  15573s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:38:36  15573s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:36  15573s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:38:36  15573s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:38:36  15573s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:38:36  15573s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:36  15573s] #
[05/29 07:38:36  15573s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4561.69 (MB), peak = 5151.63 (MB)
[05/29 07:38:36  15573s] #start 29th fixing drc iteration ...
[05/29 07:38:53  15590s] ### Gcell dirty-map stats: routing = 8.05%
[05/29 07:38:53  15590s] #   number of violations = 49
[05/29 07:38:53  15590s] #
[05/29 07:38:53  15590s] #  By Layer and Type:
[05/29 07:38:53  15590s] #
[05/29 07:38:53  15590s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:53  15590s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:38:53  15590s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:53  15590s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:38:53  15590s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:38:53  15590s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:38:53  15590s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:38:53  15590s] #
[05/29 07:38:53  15590s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4561.75 (MB), peak = 5151.63 (MB)
[05/29 07:38:53  15590s] #start 30th fixing drc iteration ...
[05/29 07:39:14  15611s] ### Gcell dirty-map stats: routing = 8.15%
[05/29 07:39:14  15611s] #   number of violations = 49
[05/29 07:39:14  15611s] #
[05/29 07:39:14  15611s] #  By Layer and Type:
[05/29 07:39:14  15611s] #
[05/29 07:39:14  15611s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:39:14  15611s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 07:39:14  15611s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:39:14  15611s] #  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
[05/29 07:39:14  15611s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 07:39:14  15611s] #  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
[05/29 07:39:14  15611s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 07:39:14  15611s] #
[05/29 07:39:14  15611s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4562.04 (MB), peak = 5151.63 (MB)
[05/29 07:39:14  15611s] #Complete Detail Routing.
[05/29 07:39:14  15611s] #Total wire length = 12861 um.
[05/29 07:39:14  15611s] #Total half perimeter of net bounding box = 11733 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER M1 = 59 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER M2 = 1647 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER C1 = 3024 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER C2 = 4002 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER C3 = 2671 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER C4 = 1436 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER C5 = 22 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER JA = 0 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER QA = 0 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER QB = 0 um.
[05/29 07:39:14  15611s] #Total wire length on LAYER LB = 0 um.
[05/29 07:39:14  15611s] #Total number of vias = 21670
[05/29 07:39:14  15611s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 07:39:14  15611s] #Total number of single cut vias = 16847 ( 77.7%)
[05/29 07:39:14  15611s] #Up-Via Summary (total 21670):
[05/29 07:39:14  15611s] #                   single-cut          multi-cut      Total
[05/29 07:39:14  15611s] #-----------------------------------------------------------
[05/29 07:39:14  15611s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/29 07:39:14  15611s] # M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
[05/29 07:39:14  15611s] # C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
[05/29 07:39:14  15611s] # C2              2766 ( 76.5%)       850 ( 23.5%)       3616
[05/29 07:39:14  15611s] # C3               611 ( 69.7%)       266 ( 30.3%)        877
[05/29 07:39:14  15611s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/29 07:39:14  15611s] #-----------------------------------------------------------
[05/29 07:39:14  15611s] #                16847 ( 77.7%)      4823 ( 22.3%)      21670 
[05/29 07:39:14  15611s] #
[05/29 07:39:14  15611s] #Total number of DRC violations = 49
[05/29 07:39:14  15611s] ### Time Record (Detail Routing) is uninstalled.
[05/29 07:39:14  15611s] #Cpu time = 00:06:15
[05/29 07:39:14  15611s] #Elapsed time = 00:06:13
[05/29 07:39:14  15611s] #Increased memory = 16.24 (MB)
[05/29 07:39:14  15611s] #Total memory = 4559.71 (MB)
[05/29 07:39:14  15611s] #Peak memory = 5151.63 (MB)
[05/29 07:39:14  15611s] ### detail_route design signature (665): route=1902470347 flt_obj=0 vio=357862979 shield_wire=1
[05/29 07:39:14  15611s] ### Time Record (DB Export) is installed.
[05/29 07:39:14  15611s] ### export design design signature (666): route=1902470347 fixed_route=1294941503 flt_obj=0 vio=357862979 swire=282492057 shield_wire=1 net_attr=1408877100 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1128318800 inst_orient=1063745696 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:39:14  15612s] ### Time Record (DB Export) is uninstalled.
[05/29 07:39:14  15612s] ### Time Record (Post Callback) is installed.
[05/29 07:39:14  15612s] ### Time Record (Post Callback) is uninstalled.
[05/29 07:39:14  15612s] #
[05/29 07:39:14  15612s] #detailRoute statistics:
[05/29 07:39:14  15612s] #Cpu time = 00:06:15
[05/29 07:39:14  15612s] #Elapsed time = 00:06:14
[05/29 07:39:14  15612s] #Increased memory = -1.32 (MB)
[05/29 07:39:14  15612s] #Total memory = 4547.20 (MB)
[05/29 07:39:14  15612s] #Peak memory = 5151.63 (MB)
[05/29 07:39:14  15612s] #Number of warnings = 34
[05/29 07:39:14  15612s] #Total number of warnings = 601
[05/29 07:39:14  15612s] #Number of fails = 0
[05/29 07:39:14  15612s] #Total number of fails = 0
[05/29 07:39:14  15612s] #Complete detailRoute on Thu May 29 07:39:14 2025
[05/29 07:39:14  15612s] #
[05/29 07:39:14  15612s] ### import design signature (667): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/29 07:39:14  15612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:39:14  15612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:39:14  15612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:39:14  15612s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:39:14  15612s] ### Time Record (detailRoute) is uninstalled.
[05/29 07:39:14  15612s] #% End detailRoute (date=05/29 07:39:14, total cpu=0:06:15, real=0:06:14, peak res=4891.6M, current mem=4546.6M)
[05/29 07:39:14  15612s] ### Time Record (ecoRoute) is uninstalled.
[05/29 07:39:14  15612s] #
[05/29 07:39:14  15612s] #  Scalability Statistics
[05/29 07:39:14  15612s] #
[05/29 07:39:14  15612s] #-------------------------+---------+-------------+------------+
[05/29 07:39:14  15612s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/29 07:39:14  15612s] #-------------------------+---------+-------------+------------+
[05/29 07:39:14  15612s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/29 07:39:14  15612s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/29 07:39:14  15612s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/29 07:39:14  15612s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/29 07:39:14  15612s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/29 07:39:14  15612s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/29 07:39:14  15612s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/29 07:39:14  15612s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/29 07:39:14  15612s] #  Detail Routing         | 00:06:13|     00:06:12|         1.0|
[05/29 07:39:14  15612s] #  Entire Command         | 00:06:15|     00:06:14|         1.0|
[05/29 07:39:14  15612s] #-------------------------+---------+-------------+------------+
[05/29 07:39:14  15612s] #
[05/29 07:39:19  15613s] <CMD> verify_drc
[05/29 07:39:19  15613s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 07:39:19  15613s]  *** Starting Verify DRC (MEM: 5144.1) ***
[05/29 07:39:19  15613s] 
[05/29 07:39:19  15613s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:39:19  15613s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:39:19  15613s]   VERIFY DRC ...... Starting Verification
[05/29 07:39:19  15613s]   VERIFY DRC ...... Initializing
[05/29 07:39:19  15613s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 07:39:19  15613s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 07:39:19  15613s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 07:39:19  15613s]   VERIFY DRC ...... Using new threading
[05/29 07:39:19  15613s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 07:39:19  15613s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:39:19  15613s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 07:39:20  15613s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 07:39:20  15613s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 07:39:20  15613s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 07:39:20  15613s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 07:39:20  15613s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 07:39:20  15613s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 07:39:20  15614s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 07:39:20  15614s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 07:39:20  15614s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 07:39:20  15614s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 07:39:21  15614s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 07:39:21  15614s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 07:39:21  15614s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 07:39:21  15614s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 07:39:21  15615s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 07:39:22  15615s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 07:39:22  15615s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 07:39:22  15615s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 07:39:22  15615s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 07:39:22  15615s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 07:39:22  15615s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 07:39:22  15615s]   VERIFY DRC ...... Using new threading
[05/29 07:39:22  15615s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 07:39:22  15615s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:39:22  15615s] 
[05/29 07:39:22  15615s]   Verification Complete : 35 Viols.
[05/29 07:39:22  15615s] 
[05/29 07:39:22  15615s]  Violation Summary By Layer and Type:
[05/29 07:39:22  15615s] 
[05/29 07:39:22  15615s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 07:39:22  15615s] 	M1           23        5        2        0        1        0       31
[05/29 07:39:22  15615s] 	V1            0        0        0        2        0        1        3
[05/29 07:39:22  15615s] 	M2            0        1        0        0        0        0        1
[05/29 07:39:22  15615s] 	Totals       23        6        2        2        1        1       35
[05/29 07:39:22  15615s] 
[05/29 07:39:22  15615s]  *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 07:39:22  15615s] 
[05/29 07:39:30  15617s] <CMD> setLayerPreference violation -isVisible 1
[05/29 07:39:30  15617s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:40:42  15633s] <CMD> zoomBox 62.72 51.56 63.72 53.1
[05/29 07:40:48  15635s] <CMD> zoomBox 67.128 46.16 68.128 47.7
[05/29 07:40:49  15635s] <CMD> zoomBox 62.72 51.56 63.72 53.1
[05/29 07:40:51  15635s] <CMD> zoomBox 62.72 51.56 63.72 53.1
[05/29 07:41:02  15637s] <CMD> zoomBox 58.08 45.62 59.08 47.16
[05/29 07:42:31  15655s] <CMD> zoomBox 53.64100 43.02600 59.97400 48.67700
[05/29 07:42:31  15656s] <CMD> zoomBox 52.65200 42.39600 60.10300 49.04500
[05/29 07:42:33  15656s] <CMD> zoomBox 49.81600 40.87800 61.94900 51.70500
[05/29 07:42:33  15656s] <CMD> zoomBox 43.49000 37.53500 66.73300 58.27600
[05/29 07:42:33  15656s] <CMD> zoomBox 31.37000 31.13000 75.89800 70.86400
[05/29 07:42:34  15656s] <CMD> zoomBox 15.43700 22.71000 87.94600 87.41300
[05/29 07:42:34  15656s] <CMD> zoomBox -0.71000 15.39400 99.64900 104.94900
[05/29 07:42:34  15657s] <CMD> zoomBox -23.15800 5.09500 115.74800 129.04700
[05/29 07:42:35  15657s] <CMD> pan 0.18000 3.03000
[05/29 07:42:36  15657s] <CMD> zoomBox -12.03300 -13.72300 106.03700 91.63600
[05/29 07:42:36  15657s] <CMD> zoomBox -2.68400 -8.30300 97.67600 81.25300
[05/29 07:42:48  15660s] <CMD> uiSetTool ruler
[05/29 07:43:51  15678s] <CMD> zoomBox -32.52800 -17.29100 106.37900 106.66200
[05/29 07:43:51  15678s] <CMD> zoomBox -51.03700 -20.90900 112.38500 124.92000
[05/29 07:43:53  15679s] <CMD> zoomBox -73.74200 -24.35100 118.51900 147.21300
[05/29 07:43:53  15679s] <CMD> pan 20.19900 50.13900
[05/29 07:45:00  15692s]  *** Starting Verify Geometry (MEM: 5416.2) ***
[05/29 07:45:00  15692s] 
[05/29 07:45:00  15692s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[05/29 07:45:00  15692s] **ERROR: (IMPVFG-250):	This design uses metal and cut layer DRC rules for a process node of 20nm and below that are not supported by verifyGeometry. You should use verify_drc to check those layers DRC rules for 20nm and below or use verifyGeometry -skip_verify_drc_checks to check implant and diffusion layer DRC rules.
verifyGeometry is not completed.
[05/29 07:45:00  15692s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:45:27  15698s] <CMD> verify_connectivity
[05/29 07:45:27  15698s] VERIFY_CONNECTIVITY use new engine.
[05/29 07:45:27  15698s] 
[05/29 07:45:27  15698s] ******** Start: VERIFY CONNECTIVITY ********
[05/29 07:45:27  15698s] Start Time: Thu May 29 07:45:27 2025
[05/29 07:45:27  15698s] 
[05/29 07:45:27  15698s] Design Name: TOP
[05/29 07:45:27  15698s] Database Units: 1000
[05/29 07:45:27  15698s] Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
[05/29 07:45:27  15698s] Error Limit = 1000; Warning Limit = 50
[05/29 07:45:27  15698s] Check all nets
[05/29 07:45:27  15698s] Net FE_PHN1850_PKT_LD: has regular routing with opens.
[05/29 07:45:27  15698s] Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
[05/29 07:45:27  15698s] Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.
[05/29 07:45:27  15698s] 
[05/29 07:45:27  15698s] Begin Summary 
[05/29 07:45:27  15698s]     3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/29 07:45:27  15698s]     3 total info(s) created.
[05/29 07:45:27  15698s] End Summary
[05/29 07:45:27  15698s] 
[05/29 07:45:27  15698s] End Time: Thu May 29 07:45:27 2025
[05/29 07:45:27  15698s] Time Elapsed: 0:00:00.0
[05/29 07:45:27  15698s] 
[05/29 07:45:27  15698s] ******** End: VERIFY CONNECTIVITY ********
[05/29 07:45:27  15698s]   Verification Complete : 3 Viols.  0 Wrngs.
[05/29 07:45:27  15698s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[05/29 07:45:27  15698s] 
[05/29 07:45:27  15698s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:45:45  15702s] <CMD> timeDesign -postRoute -setup
[05/29 07:45:45  15702s] *** timeDesign #11 [begin] () : totSession cpu/real = 4:21:43.1/15:13:56.3 (0.3), mem = 5416.2M
[05/29 07:45:45  15702s] 
[05/29 07:45:45  15702s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/29 07:45:45  15702s]  Reset EOS DB
[05/29 07:45:45  15702s] Ignoring AAE DB Resetting ...
[05/29 07:45:45  15702s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 07:45:45  15702s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/29 07:45:45  15702s] #To increase the message display limit, refer to the product command reference manual.
[05/29 07:45:46  15702s] ### Net info: total nets: 3480
[05/29 07:45:46  15702s] ### Net info: dirty nets: 0
[05/29 07:45:46  15702s] ### Net info: marked as disconnected nets: 0
[05/29 07:45:46  15702s] ### Net info: fully routed nets: 3478
[05/29 07:45:46  15702s] ### Net info: trivial (< 2 pins) nets: 2
[05/29 07:45:46  15702s] ### Net info: unrouted nets: 0
[05/29 07:45:46  15702s] ### Net info: re-extraction nets: 0
[05/29 07:45:46  15702s] ### Net info: ignored nets: 0
[05/29 07:45:46  15702s] ### Net info: skip routing nets: 0
[05/29 07:45:46  15702s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:46  15702s] ### import design signature (668): route=259009574 fixed_route=259009574 flt_obj=0 vio=1096810228 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:45:46  15702s] #Extract in post route mode
[05/29 07:45:46  15702s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/29 07:45:46  15702s] #Fast data preparation for tQuantus.
[05/29 07:45:46  15702s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:46  15702s] #Start routing data preparation on Thu May 29 07:45:46 2025
[05/29 07:45:46  15702s] #
[05/29 07:45:46  15702s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:46  15702s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:46  15702s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/29 07:45:46  15702s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/29 07:45:46  15702s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:45:46  15702s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:45:46  15702s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:45:46  15702s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:45:46  15702s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 07:45:46  15702s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/29 07:45:46  15702s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:45:46  15702s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 07:45:46  15702s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/29 07:45:46  15702s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/29 07:45:46  15702s] #Regenerating Ggrids automatically.
[05/29 07:45:46  15702s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 07:45:46  15702s] #Using automatically generated G-grids.
[05/29 07:45:46  15702s] #Done routing data preparation.
[05/29 07:45:46  15702s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4546.02 (MB), peak = 5151.63 (MB)
[05/29 07:45:46  15702s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:46  15702s] #Start routing data preparation on Thu May 29 07:45:46 2025
[05/29 07:45:46  15702s] #
[05/29 07:45:46  15702s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:46  15702s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:46  15702s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 07:45:46  15702s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 07:45:46  15702s] #pin_access_rlayer=3(C1)
[05/29 07:45:46  15702s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 07:45:46  15702s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 07:45:46  15702s] #enable_dpt_layer_shield=F
[05/29 07:45:46  15702s] #has_line_end_grid=F
[05/29 07:45:46  15702s] #Regenerating Ggrids automatically.
[05/29 07:45:46  15702s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 07:45:46  15702s] #Using automatically generated G-grids.
[05/29 07:45:47  15704s] #Done routing data preparation.
[05/29 07:45:47  15704s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4554.35 (MB), peak = 5151.63 (MB)
[05/29 07:45:47  15704s] #
[05/29 07:45:47  15704s] #Start tQuantus RC extraction...
[05/29 07:45:47  15704s] #Start building rc corner(s)...
[05/29 07:45:47  15704s] #Number of RC Corner = 2
[05/29 07:45:47  15704s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/29 07:45:47  15704s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/29 07:45:48  15704s] #(i=11, n=11 2000)
[05/29 07:45:48  15704s] #M1 -> M1 (1)
[05/29 07:45:48  15704s] #M2 -> M2 (2)
[05/29 07:45:48  15704s] #C1 -> C1 (3)
[05/29 07:45:48  15704s] #C2 -> C2 (4)
[05/29 07:45:48  15704s] #C3 -> C3 (5)
[05/29 07:45:48  15704s] #C4 -> C4 (6)
[05/29 07:45:48  15704s] #C5 -> C5 (7)
[05/29 07:45:48  15704s] #JA -> JA (8)
[05/29 07:45:48  15704s] #QA -> QA (9)
[05/29 07:45:48  15704s] #QB -> QB (10)
[05/29 07:45:48  15704s] #LB -> LB (11)
[05/29 07:45:49  15705s] #SADV-On
[05/29 07:45:49  15705s] # Corner(s) : 
[05/29 07:45:49  15705s] #rc_fast [25.00] 
[05/29 07:45:49  15705s] #rc_slow [25.00]
[05/29 07:45:51  15706s] # Corner id: 0
[05/29 07:45:51  15706s] # Layout Scale: 1.000000
[05/29 07:45:51  15706s] # Has Metal Fill model: yes
[05/29 07:45:51  15706s] # Temperature was set
[05/29 07:45:51  15706s] # Temperature : 25.000000
[05/29 07:45:51  15706s] # Ref. Temp   : 25.000000
[05/29 07:45:51  15706s] # Corner id: 1
[05/29 07:45:51  15706s] # Layout Scale: 1.000000
[05/29 07:45:51  15706s] # Has Metal Fill model: yes
[05/29 07:45:51  15706s] # Temperature was set
[05/29 07:45:51  15706s] # Temperature : 25.000000
[05/29 07:45:51  15706s] # Ref. Temp   : 25.000000
[05/29 07:45:51  15706s] #total pattern=286 [22, 2124]
[05/29 07:45:51  15706s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/29 07:45:51  15706s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/29 07:45:51  15706s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/29 07:45:51  15706s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/29 07:45:51  15706s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/29 07:45:51  15706s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/29 07:45:51  15706s] #number model r/c [2,2] [22,2124] read
[05/29 07:45:52  15707s] #0 rcmodel(s) requires rebuild
[05/29 07:45:52  15707s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4564.54 (MB), peak = 5151.63 (MB)
[05/29 07:45:52  15707s] #Finish check_net_pin_list step Enter extract
[05/29 07:45:52  15707s] #Start init net ripin tree building
[05/29 07:45:52  15707s] #Finish init net ripin tree building
[05/29 07:45:52  15707s] #Cpu time = 00:00:00
[05/29 07:45:52  15707s] #Elapsed time = 00:00:00
[05/29 07:45:52  15707s] #Increased memory = 0.00 (MB)
[05/29 07:45:52  15707s] #Total memory = 4564.54 (MB)
[05/29 07:45:52  15707s] #Peak memory = 5151.63 (MB)
[05/29 07:45:52  15707s] #begin processing metal fill model file
[05/29 07:45:52  15707s] #end processing metal fill model file
[05/29 07:45:52  15707s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:52  15707s] #Length limit = 200 pitches
[05/29 07:45:52  15707s] #opt mode = 2
[05/29 07:45:52  15707s] #Finish check_net_pin_list step Fix net pin list
[05/29 07:45:52  15707s] #Start generate extraction boxes.
[05/29 07:45:52  15707s] #
[05/29 07:45:52  15707s] #Extract using 30 x 30 Hboxes
[05/29 07:45:52  15707s] #4x4 initial hboxes
[05/29 07:45:52  15707s] #Use area based hbox pruning.
[05/29 07:45:52  15707s] #0/0 hboxes pruned.
[05/29 07:45:52  15707s] #Complete generating extraction boxes.
[05/29 07:45:52  15707s] #Start step Extraction
[05/29 07:45:52  15707s] #Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/29 07:45:52  15707s] #Process 0 special clock nets for rc extraction
[05/29 07:45:52  15707s] #Total 3478 nets were built. 3 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/29 07:45:53  15708s] #Run Statistics for Extraction:
[05/29 07:45:53  15708s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[05/29 07:45:53  15708s] #   Increased memory =    13.50 (MB), total memory =  4578.06 (MB), peak memory =  5151.63 (MB)
[05/29 07:45:53  15708s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d
[05/29 07:45:54  15708s] #Finish registering nets and terms for rcdb.
[05/29 07:45:54  15708s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4570.11 (MB), peak = 5151.63 (MB)
[05/29 07:45:54  15708s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:54  15708s] #RC Statistics: 9920 Res, 4470 Ground Cap, 15 XCap (Edge to Edge)
[05/29 07:45:54  15708s] #RC V/H edge ratio: 0.16, Avg V/H Edge Length: 967.62 (3344), Avg L-Edge Length: 3221.69 (5350)
[05/29 07:45:54  15708s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d.
[05/29 07:45:54  15708s] #Start writing RC data.
[05/29 07:45:54  15709s] #Finish writing RC data
[05/29 07:45:54  15709s] #Finish writing rcdb with 13417 nodes, 9939 edges, and 34 xcaps
[05/29 07:45:54  15709s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4565.90 (MB), peak = 5151.63 (MB)
[05/29 07:45:54  15709s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d' ...
[05/29 07:45:54  15709s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d' for reading (mem: 5181.191M)
[05/29 07:45:54  15709s] Reading RCDB with compressed RC data.
[05/29 07:45:54  15709s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d' for content verification (mem: 5181.191M)
[05/29 07:45:54  15709s] Reading RCDB with compressed RC data.
[05/29 07:45:54  15709s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d': 0 access done (mem: 5181.191M)
[05/29 07:45:54  15709s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d': 0 access done (mem: 5181.191M)
[05/29 07:45:54  15709s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5181.191M)
[05/29 07:45:54  15709s] Following multi-corner parasitics specified:
[05/29 07:45:54  15709s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d (rcdb)
[05/29 07:45:54  15709s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d' for reading (mem: 5181.191M)
[05/29 07:45:54  15709s] Reading RCDB with compressed RC data.
[05/29 07:45:54  15709s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d specified
[05/29 07:45:54  15709s] Cell TOP, hinst 
[05/29 07:45:54  15709s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d) for hinst (top) of cell (TOP);
[05/29 07:45:54  15709s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d': 0 access done (mem: 5181.191M)
[05/29 07:45:54  15709s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5181.191M)
[05/29 07:45:54  15709s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d' for reading (mem: 5181.191M)
[05/29 07:45:54  15709s] Reading RCDB with compressed RC data.
[05/29 07:45:55  15709s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d': 0 access done (mem: 5181.195M)
[05/29 07:45:55  15709s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=5181.195M)
[05/29 07:45:55  15709s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5181.195M)
[05/29 07:45:55  15709s] #
[05/29 07:45:55  15709s] #Restore RCDB.
[05/29 07:45:55  15709s] #
[05/29 07:45:55  15709s] #Complete tQuantus RC extraction.
[05/29 07:45:55  15709s] #Cpu time = 00:00:06
[05/29 07:45:55  15709s] #Elapsed time = 00:00:07
[05/29 07:45:55  15709s] #Increased memory = 12.27 (MB)
[05/29 07:45:55  15709s] #Total memory = 4566.62 (MB)
[05/29 07:45:55  15709s] #Peak memory = 5151.63 (MB)
[05/29 07:45:55  15709s] #
[05/29 07:45:55  15709s] #3 inserted nodes are removed
[05/29 07:45:55  15709s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/29 07:45:55  15709s] ### export design design signature (670): route=1125742028 fixed_route=1125742028 flt_obj=0 vio=1096810228 swire=282492057 shield_wire=1 net_attr=1884626234 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=501798959 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 07:45:55  15709s] ### import design signature (671): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/29 07:45:55  15710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:55  15710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:55  15710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:55  15710s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:45:55  15710s] #Start Design Signature (0)
[05/29 07:45:55  15710s] #Finish Inst Signature in MT(62675715)
[05/29 07:45:55  15710s] #Finish Net Signature in MT(116657102)
[05/29 07:45:55  15710s] #Finish SNet Signature in MT (168848311)
[05/29 07:45:55  15710s] #Run time and memory report for RC extraction:
[05/29 07:45:55  15710s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/29 07:45:55  15710s] #Run Statistics for snet signature:
[05/29 07:45:55  15710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:45:55  15710s] #   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
[05/29 07:45:55  15710s] #Run Statistics for Net Final Signature:
[05/29 07:45:55  15710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:45:55  15710s] #   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
[05/29 07:45:55  15710s] #Run Statistics for Net launch:
[05/29 07:45:55  15710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:45:55  15710s] #   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
[05/29 07:45:55  15710s] #Run Statistics for Net init_dbsNet_slist:
[05/29 07:45:55  15710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:45:55  15710s] #   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
[05/29 07:45:55  15710s] #Run Statistics for net signature:
[05/29 07:45:55  15710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:45:55  15710s] #   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
[05/29 07:45:55  15710s] #Run Statistics for inst signature:
[05/29 07:45:55  15710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:45:55  15710s] #   Increased memory =    -0.03 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
[05/29 07:45:55  15710s] Starting delay calculation for Setup views
[05/29 07:45:56  15711s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/29 07:45:56  15711s] AAE_INFO: resetNetProps viewIdx 0 
[05/29 07:45:56  15711s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 07:46:00  15712s] #################################################################################
[05/29 07:46:00  15712s] # Design Stage: PostRoute
[05/29 07:46:00  15712s] # Design Name: TOP
[05/29 07:46:00  15712s] # Design Mode: 22nm
[05/29 07:46:00  15712s] # Analysis Mode: MMMC OCV 
[05/29 07:46:00  15712s] # Parasitics Mode: SPEF/RCDB 
[05/29 07:46:00  15712s] # Signoff Settings: SI On 
[05/29 07:46:00  15712s] #################################################################################
[05/29 07:46:01  15712s] AAE_INFO: 1 threads acquired from CTE.
[05/29 07:46:01  15712s] Setting infinite Tws ...
[05/29 07:46:01  15712s] First Iteration Infinite Tw... 
[05/29 07:46:01  15712s] Calculate early delays in OCV mode...
[05/29 07:46:01  15712s] Calculate late delays in OCV mode...
[05/29 07:46:01  15712s] Topological Sorting (REAL = 0:00:00.0, MEM = 5187.4M, InitMEM = 5187.4M)
[05/29 07:46:01  15712s] Start delay calculation (fullDC) (1 T). (MEM=4036.17)
[05/29 07:46:01  15712s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/29 07:46:01  15713s] End AAE Lib Interpolated Model. (MEM=5187.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 07:46:01  15713s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d' for reading (mem: 5187.359M)
[05/29 07:46:01  15713s] Reading RCDB with compressed RC data.
[05/29 07:46:01  15713s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5187.4M)
[05/29 07:46:02  15713s] Total number of fetched objects 3478
[05/29 07:46:02  15713s] AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
[05/29 07:46:02  15713s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 07:46:02  15713s] End delay calculation. (MEM=4044.58 CPU=0:00:00.7 REAL=0:00:01.0)
[05/29 07:46:02  15713s] End delay calculation (fullDC). (MEM=4044.58 CPU=0:00:00.9 REAL=0:00:01.0)
[05/29 07:46:02  15713s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/29 07:46:02  15713s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 5213.0M) ***
[05/29 07:46:02  15714s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.0M)
[05/29 07:46:02  15714s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 07:46:02  15714s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.0M)
[05/29 07:46:02  15714s] Starting SI iteration 2
[05/29 07:46:02  15714s] Calculate early delays in OCV mode...
[05/29 07:46:02  15714s] Calculate late delays in OCV mode...
[05/29 07:46:02  15714s] Start delay calculation (fullDC) (1 T). (MEM=4050.66)
[05/29 07:46:02  15714s] End AAE Lib Interpolated Model. (MEM=5164.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 07:46:02  15714s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/29 07:46:02  15714s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3478. 
[05/29 07:46:02  15714s] Total number of fetched objects 3478
[05/29 07:46:02  15714s] AAE_INFO-618: Total number of nets in the design is 3480,  0.0 percent of the nets selected for SI analysis
[05/29 07:46:02  15714s] End delay calculation. (MEM=4052.7 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 07:46:02  15714s] End delay calculation (fullDC). (MEM=4052.7 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 07:46:02  15714s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5214.3M) ***
[05/29 07:46:03  15714s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:08.0 totSessionCpu=4:21:56 mem=5222.3M)
[05/29 07:46:03  15715s] Effort level <high> specified for reg2reg path_group
[05/29 07:46:03  15715s] Cell TOP LLGs are deleted
[05/29 07:46:03  15715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:03  15715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:03  15715s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5166.3M, EPOCH TIME: 1748519163.487492
[05/29 07:46:03  15715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:03  15715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:03  15715s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5166.3M, EPOCH TIME: 1748519163.488348
[05/29 07:46:03  15715s] Max number of tech site patterns supported in site array is 256.
[05/29 07:46:03  15715s] Core basic site is GF22_DST
[05/29 07:46:03  15715s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 07:46:03  15715s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 07:46:03  15715s] Fast DP-INIT is on for default
[05/29 07:46:03  15715s] Atter site array init, number of instance map data is 0.
[05/29 07:46:03  15715s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.274, MEM:5166.3M, EPOCH TIME: 1748519163.761911
[05/29 07:46:03  15715s] 
[05/29 07:46:03  15715s] 
[05/29 07:46:03  15715s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 07:46:03  15715s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.277, MEM:5166.3M, EPOCH TIME: 1748519163.764646
[05/29 07:46:03  15715s] Cell TOP LLGs are deleted
[05/29 07:46:03  15715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:03  15715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:04  15715s] ** INFO: Initializing Glitch Interface
[05/29 07:46:05  15715s] ** INFO: Initializing Glitch Interface
[05/29 07:46:06  15716s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------

[05/29 07:46:06  15716s] Reported timing to dir ./timingReports
[05/29 07:46:06  15716s] Total CPU time: 14.02 sec
[05/29 07:46:06  15716s] Total Real time: 21.0 sec
[05/29 07:46:06  15716s] Total Memory Usage: 5180.636719 Mbytes
[05/29 07:46:06  15716s] Reset AAE Options
[05/29 07:46:06  15716s] Info: pop threads available for lower-level modules during optimization.
[05/29 07:46:06  15716s] *** timeDesign #11 [finish] () : cpu/real = 0:00:14.0/0:00:20.7 (0.7), totSession cpu/real = 4:21:57.1/15:14:17.0 (0.3), mem = 5180.6M
[05/29 07:46:06  15716s] 
[05/29 07:46:06  15716s] =============================================================================================
[05/29 07:46:06  15716s]  Final TAT Report : timeDesign #11                                              23.10-p003_1
[05/29 07:46:06  15716s] =============================================================================================
[05/29 07:46:06  15716s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 07:46:06  15716s] ---------------------------------------------------------------------------------------------
[05/29 07:46:06  15716s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 07:46:06  15716s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.6 % )     0:00:03.0 /  0:00:00.9    0.3
[05/29 07:46:06  15716s] [ DrvReport              ]      1   0:00:02.3  (  11.2 % )     0:00:02.3 /  0:00:00.2    0.1
[05/29 07:46:06  15716s] [ ExtractRC              ]      1   0:00:09.6  (  46.5 % )     0:00:09.6 /  0:00:08.0    0.8
[05/29 07:46:06  15716s] [ UpdateTimingGraph      ]      2   0:00:06.2  (  29.7 % )     0:00:07.7 /  0:00:05.0    0.6
[05/29 07:46:06  15716s] [ FullDelayCalc          ]      2   0:00:01.4  (   6.6 % )     0:00:01.4 /  0:00:01.2    0.9
[05/29 07:46:06  15716s] [ TimingUpdate           ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/29 07:46:06  15716s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/29 07:46:06  15716s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 07:46:06  15716s] [ MISC                   ]          0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.3    0.6
[05/29 07:46:06  15716s] ---------------------------------------------------------------------------------------------
[05/29 07:46:06  15716s]  timeDesign #11 TOTAL               0:00:20.7  ( 100.0 % )     0:00:20.7 /  0:00:14.0    0.7
[05/29 07:46:06  15716s] ---------------------------------------------------------------------------------------------
[05/29 07:46:06  15716s] 
[05/29 07:46:13  15717s] <CMD> timeDesign -postRoute -hold
[05/29 07:46:13  15717s] *** timeDesign #12 [begin] () : totSession cpu/real = 4:21:58.4/15:14:23.7 (0.3), mem = 5180.6M
[05/29 07:46:13  15717s] 
[05/29 07:46:13  15717s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[05/29 07:46:13  15717s]  Reset EOS DB
[05/29 07:46:13  15717s] Ignoring AAE DB Resetting ...
[05/29 07:46:13  15717s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d': 3477 access done (mem: 5180.637M)
[05/29 07:46:13  15717s] tQuantus: Use design signature to decide re-extraction is ON
[05/29 07:46:13  15717s] #Start Design Signature (0)
[05/29 07:46:13  15717s] #Finish Inst Signature in MT(62675715)
[05/29 07:46:13  15717s] #Finish Net Signature in MT(116657102)
[05/29 07:46:13  15717s] #Finish SNet Signature in MT (168848311)
[05/29 07:46:13  15717s] #Run time and memory report for RC extraction:
[05/29 07:46:13  15717s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/29 07:46:13  15717s] #Run Statistics for snet signature:
[05/29 07:46:13  15717s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:46:13  15717s] #   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
[05/29 07:46:13  15717s] #Run Statistics for Net Final Signature:
[05/29 07:46:13  15717s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:46:13  15717s] #   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
[05/29 07:46:13  15717s] #Run Statistics for Net launch:
[05/29 07:46:13  15717s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:46:13  15717s] #   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
[05/29 07:46:13  15717s] #Run Statistics for Net init_dbsNet_slist:
[05/29 07:46:13  15717s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:46:13  15717s] #   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
[05/29 07:46:13  15717s] #Run Statistics for net signature:
[05/29 07:46:13  15717s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:46:13  15717s] #   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
[05/29 07:46:13  15717s] #Run Statistics for inst signature:
[05/29 07:46:13  15717s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/29 07:46:13  15717s] #   Increased memory =    -4.10 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
[05/29 07:46:13  15717s] tQuantus: Original signature = 168848311, new signature = 168848311
[05/29 07:46:13  15717s] tQuantus: Design is clean by design signature
[05/29 07:46:13  15717s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d' for reading (mem: 5178.637M)
[05/29 07:46:13  15717s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d': 0 access done (mem: 5178.637M)
[05/29 07:46:13  15717s] The design is extracted. Skipping TQuantus.
[05/29 07:46:13  15717s] Effort level <high> specified for reg2reg path_group
[05/29 07:46:13  15717s] Cell TOP LLGs are deleted
[05/29 07:46:13  15717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:13  15717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:13  15717s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5157.4M, EPOCH TIME: 1748519173.778498
[05/29 07:46:13  15717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:13  15717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:13  15717s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5157.4M, EPOCH TIME: 1748519173.779019
[05/29 07:46:13  15717s] Max number of tech site patterns supported in site array is 256.
[05/29 07:46:13  15717s] Core basic site is GF22_DST
[05/29 07:46:13  15718s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 07:46:13  15718s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 07:46:13  15718s] Fast DP-INIT is on for default
[05/29 07:46:14  15718s] Atter site array init, number of instance map data is 0.
[05/29 07:46:14  15718s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.260, REAL:0.258, MEM:5157.4M, EPOCH TIME: 1748519174.037357
[05/29 07:46:14  15718s] 
[05/29 07:46:14  15718s] 
[05/29 07:46:14  15718s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 07:46:14  15718s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.262, MEM:5157.4M, EPOCH TIME: 1748519174.040011
[05/29 07:46:14  15718s] Cell TOP LLGs are deleted
[05/29 07:46:14  15718s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:14  15718s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 07:46:14  15718s] OPTC: user 20.0
[05/29 07:46:14  15718s] Starting delay calculation for Hold views
[05/29 07:46:14  15718s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/29 07:46:14  15718s] AAE_INFO: resetNetProps viewIdx 1 
[05/29 07:46:14  15718s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 07:46:18  15720s] #################################################################################
[05/29 07:46:18  15720s] # Design Stage: PostRoute
[05/29 07:46:18  15720s] # Design Name: TOP
[05/29 07:46:18  15720s] # Design Mode: 22nm
[05/29 07:46:18  15720s] # Analysis Mode: MMMC OCV 
[05/29 07:46:18  15720s] # Parasitics Mode: SPEF/RCDB 
[05/29 07:46:18  15720s] # Signoff Settings: SI On 
[05/29 07:46:18  15720s] #################################################################################
[05/29 07:46:18  15720s] AAE_INFO: 1 threads acquired from CTE.
[05/29 07:46:18  15720s] Setting infinite Tws ...
[05/29 07:46:18  15720s] First Iteration Infinite Tw... 
[05/29 07:46:18  15720s] Calculate late delays in OCV mode...
[05/29 07:46:18  15720s] Calculate early delays in OCV mode...
[05/29 07:46:18  15720s] Topological Sorting (REAL = 0:00:00.0, MEM = 5172.1M, InitMEM = 5172.1M)
[05/29 07:46:18  15720s] Start delay calculation (fullDC) (1 T). (MEM=4029.86)
[05/29 07:46:18  15720s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/29 07:46:18  15720s] End AAE Lib Interpolated Model. (MEM=5172.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 07:46:18  15720s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d' for reading (mem: 5172.074M)
[05/29 07:46:18  15720s] Reading RCDB with compressed RC data.
[05/29 07:46:18  15720s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5188.1M)
[05/29 07:46:19  15721s] Total number of fetched objects 3478
[05/29 07:46:19  15721s] AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
[05/29 07:46:19  15721s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 07:46:19  15721s] End delay calculation. (MEM=4044.21 CPU=0:00:00.8 REAL=0:00:01.0)
[05/29 07:46:19  15721s] End delay calculation (fullDC). (MEM=4044.21 CPU=0:00:01.1 REAL=0:00:01.0)
[05/29 07:46:19  15721s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
[05/29 07:46:19  15721s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 5213.8M) ***
[05/29 07:46:19  15721s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.8M)
[05/29 07:46:19  15721s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 07:46:19  15721s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.8M)
[05/29 07:46:19  15721s] Starting SI iteration 2
[05/29 07:46:19  15721s] Calculate late delays in OCV mode...
[05/29 07:46:19  15721s] Calculate early delays in OCV mode...
[05/29 07:46:19  15721s] Start delay calculation (fullDC) (1 T). (MEM=4045)
[05/29 07:46:19  15721s] End AAE Lib Interpolated Model. (MEM=5160.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 07:46:19  15721s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5162.9M)
[05/29 07:46:19  15721s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/29 07:46:19  15721s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3478. 
[05/29 07:46:19  15721s] Total number of fetched objects 3478
[05/29 07:46:19  15721s] AAE_INFO-618: Total number of nets in the design is 3480,  0.4 percent of the nets selected for SI analysis
[05/29 07:46:19  15721s] End delay calculation. (MEM=4045.55 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 07:46:19  15721s] End delay calculation (fullDC). (MEM=4045.55 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 07:46:19  15721s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 5213.0M) ***
[05/29 07:46:20  15722s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=4:22:03 mem=5221.0M)
[05/29 07:46:20  15722s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------

[05/29 07:46:20  15722s] Reported timing to dir ./timingReports
[05/29 07:46:20  15722s] Total CPU time: 5.19 sec
[05/29 07:46:20  15722s] Total Real time: 7.0 sec
[05/29 07:46:20  15722s] Total Memory Usage: 5130.304688 Mbytes
[05/29 07:46:20  15722s] Reset AAE Options
[05/29 07:46:20  15722s] *** timeDesign #12 [finish] () : cpu/real = 0:00:05.2/0:00:07.5 (0.7), totSession cpu/real = 4:22:03.6/15:14:31.1 (0.3), mem = 5130.3M
[05/29 07:46:20  15722s] 
[05/29 07:46:20  15722s] =============================================================================================
[05/29 07:46:20  15722s]  Final TAT Report : timeDesign #12                                              23.10-p003_1
[05/29 07:46:20  15722s] =============================================================================================
[05/29 07:46:20  15722s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 07:46:20  15722s] ---------------------------------------------------------------------------------------------
[05/29 07:46:20  15722s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 07:46:20  15722s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.1 % )     0:00:06.5 /  0:00:04.4    0.7
[05/29 07:46:20  15722s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 07:46:20  15722s] [ UpdateTimingGraph      ]      1   0:00:04.6  (  61.3 % )     0:00:06.0 /  0:00:03.9    0.7
[05/29 07:46:20  15722s] [ FullDelayCalc          ]      2   0:00:01.3  (  17.7 % )     0:00:01.3 /  0:00:01.3    1.0
[05/29 07:46:20  15722s] [ TimingUpdate           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/29 07:46:20  15722s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 07:46:20  15722s] [ GenerateReports        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.1    0.8
[05/29 07:46:20  15722s] [ MISC                   ]          0:00:00.9  (  12.1 % )     0:00:00.9 /  0:00:00.7    0.8
[05/29 07:46:20  15722s] ---------------------------------------------------------------------------------------------
[05/29 07:46:20  15722s]  timeDesign #12 TOTAL               0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:05.2    0.7
[05/29 07:46:20  15722s] ---------------------------------------------------------------------------------------------
[05/29 07:46:20  15722s] 
[05/29 07:46:52  15729s] <CMD> zoomBox 54.04200 6.72300 115.67700 61.72300
[05/29 07:46:52  15729s] <CMD> zoomBox 78.30400 13.56200 110.48000 42.27400
[05/29 07:46:53  15729s] <CMD> zoomBox 96.30700 19.82700 106.62400 29.03300
[05/29 07:46:54  15729s] <CMD> zoomBox 98.61600 20.61000 106.07100 27.26200
[05/29 07:46:55  15730s] <CMD> zoomBox 104.25000 22.51800 104.72200 22.93900
[05/29 07:46:56  15730s] <CMD> zoomBox 103.18900 22.05000 105.22900 23.87000
[05/29 07:46:58  15731s] <CMD> zoomBox 1.08600 -7.58600 140.74700 117.04000
[05/29 07:46:58  15731s] <CMD> zoomBox -342.65300 -107.34400 260.33200 430.72800
[05/29 07:46:59  15731s] <CMD> zoomBox -93.79400 -35.12300 173.75400 203.62300
[05/29 07:53:08  15802s] <CMD> deleteFiller
[05/29 07:53:08  15802s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:5134.4M, EPOCH TIME: 1748519588.311644
[05/29 07:53:08  15802s] Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/29 07:53:08  15802s] Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/29 07:53:08  15802s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/29 07:53:08  15802s] Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/29 07:53:08  15802s] Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/29 07:53:08  15802s] Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/29 07:53:08  15802s] Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/29 07:53:08  15802s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/29 07:53:08  15802s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/29 07:53:08  15802s] Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/29 07:53:08  15802s] Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/29 07:53:08  15802s] Deleted 17 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/29 07:53:08  15802s] Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/29 07:53:08  15802s] Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/29 07:53:08  15802s] Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/29 07:53:08  15802s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/29 07:53:08  15802s] Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/29 07:53:08  15802s] Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/29 07:53:08  15802s] Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/29 07:53:08  15802s] Deleted 345 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/29 07:53:08  15802s] Total physical insts deleted = 1959.
[05/29 07:53:08  15802s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.020, REAL:0.025, MEM:5134.4M, EPOCH TIME: 1748519588.336619
[05/29 07:53:13  15803s] invalid command name "check_drc"
[05/29 07:53:16  15803s] <CMD> verify_drc
[05/29 07:53:16  15803s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 07:53:16  15803s]  *** Starting Verify DRC (MEM: 5134.4) ***
[05/29 07:53:16  15803s] 
[05/29 07:53:16  15803s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:53:16  15803s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:53:16  15803s]   VERIFY DRC ...... Starting Verification
[05/29 07:53:16  15803s]   VERIFY DRC ...... Initializing
[05/29 07:53:16  15803s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 07:53:16  15803s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 07:53:16  15803s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 07:53:16  15803s]   VERIFY DRC ...... Using new threading
[05/29 07:53:16  15803s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 07:53:16  15803s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:53:16  15803s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 07:53:16  15804s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 07:53:17  15804s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 07:53:17  15804s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 07:53:17  15805s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 07:53:17  15805s]   VERIFY DRC ...... Using new threading
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 07:53:17  15805s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:53:17  15805s] 
[05/29 07:53:17  15805s]   Verification Complete : 35 Viols.
[05/29 07:53:17  15805s] 
[05/29 07:53:17  15805s]  Violation Summary By Layer and Type:
[05/29 07:53:17  15805s] 
[05/29 07:53:17  15805s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 07:53:17  15805s] 	M1           23        5        2        0        1        0       31
[05/29 07:53:17  15805s] 	V1            0        0        0        2        0        1        3
[05/29 07:53:17  15805s] 	M2            0        1        0        0        0        0        1
[05/29 07:53:17  15805s] 	Totals       23        6        2        2        1        1       35
[05/29 07:53:17  15805s] 
[05/29 07:53:17  15805s]  *** End Verify DRC (CPU TIME: 0:00:01.3  ELAPSED TIME: 0:00:01.0  MEM: 264.1M) ***
[05/29 07:53:17  15805s] 
[05/29 07:53:17  15805s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:53:32  15808s] invalid command name "verify_connectitivity"
[05/29 07:53:37  15809s] <CMD> verify_connectivity
[05/29 07:53:37  15809s] VERIFY_CONNECTIVITY use new engine.
[05/29 07:53:37  15809s] 
[05/29 07:53:37  15809s] ******** Start: VERIFY CONNECTIVITY ********
[05/29 07:53:37  15809s] Start Time: Thu May 29 07:53:37 2025
[05/29 07:53:37  15809s] 
[05/29 07:53:37  15809s] Design Name: TOP
[05/29 07:53:37  15809s] Database Units: 1000
[05/29 07:53:37  15809s] Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
[05/29 07:53:37  15809s] Error Limit = 1000; Warning Limit = 50
[05/29 07:53:37  15809s] Check all nets
[05/29 07:53:37  15809s] Net FE_PHN1850_PKT_LD: has regular routing with opens.
[05/29 07:53:37  15809s] Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
[05/29 07:53:37  15809s] Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.
[05/29 07:53:38  15809s] 
[05/29 07:53:38  15809s] Begin Summary 
[05/29 07:53:38  15809s]     3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/29 07:53:38  15809s]     3 total info(s) created.
[05/29 07:53:38  15809s] End Summary
[05/29 07:53:38  15809s] 
[05/29 07:53:38  15809s] End Time: Thu May 29 07:53:38 2025
[05/29 07:53:38  15809s] Time Elapsed: 0:00:01.0
[05/29 07:53:38  15809s] 
[05/29 07:53:38  15809s] ******** End: VERIFY CONNECTIVITY ********
[05/29 07:53:38  15809s]   Verification Complete : 3 Viols.  0 Wrngs.
[05/29 07:53:38  15809s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[05/29 07:53:38  15809s] 
[05/29 07:53:38  15809s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:53:44  15810s] <CMD> zoomBox -4.31300 2.48500 96.59300 92.52800
[05/29 07:53:47  15811s] <CMD> pan 11.91000 -17.54500
[05/29 07:53:48  15812s] <CMD> zoomBox -12.51000 -33.57100 127.15300 91.05700
[05/29 07:53:48  15812s] <CMD> zoomBox -37.41900 -46.99900 155.88700 125.49700
[05/29 07:53:49  15812s] <CMD> zoomBox 4.78000 -24.45500 105.68800 65.59000
[05/29 07:53:49  15812s] <CMD> zoomBox 26.29900 -12.73700 78.97500 34.26800
[05/29 07:53:49  15812s] <CMD> zoomBox 35.09300 -8.01300 67.44300 20.85400
[05/29 07:53:49  15812s] <CMD> zoomBox 36.79900 -6.86100 64.29600 17.67600
[05/29 07:53:50  15812s] <CMD> zoomBox 41.02200 -3.88900 57.91000 11.18100
[05/29 07:53:50  15813s] <CMD> zoomBox 43.09300 -2.57700 55.29600 8.31200
[05/29 07:53:50  15813s] <CMD> zoomBox 43.90500 -2.06700 54.27800 7.18900
[05/29 07:53:52  15813s] <CMD> zoomBox 46.71900 -0.79500 51.32200 3.31200
[05/29 07:53:52  15813s] <CMD> zoomBox 47.94500 -0.33900 50.34800 1.80500
[05/29 07:53:53  15813s] <CMD> zoomBox 48.30500 -0.18500 50.04200 1.36500
[05/29 07:53:53  15814s] <CMD> zoomBox 48.53900 -0.07000 49.79500 1.05100
[05/29 07:53:53  15814s] <CMD> zoomBox 48.68600 0.01700 49.59400 0.82700
[05/29 07:53:54  15814s] <CMD> zoomBox 48.74900 0.06700 49.52100 0.75600
[05/29 07:53:55  15814s] <CMD> zoomBox 48.26400 -0.21700 50.00400 1.33600
[05/29 07:53:55  15815s] <CMD> zoomBox 47.46200 -0.63700 50.79500 2.33700
[05/29 07:53:55  15815s] <CMD> zoomBox 46.41500 -1.13500 51.84500 3.71000
[05/29 07:53:56  15815s] <CMD> pan -0.90100 -47.53600
[05/29 07:53:56  15815s] <CMD> zoomBox 42.72200 -2.06000 53.12600 7.22400
[05/29 07:53:57  15815s] <CMD> zoomBox 41.68400 -2.41000 53.92400 8.51200
[05/29 07:53:59  15816s] <CMD> zoomBox 44.47300 -2.67800 58.87300 10.17200
[05/29 07:54:00  15817s] <CMD> pan 3.38700 -44.30600
[05/29 07:54:00  15817s] <CMD> zoomBox 45.39800 -2.30300 57.63900 8.62000
[05/29 07:54:01  15817s] <CMD> zoomBox 44.06200 -2.65400 58.46300 10.19700
[05/29 07:54:01  15817s] <CMD> zoomBox 42.78000 -3.04900 59.72200 12.06900
[05/29 07:54:02  15817s] <CMD> zoomBox 41.28700 -3.49500 61.21900 14.29100
[05/29 07:54:03  15818s] <CMD> zoomBox 38.96900 -3.94800 62.41900 16.97800
[05/29 07:54:03  15818s] <CMD> zoomBox 33.39500 -6.21100 65.85300 22.75300
[05/29 07:54:03  15818s] <CMD> zoomBox 25.71400 -9.56000 70.63900 30.52900
[05/29 07:54:04  15818s] <CMD> zoomBox 8.17600 -15.34500 81.33000 49.93400
[05/29 07:54:04  15819s] <CMD> pan 6.92700 1.33800
[05/29 07:54:05  15819s] <CMD> zoomBox 23.51400 6.29300 85.69500 61.78000
[05/29 07:54:05  15819s] <CMD> zoomBox 18.51800 -2.34700 91.67300 62.93300
[05/29 07:54:05  15819s] <CMD> pan 3.41500 -17.82900
[05/29 07:54:05  15819s] <CMD> zoomBox 24.72300 1.28800 86.90500 56.77600
[05/29 07:54:12  15821s] <CMD_INTERNAL> violationBrowserClose
[05/29 07:54:13  15821s] <CMD> setLayerPreference violation -isVisible 1
[05/29 07:54:13  15821s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:54:25  15824s] <CMD_INTERNAL> violationBrowserClose
[05/29 07:54:27  15824s] <CMD> setLayerPreference violation -isVisible 1
[05/29 07:54:27  15824s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:54:41  15828s] <CMD> zoomBox 52.396 35.9 53.396 37.44
[05/29 07:54:44  15828s] <CMD> zoomBox 54.368 35.9 55.368 37.44
[05/29 07:54:46  15829s] <CMD> zoomBox 54.948 34.28 55.948 35.82
[05/29 07:54:49  15829s] <CMD> zoomBox 54.92000 34.55500 55.98000 35.50100
[05/29 07:54:50  15830s] <CMD> zoomBox 55.10800 34.73900 55.75900 35.32000
[05/29 07:54:52  15830s] <CMD> zoomBox 54.42300 34.34600 56.15100 35.88800
[05/29 07:54:52  15830s] <CMD> zoomBox 52.59700 33.30600 57.17800 37.39400
[05/29 07:55:44  15841s] <CMD_INTERNAL> violationBrowserUnMarkFalse -tool CheckPlace -violation {      FE_PHC1861_sh_sync_inst_counter_13  (55.448, 34.78) (55.448, 35.32)  0x7fb1366382c0}
[05/29 07:55:44  15841s] Marked 0 violation(s) true.
[05/29 07:55:44  15841s] <CMD> zoomBox 54.948 34.28 55.948 35.82
[05/29 07:55:51  15842s] <CMD_INTERNAL> violationBrowserMarkFalse -tool CheckPlace -violation {      FE_PHC1861_sh_sync_inst_counter_13  (55.448, 34.78) (55.448, 35.32)  0x7fb1366382c0}
[05/29 07:55:51  15842s] Marked 1 violation(s) false.
[05/29 07:55:51  15842s] <CMD> zoomBox 53.44 32.66 54.44 34.2
[05/29 07:56:01  15844s] <CMD_INTERNAL> violationBrowserUnMarkFalse -tool CheckPlace -violation {        (53.94, 33.16) (53.94, 33.7)  0x7fb136638200}
[05/29 07:56:01  15844s] Marked 0 violation(s) true.
[05/29 07:56:01  15844s] <CMD> zoomBox 53.44 32.66 54.44 34.2
[05/29 07:56:03  15845s] <CMD> zoomBox 54.368 35.9 55.368 37.44
[05/29 07:56:12  15847s] <CMD> zoomBox 36.814 47.078 37.86 48.105
[05/29 07:56:12  15847s] <CMD> zoomBox 36.814 47.078 37.86 48.105
[05/29 07:56:12  15847s] <CMD> zoomBox 36.814 47.078 37.86 48.105
[05/29 07:56:18  15848s] <CMD_INTERNAL> violationBrowserClose
[05/29 07:56:22  15849s] <CMD> setLayerPreference violation -isVisible 1
[05/29 07:56:22  15850s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:56:37  15853s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:57:02  15858s] <CMD> clearDrc -help
[05/29 07:57:02  15858s] 
[05/29 07:57:02  15858s] Usage: clearDrc [-help]
[05/29 07:57:02  15858s] 
[05/29 07:57:02  15858s] -help               # Prints out the command usage
[05/29 07:57:02  15858s] 
[05/29 07:57:02  15858s] 
[05/29 07:57:23  15862s] <CMD> clearDrc
[05/29 07:57:23  15862s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:57:27  15862s] <CMD_INTERNAL> violationBrowserClose
[05/29 07:57:31  15863s] <CMD> verify_drc
[05/29 07:57:31  15863s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 07:57:31  15863s]  *** Starting Verify DRC (MEM: 5414.4) ***
[05/29 07:57:31  15863s] 
[05/29 07:57:31  15863s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:57:31  15863s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 07:57:31  15863s]   VERIFY DRC ...... Starting Verification
[05/29 07:57:31  15863s]   VERIFY DRC ...... Initializing
[05/29 07:57:31  15863s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 07:57:31  15863s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 07:57:31  15863s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 07:57:31  15863s]   VERIFY DRC ...... Using new threading
[05/29 07:57:31  15863s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 07:57:31  15863s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:57:31  15863s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 07:57:32  15864s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 07:57:32  15865s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 07:57:32  15865s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 07:57:32  15865s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 07:57:32  15865s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 07:57:32  15865s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 07:57:32  15865s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 07:57:33  15865s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 07:57:33  15865s]   VERIFY DRC ...... Using new threading
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 07:57:33  15865s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 07:57:33  15865s] 
[05/29 07:57:33  15865s]   Verification Complete : 35 Viols.
[05/29 07:57:33  15865s] 
[05/29 07:57:33  15865s]  Violation Summary By Layer and Type:
[05/29 07:57:33  15865s] 
[05/29 07:57:33  15865s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 07:57:33  15865s] 	M1           23        5        2        0        1        0       31
[05/29 07:57:33  15865s] 	V1            0        0        0        2        0        1        3
[05/29 07:57:33  15865s] 	M2            0        1        0        0        0        0        1
[05/29 07:57:33  15865s] 	Totals       23        6        2        2        1        1       35
[05/29 07:57:33  15865s] 
[05/29 07:57:33  15865s]  *** End Verify DRC (CPU TIME: 0:00:01.4  ELAPSED TIME: 0:00:02.0  MEM: 0.0M) ***
[05/29 07:57:33  15865s] 
[05/29 07:57:37  15866s] <CMD> setLayerPreference violation -isVisible 1
[05/29 07:57:37  15866s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:57:37  15866s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 07:57:43  15867s] <CMD_INTERNAL> violationBrowserClose
[05/29 07:57:48  15868s]  *** Starting Verify Geometry (MEM: 5414.4) ***
[05/29 07:57:48  15868s] 
[05/29 07:57:48  15868s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[05/29 07:57:48  15868s] **ERROR: (IMPVFG-250):	This design uses metal and cut layer DRC rules for a process node of 20nm and below that are not supported by verifyGeometry. You should use verify_drc to check those layers DRC rules for 20nm and below or use verifyGeometry -skip_verify_drc_checks to check implant and diffusion layer DRC rules.
verifyGeometry is not completed.
[05/29 07:58:34  15877s] invalid command name "report_tech"
[05/29 07:58:56  15881s] <CMD> report_design
[05/29 08:01:24  15909s] <CMD> zoomBox 27.98800 38.79900 46.24700 55.09200
[05/29 08:01:25  15910s] <CMD> zoomBox -14.04500 14.60000 64.78800 84.94600
[05/29 08:01:25  15910s] <CMD> zoomBox -23.69800 9.04300 69.04600 91.80300
[05/29 08:01:25  15910s] <CMD> zoomBox -35.05500 2.50400 74.05600 99.86900
[05/29 08:01:27  15910s] <CMD> zoomBox -209.61800 -70.08200 130.74300 233.63800
[05/29 08:01:38  15913s] <CMD> addFiller
[05/29 08:01:38  15913s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/29 08:01:38  15913s] Type 'man IMPSP-5217' for more detail.
[05/29 08:01:38  15913s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[05/29 08:01:38  15913s] 
[05/29 08:01:38  15913s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:5414.4M, EPOCH TIME: 1748520098.081611
[05/29 08:01:38  15913s] INFO: Restore Filler Flow is ON!
[05/29 08:01:38  15913s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:5414.4M, EPOCH TIME: 1748520098.083151
[05/29 08:01:38  15913s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5414.4M, EPOCH TIME: 1748520098.083318
[05/29 08:01:38  15913s] Processing tracks to init pin-track alignment.
[05/29 08:01:38  15913s] z: 1, totalTracks: 1
[05/29 08:01:38  15913s] z: 3, totalTracks: 1
[05/29 08:01:38  15913s] z: 5, totalTracks: 1
[05/29 08:01:38  15913s] z: 7, totalTracks: 1
[05/29 08:01:38  15913s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/29 08:01:38  15913s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/29 08:01:38  15913s] Initializing Route Infrastructure for color support ...
[05/29 08:01:38  15913s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.084702
[05/29 08:01:38  15913s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.006, MEM:5414.4M, EPOCH TIME: 1748520098.090914
[05/29 08:01:38  15913s] Route Infrastructure Initialized for color support successfully.
[05/29 08:01:38  15913s] Cell TOP LLGs are deleted
[05/29 08:01:38  15913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:01:38  15913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:01:38  15913s] # Building TOP llgBox search-tree.
[05/29 08:01:38  15913s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:01:38  15913s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.111035
[05/29 08:01:38  15913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:01:38  15913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:01:38  15913s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5414.4M, EPOCH TIME: 1748520098.111611
[05/29 08:01:38  15913s] Max number of tech site patterns supported in site array is 256.
[05/29 08:01:38  15913s] Core basic site is GF22_DST
[05/29 08:01:38  15913s] Processing tracks to init pin-track alignment.
[05/29 08:01:38  15913s] z: 1, totalTracks: 1
[05/29 08:01:38  15913s] z: 3, totalTracks: 1
[05/29 08:01:38  15913s] z: 5, totalTracks: 1
[05/29 08:01:38  15913s] z: 7, totalTracks: 1
[05/29 08:01:38  15913s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:01:38  15913s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:01:38  15913s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:01:38  15913s] SiteArray: use 995,328 bytes
[05/29 08:01:38  15913s] SiteArray: current memory after site array memory allocation 5414.4M
[05/29 08:01:38  15913s] SiteArray: FP blocked sites are writable
[05/29 08:01:38  15913s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:01:38  15913s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5414.4M, EPOCH TIME: 1748520098.314241
[05/29 08:01:38  15913s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:01:38  15913s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.014, MEM:5414.4M, EPOCH TIME: 1748520098.328163
[05/29 08:01:38  15913s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:01:38  15913s] Atter site array init, number of instance map data is 0.
[05/29 08:01:38  15913s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.290, REAL:0.293, MEM:5414.4M, EPOCH TIME: 1748520098.404711
[05/29 08:01:38  15913s] 
[05/29 08:01:38  15913s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:01:38  15913s] 
[05/29 08:01:38  15913s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:01:38  15913s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.290, REAL:0.297, MEM:5414.4M, EPOCH TIME: 1748520098.407707
[05/29 08:01:38  15913s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.407803
[05/29 08:01:38  15913s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:5414.4M, EPOCH TIME: 1748520098.408428
[05/29 08:01:38  15913s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5414.4MB).
[05/29 08:01:38  15913s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.320, REAL:0.326, MEM:5414.4M, EPOCH TIME: 1748520098.409295
[05/29 08:01:38  15913s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.320, REAL:0.326, MEM:5414.4M, EPOCH TIME: 1748520098.409362
[05/29 08:01:38  15913s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5414.4M, EPOCH TIME: 1748520098.409436
[05/29 08:01:38  15913s]   Signal wire search tree: 58833 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:01:38  15913s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.020, REAL:0.017, MEM:5414.4M, EPOCH TIME: 1748520098.426243
[05/29 08:01:38  15913s] Restore filler instances time, CPU:0.080s,REAL:0.080s.
[05/29 08:01:38  15913s] *INFO: Total 1908 filler insts restored.
[05/29 08:01:38  15913s] For 1908 new insts, OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5414.4M, EPOCH TIME: 1748520098.524822
[05/29 08:01:38  15913s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5414.4M, EPOCH TIME: 1748520098.524929
[05/29 08:01:38  15913s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5414.4M, EPOCH TIME: 1748520098.535591
[05/29 08:01:38  15913s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5414.4M, EPOCH TIME: 1748520098.535698
[05/29 08:01:38  15913s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.538370
[05/29 08:01:38  15913s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5414.4M, EPOCH TIME: 1748520098.538587
[05/29 08:01:38  15913s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.538666
[05/29 08:01:38  15913s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5414.4M, EPOCH TIME: 1748520098.538809
[05/29 08:01:38  15913s] AddFiller init all instances time CPU:0.010, REAL:0.001
[05/29 08:01:38  15913s] AddFiller main function time CPU:0.021, REAL:0.039
[05/29 08:01:38  15913s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:01:38  15913s] *INFO: Adding fillers to top-module.
[05/29 08:01:38  15913s] *INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/29 08:01:38  15913s] *INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/29 08:01:38  15913s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.070, REAL:0.041, MEM:5414.4M, EPOCH TIME: 1748520098.579596
[05/29 08:01:38  15913s] *INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[05/29 08:01:38  15913s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.070, REAL:0.041, MEM:5414.4M, EPOCH TIME: 1748520098.579790
[05/29 08:01:38  15913s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.579890
[05/29 08:01:38  15913s] For 6 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5414.4M, EPOCH TIME: 1748520098.580156
[05/29 08:01:38  15913s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.070, REAL:0.045, MEM:5414.4M, EPOCH TIME: 1748520098.580255
[05/29 08:01:38  15913s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.070, REAL:0.045, MEM:5414.4M, EPOCH TIME: 1748520098.580334
[05/29 08:01:38  15913s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/29 08:01:38  15913s] *INFO: Second pass addFiller without DRC checking.
[05/29 08:01:38  15913s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5414.4M, EPOCH TIME: 1748520098.580458
[05/29 08:01:38  15913s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5414.4M, EPOCH TIME: 1748520098.580558
[05/29 08:01:38  15913s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.580667
[05/29 08:01:38  15913s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5414.4M, EPOCH TIME: 1748520098.580864
[05/29 08:01:38  15913s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.580953
[05/29 08:01:38  15913s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5414.4M, EPOCH TIME: 1748520098.581067
[05/29 08:01:38  15913s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/29 08:01:38  15913s] AddFiller main function time CPU:0.015, REAL:0.023
[05/29 08:01:38  15913s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:01:38  15913s] *INFO: Adding fillers to top-module.
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/29 08:01:38  15913s] *INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/29 08:01:38  15913s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.040, REAL:0.025, MEM:5414.4M, EPOCH TIME: 1748520098.605940
[05/29 08:01:38  15913s] *INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/29 08:01:38  15913s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.040, REAL:0.025, MEM:5414.4M, EPOCH TIME: 1748520098.606129
[05/29 08:01:38  15913s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5414.4M, EPOCH TIME: 1748520098.606232
[05/29 08:01:38  15913s] For 47 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5414.4M, EPOCH TIME: 1748520098.606598
[05/29 08:01:38  15913s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.040, REAL:0.026, MEM:5414.4M, EPOCH TIME: 1748520098.606685
[05/29 08:01:38  15913s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.040, REAL:0.026, MEM:5414.4M, EPOCH TIME: 1748520098.606746
[05/29 08:01:38  15913s] Cell Context Constraint Violation:	47
[05/29 08:01:38  15913s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:5414.4M, EPOCH TIME: 1748520098.611477
[05/29 08:01:38  15913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:01:38  15913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:01:38  15913s] Cell TOP LLGs are deleted
[05/29 08:01:38  15913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:01:38  15913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:01:38  15913s] # Resetting pin-track-align track data.
[05/29 08:01:38  15913s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.041, MEM:5137.5M, EPOCH TIME: 1748520098.652409
[05/29 08:01:38  15913s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.600, REAL:0.571, MEM:5137.5M, EPOCH TIME: 1748520098.652534
[05/29 08:01:44  15915s] <CMD> verify_drc
[05/29 08:01:44  15915s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 08:01:44  15915s]  *** Starting Verify DRC (MEM: 5141.6) ***
[05/29 08:01:44  15915s] 
[05/29 08:01:44  15915s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:01:44  15915s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:01:44  15915s]   VERIFY DRC ...... Starting Verification
[05/29 08:01:44  15915s]   VERIFY DRC ...... Initializing
[05/29 08:01:44  15915s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 08:01:44  15915s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 08:01:44  15915s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 08:01:44  15915s]   VERIFY DRC ...... Using new threading
[05/29 08:01:44  15915s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 08:01:44  15915s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:01:44  15915s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 08:01:44  15915s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 08:01:44  15915s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 08:01:45  15915s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 08:01:45  15915s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 08:01:45  15915s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 08:01:45  15915s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 08:01:45  15915s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 08:01:45  15915s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 08:01:45  15916s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 08:01:45  15916s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 08:01:46  15916s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 08:01:46  15916s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 08:01:46  15916s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 08:01:46  15916s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 08:01:46  15917s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 08:01:47  15917s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 08:01:47  15917s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 08:01:47  15917s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 08:01:47  15917s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 08:01:47  15917s]   VERIFY DRC ...... Using new threading
[05/29 08:01:47  15917s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 08:01:47  15917s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:01:47  15917s] 
[05/29 08:01:47  15917s]   Verification Complete : 35 Viols.
[05/29 08:01:47  15917s] 
[05/29 08:01:47  15917s]  Violation Summary By Layer and Type:
[05/29 08:01:47  15917s] 
[05/29 08:01:47  15917s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 08:01:47  15917s] 	M1           23        5        2        0        1        0       31
[05/29 08:01:47  15917s] 	V1            0        0        0        2        0        1        3
[05/29 08:01:47  15917s] 	M2            0        1        0        0        0        0        1
[05/29 08:01:47  15917s] 	Totals       23        6        2        2        1        1       35
[05/29 08:01:47  15917s] 
[05/29 08:01:47  15917s]  *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 08:01:47  15917s] 
[05/29 08:01:56  15920s] <CMD> pan 83.43500 145.71600
[05/29 08:01:56  15920s] <CMD> zoomBox -52.19000 -44.00900 156.83500 142.51400
[05/29 08:01:57  15920s] <CMD> zoomBox -9.77000 -25.43000 118.59800 89.11900
[05/29 08:01:57  15920s] <CMD> zoomBox 0.31900 -20.98500 109.43200 76.38200
[05/29 08:01:57  15920s] <CMD> zoomBox 15.79200 -14.33400 94.62700 56.01400
[05/29 08:01:59  15921s] <CMD> setLayerPreference violation -isVisible 1
[05/29 08:01:59  15921s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:01:59  15921s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:02:11  15924s] <CMD> zoomBox 65.736 33.2 67.316 34.74
[05/29 08:02:19  15926s] <CMD> is_innovus_plus
[05/29 08:02:25  15927s] <CMD_INTERNAL> violationBrowserClose
[05/29 08:02:26  15927s] <CMD> zoomBox 65.47300 33.03200 67.50400 34.84400
[05/29 08:02:26  15927s] <CMD> pan -0.22900 -32.66600
[05/29 08:02:28  15928s] <CMD> uiSetTool ruler
[05/29 08:02:33  15929s] <CMD> uiSetTool select
[05/29 08:02:34  15930s] <CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
[05/29 08:02:34  15930s] <CMD> setLayerPreference violation -isVisible 1
[05/29 08:02:35  15930s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:02:35  15930s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:02:36  15930s] <CMD_INTERNAL> violationBrowserClose
[05/29 08:02:36  15930s] <CMD> deselectAll
[05/29 08:02:36  15930s] <CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
[05/29 08:02:36  15930s] <CMD> setLayerPreference violation -isVisible 1
[05/29 08:02:36  15930s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:02:36  15930s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:02:37  15931s] <CMD_INTERNAL> violationBrowserClose
[05/29 08:02:37  15931s] <CMD> is_innovus_plus
[05/29 08:02:45  15933s] <CMD> pan 0.04500 -32.08900
[05/29 08:02:46  15933s] <CMD> deselectAll
[05/29 08:02:46  15933s] <CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
[05/29 08:02:46  15933s] <CMD> setLayerPreference violation -isVisible 1
[05/29 08:02:46  15933s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:02:46  15933s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:02:51  15934s] <CMD> deselectAll
[05/29 08:02:51  15934s] <CMD> selectInst FE_PHC341_SHIFT_OUT_5
[05/29 08:02:56  15935s] <CMD> deselectAll
[05/29 08:02:56  15935s] <CMD> selectInst FE_PHC388_sh_sync_inst_counter_6
[05/29 08:02:58  15936s] <CMD> deselectAll
[05/29 08:02:58  15936s] <CMD> selectWire 4.0600 34.2100 109.8520 34.2700 1 vdd
[05/29 08:02:59  15936s] <CMD> deselectAll
[05/29 08:02:59  15936s] <CMD> selectInst {shift_buf_inst/shift_reg_reg[5]}
[05/29 08:03:07  15938s] <CMD> deselectAll
[05/29 08:03:07  15938s] <CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
[05/29 08:03:18  15941s] invalid command name "CheckPlace"
[05/29 08:03:39  15945s] <CMD> checkPlace
[05/29 08:03:39  15945s] OPERPROF: Starting checkPlace at level 1, MEM:5413.6M, EPOCH TIME: 1748520219.393529
[05/29 08:03:39  15945s] Processing tracks to init pin-track alignment.
[05/29 08:03:39  15945s] z: 1, totalTracks: 1
[05/29 08:03:39  15945s] z: 3, totalTracks: 1
[05/29 08:03:39  15945s] z: 5, totalTracks: 1
[05/29 08:03:39  15945s] z: 7, totalTracks: 1
[05/29 08:03:39  15945s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:03:39  15945s] #spOpts: rpCkHalo=4 
[05/29 08:03:39  15945s] Initializing Route Infrastructure for color support ...
[05/29 08:03:39  15945s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5413.6M, EPOCH TIME: 1748520219.396144
[05/29 08:03:39  15945s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.014, MEM:5413.6M, EPOCH TIME: 1748520219.409678
[05/29 08:03:39  15945s] Route Infrastructure Initialized for color support successfully.
[05/29 08:03:39  15945s] Cell TOP LLGs are deleted
[05/29 08:03:39  15945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:03:39  15945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:03:39  15945s] # Building TOP llgBox search-tree.
[05/29 08:03:39  15945s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:03:39  15945s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5413.6M, EPOCH TIME: 1748520219.430163
[05/29 08:03:39  15945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:03:39  15945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:03:39  15945s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5413.6M, EPOCH TIME: 1748520219.431597
[05/29 08:03:39  15945s] Max number of tech site patterns supported in site array is 256.
[05/29 08:03:39  15945s] Core basic site is GF22_DST
[05/29 08:03:39  15945s] Processing tracks to init pin-track alignment.
[05/29 08:03:39  15945s] z: 1, totalTracks: 1
[05/29 08:03:39  15945s] z: 3, totalTracks: 1
[05/29 08:03:39  15945s] z: 5, totalTracks: 1
[05/29 08:03:39  15945s] z: 7, totalTracks: 1
[05/29 08:03:39  15945s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:03:39  15945s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 08:03:39  15945s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:03:39  15945s] SiteArray: use 995,328 bytes
[05/29 08:03:39  15945s] SiteArray: current memory after site array memory allocation 5414.6M
[05/29 08:03:39  15945s] SiteArray: FP blocked sites are writable
[05/29 08:03:39  15945s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:03:39  15945s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5414.6M, EPOCH TIME: 1748520219.641869
[05/29 08:03:39  15945s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:03:39  15945s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.016, MEM:5414.6M, EPOCH TIME: 1748520219.657481
[05/29 08:03:39  15945s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:03:39  15945s] Atter site array init, number of instance map data is 0.
[05/29 08:03:39  15945s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.310, REAL:0.310, MEM:5414.6M, EPOCH TIME: 1748520219.742027
[05/29 08:03:39  15945s] 
[05/29 08:03:39  15945s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:03:39  15945s] 
[05/29 08:03:39  15945s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:03:39  15945s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.310, REAL:0.314, MEM:5414.6M, EPOCH TIME: 1748520219.743711
[05/29 08:03:39  15945s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5414.6M, EPOCH TIME: 1748520219.746122
[05/29 08:03:39  15945s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:03:39  15945s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.007, MEM:5414.6M, EPOCH TIME: 1748520219.752745
[05/29 08:03:39  15945s] Begin checking placement ... (start mem=5413.6M, init mem=5414.6M)
[05/29 08:03:39  15945s] Begin checking exclusive groups violation ...
[05/29 08:03:39  15945s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:03:39  15945s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:03:39  15945s] 
[05/29 08:03:39  15945s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:03:40  15945s] 
[05/29 08:03:40  15945s] ...checkPlace normal is done!
[05/29 08:03:40  15945s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5414.6M, EPOCH TIME: 1748520220.046325
[05/29 08:03:40  15945s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:5414.6M, EPOCH TIME: 1748520220.051533
[05/29 08:03:40  15945s] Cell Context Constraint Violation:	94    [edges = 94]
[05/29 08:03:40  15945s] *info: Placed = 5737          
[05/29 08:03:40  15945s] *info: Unplaced = 0           
[05/29 08:03:40  15945s] Placement Density:96.74%(10722/11082)
[05/29 08:03:40  15945s] Placement Density (including fixed std cells):96.74%(10722/11082)
[05/29 08:03:40  15945s] Cell TOP LLGs are deleted
[05/29 08:03:40  15945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:03:40  15945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:03:40  15945s] # Resetting pin-track-align track data.
[05/29 08:03:40  15945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:03:40  15945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:03:40  15945s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=5414.6M)
[05/29 08:03:40  15945s] OPERPROF: Finished checkPlace at level 1, CPU:0.690, REAL:0.687, MEM:5414.6M, EPOCH TIME: 1748520220.080130
[05/29 08:03:40  15945s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:04:00  15949s] <CMD> deleteFiller
[05/29 08:04:00  15949s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:5414.6M, EPOCH TIME: 1748520240.789491
[05/29 08:04:00  15949s] Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/29 08:04:00  15949s] Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/29 08:04:00  15949s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/29 08:04:00  15949s] Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/29 08:04:00  15949s] Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/29 08:04:00  15949s] Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/29 08:04:00  15949s] Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/29 08:04:00  15949s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/29 08:04:00  15949s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/29 08:04:00  15949s] Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/29 08:04:00  15949s] Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/29 08:04:00  15949s] Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/29 08:04:00  15949s] Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/29 08:04:00  15949s] Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/29 08:04:00  15949s] Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/29 08:04:00  15949s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/29 08:04:00  15949s] Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/29 08:04:00  15949s] Deleted 15 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/29 08:04:00  15949s] Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/29 08:04:00  15949s] Deleted 348 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/29 08:04:00  15949s] Total physical insts deleted = 1961.
[05/29 08:04:00  15949s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.010, REAL:0.018, MEM:5414.6M, EPOCH TIME: 1748520240.807590
[05/29 08:04:02  15950s] <CMD> checkPlace
[05/29 08:04:02  15950s] OPERPROF: Starting checkPlace at level 1, MEM:5414.6M, EPOCH TIME: 1748520242.661673
[05/29 08:04:02  15950s] Processing tracks to init pin-track alignment.
[05/29 08:04:02  15950s] z: 1, totalTracks: 1
[05/29 08:04:02  15950s] z: 3, totalTracks: 1
[05/29 08:04:02  15950s] z: 5, totalTracks: 1
[05/29 08:04:02  15950s] z: 7, totalTracks: 1
[05/29 08:04:02  15950s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:04:02  15950s] #spOpts: rpCkHalo=4 
[05/29 08:04:02  15950s] Initializing Route Infrastructure for color support ...
[05/29 08:04:02  15950s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5414.6M, EPOCH TIME: 1748520242.662995
[05/29 08:04:02  15950s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.011, MEM:5414.6M, EPOCH TIME: 1748520242.673923
[05/29 08:04:02  15950s] Route Infrastructure Initialized for color support successfully.
[05/29 08:04:02  15950s] Cell TOP LLGs are deleted
[05/29 08:04:02  15950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:02  15950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:02  15950s] # Building TOP llgBox search-tree.
[05/29 08:04:02  15950s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:04:02  15950s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5414.6M, EPOCH TIME: 1748520242.689283
[05/29 08:04:02  15950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:02  15950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:02  15950s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5414.6M, EPOCH TIME: 1748520242.689973
[05/29 08:04:02  15950s] Max number of tech site patterns supported in site array is 256.
[05/29 08:04:02  15950s] Core basic site is GF22_DST
[05/29 08:04:02  15950s] Processing tracks to init pin-track alignment.
[05/29 08:04:02  15950s] z: 1, totalTracks: 1
[05/29 08:04:02  15950s] z: 3, totalTracks: 1
[05/29 08:04:02  15950s] z: 5, totalTracks: 1
[05/29 08:04:02  15950s] z: 7, totalTracks: 1
[05/29 08:04:02  15950s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 08:04:02  15950s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:04:02  15950s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:04:02  15950s] SiteArray: use 995,328 bytes
[05/29 08:04:02  15950s] SiteArray: current memory after site array memory allocation 5414.6M
[05/29 08:04:02  15950s] SiteArray: FP blocked sites are writable
[05/29 08:04:02  15950s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:04:02  15950s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5414.6M, EPOCH TIME: 1748520242.873676
[05/29 08:04:02  15950s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:04:02  15950s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:5414.6M, EPOCH TIME: 1748520242.887918
[05/29 08:04:02  15950s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:04:02  15950s] Atter site array init, number of instance map data is 0.
[05/29 08:04:02  15950s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.272, MEM:5414.6M, EPOCH TIME: 1748520242.961789
[05/29 08:04:02  15950s] 
[05/29 08:04:02  15950s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:04:02  15950s] 
[05/29 08:04:02  15950s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:04:02  15950s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.280, REAL:0.274, MEM:5414.6M, EPOCH TIME: 1748520242.963075
[05/29 08:04:02  15950s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5414.6M, EPOCH TIME: 1748520242.965135
[05/29 08:04:02  15950s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:04:02  15950s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.004, MEM:5414.6M, EPOCH TIME: 1748520242.969269
[05/29 08:04:02  15950s] Begin checking placement ... (start mem=5414.6M, init mem=5414.6M)
[05/29 08:04:02  15950s] Begin checking exclusive groups violation ...
[05/29 08:04:02  15950s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:04:02  15950s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:04:03  15950s] 
[05/29 08:04:03  15950s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:04:03  15950s] 
[05/29 08:04:03  15950s] ...checkPlace normal is done!
[05/29 08:04:03  15950s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5414.6M, EPOCH TIME: 1748520243.172717
[05/29 08:04:03  15950s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:5414.6M, EPOCH TIME: 1748520243.176123
[05/29 08:04:03  15950s] *info: Placed = 3776          
[05/29 08:04:03  15950s] *info: Unplaced = 0           
[05/29 08:04:03  15950s] Placement Density:17.20%(1907/11082)
[05/29 08:04:03  15950s] Placement Density (including fixed std cells):17.20%(1907/11082)
[05/29 08:04:03  15950s] Cell TOP LLGs are deleted
[05/29 08:04:03  15950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3776).
[05/29 08:04:03  15950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:03  15950s] # Resetting pin-track-align track data.
[05/29 08:04:03  15950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:03  15950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:03  15950s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=5414.6M)
[05/29 08:04:03  15950s] OPERPROF: Finished checkPlace at level 1, CPU:0.540, REAL:0.541, MEM:5414.6M, EPOCH TIME: 1748520243.202822
[05/29 08:04:03  15950s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:04:46  15958s] <CMD> addFiller
[05/29 08:04:46  15958s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/29 08:04:46  15958s] Type 'man IMPSP-5217' for more detail.
[05/29 08:04:46  15958s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[05/29 08:04:46  15958s] 
[05/29 08:04:46  15958s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:5414.6M, EPOCH TIME: 1748520286.324227
[05/29 08:04:46  15958s] INFO: Restore Filler Flow is ON!
[05/29 08:04:46  15958s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:5414.6M, EPOCH TIME: 1748520286.326300
[05/29 08:04:46  15958s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5414.6M, EPOCH TIME: 1748520286.326457
[05/29 08:04:46  15958s] Processing tracks to init pin-track alignment.
[05/29 08:04:46  15958s] z: 1, totalTracks: 1
[05/29 08:04:46  15958s] z: 3, totalTracks: 1
[05/29 08:04:46  15958s] z: 5, totalTracks: 1
[05/29 08:04:46  15958s] z: 7, totalTracks: 1
[05/29 08:04:46  15958s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/29 08:04:46  15958s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/29 08:04:46  15958s] Initializing Route Infrastructure for color support ...
[05/29 08:04:46  15958s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.326942
[05/29 08:04:46  15958s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.006, MEM:5414.6M, EPOCH TIME: 1748520286.333209
[05/29 08:04:46  15958s] Route Infrastructure Initialized for color support successfully.
[05/29 08:04:46  15958s] Cell TOP LLGs are deleted
[05/29 08:04:46  15958s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:46  15958s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:46  15958s] # Building TOP llgBox search-tree.
[05/29 08:04:46  15958s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:04:46  15958s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.346709
[05/29 08:04:46  15958s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:46  15958s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:46  15958s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5414.6M, EPOCH TIME: 1748520286.347262
[05/29 08:04:46  15958s] Max number of tech site patterns supported in site array is 256.
[05/29 08:04:46  15958s] Core basic site is GF22_DST
[05/29 08:04:46  15958s] Processing tracks to init pin-track alignment.
[05/29 08:04:46  15958s] z: 1, totalTracks: 1
[05/29 08:04:46  15958s] z: 3, totalTracks: 1
[05/29 08:04:46  15958s] z: 5, totalTracks: 1
[05/29 08:04:46  15958s] z: 7, totalTracks: 1
[05/29 08:04:46  15958s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:04:46  15958s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:04:46  15958s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:04:46  15958s] SiteArray: use 995,328 bytes
[05/29 08:04:46  15958s] SiteArray: current memory after site array memory allocation 5414.6M
[05/29 08:04:46  15958s] SiteArray: FP blocked sites are writable
[05/29 08:04:46  15958s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:04:46  15958s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5414.6M, EPOCH TIME: 1748520286.543520
[05/29 08:04:46  15958s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:04:46  15958s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.020, REAL:0.015, MEM:5414.6M, EPOCH TIME: 1748520286.558503
[05/29 08:04:46  15959s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:04:46  15959s] Atter site array init, number of instance map data is 0.
[05/29 08:04:46  15959s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.280, REAL:0.285, MEM:5414.6M, EPOCH TIME: 1748520286.632566
[05/29 08:04:46  15959s] 
[05/29 08:04:46  15959s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:04:46  15959s] 
[05/29 08:04:46  15959s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:04:46  15959s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.280, REAL:0.288, MEM:5414.6M, EPOCH TIME: 1748520286.635063
[05/29 08:04:46  15959s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.635162
[05/29 08:04:46  15959s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:5414.6M, EPOCH TIME: 1748520286.635694
[05/29 08:04:46  15959s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5414.6MB).
[05/29 08:04:46  15959s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.320, REAL:0.310, MEM:5414.6M, EPOCH TIME: 1748520286.636533
[05/29 08:04:46  15959s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.320, REAL:0.310, MEM:5414.6M, EPOCH TIME: 1748520286.636610
[05/29 08:04:46  15959s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5414.6M, EPOCH TIME: 1748520286.636674
[05/29 08:04:46  15959s]   Signal wire search tree: 58833 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:04:46  15959s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.019, MEM:5414.6M, EPOCH TIME: 1748520286.655455
[05/29 08:04:46  15959s] Restore filler instances time, CPU:0.060s,REAL:0.067s.
[05/29 08:04:46  15959s] *INFO: Total 1914 filler insts restored.
[05/29 08:04:46  15959s] For 1914 new insts, OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5414.6M, EPOCH TIME: 1748520286.737175
[05/29 08:04:46  15959s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5414.6M, EPOCH TIME: 1748520286.737297
[05/29 08:04:46  15959s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5414.6M, EPOCH TIME: 1748520286.748399
[05/29 08:04:46  15959s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5414.6M, EPOCH TIME: 1748520286.748519
[05/29 08:04:46  15959s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.751235
[05/29 08:04:46  15959s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5414.6M, EPOCH TIME: 1748520286.751436
[05/29 08:04:46  15959s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.751515
[05/29 08:04:46  15959s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5414.6M, EPOCH TIME: 1748520286.751619
[05/29 08:04:46  15959s] AddFiller init all instances time CPU:0.000, REAL:0.001
[05/29 08:04:46  15959s] AddFiller main function time CPU:0.019, REAL:0.035
[05/29 08:04:46  15959s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:04:46  15959s] *INFO: Adding fillers to top-module.
[05/29 08:04:46  15959s] *INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/29 08:04:46  15959s] *INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/29 08:04:46  15959s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.070, REAL:0.037, MEM:5414.6M, EPOCH TIME: 1748520286.788417
[05/29 08:04:46  15959s] *INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[05/29 08:04:46  15959s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.070, REAL:0.037, MEM:5414.6M, EPOCH TIME: 1748520286.788694
[05/29 08:04:46  15959s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.788822
[05/29 08:04:46  15959s] For 0 new insts, *** Applied 0 GNC rules.
[05/29 08:04:46  15959s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5414.6M, EPOCH TIME: 1748520286.789149
[05/29 08:04:46  15959s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.070, REAL:0.041, MEM:5414.6M, EPOCH TIME: 1748520286.789281
[05/29 08:04:46  15959s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.070, REAL:0.041, MEM:5414.6M, EPOCH TIME: 1748520286.789394
[05/29 08:04:46  15959s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/29 08:04:46  15959s] *INFO: Second pass addFiller without DRC checking.
[05/29 08:04:46  15959s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5414.6M, EPOCH TIME: 1748520286.789591
[05/29 08:04:46  15959s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5414.6M, EPOCH TIME: 1748520286.789720
[05/29 08:04:46  15959s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.789852
[05/29 08:04:46  15959s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5414.6M, EPOCH TIME: 1748520286.790088
[05/29 08:04:46  15959s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.790205
[05/29 08:04:46  15959s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5414.6M, EPOCH TIME: 1748520286.790348
[05/29 08:04:46  15959s] AddFiller init all instances time CPU:0.000, REAL:0.001
[05/29 08:04:46  15959s] AddFiller main function time CPU:0.007, REAL:0.020
[05/29 08:04:46  15959s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:04:46  15959s] *INFO: Adding fillers to top-module.
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/29 08:04:46  15959s] *INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/29 08:04:46  15959s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.030, REAL:0.022, MEM:5414.6M, EPOCH TIME: 1748520286.812331
[05/29 08:04:46  15959s] *INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/29 08:04:46  15959s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.030, REAL:0.023, MEM:5414.6M, EPOCH TIME: 1748520286.812840
[05/29 08:04:46  15959s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5414.6M, EPOCH TIME: 1748520286.813117
[05/29 08:04:46  15959s] For 47 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.010, REAL:0.001, MEM:5414.6M, EPOCH TIME: 1748520286.814048
[05/29 08:04:46  15959s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.040, REAL:0.025, MEM:5414.6M, EPOCH TIME: 1748520286.814311
[05/29 08:04:46  15959s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.040, REAL:0.025, MEM:5414.6M, EPOCH TIME: 1748520286.814453
[05/29 08:04:46  15959s] Cell Context Constraint Violation:	47
[05/29 08:04:46  15959s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:5414.6M, EPOCH TIME: 1748520286.821271
[05/29 08:04:46  15959s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:04:46  15959s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:46  15959s] Cell TOP LLGs are deleted
[05/29 08:04:46  15959s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:46  15959s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:46  15959s] # Resetting pin-track-align track data.
[05/29 08:04:46  15959s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.042, MEM:5137.6M, EPOCH TIME: 1748520286.862833
[05/29 08:04:46  15959s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.580, REAL:0.539, MEM:5137.6M, EPOCH TIME: 1748520286.862964
[05/29 08:04:49  15959s] <CMD> checkPlace
[05/29 08:04:49  15959s] OPERPROF: Starting checkPlace at level 1, MEM:5141.7M, EPOCH TIME: 1748520289.765326
[05/29 08:04:49  15959s] Processing tracks to init pin-track alignment.
[05/29 08:04:49  15959s] z: 1, totalTracks: 1
[05/29 08:04:49  15959s] z: 3, totalTracks: 1
[05/29 08:04:49  15959s] z: 5, totalTracks: 1
[05/29 08:04:49  15959s] z: 7, totalTracks: 1
[05/29 08:04:49  15959s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:04:49  15959s] #spOpts: rpCkHalo=4 
[05/29 08:04:49  15959s] Initializing Route Infrastructure for color support ...
[05/29 08:04:49  15959s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5141.7M, EPOCH TIME: 1748520289.765904
[05/29 08:04:49  15959s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.005, MEM:5141.7M, EPOCH TIME: 1748520289.770600
[05/29 08:04:49  15959s] Route Infrastructure Initialized for color support successfully.
[05/29 08:04:49  15959s] Cell TOP LLGs are deleted
[05/29 08:04:49  15959s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:49  15959s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:49  15959s] # Building TOP llgBox search-tree.
[05/29 08:04:49  15959s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:04:49  15959s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5141.7M, EPOCH TIME: 1748520289.781360
[05/29 08:04:49  15959s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:49  15959s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:49  15959s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5141.7M, EPOCH TIME: 1748520289.781980
[05/29 08:04:49  15959s] Max number of tech site patterns supported in site array is 256.
[05/29 08:04:49  15959s] Core basic site is GF22_DST
[05/29 08:04:49  15959s] Processing tracks to init pin-track alignment.
[05/29 08:04:49  15959s] z: 1, totalTracks: 1
[05/29 08:04:49  15959s] z: 3, totalTracks: 1
[05/29 08:04:49  15959s] z: 5, totalTracks: 1
[05/29 08:04:49  15959s] z: 7, totalTracks: 1
[05/29 08:04:49  15960s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:04:49  15960s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 08:04:49  15960s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:04:49  15960s] SiteArray: use 995,328 bytes
[05/29 08:04:49  15960s] SiteArray: current memory after site array memory allocation 5142.6M
[05/29 08:04:49  15960s] SiteArray: FP blocked sites are writable
[05/29 08:04:49  15960s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:04:49  15960s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5142.6M, EPOCH TIME: 1748520289.961308
[05/29 08:04:49  15960s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:04:49  15960s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.014, MEM:5142.6M, EPOCH TIME: 1748520289.974931
[05/29 08:04:50  15960s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:04:50  15960s] Atter site array init, number of instance map data is 0.
[05/29 08:04:50  15960s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.262, MEM:5142.6M, EPOCH TIME: 1748520290.044323
[05/29 08:04:50  15960s] 
[05/29 08:04:50  15960s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:04:50  15960s] 
[05/29 08:04:50  15960s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:04:50  15960s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.264, MEM:5142.6M, EPOCH TIME: 1748520290.045670
[05/29 08:04:50  15960s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5142.6M, EPOCH TIME: 1748520290.047948
[05/29 08:04:50  15960s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:04:50  15960s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.004, MEM:5142.6M, EPOCH TIME: 1748520290.052305
[05/29 08:04:50  15960s] Begin checking placement ... (start mem=5141.7M, init mem=5142.6M)
[05/29 08:04:50  15960s] Begin checking exclusive groups violation ...
[05/29 08:04:50  15960s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:04:50  15960s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:04:50  15960s] 
[05/29 08:04:50  15960s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:04:50  15960s] 
[05/29 08:04:50  15960s] ...checkPlace normal is done!
[05/29 08:04:50  15960s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5142.6M, EPOCH TIME: 1748520290.330923
[05/29 08:04:50  15960s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.005, MEM:5142.6M, EPOCH TIME: 1748520290.336002
[05/29 08:04:50  15960s] Cell Context Constraint Violation:	94    [edges = 94]
[05/29 08:04:50  15960s] *info: Placed = 5737          
[05/29 08:04:50  15960s] *info: Unplaced = 0           
[05/29 08:04:50  15960s] Placement Density:96.74%(10722/11082)
[05/29 08:04:50  15960s] Placement Density (including fixed std cells):96.74%(10722/11082)
[05/29 08:04:50  15960s] Cell TOP LLGs are deleted
[05/29 08:04:50  15960s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:04:50  15960s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:50  15960s] # Resetting pin-track-align track data.
[05/29 08:04:50  15960s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:50  15960s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:04:50  15960s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5142.6M)
[05/29 08:04:50  15960s] OPERPROF: Finished checkPlace at level 1, CPU:0.600, REAL:0.598, MEM:5142.6M, EPOCH TIME: 1748520290.363739
[05/29 08:04:50  15960s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:06:16  15977s] <CMD> deleteFiller
[05/29 08:06:16  15977s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:5142.6M, EPOCH TIME: 1748520376.250840
[05/29 08:06:16  15977s] Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/29 08:06:16  15977s] Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/29 08:06:16  15977s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/29 08:06:16  15977s] Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/29 08:06:16  15977s] Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/29 08:06:16  15977s] Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/29 08:06:16  15977s] Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/29 08:06:16  15977s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/29 08:06:16  15977s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/29 08:06:16  15977s] Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/29 08:06:16  15977s] Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/29 08:06:16  15977s] Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/29 08:06:16  15977s] Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/29 08:06:16  15977s] Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/29 08:06:16  15977s] Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/29 08:06:16  15977s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/29 08:06:16  15977s] Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/29 08:06:16  15977s] Deleted 15 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/29 08:06:16  15977s] Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/29 08:06:16  15977s] Deleted 348 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/29 08:06:16  15977s] Total physical insts deleted = 1961.
[05/29 08:06:16  15977s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.020, REAL:0.018, MEM:5142.6M, EPOCH TIME: 1748520376.268958
[05/29 08:06:22  15978s] <CMD> checkPlace -prefix FILLER
[05/29 08:06:22  15978s] 
[05/29 08:06:22  15978s] Usage: checkPlace [-help] [<violationReportFileName>] [-clearMarker] [-honorPrerouteForFiller]
[05/29 08:06:22  15978s]                   [-ignoreFillerInUtil] [-ignoreOutOfCore] [-inst <string>] [-ioPinBlockage]
[05/29 08:06:22  15978s]                   [-macroBlockage] [-noCheckPinAccess] [-noHalo] [-noHardFence] [-noPreplaced]
[05/29 08:06:22  15978s]                   [-selectedOnly]
[05/29 08:06:22  15978s] 
[05/29 08:06:22  15978s] **ERROR: (IMPTCM-48):	"-prefix" is not a legal option for command "checkPlace". Either the current option or an option prior to it is not specified correctly.

[05/29 08:06:38  15981s] <CMD> addFiller -prefix FILLER
[05/29 08:06:38  15981s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/29 08:06:38  15981s] Type 'man IMPSP-5217' for more detail.
[05/29 08:06:38  15981s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[05/29 08:06:38  15981s] 
[05/29 08:06:38  15981s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:5142.6M, EPOCH TIME: 1748520398.513242
[05/29 08:06:38  15981s] INFO: Restore Filler Flow is ON!
[05/29 08:06:38  15981s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:5142.6M, EPOCH TIME: 1748520398.514385
[05/29 08:06:38  15981s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5142.6M, EPOCH TIME: 1748520398.514536
[05/29 08:06:38  15981s] Processing tracks to init pin-track alignment.
[05/29 08:06:38  15981s] z: 1, totalTracks: 1
[05/29 08:06:38  15981s] z: 3, totalTracks: 1
[05/29 08:06:38  15981s] z: 5, totalTracks: 1
[05/29 08:06:38  15981s] z: 7, totalTracks: 1
[05/29 08:06:38  15981s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/29 08:06:38  15981s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/29 08:06:38  15981s] Initializing Route Infrastructure for color support ...
[05/29 08:06:38  15981s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.515073
[05/29 08:06:38  15981s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.006, MEM:5142.6M, EPOCH TIME: 1748520398.521318
[05/29 08:06:38  15981s] Route Infrastructure Initialized for color support successfully.
[05/29 08:06:38  15981s] Cell TOP LLGs are deleted
[05/29 08:06:38  15981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:38  15981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:38  15981s] # Building TOP llgBox search-tree.
[05/29 08:06:38  15981s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:06:38  15981s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.540095
[05/29 08:06:38  15981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:38  15981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:38  15981s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5142.6M, EPOCH TIME: 1748520398.540690
[05/29 08:06:38  15981s] Max number of tech site patterns supported in site array is 256.
[05/29 08:06:38  15981s] Core basic site is GF22_DST
[05/29 08:06:38  15981s] Processing tracks to init pin-track alignment.
[05/29 08:06:38  15981s] z: 1, totalTracks: 1
[05/29 08:06:38  15981s] z: 3, totalTracks: 1
[05/29 08:06:38  15981s] z: 5, totalTracks: 1
[05/29 08:06:38  15981s] z: 7, totalTracks: 1
[05/29 08:06:38  15981s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:06:38  15981s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:06:38  15981s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:06:38  15981s] SiteArray: use 995,328 bytes
[05/29 08:06:38  15981s] SiteArray: current memory after site array memory allocation 5142.6M
[05/29 08:06:38  15981s] SiteArray: FP blocked sites are writable
[05/29 08:06:38  15981s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:06:38  15981s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5142.6M, EPOCH TIME: 1748520398.737706
[05/29 08:06:38  15981s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:06:38  15981s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.020, REAL:0.014, MEM:5142.6M, EPOCH TIME: 1748520398.751508
[05/29 08:06:38  15981s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:06:38  15981s] Atter site array init, number of instance map data is 0.
[05/29 08:06:38  15981s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.280, REAL:0.286, MEM:5142.6M, EPOCH TIME: 1748520398.826478
[05/29 08:06:38  15981s] 
[05/29 08:06:38  15981s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:06:38  15981s] 
[05/29 08:06:38  15981s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:06:38  15981s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.280, REAL:0.289, MEM:5142.6M, EPOCH TIME: 1748520398.828938
[05/29 08:06:38  15981s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.829081
[05/29 08:06:38  15981s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5142.6M, EPOCH TIME: 1748520398.829440
[05/29 08:06:38  15981s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5142.6MB).
[05/29 08:06:38  15981s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.320, REAL:0.316, MEM:5142.6M, EPOCH TIME: 1748520398.830358
[05/29 08:06:38  15981s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.320, REAL:0.316, MEM:5142.6M, EPOCH TIME: 1748520398.830438
[05/29 08:06:38  15981s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5142.6M, EPOCH TIME: 1748520398.830502
[05/29 08:06:38  15981s]   Signal wire search tree: 58833 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:06:38  15981s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.018, MEM:5142.6M, EPOCH TIME: 1748520398.848975
[05/29 08:06:38  15981s] Restore filler instances time, CPU:0.070s,REAL:0.071s.
[05/29 08:06:38  15981s] *INFO: Total 1914 filler insts restored.
[05/29 08:06:38  15981s] For 1914 new insts, OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5142.6M, EPOCH TIME: 1748520398.934575
[05/29 08:06:38  15981s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5142.6M, EPOCH TIME: 1748520398.934697
[05/29 08:06:38  15981s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5142.6M, EPOCH TIME: 1748520398.945340
[05/29 08:06:38  15981s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5142.6M, EPOCH TIME: 1748520398.945450
[05/29 08:06:38  15981s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.948121
[05/29 08:06:38  15981s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5142.6M, EPOCH TIME: 1748520398.948311
[05/29 08:06:38  15981s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.948395
[05/29 08:06:38  15981s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5142.6M, EPOCH TIME: 1748520398.948490
[05/29 08:06:38  15981s] AddFiller init all instances time CPU:0.000, REAL:0.001
[05/29 08:06:38  15981s] AddFiller main function time CPU:0.020, REAL:0.038
[05/29 08:06:38  15981s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:06:38  15981s] *INFO: Adding fillers to top-module.
[05/29 08:06:38  15981s] *INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/29 08:06:38  15981s] *INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/29 08:06:38  15981s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.070, REAL:0.039, MEM:5142.6M, EPOCH TIME: 1748520398.987795
[05/29 08:06:38  15981s] *INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[05/29 08:06:38  15981s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.070, REAL:0.040, MEM:5142.6M, EPOCH TIME: 1748520398.987986
[05/29 08:06:38  15981s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.988074
[05/29 08:06:38  15981s] For 0 new insts, *** Applied 0 GNC rules.
[05/29 08:06:38  15981s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5142.6M, EPOCH TIME: 1748520398.988345
[05/29 08:06:38  15981s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.070, REAL:0.043, MEM:5142.6M, EPOCH TIME: 1748520398.988445
[05/29 08:06:38  15981s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.070, REAL:0.043, MEM:5142.6M, EPOCH TIME: 1748520398.988515
[05/29 08:06:38  15981s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/29 08:06:38  15981s] *INFO: Second pass addFiller without DRC checking.
[05/29 08:06:38  15981s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5142.6M, EPOCH TIME: 1748520398.988648
[05/29 08:06:38  15981s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5142.6M, EPOCH TIME: 1748520398.988720
[05/29 08:06:38  15981s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.988820
[05/29 08:06:38  15981s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5142.6M, EPOCH TIME: 1748520398.989032
[05/29 08:06:38  15981s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5142.6M, EPOCH TIME: 1748520398.989110
[05/29 08:06:38  15981s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5142.6M, EPOCH TIME: 1748520398.989215
[05/29 08:06:38  15981s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/29 08:06:39  15981s] AddFiller main function time CPU:0.006, REAL:0.013
[05/29 08:06:39  15981s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:06:39  15981s] *INFO: Adding fillers to top-module.
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/29 08:06:39  15981s] *INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/29 08:06:39  15981s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.020, REAL:0.014, MEM:5142.6M, EPOCH TIME: 1748520399.002980
[05/29 08:06:39  15981s] *INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/29 08:06:39  15981s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.020, REAL:0.014, MEM:5142.6M, EPOCH TIME: 1748520399.003137
[05/29 08:06:39  15981s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5142.6M, EPOCH TIME: 1748520399.003213
[05/29 08:06:39  15981s] For 47 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5142.6M, EPOCH TIME: 1748520399.003508
[05/29 08:06:39  15981s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.020, REAL:0.015, MEM:5142.6M, EPOCH TIME: 1748520399.003619
[05/29 08:06:39  15981s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.020, REAL:0.015, MEM:5142.6M, EPOCH TIME: 1748520399.003681
[05/29 08:06:39  15981s] Cell Context Constraint Violation:	47
[05/29 08:06:39  15981s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:5142.6M, EPOCH TIME: 1748520399.008691
[05/29 08:06:39  15981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:06:39  15981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:39  15981s] Cell TOP LLGs are deleted
[05/29 08:06:39  15981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:39  15981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:39  15981s] # Resetting pin-track-align track data.
[05/29 08:06:39  15981s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.039, MEM:5137.7M, EPOCH TIME: 1748520399.047284
[05/29 08:06:39  15981s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.570, REAL:0.534, MEM:5137.7M, EPOCH TIME: 1748520399.047400
[05/29 08:06:46  15983s] <CMD> checkPlace
[05/29 08:06:46  15983s] OPERPROF: Starting checkPlace at level 1, MEM:5141.7M, EPOCH TIME: 1748520406.099101
[05/29 08:06:46  15983s] Processing tracks to init pin-track alignment.
[05/29 08:06:46  15983s] z: 1, totalTracks: 1
[05/29 08:06:46  15983s] z: 3, totalTracks: 1
[05/29 08:06:46  15983s] z: 5, totalTracks: 1
[05/29 08:06:46  15983s] z: 7, totalTracks: 1
[05/29 08:06:46  15983s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:06:46  15983s] #spOpts: rpCkHalo=4 
[05/29 08:06:46  15983s] Initializing Route Infrastructure for color support ...
[05/29 08:06:46  15983s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5141.7M, EPOCH TIME: 1748520406.100286
[05/29 08:06:46  15983s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:5141.7M, EPOCH TIME: 1748520406.105666
[05/29 08:06:46  15983s] Route Infrastructure Initialized for color support successfully.
[05/29 08:06:46  15983s] Cell TOP LLGs are deleted
[05/29 08:06:46  15983s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:46  15983s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:46  15983s] # Building TOP llgBox search-tree.
[05/29 08:06:46  15983s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:06:46  15983s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5141.7M, EPOCH TIME: 1748520406.116697
[05/29 08:06:46  15983s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:46  15983s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:46  15983s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5141.7M, EPOCH TIME: 1748520406.117324
[05/29 08:06:46  15983s] Max number of tech site patterns supported in site array is 256.
[05/29 08:06:46  15983s] Core basic site is GF22_DST
[05/29 08:06:46  15983s] Processing tracks to init pin-track alignment.
[05/29 08:06:46  15983s] z: 1, totalTracks: 1
[05/29 08:06:46  15983s] z: 3, totalTracks: 1
[05/29 08:06:46  15983s] z: 5, totalTracks: 1
[05/29 08:06:46  15983s] z: 7, totalTracks: 1
[05/29 08:06:46  15983s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:06:46  15983s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 08:06:46  15983s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:06:46  15983s] SiteArray: use 995,328 bytes
[05/29 08:06:46  15983s] SiteArray: current memory after site array memory allocation 5142.7M
[05/29 08:06:46  15983s] SiteArray: FP blocked sites are writable
[05/29 08:06:46  15983s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:06:46  15983s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5142.7M, EPOCH TIME: 1748520406.297122
[05/29 08:06:46  15983s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:06:46  15983s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:5142.7M, EPOCH TIME: 1748520406.310867
[05/29 08:06:46  15983s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:06:46  15983s] Atter site array init, number of instance map data is 0.
[05/29 08:06:46  15983s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.260, REAL:0.262, MEM:5142.7M, EPOCH TIME: 1748520406.379456
[05/29 08:06:46  15983s] 
[05/29 08:06:46  15983s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:06:46  15983s] 
[05/29 08:06:46  15983s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:06:46  15983s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.264, MEM:5142.7M, EPOCH TIME: 1748520406.380759
[05/29 08:06:46  15983s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5142.7M, EPOCH TIME: 1748520406.383037
[05/29 08:06:46  15983s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:06:46  15983s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.003, MEM:5142.7M, EPOCH TIME: 1748520406.385916
[05/29 08:06:46  15983s] Begin checking placement ... (start mem=5141.7M, init mem=5142.7M)
[05/29 08:06:46  15983s] Begin checking exclusive groups violation ...
[05/29 08:06:46  15983s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:06:46  15983s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:06:46  15983s] 
[05/29 08:06:46  15983s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:06:46  15983s] 
[05/29 08:06:46  15983s] ...checkPlace normal is done!
[05/29 08:06:46  15983s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5142.7M, EPOCH TIME: 1748520406.719615
[05/29 08:06:46  15983s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:5142.7M, EPOCH TIME: 1748520406.724776
[05/29 08:06:46  15983s] Cell Context Constraint Violation:	94    [edges = 94]
[05/29 08:06:46  15983s] *info: Placed = 5737          
[05/29 08:06:46  15983s] *info: Unplaced = 0           
[05/29 08:06:46  15983s] Placement Density:96.74%(10722/11082)
[05/29 08:06:46  15983s] Placement Density (including fixed std cells):96.74%(10722/11082)
[05/29 08:06:46  15983s] Cell TOP LLGs are deleted
[05/29 08:06:46  15983s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:06:46  15983s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:46  15983s] # Resetting pin-track-align track data.
[05/29 08:06:46  15983s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:46  15983s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:06:46  15983s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5142.7M)
[05/29 08:06:46  15983s] OPERPROF: Finished checkPlace at level 1, CPU:0.650, REAL:0.653, MEM:5142.7M, EPOCH TIME: 1748520406.751830
[05/29 08:06:46  15983s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:07:35  15992s] <CMD> deleteFiller
[05/29 08:07:35  15992s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:5142.7M, EPOCH TIME: 1748520455.866495
[05/29 08:07:35  15992s] Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
[05/29 08:07:35  15992s] Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
[05/29 08:07:35  15992s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
[05/29 08:07:35  15992s] Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
[05/29 08:07:35  15992s] Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
[05/29 08:07:35  15992s] Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
[05/29 08:07:35  15992s] Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
[05/29 08:07:35  15992s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
[05/29 08:07:35  15992s] Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
[05/29 08:07:35  15992s] Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
[05/29 08:07:35  15992s] Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
[05/29 08:07:35  15992s] Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
[05/29 08:07:35  15992s] Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
[05/29 08:07:35  15992s] Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
[05/29 08:07:35  15992s] Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
[05/29 08:07:35  15992s] Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
[05/29 08:07:35  15992s] Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
[05/29 08:07:35  15992s] Deleted 15 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
[05/29 08:07:35  15992s] Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
[05/29 08:07:35  15992s] Deleted 348 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
[05/29 08:07:35  15992s] Total physical insts deleted = 1961.
[05/29 08:07:35  15992s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.020, REAL:0.020, MEM:5142.7M, EPOCH TIME: 1748520455.886285
[05/29 08:08:20  16001s] <CMD> addFiller
[05/29 08:08:20  16001s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/29 08:08:20  16001s] Type 'man IMPSP-5217' for more detail.
[05/29 08:08:20  16001s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[05/29 08:08:20  16001s] 
[05/29 08:08:20  16001s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:5142.7M, EPOCH TIME: 1748520500.400087
[05/29 08:08:20  16001s] INFO: Restore Filler Flow is ON!
[05/29 08:08:20  16001s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:5142.7M, EPOCH TIME: 1748520500.401625
[05/29 08:08:20  16001s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5142.7M, EPOCH TIME: 1748520500.401844
[05/29 08:08:20  16001s] Processing tracks to init pin-track alignment.
[05/29 08:08:20  16001s] z: 1, totalTracks: 1
[05/29 08:08:20  16001s] z: 3, totalTracks: 1
[05/29 08:08:20  16001s] z: 5, totalTracks: 1
[05/29 08:08:20  16001s] z: 7, totalTracks: 1
[05/29 08:08:20  16001s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/29 08:08:20  16001s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/29 08:08:20  16001s] Initializing Route Infrastructure for color support ...
[05/29 08:08:20  16001s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.402492
[05/29 08:08:20  16001s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.009, MEM:5142.7M, EPOCH TIME: 1748520500.411116
[05/29 08:08:20  16001s] Route Infrastructure Initialized for color support successfully.
[05/29 08:08:20  16001s] Cell TOP LLGs are deleted
[05/29 08:08:20  16001s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:20  16001s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:20  16001s] # Building TOP llgBox search-tree.
[05/29 08:08:20  16001s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:08:20  16001s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.431090
[05/29 08:08:20  16001s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:20  16001s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:20  16001s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5142.7M, EPOCH TIME: 1748520500.431905
[05/29 08:08:20  16001s] Max number of tech site patterns supported in site array is 256.
[05/29 08:08:20  16001s] Core basic site is GF22_DST
[05/29 08:08:20  16001s] Processing tracks to init pin-track alignment.
[05/29 08:08:20  16001s] z: 1, totalTracks: 1
[05/29 08:08:20  16001s] z: 3, totalTracks: 1
[05/29 08:08:20  16001s] z: 5, totalTracks: 1
[05/29 08:08:20  16001s] z: 7, totalTracks: 1
[05/29 08:08:20  16001s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:08:20  16001s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:08:20  16001s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:08:20  16001s] SiteArray: use 995,328 bytes
[05/29 08:08:20  16001s] SiteArray: current memory after site array memory allocation 5142.7M
[05/29 08:08:20  16001s] SiteArray: FP blocked sites are writable
[05/29 08:08:20  16001s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:08:20  16001s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5142.7M, EPOCH TIME: 1748520500.694249
[05/29 08:08:20  16001s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:08:20  16001s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.015, MEM:5142.7M, EPOCH TIME: 1748520500.709340
[05/29 08:08:20  16001s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:08:20  16001s] Atter site array init, number of instance map data is 0.
[05/29 08:08:20  16001s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.360, REAL:0.356, MEM:5142.7M, EPOCH TIME: 1748520500.788277
[05/29 08:08:20  16001s] 
[05/29 08:08:20  16001s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:08:20  16001s] 
[05/29 08:08:20  16001s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:08:20  16001s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.360, REAL:0.360, MEM:5142.7M, EPOCH TIME: 1748520500.790934
[05/29 08:08:20  16001s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.791035
[05/29 08:08:20  16001s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5142.7M, EPOCH TIME: 1748520500.791318
[05/29 08:08:20  16001s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=5142.7MB).
[05/29 08:08:20  16001s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.390, REAL:0.390, MEM:5142.7M, EPOCH TIME: 1748520500.792282
[05/29 08:08:20  16001s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.390, REAL:0.391, MEM:5142.7M, EPOCH TIME: 1748520500.792345
[05/29 08:08:20  16001s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5142.7M, EPOCH TIME: 1748520500.792438
[05/29 08:08:20  16001s]   Signal wire search tree: 58833 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:08:20  16001s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.020, REAL:0.020, MEM:5142.7M, EPOCH TIME: 1748520500.812701
[05/29 08:08:20  16001s] Restore filler instances time, CPU:0.070s,REAL:0.073s.
[05/29 08:08:20  16001s] *INFO: Total 1914 filler insts restored.
[05/29 08:08:20  16001s] For 1914 new insts, OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5142.7M, EPOCH TIME: 1748520500.902459
[05/29 08:08:20  16001s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5142.7M, EPOCH TIME: 1748520500.902615
[05/29 08:08:20  16001s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5142.7M, EPOCH TIME: 1748520500.915152
[05/29 08:08:20  16001s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5142.7M, EPOCH TIME: 1748520500.915270
[05/29 08:08:20  16001s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.918108
[05/29 08:08:20  16001s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5142.7M, EPOCH TIME: 1748520500.918315
[05/29 08:08:20  16001s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.918406
[05/29 08:08:20  16001s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5142.7M, EPOCH TIME: 1748520500.918580
[05/29 08:08:20  16001s] AddFiller init all instances time CPU:0.000, REAL:0.001
[05/29 08:08:20  16002s] AddFiller main function time CPU:0.023, REAL:0.042
[05/29 08:08:20  16002s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:08:20  16002s] *INFO: Adding fillers to top-module.
[05/29 08:08:20  16002s] *INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
[05/29 08:08:20  16002s] *INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[05/29 08:08:20  16002s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.060, REAL:0.043, MEM:5142.7M, EPOCH TIME: 1748520500.962049
[05/29 08:08:20  16002s] *INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[05/29 08:08:20  16002s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.060, REAL:0.044, MEM:5142.7M, EPOCH TIME: 1748520500.962232
[05/29 08:08:20  16002s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.962311
[05/29 08:08:20  16002s] For 0 new insts, *** Applied 0 GNC rules.
[05/29 08:08:20  16002s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5142.7M, EPOCH TIME: 1748520500.962690
[05/29 08:08:20  16002s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.060, REAL:0.048, MEM:5142.7M, EPOCH TIME: 1748520500.962782
[05/29 08:08:20  16002s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.060, REAL:0.048, MEM:5142.7M, EPOCH TIME: 1748520500.962842
[05/29 08:08:20  16002s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/29 08:08:20  16002s] *INFO: Second pass addFiller without DRC checking.
[05/29 08:08:20  16002s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:5142.7M, EPOCH TIME: 1748520500.962932
[05/29 08:08:20  16002s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:5142.7M, EPOCH TIME: 1748520500.962993
[05/29 08:08:20  16002s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.963086
[05/29 08:08:20  16002s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:5142.7M, EPOCH TIME: 1748520500.963344
[05/29 08:08:20  16002s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.963434
[05/29 08:08:20  16002s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:5142.7M, EPOCH TIME: 1748520500.963534
[05/29 08:08:20  16002s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/29 08:08:20  16002s] AddFiller main function time CPU:0.012, REAL:0.021
[05/29 08:08:20  16002s] Filler instance commit time CPU:0.000, REAL:0.000
[05/29 08:08:20  16002s] *INFO: Adding fillers to top-module.
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
[05/29 08:08:20  16002s] *INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
[05/29 08:08:20  16002s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.030, REAL:0.022, MEM:5142.7M, EPOCH TIME: 1748520500.985615
[05/29 08:08:20  16002s] *INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[05/29 08:08:20  16002s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.030, REAL:0.022, MEM:5142.7M, EPOCH TIME: 1748520500.985812
[05/29 08:08:20  16002s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:5142.7M, EPOCH TIME: 1748520500.985904
[05/29 08:08:20  16002s] For 47 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:5142.7M, EPOCH TIME: 1748520500.986244
[05/29 08:08:20  16002s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.030, REAL:0.023, MEM:5142.7M, EPOCH TIME: 1748520500.986336
[05/29 08:08:20  16002s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.030, REAL:0.023, MEM:5142.7M, EPOCH TIME: 1748520500.986420
[05/29 08:08:20  16002s] Cell Context Constraint Violation:	47
[05/29 08:08:20  16002s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:5142.7M, EPOCH TIME: 1748520500.992762
[05/29 08:08:20  16002s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:08:20  16002s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:21  16002s] Cell TOP LLGs are deleted
[05/29 08:08:21  16002s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:21  16002s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:21  16002s] # Resetting pin-track-align track data.
[05/29 08:08:21  16002s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.043, MEM:5136.7M, EPOCH TIME: 1748520501.035590
[05/29 08:08:21  16002s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.660, REAL:0.636, MEM:5136.7M, EPOCH TIME: 1748520501.035724
[05/29 08:08:26  16003s] <CMD> verify_drc
[05/29 08:08:26  16003s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 08:08:26  16003s]  *** Starting Verify DRC (MEM: 5140.8) ***
[05/29 08:08:26  16003s] 
[05/29 08:08:26  16003s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:08:26  16003s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:08:26  16003s]   VERIFY DRC ...... Starting Verification
[05/29 08:08:26  16003s]   VERIFY DRC ...... Initializing
[05/29 08:08:26  16003s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 08:08:26  16003s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 08:08:26  16003s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 08:08:26  16003s]   VERIFY DRC ...... Using new threading
[05/29 08:08:26  16003s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 08:08:26  16003s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:08:26  16003s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 08:08:27  16003s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 08:08:27  16003s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 08:08:27  16003s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 08:08:27  16003s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 08:08:27  16004s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 08:08:27  16004s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 08:08:27  16004s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 08:08:27  16004s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 08:08:28  16004s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 08:08:28  16004s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 08:08:28  16004s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 08:08:28  16004s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 08:08:28  16005s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 08:08:29  16005s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 08:08:29  16005s]   VERIFY DRC ...... Using new threading
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 08:08:29  16005s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:08:29  16005s] 
[05/29 08:08:29  16005s]   Verification Complete : 35 Viols.
[05/29 08:08:29  16005s] 
[05/29 08:08:29  16005s]  Violation Summary By Layer and Type:
[05/29 08:08:29  16005s] 
[05/29 08:08:29  16005s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 08:08:29  16005s] 	M1           23        5        2        0        1        0       31
[05/29 08:08:29  16005s] 	V1            0        0        0        2        0        1        3
[05/29 08:08:29  16005s] 	M2            0        1        0        0        0        0        1
[05/29 08:08:29  16005s] 	Totals       23        6        2        2        1        1       35
[05/29 08:08:29  16005s] 
[05/29 08:08:29  16005s]  *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 08:08:29  16005s] 
[05/29 08:08:29  16005s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:08:32  16006s] <CMD> checkPlace
[05/29 08:08:32  16006s] OPERPROF: Starting checkPlace at level 1, MEM:5412.9M, EPOCH TIME: 1748520512.024715
[05/29 08:08:32  16006s] Processing tracks to init pin-track alignment.
[05/29 08:08:32  16006s] z: 1, totalTracks: 1
[05/29 08:08:32  16006s] z: 3, totalTracks: 1
[05/29 08:08:32  16006s] z: 5, totalTracks: 1
[05/29 08:08:32  16006s] z: 7, totalTracks: 1
[05/29 08:08:32  16006s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:08:32  16006s] #spOpts: rpCkHalo=4 
[05/29 08:08:32  16006s] Initializing Route Infrastructure for color support ...
[05/29 08:08:32  16006s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5412.9M, EPOCH TIME: 1748520512.026012
[05/29 08:08:32  16006s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.011, MEM:5412.9M, EPOCH TIME: 1748520512.037059
[05/29 08:08:32  16006s] Route Infrastructure Initialized for color support successfully.
[05/29 08:08:32  16006s] Cell TOP LLGs are deleted
[05/29 08:08:32  16006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:32  16006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:32  16006s] # Building TOP llgBox search-tree.
[05/29 08:08:32  16006s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:08:32  16006s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5412.9M, EPOCH TIME: 1748520512.057953
[05/29 08:08:32  16006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:32  16006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:32  16006s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5412.9M, EPOCH TIME: 1748520512.058725
[05/29 08:08:32  16006s] Max number of tech site patterns supported in site array is 256.
[05/29 08:08:32  16006s] Core basic site is GF22_DST
[05/29 08:08:32  16006s] Processing tracks to init pin-track alignment.
[05/29 08:08:32  16006s] z: 1, totalTracks: 1
[05/29 08:08:32  16006s] z: 3, totalTracks: 1
[05/29 08:08:32  16006s] z: 5, totalTracks: 1
[05/29 08:08:32  16006s] z: 7, totalTracks: 1
[05/29 08:08:32  16006s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:08:32  16006s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 08:08:32  16006s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:08:32  16006s] SiteArray: use 995,328 bytes
[05/29 08:08:32  16006s] SiteArray: current memory after site array memory allocation 5413.8M
[05/29 08:08:32  16006s] SiteArray: FP blocked sites are writable
[05/29 08:08:32  16006s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:08:32  16006s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5413.8M, EPOCH TIME: 1748520512.245118
[05/29 08:08:32  16006s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:08:32  16006s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:5413.8M, EPOCH TIME: 1748520512.259127
[05/29 08:08:32  16006s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:08:32  16006s] Atter site array init, number of instance map data is 0.
[05/29 08:08:32  16006s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.271, MEM:5413.8M, EPOCH TIME: 1748520512.329944
[05/29 08:08:32  16006s] 
[05/29 08:08:32  16006s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:08:32  16006s] 
[05/29 08:08:32  16006s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:08:32  16006s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.273, MEM:5413.8M, EPOCH TIME: 1748520512.331320
[05/29 08:08:32  16006s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5413.8M, EPOCH TIME: 1748520512.333688
[05/29 08:08:32  16006s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:08:32  16006s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.003, MEM:5413.8M, EPOCH TIME: 1748520512.336443
[05/29 08:08:32  16006s] Begin checking placement ... (start mem=5412.9M, init mem=5413.8M)
[05/29 08:08:32  16006s] Begin checking exclusive groups violation ...
[05/29 08:08:32  16006s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:08:32  16006s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:08:32  16006s] 
[05/29 08:08:32  16006s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:08:32  16007s] 
[05/29 08:08:32  16007s] ...checkPlace normal is done!
[05/29 08:08:32  16007s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5413.8M, EPOCH TIME: 1748520512.662720
[05/29 08:08:32  16007s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:5413.8M, EPOCH TIME: 1748520512.667817
[05/29 08:08:32  16007s] Cell Context Constraint Violation:	94    [edges = 94]
[05/29 08:08:32  16007s] *info: Placed = 5737          
[05/29 08:08:32  16007s] *info: Unplaced = 0           
[05/29 08:08:32  16007s] Placement Density:96.74%(10722/11082)
[05/29 08:08:32  16007s] Placement Density (including fixed std cells):96.74%(10722/11082)
[05/29 08:08:32  16007s] Cell TOP LLGs are deleted
[05/29 08:08:32  16007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5737).
[05/29 08:08:32  16007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:32  16007s] # Resetting pin-track-align track data.
[05/29 08:08:32  16007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:32  16007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:32  16007s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5413.8M)
[05/29 08:08:32  16007s] OPERPROF: Finished checkPlace at level 1, CPU:0.670, REAL:0.672, MEM:5413.8M, EPOCH TIME: 1748520512.696647
[05/29 08:08:32  16007s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:08:46  16009s] <CMD> addFiller -fixDRC
[05/29 08:08:46  16009s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/29 08:08:46  16009s] Type 'man IMPSP-5217' for more detail.
[05/29 08:08:46  16009s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:5413.8M, EPOCH TIME: 1748520526.708133
[05/29 08:08:46  16009s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5413.8M, EPOCH TIME: 1748520526.708791
[05/29 08:08:46  16009s] Processing tracks to init pin-track alignment.
[05/29 08:08:46  16009s] z: 1, totalTracks: 1
[05/29 08:08:46  16009s] z: 3, totalTracks: 1
[05/29 08:08:46  16009s] z: 5, totalTracks: 1
[05/29 08:08:46  16009s] z: 7, totalTracks: 1
[05/29 08:08:46  16009s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/29 08:08:46  16009s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/29 08:08:46  16009s] Initializing Route Infrastructure for color support ...
[05/29 08:08:46  16009s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:5413.8M, EPOCH TIME: 1748520526.709394
[05/29 08:08:46  16009s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.008, MEM:5413.8M, EPOCH TIME: 1748520526.716950
[05/29 08:08:46  16009s] Route Infrastructure Initialized for color support successfully.
[05/29 08:08:46  16009s] Cell TOP LLGs are deleted
[05/29 08:08:46  16009s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:46  16009s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:46  16009s] # Building TOP llgBox search-tree.
[05/29 08:08:46  16009s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:08:46  16009s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5413.8M, EPOCH TIME: 1748520526.731025
[05/29 08:08:46  16009s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:46  16009s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:46  16009s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:5413.8M, EPOCH TIME: 1748520526.731712
[05/29 08:08:46  16009s] Max number of tech site patterns supported in site array is 256.
[05/29 08:08:46  16009s] Core basic site is GF22_DST
[05/29 08:08:46  16009s] Processing tracks to init pin-track alignment.
[05/29 08:08:46  16009s] z: 1, totalTracks: 1
[05/29 08:08:46  16009s] z: 3, totalTracks: 1
[05/29 08:08:46  16009s] z: 5, totalTracks: 1
[05/29 08:08:46  16009s] z: 7, totalTracks: 1
[05/29 08:08:46  16010s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:08:46  16010s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:08:46  16010s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:08:46  16010s] SiteArray: use 995,328 bytes
[05/29 08:08:46  16010s] SiteArray: current memory after site array memory allocation 5413.8M
[05/29 08:08:46  16010s] SiteArray: FP blocked sites are writable
[05/29 08:08:46  16010s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:08:46  16010s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:5413.8M, EPOCH TIME: 1748520526.930691
[05/29 08:08:46  16010s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:08:46  16010s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.010, REAL:0.016, MEM:5413.8M, EPOCH TIME: 1748520526.946195
[05/29 08:08:47  16010s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:08:47  16010s] Atter site array init, number of instance map data is 0.
[05/29 08:08:47  16010s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.290, REAL:0.286, MEM:5413.8M, EPOCH TIME: 1748520527.018030
[05/29 08:08:47  16010s] 
[05/29 08:08:47  16010s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:08:47  16010s] 
[05/29 08:08:47  16010s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:08:47  16010s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.290, REAL:0.290, MEM:5413.8M, EPOCH TIME: 1748520527.021261
[05/29 08:08:47  16010s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5413.8M, EPOCH TIME: 1748520527.021360
[05/29 08:08:47  16010s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5413.8M, EPOCH TIME: 1748520527.021664
[05/29 08:08:47  16010s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=5413.8MB).
[05/29 08:08:47  16010s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.315, MEM:5413.8M, EPOCH TIME: 1748520527.023602
[05/29 08:08:47  16010s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.310, REAL:0.316, MEM:5413.8M, EPOCH TIME: 1748520527.023667
[05/29 08:08:47  16010s] OPERPROF: Starting Placement-Init-Reg-Wire-Search-Tree at level 1, MEM:5413.8M, EPOCH TIME: 1748520527.023729
[05/29 08:08:47  16010s]   Signal wire search tree: 58833 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:08:47  16010s] OPERPROF: Finished Placement-Init-Reg-Wire-Search-Tree at level 1, CPU:0.020, REAL:0.018, MEM:5413.8M, EPOCH TIME: 1748520527.042210
[05/29 08:08:47  16010s] OPERPROF: Starting Fix-Filler-Violations at level 1, MEM:5413.8M, EPOCH TIME: 1748520527.063155
[05/29 08:08:47  16010s] For 4 new insts, OPERPROF: Finished Fix-Filler-Violations at level 1, CPU:0.010, REAL:0.007, MEM:5413.8M, EPOCH TIME: 1748520527.069977
[05/29 08:08:47  16010s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5413.8M, EPOCH TIME: 1748520527.070861
[05/29 08:08:47  16010s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5690).
[05/29 08:08:47  16010s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:47  16010s] Cell TOP LLGs are deleted
[05/29 08:08:47  16010s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:47  16010s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:08:47  16010s] # Resetting pin-track-align track data.
[05/29 08:08:47  16010s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.040, REAL:0.042, MEM:5136.9M, EPOCH TIME: 1748520527.112669
[05/29 08:08:47  16010s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:09:02  16013s] <CMD> checkPlace
[05/29 08:09:02  16013s] OPERPROF: Starting checkPlace at level 1, MEM:5140.9M, EPOCH TIME: 1748520542.528950
[05/29 08:09:02  16013s] Processing tracks to init pin-track alignment.
[05/29 08:09:02  16013s] z: 1, totalTracks: 1
[05/29 08:09:02  16013s] z: 3, totalTracks: 1
[05/29 08:09:02  16013s] z: 5, totalTracks: 1
[05/29 08:09:02  16013s] z: 7, totalTracks: 1
[05/29 08:09:02  16013s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:09:02  16013s] #spOpts: rpCkHalo=4 
[05/29 08:09:02  16013s] Initializing Route Infrastructure for color support ...
[05/29 08:09:02  16013s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5140.9M, EPOCH TIME: 1748520542.530281
[05/29 08:09:02  16013s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.010, MEM:5140.9M, EPOCH TIME: 1748520542.540615
[05/29 08:09:02  16013s] Route Infrastructure Initialized for color support successfully.
[05/29 08:09:02  16013s] Cell TOP LLGs are deleted
[05/29 08:09:02  16013s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:09:02  16013s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:09:02  16013s] # Building TOP llgBox search-tree.
[05/29 08:09:02  16013s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:09:02  16013s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5140.9M, EPOCH TIME: 1748520542.553108
[05/29 08:09:02  16013s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:09:02  16013s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:09:02  16013s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5140.9M, EPOCH TIME: 1748520542.553751
[05/29 08:09:02  16013s] Max number of tech site patterns supported in site array is 256.
[05/29 08:09:02  16013s] Core basic site is GF22_DST
[05/29 08:09:02  16013s] Processing tracks to init pin-track alignment.
[05/29 08:09:02  16013s] z: 1, totalTracks: 1
[05/29 08:09:02  16013s] z: 3, totalTracks: 1
[05/29 08:09:02  16013s] z: 5, totalTracks: 1
[05/29 08:09:02  16013s] z: 7, totalTracks: 1
[05/29 08:09:02  16013s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:09:02  16013s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 08:09:02  16013s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:09:02  16013s] SiteArray: use 995,328 bytes
[05/29 08:09:02  16013s] SiteArray: current memory after site array memory allocation 5141.9M
[05/29 08:09:02  16013s] SiteArray: FP blocked sites are writable
[05/29 08:09:02  16013s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:09:02  16013s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5141.9M, EPOCH TIME: 1748520542.741713
[05/29 08:09:02  16013s] Process 59310 wires and vias for routing blockage analysis
[05/29 08:09:02  16013s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.016, MEM:5141.9M, EPOCH TIME: 1748520542.757424
[05/29 08:09:02  16013s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:09:02  16013s] Atter site array init, number of instance map data is 0.
[05/29 08:09:02  16013s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.270, REAL:0.276, MEM:5141.9M, EPOCH TIME: 1748520542.829836
[05/29 08:09:02  16013s] 
[05/29 08:09:02  16013s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:09:02  16013s] 
[05/29 08:09:02  16013s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:09:02  16013s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.280, REAL:0.278, MEM:5141.9M, EPOCH TIME: 1748520542.831302
[05/29 08:09:02  16013s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5141.9M, EPOCH TIME: 1748520542.833475
[05/29 08:09:02  16013s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:09:02  16013s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.006, MEM:5141.9M, EPOCH TIME: 1748520542.839702
[05/29 08:09:02  16013s] Begin checking placement ... (start mem=5140.9M, init mem=5141.9M)
[05/29 08:09:02  16013s] Begin checking exclusive groups violation ...
[05/29 08:09:02  16013s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:09:02  16013s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:09:02  16013s] 
[05/29 08:09:02  16013s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:09:03  16013s] 
[05/29 08:09:03  16013s] ...checkPlace normal is done!
[05/29 08:09:03  16013s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5141.9M, EPOCH TIME: 1748520543.118115
[05/29 08:09:03  16013s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.006, MEM:5141.9M, EPOCH TIME: 1748520543.124349
[05/29 08:09:03  16013s] *info: Placed = 5690          
[05/29 08:09:03  16013s] *info: Unplaced = 0           
[05/29 08:09:03  16013s] Placement Density:96.60%(10706/11082)
[05/29 08:09:03  16013s] Placement Density (including fixed std cells):96.60%(10706/11082)
[05/29 08:09:03  16013s] Cell TOP LLGs are deleted
[05/29 08:09:03  16013s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5690).
[05/29 08:09:03  16013s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:09:03  16013s] # Resetting pin-track-align track data.
[05/29 08:09:03  16013s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:09:03  16013s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:09:03  16013s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=5141.9M)
[05/29 08:09:03  16013s] OPERPROF: Finished checkPlace at level 1, CPU:0.630, REAL:0.625, MEM:5141.9M, EPOCH TIME: 1748520543.153961
[05/29 08:09:03  16013s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:09:12  16015s] <CMD> verify_drc
[05/29 08:09:12  16015s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 08:09:12  16015s]  *** Starting Verify DRC (MEM: 5141.9) ***
[05/29 08:09:12  16015s] 
[05/29 08:09:12  16015s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:12  16015s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:12  16015s]   VERIFY DRC ...... Starting Verification
[05/29 08:09:12  16015s]   VERIFY DRC ...... Initializing
[05/29 08:09:12  16015s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 08:09:12  16015s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 08:09:12  16015s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 08:09:12  16015s]   VERIFY DRC ...... Using new threading
[05/29 08:09:12  16015s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 08:09:12  16015s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:09:12  16015s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 08:09:13  16016s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 08:09:14  16017s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 08:09:14  16018s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 08:09:14  16018s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 08:09:14  16018s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 08:09:14  16018s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 08:09:15  16018s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 08:09:15  16018s]   VERIFY DRC ...... Using new threading
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 08:09:15  16018s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:09:15  16018s] 
[05/29 08:09:15  16018s]   Verification Complete : 35 Viols.
[05/29 08:09:15  16018s] 
[05/29 08:09:15  16018s]  Violation Summary By Layer and Type:
[05/29 08:09:15  16018s] 
[05/29 08:09:15  16018s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 08:09:15  16018s] 	M1           23        5        2        0        1        0       31
[05/29 08:09:15  16018s] 	V1            0        0        0        2        0        1        3
[05/29 08:09:15  16018s] 	M2            0        1        0        0        0        0        1
[05/29 08:09:15  16018s] 	Totals       23        6        2        2        1        1       35
[05/29 08:09:15  16018s] 
[05/29 08:09:15  16018s]  *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 08:09:15  16018s] 
[05/29 08:09:15  16018s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:09:53  16025s] <CMD> ecoRoute -target
[05/29 08:09:53  16025s] ### Time Record (ecoRoute) is installed.
[05/29 08:09:53  16025s] **INFO: User settings:
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/29 08:09:53  16025s] setNanoRouteMode -drouteStartIteration                                                    0
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/29 08:09:53  16025s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/29 08:09:53  16025s] setNanoRouteMode -extract_design_signature                                                168848311
[05/29 08:09:53  16025s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/29 08:09:53  16025s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/29 08:09:53  16025s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/29 08:09:53  16025s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/29 08:09:53  16025s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/29 08:09:53  16025s] setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
[05/29 08:09:53  16025s] setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
[05/29 08:09:53  16025s] setNanoRouteMode -route_si_effort                                                         high
[05/29 08:09:53  16025s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/29 08:09:53  16025s] setNanoRouteMode -route_with_si_driven                                                    true
[05/29 08:09:53  16025s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/29 08:09:53  16025s] setNanoRouteMode -route_with_timing_driven                                                true
[05/29 08:09:53  16025s] setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
[05/29 08:09:53  16025s] setDesignMode -powerEffort                                                                high
[05/29 08:09:53  16025s] setDesignMode -process                                                                    22
[05/29 08:09:53  16025s] setDesignMode -propagateActivity                                                          true
[05/29 08:09:53  16025s] 
[05/29 08:09:53  16025s] #% Begin globalDetailRoute (date=05/29 08:09:53, mem=4004.8M)
[05/29 08:09:53  16025s] 
[05/29 08:09:53  16025s] globalDetailRoute -target
[05/29 08:09:53  16025s] 
[05/29 08:09:53  16025s] #Start globalDetailRoute on Thu May 29 08:09:53 2025
[05/29 08:09:53  16025s] #
[05/29 08:09:53  16025s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 08:09:53  16025s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/29 08:09:53  16025s] ### Time Record (globalDetailRoute) is installed.
[05/29 08:09:53  16025s] ### Time Record (Pre Callback) is installed.
[05/29 08:09:53  16025s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/TOP_56484_sMG1Yk.rcdb.d/TOP.rcdb.d': 3490 access done (mem: 5153.961M)
[05/29 08:09:53  16025s] eee: RC Grid memory freed = 66792 (23 X 22 X 11 X 12b)
[05/29 08:09:53  16025s] ### Time Record (Pre Callback) is uninstalled.
[05/29 08:09:53  16025s] ### Time Record (DB Import) is installed.
[05/29 08:09:53  16025s] ### Time Record (Timing Data Generation) is installed.
[05/29 08:09:53  16025s] ### Time Record (Timing Data Generation) is uninstalled.
[05/29 08:09:53  16025s] eee: RC Grid memory allocated = 66792 (23 X 22 X 11 X 12b)
[05/29 08:09:53  16025s] eee: pegSigSF=1.070000
[05/29 08:09:53  16025s] Initializing multi-corner resistance tables ...
[05/29 08:09:53  16025s] eee: Grid unit RC data computation started
[05/29 08:09:53  16025s] eee: Grid unit RC data computation completed
[05/29 08:09:53  16025s] eee: l=1 avDens=0.004181 usedTrk=77.207593 availTrk=18467.246482 sigTrk=77.207593
[05/29 08:09:53  16025s] eee: l=2 avDens=0.041669 usedTrk=320.646112 availTrk=7695.000000 sigTrk=320.646112
[05/29 08:09:53  16025s] eee: l=3 avDens=0.129642 usedTrk=560.052407 availTrk=4320.000000 sigTrk=560.052407
[05/29 08:09:53  16025s] eee: l=4 avDens=0.176462 usedTrk=741.139071 availTrk=4200.000000 sigTrk=741.139071
[05/29 08:09:53  16025s] eee: l=5 avDens=0.137417 usedTrk=494.701298 availTrk=3600.000000 sigTrk=494.701298
[05/29 08:09:53  16025s] eee: l=6 avDens=0.080566 usedTrk=265.866666 availTrk=3300.000000 sigTrk=265.866666
[05/29 08:09:53  16025s] eee: l=7 avDens=0.004149 usedTrk=3.983333 availTrk=960.000000 sigTrk=3.983333
[05/29 08:09:53  16025s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 08:09:53  16025s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 08:09:53  16025s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 08:09:53  16025s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/29 08:09:53  16025s] eee: LAM-FP: thresh=1 ; dimX=1423.900000 ; dimY=1410.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/29 08:09:53  16025s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.256225 uaWl=1.000000 uaWlH=0.626600 aWlH=0.000000 lMod=0 pMax=0.915400 pMod=78 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/29 08:09:53  16025s] eee: NetCapCache creation started. (Current Mem: 5161.965M) 
[05/29 08:09:53  16026s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5161.965M) 
[05/29 08:09:53  16026s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(113.912000, 112.800000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (22 X 21)
[05/29 08:09:53  16026s] eee: Metal Layers Info:
[05/29 08:09:53  16026s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 08:09:53  16026s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/29 08:09:53  16026s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 08:09:53  16026s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/29 08:09:53  16026s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/29 08:09:53  16026s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/29 08:09:53  16026s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/29 08:09:53  16026s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/29 08:09:53  16026s] #To increase the message display limit, refer to the product command reference manual.
[05/29 08:09:53  16026s] ### Net info: total nets: 3480
[05/29 08:09:53  16026s] ### Net info: dirty nets: 0
[05/29 08:09:53  16026s] ### Net info: marked as disconnected nets: 0
[05/29 08:09:53  16026s] ### Net info: fully routed nets: 3478
[05/29 08:09:53  16026s] ### Net info: trivial (< 2 pins) nets: 2
[05/29 08:09:53  16026s] ### Net info: unrouted nets: 0
[05/29 08:09:53  16026s] ### Net info: re-extraction nets: 0
[05/29 08:09:53  16026s] ### Net info: ignored nets: 0
[05/29 08:09:53  16026s] ### Net info: skip routing nets: 0
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] ### import design signature (672): route=353809727 fixed_route=1294941503 flt_obj=0 vio=977317937 swire=282492057 shield_wire=1 net_attr=1801126838 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=352113964 pin_access=1849692539 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 08:09:53  16026s] ### Time Record (DB Import) is uninstalled.
[05/29 08:09:53  16026s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] #Skip comparing routing design signature in db-snapshot flow
[05/29 08:09:53  16026s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] ### Time Record (Data Preparation) is installed.
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] ### Time Record (Data Preparation) is uninstalled.
[05/29 08:09:53  16026s] #Start connecting MustJoinAllPort pins ...
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] ### Time Record (Data Preparation) is installed.
[05/29 08:09:53  16026s] #Start routing data preparation on Thu May 29 08:09:53 2025
[05/29 08:09:53  16026s] #
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:53  16026s] ### Time Record (Cell Pin Access) is installed.
[05/29 08:09:53  16026s] #Initial pin access analysis.
[05/29 08:09:53  16026s] #Detail pin access analysis.
[05/29 08:09:53  16026s] ### Time Record (Cell Pin Access) is uninstalled.
[05/29 08:09:53  16026s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/29 08:09:53  16026s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/29 08:09:53  16026s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 08:09:53  16026s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 08:09:53  16026s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 08:09:53  16026s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 08:09:53  16026s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/29 08:09:53  16026s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/29 08:09:53  16026s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 08:09:53  16026s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/29 08:09:53  16026s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/29 08:09:53  16026s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/29 08:09:53  16026s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 08:09:53  16026s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 08:09:53  16026s] #pin_access_rlayer=3(C1)
[05/29 08:09:53  16026s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 08:09:53  16026s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 08:09:53  16026s] #enable_dpt_layer_shield=F
[05/29 08:09:53  16026s] #has_line_end_grid=F
[05/29 08:09:53  16026s] #Processed 63/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(9 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
[05/29 08:09:53  16026s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4006.49 (MB), peak = 5151.63 (MB)
[05/29 08:09:53  16026s] #Regenerating Ggrids automatically.
[05/29 08:09:53  16026s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 08:09:53  16026s] #Using automatically generated G-grids.
[05/29 08:09:55  16027s] #Done routing data preparation.
[05/29 08:09:55  16027s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4011.05 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16027s] ### Time Record (Data Preparation) is uninstalled.
[05/29 08:09:55  16027s] ### Time Record (Data Preparation) is installed.
[05/29 08:09:55  16027s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:55  16027s] ### Time Record (Data Preparation) is uninstalled.
[05/29 08:09:55  16027s] #Start instance access analysis using 1 thread...
[05/29 08:09:55  16027s] #Set layer M1 to be advanced pin access layer.
[05/29 08:09:55  16027s] ### Time Record (Instance Pin Access) is installed.
[05/29 08:09:55  16028s] #666 out of 5691(11.70%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/29 08:09:55  16028s] #58 instance pins are hard to access
[05/29 08:09:55  16028s] #Instance access analysis statistics:
[05/29 08:09:55  16028s] #Cpu time = 00:00:00
[05/29 08:09:55  16028s] #Elapsed time = 00:00:00
[05/29 08:09:55  16028s] #Increased memory = 0.01 (MB)
[05/29 08:09:55  16028s] #Total memory = 4011.06 (MB)
[05/29 08:09:55  16028s] #Peak memory = 5151.63 (MB)
[05/29 08:09:55  16028s] ### Time Record (Instance Pin Access) is uninstalled.
[05/29 08:09:55  16028s] #start initial via pillar insertion iteration ...
[05/29 08:09:55  16028s] #WARNING (NRDB-2321) The must join all ports pin FE_PHC1850_PKT_LD/X doesn't have enough resource.
[05/29 08:09:55  16028s] #WARNING (NRDB-2321) The must join all ports pin FE_PHC1191_sh_sync_inst_interval_sum_9/X doesn't have enough resource.
[05/29 08:09:55  16028s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.14 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #start 1st via pillar insertion iteration ...
[05/29 08:09:55  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:55  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:55  16028s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.14 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #    Via Pillar Insert Failed Statistics
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/29 08:09:55  16028s] #| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
[05/29 08:09:55  16028s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/29 08:09:55  16028s] #|  No Resource on Pin Access Layer |       2 |            | 
[05/29 08:09:55  16028s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/29 08:09:55  16028s] #|                           Others |       1 |            | 
[05/29 08:09:55  16028s] #+----------------------------------+---------+------------+-----------------------------------------------------------------------
[05/29 08:09:55  16028s] ###  
[05/29 08:09:55  16028s] ### +-------- Unconnected Pin ------ Instance -------------------
[05/29 08:09:55  16028s] ###           X           FE_PHC1850_PKT_LD 
[05/29 08:09:55  16028s] ###           X           FE_PHC1191_sh_sync_inst_interval_sum_9 
[05/29 08:09:55  16028s] ###           X           FE_PHC1174_sh_sync_inst_interval_sum_13 
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      3 =     0%
[05/29 08:09:55  16028s] ### +------------------------------------------------------------------------
[05/29 08:09:55  16028s] ### Time Record (Global Routing) is installed.
[05/29 08:09:55  16028s] ### Time Record (Global Routing) is uninstalled.
[05/29 08:09:55  16028s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/29 08:09:55  16028s] #Total number of routable nets = 3478.
[05/29 08:09:55  16028s] #Total number of nets in the design = 3480.
[05/29 08:09:55  16028s] #3 routable nets do not have any wires.
[05/29 08:09:55  16028s] #3475 routable nets have routed wires.
[05/29 08:09:55  16028s] #3 nets will be global routed.
[05/29 08:09:55  16028s] ### Time Record (Data Preparation) is installed.
[05/29 08:09:55  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:55  16028s] #Start routing data preparation on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:55  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:55  16028s] ### Time Record (Cell Pin Access) is installed.
[05/29 08:09:55  16028s] #Initial pin access analysis.
[05/29 08:09:55  16028s] #Detail pin access analysis.
[05/29 08:09:55  16028s] ### Time Record (Cell Pin Access) is uninstalled.
[05/29 08:09:55  16028s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/29 08:09:55  16028s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/29 08:09:55  16028s] #pin_access_rlayer=3(C1)
[05/29 08:09:55  16028s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/29 08:09:55  16028s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/29 08:09:55  16028s] #enable_dpt_layer_shield=F
[05/29 08:09:55  16028s] #has_line_end_grid=F
[05/29 08:09:55  16028s] #Regenerating Ggrids automatically.
[05/29 08:09:55  16028s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/29 08:09:55  16028s] #Using automatically generated G-grids.
[05/29 08:09:55  16028s] #Done routing data preparation.
[05/29 08:09:55  16028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4012.18 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Finished routing data preparation on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Cpu time = 00:00:00
[05/29 08:09:55  16028s] #Elapsed time = 00:00:00
[05/29 08:09:55  16028s] #Increased memory = -17.97 (MB)
[05/29 08:09:55  16028s] #Total memory = 4012.18 (MB)
[05/29 08:09:55  16028s] #Peak memory = 5151.63 (MB)
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] ### Time Record (Data Preparation) is uninstalled.
[05/29 08:09:55  16028s] ### Time Record (Global Routing) is installed.
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Start global routing on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Start global routing initialization on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Number of eco nets is 3
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Start global routing data preparation on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] ### build_merged_routing_blockage_rect_list starts on Thu May 29 08:09:55 2025 with memory = 4012.18 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] #Start routing resource analysis on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] ### init_is_bin_blocked starts on Thu May 29 08:09:55 2025 with memory = 4012.18 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### adjust_flow_cap starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### adjust_flow_per_partial_route_obs starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### set_via_blocked starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### copy_flow starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] #Routing resource analysis is done on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] ### report_flow_cap starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #  Resource Analysis:
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/29 08:09:55  16028s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/29 08:09:55  16028s] #  --------------------------------------------------------------
[05/29 08:09:55  16028s] #  M1             V          31         951        7056    96.43%
[05/29 08:09:55  16028s] #  M2             H        1110         299        7056     7.72%
[05/29 08:09:55  16028s] #  C1             V        1132         133        7056     1.35%
[05/29 08:09:55  16028s] #  C2             H        1148         104        7056     0.00%
[05/29 08:09:55  16028s] #  C3             V        1207          58        7056     0.00%
[05/29 08:09:55  16028s] #  C4             H        1228          24        7056     0.00%
[05/29 08:09:55  16028s] #  C5             V        1264           1        7056     0.00%
[05/29 08:09:55  16028s] #  JA             H         124           0        7056     1.19%
[05/29 08:09:55  16028s] #  QA             V          47           0        7056    44.05%
[05/29 08:09:55  16028s] #  QB             H          47           0        7056    44.05%
[05/29 08:09:55  16028s] #  LB             V          31           0        7056    63.10%
[05/29 08:09:55  16028s] #  --------------------------------------------------------------
[05/29 08:09:55  16028s] #  Total                   7371      13.03%       77616    23.44%
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### analyze_m2_tracks starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### report_initial_resource starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### mark_pg_pins_accessibility starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### set_net_region starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Global routing data preparation is done on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] ### prepare_level starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### init level 1 starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### Level 1 hgrid = 84 X 84
[05/29 08:09:55  16028s] ### prepare_level_flow starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Global routing initialization is done on Thu May 29 08:09:55 2025
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #start global routing iteration 1...
[05/29 08:09:55  16028s] ### init_flow_edge starts on Thu May 29 08:09:55 2025 with memory = 4013.43 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### routing at level 1 (topmost level) iter 0
[05/29 08:09:55  16028s] ### measure_qor starts on Thu May 29 08:09:55 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### measure_congestion starts on Thu May 29 08:09:55 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #start global routing iteration 2...
[05/29 08:09:55  16028s] ### routing at level 1 (topmost level) iter 1
[05/29 08:09:55  16028s] ### measure_qor starts on Thu May 29 08:09:55 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### measure_congestion starts on Thu May 29 08:09:55 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:55  16028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] ### route_end starts on Thu May 29 08:09:55 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/29 08:09:55  16028s] #Total number of routable nets = 3478.
[05/29 08:09:55  16028s] #Total number of nets in the design = 3480.
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #3478 routable nets have routed wires.
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Routed nets constraints summary:
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #        Rules   Unconstrained  
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #      Default               3  
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #        Total               3  
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #
[05/29 08:09:55  16028s] #Routing constraints summary of the whole design:
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #        Rules   Unconstrained  
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #      Default            3478  
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #        Total            3478  
[05/29 08:09:55  16028s] #-----------------------------
[05/29 08:09:55  16028s] #
[05/29 08:09:56  16028s] ### adjust_flow_per_partial_route_obs starts on Thu May 29 08:09:55 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### cal_base_flow starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### init_flow_edge starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### cal_flow starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### report_overcon starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #                 OverCon          
[05/29 08:09:56  16028s] #                  #Gcell    %Gcell
[05/29 08:09:56  16028s] #     Layer           (1)   OverCon  Flow/Cap
[05/29 08:09:56  16028s] #  ----------------------------------------------
[05/29 08:09:56  16028s] #  M1            0(0.00%)   (0.00%)     0.53  
[05/29 08:09:56  16028s] #  M2            0(0.00%)   (0.00%)     0.18  
[05/29 08:09:56  16028s] #  C1            0(0.00%)   (0.00%)     0.10  
[05/29 08:09:56  16028s] #  C2            0(0.00%)   (0.00%)     0.08  
[05/29 08:09:56  16028s] #  C3            0(0.00%)   (0.00%)     0.05  
[05/29 08:09:56  16028s] #  C4            0(0.00%)   (0.00%)     0.02  
[05/29 08:09:56  16028s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/29 08:09:56  16028s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/29 08:09:56  16028s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/29 08:09:56  16028s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/29 08:09:56  16028s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/29 08:09:56  16028s] #  ----------------------------------------------
[05/29 08:09:56  16028s] #     Total      0(0.00%)   (0.00%)
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/29 08:09:56  16028s] #  Overflow after GR: 0.00% H + 0.00% V
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### cal_base_flow starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### init_flow_edge starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### cal_flow starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### generate_cong_map_content starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### update starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] #Complete Global Routing.
[05/29 08:09:56  16028s] #Total wire length = 12860 um.
[05/29 08:09:56  16028s] #Total half perimeter of net bounding box = 11733 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER M1 = 59 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER M2 = 1647 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C1 = 3023 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C2 = 4003 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C3 = 2671 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C4 = 1436 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C5 = 22 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER JA = 0 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER QA = 0 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER QB = 0 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER LB = 0 um.
[05/29 08:09:56  16028s] #Total number of vias = 21670
[05/29 08:09:56  16028s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 08:09:56  16028s] #Total number of single cut vias = 16847 ( 77.7%)
[05/29 08:09:56  16028s] #Up-Via Summary (total 21670):
[05/29 08:09:56  16028s] #                   single-cut          multi-cut      Total
[05/29 08:09:56  16028s] #-----------------------------------------------------------
[05/29 08:09:56  16028s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/29 08:09:56  16028s] # M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
[05/29 08:09:56  16028s] # C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
[05/29 08:09:56  16028s] # C2              2766 ( 76.5%)       850 ( 23.5%)       3616
[05/29 08:09:56  16028s] # C3               611 ( 69.7%)       266 ( 30.3%)        877
[05/29 08:09:56  16028s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/29 08:09:56  16028s] #-----------------------------------------------------------
[05/29 08:09:56  16028s] #                16847 ( 77.7%)      4823 ( 22.3%)      21670 
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] ### update cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### report_overcon starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### report_overcon starts on Thu May 29 08:09:56 2025 with memory = 4013.94 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:56  16028s] #Max overcon = 0 track.
[05/29 08:09:56  16028s] #Total overcon = 0.00%.
[05/29 08:09:56  16028s] #Worst layer Gcell overcon rate = 0.00%.
[05/29 08:09:56  16028s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### global_route design signature (679): route=2113732575 net_attr=649318271
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #Global routing statistics:
[05/29 08:09:56  16028s] #Cpu time = 00:00:00
[05/29 08:09:56  16028s] #Elapsed time = 00:00:00
[05/29 08:09:56  16028s] #Increased memory = 1.77 (MB)
[05/29 08:09:56  16028s] #Total memory = 4013.94 (MB)
[05/29 08:09:56  16028s] #Peak memory = 5151.63 (MB)
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #Finished global routing on Thu May 29 08:09:56 2025
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] ### Time Record (Global Routing) is uninstalled.
[05/29 08:09:56  16028s] ### Time Record (Data Preparation) is installed.
[05/29 08:09:56  16028s] ### Time Record (Data Preparation) is uninstalled.
[05/29 08:09:56  16028s] ### track-assign external-init starts on Thu May 29 08:09:56 2025 with memory = 4012.68 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### Time Record (Track Assignment) is installed.
[05/29 08:09:56  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:56  16028s] ### Time Record (Data Preparation) is installed.
[05/29 08:09:56  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:56  16028s] ### Time Record (Data Preparation) is uninstalled.
[05/29 08:09:56  16028s] ### Time Record (Track Assignment) is uninstalled.
[05/29 08:09:56  16028s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4012.68 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### track-assign engine-init starts on Thu May 29 08:09:56 2025 with memory = 4012.68 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] ### Time Record (Track Assignment) is installed.
[05/29 08:09:56  16028s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:09:56  16028s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### track-assign core-engine starts on Thu May 29 08:09:56 2025 with memory = 4012.68 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] #Start Track Assignment.
[05/29 08:09:56  16028s] #Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/29 08:09:56  16028s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/29 08:09:56  16028s] #Complete Track Assignment.
[05/29 08:09:56  16028s] #Total wire length = 12860 um.
[05/29 08:09:56  16028s] #Total half perimeter of net bounding box = 11733 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER M1 = 59 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER M2 = 1647 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C1 = 3023 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C2 = 4003 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C3 = 2671 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C4 = 1436 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER C5 = 22 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER JA = 0 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER QA = 0 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER QB = 0 um.
[05/29 08:09:56  16028s] #Total wire length on LAYER LB = 0 um.
[05/29 08:09:56  16028s] #Total number of vias = 21670
[05/29 08:09:56  16028s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 08:09:56  16028s] #Total number of single cut vias = 16847 ( 77.7%)
[05/29 08:09:56  16028s] #Up-Via Summary (total 21670):
[05/29 08:09:56  16028s] #                   single-cut          multi-cut      Total
[05/29 08:09:56  16028s] #-----------------------------------------------------------
[05/29 08:09:56  16028s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/29 08:09:56  16028s] # M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
[05/29 08:09:56  16028s] # C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
[05/29 08:09:56  16028s] # C2              2766 ( 76.5%)       850 ( 23.5%)       3616
[05/29 08:09:56  16028s] # C3               611 ( 69.7%)       266 ( 30.3%)        877
[05/29 08:09:56  16028s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/29 08:09:56  16028s] #-----------------------------------------------------------
[05/29 08:09:56  16028s] #                16847 ( 77.7%)      4823 ( 22.3%)      21670 
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] ### track_assign design signature (682): route=208889092
[05/29 08:09:56  16028s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:5.0 GB
[05/29 08:09:56  16028s] ### Time Record (Track Assignment) is uninstalled.
[05/29 08:09:56  16028s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4012.68 (MB), peak = 5151.63 (MB)
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/29 08:09:56  16028s] #Cpu time = 00:00:03
[05/29 08:09:56  16028s] #Elapsed time = 00:00:03
[05/29 08:09:56  16028s] #Increased memory = 10.92 (MB)
[05/29 08:09:56  16028s] #Total memory = 4012.68 (MB)
[05/29 08:09:56  16028s] #Peak memory = 5151.63 (MB)
[05/29 08:09:56  16028s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/29 08:09:56  16028s] #To increase the message display limit, refer to the product command reference manual.
[05/29 08:09:56  16028s] ### Time Record (Detail Routing) is installed.
[05/29 08:09:56  16028s] ### Time Record (Data Preparation) is installed.
[05/29 08:09:56  16028s] ### Time Record (Data Preparation) is uninstalled.
[05/29 08:09:56  16028s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/29 08:09:56  16028s] #
[05/29 08:09:56  16028s] #Start Detail Routing..
[05/29 08:09:56  16028s] #start initial detail routing ...
[05/29 08:09:56  16028s] ### Design has 0 dirty nets, 2 dirty-areas)
[05/29 08:09:57  16029s] # ECO: 0.00% of the total area was rechecked for DRC, and 1.53% required routing.
[05/29 08:09:57  16029s] #   number of violations = 37
[05/29 08:09:57  16029s] #
[05/29 08:09:57  16029s] #  By Layer and Type:
[05/29 08:09:57  16029s] #
[05/29 08:09:57  16029s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16029s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:09:57  16029s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16029s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:09:57  16029s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:09:57  16029s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:09:57  16029s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16029s] #
[05/29 08:09:57  16029s] #3 out of 5690 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
[05/29 08:09:57  16029s] #0.00% of the total area is being checked for drcs
[05/29 08:09:57  16029s] #0.0% of the total area was checked
[05/29 08:09:57  16029s] ### Gcell dirty-map stats: routing = 2.17%, dirty-area = 0.03%, fix-only = 2.08%
[05/29 08:09:57  16029s] #   number of violations = 40
[05/29 08:09:57  16029s] #
[05/29 08:09:57  16029s] #  By Layer and Type:
[05/29 08:09:57  16029s] #
[05/29 08:09:57  16029s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16029s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:09:57  16029s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16029s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:09:57  16029s] #  M2     |      0|     0|      6|     1|      0|      0|   0|      7|
[05/29 08:09:57  16029s] #  Totals |      1|    22|      6|     6|      2|      1|   2|     40|
[05/29 08:09:57  16029s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16029s] #
[05/29 08:09:57  16029s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4017.21 (MB), peak = 5151.63 (MB)
[05/29 08:09:57  16029s] #start 1st optimization iteration ...
[05/29 08:09:57  16030s] ### Gcell dirty-map stats: routing = 2.20%, dirty-area = 0.03%, fix-only = 2.17%
[05/29 08:09:57  16030s] #   number of violations = 37
[05/29 08:09:57  16030s] #
[05/29 08:09:57  16030s] #  By Layer and Type:
[05/29 08:09:57  16030s] #
[05/29 08:09:57  16030s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16030s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:09:57  16030s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16030s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:09:57  16030s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:09:57  16030s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:09:57  16030s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:57  16030s] #
[05/29 08:09:57  16030s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4017.15 (MB), peak = 5151.63 (MB)
[05/29 08:09:57  16030s] #start 2nd optimization iteration ...
[05/29 08:09:58  16030s] ### Gcell dirty-map stats: routing = 2.24%, dirty-area = 0.03%, fix-only = 2.21%
[05/29 08:09:58  16030s] #   number of violations = 37
[05/29 08:09:58  16030s] #
[05/29 08:09:58  16030s] #  By Layer and Type:
[05/29 08:09:58  16030s] #
[05/29 08:09:58  16030s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:58  16030s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:09:58  16030s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:58  16030s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:09:58  16030s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:09:58  16030s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:09:58  16030s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:58  16030s] #
[05/29 08:09:58  16030s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4017.21 (MB), peak = 5151.63 (MB)
[05/29 08:09:58  16030s] #start 3rd optimization iteration ...
[05/29 08:09:58  16031s] ### Gcell dirty-map stats: routing = 2.37%, dirty-area = 0.03%, fix-only = 2.34%
[05/29 08:09:58  16031s] #   number of violations = 37
[05/29 08:09:58  16031s] #
[05/29 08:09:58  16031s] #  By Layer and Type:
[05/29 08:09:58  16031s] #
[05/29 08:09:58  16031s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:58  16031s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:09:58  16031s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:58  16031s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:09:58  16031s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:09:58  16031s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:09:58  16031s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:58  16031s] #
[05/29 08:09:58  16031s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4017.05 (MB), peak = 5151.63 (MB)
[05/29 08:09:58  16031s] #start 4th optimization iteration ...
[05/29 08:09:59  16031s] ### Gcell dirty-map stats: routing = 2.41%, dirty-area = 0.03%, fix-only = 2.38%
[05/29 08:09:59  16031s] #   number of violations = 37
[05/29 08:09:59  16031s] #
[05/29 08:09:59  16031s] #  By Layer and Type:
[05/29 08:09:59  16031s] #
[05/29 08:09:59  16031s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:59  16031s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:09:59  16031s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:59  16031s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:09:59  16031s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:09:59  16031s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:09:59  16031s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:59  16031s] #
[05/29 08:09:59  16031s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.81 (MB), peak = 5151.63 (MB)
[05/29 08:09:59  16031s] #start 5th optimization iteration ...
[05/29 08:09:59  16032s] ### Gcell dirty-map stats: routing = 2.62%, dirty-area = 0.03%, fix-only = 2.59%
[05/29 08:09:59  16032s] #   number of violations = 37
[05/29 08:09:59  16032s] #
[05/29 08:09:59  16032s] #  By Layer and Type:
[05/29 08:09:59  16032s] #
[05/29 08:09:59  16032s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:59  16032s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:09:59  16032s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:59  16032s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:09:59  16032s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:09:59  16032s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:09:59  16032s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:09:59  16032s] #
[05/29 08:09:59  16032s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.85 (MB), peak = 5151.63 (MB)
[05/29 08:09:59  16032s] #start 6th optimization iteration ...
[05/29 08:10:00  16033s] ### Gcell dirty-map stats: routing = 2.75%, dirty-area = 0.03%, fix-only = 2.72%
[05/29 08:10:00  16033s] #   number of violations = 37
[05/29 08:10:00  16033s] #
[05/29 08:10:00  16033s] #  By Layer and Type:
[05/29 08:10:00  16033s] #
[05/29 08:10:00  16033s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:00  16033s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:00  16033s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:00  16033s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:00  16033s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:00  16033s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:00  16033s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:00  16033s] #
[05/29 08:10:00  16033s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.84 (MB), peak = 5151.63 (MB)
[05/29 08:10:00  16033s] #start 7th optimization iteration ...
[05/29 08:10:01  16033s] ### Gcell dirty-map stats: routing = 2.76%, dirty-area = 0.03%, fix-only = 2.75%
[05/29 08:10:01  16033s] #   number of violations = 37
[05/29 08:10:01  16033s] #
[05/29 08:10:01  16033s] #  By Layer and Type:
[05/29 08:10:01  16033s] #
[05/29 08:10:01  16033s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16033s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:01  16033s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16033s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:01  16033s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:01  16033s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:01  16033s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16033s] #
[05/29 08:10:01  16033s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.50 (MB), peak = 5151.63 (MB)
[05/29 08:10:01  16033s] #start 8th optimization iteration ...
[05/29 08:10:01  16034s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:01  16034s] #   number of violations = 37
[05/29 08:10:01  16034s] #
[05/29 08:10:01  16034s] #  By Layer and Type:
[05/29 08:10:01  16034s] #
[05/29 08:10:01  16034s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16034s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:01  16034s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16034s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:01  16034s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:01  16034s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:01  16034s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16034s] #
[05/29 08:10:01  16034s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.15 (MB), peak = 5151.63 (MB)
[05/29 08:10:01  16034s] #start 9th optimization iteration ...
[05/29 08:10:01  16034s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:01  16034s] #   number of violations = 37
[05/29 08:10:01  16034s] #
[05/29 08:10:01  16034s] #  By Layer and Type:
[05/29 08:10:01  16034s] #
[05/29 08:10:01  16034s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16034s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:01  16034s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16034s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:01  16034s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:01  16034s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:01  16034s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:01  16034s] #
[05/29 08:10:01  16034s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.15 (MB), peak = 5151.63 (MB)
[05/29 08:10:01  16034s] #start 10th optimization iteration ...
[05/29 08:10:02  16035s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:02  16035s] #   number of violations = 37
[05/29 08:10:02  16035s] #
[05/29 08:10:02  16035s] #  By Layer and Type:
[05/29 08:10:02  16035s] #
[05/29 08:10:02  16035s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:02  16035s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:02  16035s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:02  16035s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:02  16035s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:02  16035s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:02  16035s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:02  16035s] #
[05/29 08:10:02  16035s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.20 (MB), peak = 5151.63 (MB)
[05/29 08:10:02  16035s] #start 11th optimization iteration ...
[05/29 08:10:03  16035s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:03  16035s] #   number of violations = 37
[05/29 08:10:03  16035s] #
[05/29 08:10:03  16035s] #  By Layer and Type:
[05/29 08:10:03  16035s] #
[05/29 08:10:03  16035s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:03  16035s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:03  16035s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:03  16035s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:03  16035s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:03  16035s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:03  16035s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:03  16035s] #
[05/29 08:10:03  16035s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.41 (MB), peak = 5151.63 (MB)
[05/29 08:10:03  16035s] #start 12th optimization iteration ...
[05/29 08:10:04  16036s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:04  16036s] #   number of violations = 37
[05/29 08:10:04  16036s] #
[05/29 08:10:04  16036s] #  By Layer and Type:
[05/29 08:10:04  16036s] #
[05/29 08:10:04  16036s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16036s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:04  16036s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16036s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:04  16036s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:04  16036s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:04  16036s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16036s] #
[05/29 08:10:04  16036s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.33 (MB), peak = 5151.63 (MB)
[05/29 08:10:04  16036s] #start 13th optimization iteration ...
[05/29 08:10:04  16037s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:04  16037s] #   number of violations = 37
[05/29 08:10:04  16037s] #
[05/29 08:10:04  16037s] #  By Layer and Type:
[05/29 08:10:04  16037s] #
[05/29 08:10:04  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16037s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:04  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16037s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:04  16037s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:04  16037s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:04  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16037s] #
[05/29 08:10:04  16037s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.01 (MB), peak = 5151.63 (MB)
[05/29 08:10:04  16037s] #start 14th optimization iteration ...
[05/29 08:10:04  16037s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:04  16037s] #   number of violations = 37
[05/29 08:10:04  16037s] #
[05/29 08:10:04  16037s] #  By Layer and Type:
[05/29 08:10:04  16037s] #
[05/29 08:10:04  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16037s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:04  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16037s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:04  16037s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:04  16037s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:04  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:04  16037s] #
[05/29 08:10:04  16037s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4015.97 (MB), peak = 5151.63 (MB)
[05/29 08:10:04  16037s] #start 15th optimization iteration ...
[05/29 08:10:05  16037s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:05  16037s] #   number of violations = 37
[05/29 08:10:05  16037s] #
[05/29 08:10:05  16037s] #  By Layer and Type:
[05/29 08:10:05  16037s] #
[05/29 08:10:05  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:05  16037s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:05  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:05  16037s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:05  16037s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:05  16037s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:05  16037s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:05  16037s] #
[05/29 08:10:05  16038s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.03 (MB), peak = 5151.63 (MB)
[05/29 08:10:05  16038s] #start 16th optimization iteration ...
[05/29 08:10:05  16038s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:05  16038s] #   number of violations = 37
[05/29 08:10:05  16038s] #
[05/29 08:10:05  16038s] #  By Layer and Type:
[05/29 08:10:05  16038s] #
[05/29 08:10:05  16038s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:05  16038s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:05  16038s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:05  16038s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:05  16038s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:05  16038s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:05  16038s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:05  16038s] #
[05/29 08:10:05  16038s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.01 (MB), peak = 5151.63 (MB)
[05/29 08:10:05  16038s] #start 17th optimization iteration ...
[05/29 08:10:06  16039s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:06  16039s] #   number of violations = 37
[05/29 08:10:06  16039s] #
[05/29 08:10:06  16039s] #  By Layer and Type:
[05/29 08:10:06  16039s] #
[05/29 08:10:06  16039s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:06  16039s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:06  16039s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:06  16039s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:06  16039s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:06  16039s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:06  16039s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:06  16039s] #
[05/29 08:10:06  16039s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.18 (MB), peak = 5151.63 (MB)
[05/29 08:10:06  16039s] #start 18th optimization iteration ...
[05/29 08:10:07  16040s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:07  16040s] #   number of violations = 37
[05/29 08:10:07  16040s] #
[05/29 08:10:07  16040s] #  By Layer and Type:
[05/29 08:10:07  16040s] #
[05/29 08:10:07  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:07  16040s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:07  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:07  16040s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:07  16040s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:07  16040s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:07  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:07  16040s] #
[05/29 08:10:07  16040s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.16 (MB), peak = 5151.63 (MB)
[05/29 08:10:07  16040s] #start 19th optimization iteration ...
[05/29 08:10:07  16040s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:07  16040s] #   number of violations = 37
[05/29 08:10:07  16040s] #
[05/29 08:10:07  16040s] #  By Layer and Type:
[05/29 08:10:07  16040s] #
[05/29 08:10:07  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:07  16040s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:07  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:07  16040s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:07  16040s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:07  16040s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:07  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:07  16040s] #
[05/29 08:10:07  16040s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.12 (MB), peak = 5151.63 (MB)
[05/29 08:10:07  16040s] #start 20th optimization iteration ...
[05/29 08:10:08  16040s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:08  16040s] #   number of violations = 37
[05/29 08:10:08  16040s] #
[05/29 08:10:08  16040s] #  By Layer and Type:
[05/29 08:10:08  16040s] #
[05/29 08:10:08  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:08  16040s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:08  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:08  16040s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:08  16040s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:08  16040s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:08  16040s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:08  16040s] #
[05/29 08:10:08  16040s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4015.93 (MB), peak = 5151.63 (MB)
[05/29 08:10:08  16040s] #start 21th optimization iteration ...
[05/29 08:10:08  16041s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:08  16041s] #   number of violations = 37
[05/29 08:10:08  16041s] #
[05/29 08:10:08  16041s] #  By Layer and Type:
[05/29 08:10:08  16041s] #
[05/29 08:10:08  16041s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:08  16041s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:08  16041s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:08  16041s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:08  16041s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:08  16041s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:08  16041s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:08  16041s] #
[05/29 08:10:08  16041s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4015.79 (MB), peak = 5151.63 (MB)
[05/29 08:10:08  16041s] #start 22th optimization iteration ...
[05/29 08:10:09  16041s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:09  16041s] #   number of violations = 37
[05/29 08:10:09  16041s] #
[05/29 08:10:09  16041s] #  By Layer and Type:
[05/29 08:10:09  16041s] #
[05/29 08:10:09  16041s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:09  16041s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:09  16041s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:09  16041s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:09  16041s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:09  16041s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:09  16041s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:09  16041s] #
[05/29 08:10:09  16041s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.97 (MB), peak = 5151.63 (MB)
[05/29 08:10:09  16041s] #start 23th optimization iteration ...
[05/29 08:10:09  16042s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:09  16042s] #   number of violations = 37
[05/29 08:10:09  16042s] #
[05/29 08:10:09  16042s] #  By Layer and Type:
[05/29 08:10:09  16042s] #
[05/29 08:10:09  16042s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:09  16042s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:09  16042s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:09  16042s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:09  16042s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:09  16042s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:09  16042s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:09  16042s] #
[05/29 08:10:09  16042s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.84 (MB), peak = 5151.63 (MB)
[05/29 08:10:09  16042s] #start 24th optimization iteration ...
[05/29 08:10:10  16043s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:10  16043s] #   number of violations = 37
[05/29 08:10:10  16043s] #
[05/29 08:10:10  16043s] #  By Layer and Type:
[05/29 08:10:10  16043s] #
[05/29 08:10:10  16043s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:10  16043s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:10  16043s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:10  16043s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:10  16043s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:10  16043s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:10  16043s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:10  16043s] #
[05/29 08:10:11  16043s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.95 (MB), peak = 5151.63 (MB)
[05/29 08:10:11  16043s] #start 25th optimization iteration ...
[05/29 08:10:11  16044s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:11  16044s] #   number of violations = 37
[05/29 08:10:11  16044s] #
[05/29 08:10:11  16044s] #  By Layer and Type:
[05/29 08:10:11  16044s] #
[05/29 08:10:11  16044s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:11  16044s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:11  16044s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:11  16044s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:11  16044s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:11  16044s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:11  16044s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:11  16044s] #
[05/29 08:10:11  16044s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.81 (MB), peak = 5151.63 (MB)
[05/29 08:10:11  16044s] #start 26th optimization iteration ...
[05/29 08:10:12  16045s] ### Gcell dirty-map stats: routing = 2.85%, dirty-area = 0.03%, fix-only = 2.85%
[05/29 08:10:12  16045s] #   number of violations = 37
[05/29 08:10:12  16045s] #
[05/29 08:10:12  16045s] #  By Layer and Type:
[05/29 08:10:12  16045s] #
[05/29 08:10:12  16045s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:12  16045s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:12  16045s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:12  16045s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:12  16045s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:12  16045s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:12  16045s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:12  16045s] #
[05/29 08:10:12  16045s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.68 (MB), peak = 5151.63 (MB)
[05/29 08:10:12  16045s] #start 27th optimization iteration ...
[05/29 08:10:13  16045s] ### Gcell dirty-map stats: routing = 2.93%, dirty-area = 0.03%, fix-only = 2.93%
[05/29 08:10:13  16045s] #   number of violations = 37
[05/29 08:10:13  16045s] #
[05/29 08:10:13  16045s] #  By Layer and Type:
[05/29 08:10:13  16045s] #
[05/29 08:10:13  16045s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:13  16045s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:13  16045s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:13  16045s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:13  16045s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:13  16045s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:13  16045s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:13  16045s] #
[05/29 08:10:13  16045s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.81 (MB), peak = 5151.63 (MB)
[05/29 08:10:13  16045s] #start 28th optimization iteration ...
[05/29 08:10:13  16046s] ### Gcell dirty-map stats: routing = 2.95%, dirty-area = 0.03%, fix-only = 2.95%
[05/29 08:10:13  16046s] #   number of violations = 37
[05/29 08:10:13  16046s] #
[05/29 08:10:13  16046s] #  By Layer and Type:
[05/29 08:10:13  16046s] #
[05/29 08:10:13  16046s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:13  16046s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:13  16046s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:13  16046s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:13  16046s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:13  16046s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:13  16046s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:13  16046s] #
[05/29 08:10:13  16046s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.82 (MB), peak = 5151.63 (MB)
[05/29 08:10:13  16046s] #start 29th optimization iteration ...
[05/29 08:10:14  16047s] ### Gcell dirty-map stats: routing = 2.95%, dirty-area = 0.03%, fix-only = 2.95%
[05/29 08:10:14  16047s] #   number of violations = 37
[05/29 08:10:14  16047s] #
[05/29 08:10:14  16047s] #  By Layer and Type:
[05/29 08:10:14  16047s] #
[05/29 08:10:14  16047s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:14  16047s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:14  16047s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:14  16047s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:14  16047s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:14  16047s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:14  16047s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:14  16047s] #
[05/29 08:10:14  16047s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.79 (MB), peak = 5151.63 (MB)
[05/29 08:10:14  16047s] #start 30th optimization iteration ...
[05/29 08:10:16  16048s] ### Gcell dirty-map stats: routing = 3.09%, dirty-area = 0.03%, fix-only = 3.09%
[05/29 08:10:16  16048s] #   number of violations = 37
[05/29 08:10:16  16048s] #
[05/29 08:10:16  16048s] #  By Layer and Type:
[05/29 08:10:16  16048s] #
[05/29 08:10:16  16048s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:16  16048s] #  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
[05/29 08:10:16  16048s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:16  16048s] #  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
[05/29 08:10:16  16048s] #  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
[05/29 08:10:16  16048s] #  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
[05/29 08:10:16  16048s] #---------+-------+------+-------+------+-------+-------+----+-------+
[05/29 08:10:16  16048s] #
[05/29 08:10:16  16048s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.84 (MB), peak = 5151.63 (MB)
[05/29 08:10:16  16048s] #Complete Detail Routing.
[05/29 08:10:16  16048s] #Total wire length = 12861 um.
[05/29 08:10:16  16048s] #Total half perimeter of net bounding box = 11733 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER M1 = 59 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER M2 = 1648 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER C1 = 3025 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER C2 = 4002 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER C3 = 2671 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER C4 = 1435 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER C5 = 22 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER JA = 0 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER QA = 0 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER QB = 0 um.
[05/29 08:10:16  16048s] #Total wire length on LAYER LB = 0 um.
[05/29 08:10:16  16048s] #Total number of vias = 21668
[05/29 08:10:16  16048s] #Total number of multi-cut vias = 4823 ( 22.3%)
[05/29 08:10:16  16048s] #Total number of single cut vias = 16845 ( 77.7%)
[05/29 08:10:16  16048s] #Up-Via Summary (total 21668):
[05/29 08:10:16  16048s] #                   single-cut          multi-cut      Total
[05/29 08:10:16  16048s] #-----------------------------------------------------------
[05/29 08:10:16  16048s] # M1              1421 ( 92.6%)       113 (  7.4%)       1534
[05/29 08:10:16  16048s] # M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
[05/29 08:10:16  16048s] # C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
[05/29 08:10:16  16048s] # C2              2766 ( 76.5%)       850 ( 23.5%)       3616
[05/29 08:10:16  16048s] # C3               609 ( 69.6%)       266 ( 30.4%)        875
[05/29 08:10:16  16048s] # C4                40 (100.0%)         0 (  0.0%)         40
[05/29 08:10:16  16048s] #-----------------------------------------------------------
[05/29 08:10:16  16048s] #                16845 ( 77.7%)      4823 ( 22.3%)      21668 
[05/29 08:10:16  16048s] #
[05/29 08:10:16  16048s] #Total number of DRC violations = 37
[05/29 08:10:16  16048s] ### Time Record (Detail Routing) is uninstalled.
[05/29 08:10:16  16048s] #Cpu time = 00:00:20
[05/29 08:10:16  16048s] #Elapsed time = 00:00:20
[05/29 08:10:16  16048s] #Increased memory = 3.16 (MB)
[05/29 08:10:16  16048s] #Total memory = 4015.84 (MB)
[05/29 08:10:16  16048s] #Peak memory = 5151.63 (MB)
[05/29 08:10:16  16048s] #detailRoute Statistics:
[05/29 08:10:16  16048s] #Cpu time = 00:00:20
[05/29 08:10:16  16048s] #Elapsed time = 00:00:20
[05/29 08:10:16  16048s] #Increased memory = 3.16 (MB)
[05/29 08:10:16  16048s] #Total memory = 4015.84 (MB)
[05/29 08:10:16  16048s] #Peak memory = 5151.63 (MB)
[05/29 08:10:16  16048s] ### global_detail_route design signature (748): route=1613150662 flt_obj=0 vio=1759684740 shield_wire=1
[05/29 08:10:16  16048s] ### Time Record (DB Export) is installed.
[05/29 08:10:16  16049s] ### export design design signature (749): route=1613150662 fixed_route=1294941503 flt_obj=0 vio=1759684740 swire=282492057 shield_wire=1 net_attr=1562733199 dirty_area=0 del_dirty_area=0 cell=1794878971 placement=352112940 pin_access=1524654815 inst_pattern=2008526601 inst_orient=372022043 via=1681576828 routing_via=1401398896 timing=1294941503 sns=1294941503
[05/29 08:10:16  16049s] ### Time Record (DB Export) is uninstalled.
[05/29 08:10:16  16049s] ### Time Record (Post Callback) is installed.
[05/29 08:10:16  16049s] ### Time Record (Post Callback) is uninstalled.
[05/29 08:10:16  16049s] #
[05/29 08:10:16  16049s] #globalDetailRoute statistics:
[05/29 08:10:16  16049s] #Cpu time = 00:00:23
[05/29 08:10:16  16049s] #Elapsed time = 00:00:23
[05/29 08:10:16  16049s] #Increased memory = -1.62 (MB)
[05/29 08:10:16  16049s] #Total memory = 4003.22 (MB)
[05/29 08:10:16  16049s] #Peak memory = 5151.63 (MB)
[05/29 08:10:16  16049s] #Number of warnings = 47
[05/29 08:10:16  16049s] #Total number of warnings = 700
[05/29 08:10:16  16049s] #Number of fails = 0
[05/29 08:10:16  16049s] #Total number of fails = 0
[05/29 08:10:16  16049s] #Complete globalDetailRoute on Thu May 29 08:10:16 2025
[05/29 08:10:16  16049s] #
[05/29 08:10:16  16049s] ### import design signature (750): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1524654815 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/29 08:10:16  16049s] ### Time Record (globalDetailRoute) is uninstalled.
[05/29 08:10:16  16049s] #% End globalDetailRoute (date=05/29 08:10:16, total cpu=0:00:23.4, real=0:00:23.0, peak res=4066.8M, current mem=4002.6M)
[05/29 08:10:16  16049s] ### Time Record (ecoRoute) is uninstalled.
[05/29 08:10:16  16049s] #
[05/29 08:10:16  16049s] #  Scalability Statistics
[05/29 08:10:16  16049s] #
[05/29 08:10:16  16049s] #-------------------------+---------+-------------+------------+
[05/29 08:10:16  16049s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/29 08:10:16  16049s] #-------------------------+---------+-------------+------------+
[05/29 08:10:16  16049s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/29 08:10:16  16049s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[05/29 08:10:16  16049s] #  Detail Routing         | 00:00:20|     00:00:20|         1.0|
[05/29 08:10:16  16049s] #  Entire Command         | 00:00:24|     00:00:23|         1.0|
[05/29 08:10:16  16049s] #-------------------------+---------+-------------+------------+
[05/29 08:10:16  16049s] #
[05/29 08:10:20  16050s] <CMD> verify_drc
[05/29 08:10:20  16050s] #-check_same_via_cell true               # bool, default=false, user setting
[05/29 08:10:20  16050s]  *** Starting Verify DRC (MEM: 5158.9) ***
[05/29 08:10:20  16050s] 
[05/29 08:10:20  16050s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:10:20  16050s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:10:20  16050s]   VERIFY DRC ...... Starting Verification
[05/29 08:10:20  16050s]   VERIFY DRC ...... Initializing
[05/29 08:10:20  16050s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 08:10:20  16050s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 08:10:20  16050s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/29 08:10:20  16050s]   VERIFY DRC ...... Using new threading
[05/29 08:10:20  16050s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.800 28.800} 1 of 16
[05/29 08:10:20  16050s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:10:20  16050s]   VERIFY DRC ...... Sub-Area: {28.800 0.000 57.600 28.800} 2 of 16
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area : 2 complete 12 Viols.
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area: {57.600 0.000 86.400 28.800} 3 of 16
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 113.912 28.800} 4 of 16
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area: {0.000 28.800 28.800 57.600} 5 of 16
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/29 08:10:21  16050s]   VERIFY DRC ...... Sub-Area: {28.800 28.800 57.600 57.600} 6 of 16
[05/29 08:10:21  16051s]   VERIFY DRC ...... Sub-Area : 6 complete 15 Viols.
[05/29 08:10:21  16051s]   VERIFY DRC ...... Sub-Area: {57.600 28.800 86.400 57.600} 7 of 16
[05/29 08:10:22  16051s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/29 08:10:22  16051s]   VERIFY DRC ...... Sub-Area: {86.400 28.800 113.912 57.600} 8 of 16
[05/29 08:10:22  16051s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/29 08:10:22  16051s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 28.800 86.400} 9 of 16
[05/29 08:10:22  16051s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/29 08:10:22  16051s]   VERIFY DRC ...... Sub-Area: {28.800 57.600 57.600 86.400} 10 of 16
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area: {57.600 57.600 86.400 86.400} 11 of 16
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area: {86.400 57.600 113.912 86.400} 12 of 16
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 28.800 112.800} 13 of 16
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/29 08:10:22  16052s]   VERIFY DRC ...... Sub-Area: {28.800 86.400 57.600 112.800} 14 of 16
[05/29 08:10:23  16052s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/29 08:10:23  16052s]   VERIFY DRC ...... Sub-Area: {57.600 86.400 86.400 112.800} 15 of 16
[05/29 08:10:23  16052s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/29 08:10:23  16052s]   VERIFY DRC ...... Sub-Area: {86.400 86.400 113.912 112.800} 16 of 16
[05/29 08:10:23  16052s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/29 08:10:23  16052s]  VERIFY_DRC: checking layers from LB to LB ...
[05/29 08:10:23  16052s]   VERIFY DRC ...... Using new threading
[05/29 08:10:23  16052s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 113.912 112.800} 1 of 1
[05/29 08:10:23  16052s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 08:10:23  16052s] 
[05/29 08:10:23  16052s]   Verification Complete : 35 Viols.
[05/29 08:10:23  16052s] 
[05/29 08:10:23  16052s]  Violation Summary By Layer and Type:
[05/29 08:10:23  16052s] 
[05/29 08:10:23  16052s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
[05/29 08:10:23  16052s] 	M1           23        5        2        0        1        0       31
[05/29 08:10:23  16052s] 	V1            0        0        0        2        0        1        3
[05/29 08:10:23  16052s] 	M2            0        1        0        0        0        0        1
[05/29 08:10:23  16052s] 	Totals       23        6        2        2        1        1       35
[05/29 08:10:23  16052s] 
[05/29 08:10:23  16052s]  *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***
[05/29 08:10:23  16052s] 
[05/29 08:10:23  16052s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:10:26  16053s] <CMD> checkPlace
[05/29 08:10:26  16053s] OPERPROF: Starting checkPlace at level 1, MEM:5431.0M, EPOCH TIME: 1748520626.605974
[05/29 08:10:26  16053s] Processing tracks to init pin-track alignment.
[05/29 08:10:26  16053s] z: 1, totalTracks: 1
[05/29 08:10:26  16053s] z: 3, totalTracks: 1
[05/29 08:10:26  16053s] z: 5, totalTracks: 1
[05/29 08:10:26  16053s] z: 7, totalTracks: 1
[05/29 08:10:26  16053s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:10:26  16053s] #spOpts: rpCkHalo=4 
[05/29 08:10:26  16053s] Initializing Route Infrastructure for color support ...
[05/29 08:10:26  16053s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5431.0M, EPOCH TIME: 1748520626.608495
[05/29 08:10:26  16053s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.009, MEM:5431.0M, EPOCH TIME: 1748520626.617199
[05/29 08:10:26  16053s] Route Infrastructure Initialized for color support successfully.
[05/29 08:10:26  16053s] Cell TOP LLGs are deleted
[05/29 08:10:26  16053s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:10:26  16053s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:10:26  16053s] # Building TOP llgBox search-tree.
[05/29 08:10:26  16053s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:10:26  16053s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5431.0M, EPOCH TIME: 1748520626.632729
[05/29 08:10:26  16053s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:10:26  16053s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:10:26  16053s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5431.0M, EPOCH TIME: 1748520626.633791
[05/29 08:10:26  16053s] Max number of tech site patterns supported in site array is 256.
[05/29 08:10:26  16053s] Core basic site is GF22_DST
[05/29 08:10:26  16053s] Processing tracks to init pin-track alignment.
[05/29 08:10:26  16053s] z: 1, totalTracks: 1
[05/29 08:10:26  16053s] z: 3, totalTracks: 1
[05/29 08:10:26  16053s] z: 5, totalTracks: 1
[05/29 08:10:26  16053s] z: 7, totalTracks: 1
[05/29 08:10:26  16053s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 08:10:26  16053s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:10:26  16053s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:10:26  16053s] SiteArray: use 995,328 bytes
[05/29 08:10:26  16053s] SiteArray: current memory after site array memory allocation 5431.0M
[05/29 08:10:26  16053s] SiteArray: FP blocked sites are writable
[05/29 08:10:26  16053s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:10:26  16053s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5431.0M, EPOCH TIME: 1748520626.828041
[05/29 08:10:26  16053s] Process 59304 wires and vias for routing blockage analysis
[05/29 08:10:26  16053s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:5431.0M, EPOCH TIME: 1748520626.842277
[05/29 08:10:26  16053s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:10:26  16053s] Atter site array init, number of instance map data is 0.
[05/29 08:10:26  16053s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.285, MEM:5431.0M, EPOCH TIME: 1748520626.919070
[05/29 08:10:26  16053s] 
[05/29 08:10:26  16053s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:10:26  16053s] 
[05/29 08:10:26  16053s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:10:26  16053s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.288, MEM:5431.0M, EPOCH TIME: 1748520626.920487
[05/29 08:10:26  16053s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5431.0M, EPOCH TIME: 1748520626.922625
[05/29 08:10:26  16053s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:10:26  16053s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.004, MEM:5431.0M, EPOCH TIME: 1748520626.926442
[05/29 08:10:26  16053s] Begin checking placement ... (start mem=5431.0M, init mem=5431.0M)
[05/29 08:10:26  16053s] Begin checking exclusive groups violation ...
[05/29 08:10:26  16053s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:10:26  16053s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:10:27  16053s] 
[05/29 08:10:27  16053s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:10:27  16053s] 
[05/29 08:10:27  16053s] ...checkPlace normal is done!
[05/29 08:10:27  16053s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5431.0M, EPOCH TIME: 1748520627.205422
[05/29 08:10:27  16053s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:5431.0M, EPOCH TIME: 1748520627.210624
[05/29 08:10:27  16053s] *info: Placed = 5690          
[05/29 08:10:27  16053s] *info: Unplaced = 0           
[05/29 08:10:27  16053s] Placement Density:96.60%(10706/11082)
[05/29 08:10:27  16053s] Placement Density (including fixed std cells):96.60%(10706/11082)
[05/29 08:10:27  16053s] Cell TOP LLGs are deleted
[05/29 08:10:27  16053s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5690).
[05/29 08:10:27  16053s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:10:27  16053s] # Resetting pin-track-align track data.
[05/29 08:10:27  16053s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:10:27  16053s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:10:27  16053s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=5431.0M)
[05/29 08:10:27  16053s] OPERPROF: Finished checkPlace at level 1, CPU:0.630, REAL:0.633, MEM:5431.0M, EPOCH TIME: 1748520627.238680
[05/29 08:10:27  16053s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:11:35  16067s] <CMD> verify_connectivity
[05/29 08:11:35  16067s] VERIFY_CONNECTIVITY use new engine.
[05/29 08:11:35  16067s] 
[05/29 08:11:35  16067s] ******** Start: VERIFY CONNECTIVITY ********
[05/29 08:11:35  16067s] Start Time: Thu May 29 08:11:35 2025
[05/29 08:11:35  16067s] 
[05/29 08:11:35  16067s] Design Name: TOP
[05/29 08:11:35  16067s] Database Units: 1000
[05/29 08:11:35  16067s] Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
[05/29 08:11:35  16067s] Error Limit = 1000; Warning Limit = 50
[05/29 08:11:35  16067s] Check all nets
[05/29 08:11:35  16067s] Net FE_PHN1850_PKT_LD: has regular routing with opens.
[05/29 08:11:35  16067s] Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
[05/29 08:11:35  16067s] Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.
[05/29 08:11:35  16067s] 
[05/29 08:11:35  16067s] Begin Summary 
[05/29 08:11:35  16067s]     3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/29 08:11:35  16067s]     3 total info(s) created.
[05/29 08:11:35  16067s] End Summary
[05/29 08:11:35  16067s] 
[05/29 08:11:35  16067s] End Time: Thu May 29 08:11:35 2025
[05/29 08:11:35  16067s] Time Elapsed: 0:00:00.0
[05/29 08:11:35  16067s] 
[05/29 08:11:35  16067s] ******** End: VERIFY CONNECTIVITY ********
[05/29 08:11:35  16067s]   Verification Complete : 3 Viols.  0 Wrngs.
[05/29 08:11:35  16067s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[05/29 08:11:35  16067s] 
[05/29 08:11:35  16067s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:11:50  16070s] <CMD> verifyMetalDensity
[05/29 08:11:50  16070s] 
[05/29 08:11:50  16070s] ******** Start: VERIFY DENSITY ********
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "M1" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "M1" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "M1" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "M1" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "M1" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "M1" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "M2" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "M2" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "M2" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "M2" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "M2" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "M2" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "C1" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "C1" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "C1" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "C1" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C1" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C1" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "C2" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "C2" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "C2" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "C2" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C2" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C2" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "C3" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "C3" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "C3" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "C3" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C3" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C3" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "C4" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "C4" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "C4" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "C4" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C4" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C4" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "C5" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "C5" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "C5" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "C5" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C5" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C5" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "JA" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "JA" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "JA" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "JA" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "JA" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "JA" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "QA" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "QA" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "QA" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "QA" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "QA" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "QA" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "QB" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "QB" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "QB" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "QB" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "QB" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "QB" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-31):	Minimum window density for layer "LB" is missing. Using default value 20.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-32):	Maximum window density for layer "LB" is missing. Using default value 80.0.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-33):	Window size (width) for layer "LB" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-34):	Window size (height) for layer "LB" is missing. Using default value 100.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "LB" is missing. Using default value 50.
[05/29 08:11:50  16070s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "LB" is missing. Using default value 50.
[05/29 08:11:50  16070s] Density calculation ...... Slot :   1 of   1
[05/29 08:11:52  16072s] 
[05/29 08:11:52  16072s] Densities of non-overlapping windows have been saved in FE DB.
[05/29 08:11:52  16072s] 
[05/29 08:11:52  16072s] A total of 40 density violation(s).
[05/29 08:11:52  16072s] Windows < Min. Density = 40
[05/29 08:11:52  16072s] Windows > Max. Density = 0
[05/29 08:11:52  16072s] Windows < Min. Union. Density = 0
[05/29 08:11:52  16072s] Windows > Max. Union. Density = 0
[05/29 08:11:52  16072s] 
[05/29 08:11:52  16072s] ******** End: VERIFY DENSITY ********
[05/29 08:11:52  16072s] VMD: elapsed time: 2.00
[05/29 08:11:52  16072s]      (CPU Time: 0:00:01.7  MEM: 0.000M)
[05/29 08:11:52  16072s] 
[05/29 08:11:52  16072s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:12:18  16077s] invalid command name "checkPlacement"
[05/29 08:12:23  16078s] <CMD> checkPlace
[05/29 08:12:23  16078s] OPERPROF: Starting checkPlace at level 1, MEM:5431.0M, EPOCH TIME: 1748520743.939916
[05/29 08:12:23  16078s] Processing tracks to init pin-track alignment.
[05/29 08:12:23  16078s] z: 1, totalTracks: 1
[05/29 08:12:23  16078s] z: 3, totalTracks: 1
[05/29 08:12:23  16078s] z: 5, totalTracks: 1
[05/29 08:12:23  16078s] z: 7, totalTracks: 1
[05/29 08:12:23  16078s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:12:23  16078s] #spOpts: rpCkHalo=4 
[05/29 08:12:23  16078s] Initializing Route Infrastructure for color support ...
[05/29 08:12:23  16078s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5431.0M, EPOCH TIME: 1748520743.942443
[05/29 08:12:23  16078s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.016, MEM:5431.0M, EPOCH TIME: 1748520743.958039
[05/29 08:12:23  16078s] Route Infrastructure Initialized for color support successfully.
[05/29 08:12:23  16078s] Cell TOP LLGs are deleted
[05/29 08:12:23  16078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:12:23  16078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:12:23  16078s] # Building TOP llgBox search-tree.
[05/29 08:12:23  16078s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:12:23  16078s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5431.0M, EPOCH TIME: 1748520743.976710
[05/29 08:12:23  16078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:12:23  16078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:12:23  16078s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5431.0M, EPOCH TIME: 1748520743.977715
[05/29 08:12:23  16078s] Max number of tech site patterns supported in site array is 256.
[05/29 08:12:23  16078s] Core basic site is GF22_DST
[05/29 08:12:23  16078s] Processing tracks to init pin-track alignment.
[05/29 08:12:23  16078s] z: 1, totalTracks: 1
[05/29 08:12:23  16078s] z: 3, totalTracks: 1
[05/29 08:12:23  16078s] z: 5, totalTracks: 1
[05/29 08:12:23  16078s] z: 7, totalTracks: 1
[05/29 08:12:24  16078s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 08:12:24  16078s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:12:24  16078s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:12:24  16078s] SiteArray: use 995,328 bytes
[05/29 08:12:24  16078s] SiteArray: current memory after site array memory allocation 5431.0M
[05/29 08:12:24  16078s] SiteArray: FP blocked sites are writable
[05/29 08:12:24  16078s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:12:24  16078s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5431.0M, EPOCH TIME: 1748520744.174852
[05/29 08:12:24  16078s] Process 59304 wires and vias for routing blockage analysis
[05/29 08:12:24  16078s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:5431.0M, EPOCH TIME: 1748520744.188735
[05/29 08:12:24  16078s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:12:24  16078s] Atter site array init, number of instance map data is 0.
[05/29 08:12:24  16078s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.290, REAL:0.290, MEM:5431.0M, EPOCH TIME: 1748520744.267992
[05/29 08:12:24  16078s] 
[05/29 08:12:24  16078s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:12:24  16078s] 
[05/29 08:12:24  16078s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:12:24  16078s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.293, MEM:5431.0M, EPOCH TIME: 1748520744.269499
[05/29 08:12:24  16078s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5431.0M, EPOCH TIME: 1748520744.273689
[05/29 08:12:24  16078s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:12:24  16078s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.010, REAL:0.004, MEM:5431.0M, EPOCH TIME: 1748520744.277552
[05/29 08:12:24  16078s] Begin checking placement ... (start mem=5431.0M, init mem=5431.0M)
[05/29 08:12:24  16078s] Begin checking exclusive groups violation ...
[05/29 08:12:24  16078s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:12:24  16078s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:12:24  16078s] 
[05/29 08:12:24  16078s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:12:24  16078s] 
[05/29 08:12:24  16078s] ...checkPlace normal is done!
[05/29 08:12:24  16078s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5431.0M, EPOCH TIME: 1748520744.606156
[05/29 08:12:24  16078s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:5431.0M, EPOCH TIME: 1748520744.611275
[05/29 08:12:24  16078s] *info: Placed = 5690          
[05/29 08:12:24  16078s] *info: Unplaced = 0           
[05/29 08:12:24  16078s] Placement Density:96.60%(10706/11082)
[05/29 08:12:24  16078s] Placement Density (including fixed std cells):96.60%(10706/11082)
[05/29 08:12:24  16078s] Cell TOP LLGs are deleted
[05/29 08:12:24  16078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5690).
[05/29 08:12:24  16078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:12:24  16078s] # Resetting pin-track-align track data.
[05/29 08:12:24  16078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:12:24  16078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:12:24  16078s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5431.0M)
[05/29 08:12:24  16078s] OPERPROF: Finished checkPlace at level 1, CPU:0.700, REAL:0.699, MEM:5431.0M, EPOCH TIME: 1748520744.638814
[05/29 08:12:24  16078s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:13:38  16093s] <CMD> zoomBox 56.859 39.457 76.735 50.0
[05/29 08:13:47  16095s] <CMD> zoomBox 60.19800 41.38300 67.69500 48.07300
[05/29 08:13:48  16095s] <CMD> zoomBox 61.32200 43.24200 64.65000 46.21200
[05/29 08:13:51  16096s] <CMD> zoomBox 61.63600 44.25100 62.70300 45.20300
[05/29 08:13:51  16096s] <CMD> zoomBox 61.73400 44.47600 62.29200 44.97400
[05/29 08:13:53  16096s] <CMD> zoomBox 61.37700 44.15500 62.63600 45.27800
[05/29 08:13:54  16097s] <CMD> zoomBox 60.31900 43.20500 63.65700 46.18400
[05/29 08:13:57  16098s] <CMD> pan 1.11300 -16.86700
[05/29 08:13:57  16098s] <CMD> zoomBox 61.69600 43.65500 64.53300 46.18700
[05/29 08:13:57  16098s] <CMD> zoomBox 61.92000 43.82700 64.33200 45.97900
[05/29 08:13:57  16098s] <CMD> zoomBox 62.11400 43.97200 64.16500 45.80200
[05/29 08:13:58  16098s] <CMD> zoomBox 62.64300 44.36400 63.71400 45.32000
[05/29 08:13:58  16098s] <CMD> zoomBox 62.81400 44.48300 63.58800 45.17400
[05/29 08:13:58  16098s] <CMD> zoomBox 62.93700 44.56800 63.49700 45.06800
[05/29 08:13:58  16098s] <CMD> zoomBox 62.98500 44.60200 63.46100 45.02700
[05/29 08:13:59  16098s] <CMD> zoomBox 63.03100 44.62800 63.43600 44.98900
[05/29 08:14:01  16099s] <CMD> zoomBox 62.59900 44.38300 63.67300 45.34100
[05/29 08:14:02  16099s] <CMD> pan -0.42200 -18.28000
[05/29 08:14:02  16099s] <CMD> pan -0.57700 -17.86100
[05/29 08:14:04  16100s] <CMD> pan 0.07200 -17.23200
[05/29 08:14:04  16100s] <CMD> pan 0.49300 -17.26400
[05/29 08:14:05  16100s] <CMD> pan 0.48800 -17.75000
[05/29 08:14:06  16101s] <CMD> pan 0.02800 -18.22800
[05/29 08:14:06  16101s] <CMD> zoomBox 62.57300 44.36600 63.83600 45.49300
[05/29 08:14:06  16101s] <CMD> zoomBox 62.44300 44.30400 63.92900 45.63000
[05/29 08:14:18  16104s] <CMD> setLayerPreference layoutObj -isVisible 1
[05/29 08:14:23  16105s] <CMD> setLayerPreference node_cell -isVisible 1
[05/29 08:14:27  16106s] <CMD> zoomBox 61.56700 43.54300 64.91900 46.53400
[05/29 08:14:28  16106s] <CMD> zoomBox 60.97500 42.99100 65.61500 47.13100
[05/29 08:14:28  16106s] <CMD> zoomBox 60.59600 42.63800 66.05500 47.50900
[05/29 08:14:28  16106s] <CMD> zoomBox 59.61600 41.73200 67.17400 48.47600
[05/29 08:14:29  16106s] <CMD> zoomBox 59.02100 41.12700 67.91300 49.06200
[05/29 08:14:29  16107s] <CMD> zoomBox 58.33700 40.43900 68.79800 49.77400
[05/29 08:14:30  16107s] <CMD> zoomBox 54.07100 36.56600 74.11300 54.45000
[05/29 08:14:31  16107s] <CMD> zoomBox 55.43900 37.79000 72.47500 52.99200
[05/29 08:14:31  16107s] <CMD> zoomBox 52.43800 35.09000 76.01800 56.13200
[05/29 08:14:32  16107s] <CMD> zoomBox 45.63300 28.95900 84.03200 63.22400
[05/29 08:14:32  16107s] <CMD> zoomBox 34.58500 19.10100 97.11300 74.89800
[05/29 08:14:33  16108s] <CMD> zoomBox 38.87900 22.86000 92.02800 70.28700
[05/29 08:14:33  16108s] <CMD> zoomBox 48.26800 31.06200 80.90900 60.18900
[05/29 08:14:34  16108s] <CMD> zoomBox 50.51000 33.01800 78.25500 57.77600
[05/29 08:14:34  16108s] <CMD> zoomBox 38.88700 22.92800 92.03900 70.35800
[05/29 08:14:37  16110s] <CMD> pan -2.82600 -18.71700
[05/29 08:14:38  16110s] <CMD> zoomBox 45.84700 30.40400 78.49000 59.53300
[05/29 08:14:38  16110s] <CMD> zoomBox 51.98800 36.15800 72.03500 54.04700
[05/29 08:14:39  16110s] <CMD> zoomBox 53.46200 37.51500 70.50200 52.72100
[05/29 08:14:39  16110s] <CMD> zoomBox 57.33600 39.95300 67.80200 49.29200
[05/29 08:14:42  16111s] <CMD> setLayerPreference layoutObj -isVisible 0
[05/29 08:14:43  16111s] <CMD> setLayerPreference node_cell -isVisible 1
[05/29 08:14:44  16112s] <CMD> setLayerPreference node_cell -isVisible 0
[05/29 08:14:47  16113s] <CMD> setLayerPreference pinObj -isVisible 1
[05/29 08:14:48  16113s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[05/29 08:14:49  16113s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[05/29 08:14:53  16114s] <CMD> setLayerPreference node_cell -isVisible 1
[05/29 08:14:53  16114s] <CMD> setLayerPreference node_cell -isVisible 0
[05/29 08:14:54  16114s] <CMD> setLayerPreference pinObj -isVisible 1
[05/29 08:14:55  16114s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[05/29 08:14:59  16116s] <CMD> zoomBox 55.63600 38.01800 70.12200 50.94500
[05/29 08:15:00  16116s] <CMD> zoomBox 51.96600 35.58600 72.01600 53.47800
[05/29 08:15:00  16116s] <CMD> zoomBox 53.92800 36.96000 70.97100 52.16800
[05/29 08:15:01  16116s] <CMD> zoomBox 59.21100 40.71000 68.10800 48.64900
[05/29 08:15:01  16117s] <CMD> zoomBox 60.78200 41.85300 67.21000 47.58900
[05/29 08:15:02  16117s] <CMD> zoomBox 62.23900 43.01700 66.18700 46.54000
[05/29 08:15:02  16117s] <CMD> zoomBox 63.11900 43.73900 65.54500 45.90400
[05/29 08:15:02  16117s] <CMD> zoomBox 63.32900 43.90900 65.39200 45.75000
[05/29 08:15:03  16117s] <CMD> zoomBox 63.78900 44.28000 65.05700 45.41100
[05/29 08:15:07  16118s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[05/29 08:15:10  16119s] <CMD> setLayerPreference node_cell -isVisible 1
[05/29 08:15:11  16119s] <CMD> setLayerPreference node_cell -isVisible 0
[05/29 08:15:17  16121s] <CMD> pan -0.75800 -19.59300
[05/29 08:15:18  16121s] <CMD> pan -0.64800 -18.85800
[05/29 08:15:20  16122s] <CMD> pan -0.20000 -18.20700
[05/29 08:15:29  16124s] <CMD> pan -0.02100 -17.96900
[05/29 08:15:30  16125s] <CMD> pan 0.76300 -17.93900
[05/29 08:15:32  16125s] <CMD> zoomBox 63.08600 44.52800 63.74900 45.12000
[05/29 08:15:32  16125s] <CMD> zoomBox 63.13600 44.61600 63.61600 45.04400
[05/29 08:15:32  16125s] <CMD> zoomBox 63.15600 44.64400 63.56400 45.00800
[05/29 08:15:33  16125s] <CMD> zoomBox 63.17400 44.66700 63.52100 44.97700
[05/29 08:15:40  16128s] <CMD> setLayerPreference C2 -isVisible 0
[05/29 08:15:46  16129s] <CMD> zoomBox 63.15600 44.64500 63.56500 45.01000
[05/29 08:15:47  16129s] <CMD> zoomBox 63.13500 44.61900 63.61700 45.04900
[05/29 08:15:47  16129s] <CMD> zoomBox 63.11100 44.58900 63.67800 45.09500
[05/29 08:15:50  16130s] <CMD> zoomBox 62.98600 44.45800 63.90800 45.28100
[05/29 08:15:50  16130s] <CMD> zoomBox 62.92800 44.39800 64.01300 45.36600
[05/29 08:15:50  16130s] <CMD> zoomBox 62.86000 44.32600 64.13700 45.46600
[05/29 08:17:17  16147s] <CMD> selectInst intadd_0/U7
[05/29 08:17:17  16147s] <CMD> deselectAll
[05/29 08:17:17  16147s] <CMD> selectInst intadd_0/U7
[05/29 08:17:19  16148s] <CMD> deselectAll
[05/29 08:17:19  16148s] <CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
[05/29 08:17:20  16148s] <CMD> deselectAll
[05/29 08:17:20  16148s] <CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
[05/29 08:17:21  16149s] <CMD> deselectAll
[05/29 08:17:21  16149s] <CMD> selectInst intadd_0/U7
[05/29 08:17:23  16149s] <CMD> deselectAll
[05/29 08:17:23  16149s] <CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
[05/29 08:17:25  16150s] <CMD> zoomBox 62.03800 43.83700 64.48500 46.02100
[05/29 08:17:26  16150s] <CMD> deselectAll
[05/29 08:17:26  16150s] <CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
[05/29 08:17:31  16151s] <CMD> zoomBox 56.42100 38.03000 73.64000 53.39500
[05/29 08:17:31  16151s] <CMD> zoomBox 29.72200 10.42000 117.19200 88.47400
[05/29 08:17:32  16152s] <CMD> zoomBox 48.21400 29.54200 87.02500 64.17500
[05/29 08:17:32  16152s] <CMD> zoomBox 50.42600 31.82900 83.41600 61.26800
[05/29 08:17:33  16152s] <CMD> zoomBox 52.30600 33.77400 80.34800 58.79700
[05/29 08:17:33  16152s] <CMD> zoomBox 53.90400 35.42700 77.74000 56.69700
[05/29 08:17:33  16152s] <CMD> zoomBox 55.26200 36.83200 75.52300 54.91200
[05/29 08:17:34  16152s] <CMD> zoomBox 57.39800 39.04100 72.03700 52.10400
[05/29 08:17:34  16152s] <CMD> zoomBox 60.05600 41.79100 67.69900 48.61100
[05/29 08:17:34  16152s] <CMD> zoomBox 61.17700 42.94800 65.87100 47.13700
[05/29 08:17:36  16153s] <CMD> zoomBox 62.97500 44.19600 64.48100 45.54000
[05/29 08:17:49  16155s] <CMD> deselectAll
[05/29 08:17:49  16155s] <CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
[05/29 08:17:54  16156s] <CMD> deselectAll
[05/29 08:17:54  16156s] <CMD> selectInst intadd_0/U7
[05/29 08:18:03  16159s] <CMD> deselectAll
[05/29 08:18:03  16159s] <CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
[05/29 08:18:20  16162s] <CMD> zoomBox 54.483 18.697 76.135 35.678
[05/29 08:18:47  16168s] <CMD> uiSetTool flightline
[05/29 08:18:51  16169s] <CMD> uiSetTool select
[05/29 08:20:04  16184s] <CMD> setLayerPreference stdCell -isVisible 0
[05/29 08:20:10  16186s] <CMD> zoomBox 55.26600 19.60700 73.67100 36.03100
[05/29 08:20:10  16186s] <CMD> zoomBox 56.93400 22.01500 70.23300 33.88200
[05/29 08:20:10  16186s] <CMD> zoomBox 57.48300 23.02100 68.78700 33.10800
[05/29 08:20:11  16186s] <CMD> zoomBox 57.93800 23.87800 67.54700 32.45300
[05/29 08:20:11  16186s] <CMD> zoomBox 58.73200 25.70100 64.63300 30.96700
[05/29 08:20:11  16186s] <CMD> zoomBox 59.19500 26.83200 62.82100 30.06800
[05/29 08:20:12  16186s] <CMD> zoomBox 59.59100 27.93900 61.20100 29.37600
[05/29 08:20:13  16187s] <CMD> zoomBox 59.65300 28.09900 61.02200 29.32100
[05/29 08:20:14  16187s] <CMD> zoomBox 59.70700 28.25500 60.87100 29.29400
[05/29 08:20:16  16188s] <CMD> zoomBox 59.63100 28.17900 61.00000 29.40100
[05/29 08:20:17  16188s] <CMD> zoomBox 59.54100 28.08900 61.15200 29.52700
[05/29 08:20:19  16188s] <CMD> setLayerPreference stdCell -isVisible 1
[05/29 08:20:25  16190s] <CMD> pan 1.16200 -31.51200
[05/29 08:20:26  16191s] <CMD> zoomBox 60.49000 27.85900 62.72100 29.85000
[05/29 08:20:26  16191s] <CMD> zoomBox 60.35500 27.75100 62.98100 30.09400
[05/29 08:20:26  16191s] <CMD> zoomBox 60.19600 27.62400 63.28600 30.38100
[05/29 08:20:27  16191s] <CMD> zoomBox 60.78200 28.09300 62.15400 29.31700
[05/29 08:20:27  16191s] <CMD> zoomBox 60.85100 28.14900 62.01800 29.19000
[05/29 08:20:28  16191s] <CMD> zoomBox 60.35100 27.74600 62.98300 30.09500
[05/29 08:20:28  16191s] <CMD> zoomBox 60.19300 27.61900 63.28900 30.38200
[05/29 08:20:31  16192s] <CMD> pan 1.07600 -31.65800
[05/29 08:20:32  16192s] <CMD> zoomBox 60.52300 27.65900 65.56600 32.15900
[05/29 08:20:33  16193s] <CMD> zoomBox 61.25800 28.52000 64.35500 31.28400
[05/29 08:20:33  16193s] <CMD> zoomBox 61.90900 29.28100 63.28500 30.50900
[05/29 08:20:33  16193s] <CMD> zoomBox 61.98700 29.37200 63.15700 30.41600
[05/29 08:20:34  16193s] <CMD> zoomBox 62.10900 29.51500 62.95500 30.27000
[05/29 08:20:37  16194s] <CMD> pan -0.24900 -32.58000
[05/29 08:20:53  16197s] <CMD> deselectAll
[05/29 08:20:53  16197s] <CMD> selectWire 62.1780 29.8180 62.3720 29.8620 3 FE_PHN2083_SHIFT_OUT_10
[05/29 08:20:54  16198s] <CMD> deselectAll
[05/29 08:20:54  16198s] <CMD> selectInst {pkt_reg_inst/pkt_reg_reg[2]}
[05/29 08:20:56  16198s] <CMD> deselectAll
[05/29 08:20:56  16198s] <CMD> selectVia 62.0630 29.7760 62.1570 29.8840 5 FE_PHN1850_PKT_LD
[05/29 08:21:00  16199s] <CMD> is_innovus_plus
[05/29 08:21:50  16210s] <CMD> zoomBox 61.25700 29.14300 62.88100 30.59200
[05/29 08:21:50  16210s] <CMD> zoomBox 60.46300 28.63700 63.10800 30.99700
[05/29 08:21:50  16210s] <CMD> zoomBox 59.16600 27.82300 63.47400 31.66700
[05/29 08:21:51  16211s] <CMD> zoomBox 58.57100 27.45400 63.64000 31.97700
[05/29 08:21:52  16211s] <CMD> pan 2.41300 -31.57100
[05/29 08:21:53  16211s] <CMD> pan 0.62500 -35.19400
[05/29 08:21:54  16212s] <CMD> pan 0.34200 -38.04800
[05/29 08:21:56  16213s] <CMD> pan -0.94000 -38.90300
[05/29 08:21:56  16213s] <CMD> zoomBox 59.83200 21.98600 68.08600 29.35100
[05/29 08:21:56  16213s] <CMD> zoomBox 59.28800 21.50100 68.99900 30.16700
[05/29 08:21:58  16213s] <CMD> pan 4.01800 -38.37900
[05/29 08:21:58  16214s] <CMD> zoomBox 64.38800 21.42100 72.64300 28.78700
[05/29 08:21:59  16214s] <CMD> zoomBox 67.96300 22.98200 71.62800 26.25200
[05/29 08:22:00  16214s] <CMD> zoomBox 68.71700 23.42000 71.36500 25.78300
[05/29 08:22:00  16214s] <CMD> zoomBox 69.67900 23.85400 71.06200 25.08800
[05/29 08:22:01  16215s] <CMD> zoomBox 70.08500 23.96700 70.93500 24.72500
[05/29 08:22:56  16226s] <CMD> setEditMode -type regular
[05/29 08:23:06  16228s] <CMD> zoomBox 56.859 39.457 76.735 50.0
[05/29 08:23:12  16229s] <CMD> zoomBox 56.859 39.457 76.735 50.0
[05/29 08:23:12  16229s] <CMD> zoomBox 56.859 39.457 76.735 50.0
[05/29 08:23:21  16231s] <CMD> setEditMode -nets FE_PHN1191_sh_sync_inst_interval_sum_9
[05/29 08:23:25  16232s] <CMD> zoomBox 56.09500 34.48600 79.47800 55.35200
[05/29 08:23:25  16232s] <CMD> zoomBox 55.10900 32.77300 82.62000 57.32200
[05/29 08:23:25  16232s] <CMD> zoomBox 53.84300 30.53700 86.20900 59.41900
[05/29 08:23:26  16232s] <CMD> zoomBox 56.27700 34.32700 79.66200 55.19500
[05/29 08:23:26  16232s] <CMD> zoomBox 58.03100 37.10000 74.92800 52.17800
[05/29 08:23:27  16233s] <CMD> zoomBox 59.86400 40.74500 68.68500 48.61600
[05/29 08:23:27  16233s] <CMD> zoomBox 60.16400 41.34500 67.66200 48.03600
[05/29 08:23:28  16233s] <CMD> zoomBox 61.17900 43.29000 64.50800 46.26100
[05/29 08:23:28  16233s] <CMD> zoomBox 61.48300 43.88100 63.52800 45.70600
[05/29 08:23:32  16235s] <CMD> pan 0.96100 -17.67900
[05/29 08:23:33  16235s] <CMD> zoomBox 61.77500 43.19700 65.10600 46.16900
[05/29 08:23:33  16235s] <CMD> zoomBox 62.54900 44.00300 64.28800 45.55500
[05/29 08:23:37  16236s] <CMD> zoomBox 62.68400 44.14300 64.16200 45.46200
[05/29 08:23:37  16236s] <CMD> zoomBox 62.92000 44.43200 63.82900 45.24300
[05/29 08:23:38  16236s] <CMD> zoomBox 63.06500 44.61000 63.62300 45.10800
[05/29 08:23:38  16236s] <CMD> zoomBox 63.13100 44.68900 63.53400 45.04900
[05/29 08:23:59  16241s] <CMD> setLayerPreference C4 -isVisible 0
[05/29 08:24:00  16242s] <CMD> setLayerPreference C4 -isVisible 1
[05/29 08:24:01  16242s] <CMD> setLayerPreference A3 -isVisible 0
[05/29 08:24:02  16242s] <CMD> setLayerPreference A3 -isVisible 1
[05/29 08:24:03  16242s] <CMD> setLayerPreference A3 -isVisible 0
[05/29 08:24:05  16243s] <CMD> setLayerPreference A3 -isVisible 1
[05/29 08:24:06  16243s] <CMD> setLayerPreference A3 -isVisible 0
[05/29 08:24:07  16243s] <CMD> setLayerPreference A3 -isVisible 1
[05/29 08:24:08  16243s] <CMD> setLayerPreference A3 -isVisible 0
[05/29 08:24:11  16244s] <CMD> setLayerPreference A3 -isVisible 1
[05/29 08:24:12  16244s] <CMD> setLayerPreference C3 -isVisible 0
[05/29 08:24:13  16244s] <CMD> setLayerPreference C3 -isVisible 1
[05/29 08:24:14  16245s] <CMD> setLayerPreference C3 -isVisible 0
[05/29 08:24:14  16245s] <CMD> setLayerPreference C3 -isVisible 1
[05/29 08:24:21  16246s] <CMD> setEditMode -layer_horizontal C4
[05/29 08:24:22  16246s] <CMD> setEditMode -layer_vertical C3
[05/29 08:25:12  16257s] <CMD> deselectAll
[05/29 08:25:12  16257s] <CMD> selectMarker 61.8280 44.4260 71.7660 45.0310 -1 3 7
[05/29 08:25:12  16257s] <CMD> zoomBox 62.89200 44.46700 63.66400 45.15600
[05/29 08:25:12  16257s] <CMD> zoomBox 62.57700 44.17500 63.83600 45.29800
[05/29 08:25:13  16257s] <CMD> zoomBox 62.26400 43.88400 64.00700 45.43900
[05/29 08:25:13  16257s] <CMD> zoomBox 62.06500 43.69900 64.11600 45.52900
[05/29 08:25:13  16258s] <CMD> zoomBox 61.83100 43.48200 64.24400 45.63500
[05/29 08:25:14  16258s] <CMD> zoomBox 60.70400 42.57100 64.63300 46.07700
[05/29 08:25:16  16258s] <CMD> pan 2.74700 -17.71000
[05/29 08:25:18  16259s] <CMD> pan 2.58900 -20.29900
[05/29 08:25:20  16260s] <CMD> pan 2.56300 -22.95400
[05/29 08:25:21  16260s] <CMD> zoomBox 66.55100 41.59700 74.07900 48.31500
[05/29 08:25:21  16261s] <CMD> zoomBox 67.35200 42.04700 73.75100 47.75700
[05/29 08:25:21  16261s] <CMD> zoomBox 69.51000 43.26800 72.85200 46.25000
[05/29 08:25:22  16261s] <CMD> zoomBox 70.65800 44.04000 72.14100 45.36300
[05/29 08:25:22  16261s] <CMD> zoomBox 70.65700 44.04000 72.14000 45.36300
[05/29 08:25:22  16261s] <CMD> zoomBox 70.83800 44.12400 72.09800 45.24800
[05/29 08:25:23  16261s] <CMD> zoomBox 71.15100 44.32200 71.92600 45.01400
[05/29 08:25:23  16261s] <CMD> zoomBox 71.22600 44.37000 71.88500 44.95800
[05/29 08:25:25  16262s] <CMD> zoomBox 70.77700 44.08100 72.26400 45.40800
[05/29 08:25:30  16263s] <CMD> pan -0.11200 -26.69200
[05/29 08:25:30  16263s] <CMD> zoomBox 69.68300 43.54400 72.53400 46.08800
[05/29 08:25:30  16264s] <CMD> zoomBox 69.32100 43.34500 72.67500 46.33800
[05/29 08:25:31  16264s] <CMD> zoomBox 71.25600 44.41000 71.91800 45.00100
[05/29 08:25:32  16264s] <CMD> zoomBox 70.91500 44.25300 71.99300 45.21500
[05/29 08:25:32  16264s] <CMD> zoomBox 70.75900 44.18100 72.02800 45.31300
[05/29 08:26:35  16276s] <CMD> verifyEndCap
[05/29 08:26:35  16276s] 
[05/29 08:26:35  16276s] ******Begin verifyEndCap******
[05/29 08:26:35  16276s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[05/29 08:26:35  16276s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[05/29 08:26:35  16276s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:29:43  16312s] <CMD> verifyMetalDensity
[05/29 08:29:43  16312s] 
[05/29 08:29:43  16312s] ******** Start: VERIFY DENSITY ********
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "M1" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "M1" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "M1" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "M1" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "M1" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "M1" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "M2" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "M2" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "M2" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "M2" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "M2" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "M2" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "C1" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "C1" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "C1" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "C1" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C1" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C1" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "C2" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "C2" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "C2" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "C2" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C2" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C2" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "C3" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "C3" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "C3" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "C3" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C3" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C3" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "C4" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "C4" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "C4" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "C4" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C4" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C4" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "C5" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "C5" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "C5" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "C5" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "C5" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "C5" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "JA" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "JA" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "JA" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "JA" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "JA" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "JA" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "QA" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "QA" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "QA" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "QA" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "QA" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "QA" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "QB" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "QB" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "QB" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "QB" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "QB" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "QB" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-31):	Minimum window density for layer "LB" is missing. Using default value 20.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-32):	Maximum window density for layer "LB" is missing. Using default value 80.0.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-33):	Window size (width) for layer "LB" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-34):	Window size (height) for layer "LB" is missing. Using default value 100.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-35):	Window step (horizontal) for layer "LB" is missing. Using default value 50.
[05/29 08:29:43  16312s] **WARN: (IMPVMD-36):	Window step (vertical) for layer "LB" is missing. Using default value 50.
[05/29 08:29:43  16312s] Density calculation ...... Slot :   1 of   1
[05/29 08:29:45  16313s] 
[05/29 08:29:45  16313s] Densities of non-overlapping windows have been saved in FE DB.
[05/29 08:29:45  16313s] 
[05/29 08:29:45  16313s] A total of 40 density violation(s).
[05/29 08:29:45  16313s] Windows < Min. Density = 40
[05/29 08:29:45  16313s] Windows > Max. Density = 0
[05/29 08:29:45  16313s] Windows < Min. Union. Density = 0
[05/29 08:29:45  16313s] Windows > Max. Union. Density = 0
[05/29 08:29:45  16313s] 
[05/29 08:29:45  16313s] ******** End: VERIFY DENSITY ********
[05/29 08:29:45  16313s] VMD: elapsed time: 2.00
[05/29 08:29:45  16313s]      (CPU Time: 0:00:01.7  MEM: 0.000M)
[05/29 08:29:45  16313s] 
[05/29 08:29:45  16313s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:29:59  16316s] <CMD> verifyACLimit
[05/29 08:29:59  16316s] **WARN: (IMPVAC-87):	verifyACLimit does not support the -siAware option of setDelayCalMode yet. 
[05/29 08:29:59  16316s] Using default Delay Calculation Engine.
[05/29 08:29:59  16316s] 
[05/29 08:29:59  16316s] ******** Start: verifyACLimit ********
[05/29 08:29:59  16316s] Start Time: Thu May 29 08:29:59 2025
[05/29 08:29:59  16316s] 
[05/29 08:30:01  16317s] Layer RX with id 92 --> rx  1
[05/29 08:30:01  16317s] Layer PC with id 0 --> pc  2
[05/29 08:30:01  16317s] db Layer M1 with id 1 --> m1  5
[05/29 08:30:01  16317s] db Layer V1 with id 34 --> v1  6
[05/29 08:30:01  16317s] db Layer M2 with id 2 --> m2  7
[05/29 08:30:01  16317s] db Layer AY with id 35 --> ay  8
[05/29 08:30:01  16317s] db Layer C1 with id 3 --> c1  9
[05/29 08:30:01  16317s] db Layer A1 with id 36 --> a1  10
[05/29 08:30:01  16317s] db Layer C2 with id 4 --> c2  11
[05/29 08:30:01  16317s] db Layer A2 with id 37 --> a2  12
[05/29 08:30:01  16317s] db Layer C3 with id 5 --> c3  13
[05/29 08:30:01  16317s] db Layer A3 with id 38 --> a3  14
[05/29 08:30:01  16317s] db Layer C4 with id 6 --> c4  15
[05/29 08:30:01  16317s] db Layer A4 with id 39 --> a4  16
[05/29 08:30:01  16317s] db Layer C5 with id 7 --> c5  17
[05/29 08:30:01  16317s] db Layer YS with id 40 --> ys  18
[05/29 08:30:01  16317s] db Layer JA with id 8 --> ja  19
[05/29 08:30:01  16317s] db Layer JV with id 41 --> jv  20
[05/29 08:30:01  16317s] db Layer QA with id 9 --> qa  21
[05/29 08:30:01  16317s] db Layer JW with id 42 --> jw  22
[05/29 08:30:01  16317s] db Layer QB with id 10 --> qb  23
[05/29 08:30:01  16317s] db Layer VV with id 43 --> vv  24
[05/29 08:30:01  16317s] db Layer LB with id 11 --> lb  25
[05/29 08:30:01  16317s] 
[05/29 08:30:01  16317s] QRCTech file: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/29 08:30:01  16317s] 
[05/29 08:30:01  16317s] LayerMapping file: VAC_LayerMap_56484.txt
[05/29 08:30:02  16318s] **ERROR: (IMPVAC-114):	No EM rule defined in QRC tech or ICT EM file for signal EM check.
<CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:30:47  16327s] invalid command name "verifyDesign"
[05/29 08:38:19  16411s] <CMD> saveDesign TOPv4
[05/29 08:38:19  16411s] #% Begin save design ... (date=05/29 08:38:19, mem=3992.8M)
[05/29 08:38:19  16411s] % Begin Save ccopt configuration ... (date=05/29 08:38:19, mem=3992.8M)
[05/29 08:38:19  16411s] % End Save ccopt configuration ... (date=05/29 08:38:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3993.5M, current mem=3993.5M)
[05/29 08:38:19  16411s] % Begin Save netlist data ... (date=05/29 08:38:19, mem=3993.5M)
[05/29 08:38:19  16411s] Writing Binary DB to TOPv4.dat/TOP.v.bin in single-threaded mode...
[05/29 08:38:19  16411s] % End Save netlist data ... (date=05/29 08:38:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3993.5M, current mem=3993.5M)
[05/29 08:38:19  16411s] Saving symbol-table file ...
[05/29 08:38:20  16411s] Saving congestion map file TOPv4.dat/TOP.route.congmap.gz ...
[05/29 08:38:20  16412s] % Begin Save AAE data ... (date=05/29 08:38:20, mem=3993.5M)
[05/29 08:38:20  16412s] Saving AAE Data ...
[05/29 08:38:20  16412s] % End Save AAE data ... (date=05/29 08:38:20, total cpu=0:00:00.8, real=0:00:00.0, peak res=3994.1M, current mem=3994.1M)
[05/29 08:38:21  16412s] Saving preference file TOPv4.dat/gui.pref.tcl ...
[05/29 08:38:21  16413s] Saving mode setting ...
[05/29 08:38:21  16413s] Saving global file ...
[05/29 08:38:22  16413s] % Begin Save floorplan data ... (date=05/29 08:38:21, mem=4040.0M)
[05/29 08:38:22  16413s] Saving floorplan file ...
[05/29 08:38:22  16413s] % End Save floorplan data ... (date=05/29 08:38:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=4040.0M, current mem=4040.0M)
[05/29 08:38:22  16413s] Saving PG file TOPv4.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Thu May 29 08:38:22 2025)
[05/29 08:38:22  16413s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=5137.5M) ***
[05/29 08:38:22  16413s] *info - save blackBox cells to lef file TOPv4.dat/TOP.bbox.lef
[05/29 08:38:22  16413s] Saving Drc markers ...
[05/29 08:38:22  16413s] ... 115 markers are saved ...
[05/29 08:38:22  16413s] ... 72 geometry drc markers are saved ...
[05/29 08:38:22  16413s] ... 0 antenna drc markers are saved ...
[05/29 08:38:23  16413s] % Begin Save placement data ... (date=05/29 08:38:22, mem=4040.0M)
[05/29 08:38:23  16413s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/29 08:38:23  16413s] Save Adaptive View Pruning View Names to Binary file
[05/29 08:38:23  16413s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=5140.5M) ***
[05/29 08:38:23  16413s] % End Save placement data ... (date=05/29 08:38:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=4040.0M, current mem=4040.0M)
[05/29 08:38:23  16413s] % Begin Save routing data ... (date=05/29 08:38:23, mem=4040.0M)
[05/29 08:38:23  16413s] Saving route file ...
[05/29 08:38:23  16413s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=5137.5M) ***
[05/29 08:38:23  16414s] % End Save routing data ... (date=05/29 08:38:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=4040.1M, current mem=4040.1M)
[05/29 08:38:23  16414s] Saving property file TOPv4.dat/TOP.prop
[05/29 08:38:23  16414s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=5140.5M) ***
[05/29 08:38:24  16414s] #Saving pin access data to file TOPv4.dat/TOP.apa ...
[05/29 08:38:24  16414s] #
[05/29 08:38:24  16414s] Saving preRoute extracted patterns in file 'TOPv4.dat/TOP.techData.gz' ...
[05/29 08:38:24  16414s] Saving preRoute extraction data in directory 'TOPv4.dat/extraction/' ...
[05/29 08:38:24  16414s] eee: Checksum of RC Grid density data=132
[05/29 08:38:24  16414s] % Begin Save power constraints data ... (date=05/29 08:38:24, mem=4042.6M)
[05/29 08:38:24  16414s] % End Save power constraints data ... (date=05/29 08:38:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=4042.6M, current mem=4042.6M)
[05/29 08:38:25  16414s] Generated self-contained design TOPv4.dat
[05/29 08:38:25  16415s] #% End save design ... (date=05/29 08:38:25, total cpu=0:00:03.5, real=0:00:06.0, peak res=4042.6M, current mem=4042.3M)
[05/29 08:38:25  16415s] *** Message Summary: 0 warning(s), 0 error(s)
[05/29 08:38:25  16415s] 
[05/29 08:39:30  16427s] <CMD> verify_antenna
[05/29 08:39:30  16427s]  *** Starting Verify Antenna (MEM: 5153.6) ***
[05/29 08:39:30  16427s] 
[05/29 08:39:30  16427s] Report File: TOP.verify_antenna.rpt
[05/29 08:39:30  16427s]   VERIFY Antenna ...... Starting Verification
[05/29 08:39:30  16427s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:39:30  16427s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/29 08:39:30  16427s]   VERIFY Antenna ...... Using new threading
[05/29 08:39:30  16427s] #- FE data import: obj_type VIA:
[05/29 08:39:30  16427s] #--layer M2 obj num 4
[05/29 08:39:30  16427s] #--layer C1 obj num 2
[05/29 08:39:30  16427s] #- total obj num 6
[05/29 08:39:30  16427s] #- FE data import: obj_type INSTANCE_PIN:
[05/29 08:39:30  16427s] #--layer M1 obj num 3
[05/29 08:39:30  16427s] #--layer M2 obj num 3
[05/29 08:39:30  16427s] #- total obj num 6
[05/29 08:39:30  16427s] #- FE data import: obj_type WIRE:
[05/29 08:39:30  16427s] #--layer M2 obj num 2
[05/29 08:39:30  16427s] #--layer C1 obj num 3
[05/29 08:39:30  16427s] #- total obj num 5
[05/29 08:39:30  16427s] Verification Complete: 0 Violations
[05/29 08:39:30  16427s]  *** End Verify Antenna (CPU: 0:00:00.6  ELAPSED TIME: 16.01  MEM: 0.0M) ***
[05/29 08:39:30  16427s] 
[05/29 08:39:30  16427s] ******* DONE VERIFY ANTENNA ********
[05/29 08:39:30  16427s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:40:14  16436s] <CMD> checkPlace
[05/29 08:40:14  16436s] OPERPROF: Starting checkPlace at level 1, MEM:5173.6M, EPOCH TIME: 1748522414.189348
[05/29 08:40:14  16436s] Processing tracks to init pin-track alignment.
[05/29 08:40:14  16436s] z: 1, totalTracks: 1
[05/29 08:40:14  16436s] z: 3, totalTracks: 1
[05/29 08:40:14  16436s] z: 5, totalTracks: 1
[05/29 08:40:14  16436s] z: 7, totalTracks: 1
[05/29 08:40:14  16436s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/29 08:40:14  16436s] #spOpts: rpCkHalo=4 
[05/29 08:40:14  16436s] Initializing Route Infrastructure for color support ...
[05/29 08:40:14  16436s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5173.6M, EPOCH TIME: 1748522414.194168
[05/29 08:40:14  16436s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.030, REAL:0.023, MEM:5173.6M, EPOCH TIME: 1748522414.217575
[05/29 08:40:14  16436s] Route Infrastructure Initialized for color support successfully.
[05/29 08:40:14  16436s] Cell TOP LLGs are deleted
[05/29 08:40:14  16436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:40:14  16436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:40:14  16436s] # Building TOP llgBox search-tree.
[05/29 08:40:14  16436s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/29 08:40:14  16436s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5173.6M, EPOCH TIME: 1748522414.270223
[05/29 08:40:14  16436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:40:14  16436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:40:14  16436s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5173.6M, EPOCH TIME: 1748522414.271281
[05/29 08:40:14  16436s] Max number of tech site patterns supported in site array is 256.
[05/29 08:40:14  16436s] Core basic site is GF22_DST
[05/29 08:40:14  16436s] Processing tracks to init pin-track alignment.
[05/29 08:40:14  16436s] z: 1, totalTracks: 1
[05/29 08:40:14  16436s] z: 3, totalTracks: 1
[05/29 08:40:14  16436s] z: 5, totalTracks: 1
[05/29 08:40:14  16436s] z: 7, totalTracks: 1
[05/29 08:40:14  16436s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 08:40:14  16436s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 08:40:14  16436s] SiteArray: non-trimmed site array dimensions = 194 x 912
[05/29 08:40:14  16436s] SiteArray: use 995,328 bytes
[05/29 08:40:14  16436s] SiteArray: current memory after site array memory allocation 5173.6M
[05/29 08:40:14  16436s] SiteArray: FP blocked sites are writable
[05/29 08:40:14  16436s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/29 08:40:14  16436s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5173.6M, EPOCH TIME: 1748522414.517974
[05/29 08:40:14  16436s] Process 59304 wires and vias for routing blockage analysis
[05/29 08:40:14  16436s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.014, MEM:5173.6M, EPOCH TIME: 1748522414.531867
[05/29 08:40:14  16436s] SiteArray: number of non floorplan blocked sites for llg default is 176928
[05/29 08:40:14  16436s] Atter site array init, number of instance map data is 0.
[05/29 08:40:14  16436s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.360, REAL:0.361, MEM:5173.6M, EPOCH TIME: 1748522414.631982
[05/29 08:40:14  16436s] 
[05/29 08:40:14  16436s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/29 08:40:14  16436s] 
[05/29 08:40:14  16436s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/29 08:40:14  16436s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.360, REAL:0.364, MEM:5173.6M, EPOCH TIME: 1748522414.633817
[05/29 08:40:14  16436s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:5173.6M, EPOCH TIME: 1748522414.636485
[05/29 08:40:14  16436s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 08:40:14  16436s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.020, REAL:0.006, MEM:5173.6M, EPOCH TIME: 1748522414.642443
[05/29 08:40:14  16436s] Begin checking placement ... (start mem=5173.6M, init mem=5173.6M)
[05/29 08:40:14  16436s] Begin checking exclusive groups violation ...
[05/29 08:40:14  16436s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 08:40:14  16436s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 08:40:14  16436s] 
[05/29 08:40:14  16436s] Running CheckPlace using 1 thread in normal mode...
[05/29 08:40:14  16437s] 
[05/29 08:40:14  16437s] ...checkPlace normal is done!
[05/29 08:40:14  16437s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5173.6M, EPOCH TIME: 1748522414.991523
[05/29 08:40:14  16437s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:5173.6M, EPOCH TIME: 1748522414.996655
[05/29 08:40:14  16437s] *info: Placed = 5690          
[05/29 08:40:14  16437s] *info: Unplaced = 0           
[05/29 08:40:14  16437s] Placement Density:96.60%(10706/11082)
[05/29 08:40:14  16437s] Placement Density (including fixed std cells):96.60%(10706/11082)
[05/29 08:40:15  16437s] Cell TOP LLGs are deleted
[05/29 08:40:15  16437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5690).
[05/29 08:40:15  16437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:40:15  16437s] # Resetting pin-track-align track data.
[05/29 08:40:15  16437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:40:15  16437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 08:40:15  16437s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5173.6M)
[05/29 08:40:15  16437s] OPERPROF: Finished checkPlace at level 1, CPU:0.830, REAL:0.837, MEM:5173.6M, EPOCH TIME: 1748522415.025915
[05/29 08:40:15  16437s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/29 08:40:25  16439s] <CMD> zoomBox 70.42100 43.75800 72.85300 45.92800
[05/29 08:40:25  16439s] <CMD> zoomBox 69.52600 42.93100 74.18500 47.08800
[05/29 08:40:25  16439s] <CMD> zoomBox 67.16200 40.76200 77.66300 50.13300
[05/29 08:40:26  16439s] <CMD> zoomBox 60.14100 34.30500 87.98900 59.15500
[05/29 08:40:26  16439s] <CMD> zoomBox 41.46600 17.12300 115.31100 83.01800
[05/29 08:40:26  16439s] <CMD> zoomBox 3.75800 -17.58300 170.18800 130.93000
[05/29 08:40:27  16439s] <CMD> zoomBox -21.82800 -32.78300 173.97200 141.93900
[05/29 08:40:27  16440s] <CMD> pan -73.07600 -54.57200
[05/29 08:40:27  16440s] <CMD> zoomBox -69.31900 -24.60600 97.11200 123.90800
[05/29 08:40:27  16440s] <CMD> zoomBox -42.94500 -5.88500 77.30300 101.41800
[05/29 08:40:28  16440s] <CMD> zoomBox -21.55000 8.21600 65.33000 85.74300
[05/29 08:40:28  16440s] <CMD> pan 22.76300 22.44200
[05/29 08:40:30  16441s] <CMD> setLayerPreference node_cell -isVisible 1
[05/29 08:40:31  16442s] <CMD> pan 12.17000 -9.56100
[05/29 08:40:32  16442s] <CMD> zoomBox 37.16700 10.00100 90.52300 57.61300
[05/29 08:40:32  16442s] <CMD> zoomBox 47.07600 18.83400 85.62600 53.23400
[05/29 08:40:33  16442s] <CMD> zoomBox 54.42600 26.44300 78.10200 47.57000
[05/29 08:40:33  16443s] <CMD> zoomBox 58.97300 31.16100 73.51400 44.13700
[05/29 08:40:34  16443s] <CMD> zoomBox 61.76700 34.06900 70.69700 42.03800
[05/29 08:58:25  16647s] invalid command name "signoff_verify_design"
[05/29 08:58:41  16650s] invalid command name "signoff_verify_design"
[05/29 08:59:56  16664s] invalid command name "verifyLitho"
[05/29 09:02:45  16696s] 
[05/29 09:02:45  16696s] *** Memory Usage v#2 (Current mem = 5155.617M, initial mem = 812.863M) ***
[05/29 09:02:45  16696s] 
[05/29 09:02:45  16696s] *** Summary of all messages that are not suppressed in this session:
[05/29 09:02:45  16696s] Severity  ID               Count  Summary                                  
[05/29 09:02:45  16696s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/29 09:02:45  16696s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/29 09:02:45  16696s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/29 09:02:45  16696s] WARNING   IMPVFG-257           2  setVerifyGeometryMode/verifyGeometry com...
[05/29 09:02:45  16696s] ERROR     IMPVFG-250           2  This design uses metal and cut layer DRC...
[05/29 09:02:45  16696s] WARNING   IMPVMD-32           22  Maximum window density for layer "%s" is...
[05/29 09:02:45  16696s] WARNING   IMPVMD-33           22  Window size (width) for layer "%s" is mi...
[05/29 09:02:45  16696s] WARNING   IMPVMD-34           22  Window size (height) for layer "%s" is m...
[05/29 09:02:45  16696s] WARNING   IMPVMD-35           22  Window step (horizontal) for layer "%s" ...
[05/29 09:02:45  16696s] WARNING   IMPVMD-36           22  Window step (vertical) for layer "%s" is...
[05/29 09:02:45  16696s] WARNING   IMPVMD-31           22  Minimum window density for layer "%s" is...
[05/29 09:02:45  16696s] WARNING   IMPVAC-87            1  verifyACLimit does not support the -siAw...
[05/29 09:02:45  16696s] ERROR     IMPVAC-114           1  No EM rule defined in QRC tech or ICT EM...
[05/29 09:02:45  16696s] ERROR     IMPVFW-405           1  There is no specified end cap cell type ...
[05/29 09:02:45  16696s] WARNING   IMPVFW-5             1  %s is not completed.                     
[05/29 09:02:45  16696s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/29 09:02:45  16696s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[05/29 09:02:45  16696s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/29 09:02:45  16696s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/29 09:02:45  16696s] WARNING   IMPSP-5217           6  addFiller command is running on a postRo...
[05/29 09:02:45  16696s] WARNING   IMPOPT-7324          1  The length of %s cell list for skewClock...
[05/29 09:02:45  16696s] WARNING   IMPOPT-7320          2  Glitch fixing has been disabled since gl...
[05/29 09:02:45  16696s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/29 09:02:45  16696s] WARNING   IMPOPT-3802          2  The %s command does not support the dist...
[05/29 09:02:45  16696s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[05/29 09:02:45  16696s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/29 09:02:45  16696s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/29 09:02:45  16696s] WARNING   IMPCCOPT-2314        2  CCOpt found %u clock tree nets marked as...
[05/29 09:02:45  16696s] WARNING   IMPCCOPT-2431        2  Found %u pin(s) with annotated transitio...
[05/29 09:02:45  16696s] WARNING   IMPCCOPT-1484        1  No activity file is loaded; therefore th...
[05/29 09:02:45  16696s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/29 09:02:45  16696s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[05/29 09:02:45  16696s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/29 09:02:45  16696s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/29 09:02:45  16696s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/29 09:02:45  16696s] WARNING   NRAG-44              6  Track pitch is too small compared with l...
[05/29 09:02:45  16696s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/29 09:02:45  16696s] WARNING   NRDB-2321            2  The must join all ports pin %s/%s doesn'...
[05/29 09:02:45  16696s] WARNING   NRDB-942             2  Reset route_exp_with_eco_for_shielding t...
[05/29 09:02:45  16696s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/29 09:02:45  16696s] WARNING   NRIG-34            300  Power/Ground pin %s of instance %s is no...
[05/29 09:02:45  16696s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/29 09:02:45  16696s] WARNING   NRIF-78              2  The option route_with_eco combined with ...
[05/29 09:02:45  16696s] WARNING   NRIF-95            164  Option setNanoRouteMode -routeTopRouting...
[05/29 09:02:45  16696s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[05/29 09:02:45  16696s] ERROR     IMPQTF-4044          1  Error occurs when '%s' is executed with ...
[05/29 09:02:45  16696s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/29 09:02:45  16696s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/29 09:02:45  16696s] *** Message Summary: 1609 warning(s), 6 error(s)
[05/29 09:02:45  16696s] 
[05/29 09:02:45  16696s] --- Ending "Innovus" (totcpu=4:38:18, real=16:31:00, mem=5155.6M) ---
