verilog/sim/build.out
a.out
*.vcd
*.vvp
