###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:38 2022
#  Design:            Integrator
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.988
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.998
- Arrival Time                 49.248
= Slack Time                   24.750
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   49.750 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   49.751 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   50.248 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   50.252 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   50.738 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   50.741 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   52.236 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   52.237 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   52.971 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   52.972 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   53.534 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   53.534 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   54.225 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   54.225 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   55.263 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   55.263 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   56.150 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   56.151 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   57.040 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   57.040 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   57.943 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   57.943 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   58.823 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   58.823 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   59.781 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   59.782 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   60.674 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   60.674 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   61.582 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   61.583 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   62.554 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.804 |   62.554 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   63.689 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   63.691 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   64.627 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   64.627 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   65.522 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   65.522 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   66.410 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   66.411 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.573 |   67.323 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   67.324 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.908 |  43.482 |   68.232 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.483 |   68.233 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.898 |  44.381 |   69.131 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.381 |   69.131 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.843 |  45.224 |   69.974 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.224 |   69.974 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.102 |   70.852 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.102 |   70.852 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  46.991 |   71.741 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  46.992 |   71.742 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  47.842 |   72.592 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.843 |   72.593 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.798 |  48.641 |   73.391 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  48.642 |   73.392 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.606 |  49.248 |   73.998 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.000 |  49.248 |   73.998 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |    0.250 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |    0.251 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |    0.748 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |    0.752 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |    1.234 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |    1.236 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.775
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.211
- Arrival Time                 48.953
= Slack Time                   25.258
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   50.258 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   50.259 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   50.756 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   50.760 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   51.246 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   51.249 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   52.744 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   52.745 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   53.480 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   53.480 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   54.042 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   54.043 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   54.733 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   54.733 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   55.771 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   55.771 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   56.658 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   56.659 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   57.548 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   57.548 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   58.451 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   58.452 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   59.331 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   59.332 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   60.289 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   60.290 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   61.182 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   61.182 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   62.090 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   62.091 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   63.062 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.804 |   63.063 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   64.197 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   64.199 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   65.135 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   65.136 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   66.030 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   66.030 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   66.918 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   66.919 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.573 |   67.832 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   67.832 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.908 |  43.482 |   68.741 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.483 |   68.741 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.898 |  44.381 |   69.639 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.381 |   69.640 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.843 |  45.224 |   70.482 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.224 |   70.483 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.102 |   71.360 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.102 |   71.360 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  46.991 |   72.249 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  46.992 |   72.250 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  47.842 |   73.101 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  47.843 |   73.101 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.110 |  48.953 |   74.211 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  48.953 |   74.211 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -0.258 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -0.257 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |    0.240 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |    0.244 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |    0.726 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |    0.728 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.772
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.220
- Arrival Time                 48.120
= Slack Time                   26.100
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.100 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   51.102 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   51.598 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   51.602 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   52.089 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   52.091 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   53.586 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   53.587 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   54.322 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   54.322 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   54.884 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   54.885 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   55.575 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   55.575 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   56.613 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   56.614 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   57.501 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   57.501 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   58.390 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   58.390 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   59.293 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   59.294 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   60.173 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   60.174 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   61.131 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   61.132 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   62.024 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   62.025 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   62.933 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   62.933 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   63.904 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.804 |   63.905 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   65.039 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   65.041 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   65.977 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   65.978 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   66.872 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   66.872 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   67.761 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   67.761 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.574 |   68.674 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   68.675 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.908 |  43.482 |   69.583 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.483 |   69.584 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.898 |  44.381 |   70.481 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.381 |   70.482 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.843 |  45.224 |   71.324 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.224 |   71.325 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.102 |   72.202 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.102 |   72.203 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  46.991 |   73.092 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  46.992 |   73.092 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.127 |  48.119 |   74.220 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  48.120 |   74.220 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -1.100 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -1.099 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -0.602 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -0.599 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -0.112 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.992 |   -0.108 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.779
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.214
- Arrival Time                 47.277
= Slack Time                   26.936
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.937 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   51.938 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   52.434 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   52.438 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   52.925 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   52.927 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   54.422 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   54.423 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   55.158 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   55.158 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   55.720 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   55.721 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   56.411 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   56.411 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   57.449 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   57.450 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   58.337 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   58.337 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   59.226 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   59.226 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   60.129 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   60.130 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   61.010 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   61.010 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   61.968 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   61.968 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   62.860 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   62.861 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   63.769 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   63.769 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   64.740 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   64.741 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   65.876 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   65.877 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   66.813 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   66.814 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   67.708 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   67.708 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   68.597 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   68.597 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.574 |   69.510 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   69.511 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.908 |  43.482 |   70.419 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.483 |   70.420 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.898 |  44.381 |   71.317 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.381 |   71.318 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.843 |  45.224 |   72.160 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.224 |   72.161 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.877 |  46.102 |   73.038 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  46.102 |   73.039 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.175 |  47.277 |   74.213 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  47.277 |   74.214 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -1.936 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -1.935 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -1.439 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -1.435 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -0.948 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -0.944 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.218
- Arrival Time                 46.352
= Slack Time                   27.866
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.866 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   52.867 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   53.364 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   53.368 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   53.854 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   53.857 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   55.352 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   55.353 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   56.087 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   56.088 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   56.650 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   56.650 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   57.340 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   57.341 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   58.379 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   58.379 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   59.266 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   59.266 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   60.155 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   60.156 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   61.059 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   61.059 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   61.939 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   61.939 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   62.897 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   62.898 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   63.790 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   63.790 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   64.698 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   64.699 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   65.669 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   65.670 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   66.805 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   66.807 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   67.743 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   67.743 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   68.637 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   68.638 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   69.526 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   69.526 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.574 |   70.439 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   70.440 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.908 |  43.482 |   71.348 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.483 |   71.349 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.898 |  44.381 |   72.247 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.381 |   72.247 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.843 |  45.224 |   73.090 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  45.224 |   73.090 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.128 |  46.352 |   74.218 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  46.352 |   74.218 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -2.866 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -2.865 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -2.368 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -2.364 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -1.878 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.992 |   -1.873 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.218
- Arrival Time                 45.518
= Slack Time                   28.700
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.700 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   53.701 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   54.198 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   54.201 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   54.688 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   54.691 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   56.186 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   56.186 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   56.921 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   56.922 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   57.484 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   57.484 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   58.174 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   58.175 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   59.212 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   59.213 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   60.100 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   60.100 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   60.989 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   60.990 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   61.892 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   61.893 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   62.773 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   62.773 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   63.731 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   63.732 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   64.623 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   64.624 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   65.532 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   65.532 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   66.503 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.804 |   66.504 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   67.639 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   67.640 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   68.577 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   68.577 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   69.471 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   69.472 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   70.360 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   70.360 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.574 |   71.273 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   71.274 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.908 |  43.482 |   72.182 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.483 |   72.183 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.898 |  44.381 |   73.080 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  44.381 |   73.081 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.137 |  45.518 |   74.218 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.000 |  45.518 |   74.218 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -3.700 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -3.698 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -3.202 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -3.198 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -2.712 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.992 |   -2.708 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.772
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.221
- Arrival Time                 44.612
= Slack Time                   29.609
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   54.609 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   54.610 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   55.107 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   55.111 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   55.597 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   55.600 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   57.095 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   57.096 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   57.830 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   57.831 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   58.393 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   58.393 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   59.084 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   59.084 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   60.122 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   60.122 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   61.009 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   61.010 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   61.899 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   61.899 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   62.802 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   62.802 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   63.682 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   63.682 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   64.640 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   64.641 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   65.533 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   65.533 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   66.441 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   66.442 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   67.413 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.804 |   67.413 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   68.548 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   68.550 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   69.486 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   69.486 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   70.381 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   70.381 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   71.269 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   71.270 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.574 |   72.182 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   72.183 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.908 |  43.482 |   73.091 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  43.483 |   73.092 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.129 |  44.612 |   74.221 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  44.612 |   74.221 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -4.609 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -4.608 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -4.111 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -4.107 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -3.621 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -3.616 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.217
- Arrival Time                 43.725
= Slack Time                   30.491
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   55.491 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   55.493 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   55.989 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   55.993 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   56.479 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   56.482 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   57.977 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   57.978 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   58.713 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   58.713 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   59.275 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   59.276 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   59.966 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   59.966 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   61.004 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   61.004 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   61.892 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   61.892 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   62.781 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   62.781 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   63.684 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   63.685 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   64.564 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   64.565 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   65.522 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   65.523 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   66.415 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   66.416 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   67.324 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   67.324 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   68.295 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   68.296 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   69.430 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   69.432 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   70.368 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   70.369 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   71.263 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   71.263 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   72.152 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   72.152 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.913 |  42.574 |   73.065 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.001 |  42.574 |   73.065 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.151 |  43.725 |   74.216 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.000 |  43.725 |   74.217 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -5.491 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -5.490 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -4.993 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -4.989 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |   -4.503 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -4.499 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.994
- Setup                         0.772
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.222
- Arrival Time                 42.811
= Slack Time                   31.411
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   56.411 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   56.412 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   56.909 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   56.913 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   57.399 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   57.402 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   58.897 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   58.898 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   59.633 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   59.633 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   60.195 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   60.196 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   60.886 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   60.886 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   61.924 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   61.924 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   62.811 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   62.812 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   63.701 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   63.701 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   64.604 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   64.605 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   65.484 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   65.485 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   66.442 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   66.443 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   67.335 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   67.336 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   68.243 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   68.244 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   69.215 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   69.216 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   70.350 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   70.352 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   71.288 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   71.289 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   72.183 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   72.183 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.888 |  41.660 |   73.072 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  41.661 |   73.072 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.150 |  42.811 |   74.222 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  42.811 |   74.222 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -6.411 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -6.410 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -5.913 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -5.910 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -5.422 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.994 |   -5.417 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.994
- Setup                         0.772
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.222
- Arrival Time                 41.925
= Slack Time                   32.297
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.297 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   57.298 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   57.795 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   57.799 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   58.285 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   58.288 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   59.783 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   59.784 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   60.518 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   60.519 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   61.081 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   61.081 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   61.772 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   61.772 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   62.810 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   62.810 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   63.697 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   63.698 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   64.587 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   64.587 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   65.490 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   65.490 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   66.370 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   66.370 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   67.328 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   67.329 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   68.221 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   68.221 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   69.129 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   69.130 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   70.101 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   70.102 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   71.236 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   71.238 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   72.174 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   72.174 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.894 |  40.772 |   73.069 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  40.772 |   73.069 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.153 |  41.925 |   74.222 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.000 |  41.925 |   74.222 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -7.297 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -7.296 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -6.799 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -6.796 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -6.308 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.994 |   -6.303 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.994
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.218
- Arrival Time                 41.058
= Slack Time                   33.160
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.160 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   58.162 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   58.658 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   58.662 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   59.149 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   59.151 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   60.646 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   60.647 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   61.382 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   61.382 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   61.944 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   61.945 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   62.635 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   62.635 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   63.673 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   63.674 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   64.561 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   64.561 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   65.450 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   65.450 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   66.353 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   66.354 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   67.233 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   67.234 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   68.191 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   68.192 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   69.084 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   69.085 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   69.993 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   69.993 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   70.964 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   70.965 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   72.099 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   72.101 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.936 |  39.877 |   73.037 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  39.877 |   73.038 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.180 |  41.057 |   74.218 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.000 |  41.058 |   74.218 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -8.160 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -8.159 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -7.662 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -7.659 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -7.172 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.994 |   -7.166 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         0.781
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.212
- Arrival Time                 40.209
= Slack Time                   34.003
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   59.003 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   59.004 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   59.501 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   59.505 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   59.991 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   59.994 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   61.489 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   61.490 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   62.224 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   62.225 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   62.787 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   62.787 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   63.478 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   63.478 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   64.516 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   64.516 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   65.403 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   65.403 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   66.292 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   66.293 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   67.196 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   67.196 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   68.076 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   68.076 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   69.034 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   69.035 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   69.927 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   69.927 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   70.835 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   70.836 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   71.807 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   71.807 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.135 |  38.939 |   72.942 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  38.941 |   72.944 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.268 |  40.209 |   74.212 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.000 |  40.209 |   74.212 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   -9.003 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   -9.002 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -8.505 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |   -8.502 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |   -8.014 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |   -8.010 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.985
- Setup                         0.800
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.185
- Arrival Time                 39.156
= Slack Time                   35.029
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   60.029 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   60.030 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   60.527 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   60.531 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   61.017 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   61.020 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   62.515 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   62.516 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   63.250 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   63.251 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   63.813 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   63.813 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   64.504 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   64.504 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   65.542 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   65.542 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   66.429 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   66.430 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   67.319 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   67.319 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   68.222 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   68.222 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   69.102 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   69.102 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   70.060 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   70.061 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   70.953 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   70.953 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   71.861 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   71.862 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.971 |  37.804 |   72.833 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  37.805 |   72.833 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.351 |  39.156 |   74.185 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.000 |  39.156 |   74.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -10.029 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -10.028 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |   -9.531 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |   -9.527 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |   -9.045 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.985 |   -9.043 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.988
- Setup                         0.785
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.202
- Arrival Time                 38.069
= Slack Time                   36.134
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   61.134 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   61.135 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   61.632 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   61.636 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   62.122 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   62.125 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   63.620 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   63.620 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   64.355 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   64.356 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   64.918 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   64.918 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   65.608 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   65.609 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   66.647 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   66.647 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   67.534 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   67.534 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   68.423 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   68.424 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   69.327 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   69.327 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   70.207 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   70.207 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   71.165 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   71.166 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   72.058 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   72.058 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.908 |  36.832 |   72.966 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  36.833 |   72.966 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.236 |  38.068 |   74.202 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.000 |  38.069 |   74.202 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -11.134 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -11.132 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -10.636 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -10.632 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -10.148 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.988 |  -10.146 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.989
- Setup                         0.777
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.211
- Arrival Time                 37.096
= Slack Time                   37.116
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.116 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   62.117 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   62.614 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   62.618 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   63.104 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   63.107 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   64.602 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   64.602 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   65.337 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   65.338 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   65.900 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   65.900 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   66.590 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   66.591 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   67.629 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   67.629 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   68.516 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   68.516 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   69.405 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   69.406 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   70.309 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   70.309 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   71.189 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.073 |   71.189 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   72.147 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   72.148 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.892 |  35.924 |   73.040 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  35.924 |   73.040 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.171 |  37.096 |   74.211 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.000 |  37.096 |   74.211 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -12.116 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -12.115 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -11.618 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -11.614 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -11.130 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.003 |  25.989 |  -11.127 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.988
- Setup                         0.773
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.215
- Arrival Time                 36.188
= Slack Time                   38.027
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.027 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   63.028 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   63.525 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   63.529 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   64.015 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   64.018 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   65.513 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   65.514 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   66.248 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   66.249 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   66.811 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   66.811 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   67.502 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   67.502 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   68.540 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   68.540 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   69.427 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   69.428 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   70.317 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   70.317 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   71.220 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   71.221 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   72.100 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   72.101 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.958 |  35.031 |   73.058 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  35.032 |   73.059 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.156 |  36.188 |   74.215 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |  36.188 |   74.215 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -13.027 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -13.026 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -12.529 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -12.525 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -12.041 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.988 |  -12.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.987
- Setup                         0.784
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.203
- Arrival Time                 35.293
= Slack Time                   38.910
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.910 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   63.911 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   64.408 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   64.412 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   64.898 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   64.901 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   66.396 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   66.397 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   67.131 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   67.132 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   67.694 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   67.694 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   68.385 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   68.385 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   69.423 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   69.423 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   70.310 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   70.311 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   71.200 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   71.200 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   72.103 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   72.103 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.880 |  34.073 |   72.983 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  34.074 |   72.983 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.219 |  35.293 |   74.203 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.000 |  35.293 |   74.203 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -13.910 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -13.909 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -13.412 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -13.408 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -12.924 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.987 |  -12.923 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.985
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.211
- Arrival Time                 34.344
= Slack Time                   39.867
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   64.867 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   64.868 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   65.365 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   65.369 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   65.855 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   65.858 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   67.353 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   67.354 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   68.088 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   68.089 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   68.651 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   68.651 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   69.342 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   69.342 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   70.380 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   70.380 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   71.267 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   71.268 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   72.157 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   72.157 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  33.193 |   73.060 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  33.193 |   73.061 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.150 |  34.343 |   74.211 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |  34.344 |   74.211 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -14.867 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -14.866 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -14.369 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -14.365 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -13.883 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.985 |  -13.882 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.774
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.212
- Arrival Time                 33.431
= Slack Time                   40.781
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   65.781 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   65.783 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   66.279 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   66.283 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   66.769 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   66.772 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   68.267 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   68.268 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   69.003 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   69.003 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   69.565 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   69.566 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   70.256 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   70.256 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.038 |  30.513 |   71.294 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.513 |   71.294 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.887 |  31.400 |   72.182 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  31.401 |   72.182 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  32.290 |   73.071 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  32.290 |   73.071 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.141 |  33.431 |   74.212 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |  33.431 |   74.212 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -15.781 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -15.780 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -15.283 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -15.279 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -14.797 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |  -14.796 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.773
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.213
- Arrival Time                 32.571
= Slack Time                   41.642
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   66.642 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   66.643 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   67.140 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   67.144 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   67.630 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   67.633 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   69.128 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   69.129 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   69.863 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   69.864 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   70.426 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   70.426 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.474 |   71.117 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   71.117 | 
     | csa_tree_add_125_31_groupi/g505/CO |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.736 |  30.211 |   71.853 | 
     | csa_tree_add_125_31_groupi/g504/A  |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |  30.211 |   71.853 | 
     | csa_tree_add_125_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 1.214 |  31.425 |   73.067 | 
     | add_151_40/g529/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 0.000 |  31.426 |   73.068 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.145 |  32.571 |   74.213 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |  32.571 |   74.213 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -16.642 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -16.641 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -16.144 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -16.140 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -15.658 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |  -15.656 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
- Setup                         0.773
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.213
- Arrival Time                 31.845
= Slack Time                   42.368
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.368 | 
     | clk__L1_I0/A                       |   v   | clk                              | IN_5VX16    | 0.001 |  25.001 |   67.369 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.497 |  25.498 |   67.866 | 
     | clk__L2_I2/A                       |   ^   | clk__L1_N0                       | IN_5VX16    | 0.004 |  25.502 |   67.870 | 
     | clk__L2_I2/Q                       |   v   | clk__L2_N2                       | IN_5VX16    | 0.486 |  25.988 |   68.356 | 
     | Delay_out1_reg[0]/CN               |   v   | clk__L2_N2                       | SDFFRQ_5VX1 | 0.003 |  25.991 |   68.359 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.495 |  27.486 |   69.854 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  27.487 |   69.855 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.735 |  28.221 |   70.589 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  28.222 |   70.590 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.562 |  28.784 |   71.152 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  28.784 |   71.152 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.690 |  29.475 |   71.842 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  29.475 |   71.843 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.262 |  30.737 |   73.105 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  30.738 |   73.105 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.107 |  31.845 |   74.213 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |  31.845 |   74.213 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -17.368 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -17.367 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -16.870 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -16.866 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.482 |  25.984 |  -16.384 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.986 |  -16.382 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q    (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         0.916
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.088
- Arrival Time                 29.720
= Slack Time                   44.368
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                |             |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                            |             |       |  25.000 |   69.368 | 
     | clk__L1_I0/A                       |   v   | clk                            | IN_5VX16    | 0.001 |  25.001 |   69.370 | 
     | clk__L1_I0/Q                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.497 |  25.498 |   69.866 | 
     | clk__L2_I5/A                       |   ^   | clk__L1_N0                     | IN_5VX16    | 0.003 |  25.501 |   69.869 | 
     | clk__L2_I5/Q                       |   v   | clk__L2_N5                     | IN_5VX16    | 0.501 |  26.002 |   70.370 | 
     | Delay1_out1_reg[0]/CN              |   v   | clk__L2_N5                     | SDFFRQ_5VX1 | 0.002 |  26.004 |   70.372 | 
     | Delay1_out1_reg[0]/Q               |   ^   | Delay1_out1[0]                 | SDFFRQ_5VX1 | 1.413 |  27.416 |   71.785 | 
     | csa_tree_add_125_31_groupi/g7523/A |   ^   | Delay1_out1[0]                 | IN_5VX1     | 0.001 |  27.418 |   71.786 | 
     | csa_tree_add_125_31_groupi/g7523/Q |   v   | csa_tree_add_125_31_groupi/n_2 | IN_5VX1     | 0.709 |  28.127 |   72.495 | 
     | csa_tree_add_125_31_groupi/g506/A  |   v   | csa_tree_add_125_31_groupi/n_2 | HA_5VX1     | 0.000 |  28.127 |   72.495 | 
     | csa_tree_add_125_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.839 |  28.966 |   73.334 | 
     | add_151_40/g531/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.000 |  28.966 |   73.335 | 
     | add_151_40/g531/S                  |   v   | Out[0]                         | HA_5VX1     | 0.753 |  29.719 |   74.088 | 
     | Delay2_reg_reg[0][0]/SD            |   v   | Out[0]                         | SDFFRQ_5VX1 | 0.000 |  29.720 |   74.088 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |  -19.368 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -19.367 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -18.870 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -18.868 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -18.367 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.004 |  -18.365 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.063
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.930
- Arrival Time                 28.026
= Slack Time                   45.903
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.903 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.905 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.401 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.405 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.487 |  25.989 |   71.892 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.993 |   71.896 | 
     | Delay1_out1_reg[5]/Q  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 2.033 |  28.026 |   73.929 | 
     | Delay1_out1_reg[5]/D  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 0.001 |  28.026 |   73.930 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.903 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.902 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.406 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.402 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -19.915 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -19.910 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.067
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.926
- Arrival Time                 27.982
= Slack Time                   45.943
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   70.943 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.945 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.441 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.445 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   71.936 | 
     | Delay_out1_reg[5]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   71.939 | 
     | Delay_out1_reg[5]/Q   |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.984 |  27.980 |   73.923 | 
     | Delay1_out1_reg[5]/SD |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.002 |  27.982 |   73.926 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.943 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.942 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.445 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.442 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -19.955 | 
     | Delay1_out1_reg[5]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -19.950 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.052
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.944
- Arrival Time                 27.982
= Slack Time                   45.962
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   70.962 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   70.964 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.460 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.464 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   71.954 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   71.958 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.984 |  27.980 |   73.942 | 
     | Delay_out1_reg[5]/D  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.001 |  27.982 |   73.944 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -20.962 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.961 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.464 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.461 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -19.970 | 
     | Delay_out1_reg[5]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -19.967 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.988
- Setup                         1.062
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.926
- Arrival Time                 27.956
= Slack Time                   45.970
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   70.970 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.971 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.468 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.472 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   71.962 | 
     | Delay_out1_reg[11]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   71.966 | 
     | Delay_out1_reg[11]/Q   |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.956 |  27.953 |   73.923 | 
     | Delay1_out1_reg[11]/SD |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.003 |  27.956 |   73.926 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -20.970 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.969 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.472 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.468 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.484 |  25.986 |  -19.984 | 
     | Delay1_out1_reg[11]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.988 |  -19.982 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         1.046
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.951
- Arrival Time                 27.953
= Slack Time                   45.998
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.998 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   70.999 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.495 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.499 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   71.990 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   71.994 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.956 |  27.953 |   73.950 | 
     | Delay_out1_reg[11]/D  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.001 |  27.953 |   73.951 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -20.998 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -20.996 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.500 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.496 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.005 | 
     | Delay_out1_reg[11]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.001 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.044
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.949
- Arrival Time                 27.941
= Slack Time                   46.007
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.007 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.009 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.505 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.509 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.487 |  25.989 |   71.996 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.993 |   72.000 | 
     | Delay1_out1_reg[6]/Q  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 1.948 |  27.940 |   73.948 | 
     | Delay1_out1_reg[6]/D  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.941 |   73.949 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.007 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.006 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.510 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.506 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.019 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -20.015 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         1.024
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.972
- Arrival Time                 27.861
= Slack Time                   46.111
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.111 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.112 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.497 |  25.498 |   71.609 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.502 |   71.613 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.490 |  25.992 |   72.103 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.107 | 
     | Delay1_out1_reg[12]/Q  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 1.864 |  27.861 |   73.972 | 
     | Delay1_out1_reg[12]/D  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 0.000 |  27.861 |   73.972 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.111 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.110 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.613 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.609 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.119 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.114 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.028
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.964
- Arrival Time                 27.811
= Slack Time                   46.154
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.153 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.155 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.651 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.655 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.142 | 
     | Delay_out1_reg[2]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.993 |   72.147 | 
     | Delay_out1_reg[2]/Q   |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.816 |  27.809 |   73.963 | 
     | Delay1_out1_reg[2]/SD |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.002 |  27.811 |   73.964 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.154 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.152 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.656 | 
     | clk__L2_I2/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.652 | 
     | clk__L2_I2/Q          |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.988 |  -20.165 | 
     | Delay1_out1_reg[2]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -20.161 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.014
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.979
- Arrival Time                 27.810
= Slack Time                   46.169
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.169 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.170 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.667 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.671 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.158 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.004 |  25.993 |   72.162 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.816 |  27.809 |   73.978 | 
     | Delay_out1_reg[2]/D  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.001 |  27.810 |   73.979 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.169 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.168 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.671 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.668 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.180 | 
     | Delay_out1_reg[2]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -20.176 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.006
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.990
- Arrival Time                 27.781
= Slack Time                   46.209
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.209 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.210 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.707 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.711 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.201 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.205 | 
     | Delay1_out1_reg[7]/Q  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 1.784 |  27.780 |   73.989 | 
     | Delay1_out1_reg[7]/D  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.781 |   73.990 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.209 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.208 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.711 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.707 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.217 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.213 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         1.018
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.979
- Arrival Time                 27.769
= Slack Time                   46.210
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.210 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.211 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.707 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.711 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.202 | 
     | Delay_out1_reg[12]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.206 | 
     | Delay_out1_reg[12]/Q   |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.772 |  27.768 |   73.978 | 
     | Delay1_out1_reg[12]/SD |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  27.769 |   73.979 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.210 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.208 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.712 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.708 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.217 | 
     | Delay1_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.213 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.004
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.992
- Arrival Time                 27.769
= Slack Time                   46.223
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.223 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.224 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.721 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.725 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.215 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.219 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.772 |  27.768 |   73.991 | 
     | Delay_out1_reg[12]/D  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  27.769 |   73.992 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.223 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.222 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.725 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.721 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.231 | 
     | Delay_out1_reg[12]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.227 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.013
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.982
- Arrival Time                 27.747
= Slack Time                   46.235
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.235 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.236 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.733 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.737 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.227 | 
     | Delay_out1_reg[4]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.995 |   72.230 | 
     | Delay_out1_reg[4]/Q   |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.751 |  27.746 |   73.981 | 
     | Delay1_out1_reg[4]/SD |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  27.747 |   73.982 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.235 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.234 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.737 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.733 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.243 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.996 |  -20.239 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         1.012
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.984
- Arrival Time                 27.743
= Slack Time                   46.241
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.241 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.242 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.739 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.742 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.233 | 
     | Delay_out1_reg[7]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.237 | 
     | Delay_out1_reg[7]/Q   |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.746 |  27.742 |   73.983 | 
     | Delay1_out1_reg[7]/SD |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.743 |   73.984 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.241 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.239 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.743 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.739 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.248 | 
     | Delay1_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.245 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         0.999
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.005
- Arrival Time                 27.761
= Slack Time                   46.244
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.244 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.245 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.497 |  25.498 |   71.742 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.003 |  25.501 |   71.745 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5      | IN_5VX16    | 0.501 |  26.001 |   72.246 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5      | SDFFRQ_5VX1 | 0.002 |  26.004 |   72.248 | 
     | Delay1_out1_reg[10]/Q  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 1.756 |  27.760 |   74.004 | 
     | Delay1_out1_reg[10]/D  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.761 |   74.005 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.244 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.243 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.746 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.743 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.243 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.004 |  -20.240 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.995
- Setup                         0.999
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.996
- Arrival Time                 27.747
= Slack Time                   46.249
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.249 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.250 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.747 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.751 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.241 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.003 |  25.995 |   72.244 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.751 |  27.746 |   73.995 | 
     | Delay_out1_reg[4]/D  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  27.747 |   73.996 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.249 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.248 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.751 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.747 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.257 | 
     | Delay_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.995 |  -20.254 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         0.998
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.998
- Arrival Time                 27.743
= Slack Time                   46.255
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.255 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.256 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.752 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.004 |  25.502 |   71.756 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.490 |  25.992 |   72.247 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.996 |   72.251 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.746 |  27.742 |   73.997 | 
     | Delay_out1_reg[7]/D  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  27.743 |   73.998 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.255 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.253 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.757 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.753 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.262 | 
     | Delay_out1_reg[7]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.996 |  -20.259 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.996
- Setup                         0.996
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.000
- Arrival Time                 27.730
= Slack Time                   46.270
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.270 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.271 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.767 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.771 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.262 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.003 |  25.996 |   72.265 | 
     | Delay1_out1_reg[4]/Q  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 1.734 |  27.730 |   73.999 | 
     | Delay1_out1_reg[4]/D  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 0.000 |  27.730 |   74.000 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.270 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.268 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.772 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.768 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.277 | 
     | Delay1_out1_reg[4]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.003 |  25.996 |  -20.274 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.993
- Setup                         1.007
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.985
- Arrival Time                 27.712
= Slack Time                   46.273
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.273 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.274 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.771 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.775 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.262 | 
     | Delay_out1_reg[6]/CN  |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.992 |   72.265 | 
     | Delay_out1_reg[6]/Q   |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.719 |  27.711 |   73.984 | 
     | Delay1_out1_reg[6]/SD |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.712 |   73.985 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.273 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.272 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.775 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.772 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.285 | 
     | Delay1_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.993 |  -20.281 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.993
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.998
- Arrival Time                 27.712
= Slack Time                   46.286
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.286 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.001 |  25.001 |   71.288 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.497 |  25.498 |   71.784 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.501 |   71.788 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1    | IN_5VX16    | 0.487 |  25.989 |   72.275 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1    | SDFFRQ_5VX1 | 0.003 |  25.992 |   72.278 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.719 |  27.711 |   73.997 | 
     | Delay_out1_reg[6]/D  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  27.712 |   73.998 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |  -21.286 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.285 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.788 | 
     | clk__L2_I1/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.785 | 
     | clk__L2_I1/Q         |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.298 | 
     | Delay_out1_reg[6]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.992 |  -20.295 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[3]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
- Setup                         0.993
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.000
- Arrival Time                 27.707
= Slack Time                   46.293
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.293 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.294 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.790 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.794 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1     | IN_5VX16    | 0.487 |  25.989 |   72.281 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1     | SDFFRQ_5VX1 | 0.004 |  25.992 |   72.285 | 
     | Delay1_out1_reg[3]/Q  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 1.714 |  27.706 |   73.999 | 
     | Delay1_out1_reg[3]/D  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 0.001 |  27.707 |   74.000 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.293 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.291 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.795 | 
     | clk__L2_I1/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.791 | 
     | clk__L2_I1/Q          |   v   | clk__L2_N1 | IN_5VX16    | 0.487 |  25.989 |  -20.304 | 
     | Delay1_out1_reg[3]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.992 |  -20.300 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         1.000
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.004
- Arrival Time                 27.692
= Slack Time                   46.311
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.311 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.312 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.809 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.813 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.303 | 
     | Delay_out1_reg[10]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.308 | 
     | Delay_out1_reg[10]/Q   |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.695 |  27.692 |   74.003 | 
     | Delay1_out1_reg[10]/SD |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.692 |   74.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.311 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.310 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.813 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.811 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.310 | 
     | Delay1_out1_reg[10]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.004 |  -20.307 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.988
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.009
- Arrival Time                 27.692
= Slack Time                   46.316
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.316 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.318 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.814 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.818 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.309 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.313 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.695 |  27.691 |   74.008 | 
     | Delay_out1_reg[10]/D  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  27.692 |   74.009 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.316 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.315 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.819 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.815 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.324 | 
     | Delay_out1_reg[10]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.320 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[9]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         0.986
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.019
- Arrival Time                 27.696
= Slack Time                   46.322
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.322 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.323 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.820 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.823 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5     | IN_5VX16    | 0.501 |  26.002 |   72.324 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  26.004 |   72.326 | 
     | Delay1_out1_reg[9]/Q  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 1.692 |  27.696 |   74.018 | 
     | Delay1_out1_reg[9]/D  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 0.001 |  27.696 |   74.019 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |  -21.322 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.321 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.824 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.821 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.321 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.003 |  26.004 |  -20.318 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[13]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.981
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.016
- Arrival Time                 27.656
= Slack Time                   46.360
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.360 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.001 |  25.001 |   71.362 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.497 |  25.498 |   71.858 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.004 |  25.502 |   71.862 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4      | IN_5VX16    | 0.490 |  25.992 |   72.353 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4      | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.357 | 
     | Delay1_out1_reg[13]/Q  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 1.659 |  27.655 |   74.016 | 
     | Delay1_out1_reg[13]/D  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 0.000 |  27.656 |   74.016 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.360 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.359 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.863 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.859 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.368 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.364 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.004
- Setup                         0.987
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.017
- Arrival Time                 27.637
= Slack Time                   46.380
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.380 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.381 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.878 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.501 |   71.880 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5     | IN_5VX16    | 0.501 |  26.002 |   72.381 | 
     | Delay_out1_reg[15]/CN  |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.003 |  26.004 |   72.384 | 
     | Delay_out1_reg[15]/Q   |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.632 |  27.636 |   74.016 | 
     | Delay1_out1_reg[15]/SD |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.001 |  27.637 |   74.017 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.380 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.379 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.882 | 
     | clk__L2_I5/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.501 |  -20.879 | 
     | clk__L2_I5/Q           |   v   | clk__L2_N5 | IN_5VX16    | 0.501 |  26.002 |  -20.378 | 
     | Delay1_out1_reg[15]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.003 |  26.004 |  -20.376 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.988
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.009
- Arrival Time                 27.623
= Slack Time                   46.386
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.386 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.387 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.884 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.888 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.378 | 
     | Delay_out1_reg[13]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.004 |  25.997 |   72.383 | 
     | Delay_out1_reg[13]/Q   |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 1.626 |  27.622 |   74.008 | 
     | Delay1_out1_reg[13]/SD |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 0.001 |  27.623 |   74.009 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.386 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.385 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.888 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.884 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.394 | 
     | Delay1_out1_reg[13]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.997 |  -20.390 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[14]/CN 
Endpoint:   Delay1_out1_reg[14]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.997
- Setup                         0.987
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                74.010
- Arrival Time                 27.620
= Slack Time                   46.390
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.390 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.001 |  25.001 |   71.392 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.497 |  25.498 |   71.888 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.004 |  25.502 |   71.892 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4     | IN_5VX16    | 0.490 |  25.992 |   72.383 | 
     | Delay_out1_reg[14]/CN  |   v   | clk__L2_N4     | SDFFRQ_5VX1 | 0.005 |  25.997 |   72.387 | 
     | Delay_out1_reg[14]/Q   |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 1.622 |  27.618 |   74.009 | 
     | Delay1_out1_reg[14]/SD |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 0.001 |  27.620 |   74.010 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |  -21.390 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |  -21.389 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.497 |  25.498 |  -20.893 | 
     | clk__L2_I4/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.502 |  -20.889 | 
     | clk__L2_I4/Q           |   v   | clk__L2_N4 | IN_5VX16    | 0.490 |  25.992 |  -20.398 | 
     | Delay1_out1_reg[14]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.005 |  25.997 |  -20.394 | 
     +----------------------------------------------------------------------------------------+ 

