# STA
Timing analysis is integral part of ASIC/VLSI design flow. Anything else can be compromised but not timing!
