digraph "1_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715_5@API" {
"1000163" [label="(Call,reg_write(ctxt, VCPU_REGS_RBX))"];
"1000155" [label="(Call,reg_write(ctxt, VCPU_REGS_RDX))"];
"1000147" [label="(Call,reg_write(ctxt, VCPU_REGS_RCX))"];
"1000139" [label="(Call,reg_write(ctxt, VCPU_REGS_RAX))"];
"1000111" [label="(Call,ctxt->ops->set_cr(ctxt, 3, tss->cr3))"];
"1000105" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000171" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000179" [label="(Call,reg_write(ctxt, VCPU_REGS_RBP))"];
"1000187" [label="(Call,reg_write(ctxt, VCPU_REGS_RSI))"];
"1000195" [label="(Call,reg_write(ctxt, VCPU_REGS_RDI))"];
"1000201" [label="(Call,set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR))"];
"1000207" [label="(Call,set_segment_selector(ctxt, tss->es, VCPU_SREG_ES))"];
"1000213" [label="(Call,set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS))"];
"1000219" [label="(Call,set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS))"];
"1000225" [label="(Call,set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS))"];
"1000231" [label="(Call,set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS))"];
"1000237" [label="(Call,set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS))"];
"1000274" [label="(Call,__load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR, cpl, true))"];
"1000272" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR, cpl, true))"];
"1000283" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000286" [label="(Return,return ret;)"];
"1000299" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000302" [label="(Return,return ret;)"];
"1000315" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000318" [label="(Return,return ret;)"];
"1000331" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000334" [label="(Return,return ret;)"];
"1000347" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000350" [label="(Return,return ret;)"];
"1000363" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000366" [label="(Return,return ret;)"];
"1000379" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000382" [label="(Return,return ret;)"];
"1000384" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000290" [label="(Call,__load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, true))"];
"1000288" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, true))"];
"1000306" [label="(Call,__load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, true))"];
"1000304" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, true))"];
"1000322" [label="(Call,__load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, true))"];
"1000320" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, true))"];
"1000338" [label="(Call,__load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, true))"];
"1000336" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, true))"];
"1000354" [label="(Call,__load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl, true))"];
"1000352" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl, true))"];
"1000370" [label="(Call,__load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl, true))"];
"1000368" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl, true))"];
"1000267" [label="(Call,tss->cs & 3)"];
"1000265" [label="(Call,cpl = tss->cs & 3)"];
"1000334" [label="(Return,return ret;)"];
"1000219" [label="(Call,set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS))"];
"1000246" [label="(Identifier,ctxt)"];
"1000336" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, true))"];
"1000119" [label="(Identifier,ctxt)"];
"1000202" [label="(Identifier,ctxt)"];
"1000339" [label="(Identifier,ctxt)"];
"1000208" [label="(Identifier,ctxt)"];
"1000298" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000105" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000333" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000224" [label="(Identifier,VCPU_SREG_SS)"];
"1000201" [label="(Call,set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR))"];
"1000324" [label="(Call,tss->ss)"];
"1000155" [label="(Call,reg_write(ctxt, VCPU_REGS_RDX))"];
"1000296" [label="(Identifier,cpl)"];
"1000371" [label="(Identifier,ctxt)"];
"1000289" [label="(Identifier,ret)"];
"1000346" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000315" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000378" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000302" [label="(Return,return ret;)"];
"1000284" [label="(Identifier,ret)"];
"1000209" [label="(Call,tss->es)"];
"1000332" [label="(Identifier,ret)"];
"1000107" [label="(Block,)"];
"1000272" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR, cpl, true))"];
"1000231" [label="(Call,set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS))"];
"1000138" [label="(Call,*reg_write(ctxt, VCPU_REGS_RAX))"];
"1000225" [label="(Call,set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS))"];
"1000285" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000331" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000343" [label="(Identifier,VCPU_SREG_DS)"];
"1000361" [label="(Identifier,true)"];
"1000112" [label="(Identifier,ctxt)"];
"1000338" [label="(Call,__load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, true))"];
"1000179" [label="(Call,reg_write(ctxt, VCPU_REGS_RBP))"];
"1000195" [label="(Call,reg_write(ctxt, VCPU_REGS_RDI))"];
"1000148" [label="(Identifier,ctxt)"];
"1000290" [label="(Call,__load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, true))"];
"1000154" [label="(Call,*reg_write(ctxt, VCPU_REGS_RDX))"];
"1000306" [label="(Call,__load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, true))"];
"1000322" [label="(Call,__load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, true))"];
"1000369" [label="(Identifier,ret)"];
"1000291" [label="(Identifier,ctxt)"];
"1000118" [label="(Call,emulate_gp(ctxt, 0))"];
"1000297" [label="(Identifier,true)"];
"1000149" [label="(Identifier,VCPU_REGS_RCX)"];
"1000311" [label="(Identifier,VCPU_SREG_CS)"];
"1000317" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000381" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000368" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl, true))"];
"1000212" [label="(Identifier,VCPU_SREG_ES)"];
"1000172" [label="(Identifier,ctxt)"];
"1000345" [label="(Identifier,true)"];
"1000283" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000288" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, true))"];
"1000366" [label="(Return,return ret;)"];
"1000312" [label="(Identifier,cpl)"];
"1000276" [label="(Call,tss->ldt_selector)"];
"1000173" [label="(Identifier,VCPU_REGS_RSP)"];
"1000206" [label="(Identifier,VCPU_SREG_LDTR)"];
"1000226" [label="(Identifier,ctxt)"];
"1000186" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSI))"];
"1000280" [label="(Identifier,cpl)"];
"1000110" [label="(ControlStructure,if (ctxt->ops->set_cr(ctxt, 3, tss->cr3)))"];
"1000301" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000287" [label="(Identifier,ret)"];
"1000352" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl, true))"];
"1000382" [label="(Return,return ret;)"];
"1000354" [label="(Call,__load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl, true))"];
"1000123" [label="(Identifier,ctxt)"];
"1000370" [label="(Call,__load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl, true))"];
"1000299" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000376" [label="(Identifier,cpl)"];
"1000275" [label="(Identifier,ctxt)"];
"1000318" [label="(Return,return ret;)"];
"1000259" [label="(Block,)"];
"1000351" [label="(Identifier,ret)"];
"1000197" [label="(Identifier,VCPU_REGS_RDI)"];
"1000305" [label="(Identifier,ret)"];
"1000194" [label="(Call,*reg_write(ctxt, VCPU_REGS_RDI))"];
"1000214" [label="(Identifier,ctxt)"];
"1000353" [label="(Identifier,ret)"];
"1000367" [label="(Identifier,ret)"];
"1000335" [label="(Identifier,ret)"];
"1000385" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000314" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000255" [label="(Call,cpl = 3)"];
"1000350" [label="(Return,return ret;)"];
"1000274" [label="(Call,__load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR, cpl, true))"];
"1000267" [label="(Call,tss->cs & 3)"];
"1000232" [label="(Identifier,ctxt)"];
"1000111" [label="(Call,ctxt->ops->set_cr(ctxt, 3, tss->cr3))"];
"1000113" [label="(Literal,3)"];
"1000271" [label="(Literal,3)"];
"1000165" [label="(Identifier,VCPU_REGS_RBX)"];
"1000323" [label="(Identifier,ctxt)"];
"1000282" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000295" [label="(Identifier,VCPU_SREG_ES)"];
"1000286" [label="(Return,return ret;)"];
"1000300" [label="(Identifier,ret)"];
"1000320" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, true))"];
"1000307" [label="(Identifier,ctxt)"];
"1000162" [label="(Call,*reg_write(ctxt, VCPU_REGS_RBX))"];
"1000266" [label="(Identifier,cpl)"];
"1000328" [label="(Identifier,cpl)"];
"1000379" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000156" [label="(Identifier,ctxt)"];
"1000363" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000273" [label="(Identifier,ret)"];
"1000281" [label="(Identifier,true)"];
"1000171" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000189" [label="(Identifier,VCPU_REGS_RSI)"];
"1000380" [label="(Identifier,ret)"];
"1000303" [label="(Identifier,ret)"];
"1000237" [label="(Call,set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS))"];
"1000313" [label="(Identifier,true)"];
"1000292" [label="(Call,tss->es)"];
"1000147" [label="(Call,reg_write(ctxt, VCPU_REGS_RCX))"];
"1000141" [label="(Identifier,VCPU_REGS_RAX)"];
"1000215" [label="(Call,tss->cs)"];
"1000242" [label="(Identifier,VCPU_SREG_GS)"];
"1000384" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000308" [label="(Call,tss->cs)"];
"1000355" [label="(Identifier,ctxt)"];
"1000340" [label="(Call,tss->ds)"];
"1000187" [label="(Call,reg_write(ctxt, VCPU_REGS_RSI))"];
"1000227" [label="(Call,tss->ds)"];
"1000344" [label="(Identifier,cpl)"];
"1000372" [label="(Call,tss->gs)"];
"1000319" [label="(Identifier,ret)"];
"1000327" [label="(Identifier,VCPU_SREG_SS)"];
"1000348" [label="(Identifier,ret)"];
"1000164" [label="(Identifier,ctxt)"];
"1000377" [label="(Identifier,true)"];
"1000360" [label="(Identifier,cpl)"];
"1000239" [label="(Call,tss->gs)"];
"1000140" [label="(Identifier,ctxt)"];
"1000221" [label="(Call,tss->ss)"];
"1000316" [label="(Identifier,ret)"];
"1000347" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000362" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000218" [label="(Identifier,VCPU_SREG_CS)"];
"1000386" [label="(MethodReturn,static int)"];
"1000213" [label="(Call,set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS))"];
"1000170" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000139" [label="(Call,reg_write(ctxt, VCPU_REGS_RAX))"];
"1000321" [label="(Identifier,ret)"];
"1000359" [label="(Identifier,VCPU_SREG_FS)"];
"1000207" [label="(Call,set_segment_selector(ctxt, tss->es, VCPU_SREG_ES))"];
"1000163" [label="(Call,reg_write(ctxt, VCPU_REGS_RBX))"];
"1000114" [label="(Call,tss->cr3)"];
"1000265" [label="(Call,cpl = tss->cs & 3)"];
"1000268" [label="(Call,tss->cs)"];
"1000349" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000203" [label="(Call,tss->ldt_selector)"];
"1000356" [label="(Call,tss->fs)"];
"1000230" [label="(Identifier,VCPU_SREG_DS)"];
"1000364" [label="(Identifier,ret)"];
"1000157" [label="(Identifier,VCPU_REGS_RDX)"];
"1000180" [label="(Identifier,ctxt)"];
"1000220" [label="(Identifier,ctxt)"];
"1000236" [label="(Identifier,VCPU_SREG_FS)"];
"1000181" [label="(Identifier,VCPU_REGS_RBP)"];
"1000233" [label="(Call,tss->fs)"];
"1000383" [label="(Identifier,ret)"];
"1000304" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, true))"];
"1000188" [label="(Identifier,ctxt)"];
"1000196" [label="(Identifier,ctxt)"];
"1000329" [label="(Identifier,true)"];
"1000365" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000330" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000178" [label="(Call,*reg_write(ctxt, VCPU_REGS_RBP))"];
"1000375" [label="(Identifier,VCPU_SREG_GS)"];
"1000238" [label="(Identifier,ctxt)"];
"1000146" [label="(Call,*reg_write(ctxt, VCPU_REGS_RCX))"];
"1000279" [label="(Identifier,VCPU_SREG_LDTR)"];
"1000337" [label="(Identifier,ret)"];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000162" -> "1000163"  [label="CFG: "];
"1000163" -> "1000386"  [label="DDG: VCPU_REGS_RBX"];
"1000155" -> "1000163"  [label="DDG: ctxt"];
"1000105" -> "1000163"  [label="DDG: ctxt"];
"1000163" -> "1000171"  [label="DDG: ctxt"];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000154" -> "1000155"  [label="CFG: "];
"1000155" -> "1000386"  [label="DDG: VCPU_REGS_RDX"];
"1000147" -> "1000155"  [label="DDG: ctxt"];
"1000105" -> "1000155"  [label="DDG: ctxt"];
"1000147" -> "1000146"  [label="AST: "];
"1000147" -> "1000149"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000149" -> "1000147"  [label="AST: "];
"1000146" -> "1000147"  [label="CFG: "];
"1000147" -> "1000386"  [label="DDG: VCPU_REGS_RCX"];
"1000139" -> "1000147"  [label="DDG: ctxt"];
"1000105" -> "1000147"  [label="DDG: ctxt"];
"1000139" -> "1000138"  [label="AST: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000141" -> "1000139"  [label="AST: "];
"1000138" -> "1000139"  [label="CFG: "];
"1000139" -> "1000386"  [label="DDG: VCPU_REGS_RAX"];
"1000111" -> "1000139"  [label="DDG: ctxt"];
"1000105" -> "1000139"  [label="DDG: ctxt"];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000114"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000114" -> "1000111"  [label="AST: "];
"1000119" -> "1000111"  [label="CFG: "];
"1000123" -> "1000111"  [label="CFG: "];
"1000111" -> "1000386"  [label="DDG: tss->cr3"];
"1000111" -> "1000386"  [label="DDG: ctxt->ops->set_cr(ctxt, 3, tss->cr3)"];
"1000105" -> "1000111"  [label="DDG: ctxt"];
"1000111" -> "1000118"  [label="DDG: ctxt"];
"1000105" -> "1000104"  [label="AST: "];
"1000105" -> "1000386"  [label="DDG: ctxt"];
"1000105" -> "1000118"  [label="DDG: ctxt"];
"1000105" -> "1000171"  [label="DDG: ctxt"];
"1000105" -> "1000179"  [label="DDG: ctxt"];
"1000105" -> "1000187"  [label="DDG: ctxt"];
"1000105" -> "1000195"  [label="DDG: ctxt"];
"1000105" -> "1000201"  [label="DDG: ctxt"];
"1000105" -> "1000207"  [label="DDG: ctxt"];
"1000105" -> "1000213"  [label="DDG: ctxt"];
"1000105" -> "1000219"  [label="DDG: ctxt"];
"1000105" -> "1000225"  [label="DDG: ctxt"];
"1000105" -> "1000231"  [label="DDG: ctxt"];
"1000105" -> "1000237"  [label="DDG: ctxt"];
"1000105" -> "1000274"  [label="DDG: ctxt"];
"1000105" -> "1000290"  [label="DDG: ctxt"];
"1000105" -> "1000306"  [label="DDG: ctxt"];
"1000105" -> "1000322"  [label="DDG: ctxt"];
"1000105" -> "1000338"  [label="DDG: ctxt"];
"1000105" -> "1000354"  [label="DDG: ctxt"];
"1000105" -> "1000370"  [label="DDG: ctxt"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000173"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000173" -> "1000171"  [label="AST: "];
"1000170" -> "1000171"  [label="CFG: "];
"1000171" -> "1000386"  [label="DDG: VCPU_REGS_RSP"];
"1000171" -> "1000179"  [label="DDG: ctxt"];
"1000179" -> "1000178"  [label="AST: "];
"1000179" -> "1000181"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000181" -> "1000179"  [label="AST: "];
"1000178" -> "1000179"  [label="CFG: "];
"1000179" -> "1000386"  [label="DDG: VCPU_REGS_RBP"];
"1000179" -> "1000187"  [label="DDG: ctxt"];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000189"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000189" -> "1000187"  [label="AST: "];
"1000186" -> "1000187"  [label="CFG: "];
"1000187" -> "1000386"  [label="DDG: VCPU_REGS_RSI"];
"1000187" -> "1000195"  [label="DDG: ctxt"];
"1000195" -> "1000194"  [label="AST: "];
"1000195" -> "1000197"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000197" -> "1000195"  [label="AST: "];
"1000194" -> "1000195"  [label="CFG: "];
"1000195" -> "1000386"  [label="DDG: VCPU_REGS_RDI"];
"1000195" -> "1000201"  [label="DDG: ctxt"];
"1000201" -> "1000107"  [label="AST: "];
"1000201" -> "1000206"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000203" -> "1000201"  [label="AST: "];
"1000206" -> "1000201"  [label="AST: "];
"1000208" -> "1000201"  [label="CFG: "];
"1000201" -> "1000386"  [label="DDG: set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR)"];
"1000201" -> "1000207"  [label="DDG: ctxt"];
"1000201" -> "1000274"  [label="DDG: tss->ldt_selector"];
"1000201" -> "1000274"  [label="DDG: VCPU_SREG_LDTR"];
"1000207" -> "1000107"  [label="AST: "];
"1000207" -> "1000212"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000209" -> "1000207"  [label="AST: "];
"1000212" -> "1000207"  [label="AST: "];
"1000214" -> "1000207"  [label="CFG: "];
"1000207" -> "1000386"  [label="DDG: tss->es"];
"1000207" -> "1000386"  [label="DDG: set_segment_selector(ctxt, tss->es, VCPU_SREG_ES)"];
"1000207" -> "1000386"  [label="DDG: VCPU_SREG_ES"];
"1000207" -> "1000213"  [label="DDG: ctxt"];
"1000207" -> "1000290"  [label="DDG: tss->es"];
"1000207" -> "1000290"  [label="DDG: VCPU_SREG_ES"];
"1000213" -> "1000107"  [label="AST: "];
"1000213" -> "1000218"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000215" -> "1000213"  [label="AST: "];
"1000218" -> "1000213"  [label="AST: "];
"1000220" -> "1000213"  [label="CFG: "];
"1000213" -> "1000386"  [label="DDG: VCPU_SREG_CS"];
"1000213" -> "1000386"  [label="DDG: set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS)"];
"1000213" -> "1000386"  [label="DDG: tss->cs"];
"1000213" -> "1000219"  [label="DDG: ctxt"];
"1000213" -> "1000267"  [label="DDG: tss->cs"];
"1000213" -> "1000306"  [label="DDG: tss->cs"];
"1000213" -> "1000306"  [label="DDG: VCPU_SREG_CS"];
"1000219" -> "1000107"  [label="AST: "];
"1000219" -> "1000224"  [label="CFG: "];
"1000220" -> "1000219"  [label="AST: "];
"1000221" -> "1000219"  [label="AST: "];
"1000224" -> "1000219"  [label="AST: "];
"1000226" -> "1000219"  [label="CFG: "];
"1000219" -> "1000386"  [label="DDG: tss->ss"];
"1000219" -> "1000386"  [label="DDG: set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS)"];
"1000219" -> "1000386"  [label="DDG: VCPU_SREG_SS"];
"1000219" -> "1000225"  [label="DDG: ctxt"];
"1000219" -> "1000322"  [label="DDG: tss->ss"];
"1000219" -> "1000322"  [label="DDG: VCPU_SREG_SS"];
"1000225" -> "1000107"  [label="AST: "];
"1000225" -> "1000230"  [label="CFG: "];
"1000226" -> "1000225"  [label="AST: "];
"1000227" -> "1000225"  [label="AST: "];
"1000230" -> "1000225"  [label="AST: "];
"1000232" -> "1000225"  [label="CFG: "];
"1000225" -> "1000386"  [label="DDG: set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS)"];
"1000225" -> "1000386"  [label="DDG: tss->ds"];
"1000225" -> "1000386"  [label="DDG: VCPU_SREG_DS"];
"1000225" -> "1000231"  [label="DDG: ctxt"];
"1000225" -> "1000338"  [label="DDG: tss->ds"];
"1000225" -> "1000338"  [label="DDG: VCPU_SREG_DS"];
"1000231" -> "1000107"  [label="AST: "];
"1000231" -> "1000236"  [label="CFG: "];
"1000232" -> "1000231"  [label="AST: "];
"1000233" -> "1000231"  [label="AST: "];
"1000236" -> "1000231"  [label="AST: "];
"1000238" -> "1000231"  [label="CFG: "];
"1000231" -> "1000386"  [label="DDG: VCPU_SREG_FS"];
"1000231" -> "1000386"  [label="DDG: tss->fs"];
"1000231" -> "1000386"  [label="DDG: set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS)"];
"1000231" -> "1000237"  [label="DDG: ctxt"];
"1000231" -> "1000354"  [label="DDG: tss->fs"];
"1000231" -> "1000354"  [label="DDG: VCPU_SREG_FS"];
"1000237" -> "1000107"  [label="AST: "];
"1000237" -> "1000242"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000239" -> "1000237"  [label="AST: "];
"1000242" -> "1000237"  [label="AST: "];
"1000246" -> "1000237"  [label="CFG: "];
"1000237" -> "1000386"  [label="DDG: set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS)"];
"1000237" -> "1000386"  [label="DDG: tss->gs"];
"1000237" -> "1000386"  [label="DDG: VCPU_SREG_GS"];
"1000237" -> "1000274"  [label="DDG: ctxt"];
"1000237" -> "1000370"  [label="DDG: tss->gs"];
"1000237" -> "1000370"  [label="DDG: VCPU_SREG_GS"];
"1000274" -> "1000272"  [label="AST: "];
"1000274" -> "1000281"  [label="CFG: "];
"1000275" -> "1000274"  [label="AST: "];
"1000276" -> "1000274"  [label="AST: "];
"1000279" -> "1000274"  [label="AST: "];
"1000280" -> "1000274"  [label="AST: "];
"1000281" -> "1000274"  [label="AST: "];
"1000272" -> "1000274"  [label="CFG: "];
"1000274" -> "1000386"  [label="DDG: ctxt"];
"1000274" -> "1000386"  [label="DDG: cpl"];
"1000274" -> "1000386"  [label="DDG: tss->ldt_selector"];
"1000274" -> "1000386"  [label="DDG: true"];
"1000274" -> "1000386"  [label="DDG: VCPU_SREG_LDTR"];
"1000274" -> "1000272"  [label="DDG: cpl"];
"1000274" -> "1000272"  [label="DDG: ctxt"];
"1000274" -> "1000272"  [label="DDG: VCPU_SREG_LDTR"];
"1000274" -> "1000272"  [label="DDG: tss->ldt_selector"];
"1000274" -> "1000272"  [label="DDG: true"];
"1000265" -> "1000274"  [label="DDG: cpl"];
"1000255" -> "1000274"  [label="DDG: cpl"];
"1000274" -> "1000290"  [label="DDG: ctxt"];
"1000274" -> "1000290"  [label="DDG: cpl"];
"1000274" -> "1000290"  [label="DDG: true"];
"1000272" -> "1000107"  [label="AST: "];
"1000273" -> "1000272"  [label="AST: "];
"1000284" -> "1000272"  [label="CFG: "];
"1000272" -> "1000386"  [label="DDG: __load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR, cpl, true)"];
"1000272" -> "1000283"  [label="DDG: ret"];
"1000283" -> "1000282"  [label="AST: "];
"1000283" -> "1000285"  [label="CFG: "];
"1000284" -> "1000283"  [label="AST: "];
"1000285" -> "1000283"  [label="AST: "];
"1000287" -> "1000283"  [label="CFG: "];
"1000289" -> "1000283"  [label="CFG: "];
"1000283" -> "1000386"  [label="DDG: X86EMUL_CONTINUE"];
"1000283" -> "1000386"  [label="DDG: ret"];
"1000283" -> "1000386"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000283" -> "1000286"  [label="DDG: ret"];
"1000283" -> "1000299"  [label="DDG: X86EMUL_CONTINUE"];
"1000286" -> "1000282"  [label="AST: "];
"1000286" -> "1000287"  [label="CFG: "];
"1000287" -> "1000286"  [label="AST: "];
"1000386" -> "1000286"  [label="CFG: "];
"1000286" -> "1000386"  [label="DDG: <RET>"];
"1000287" -> "1000286"  [label="DDG: ret"];
"1000299" -> "1000298"  [label="AST: "];
"1000299" -> "1000301"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000301" -> "1000299"  [label="AST: "];
"1000303" -> "1000299"  [label="CFG: "];
"1000305" -> "1000299"  [label="CFG: "];
"1000299" -> "1000386"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000299" -> "1000386"  [label="DDG: X86EMUL_CONTINUE"];
"1000299" -> "1000386"  [label="DDG: ret"];
"1000288" -> "1000299"  [label="DDG: ret"];
"1000299" -> "1000302"  [label="DDG: ret"];
"1000299" -> "1000315"  [label="DDG: X86EMUL_CONTINUE"];
"1000302" -> "1000298"  [label="AST: "];
"1000302" -> "1000303"  [label="CFG: "];
"1000303" -> "1000302"  [label="AST: "];
"1000386" -> "1000302"  [label="CFG: "];
"1000302" -> "1000386"  [label="DDG: <RET>"];
"1000303" -> "1000302"  [label="DDG: ret"];
"1000315" -> "1000314"  [label="AST: "];
"1000315" -> "1000317"  [label="CFG: "];
"1000316" -> "1000315"  [label="AST: "];
"1000317" -> "1000315"  [label="AST: "];
"1000319" -> "1000315"  [label="CFG: "];
"1000321" -> "1000315"  [label="CFG: "];
"1000315" -> "1000386"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000315" -> "1000386"  [label="DDG: ret"];
"1000315" -> "1000386"  [label="DDG: X86EMUL_CONTINUE"];
"1000304" -> "1000315"  [label="DDG: ret"];
"1000315" -> "1000318"  [label="DDG: ret"];
"1000315" -> "1000331"  [label="DDG: X86EMUL_CONTINUE"];
"1000318" -> "1000314"  [label="AST: "];
"1000318" -> "1000319"  [label="CFG: "];
"1000319" -> "1000318"  [label="AST: "];
"1000386" -> "1000318"  [label="CFG: "];
"1000318" -> "1000386"  [label="DDG: <RET>"];
"1000319" -> "1000318"  [label="DDG: ret"];
"1000331" -> "1000330"  [label="AST: "];
"1000331" -> "1000333"  [label="CFG: "];
"1000332" -> "1000331"  [label="AST: "];
"1000333" -> "1000331"  [label="AST: "];
"1000335" -> "1000331"  [label="CFG: "];
"1000337" -> "1000331"  [label="CFG: "];
"1000331" -> "1000386"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000331" -> "1000386"  [label="DDG: X86EMUL_CONTINUE"];
"1000331" -> "1000386"  [label="DDG: ret"];
"1000320" -> "1000331"  [label="DDG: ret"];
"1000331" -> "1000334"  [label="DDG: ret"];
"1000331" -> "1000347"  [label="DDG: X86EMUL_CONTINUE"];
"1000334" -> "1000330"  [label="AST: "];
"1000334" -> "1000335"  [label="CFG: "];
"1000335" -> "1000334"  [label="AST: "];
"1000386" -> "1000334"  [label="CFG: "];
"1000334" -> "1000386"  [label="DDG: <RET>"];
"1000335" -> "1000334"  [label="DDG: ret"];
"1000347" -> "1000346"  [label="AST: "];
"1000347" -> "1000349"  [label="CFG: "];
"1000348" -> "1000347"  [label="AST: "];
"1000349" -> "1000347"  [label="AST: "];
"1000351" -> "1000347"  [label="CFG: "];
"1000353" -> "1000347"  [label="CFG: "];
"1000347" -> "1000386"  [label="DDG: X86EMUL_CONTINUE"];
"1000347" -> "1000386"  [label="DDG: ret"];
"1000347" -> "1000386"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000336" -> "1000347"  [label="DDG: ret"];
"1000347" -> "1000350"  [label="DDG: ret"];
"1000347" -> "1000363"  [label="DDG: X86EMUL_CONTINUE"];
"1000350" -> "1000346"  [label="AST: "];
"1000350" -> "1000351"  [label="CFG: "];
"1000351" -> "1000350"  [label="AST: "];
"1000386" -> "1000350"  [label="CFG: "];
"1000350" -> "1000386"  [label="DDG: <RET>"];
"1000351" -> "1000350"  [label="DDG: ret"];
"1000363" -> "1000362"  [label="AST: "];
"1000363" -> "1000365"  [label="CFG: "];
"1000364" -> "1000363"  [label="AST: "];
"1000365" -> "1000363"  [label="AST: "];
"1000367" -> "1000363"  [label="CFG: "];
"1000369" -> "1000363"  [label="CFG: "];
"1000363" -> "1000386"  [label="DDG: X86EMUL_CONTINUE"];
"1000363" -> "1000386"  [label="DDG: ret"];
"1000363" -> "1000386"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000352" -> "1000363"  [label="DDG: ret"];
"1000363" -> "1000366"  [label="DDG: ret"];
"1000363" -> "1000379"  [label="DDG: X86EMUL_CONTINUE"];
"1000366" -> "1000362"  [label="AST: "];
"1000366" -> "1000367"  [label="CFG: "];
"1000367" -> "1000366"  [label="AST: "];
"1000386" -> "1000366"  [label="CFG: "];
"1000366" -> "1000386"  [label="DDG: <RET>"];
"1000367" -> "1000366"  [label="DDG: ret"];
"1000379" -> "1000378"  [label="AST: "];
"1000379" -> "1000381"  [label="CFG: "];
"1000380" -> "1000379"  [label="AST: "];
"1000381" -> "1000379"  [label="AST: "];
"1000383" -> "1000379"  [label="CFG: "];
"1000385" -> "1000379"  [label="CFG: "];
"1000379" -> "1000386"  [label="DDG: ret"];
"1000379" -> "1000386"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000379" -> "1000386"  [label="DDG: X86EMUL_CONTINUE"];
"1000368" -> "1000379"  [label="DDG: ret"];
"1000379" -> "1000382"  [label="DDG: ret"];
"1000379" -> "1000384"  [label="DDG: X86EMUL_CONTINUE"];
"1000382" -> "1000378"  [label="AST: "];
"1000382" -> "1000383"  [label="CFG: "];
"1000383" -> "1000382"  [label="AST: "];
"1000386" -> "1000382"  [label="CFG: "];
"1000382" -> "1000386"  [label="DDG: <RET>"];
"1000383" -> "1000382"  [label="DDG: ret"];
"1000384" -> "1000107"  [label="AST: "];
"1000384" -> "1000385"  [label="CFG: "];
"1000385" -> "1000384"  [label="AST: "];
"1000386" -> "1000384"  [label="CFG: "];
"1000384" -> "1000386"  [label="DDG: <RET>"];
"1000385" -> "1000384"  [label="DDG: X86EMUL_CONTINUE"];
"1000290" -> "1000288"  [label="AST: "];
"1000290" -> "1000297"  [label="CFG: "];
"1000291" -> "1000290"  [label="AST: "];
"1000292" -> "1000290"  [label="AST: "];
"1000295" -> "1000290"  [label="AST: "];
"1000296" -> "1000290"  [label="AST: "];
"1000297" -> "1000290"  [label="AST: "];
"1000288" -> "1000290"  [label="CFG: "];
"1000290" -> "1000386"  [label="DDG: ctxt"];
"1000290" -> "1000386"  [label="DDG: tss->es"];
"1000290" -> "1000386"  [label="DDG: cpl"];
"1000290" -> "1000386"  [label="DDG: true"];
"1000290" -> "1000386"  [label="DDG: VCPU_SREG_ES"];
"1000290" -> "1000288"  [label="DDG: cpl"];
"1000290" -> "1000288"  [label="DDG: true"];
"1000290" -> "1000288"  [label="DDG: VCPU_SREG_ES"];
"1000290" -> "1000288"  [label="DDG: ctxt"];
"1000290" -> "1000288"  [label="DDG: tss->es"];
"1000290" -> "1000306"  [label="DDG: ctxt"];
"1000290" -> "1000306"  [label="DDG: cpl"];
"1000290" -> "1000306"  [label="DDG: true"];
"1000288" -> "1000107"  [label="AST: "];
"1000289" -> "1000288"  [label="AST: "];
"1000300" -> "1000288"  [label="CFG: "];
"1000288" -> "1000386"  [label="DDG: __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, true)"];
"1000306" -> "1000304"  [label="AST: "];
"1000306" -> "1000313"  [label="CFG: "];
"1000307" -> "1000306"  [label="AST: "];
"1000308" -> "1000306"  [label="AST: "];
"1000311" -> "1000306"  [label="AST: "];
"1000312" -> "1000306"  [label="AST: "];
"1000313" -> "1000306"  [label="AST: "];
"1000304" -> "1000306"  [label="CFG: "];
"1000306" -> "1000386"  [label="DDG: cpl"];
"1000306" -> "1000386"  [label="DDG: true"];
"1000306" -> "1000386"  [label="DDG: VCPU_SREG_CS"];
"1000306" -> "1000386"  [label="DDG: ctxt"];
"1000306" -> "1000386"  [label="DDG: tss->cs"];
"1000306" -> "1000304"  [label="DDG: cpl"];
"1000306" -> "1000304"  [label="DDG: tss->cs"];
"1000306" -> "1000304"  [label="DDG: VCPU_SREG_CS"];
"1000306" -> "1000304"  [label="DDG: ctxt"];
"1000306" -> "1000304"  [label="DDG: true"];
"1000267" -> "1000306"  [label="DDG: tss->cs"];
"1000306" -> "1000322"  [label="DDG: ctxt"];
"1000306" -> "1000322"  [label="DDG: cpl"];
"1000306" -> "1000322"  [label="DDG: true"];
"1000304" -> "1000107"  [label="AST: "];
"1000305" -> "1000304"  [label="AST: "];
"1000316" -> "1000304"  [label="CFG: "];
"1000304" -> "1000386"  [label="DDG: __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, true)"];
"1000322" -> "1000320"  [label="AST: "];
"1000322" -> "1000329"  [label="CFG: "];
"1000323" -> "1000322"  [label="AST: "];
"1000324" -> "1000322"  [label="AST: "];
"1000327" -> "1000322"  [label="AST: "];
"1000328" -> "1000322"  [label="AST: "];
"1000329" -> "1000322"  [label="AST: "];
"1000320" -> "1000322"  [label="CFG: "];
"1000322" -> "1000386"  [label="DDG: cpl"];
"1000322" -> "1000386"  [label="DDG: true"];
"1000322" -> "1000386"  [label="DDG: tss->ss"];
"1000322" -> "1000386"  [label="DDG: ctxt"];
"1000322" -> "1000386"  [label="DDG: VCPU_SREG_SS"];
"1000322" -> "1000320"  [label="DDG: true"];
"1000322" -> "1000320"  [label="DDG: VCPU_SREG_SS"];
"1000322" -> "1000320"  [label="DDG: cpl"];
"1000322" -> "1000320"  [label="DDG: tss->ss"];
"1000322" -> "1000320"  [label="DDG: ctxt"];
"1000322" -> "1000338"  [label="DDG: ctxt"];
"1000322" -> "1000338"  [label="DDG: cpl"];
"1000322" -> "1000338"  [label="DDG: true"];
"1000320" -> "1000107"  [label="AST: "];
"1000321" -> "1000320"  [label="AST: "];
"1000332" -> "1000320"  [label="CFG: "];
"1000320" -> "1000386"  [label="DDG: __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, true)"];
"1000338" -> "1000336"  [label="AST: "];
"1000338" -> "1000345"  [label="CFG: "];
"1000339" -> "1000338"  [label="AST: "];
"1000340" -> "1000338"  [label="AST: "];
"1000343" -> "1000338"  [label="AST: "];
"1000344" -> "1000338"  [label="AST: "];
"1000345" -> "1000338"  [label="AST: "];
"1000336" -> "1000338"  [label="CFG: "];
"1000338" -> "1000386"  [label="DDG: ctxt"];
"1000338" -> "1000386"  [label="DDG: cpl"];
"1000338" -> "1000386"  [label="DDG: VCPU_SREG_DS"];
"1000338" -> "1000386"  [label="DDG: tss->ds"];
"1000338" -> "1000386"  [label="DDG: true"];
"1000338" -> "1000336"  [label="DDG: VCPU_SREG_DS"];
"1000338" -> "1000336"  [label="DDG: true"];
"1000338" -> "1000336"  [label="DDG: cpl"];
"1000338" -> "1000336"  [label="DDG: tss->ds"];
"1000338" -> "1000336"  [label="DDG: ctxt"];
"1000338" -> "1000354"  [label="DDG: ctxt"];
"1000338" -> "1000354"  [label="DDG: cpl"];
"1000338" -> "1000354"  [label="DDG: true"];
"1000336" -> "1000107"  [label="AST: "];
"1000337" -> "1000336"  [label="AST: "];
"1000348" -> "1000336"  [label="CFG: "];
"1000336" -> "1000386"  [label="DDG: __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, true)"];
"1000354" -> "1000352"  [label="AST: "];
"1000354" -> "1000361"  [label="CFG: "];
"1000355" -> "1000354"  [label="AST: "];
"1000356" -> "1000354"  [label="AST: "];
"1000359" -> "1000354"  [label="AST: "];
"1000360" -> "1000354"  [label="AST: "];
"1000361" -> "1000354"  [label="AST: "];
"1000352" -> "1000354"  [label="CFG: "];
"1000354" -> "1000386"  [label="DDG: tss->fs"];
"1000354" -> "1000386"  [label="DDG: true"];
"1000354" -> "1000386"  [label="DDG: cpl"];
"1000354" -> "1000386"  [label="DDG: ctxt"];
"1000354" -> "1000386"  [label="DDG: VCPU_SREG_FS"];
"1000354" -> "1000352"  [label="DDG: cpl"];
"1000354" -> "1000352"  [label="DDG: ctxt"];
"1000354" -> "1000352"  [label="DDG: tss->fs"];
"1000354" -> "1000352"  [label="DDG: true"];
"1000354" -> "1000352"  [label="DDG: VCPU_SREG_FS"];
"1000354" -> "1000370"  [label="DDG: ctxt"];
"1000354" -> "1000370"  [label="DDG: cpl"];
"1000354" -> "1000370"  [label="DDG: true"];
"1000352" -> "1000107"  [label="AST: "];
"1000353" -> "1000352"  [label="AST: "];
"1000364" -> "1000352"  [label="CFG: "];
"1000352" -> "1000386"  [label="DDG: __load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl, true)"];
"1000370" -> "1000368"  [label="AST: "];
"1000370" -> "1000377"  [label="CFG: "];
"1000371" -> "1000370"  [label="AST: "];
"1000372" -> "1000370"  [label="AST: "];
"1000375" -> "1000370"  [label="AST: "];
"1000376" -> "1000370"  [label="AST: "];
"1000377" -> "1000370"  [label="AST: "];
"1000368" -> "1000370"  [label="CFG: "];
"1000370" -> "1000386"  [label="DDG: cpl"];
"1000370" -> "1000386"  [label="DDG: true"];
"1000370" -> "1000386"  [label="DDG: VCPU_SREG_GS"];
"1000370" -> "1000386"  [label="DDG: tss->gs"];
"1000370" -> "1000386"  [label="DDG: ctxt"];
"1000370" -> "1000368"  [label="DDG: ctxt"];
"1000370" -> "1000368"  [label="DDG: VCPU_SREG_GS"];
"1000370" -> "1000368"  [label="DDG: cpl"];
"1000370" -> "1000368"  [label="DDG: true"];
"1000370" -> "1000368"  [label="DDG: tss->gs"];
"1000368" -> "1000107"  [label="AST: "];
"1000369" -> "1000368"  [label="AST: "];
"1000380" -> "1000368"  [label="CFG: "];
"1000368" -> "1000386"  [label="DDG: __load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl, true)"];
"1000267" -> "1000265"  [label="AST: "];
"1000267" -> "1000271"  [label="CFG: "];
"1000268" -> "1000267"  [label="AST: "];
"1000271" -> "1000267"  [label="AST: "];
"1000265" -> "1000267"  [label="CFG: "];
"1000267" -> "1000386"  [label="DDG: tss->cs"];
"1000267" -> "1000265"  [label="DDG: tss->cs"];
"1000267" -> "1000265"  [label="DDG: 3"];
"1000265" -> "1000259"  [label="AST: "];
"1000266" -> "1000265"  [label="AST: "];
"1000273" -> "1000265"  [label="CFG: "];
"1000265" -> "1000386"  [label="DDG: tss->cs & 3"];
}
