#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 30 01:10:04 2024
# Process ID: 17424
# Current directory: D:/Verilog/Verilog/vga_camera_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3720 D:\Verilog\Verilog\vga_camera_1\vga_camera_1.xpr
# Log file: D:/Verilog/Verilog/vga_camera_1/vivado.log
# Journal file: D:/Verilog/Verilog/vga_camera_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/vga_camera_1/vga_camera_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.922 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Dec 30 01:11:08 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/synth_1/runme.log
[Mon Dec 30 01:11:08 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_VGA_CAMERA
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1543.730 ; gain = 251.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:140]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (1#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:140]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Verilog/Verilog/vga_camera_1/.Xil/Vivado-17424-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/Verilog/Verilog/vga_camera_1/.Xil/Vivado-17424-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:62]
	Parameter H_PIX_MAX bound to: 800 - type: integer 
	Parameter V_LINE_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (3#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:62]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:34]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (4#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (5#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ISP' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ISP.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'ISP' (6#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ISP.sv:87]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/FrameBuffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (7#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/FrameBuffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (8#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_VGA_CAMERA' (9#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1740.426 ; gain = 447.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.426 ; gain = 447.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.426 ; gain = 447.996
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_CLK_WIZ'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1740.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_CLK_WIZ/inst'
Finished Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_CLK_WIZ/inst'
Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_CLK_WIZ/inst'
Finished Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_CLK_WIZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_CAMERA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_CAMERA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1839.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1965.520 ; gain = 673.090
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1965.520 ; gain = 876.598
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1986.117 ; gain = 6.156
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3458.461 ; gain = 1472.344
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_VGA_CAMERA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3532.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:140]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (1#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:140]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Verilog/Verilog/vga_camera_1/.Xil/Vivado-17424-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/Verilog/Verilog/vga_camera_1/.Xil/Vivado-17424-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:62]
	Parameter H_PIX_MAX bound to: 800 - type: integer 
	Parameter V_LINE_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (3#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:62]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:34]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (4#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (5#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ISP' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ISP.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'ISP' (6#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ISP.sv:87]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/FrameBuffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (7#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/FrameBuffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (8#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_VGA_CAMERA' (9#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3532.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3532.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3532.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_CLK_WIZ'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 3532.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_CLK_WIZ/inst'
Finished Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_CLK_WIZ/inst'
Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_CLK_WIZ/inst'
Finished Parsing XDC File [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_CLK_WIZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Verilog/Verilog/vga_camera_1/vga_camera_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_CAMERA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_CAMERA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3620.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3621.543 ; gain = 89.301
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3621.543 ; gain = 89.301
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3649.133 ; gain = 3.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:140]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (1#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:140]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Verilog/Verilog/vga_camera_1/.Xil/Vivado-17424-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/Verilog/Verilog/vga_camera_1/.Xil/Vivado-17424-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:62]
	Parameter H_PIX_MAX bound to: 800 - type: integer 
	Parameter V_LINE_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (3#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:62]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:34]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (4#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (5#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ISP' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ISP.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'ISP' (6#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ISP.sv:87]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:104]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/FrameBuffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (7#1) [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/FrameBuffer.sv:5]
ERROR: [Synth 8-448] named port connection 'oe' does not exist for instance 'U_FrameBuffer' of module 'frameBuffer' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:111]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ov7670_SetData.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'ov7670_SetData' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/ov7670_SetData.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_VGA_CAMERA' [D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/top_VGA_CAMERA.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3803.863 ; gain = 158.625
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3803.863 ; gain = 158.625
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 01:30:30 2024...
