<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pmc-sierra › msp71xx › msp_irq_cic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>msp_irq_cic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 PMC-Sierra, Inc, derived from irq_cpu.c</span>
<span class="cm"> *</span>
<span class="cm"> * This file define the irq handler for MSP CIC subsystem interrupts.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>

<span class="cp">#include &lt;msp_cic_int.h&gt;</span>
<span class="cp">#include &lt;msp_regs.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * External API</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">msp_per_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">msp_per_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * Convenience Macro.  Should be somewhere generic.</span>
<span class="cm"> */</span>
<span class="cp">#define get_current_vpe()   \</span>
<span class="cp">	((read_c0_tcbind() &gt;&gt; TCBIND_CURVPE_SHIFT) &amp; TCBIND_CURVPE)</span>

<span class="cp">#ifdef CONFIG_SMP</span>

<span class="cp">#define LOCK_VPE(flags, mtflags) \</span>
<span class="cp">do {				\</span>
<span class="cp">	local_irq_save(flags);	\</span>
<span class="cp">	mtflags = dmt();	\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define UNLOCK_VPE(flags, mtflags) \</span>
<span class="cp">do {				\</span>
<span class="cp">	emt(mtflags);		\</span>
<span class="cp">	local_irq_restore(flags);\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define LOCK_CORE(flags, mtflags) \</span>
<span class="cp">do {				\</span>
<span class="cp">	local_irq_save(flags);	\</span>
<span class="cp">	mtflags = dvpe();	\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define UNLOCK_CORE(flags, mtflags)		\</span>
<span class="cp">do {				\</span>
<span class="cp">	evpe(mtflags);		\</span>
<span class="cp">	local_irq_restore(flags);\</span>
<span class="cp">} while (0)</span>

<span class="cp">#else</span>

<span class="cp">#define LOCK_VPE(flags, mtflags)</span>
<span class="cp">#define UNLOCK_VPE(flags, mtflags)</span>
<span class="cp">#endif</span>

<span class="cm">/* ensure writes to cic are completed */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cic_wmb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cic_mem</span> <span class="o">=</span> <span class="n">CIC_VPE0_MSK_REG</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">dummy_read</span><span class="p">;</span>

	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">dummy_read</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">cic_mem</span><span class="p">);</span>
	<span class="n">dummy_read</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">unmask_cic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="n">u32</span>   <span class="o">*</span><span class="n">cic_msk_reg</span> <span class="o">=</span> <span class="n">CIC_VPE0_MSK_REG</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vpe</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mtflags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	* Make sure we have IRQ affinity.  It may have changed while</span>
<span class="cm">	* we were processing the IRQ.</span>
<span class="cm">	*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">vpe</span> <span class="o">=</span> <span class="n">get_current_vpe</span><span class="p">();</span>
	<span class="n">LOCK_VPE</span><span class="p">(</span><span class="n">flags</span><span class="p">,</span> <span class="n">mtflags</span><span class="p">);</span>
	<span class="n">cic_msk_reg</span><span class="p">[</span><span class="n">vpe</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MSP_CIC_INTBASE</span><span class="p">));</span>
	<span class="n">UNLOCK_VPE</span><span class="p">(</span><span class="n">flags</span><span class="p">,</span> <span class="n">mtflags</span><span class="p">);</span>
	<span class="n">cic_wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mask_cic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="n">cic_msk_reg</span> <span class="o">=</span> <span class="n">CIC_VPE0_MSK_REG</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">vpe</span> <span class="o">=</span> <span class="n">get_current_vpe</span><span class="p">();</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">mtflags</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">LOCK_VPE</span><span class="p">(</span><span class="n">flags</span><span class="p">,</span> <span class="n">mtflags</span><span class="p">);</span>
	<span class="n">cic_msk_reg</span><span class="p">[</span><span class="n">vpe</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MSP_CIC_INTBASE</span><span class="p">));</span>
	<span class="n">UNLOCK_VPE</span><span class="p">(</span><span class="n">flags</span><span class="p">,</span> <span class="n">mtflags</span><span class="p">);</span>
	<span class="n">cic_wmb</span><span class="p">();</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">msp_cic_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mask_cic_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	* Only really necessary for 18, 16-14 and sometimes 3:0</span>
<span class="cm">	* (since these can be edge sensitive) but it doesn&#39;t</span>
<span class="cm">	* hurt for the others</span>
<span class="cm">	*/</span>
	<span class="o">*</span><span class="n">CIC_STS_REG</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MSP_CIC_INTBASE</span><span class="p">));</span>
	<span class="n">smtc_im_ack_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*Note: Limiting to VSMP . Not tested in SMTC */</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_SMP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">msp_cic_irq_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span>
				    <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">cpumask</span><span class="p">,</span> <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>  <span class="n">mtflags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">imask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MSP_CIC_INTBASE</span><span class="p">));</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="n">cic_mask</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">CIC_VPE0_MSK_REG</span><span class="p">;</span>

	<span class="cm">/* timer balancing should be disabled in kernel code */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">MSP_INT_VPE0_TIMER</span> <span class="o">||</span> <span class="n">irq</span> <span class="o">==</span> <span class="n">MSP_INT_VPE1_TIMER</span><span class="p">);</span>

	<span class="n">LOCK_CORE</span><span class="p">(</span><span class="n">flags</span><span class="p">,</span> <span class="n">mtflags</span><span class="p">);</span>
	<span class="cm">/* enable if any of each VPE&#39;s TCs require this IRQ */</span>
	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">cpumask</span><span class="p">))</span>
			<span class="n">cic_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">|=</span> <span class="n">imask</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">cic_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">imask</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="n">UNLOCK_CORE</span><span class="p">(</span><span class="n">flags</span><span class="p">,</span> <span class="n">mtflags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">msp_cic_irq_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;MSP_CIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">mask_cic_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">msp_cic_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">unmask_cic_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">msp_cic_irq_ack</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span> <span class="o">=</span> <span class="n">msp_cic_irq_set_affinity</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">msp_cic_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="cm">/* Mask/clear interrupts. */</span>
	<span class="o">*</span><span class="n">CIC_VPE0_MSK_REG</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
	<span class="o">*</span><span class="n">CIC_VPE1_MSK_REG</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
	<span class="o">*</span><span class="n">CIC_STS_REG</span>      <span class="o">=</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	* The MSP7120 RG and EVBD boards use IRQ[6:4] for PCI.</span>
<span class="cm">	* These inputs map to EXT_INT_POL[6:4] inside the CIC.</span>
<span class="cm">	* They are to be active low, level sensitive.</span>
<span class="cm">	*/</span>
	<span class="o">*</span><span class="n">CIC_EXT_CFG_REG</span> <span class="o">&amp;=</span> <span class="mh">0xFFFF8F8F</span><span class="p">;</span>

	<span class="cm">/* initialize all the IRQ descriptors */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">MSP_CIC_INTBASE</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MSP_CIC_INTBASE</span> <span class="o">+</span> <span class="mi">32</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msp_cic_irq_controller</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
		<span class="cm">/* Mask of CIC interrupt */</span>
		<span class="n">irq_hwmask</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">C_IRQ4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize the PER interrupt sub-system */</span>
	 <span class="n">msp_per_irq_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* CIC masked by CIC vector processing before dispatch called */</span>
<span class="kt">void</span> <span class="nf">msp_cic_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="n">u32</span>	<span class="o">*</span><span class="n">cic_msk_reg</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">CIC_VPE0_MSK_REG</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cic_mask</span><span class="p">;</span>
	<span class="n">u32</span>	 <span class="n">pending</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">cic_status</span> <span class="o">=</span> <span class="o">*</span><span class="n">CIC_STS_REG</span><span class="p">;</span>
	<span class="n">cic_mask</span> <span class="o">=</span> <span class="n">cic_msk_reg</span><span class="p">[</span><span class="n">get_current_vpe</span><span class="p">()];</span>
	<span class="n">pending</span> <span class="o">=</span> <span class="n">cic_status</span> <span class="o">&amp;</span> <span class="n">cic_mask</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">MSP_INT_VPE0_TIMER</span> <span class="o">-</span> <span class="n">MSP_CIC_INTBASE</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_VPE0_TIMER</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">MSP_INT_VPE1_TIMER</span> <span class="o">-</span> <span class="n">MSP_CIC_INTBASE</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_VPE1_TIMER</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">MSP_INT_PER</span> <span class="o">-</span> <span class="n">MSP_CIC_INTBASE</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">msp_per_irq_dispatch</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ffs</span><span class="p">(</span><span class="n">pending</span><span class="p">)</span> <span class="o">+</span> <span class="n">MSP_CIC_INTBASE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span><span class="p">{</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
