#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 25 22:04:15 2016
# Process ID: 8368
# Current directory: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1
# Command line: vivado.exe -log mf_disp_hw_axi_tb.vdi -applog -messageDb vivado.pb -mode batch -source mf_disp_hw_axi_tb.tcl -notrace
# Log file: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1/mf_disp_hw_axi_tb.vdi
# Journal file: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mf_disp_hw_axi_tb.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/cdc_fifo_gen_synth_1/cdc_fifo_gen.dcp' for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/pal_bram_mem_gen_synth_1/pal_bram_mem_gen.dcp' for cell 'mf_disp_axi_top_inst/disp/fb/pal_ram'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/fb_bram_mem_gen_synth_1/fb_bram_mem_gen.dcp' for cell 'mf_disp_axi_top_inst/disp/fb/fb_ram'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/tb_hw_clk_wiz_synth_1/tb_hw_clk_wiz.dcp' for cell 'vga_clk'
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz_board.xdc] for cell 'vga_clk/inst'
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz_board.xdc] for cell 'vga_clk/inst'
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc] for cell 'vga_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 951.309 ; gain = 489.676
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/tb_hw_clk_wiz/tb_hw_clk_wiz.xdc] for cell 'vga_clk/inst'
Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc:9]
Finished Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/cdc_fifo_gen_synth_1/cdc_fifo_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/pal_bram_mem_gen_synth_1/pal_bram_mem_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/fb_bram_mem_gen_synth_1/fb_bram_mem_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/tb_hw_clk_wiz_synth_1/tb_hw_clk_wiz.dcp'
Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen_clocks.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
Finished Parsing XDC File [c:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/cdc_fifo_gen/cdc_fifo_gen_clocks.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 953.109 ; gain = 762.027
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 953.109 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11b15f828

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f893fc73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 953.109 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1f893fc73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 953.109 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 861 unconnected nets.
INFO: [Opt 31-11] Eliminated 271 unconnected cells.
Phase 3 Sweep | Checksum: 28f022658

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 953.109 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 953.109 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 28f022658

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 953.109 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 268c69bb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1057.715 ; gain = 0.000
Ending Power Optimization Task | Checksum: 268c69bb6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.715 ; gain = 104.605
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1057.715 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1/mf_disp_hw_axi_tb_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1057.715 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: e114eb0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1057.715 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: e114eb0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: e114eb0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: bfeb598d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8b43fb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 118c9d330

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: d540aaa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: d540aaa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: d540aaa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: d540aaa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d540aaa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 102f6e0d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 102f6e0d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 95de213b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1054267be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1054267be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e8270b8b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11c982773

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 18106c27e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 18106c27e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18106c27e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18106c27e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 18106c27e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b2256f89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b2256f89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: f55f3990

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: f55f3990

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: f55f3990

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 185d6d315

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 185d6d315

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 185d6d315

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.965. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1a86ea903

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 16a26b0de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16a26b0de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
Ending Placer Task | Checksum: d6bca1b7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.715 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1057.715 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1057.715 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1057.715 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1057.715 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 81423b78 ConstDB: 0 ShapeSum: 557a663f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 154dd29fe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1085.594 ; gain = 27.879

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 154dd29fe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1087.449 ; gain = 29.734

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 154dd29fe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1095.699 ; gain = 37.984
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: bedcd130

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1102.980 ; gain = 45.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.768 | TNS=-262.379| WHS=-0.346 | THS=-26.414|

Phase 2 Router Initialization | Checksum: 139c87557

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1102.980 ; gain = 45.266

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6e7b1ff3

Time (s): cpu = 00:02:10 ; elapsed = 00:02:00 . Memory (MB): peak = 1201.012 ; gain = 143.297

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14f037234

Time (s): cpu = 00:02:41 ; elapsed = 00:02:31 . Memory (MB): peak = 1201.012 ; gain = 143.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.857 | TNS=-337.337| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 22c66d2c2

Time (s): cpu = 00:02:41 ; elapsed = 00:02:31 . Memory (MB): peak = 1201.012 ; gain = 143.297

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 2044df380

Time (s): cpu = 00:02:41 ; elapsed = 00:02:31 . Memory (MB): peak = 1201.012 ; gain = 143.297
Phase 4.1.2 GlobIterForTiming | Checksum: 1d0022925

Time (s): cpu = 00:03:30 ; elapsed = 00:03:19 . Memory (MB): peak = 1232.957 ; gain = 175.242
Phase 4.1 Global Iteration 0 | Checksum: 1d0022925

Time (s): cpu = 00:03:30 ; elapsed = 00:03:19 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f3ab5faa

Time (s): cpu = 00:04:54 ; elapsed = 00:04:44 . Memory (MB): peak = 1232.957 ; gain = 175.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.540 | TNS=-326.720| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1a1e2bb03

Time (s): cpu = 00:04:54 ; elapsed = 00:04:44 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 2272e32d0

Time (s): cpu = 00:04:54 ; elapsed = 00:04:44 . Memory (MB): peak = 1232.957 ; gain = 175.242
Phase 4.2.2 GlobIterForTiming | Checksum: 1b01f6f6b

Time (s): cpu = 00:04:56 ; elapsed = 00:04:46 . Memory (MB): peak = 1232.957 ; gain = 175.242
Phase 4.2 Global Iteration 1 | Checksum: 1b01f6f6b

Time (s): cpu = 00:04:56 ; elapsed = 00:04:46 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1747ab8ec

Time (s): cpu = 00:05:04 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.562 | TNS=-333.657| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 144ad9368

Time (s): cpu = 00:05:04 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
Phase 4 Rip-up And Reroute | Checksum: 144ad9368

Time (s): cpu = 00:05:04 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c440c500

Time (s): cpu = 00:05:04 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.540 | TNS=-326.720| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 140fbf34f

Time (s): cpu = 00:05:04 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 140fbf34f

Time (s): cpu = 00:05:04 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
Phase 5 Delay and Skew Optimization | Checksum: 140fbf34f

Time (s): cpu = 00:05:04 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1de42ea50

Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.540 | TNS=-326.720| WHS=0.062  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1de42ea50

Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
WARNING: [Route 35-446] The router encountered 28 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack.
Resolution: Run report_timing on the design before routing to identify timing paths with higher hold violations and low or negative setup margin.

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.137224 %
  Global Horizontal Routing Utilization  = 0.151321 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: 155553d71

Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 155553d71

Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13caa97f5

Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.540 | TNS=-326.720| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13caa97f5

Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:05 ; elapsed = 00:04:54 . Memory (MB): peak = 1232.957 ; gain = 175.242
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1232.957 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/impl_1/mf_disp_hw_axi_tb_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 22:09:57 2016...
