.include "macros.inc"

.section .text, "ax" # 80074250


.global func_80074250
func_80074250:
/* 80074250 00071190  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80074254 00071194  7C 08 02 A6 */	mflr r0
/* 80074258 00071198  90 01 00 24 */	stw r0, 0x24(r1)
/* 8007425C 0007119C  39 61 00 20 */	addi r11, r1, 0x20
/* 80074260 000711A0  48 2E DF 7D */	bl func_803621DC
/* 80074264 000711A4  7C 7D 1B 78 */	mr r29, r3
/* 80074268 000711A8  7C 9E 23 79 */	or. r30, r4, r4
/* 8007426C 000711AC  40 82 00 0C */	bne lbl_80074278
/* 80074270 000711B0  38 60 00 01 */	li r3, 1
/* 80074274 000711B4  48 00 00 58 */	b lbl_800742CC
.global lbl_80074278
lbl_80074278:
/* 80074278 000711B8  A3 FE 00 00 */	lhz r31, 0(r30)
/* 8007427C 000711BC  7F C3 F3 78 */	mr r3, r30
/* 80074280 000711C0  48 1F 3F 55 */	bl func_802681D4
/* 80074284 000711C4  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80074288 000711C8  41 82 00 38 */	beq lbl_800742C0
/* 8007428C 000711CC  2C 1F 00 00 */	cmpwi r31, 0
/* 80074290 000711D0  41 80 00 30 */	blt lbl_800742C0
/* 80074294 000711D4  2C 1F 01 00 */	cmpwi r31, 0x100
/* 80074298 000711D8  40 80 00 28 */	bge lbl_800742C0
/* 8007429C 000711DC  1C 1F 00 14 */	mulli r0, r31, 0x14
/* 800742A0 000711E0  7C 7D 02 14 */	add r3, r29, r0
/* 800742A4 000711E4  88 03 00 04 */	lbz r0, 4(r3)
/* 800742A8 000711E8  28 00 00 00 */	cmplwi r0, 0
/* 800742AC 000711EC  41 82 00 14 */	beq lbl_800742C0
/* 800742B0 000711F0  4B FF FE 79 */	bl func_80074128
/* 800742B4 000711F4  7F C3 F3 78 */	mr r3, r30
/* 800742B8 000711F8  48 1F 3F 11 */	bl func_802681C8
/* 800742BC 000711FC  48 00 00 0C */	b lbl_800742C8
.global lbl_800742C0
lbl_800742C0:
/* 800742C0 00071200  38 60 00 01 */	li r3, 1
/* 800742C4 00071204  48 00 00 08 */	b lbl_800742CC
.global lbl_800742C8
lbl_800742C8:
/* 800742C8 00071208  38 60 00 00 */	li r3, 0
.global lbl_800742CC
lbl_800742CC:
/* 800742CC 0007120C  39 61 00 20 */	addi r11, r1, 0x20
/* 800742D0 00071210  48 2E DF 59 */	bl func_80362228
/* 800742D4 00071214  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800742D8 00071218  7C 08 03 A6 */	mtlr r0
/* 800742DC 0007121C  38 21 00 20 */	addi r1, r1, 0x20
/* 800742E0 00071220  4E 80 00 20 */	blr 
