
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-119-generic) on Tue Sep 17 04:03:49 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenerationGurobiTree/symm_MEDIUM'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 242.848 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:265:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:266:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:157:41)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:157:54)
WARNING: [HLS 207-5292] unused parameter 'vtemp2' (code_generated.cpp:157:68)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:157:90)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:157:107)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:157:125)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:184:79)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:184:92)
WARNING: [HLS 207-5292] unused parameter 'vtemp2' (code_generated.cpp:184:106)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:184:128)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:184:145)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:184:163)
WARNING: [HLS 207-5292] unused parameter 'vtemp2' (code_generated.cpp:210:125)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:210:147)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:210:164)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:210:182)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:237:88)
WARNING: [HLS 207-5292] unused parameter 'vtemp2' (code_generated.cpp:237:102)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:237:124)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:237:141)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:237:159)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.86 seconds. CPU system time: 0.75 seconds. Elapsed time: 23.42 seconds; current allocated memory: 246.570 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 2,282 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,568 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,427 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,707 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,267 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 2,239,209 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 122,506 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 122,508 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 122,900 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,028 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,036 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,024 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,024 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,024 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,062 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,247 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/symm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_246_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:246:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:247:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:248:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_217_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:217:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_218_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:218:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:193:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_194_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:194:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_195_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:195:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_165_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:165:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_5' (code_generated.cpp:246:20) in function 'task3' completely with a factor of 80 (code_generated.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_6' (code_generated.cpp:247:47) in function 'task3' completely with a factor of 1 (code_generated.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_7' (code_generated.cpp:248:39) in function 'task3' completely with a factor of 10 (code_generated.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_4' (code_generated.cpp:217:20) in function 'task2' completely with a factor of 20 (code_generated.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_5' (code_generated.cpp:218:39) in function 'task2' completely with a factor of 1 (code_generated.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_5' (code_generated.cpp:193:20) in function 'task1' completely with a factor of 10 (code_generated.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_6' (code_generated.cpp:194:43) in function 'task1' completely with a factor of 80 (code_generated.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_7' (code_generated.cpp:195:47) in function 'task1' completely with a factor of 1 (code_generated.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_4' (code_generated.cpp:164:20) in function 'task0' completely with a factor of 80 (code_generated.cpp:157:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_5' (code_generated.cpp:165:39) in function 'task0' completely with a factor of 10 (code_generated.cpp:157:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_temp2(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_B(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 8ul>::_S_ref(float const (&) [8], unsigned long)' into 'std::array<float, 8ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_A(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_C(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_temp2(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_C(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:130:0)
INFO: [HLS 214-248] Applying array_partition to 'temp2': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 80 on dimension 2. (code_generated.cpp:279:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 80 on dimension 2. (code_generated.cpp:280:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 80 on dimension 2. (code_generated.cpp:281:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (code_generated.cpp:282:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vtemp2' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_temp2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 5000 and bit width 256 in loop 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:64:19)
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'VITIS_LOOP_81_1'(code_generated.cpp:81:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:81:19)
INFO: [HLS 214-115] Multiple burst writes of length 3000 and bit width 512 in loop 'VITIS_LOOP_106_1'(code_generated.cpp:106:20) has been inferred on bundle 'kernel_temp2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:106:20)
INFO: [HLS 214-115] Multiple burst writes of length 3000 and bit width 512 in loop 'VITIS_LOOP_132_1'(code_generated.cpp:132:20) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:132:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 207.98 seconds. CPU system time: 3.08 seconds. Elapsed time: 232.13 seconds; current allocated memory: 260.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 260.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 83.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 85.85 seconds; current allocated memory: 305.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 22.81 seconds. CPU system time: 0.09 seconds. Elapsed time: 23.13 seconds; current allocated memory: 372.156 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (code_generated.cpp:236:1) in function 'compute_operation_task3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 232.03 seconds. CPU system time: 0.16 seconds. Elapsed time: 232.24 seconds; current allocated memory: 439.348 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_242_2'(code_generated.cpp:242:27) and 'VITIS_LOOP_244_4'(code_generated.cpp:244:35) in function 'task3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_1'(code_generated.cpp:241:23) and 'VITIS_LOOP_242_2'(code_generated.cpp:242:27) in function 'task3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_213_1'(code_generated.cpp:213:23) and 'VITIS_LOOP_215_3'(code_generated.cpp:215:31) in function 'task2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_190_3'(code_generated.cpp:190:31) and 'VITIS_LOOP_191_4'(code_generated.cpp:191:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_161_2'(code_generated.cpp:161:27) and 'VITIS_LOOP_162_3'(code_generated.cpp:162:31) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_106_1'(code_generated.cpp:106:20) and 'VITIS_LOOP_107_2'(code_generated.cpp:107:27) in function 'store_temp2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_132_1'(code_generated.cpp:132:20) and 'VITIS_LOOP_133_2'(code_generated.cpp:133:27) in function 'store_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_temp2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(code_generated.cpp:81:19) and 'VITIS_LOOP_82_2'(code_generated.cpp:82:26) in function 'load_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) and 'VITIS_LOOP_40_2'(code_generated.cpp:40:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) and 'VITIS_LOOP_65_2'(code_generated.cpp:65:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_242_2' (code_generated.cpp:242:27) in function 'task3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_1' (code_generated.cpp:241:23) in function 'task3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_1' (code_generated.cpp:213:23) in function 'task2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_3' (code_generated.cpp:190:31) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_2' (code_generated.cpp:189:27) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_2' (code_generated.cpp:161:27) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_1' (code_generated.cpp:106:20) in function 'store_temp2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_1' (code_generated.cpp:132:20) in function 'store_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_temp2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (code_generated.cpp:81:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (code_generated.cpp:39:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (code_generated.cpp:64:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 318.69 seconds. CPU system time: 0.66 seconds. Elapsed time: 322.24 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [812]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:15) on local variable 'indvar' [816]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln15', code_generated.cpp:15) [828]  (0.708 ns)
	'select' operation 8 bit ('select_ln14', code_generated.cpp:14) [829]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln15', code_generated.cpp:15) [842]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 117.45 seconds. CPU system time: 0.55 seconds. Elapsed time: 127.89 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.7 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_temp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [812]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:40) on local variable 'indvar' [816]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', code_generated.cpp:40) [828]  (0.708 ns)
	'select' operation 8 bit ('select_ln39', code_generated.cpp:39) [829]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln40', code_generated.cpp:40) [842]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68.64 seconds. CPU system time: 0.2 seconds. Elapsed time: 72.91 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.87 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [92]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:65) on local variable 'indvar' [96]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', code_generated.cpp:65) [108]  (0.707 ns)
	'select' operation 8 bit ('select_ln64_1', code_generated.cpp:64) [110]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln64', code_generated.cpp:64) [112]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.94 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 6.67 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [92]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:82) on local variable 'indvar' [96]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln82', code_generated.cpp:82) [108]  (0.708 ns)
	'select' operation 8 bit ('select_ln81', code_generated.cpp:81) [109]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln82', code_generated.cpp:82) [116]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.13 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 3.1 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 4.33 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_2_VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_161_2_VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 15.07 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_operation_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_operation_task1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'compute_operation_task1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln200_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_2_VITIS_LOOP_190_3_VITIS_LOOP_191_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_189_2_VITIS_LOOP_190_3_VITIS_LOOP_191_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 214.89 seconds. CPU system time: 0.1 seconds. Elapsed time: 215.38 seconds; current allocated memory: 1.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.64 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln221_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1_VITIS_LOOP_215_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_213_1_VITIS_LOOP_215_3'
WARNING: [HLS 200-871] Estimated clock period (3.095 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'task2' consists of the following:
	'store' operation 0 bit ('i_write_ln212', code_generated.cpp:212) of constant 0 on local variable 'i', code_generated.cpp:212 [1770]  (0.387 ns)
	'load' operation 8 bit ('i_load', code_generated.cpp:215) on local variable 'i', code_generated.cpp:212 [1778]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln215', code_generated.cpp:215) [1783]  (0.705 ns)
	'select' operation 8 bit ('select_ln213', code_generated.cpp:213) [1784]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln215', code_generated.cpp:215) [1878]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 80.66 seconds. CPU system time: 0.18 seconds. Elapsed time: 88.49 seconds; current allocated memory: 1.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.28 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_operation_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_operation_task3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'compute_operation_task3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.97 seconds; current allocated memory: 1.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln253) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2_VITIS_LOOP_244_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 167, loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2_VITIS_LOOP_244_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 85.77 seconds; current allocated memory: 1.648 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.88 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [812]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:107) on local variable 'indvar' [822]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln107', code_generated.cpp:107) [828]  (0.708 ns)
	'select' operation 8 bit ('select_ln106', code_generated.cpp:106) [829]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln107', code_generated.cpp:107) [842]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 125.8 seconds. CPU system time: 0.16 seconds. Elapsed time: 136.18 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.84 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_temp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.09 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 4.73 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_1_VITIS_LOOP_133_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_132_1_VITIS_LOOP_133_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [92]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:133) on local variable 'indvar' [102]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln133', code_generated.cpp:133) [108]  (0.708 ns)
	'select' operation 8 bit ('select_ln132', code_generated.cpp:132) [109]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln133', code_generated.cpp:133) [116]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 6.79 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.39 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.08 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.62 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 4 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_temp2_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 5120, found 80 HDL expressions with this fanout: (1'b1 == ap_condition_34673), (trunc_ln15_fu_13508_p1 == 7'd78), (trunc_ln15_fu_13508_p1 == 7'd18), (trunc_ln15_fu_13508_p1 == 7'd77), (trunc_ln15_fu_13508_p1 == 7'd76), (trunc_ln15_fu_13508_p1 == 7'd75), (trunc_ln15_fu_13508_p1 == 7'd74), (trunc_ln15_fu_13508_p1 == 7'd73), (trunc_ln15_fu_13508_p1 == 7'd72), (trunc_ln15_fu_13508_p1 == 7'd71), (trunc_ln15_fu_13508_p1 == 7'd70), (trunc_ln15_fu_13508_p1 == 7'd69), (trunc_ln15_fu_13508_p1 == 7'd68), (trunc_ln15_fu_13508_p1 == 7'd67), (trunc_ln15_fu_13508_p1 == 7'd66), (trunc_ln15_fu_13508_p1 == 7'd65), (trunc_ln15_fu_13508_p1 == 7'd64), (trunc_ln15_fu_13508_p1 == 7'd63), (trunc_ln15_fu_13508_p1 == 7'd62), (trunc_ln15_fu_13508_p1 == 7'd61), (trunc_ln15_fu_13508_p1 == 7'd60), (trunc_ln15_fu_13508_p1 == 7'd59), (trunc_ln15_fu_13508_p1 == 7'd58), (trunc_ln15_fu_13508_p1 == 7'd57), (trunc_ln15_fu_13508_p1 == 7'd56), (trunc_ln15_fu_13508_p1 == 7'd55), (trunc_ln15_fu_13508_p1 == 7'd54), (trunc_ln15_fu_13508_p1 == 7'd53), (trunc_ln15_fu_13508_p1 == 7'd52), (trunc_ln15_fu_13508_p1 == 7'd51), (trunc_ln15_fu_13508_p1 == 7'd50), (trunc_ln15_fu_13508_p1 == 7'd49), (trunc_ln15_fu_13508_p1 == 7'd48), (trunc_ln15_fu_13508_p1 == 7'd47), (trunc_ln15_fu_13508_p1 == 7'd46), (trunc_ln15_fu_13508_p1 == 7'd45), (trunc_ln15_fu_13508_p1 == 7'd44), (trunc_ln15_fu_13508_p1 == 7'd43), (trunc_ln15_fu_13508_p1 == 7'd42), (trunc_ln15_fu_13508_p1 == 7'd41), (trunc_ln15_fu_13508_p1 == 7'd40), (trunc_ln15_fu_13508_p1 == 7'd39), (trunc_ln15_fu_13508_p1 == 7'd38), (trunc_ln15_fu_13508_p1 == 7'd37), (trunc_ln15_fu_13508_p1 == 7'd36), (trunc_ln15_fu_13508_p1 == 7'd35), (trunc_ln15_fu_13508_p1 == 7'd34), (trunc_ln15_fu_13508_p1 == 7'd33), (trunc_ln15_fu_13508_p1 == 7'd32), (trunc_ln15_fu_13508_p1 == 7'd31), (trunc_ln15_fu_13508_p1 == 7'd30), (trunc_ln15_fu_13508_p1 == 7'd29), (trunc_ln15_fu_13508_p1 == 7'd28), (trunc_ln15_fu_13508_p1 == 7'd27), (trunc_ln15_fu_13508_p1 == 7'd26), (trunc_ln15_fu_13508_p1 == 7'd25), (trunc_ln15_fu_13508_p1 == 7'd24), (trunc_ln15_fu_13508_p1 == 7'd23), (trunc_ln15_fu_13508_p1 == 7'd22), (trunc_ln15_fu_13508_p1 == 7'd21), (trunc_ln15_fu_13508_p1 == 7'd20), (trunc_ln15_fu_13508_p1 == 7'd19), (trunc_ln15_fu_13508_p1 == 7'd17), (trunc_ln15_fu_13508_p1 == 7'd16), (trunc_ln15_fu_13508_p1 == 7'd15), (trunc_ln15_fu_13508_p1 == 7'd14), (trunc_ln15_fu_13508_p1 == 7'd13), (trunc_ln15_fu_13508_p1 == 7'd12), (trunc_ln15_fu_13508_p1 == 7'd11), (trunc_ln15_fu_13508_p1 == 7'd10), (trunc_ln15_fu_13508_p1 == 7'd9), (trunc_ln15_fu_13508_p1 == 7'd8), (trunc_ln15_fu_13508_p1 == 7'd7), (trunc_ln15_fu_13508_p1 == 7'd6), (trunc_ln15_fu_13508_p1 == 7'd5), (trunc_ln15_fu_13508_p1 == 7'd4), (trunc_ln15_fu_13508_p1 == 7'd3), (trunc_ln15_fu_13508_p1 == 7'd2), (trunc_ln15_fu_13508_p1 == 7'd1), (trunc_ln15_fu_13508_p1 == 7'd0)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_temp2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.34 seconds. CPU system time: 0.26 seconds. Elapsed time: 18.51 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_temp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_temp2' is 32000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_temp2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.6 seconds. Elapsed time: 9.31 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' is 5120, found 80 HDL expressions with this fanout: (trunc_ln40_fu_13508_p1 == 7'd78), (trunc_ln40_fu_13508_p1 == 7'd18), (trunc_ln40_fu_13508_p1 == 7'd77), (trunc_ln40_fu_13508_p1 == 7'd76), (trunc_ln40_fu_13508_p1 == 7'd75), (trunc_ln40_fu_13508_p1 == 7'd74), (trunc_ln40_fu_13508_p1 == 7'd73), (trunc_ln40_fu_13508_p1 == 7'd72), (trunc_ln40_fu_13508_p1 == 7'd71), (trunc_ln40_fu_13508_p1 == 7'd70), (trunc_ln40_fu_13508_p1 == 7'd69), (trunc_ln40_fu_13508_p1 == 7'd68), (trunc_ln40_fu_13508_p1 == 7'd67), (trunc_ln40_fu_13508_p1 == 7'd66), (trunc_ln40_fu_13508_p1 == 7'd65), (trunc_ln40_fu_13508_p1 == 7'd64), (trunc_ln40_fu_13508_p1 == 7'd63), (trunc_ln40_fu_13508_p1 == 7'd62), (trunc_ln40_fu_13508_p1 == 7'd61), (trunc_ln40_fu_13508_p1 == 7'd60), (trunc_ln40_fu_13508_p1 == 7'd59), (trunc_ln40_fu_13508_p1 == 7'd58), (trunc_ln40_fu_13508_p1 == 7'd57), (trunc_ln40_fu_13508_p1 == 7'd56), (trunc_ln40_fu_13508_p1 == 7'd55), (trunc_ln40_fu_13508_p1 == 7'd54), (trunc_ln40_fu_13508_p1 == 7'd53), (trunc_ln40_fu_13508_p1 == 7'd52), (trunc_ln40_fu_13508_p1 == 7'd51), (trunc_ln40_fu_13508_p1 == 7'd50), (trunc_ln40_fu_13508_p1 == 7'd49), (trunc_ln40_fu_13508_p1 == 7'd48), (trunc_ln40_fu_13508_p1 == 7'd47), (trunc_ln40_fu_13508_p1 == 7'd46), (trunc_ln40_fu_13508_p1 == 7'd45), (trunc_ln40_fu_13508_p1 == 7'd44), (trunc_ln40_fu_13508_p1 == 7'd43), (trunc_ln40_fu_13508_p1 == 7'd42), (trunc_ln40_fu_13508_p1 == 7'd41), (trunc_ln40_fu_13508_p1 == 7'd40), (trunc_ln40_fu_13508_p1 == 7'd39), (trunc_ln40_fu_13508_p1 == 7'd38), (trunc_ln40_fu_13508_p1 == 7'd37), (trunc_ln40_fu_13508_p1 == 7'd36), (trunc_ln40_fu_13508_p1 == 7'd35), (trunc_ln40_fu_13508_p1 == 7'd34), (trunc_ln40_fu_13508_p1 == 7'd33), (trunc_ln40_fu_13508_p1 == 7'd32), (trunc_ln40_fu_13508_p1 == 7'd31), (trunc_ln40_fu_13508_p1 == 7'd30), (trunc_ln40_fu_13508_p1 == 7'd29), (trunc_ln40_fu_13508_p1 == 7'd28), (trunc_ln40_fu_13508_p1 == 7'd27), (trunc_ln40_fu_13508_p1 == 7'd26), (trunc_ln40_fu_13508_p1 == 7'd25), (trunc_ln40_fu_13508_p1 == 7'd24), (trunc_ln40_fu_13508_p1 == 7'd23), (trunc_ln40_fu_13508_p1 == 7'd22), (trunc_ln40_fu_13508_p1 == 7'd21), (trunc_ln40_fu_13508_p1 == 7'd20), (trunc_ln40_fu_13508_p1 == 7'd19), (trunc_ln40_fu_13508_p1 == 7'd17), (trunc_ln40_fu_13508_p1 == 7'd16), (trunc_ln40_fu_13508_p1 == 7'd15), (trunc_ln40_fu_13508_p1 == 7'd14), (trunc_ln40_fu_13508_p1 == 7'd13), (trunc_ln40_fu_13508_p1 == 7'd12), (trunc_ln40_fu_13508_p1 == 7'd11), (trunc_ln40_fu_13508_p1 == 7'd10), (trunc_ln40_fu_13508_p1 == 7'd9), (trunc_ln40_fu_13508_p1 == 7'd8), (trunc_ln40_fu_13508_p1 == 7'd7), (trunc_ln40_fu_13508_p1 == 7'd6), (trunc_ln40_fu_13508_p1 == 7'd5), (trunc_ln40_fu_13508_p1 == 7'd4), (trunc_ln40_fu_13508_p1 == 7'd3), (trunc_ln40_fu_13508_p1 == 7'd2), (trunc_ln40_fu_13508_p1 == 7'd1), (trunc_ln40_fu_13508_p1 == 7'd0), (1'b1 == ap_condition_34672)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.05 seconds. CPU system time: 0.25 seconds. Elapsed time: 26.25 seconds; current allocated memory: 2.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 32000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.49 seconds. Elapsed time: 9.75 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 19 seconds; current allocated memory: 2.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.27 seconds; current allocated memory: 2.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.35 seconds; current allocated memory: 2.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.65 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 30400 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.75 seconds; current allocated memory: 2.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_operation_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_operation_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.32 seconds; current allocated memory: 2.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_189_2_VITIS_LOOP_190_3_VITIS_LOOP_191_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 480915 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.61 seconds. CPU system time: 0.16 seconds. Elapsed time: 16.28 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_213_1_VITIS_LOOP_215_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 165933 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 420 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.67 seconds. CPU system time: 0.3 seconds. Elapsed time: 23.05 seconds; current allocated memory: 2.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_operation_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_operation_task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.78 seconds. CPU system time: 0.17 seconds. Elapsed time: 14.35 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3' pipeline 'VITIS_LOOP_241_1_VITIS_LOOP_242_2_VITIS_LOOP_244_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 2108404 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.74 seconds. CPU system time: 0.13 seconds. Elapsed time: 14.04 seconds; current allocated memory: 3.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_temp2_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' is 5632 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_161_7_32_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_temp2_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.81 seconds. CPU system time: 0.24 seconds. Elapsed time: 37.99 seconds; current allocated memory: 3.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_temp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_temp2' is 5600 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_temp2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.99 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2' pipeline 'VITIS_LOOP_132_1_VITIS_LOOP_133_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2/m_axi_kernel_C_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_161_7_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_133_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 22.86 seconds; current allocated memory: 3.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.08 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_temp2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vtemp2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vtemp2', 'vC', 'vA', 'vB' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 42800 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_temp2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.14 seconds. Elapsed time: 23.83 seconds; current allocated memory: 3.604 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.54 seconds. CPU system time: 0.47 seconds. Elapsed time: 16.41 seconds; current allocated memory: 3.697 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 20.38 seconds. CPU system time: 0.17 seconds. Elapsed time: 22.44 seconds; current allocated memory: 3.788 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1674.1 seconds. CPU system time: 10.68 seconds. Elapsed time: 2198.54 seconds; current allocated memory: 3.552 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.469 ; gain = 24.867 ; free physical = 45133 ; free virtual = 388894
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 04:43:41 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 142.01 seconds. CPU system time: 2.43 seconds. Elapsed time: 188.44 seconds; current allocated memory: 27.832 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 1819.63 seconds. Total CPU system time: 14.27 seconds. Total elapsed time: 2409.37 seconds; peak allocated memory: 3.815 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 17 04:43:58 2024...
