$date
	Sat Jun 15 00:06:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_3bit_tb $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$scope module U0 $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 3 % count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
0#
0"
bx !
$end
#10
b0 !
b0 %
1"
#20
0"
#25
1#
#27
0$
#30
b1 !
b1 %
1"
#40
0"
#50
b10 !
b10 %
1"
#60
0"
#70
b11 !
b11 %
1"
#80
0"
#90
b100 !
b100 %
1"
#100
0"
#110
b101 !
b101 %
1"
#120
0"
#130
b110 !
b110 %
1"
#140
0"
#150
b111 !
b111 %
1"
#160
0"
#170
b0 !
b0 %
1"
#180
0"
#190
b1 !
b1 %
1"
#200
0"
#210
b10 !
b10 %
1"
#220
0"
#227
0#
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
#327
1#
#330
b11 !
b11 %
1"
#340
0"
#350
b100 !
b100 %
1"
#360
0"
#370
b101 !
b101 %
1"
#380
0"
#390
b110 !
b110 %
1"
#400
0"
#410
b111 !
b111 %
1"
#420
0"
#430
b0 !
b0 %
1"
#440
0"
#450
b1 !
b1 %
1"
#460
0"
#470
b10 !
b10 %
1"
#480
0"
#490
b11 !
b11 %
1"
#500
0"
#510
b100 !
b100 %
1"
#520
0"
#530
b101 !
b101 %
1"
#540
0"
#550
b110 !
b110 %
1"
#560
0"
#570
b111 !
b111 %
1"
#580
0"
#590
b0 !
b0 %
1"
#600
0"
#610
b1 !
b1 %
1"
#620
0"
#630
b10 !
b10 %
1"
#640
0"
#650
b11 !
b11 %
1"
#660
0"
#670
b100 !
b100 %
1"
#680
0"
#690
b101 !
b101 %
1"
#700
0"
#710
b110 !
b110 %
1"
#720
0"
#730
b111 !
b111 %
1"
#740
0"
#750
b0 !
b0 %
1"
#760
0"
#770
b1 !
b1 %
1"
#780
0"
#790
b10 !
b10 %
1"
#800
0"
#810
b11 !
b11 %
1"
#820
0"
#827
