{"vcs1":{"timestamp_begin":1700276110.082660719, "rt":8.87, "ut":7.91, "st":0.61}}
{"vcselab":{"timestamp_begin":1700276119.059734462, "rt":1.16, "ut":0.40, "st":0.19}}
{"link":{"timestamp_begin":1700276120.312610977, "rt":0.47, "ut":0.17, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700276109.214950546}
{"VCS_COMP_START_TIME": 1700276109.214950546}
{"VCS_COMP_END_TIME": 1700276129.139645675}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240012}}
