Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: OUTPUT_BUFFER_CTRL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OUTPUT_BUFFER_CTRL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OUTPUT_BUFFER_CTRL"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : OUTPUT_BUFFER_CTRL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\OUTPUT_BUFFER_CTRL.v" into library work
Parsing module <OUTPUT_BUFFER_CTRL>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OUTPUT_BUFFER_CTRL>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OUTPUT_BUFFER_CTRL>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\OUTPUT_BUFFER_CTRL.v".
        IDLE = 0
        RESET_BUFFER = 1
        LATCH_DATA = 2
        RETRIEVE_DATA = 3
        MAX_DELAY = 40
        SERIAL_LIMIT = 128
    Found 6-bit register for signal <propagation_delay_counter>.
    Found 2-bit register for signal <PS>.
    Found 128-bit register for signal <SRAM_DATA>.
    Found 8-bit register for signal <serial_counter>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <propagation_delay_counter[5]_GND_1_o_add_1_OUT> created at line 72.
    Found 8-bit adder for signal <serial_counter[7]_GND_1_o_add_4_OUT> created at line 78.
    Found 6-bit comparator lessequal for signal <propagation_delay_counter[5]_GND_1_o_LessThan_24_o> created at line 163
    Found 8-bit comparator lessequal for signal <n0031> created at line 225
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 142 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 135 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <OUTPUT_BUFFER_CTRL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 3
 128-bit register                                      : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 6-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 135
 1-bit 2-to-1 multiplexer                              : 134
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <OUTPUT_BUFFER_CTRL>.
The following registers are absorbed into counter <serial_counter>: 1 register on signal <serial_counter>.
The following registers are absorbed into counter <propagation_delay_counter>: 1 register on signal <propagation_delay_counter>.
Unit <OUTPUT_BUFFER_CTRL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 128
 Flip-Flops                                            : 128
# Comparators                                          : 2
 6-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 134
 1-bit 2-to-1 multiplexer                              : 134
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <PS[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------

Optimizing unit <OUTPUT_BUFFER_CTRL> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OUTPUT_BUFFER_CTRL, actual ratio is 2.
FlipFlop SRAM_DATA_127 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_126 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_125 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_124 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_123 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_122 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_121 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_120 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_119 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_118 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_117 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_116 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_115 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_114 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_113 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_112 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_111 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_110 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_109 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_108 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_107 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_106 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_105 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_104 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_103 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_102 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_101 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_100 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_99 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_98 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_97 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_96 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_95 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_94 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_93 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_92 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_91 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_90 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_89 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_88 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_87 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_86 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_85 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_84 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_83 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_82 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_81 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_80 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_79 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_78 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_77 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_76 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_75 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_74 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_73 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_72 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_71 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_70 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_69 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_68 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_67 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_66 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_65 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_64 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_63 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_62 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_61 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_60 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_59 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_58 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_57 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_56 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_55 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_54 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_53 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_52 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_51 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_50 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_49 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_48 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_47 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_46 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_45 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_44 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_43 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_42 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_41 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_40 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_39 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_38 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_37 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_36 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_35 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_34 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_33 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_32 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_DATA_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 272
 Flip-Flops                                            : 272

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OUTPUT_BUFFER_CTRL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 188
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 10
#      LUT5                        : 19
#      LUT6                        : 134
#      MUXCY                       : 7
#      XORCY                       : 8
# FlipFlops/Latches                : 272
#      FDR                         : 2
#      FDRE                        : 270
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 137
#      IBUF                        : 4
#      OBUF                        : 133

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             144  out of  18224     0%  
 Number of Slice LUTs:                  172  out of   9112     1%  
    Number used as Logic:               172  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    172
   Number with an unused Flip Flop:      28  out of    172    16%  
   Number with an unused LUT:             0  out of    172     0%  
   Number of fully used LUT-FF pairs:   144  out of    172    83%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         138
 Number of bonded IOBs:                 138  out of    232    59%  
    IOB Flip Flops/Latches:             128

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 272   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.358ns (Maximum Frequency: 186.622MHz)
   Minimum input arrival time before clock: 4.914ns
   Maximum output required time after clock: 5.236ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.358ns (frequency: 186.622MHz)
  Total number of paths / destination ports: 4947 / 548
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 10)
  Source:            propagation_delay_counter_4 (FF)
  Destination:       serial_counter_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: propagation_delay_counter_4 to serial_counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   1.089  propagation_delay_counter_4 (propagation_delay_counter_4)
     LUT6:I1->O           13   0.203   0.933  GND_1_o_GND_1_o_equal_29_o<5>1 (GND_1_o_GND_1_o_equal_29_o)
     LUT3:I2->O          257   0.205   2.066  Mmux_enable_serial_counter11 (enable_serial_counter)
     MUXCY:CI->O           1   0.019   0.000  Mcount_serial_counter_cy<0> (Mcount_serial_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_serial_counter_cy<1> (Mcount_serial_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_serial_counter_cy<2> (Mcount_serial_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_serial_counter_cy<3> (Mcount_serial_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_serial_counter_cy<4> (Mcount_serial_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_serial_counter_cy<5> (Mcount_serial_counter_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_serial_counter_cy<6> (Mcount_serial_counter_cy<6>)
     XORCY:CI->O           1   0.180   0.000  Mcount_serial_counter_xor<7> (Mcount_serial_counter7)
     FDRE:D                    0.102          serial_counter_7
    ----------------------------------------
    Total                      5.358ns (1.270ns logic, 4.088ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 531 / 530
-------------------------------------------------------------------------
Offset:              4.914ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       propagation_delay_counter_1 (FF)
  Destination Clock: CLK rising

  Data Path: RST to propagation_delay_counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           267   1.222   2.315  RST_IBUF (RST_IBUF)
     LUT4:I0->O            6   0.203   0.744  Mcount_propagation_delay_counter_val1 (Mcount_propagation_delay_counter_val)
     FDRE:R                    0.430          propagation_delay_counter_0
    ----------------------------------------
    Total                      4.914ns (1.855ns logic, 3.059ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 150 / 133
-------------------------------------------------------------------------
Offset:              5.236ns (Levels of Logic = 2)
  Source:            PS_FSM_FFd2 (FF)
  Destination:       SHCP (PAD)
  Source Clock:      CLK rising

  Data Path: PS_FSM_FFd2 to SHCP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.447   1.436  PS_FSM_FFd2 (PS_FSM_FFd2)
     LUT6:I0->O            1   0.203   0.579  Mmux_SHCP11 (SHCP_OBUF)
     OBUF:I->O                 2.571          SHCP_OBUF (SHCP)
    ----------------------------------------
    Total                      5.236ns (3.221ns logic, 2.015ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.54 secs
 
--> 

Total memory usage is 260140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

