
diplom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1cc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000065c  0800e2e0  0800e2e0  0001e2e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e93c  0800e93c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e93c  0800e93c  0001e93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e944  0800e944  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e944  0800e944  0001e944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e948  0800e948  0001e948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e94c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000454  200001e4  0800eb30  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  0800eb30  00020638  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a5da  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034a6  00000000  00000000  0003a7e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  0003dc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c8  00000000  00000000  0003efa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba14  00000000  00000000  00040170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001808b  00000000  00000000  0005bb84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000957b0  00000000  00000000  00073c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001093bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006468  00000000  00000000  00109414  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e2c4 	.word	0x0800e2c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800e2c4 	.word	0x0800e2c4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_ldivmod>:
 8001024:	b97b      	cbnz	r3, 8001046 <__aeabi_ldivmod+0x22>
 8001026:	b972      	cbnz	r2, 8001046 <__aeabi_ldivmod+0x22>
 8001028:	2900      	cmp	r1, #0
 800102a:	bfbe      	ittt	lt
 800102c:	2000      	movlt	r0, #0
 800102e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8001032:	e006      	blt.n	8001042 <__aeabi_ldivmod+0x1e>
 8001034:	bf08      	it	eq
 8001036:	2800      	cmpeq	r0, #0
 8001038:	bf1c      	itt	ne
 800103a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800103e:	f04f 30ff 	movne.w	r0, #4294967295
 8001042:	f000 b9d9 	b.w	80013f8 <__aeabi_idiv0>
 8001046:	f1ad 0c08 	sub.w	ip, sp, #8
 800104a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800104e:	2900      	cmp	r1, #0
 8001050:	db09      	blt.n	8001066 <__aeabi_ldivmod+0x42>
 8001052:	2b00      	cmp	r3, #0
 8001054:	db1a      	blt.n	800108c <__aeabi_ldivmod+0x68>
 8001056:	f000 f86d 	bl	8001134 <__udivmoddi4>
 800105a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800105e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001062:	b004      	add	sp, #16
 8001064:	4770      	bx	lr
 8001066:	4240      	negs	r0, r0
 8001068:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800106c:	2b00      	cmp	r3, #0
 800106e:	db1b      	blt.n	80010a8 <__aeabi_ldivmod+0x84>
 8001070:	f000 f860 	bl	8001134 <__udivmoddi4>
 8001074:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001078:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800107c:	b004      	add	sp, #16
 800107e:	4240      	negs	r0, r0
 8001080:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001084:	4252      	negs	r2, r2
 8001086:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800108a:	4770      	bx	lr
 800108c:	4252      	negs	r2, r2
 800108e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001092:	f000 f84f 	bl	8001134 <__udivmoddi4>
 8001096:	f8dd e004 	ldr.w	lr, [sp, #4]
 800109a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800109e:	b004      	add	sp, #16
 80010a0:	4240      	negs	r0, r0
 80010a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010a6:	4770      	bx	lr
 80010a8:	4252      	negs	r2, r2
 80010aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010ae:	f000 f841 	bl	8001134 <__udivmoddi4>
 80010b2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010ba:	b004      	add	sp, #16
 80010bc:	4252      	negs	r2, r2
 80010be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010c2:	4770      	bx	lr

080010c4 <__aeabi_d2lz>:
 80010c4:	b538      	push	{r3, r4, r5, lr}
 80010c6:	460c      	mov	r4, r1
 80010c8:	4605      	mov	r5, r0
 80010ca:	4621      	mov	r1, r4
 80010cc:	4628      	mov	r0, r5
 80010ce:	2200      	movs	r2, #0
 80010d0:	2300      	movs	r3, #0
 80010d2:	f7ff fc73 	bl	80009bc <__aeabi_dcmplt>
 80010d6:	b928      	cbnz	r0, 80010e4 <__aeabi_d2lz+0x20>
 80010d8:	4628      	mov	r0, r5
 80010da:	4621      	mov	r1, r4
 80010dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010e0:	f000 b80a 	b.w	80010f8 <__aeabi_d2ulz>
 80010e4:	4628      	mov	r0, r5
 80010e6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80010ea:	f000 f805 	bl	80010f8 <__aeabi_d2ulz>
 80010ee:	4240      	negs	r0, r0
 80010f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010f4:	bd38      	pop	{r3, r4, r5, pc}
 80010f6:	bf00      	nop

080010f8 <__aeabi_d2ulz>:
 80010f8:	b5d0      	push	{r4, r6, r7, lr}
 80010fa:	2200      	movs	r2, #0
 80010fc:	4b0b      	ldr	r3, [pc, #44]	; (800112c <__aeabi_d2ulz+0x34>)
 80010fe:	4606      	mov	r6, r0
 8001100:	460f      	mov	r7, r1
 8001102:	f7ff f9e9 	bl	80004d8 <__aeabi_dmul>
 8001106:	f7ff fcbf 	bl	8000a88 <__aeabi_d2uiz>
 800110a:	4604      	mov	r4, r0
 800110c:	f7ff f96a 	bl	80003e4 <__aeabi_ui2d>
 8001110:	2200      	movs	r2, #0
 8001112:	4b07      	ldr	r3, [pc, #28]	; (8001130 <__aeabi_d2ulz+0x38>)
 8001114:	f7ff f9e0 	bl	80004d8 <__aeabi_dmul>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4630      	mov	r0, r6
 800111e:	4639      	mov	r1, r7
 8001120:	f7ff f822 	bl	8000168 <__aeabi_dsub>
 8001124:	f7ff fcb0 	bl	8000a88 <__aeabi_d2uiz>
 8001128:	4621      	mov	r1, r4
 800112a:	bdd0      	pop	{r4, r6, r7, pc}
 800112c:	3df00000 	.word	0x3df00000
 8001130:	41f00000 	.word	0x41f00000

08001134 <__udivmoddi4>:
 8001134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001138:	9e08      	ldr	r6, [sp, #32]
 800113a:	460d      	mov	r5, r1
 800113c:	4604      	mov	r4, r0
 800113e:	468e      	mov	lr, r1
 8001140:	2b00      	cmp	r3, #0
 8001142:	f040 8083 	bne.w	800124c <__udivmoddi4+0x118>
 8001146:	428a      	cmp	r2, r1
 8001148:	4617      	mov	r7, r2
 800114a:	d947      	bls.n	80011dc <__udivmoddi4+0xa8>
 800114c:	fab2 f382 	clz	r3, r2
 8001150:	b14b      	cbz	r3, 8001166 <__udivmoddi4+0x32>
 8001152:	f1c3 0120 	rsb	r1, r3, #32
 8001156:	fa05 fe03 	lsl.w	lr, r5, r3
 800115a:	fa20 f101 	lsr.w	r1, r0, r1
 800115e:	409f      	lsls	r7, r3
 8001160:	ea41 0e0e 	orr.w	lr, r1, lr
 8001164:	409c      	lsls	r4, r3
 8001166:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800116a:	fbbe fcf8 	udiv	ip, lr, r8
 800116e:	fa1f f987 	uxth.w	r9, r7
 8001172:	fb08 e21c 	mls	r2, r8, ip, lr
 8001176:	fb0c f009 	mul.w	r0, ip, r9
 800117a:	0c21      	lsrs	r1, r4, #16
 800117c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001180:	4290      	cmp	r0, r2
 8001182:	d90a      	bls.n	800119a <__udivmoddi4+0x66>
 8001184:	18ba      	adds	r2, r7, r2
 8001186:	f10c 31ff 	add.w	r1, ip, #4294967295
 800118a:	f080 8118 	bcs.w	80013be <__udivmoddi4+0x28a>
 800118e:	4290      	cmp	r0, r2
 8001190:	f240 8115 	bls.w	80013be <__udivmoddi4+0x28a>
 8001194:	f1ac 0c02 	sub.w	ip, ip, #2
 8001198:	443a      	add	r2, r7
 800119a:	1a12      	subs	r2, r2, r0
 800119c:	fbb2 f0f8 	udiv	r0, r2, r8
 80011a0:	fb08 2210 	mls	r2, r8, r0, r2
 80011a4:	fb00 f109 	mul.w	r1, r0, r9
 80011a8:	b2a4      	uxth	r4, r4
 80011aa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80011ae:	42a1      	cmp	r1, r4
 80011b0:	d909      	bls.n	80011c6 <__udivmoddi4+0x92>
 80011b2:	193c      	adds	r4, r7, r4
 80011b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80011b8:	f080 8103 	bcs.w	80013c2 <__udivmoddi4+0x28e>
 80011bc:	42a1      	cmp	r1, r4
 80011be:	f240 8100 	bls.w	80013c2 <__udivmoddi4+0x28e>
 80011c2:	3802      	subs	r0, #2
 80011c4:	443c      	add	r4, r7
 80011c6:	1a64      	subs	r4, r4, r1
 80011c8:	2100      	movs	r1, #0
 80011ca:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80011ce:	b11e      	cbz	r6, 80011d8 <__udivmoddi4+0xa4>
 80011d0:	2200      	movs	r2, #0
 80011d2:	40dc      	lsrs	r4, r3
 80011d4:	e9c6 4200 	strd	r4, r2, [r6]
 80011d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011dc:	b902      	cbnz	r2, 80011e0 <__udivmoddi4+0xac>
 80011de:	deff      	udf	#255	; 0xff
 80011e0:	fab2 f382 	clz	r3, r2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d14f      	bne.n	8001288 <__udivmoddi4+0x154>
 80011e8:	1a8d      	subs	r5, r1, r2
 80011ea:	2101      	movs	r1, #1
 80011ec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80011f0:	fa1f f882 	uxth.w	r8, r2
 80011f4:	fbb5 fcfe 	udiv	ip, r5, lr
 80011f8:	fb0e 551c 	mls	r5, lr, ip, r5
 80011fc:	fb08 f00c 	mul.w	r0, r8, ip
 8001200:	0c22      	lsrs	r2, r4, #16
 8001202:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8001206:	42a8      	cmp	r0, r5
 8001208:	d907      	bls.n	800121a <__udivmoddi4+0xe6>
 800120a:	197d      	adds	r5, r7, r5
 800120c:	f10c 32ff 	add.w	r2, ip, #4294967295
 8001210:	d202      	bcs.n	8001218 <__udivmoddi4+0xe4>
 8001212:	42a8      	cmp	r0, r5
 8001214:	f200 80e9 	bhi.w	80013ea <__udivmoddi4+0x2b6>
 8001218:	4694      	mov	ip, r2
 800121a:	1a2d      	subs	r5, r5, r0
 800121c:	fbb5 f0fe 	udiv	r0, r5, lr
 8001220:	fb0e 5510 	mls	r5, lr, r0, r5
 8001224:	fb08 f800 	mul.w	r8, r8, r0
 8001228:	b2a4      	uxth	r4, r4
 800122a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800122e:	45a0      	cmp	r8, r4
 8001230:	d907      	bls.n	8001242 <__udivmoddi4+0x10e>
 8001232:	193c      	adds	r4, r7, r4
 8001234:	f100 32ff 	add.w	r2, r0, #4294967295
 8001238:	d202      	bcs.n	8001240 <__udivmoddi4+0x10c>
 800123a:	45a0      	cmp	r8, r4
 800123c:	f200 80d9 	bhi.w	80013f2 <__udivmoddi4+0x2be>
 8001240:	4610      	mov	r0, r2
 8001242:	eba4 0408 	sub.w	r4, r4, r8
 8001246:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800124a:	e7c0      	b.n	80011ce <__udivmoddi4+0x9a>
 800124c:	428b      	cmp	r3, r1
 800124e:	d908      	bls.n	8001262 <__udivmoddi4+0x12e>
 8001250:	2e00      	cmp	r6, #0
 8001252:	f000 80b1 	beq.w	80013b8 <__udivmoddi4+0x284>
 8001256:	2100      	movs	r1, #0
 8001258:	e9c6 0500 	strd	r0, r5, [r6]
 800125c:	4608      	mov	r0, r1
 800125e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001262:	fab3 f183 	clz	r1, r3
 8001266:	2900      	cmp	r1, #0
 8001268:	d14b      	bne.n	8001302 <__udivmoddi4+0x1ce>
 800126a:	42ab      	cmp	r3, r5
 800126c:	d302      	bcc.n	8001274 <__udivmoddi4+0x140>
 800126e:	4282      	cmp	r2, r0
 8001270:	f200 80b9 	bhi.w	80013e6 <__udivmoddi4+0x2b2>
 8001274:	1a84      	subs	r4, r0, r2
 8001276:	eb65 0303 	sbc.w	r3, r5, r3
 800127a:	2001      	movs	r0, #1
 800127c:	469e      	mov	lr, r3
 800127e:	2e00      	cmp	r6, #0
 8001280:	d0aa      	beq.n	80011d8 <__udivmoddi4+0xa4>
 8001282:	e9c6 4e00 	strd	r4, lr, [r6]
 8001286:	e7a7      	b.n	80011d8 <__udivmoddi4+0xa4>
 8001288:	409f      	lsls	r7, r3
 800128a:	f1c3 0220 	rsb	r2, r3, #32
 800128e:	40d1      	lsrs	r1, r2
 8001290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001294:	fbb1 f0fe 	udiv	r0, r1, lr
 8001298:	fa1f f887 	uxth.w	r8, r7
 800129c:	fb0e 1110 	mls	r1, lr, r0, r1
 80012a0:	fa24 f202 	lsr.w	r2, r4, r2
 80012a4:	409d      	lsls	r5, r3
 80012a6:	fb00 fc08 	mul.w	ip, r0, r8
 80012aa:	432a      	orrs	r2, r5
 80012ac:	0c15      	lsrs	r5, r2, #16
 80012ae:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80012b2:	45ac      	cmp	ip, r5
 80012b4:	fa04 f403 	lsl.w	r4, r4, r3
 80012b8:	d909      	bls.n	80012ce <__udivmoddi4+0x19a>
 80012ba:	197d      	adds	r5, r7, r5
 80012bc:	f100 31ff 	add.w	r1, r0, #4294967295
 80012c0:	f080 808f 	bcs.w	80013e2 <__udivmoddi4+0x2ae>
 80012c4:	45ac      	cmp	ip, r5
 80012c6:	f240 808c 	bls.w	80013e2 <__udivmoddi4+0x2ae>
 80012ca:	3802      	subs	r0, #2
 80012cc:	443d      	add	r5, r7
 80012ce:	eba5 050c 	sub.w	r5, r5, ip
 80012d2:	fbb5 f1fe 	udiv	r1, r5, lr
 80012d6:	fb0e 5c11 	mls	ip, lr, r1, r5
 80012da:	fb01 f908 	mul.w	r9, r1, r8
 80012de:	b295      	uxth	r5, r2
 80012e0:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80012e4:	45a9      	cmp	r9, r5
 80012e6:	d907      	bls.n	80012f8 <__udivmoddi4+0x1c4>
 80012e8:	197d      	adds	r5, r7, r5
 80012ea:	f101 32ff 	add.w	r2, r1, #4294967295
 80012ee:	d274      	bcs.n	80013da <__udivmoddi4+0x2a6>
 80012f0:	45a9      	cmp	r9, r5
 80012f2:	d972      	bls.n	80013da <__udivmoddi4+0x2a6>
 80012f4:	3902      	subs	r1, #2
 80012f6:	443d      	add	r5, r7
 80012f8:	eba5 0509 	sub.w	r5, r5, r9
 80012fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001300:	e778      	b.n	80011f4 <__udivmoddi4+0xc0>
 8001302:	f1c1 0720 	rsb	r7, r1, #32
 8001306:	408b      	lsls	r3, r1
 8001308:	fa22 fc07 	lsr.w	ip, r2, r7
 800130c:	ea4c 0c03 	orr.w	ip, ip, r3
 8001310:	fa25 f407 	lsr.w	r4, r5, r7
 8001314:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001318:	fbb4 f9fe 	udiv	r9, r4, lr
 800131c:	fa1f f88c 	uxth.w	r8, ip
 8001320:	fb0e 4419 	mls	r4, lr, r9, r4
 8001324:	fa20 f307 	lsr.w	r3, r0, r7
 8001328:	fb09 fa08 	mul.w	sl, r9, r8
 800132c:	408d      	lsls	r5, r1
 800132e:	431d      	orrs	r5, r3
 8001330:	0c2b      	lsrs	r3, r5, #16
 8001332:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001336:	45a2      	cmp	sl, r4
 8001338:	fa02 f201 	lsl.w	r2, r2, r1
 800133c:	fa00 f301 	lsl.w	r3, r0, r1
 8001340:	d909      	bls.n	8001356 <__udivmoddi4+0x222>
 8001342:	eb1c 0404 	adds.w	r4, ip, r4
 8001346:	f109 30ff 	add.w	r0, r9, #4294967295
 800134a:	d248      	bcs.n	80013de <__udivmoddi4+0x2aa>
 800134c:	45a2      	cmp	sl, r4
 800134e:	d946      	bls.n	80013de <__udivmoddi4+0x2aa>
 8001350:	f1a9 0902 	sub.w	r9, r9, #2
 8001354:	4464      	add	r4, ip
 8001356:	eba4 040a 	sub.w	r4, r4, sl
 800135a:	fbb4 f0fe 	udiv	r0, r4, lr
 800135e:	fb0e 4410 	mls	r4, lr, r0, r4
 8001362:	fb00 fa08 	mul.w	sl, r0, r8
 8001366:	b2ad      	uxth	r5, r5
 8001368:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800136c:	45a2      	cmp	sl, r4
 800136e:	d908      	bls.n	8001382 <__udivmoddi4+0x24e>
 8001370:	eb1c 0404 	adds.w	r4, ip, r4
 8001374:	f100 35ff 	add.w	r5, r0, #4294967295
 8001378:	d22d      	bcs.n	80013d6 <__udivmoddi4+0x2a2>
 800137a:	45a2      	cmp	sl, r4
 800137c:	d92b      	bls.n	80013d6 <__udivmoddi4+0x2a2>
 800137e:	3802      	subs	r0, #2
 8001380:	4464      	add	r4, ip
 8001382:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001386:	fba0 8902 	umull	r8, r9, r0, r2
 800138a:	eba4 040a 	sub.w	r4, r4, sl
 800138e:	454c      	cmp	r4, r9
 8001390:	46c6      	mov	lr, r8
 8001392:	464d      	mov	r5, r9
 8001394:	d319      	bcc.n	80013ca <__udivmoddi4+0x296>
 8001396:	d016      	beq.n	80013c6 <__udivmoddi4+0x292>
 8001398:	b15e      	cbz	r6, 80013b2 <__udivmoddi4+0x27e>
 800139a:	ebb3 020e 	subs.w	r2, r3, lr
 800139e:	eb64 0405 	sbc.w	r4, r4, r5
 80013a2:	fa04 f707 	lsl.w	r7, r4, r7
 80013a6:	fa22 f301 	lsr.w	r3, r2, r1
 80013aa:	431f      	orrs	r7, r3
 80013ac:	40cc      	lsrs	r4, r1
 80013ae:	e9c6 7400 	strd	r7, r4, [r6]
 80013b2:	2100      	movs	r1, #0
 80013b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013b8:	4631      	mov	r1, r6
 80013ba:	4630      	mov	r0, r6
 80013bc:	e70c      	b.n	80011d8 <__udivmoddi4+0xa4>
 80013be:	468c      	mov	ip, r1
 80013c0:	e6eb      	b.n	800119a <__udivmoddi4+0x66>
 80013c2:	4610      	mov	r0, r2
 80013c4:	e6ff      	b.n	80011c6 <__udivmoddi4+0x92>
 80013c6:	4543      	cmp	r3, r8
 80013c8:	d2e6      	bcs.n	8001398 <__udivmoddi4+0x264>
 80013ca:	ebb8 0e02 	subs.w	lr, r8, r2
 80013ce:	eb69 050c 	sbc.w	r5, r9, ip
 80013d2:	3801      	subs	r0, #1
 80013d4:	e7e0      	b.n	8001398 <__udivmoddi4+0x264>
 80013d6:	4628      	mov	r0, r5
 80013d8:	e7d3      	b.n	8001382 <__udivmoddi4+0x24e>
 80013da:	4611      	mov	r1, r2
 80013dc:	e78c      	b.n	80012f8 <__udivmoddi4+0x1c4>
 80013de:	4681      	mov	r9, r0
 80013e0:	e7b9      	b.n	8001356 <__udivmoddi4+0x222>
 80013e2:	4608      	mov	r0, r1
 80013e4:	e773      	b.n	80012ce <__udivmoddi4+0x19a>
 80013e6:	4608      	mov	r0, r1
 80013e8:	e749      	b.n	800127e <__udivmoddi4+0x14a>
 80013ea:	f1ac 0c02 	sub.w	ip, ip, #2
 80013ee:	443d      	add	r5, r7
 80013f0:	e713      	b.n	800121a <__udivmoddi4+0xe6>
 80013f2:	3802      	subs	r0, #2
 80013f4:	443c      	add	r4, r7
 80013f6:	e724      	b.n	8001242 <__udivmoddi4+0x10e>

080013f8 <__aeabi_idiv0>:
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop

080013fc <ADC1_Module_Init>:
 */

#include "ADC_Modules.h"

void ADC1_Module_Init()
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
	ADC1_Module.NChannels = ADC1_N_CHANNELS;
 8001400:	4b04      	ldr	r3, [pc, #16]	; (8001414 <ADC1_Module_Init+0x18>)
 8001402:	2201      	movs	r2, #1
 8001404:	70da      	strb	r2, [r3, #3]
	ADC1_Module.Level = 0;
 8001406:	4b03      	ldr	r3, [pc, #12]	; (8001414 <ADC1_Module_Init+0x18>)
 8001408:	2200      	movs	r2, #0
 800140a:	709a      	strb	r2, [r3, #2]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	2000020c 	.word	0x2000020c

08001418 <AHT10_Init>:
//------------------------------------------------------------
uint8_t AHT10_TmpHum_Cmd[3] = {0xAC, 0x33, 0x00};
//------------------------------------------------------------

void AHT10_Init()
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	AHT10_DataStruct.ADC_Raw = 0;
 800141c:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <AHT10_Init+0x30>)
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
	AHT10_DataStruct.Humidity = 0.00;
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <AHT10_Init+0x30>)
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
	AHT10_DataStruct.Temperature = 0.00;
 800142a:	4b07      	ldr	r3, [pc, #28]	; (8001448 <AHT10_Init+0x30>)
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	605a      	str	r2, [r3, #4]
	AHT10_DataStruct.TriggerTimeCounter = 0;
 8001432:	4b05      	ldr	r3, [pc, #20]	; (8001448 <AHT10_Init+0x30>)
 8001434:	2200      	movs	r2, #0
 8001436:	749a      	strb	r2, [r3, #18]
	AHT10_DataStruct.ReadDataTimerCounter = 0;
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <AHT10_Init+0x30>)
 800143a:	2200      	movs	r2, #0
 800143c:	74da      	strb	r2, [r3, #19]
	AHT10_TriggerMeasurements();
 800143e:	f000 f81d 	bl	800147c <AHT10_TriggerMeasurements>
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200002a8 	.word	0x200002a8

0800144c <_AHT10_Error>:

void _AHT10_Error()
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	sprintf(Router.MainBuff, "AHT10 error resetting...\n");
 8001450:	4907      	ldr	r1, [pc, #28]	; (8001470 <_AHT10_Error+0x24>)
 8001452:	4808      	ldr	r0, [pc, #32]	; (8001474 <_AHT10_Error+0x28>)
 8001454:	f009 f9a4 	bl	800a7a0 <siprintf>
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)Router.MainBuff, strlen(Router.MainBuff));
 8001458:	4806      	ldr	r0, [pc, #24]	; (8001474 <_AHT10_Error+0x28>)
 800145a:	f7fe fe79 	bl	8000150 <strlen>
 800145e:	4603      	mov	r3, r0
 8001460:	b29b      	uxth	r3, r3
 8001462:	461a      	mov	r2, r3
 8001464:	4903      	ldr	r1, [pc, #12]	; (8001474 <_AHT10_Error+0x28>)
 8001466:	4804      	ldr	r0, [pc, #16]	; (8001478 <_AHT10_Error+0x2c>)
 8001468:	f007 fa7f 	bl	800896a <HAL_UART_Transmit_IT>
}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	0800e2e0 	.word	0x0800e2e0
 8001474:	20000242 	.word	0x20000242
 8001478:	200005dc 	.word	0x200005dc

0800147c <AHT10_TriggerMeasurements>:
	status = HAL_I2C_Master_Transmit_IT(&hi2c1, AHT10_ADDRESS, (uint8_t *) AHT10_RESET_VALUE, 1);
	if(status != HAL_OK) _AHT10_Error();
}

void AHT10_TriggerMeasurements()
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_OK;
 8001482:	2300      	movs	r3, #0
 8001484:	71fb      	strb	r3, [r7, #7]
	status = HAL_I2C_Master_Transmit_IT(&hi2c1, AHT10_ADDRESS, (uint8_t *) AHT10_TmpHum_Cmd, 3);
 8001486:	2303      	movs	r3, #3
 8001488:	4a07      	ldr	r2, [pc, #28]	; (80014a8 <AHT10_TriggerMeasurements+0x2c>)
 800148a:	2170      	movs	r1, #112	; 0x70
 800148c:	4807      	ldr	r0, [pc, #28]	; (80014ac <AHT10_TriggerMeasurements+0x30>)
 800148e:	f003 fc87 	bl	8004da0 <HAL_I2C_Master_Transmit_IT>
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]

	if(status != HAL_OK) _AHT10_Error();
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <AHT10_TriggerMeasurements+0x24>
 800149c:	f7ff ffd6 	bl	800144c <_AHT10_Error>
}
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000000 	.word	0x20000000
 80014ac:	2000031c 	.word	0x2000031c

080014b0 <_AHT10_ReadRaw>:

void _AHT10_ReadRaw()
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_OK;
 80014b6:	2300      	movs	r3, #0
 80014b8:	71fb      	strb	r3, [r7, #7]
	status = HAL_I2C_Master_Receive_IT(&hi2c1, AHT10_ADDRESS, (uint8_t *) AHT10_DataStruct.RX_Data, 6);
 80014ba:	2306      	movs	r3, #6
 80014bc:	4a07      	ldr	r2, [pc, #28]	; (80014dc <_AHT10_ReadRaw+0x2c>)
 80014be:	2170      	movs	r1, #112	; 0x70
 80014c0:	4807      	ldr	r0, [pc, #28]	; (80014e0 <_AHT10_ReadRaw+0x30>)
 80014c2:	f003 fd0d 	bl	8004ee0 <HAL_I2C_Master_Receive_IT>
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]

	if(status != HAL_OK) _AHT10_Error();
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <_AHT10_ReadRaw+0x24>
 80014d0:	f7ff ffbc 	bl	800144c <_AHT10_Error>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	200002b4 	.word	0x200002b4
 80014e0:	2000031c 	.word	0x2000031c

080014e4 <_AHT10_RawToHoomanVals>:

void _AHT10_RawToHoomanVals()
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	AHT10_DataStruct.ADC_Raw = (((uint32_t)AHT10_DataStruct.RX_Data[3] & 15) << 16) |
 80014e8:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 80014ea:	7bdb      	ldrb	r3, [r3, #15]
 80014ec:	041b      	lsls	r3, r3, #16
 80014ee:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
			((uint32_t)AHT10_DataStruct.RX_Data[4] << 8) | AHT10_DataStruct.RX_Data[5];
 80014f2:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 80014f4:	7c1b      	ldrb	r3, [r3, #16]
 80014f6:	021b      	lsls	r3, r3, #8
	AHT10_DataStruct.ADC_Raw = (((uint32_t)AHT10_DataStruct.RX_Data[3] & 15) << 16) |
 80014f8:	4313      	orrs	r3, r2
			((uint32_t)AHT10_DataStruct.RX_Data[4] << 8) | AHT10_DataStruct.RX_Data[5];
 80014fa:	4a29      	ldr	r2, [pc, #164]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 80014fc:	7c52      	ldrb	r2, [r2, #17]
 80014fe:	4313      	orrs	r3, r2
	AHT10_DataStruct.ADC_Raw = (((uint32_t)AHT10_DataStruct.RX_Data[3] & 15) << 16) |
 8001500:	4a27      	ldr	r2, [pc, #156]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 8001502:	6013      	str	r3, [r2, #0]
	AHT10_DataStruct.Temperature = (float)(AHT10_DataStruct.ADC_Raw * 200.00 / 1048576.00) - 50.00;
 8001504:	4b26      	ldr	r3, [pc, #152]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4618      	mov	r0, r3
 800150a:	f7fe ff6b 	bl	80003e4 <__aeabi_ui2d>
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	4b24      	ldr	r3, [pc, #144]	; (80015a4 <_AHT10_RawToHoomanVals+0xc0>)
 8001514:	f7fe ffe0 	bl	80004d8 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	4b20      	ldr	r3, [pc, #128]	; (80015a8 <_AHT10_RawToHoomanVals+0xc4>)
 8001526:	f7ff f901 	bl	800072c <__aeabi_ddiv>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4610      	mov	r0, r2
 8001530:	4619      	mov	r1, r3
 8001532:	f7ff fac9 	bl	8000ac8 <__aeabi_d2f>
 8001536:	4603      	mov	r3, r0
 8001538:	491c      	ldr	r1, [pc, #112]	; (80015ac <_AHT10_RawToHoomanVals+0xc8>)
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fb18 	bl	8000b70 <__aeabi_fsub>
 8001540:	4603      	mov	r3, r0
 8001542:	461a      	mov	r2, r3
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 8001546:	605a      	str	r2, [r3, #4]

	AHT10_DataStruct.ADC_Raw = ((uint32_t)AHT10_DataStruct.RX_Data[1] << 12) |
 8001548:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 800154a:	7b5b      	ldrb	r3, [r3, #13]
 800154c:	031a      	lsls	r2, r3, #12
			((uint32_t)AHT10_DataStruct.RX_Data[2] << 4) | (AHT10_DataStruct.RX_Data[3] >> 4);
 800154e:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 8001550:	7b9b      	ldrb	r3, [r3, #14]
 8001552:	011b      	lsls	r3, r3, #4
	AHT10_DataStruct.ADC_Raw = ((uint32_t)AHT10_DataStruct.RX_Data[1] << 12) |
 8001554:	4313      	orrs	r3, r2
			((uint32_t)AHT10_DataStruct.RX_Data[2] << 4) | (AHT10_DataStruct.RX_Data[3] >> 4);
 8001556:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 8001558:	7bd2      	ldrb	r2, [r2, #15]
 800155a:	0912      	lsrs	r2, r2, #4
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	4313      	orrs	r3, r2
	AHT10_DataStruct.ADC_Raw = ((uint32_t)AHT10_DataStruct.RX_Data[1] << 12) |
 8001560:	4a0f      	ldr	r2, [pc, #60]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 8001562:	6013      	str	r3, [r2, #0]
	AHT10_DataStruct.Humidity = (float)(AHT10_DataStruct.ADC_Raw*100.00/1048576.00);
 8001564:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f7fe ff3b 	bl	80003e4 <__aeabi_ui2d>
 800156e:	f04f 0200 	mov.w	r2, #0
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <_AHT10_RawToHoomanVals+0xcc>)
 8001574:	f7fe ffb0 	bl	80004d8 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	f04f 0200 	mov.w	r2, #0
 8001584:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <_AHT10_RawToHoomanVals+0xc4>)
 8001586:	f7ff f8d1 	bl	800072c <__aeabi_ddiv>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	4610      	mov	r0, r2
 8001590:	4619      	mov	r1, r3
 8001592:	f7ff fa99 	bl	8000ac8 <__aeabi_d2f>
 8001596:	4603      	mov	r3, r0
 8001598:	4a01      	ldr	r2, [pc, #4]	; (80015a0 <_AHT10_RawToHoomanVals+0xbc>)
 800159a:	6093      	str	r3, [r2, #8]
}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	200002a8 	.word	0x200002a8
 80015a4:	40690000 	.word	0x40690000
 80015a8:	41300000 	.word	0x41300000
 80015ac:	42480000 	.word	0x42480000
 80015b0:	40590000 	.word	0x40590000

080015b4 <AHT10_Measure>:

void AHT10_Measure()
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	  _AHT10_ReadRaw();
 80015b8:	f7ff ff7a 	bl	80014b0 <_AHT10_ReadRaw>
	  if(~AHT10_DataStruct.RX_Data[0] & 0x80) _AHT10_RawToHoomanVals();
 80015bc:	4b04      	ldr	r3, [pc, #16]	; (80015d0 <AHT10_Measure+0x1c>)
 80015be:	7b1b      	ldrb	r3, [r3, #12]
 80015c0:	b25b      	sxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db01      	blt.n	80015ca <AHT10_Measure+0x16>
 80015c6:	f7ff ff8d 	bl	80014e4 <_AHT10_RawToHoomanVals>
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200002a8 	.word	0x200002a8

080015d4 <AirPump_AnswerRequest>:
#include "main.h"
#include "AirPump.h"
#include "UART_Router.h"

void AirPump_AnswerRequest()
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(AirPump_GPIO_Port, AirPump_Pin) == GPIO_PIN_RESET)
 80015d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015dc:	4809      	ldr	r0, [pc, #36]	; (8001604 <AirPump_AnswerRequest+0x30>)
 80015de:	f003 fa27 	bl	8004a30 <HAL_GPIO_ReadPin>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d105      	bne.n	80015f4 <AirPump_AnswerRequest+0x20>
		sprintf(Router.MainBuff, "AirPump:%s\n", ROUTER_MSG_AirPump_ON);
 80015e8:	4a07      	ldr	r2, [pc, #28]	; (8001608 <AirPump_AnswerRequest+0x34>)
 80015ea:	4908      	ldr	r1, [pc, #32]	; (800160c <AirPump_AnswerRequest+0x38>)
 80015ec:	4808      	ldr	r0, [pc, #32]	; (8001610 <AirPump_AnswerRequest+0x3c>)
 80015ee:	f009 f8d7 	bl	800a7a0 <siprintf>
	else
		sprintf(Router.MainBuff, "AirPump:%s\n", ROUTER_MSG_AirPump_OFF);
	return;
 80015f2:	e005      	b.n	8001600 <AirPump_AnswerRequest+0x2c>
		sprintf(Router.MainBuff, "AirPump:%s\n", ROUTER_MSG_AirPump_OFF);
 80015f4:	4a07      	ldr	r2, [pc, #28]	; (8001614 <AirPump_AnswerRequest+0x40>)
 80015f6:	4905      	ldr	r1, [pc, #20]	; (800160c <AirPump_AnswerRequest+0x38>)
 80015f8:	4805      	ldr	r0, [pc, #20]	; (8001610 <AirPump_AnswerRequest+0x3c>)
 80015fa:	f009 f8d1 	bl	800a7a0 <siprintf>
	return;
 80015fe:	bf00      	nop
}
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40010c00 	.word	0x40010c00
 8001608:	0800e2fc 	.word	0x0800e2fc
 800160c:	0800e300 	.word	0x0800e300
 8001610:	20000242 	.word	0x20000242
 8001614:	0800e30c 	.word	0x0800e30c

08001618 <_BMP280_Error>:
BMP280_CalibrationData _CalibrationData;
int32_t temper_int;
//------------------------------------------------------------

void _BMP280_Error(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
	sprintf(Router.MainBuff, "BMP280 error\n");
 800161c:	4907      	ldr	r1, [pc, #28]	; (800163c <_BMP280_Error+0x24>)
 800161e:	4808      	ldr	r0, [pc, #32]	; (8001640 <_BMP280_Error+0x28>)
 8001620:	f009 f8be 	bl	800a7a0 <siprintf>
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)Router.MainBuff, strlen(Router.MainBuff));
 8001624:	4806      	ldr	r0, [pc, #24]	; (8001640 <_BMP280_Error+0x28>)
 8001626:	f7fe fd93 	bl	8000150 <strlen>
 800162a:	4603      	mov	r3, r0
 800162c:	b29b      	uxth	r3, r3
 800162e:	461a      	mov	r2, r3
 8001630:	4903      	ldr	r1, [pc, #12]	; (8001640 <_BMP280_Error+0x28>)
 8001632:	4804      	ldr	r0, [pc, #16]	; (8001644 <_BMP280_Error+0x2c>)
 8001634:	f007 f999 	bl	800896a <HAL_UART_Transmit_IT>
	return;
 8001638:	bf00      	nop
}
 800163a:	bd80      	pop	{r7, pc}
 800163c:	0800e310 	.word	0x0800e310
 8001640:	20000242 	.word	0x20000242
 8001644:	200005dc 	.word	0x200005dc

08001648 <_BMP280_I2Cx_WriteData>:

//------------------------------------------------------------
uint8_t _BMP280_I2Cx_WriteData(uint16_t addr, uint8_t reg, uint8_t value)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af04      	add	r7, sp, #16
 800164e:	4603      	mov	r3, r0
 8001650:	80fb      	strh	r3, [r7, #6]
 8001652:	460b      	mov	r3, r1
 8001654:	717b      	strb	r3, [r7, #5]
 8001656:	4613      	mov	r3, r2
 8001658:	713b      	strb	r3, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Write(&hi2c2, addr, (uint16_t)reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x1000);
 800165e:	797b      	ldrb	r3, [r7, #5]
 8001660:	b29a      	uxth	r2, r3
 8001662:	88f9      	ldrh	r1, [r7, #6]
 8001664:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001668:	9302      	str	r3, [sp, #8]
 800166a:	2301      	movs	r3, #1
 800166c:	9301      	str	r3, [sp, #4]
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2301      	movs	r3, #1
 8001674:	4807      	ldr	r0, [pc, #28]	; (8001694 <_BMP280_I2Cx_WriteData+0x4c>)
 8001676:	f003 fcdb 	bl	8005030 <HAL_I2C_Mem_Write>
 800167a:	4603      	mov	r3, r0
 800167c:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) _BMP280_Error();
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <_BMP280_I2Cx_WriteData+0x40>
 8001684:	f7ff ffc8 	bl	8001618 <_BMP280_Error>
	return value;
 8001688:	793b      	ldrb	r3, [r7, #4]
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000370 	.word	0x20000370

08001698 <_BMP280_I2Cx_ReadData>:

uint8_t _BMP280_I2Cx_ReadData(uint16_t addr, uint8_t reg)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b088      	sub	sp, #32
 800169c:	af04      	add	r7, sp, #16
 800169e:	4603      	mov	r3, r0
 80016a0:	460a      	mov	r2, r1
 80016a2:	80fb      	strh	r3, [r7, #6]
 80016a4:	4613      	mov	r3, r2
 80016a6:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 80016a8:	2300      	movs	r3, #0
 80016aa:	73fb      	strb	r3, [r7, #15]
	uint8_t value = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Mem_Read(&hi2c2, addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x1000);
 80016b0:	797b      	ldrb	r3, [r7, #5]
 80016b2:	b29a      	uxth	r2, r3
 80016b4:	88f9      	ldrh	r1, [r7, #6]
 80016b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	2301      	movs	r3, #1
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	f107 030e 	add.w	r3, r7, #14
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2301      	movs	r3, #1
 80016c8:	4807      	ldr	r0, [pc, #28]	; (80016e8 <_BMP280_I2Cx_ReadData+0x50>)
 80016ca:	f003 fdab 	bl	8005224 <HAL_I2C_Mem_Read>
 80016ce:	4603      	mov	r3, r0
 80016d0:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) _BMP280_Error();
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <_BMP280_I2Cx_ReadData+0x44>
 80016d8:	f7ff ff9e 	bl	8001618 <_BMP280_Error>
	return value;
 80016dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000370 	.word	0x20000370

080016ec <_BMP280_I2Cx_ReadData16>:

void _BMP280_I2Cx_ReadData16(uint16_t addr, uint8_t reg, uint16_t *value)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af04      	add	r7, sp, #16
 80016f2:	4603      	mov	r3, r0
 80016f4:	603a      	str	r2, [r7, #0]
 80016f6:	80fb      	strh	r3, [r7, #6]
 80016f8:	460b      	mov	r3, r1
 80016fa:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 80016fc:	2300      	movs	r3, #0
 80016fe:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Read(&hi2c2, addr, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)value, 2, 0x1000);
 8001700:	797b      	ldrb	r3, [r7, #5]
 8001702:	b29a      	uxth	r2, r3
 8001704:	88f9      	ldrh	r1, [r7, #6]
 8001706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800170a:	9302      	str	r3, [sp, #8]
 800170c:	2302      	movs	r3, #2
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	2301      	movs	r3, #1
 8001716:	4807      	ldr	r0, [pc, #28]	; (8001734 <_BMP280_I2Cx_ReadData16+0x48>)
 8001718:	f003 fd84 	bl	8005224 <HAL_I2C_Mem_Read>
 800171c:	4603      	mov	r3, r0
 800171e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) _BMP280_Error();
 8001720:	7bfb      	ldrb	r3, [r7, #15]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d002      	beq.n	800172c <_BMP280_I2Cx_ReadData16+0x40>
 8001726:	f7ff ff77 	bl	8001618 <_BMP280_Error>
	return;
 800172a:	bf00      	nop
 800172c:	bf00      	nop
}
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000370 	.word	0x20000370

08001738 <_BMP280_I2Cx_ReadData24>:

void _BMP280_I2Cx_ReadData24(uint16_t addr, uint8_t reg, uint32_t *value)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b088      	sub	sp, #32
 800173c:	af04      	add	r7, sp, #16
 800173e:	4603      	mov	r3, r0
 8001740:	603a      	str	r2, [r7, #0]
 8001742:	80fb      	strh	r3, [r7, #6]
 8001744:	460b      	mov	r3, r1
 8001746:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8001748:	2300      	movs	r3, #0
 800174a:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Read(&hi2c2, addr, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)value, 3, 0x1000);
 800174c:	797b      	ldrb	r3, [r7, #5]
 800174e:	b29a      	uxth	r2, r3
 8001750:	88f9      	ldrh	r1, [r7, #6]
 8001752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001756:	9302      	str	r3, [sp, #8]
 8001758:	2303      	movs	r3, #3
 800175a:	9301      	str	r3, [sp, #4]
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	2301      	movs	r3, #1
 8001762:	4807      	ldr	r0, [pc, #28]	; (8001780 <_BMP280_I2Cx_ReadData24+0x48>)
 8001764:	f003 fd5e 	bl	8005224 <HAL_I2C_Mem_Read>
 8001768:	4603      	mov	r3, r0
 800176a:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) _BMP280_Error();
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d002      	beq.n	8001778 <_BMP280_I2Cx_ReadData24+0x40>
 8001772:	f7ff ff51 	bl	8001618 <_BMP280_Error>
	return;
 8001776:	bf00      	nop
 8001778:	bf00      	nop
}
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000370 	.word	0x20000370

08001784 <_BMP280_WriteReg>:

void _BMP280_WriteReg(uint8_t reg, uint8_t value)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	460a      	mov	r2, r1
 800178e:	71fb      	strb	r3, [r7, #7]
 8001790:	4613      	mov	r3, r2
 8001792:	71bb      	strb	r3, [r7, #6]
	_BMP280_I2Cx_WriteData(BMP280_ADDRESS, reg, value);
 8001794:	79ba      	ldrb	r2, [r7, #6]
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	4619      	mov	r1, r3
 800179a:	20ec      	movs	r0, #236	; 0xec
 800179c:	f7ff ff54 	bl	8001648 <_BMP280_I2Cx_WriteData>
	return;
 80017a0:	bf00      	nop
}
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <_BMP280_ReadReg>:

//------------------------------------------------------------

uint8_t _BMP280_ReadReg(uint8_t reg)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
	uint8_t res = _BMP280_I2Cx_ReadData(BMP280_ADDRESS, reg);
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	4619      	mov	r1, r3
 80017b6:	20ec      	movs	r0, #236	; 0xec
 80017b8:	f7ff ff6e 	bl	8001698 <_BMP280_I2Cx_ReadData>
 80017bc:	4603      	mov	r3, r0
 80017be:	73fb      	strb	r3, [r7, #15]
	return res;
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <_BMP280_ReadStatus>:

uint8_t _BMP280_ReadStatus(void)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
	uint8_t res = _BMP280_ReadReg(BMP280_REGISTER_STATUS) & 0x09;
 80017d0:	20f3      	movs	r0, #243	; 0xf3
 80017d2:	f7ff ffe9 	bl	80017a8 <_BMP280_ReadReg>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f003 0309 	and.w	r3, r3, #9
 80017dc:	71fb      	strb	r3, [r7, #7]
	return res;
 80017de:	79fb      	ldrb	r3, [r7, #7]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <_BMP280_ReadReg_U16>:

//------------------------------------------------------------

void _BMP280_ReadReg_U16(uint8_t reg, uint16_t *value)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	6039      	str	r1, [r7, #0]
 80017f2:	71fb      	strb	r3, [r7, #7]
	_BMP280_I2Cx_ReadData16(BMP280_ADDRESS, reg, value);
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	4619      	mov	r1, r3
 80017fa:	20ec      	movs	r0, #236	; 0xec
 80017fc:	f7ff ff76 	bl	80016ec <_BMP280_I2Cx_ReadData16>
	return;
 8001800:	bf00      	nop
}
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <_BMP280_ReadReg_S16>:

void _BMP280_ReadReg_S16(uint8_t reg, int16_t *value)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	71fb      	strb	r3, [r7, #7]
	_BMP280_I2Cx_ReadData16(BMP280_ADDRESS, reg, (uint16_t*) value);
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	20ec      	movs	r0, #236	; 0xec
 800181c:	f7ff ff66 	bl	80016ec <_BMP280_I2Cx_ReadData16>
	return;
 8001820:	bf00      	nop
}
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <_BMP280_ReadReg_BE_U24>:

void _BMP280_ReadReg_BE_U24(uint8_t reg, uint32_t *value)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
	_BMP280_I2Cx_ReadData24(BMP280_ADDRESS, reg, value);
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	4619      	mov	r1, r3
 800183a:	20ec      	movs	r0, #236	; 0xec
 800183c:	f7ff ff7c 	bl	8001738 <_BMP280_I2Cx_ReadData24>
	*(uint32_t *) value = be24toword(*(uint32_t *) value) & 0x00FFFFFF;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	0c1b      	lsrs	r3, r3, #16
 8001846:	b2da      	uxtb	r2, r3
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8001850:	431a      	orrs	r2, r3
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	041b      	lsls	r3, r3, #16
 8001858:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800185c:	4313      	orrs	r3, r2
 800185e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	601a      	str	r2, [r3, #0]
	return;
 8001866:	bf00      	nop
}
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <_BMP280_ReadCoefficients>:

//------------------------------------------------------------

void _BMP280_ReadCoefficients(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	_BMP280_ReadReg_U16(BMP280_REGISTER_DIG_P1, &_CalibrationData.dig_P1);
 8001874:	4912      	ldr	r1, [pc, #72]	; (80018c0 <_BMP280_ReadCoefficients+0x50>)
 8001876:	208e      	movs	r0, #142	; 0x8e
 8001878:	f7ff ffb6 	bl	80017e8 <_BMP280_ReadReg_U16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P2, &_CalibrationData.dig_P2);
 800187c:	4911      	ldr	r1, [pc, #68]	; (80018c4 <_BMP280_ReadCoefficients+0x54>)
 800187e:	2090      	movs	r0, #144	; 0x90
 8001880:	f7ff ffc2 	bl	8001808 <_BMP280_ReadReg_S16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P3, &_CalibrationData.dig_P3);
 8001884:	4910      	ldr	r1, [pc, #64]	; (80018c8 <_BMP280_ReadCoefficients+0x58>)
 8001886:	2092      	movs	r0, #146	; 0x92
 8001888:	f7ff ffbe 	bl	8001808 <_BMP280_ReadReg_S16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P4, &_CalibrationData.dig_P4);
 800188c:	490f      	ldr	r1, [pc, #60]	; (80018cc <_BMP280_ReadCoefficients+0x5c>)
 800188e:	2094      	movs	r0, #148	; 0x94
 8001890:	f7ff ffba 	bl	8001808 <_BMP280_ReadReg_S16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P5, &_CalibrationData.dig_P5);
 8001894:	490e      	ldr	r1, [pc, #56]	; (80018d0 <_BMP280_ReadCoefficients+0x60>)
 8001896:	2096      	movs	r0, #150	; 0x96
 8001898:	f7ff ffb6 	bl	8001808 <_BMP280_ReadReg_S16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P6, &_CalibrationData.dig_P6);
 800189c:	490d      	ldr	r1, [pc, #52]	; (80018d4 <_BMP280_ReadCoefficients+0x64>)
 800189e:	2098      	movs	r0, #152	; 0x98
 80018a0:	f7ff ffb2 	bl	8001808 <_BMP280_ReadReg_S16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P7, &_CalibrationData.dig_P7);
 80018a4:	490c      	ldr	r1, [pc, #48]	; (80018d8 <_BMP280_ReadCoefficients+0x68>)
 80018a6:	209a      	movs	r0, #154	; 0x9a
 80018a8:	f7ff ffae 	bl	8001808 <_BMP280_ReadReg_S16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P8, &_CalibrationData.dig_P8);
 80018ac:	490b      	ldr	r1, [pc, #44]	; (80018dc <_BMP280_ReadCoefficients+0x6c>)
 80018ae:	209c      	movs	r0, #156	; 0x9c
 80018b0:	f7ff ffaa 	bl	8001808 <_BMP280_ReadReg_S16>

	_BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P9, &_CalibrationData.dig_P9);
 80018b4:	490a      	ldr	r1, [pc, #40]	; (80018e0 <_BMP280_ReadCoefficients+0x70>)
 80018b6:	209e      	movs	r0, #158	; 0x9e
 80018b8:	f7ff ffa6 	bl	8001808 <_BMP280_ReadReg_S16>
}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200002c0 	.word	0x200002c0
 80018c4:	200002c2 	.word	0x200002c2
 80018c8:	200002c4 	.word	0x200002c4
 80018cc:	200002c6 	.word	0x200002c6
 80018d0:	200002c8 	.word	0x200002c8
 80018d4:	200002ca 	.word	0x200002ca
 80018d8:	200002cc 	.word	0x200002cc
 80018dc:	200002ce 	.word	0x200002ce
 80018e0:	200002d0 	.word	0x200002d0

080018e4 <_BMP280_SetStandby>:

//------------------------------------------------------------

void _BMP280_SetStandby(uint8_t tsb) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	reg = _BMP280_ReadReg(BMP280_REG_CONFIG) & ~BMP280_STBY_MSK;
 80018ee:	20f5      	movs	r0, #245	; 0xf5
 80018f0:	f7ff ff5a 	bl	80017a8 <_BMP280_ReadReg>
 80018f4:	4603      	mov	r3, r0
 80018f6:	f003 031f 	and.w	r3, r3, #31
 80018fa:	73fb      	strb	r3, [r7, #15]
	reg |= tsb & BMP280_STBY_MSK;
 80018fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001900:	f023 031f 	bic.w	r3, r3, #31
 8001904:	b25a      	sxtb	r2, r3
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	4313      	orrs	r3, r2
 800190c:	b25b      	sxtb	r3, r3
 800190e:	73fb      	strb	r3, [r7, #15]
	_BMP280_WriteReg(BMP280_REG_CONFIG, reg);
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	4619      	mov	r1, r3
 8001914:	20f5      	movs	r0, #245	; 0xf5
 8001916:	f7ff ff35 	bl	8001784 <_BMP280_WriteReg>
	return;
 800191a:	bf00      	nop
}
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <_BMP280_SetFilter>:

//------------------------------------------------------------

void _BMP280_SetFilter(uint8_t filter) {
 8001922:	b580      	push	{r7, lr}
 8001924:	b084      	sub	sp, #16
 8001926:	af00      	add	r7, sp, #0
 8001928:	4603      	mov	r3, r0
 800192a:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	reg = _BMP280_ReadReg(BMP280_REG_CONFIG) & ~BMP280_FILTER_MSK;
 800192c:	20f5      	movs	r0, #245	; 0xf5
 800192e:	f7ff ff3b 	bl	80017a8 <_BMP280_ReadReg>
 8001932:	4603      	mov	r3, r0
 8001934:	f023 031c 	bic.w	r3, r3, #28
 8001938:	73fb      	strb	r3, [r7, #15]
	reg |= filter & BMP280_FILTER_MSK;
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	f003 031c 	and.w	r3, r3, #28
 8001942:	b25a      	sxtb	r2, r3
 8001944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001948:	4313      	orrs	r3, r2
 800194a:	b25b      	sxtb	r3, r3
 800194c:	73fb      	strb	r3, [r7, #15]
	_BMP280_WriteReg(BMP280_REG_CONFIG, reg);
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	4619      	mov	r1, r3
 8001952:	20f5      	movs	r0, #245	; 0xf5
 8001954:	f7ff ff16 	bl	8001784 <_BMP280_WriteReg>
	return;
 8001958:	bf00      	nop
}
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <_BMP280_SetOversamplingPressure>:

//------------------------------------------------------------

void _BMP280_SetOversamplingPressure(uint8_t osrs)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	reg = _BMP280_ReadReg(BMP280_REG_CTRL_MEAS) & ~BMP280_OSRS_P_MSK;
 800196a:	20f4      	movs	r0, #244	; 0xf4
 800196c:	f7ff ff1c 	bl	80017a8 <_BMP280_ReadReg>
 8001970:	4603      	mov	r3, r0
 8001972:	f023 031c 	bic.w	r3, r3, #28
 8001976:	73fb      	strb	r3, [r7, #15]
	reg |= osrs & BMP280_OSRS_P_MSK;
 8001978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197c:	f003 031c 	and.w	r3, r3, #28
 8001980:	b25a      	sxtb	r2, r3
 8001982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001986:	4313      	orrs	r3, r2
 8001988:	b25b      	sxtb	r3, r3
 800198a:	73fb      	strb	r3, [r7, #15]
	_BMP280_WriteReg(BMP280_REG_CTRL_MEAS, reg);
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	4619      	mov	r1, r3
 8001990:	20f4      	movs	r0, #244	; 0xf4
 8001992:	f7ff fef7 	bl	8001784 <_BMP280_WriteReg>
	return;
 8001996:	bf00      	nop
}
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_BMP280_SetMode>:

//------------------------------------------------------------

void _BMP280_SetMode(uint8_t mode)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b084      	sub	sp, #16
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	4603      	mov	r3, r0
 80019a6:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	reg = _BMP280_ReadReg(BMP280_REG_CTRL_MEAS) & ~BMP280_MODE_MSK;
 80019a8:	20f4      	movs	r0, #244	; 0xf4
 80019aa:	f7ff fefd 	bl	80017a8 <_BMP280_ReadReg>
 80019ae:	4603      	mov	r3, r0
 80019b0:	f023 0303 	bic.w	r3, r3, #3
 80019b4:	73fb      	strb	r3, [r7, #15]
	reg |= mode & BMP280_MODE_MSK;
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	f003 0303 	and.w	r3, r3, #3
 80019be:	b25a      	sxtb	r2, r3
 80019c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	73fb      	strb	r3, [r7, #15]
	_BMP280_WriteReg(BMP280_REG_CTRL_MEAS, reg);
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	4619      	mov	r1, r3
 80019ce:	20f4      	movs	r0, #244	; 0xf4
 80019d0:	f7ff fed8 	bl	8001784 <_BMP280_WriteReg>
	return;
 80019d4:	bf00      	nop
}
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <BMP280_ReadPressure>:

//------------------------------------------------------------

float BMP280_ReadPressure(void)
{
 80019dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019e0:	b09e      	sub	sp, #120	; 0x78
 80019e2:	af00      	add	r7, sp, #0
	float press_float = 0.0f;
 80019e4:	f04f 0300 	mov.w	r3, #0
 80019e8:	677b      	str	r3, [r7, #116]	; 0x74
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;

	_BMP280_ReadReg_BE_U24(BMP280_REGISTER_PRESSUREDATA, &press_raw);
 80019ea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019ee:	4619      	mov	r1, r3
 80019f0:	20f7      	movs	r0, #247	; 0xf7
 80019f2:	f7ff ff19 	bl	8001828 <_BMP280_ReadReg_BE_U24>
	press_raw >>= 4;
 80019f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019f8:	091b      	lsrs	r3, r3, #4
 80019fa:	653b      	str	r3, [r7, #80]	; 0x50
	val1 = ((int64_t) temper_int) - 128000;
 80019fc:	4b6b      	ldr	r3, [pc, #428]	; (8001bac <BMP280_ReadPressure+0x1d0>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001a06:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 8001a0a:	f143 35ff 	adc.w	r5, r3, #4294967295
 8001a0e:	e9c7 451a 	strd	r4, r5, [r7, #104]	; 0x68
	val2 = val1 * val1 * (int64_t)_CalibrationData.dig_P6;
 8001a12:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a16:	fb03 f102 	mul.w	r1, r3, r2
 8001a1a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a1e:	fb03 f302 	mul.w	r3, r3, r2
 8001a22:	18ca      	adds	r2, r1, r3
 8001a24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a26:	fba3 4503 	umull	r4, r5, r3, r3
 8001a2a:	1953      	adds	r3, r2, r5
 8001a2c:	461d      	mov	r5, r3
 8001a2e:	4b60      	ldr	r3, [pc, #384]	; (8001bb0 <BMP280_ReadPressure+0x1d4>)
 8001a30:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001a34:	b21a      	sxth	r2, r3
 8001a36:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001a3a:	fb02 f005 	mul.w	r0, r2, r5
 8001a3e:	fb04 f103 	mul.w	r1, r4, r3
 8001a42:	4401      	add	r1, r0
 8001a44:	fba4 2302 	umull	r2, r3, r4, r2
 8001a48:	4419      	add	r1, r3
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 8001a50:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	val2 = val2 + ((val1 * (int64_t)_CalibrationData.dig_P5) << 17);
 8001a54:	4b56      	ldr	r3, [pc, #344]	; (8001bb0 <BMP280_ReadPressure+0x1d4>)
 8001a56:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001a5a:	b21a      	sxth	r2, r3
 8001a5c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001a60:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001a62:	fb03 f001 	mul.w	r0, r3, r1
 8001a66:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001a68:	fb02 f101 	mul.w	r1, r2, r1
 8001a6c:	4408      	add	r0, r1
 8001a6e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001a70:	fba1 2302 	umull	r2, r3, r1, r2
 8001a74:	18c1      	adds	r1, r0, r3
 8001a76:	460b      	mov	r3, r1
 8001a78:	f04f 0000 	mov.w	r0, #0
 8001a7c:	f04f 0100 	mov.w	r1, #0
 8001a80:	0459      	lsls	r1, r3, #17
 8001a82:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001a86:	0450      	lsls	r0, r2, #17
 8001a88:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001a8c:	eb12 0800 	adds.w	r8, r2, r0
 8001a90:	eb43 0901 	adc.w	r9, r3, r1
 8001a94:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
	val2 = val2 + ((int64_t)_CalibrationData.dig_P4 << 35);
 8001a98:	4b45      	ldr	r3, [pc, #276]	; (8001bb0 <BMP280_ReadPressure+0x1d4>)
 8001a9a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001a9e:	b21a      	sxth	r2, r3
 8001aa0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001aa4:	f04f 0000 	mov.w	r0, #0
 8001aa8:	f04f 0100 	mov.w	r1, #0
 8001aac:	00d1      	lsls	r1, r2, #3
 8001aae:	2000      	movs	r0, #0
 8001ab0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ab4:	1814      	adds	r4, r2, r0
 8001ab6:	61bc      	str	r4, [r7, #24]
 8001ab8:	414b      	adcs	r3, r1
 8001aba:	61fb      	str	r3, [r7, #28]
 8001abc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001ac0:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	val1 = ((val1 * val1 * (int64_t)_CalibrationData.dig_P3) >> 8) + ((val1 * (int64_t)_CalibrationData.dig_P2) << 12);
 8001ac4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001ac6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ac8:	fb03 f102 	mul.w	r1, r3, r2
 8001acc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001ace:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ad0:	fb03 f302 	mul.w	r3, r3, r2
 8001ad4:	18ca      	adds	r2, r1, r3
 8001ad6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ad8:	fba3 4503 	umull	r4, r5, r3, r3
 8001adc:	1953      	adds	r3, r2, r5
 8001ade:	461d      	mov	r5, r3
 8001ae0:	4b33      	ldr	r3, [pc, #204]	; (8001bb0 <BMP280_ReadPressure+0x1d4>)
 8001ae2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ae6:	b21a      	sxth	r2, r3
 8001ae8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001aec:	fb02 f005 	mul.w	r0, r2, r5
 8001af0:	fb04 f103 	mul.w	r1, r4, r3
 8001af4:	4401      	add	r1, r0
 8001af6:	fba4 2302 	umull	r2, r3, r4, r2
 8001afa:	4419      	add	r1, r3
 8001afc:	460b      	mov	r3, r1
 8001afe:	f04f 0800 	mov.w	r8, #0
 8001b02:	f04f 0900 	mov.w	r9, #0
 8001b06:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8001b0a:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 8001b0e:	ea4f 2923 	mov.w	r9, r3, asr #8
 8001b12:	4b27      	ldr	r3, [pc, #156]	; (8001bb0 <BMP280_ReadPressure+0x1d4>)
 8001b14:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b18:	b21a      	sxth	r2, r3
 8001b1a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001b1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001b20:	fb03 f001 	mul.w	r0, r3, r1
 8001b24:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001b26:	fb02 f101 	mul.w	r1, r2, r1
 8001b2a:	1844      	adds	r4, r0, r1
 8001b2c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001b2e:	fba1 0102 	umull	r0, r1, r1, r2
 8001b32:	1863      	adds	r3, r4, r1
 8001b34:	4619      	mov	r1, r3
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	030b      	lsls	r3, r1, #12
 8001b40:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 8001b44:	0302      	lsls	r2, r0, #12
 8001b46:	eb18 0102 	adds.w	r1, r8, r2
 8001b4a:	6139      	str	r1, [r7, #16]
 8001b4c:	eb49 0303 	adc.w	r3, r9, r3
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001b56:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)_CalibrationData.dig_P1) >> 33;
 8001b5a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001b5e:	1c11      	adds	r1, r2, #0
 8001b60:	64b9      	str	r1, [r7, #72]	; 0x48
 8001b62:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 8001b66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <BMP280_ReadPressure+0x1d4>)
 8001b6a:	881b      	ldrh	r3, [r3, #0]
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8001b76:	4629      	mov	r1, r5
 8001b78:	fb02 f001 	mul.w	r0, r2, r1
 8001b7c:	4621      	mov	r1, r4
 8001b7e:	fb01 f103 	mul.w	r1, r1, r3
 8001b82:	4401      	add	r1, r0
 8001b84:	4620      	mov	r0, r4
 8001b86:	fba0 2302 	umull	r2, r3, r0, r2
 8001b8a:	4419      	add	r1, r3
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	f04f 0000 	mov.w	r0, #0
 8001b92:	f04f 0100 	mov.w	r1, #0
 8001b96:	1058      	asrs	r0, r3, #1
 8001b98:	17d9      	asrs	r1, r3, #31
 8001b9a:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
	if (val1 == 0)
 8001b9e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	d106      	bne.n	8001bb4 <BMP280_ReadPressure+0x1d8>
	{
		return 0; // avoid exception caused by division by zero
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	e123      	b.n	8001df4 <BMP280_ReadPressure+0x418>
 8001bac:	200002bc 	.word	0x200002bc
 8001bb0:	200002c0 	.word	0x200002c0
	}
	p = 1048576 - press_raw;
 8001bb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bb6:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001bba:	461a      	mov	r2, r3
 8001bbc:	f04f 0300 	mov.w	r3, #0
 8001bc0:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	p = (((p << 31) - val2) * 3125) / val1;
 8001bc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bc6:	085b      	lsrs	r3, r3, #1
 8001bc8:	647b      	str	r3, [r7, #68]	; 0x44
 8001bca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bcc:	07db      	lsls	r3, r3, #31
 8001bce:	643b      	str	r3, [r7, #64]	; 0x40
 8001bd0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001bd4:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001bd8:	4621      	mov	r1, r4
 8001bda:	ebb1 0a02 	subs.w	sl, r1, r2
 8001bde:	4629      	mov	r1, r5
 8001be0:	eb61 0b03 	sbc.w	fp, r1, r3
 8001be4:	4652      	mov	r2, sl
 8001be6:	465b      	mov	r3, fp
 8001be8:	1891      	adds	r1, r2, r2
 8001bea:	60b9      	str	r1, [r7, #8]
 8001bec:	415b      	adcs	r3, r3
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bf4:	eb12 020a 	adds.w	r2, r2, sl
 8001bf8:	eb43 030b 	adc.w	r3, r3, fp
 8001bfc:	f04f 0000 	mov.w	r0, #0
 8001c00:	f04f 0100 	mov.w	r1, #0
 8001c04:	0199      	lsls	r1, r3, #6
 8001c06:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8001c0a:	0190      	lsls	r0, r2, #6
 8001c0c:	1812      	adds	r2, r2, r0
 8001c0e:	eb41 0303 	adc.w	r3, r1, r3
 8001c12:	f04f 0000 	mov.w	r0, #0
 8001c16:	f04f 0100 	mov.w	r1, #0
 8001c1a:	0099      	lsls	r1, r3, #2
 8001c1c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001c20:	0090      	lsls	r0, r2, #2
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	eb12 020a 	adds.w	r2, r2, sl
 8001c2a:	eb43 030b 	adc.w	r3, r3, fp
 8001c2e:	f04f 0000 	mov.w	r0, #0
 8001c32:	f04f 0100 	mov.w	r1, #0
 8001c36:	0099      	lsls	r1, r3, #2
 8001c38:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001c3c:	0090      	lsls	r0, r2, #2
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	eb12 010a 	adds.w	r1, r2, sl
 8001c46:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c48:	eb43 030b 	adc.w	r3, r3, fp
 8001c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c4e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001c52:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001c56:	f7ff f9e5 	bl	8001024 <__aeabi_ldivmod>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	val1 = (((int64_t)_CalibrationData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001c62:	4b67      	ldr	r3, [pc, #412]	; (8001e00 <BMP280_ReadPressure+0x424>)
 8001c64:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001c68:	b218      	sxth	r0, r3
 8001c6a:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001c6e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	0b62      	lsrs	r2, r4, #13
 8001c7c:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8001c80:	136b      	asrs	r3, r5, #13
 8001c82:	fb02 f501 	mul.w	r5, r2, r1
 8001c86:	fb00 f403 	mul.w	r4, r0, r3
 8001c8a:	442c      	add	r4, r5
 8001c8c:	fba0 0102 	umull	r0, r1, r0, r2
 8001c90:	1863      	adds	r3, r4, r1
 8001c92:	4619      	mov	r1, r3
 8001c94:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	0b62      	lsrs	r2, r4, #13
 8001ca2:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8001ca6:	136b      	asrs	r3, r5, #13
 8001ca8:	fb02 f501 	mul.w	r5, r2, r1
 8001cac:	fb00 f403 	mul.w	r4, r0, r3
 8001cb0:	442c      	add	r4, r5
 8001cb2:	fba0 0102 	umull	r0, r1, r0, r2
 8001cb6:	1863      	adds	r3, r4, r1
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	f04f 0300 	mov.w	r3, #0
 8001cc2:	0e42      	lsrs	r2, r0, #25
 8001cc4:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001cc8:	164b      	asrs	r3, r1, #25
 8001cca:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	val2 = (((int64_t)_CalibrationData.dig_P8) * p) >> 19;
 8001cce:	4b4c      	ldr	r3, [pc, #304]	; (8001e00 <BMP280_ReadPressure+0x424>)
 8001cd0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001cd4:	b21a      	sxth	r2, r3
 8001cd6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001cda:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001cdc:	fb03 f001 	mul.w	r0, r3, r1
 8001ce0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001ce2:	fb02 f101 	mul.w	r1, r2, r1
 8001ce6:	1844      	adds	r4, r0, r1
 8001ce8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001cea:	fba1 0102 	umull	r0, r1, r1, r2
 8001cee:	1863      	adds	r3, r4, r1
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	f04f 0300 	mov.w	r3, #0
 8001cfa:	0cc2      	lsrs	r2, r0, #19
 8001cfc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001d00:	14cb      	asrs	r3, r1, #19
 8001d02:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	p = ((p + val1 + val2) >> 8) + ((int64_t)_CalibrationData.dig_P7 << 4);
 8001d06:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001d0a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001d0e:	1884      	adds	r4, r0, r2
 8001d10:	633c      	str	r4, [r7, #48]	; 0x30
 8001d12:	eb41 0303 	adc.w	r3, r1, r3
 8001d16:	637b      	str	r3, [r7, #52]	; 0x34
 8001d18:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d1c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001d20:	4621      	mov	r1, r4
 8001d22:	1889      	adds	r1, r1, r2
 8001d24:	62b9      	str	r1, [r7, #40]	; 0x28
 8001d26:	4629      	mov	r1, r5
 8001d28:	eb43 0101 	adc.w	r1, r3, r1
 8001d2c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001d2e:	f04f 0000 	mov.w	r0, #0
 8001d32:	f04f 0100 	mov.w	r1, #0
 8001d36:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001d3a:	4623      	mov	r3, r4
 8001d3c:	0a18      	lsrs	r0, r3, #8
 8001d3e:	462b      	mov	r3, r5
 8001d40:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001d44:	462b      	mov	r3, r5
 8001d46:	1219      	asrs	r1, r3, #8
 8001d48:	4b2d      	ldr	r3, [pc, #180]	; (8001e00 <BMP280_ReadPressure+0x424>)
 8001d4a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001d4e:	b21c      	sxth	r4, r3
 8001d50:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	012b      	lsls	r3, r5, #4
 8001d5e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001d62:	0122      	lsls	r2, r4, #4
 8001d64:	1884      	adds	r4, r0, r2
 8001d66:	603c      	str	r4, [r7, #0]
 8001d68:	eb41 0303 	adc.w	r3, r1, r3
 8001d6c:	607b      	str	r3, [r7, #4]
 8001d6e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001d72:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	pres_int = ((p >> 8) * 1000) + (((p & 0xff) * 390625) / 100000);
 8001d76:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	f04f 0300 	mov.w	r3, #0
 8001d82:	0a02      	lsrs	r2, r0, #8
 8001d84:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001d88:	120b      	asrs	r3, r1, #8
 8001d8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d8e:	fb03 f402 	mul.w	r4, r3, r2
 8001d92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001d96:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8001d9a:	f04f 0100 	mov.w	r1, #0
 8001d9e:	ea02 0500 	and.w	r5, r2, r0
 8001da2:	623d      	str	r5, [r7, #32]
 8001da4:	400b      	ands	r3, r1
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
 8001da8:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <BMP280_ReadPressure+0x428>)
 8001daa:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001dae:	464a      	mov	r2, r9
 8001db0:	fb03 f202 	mul.w	r2, r3, r2
 8001db4:	2300      	movs	r3, #0
 8001db6:	4641      	mov	r1, r8
 8001db8:	fb03 f301 	mul.w	r3, r3, r1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	4a11      	ldr	r2, [pc, #68]	; (8001e04 <BMP280_ReadPressure+0x428>)
 8001dc0:	4641      	mov	r1, r8
 8001dc2:	fba1 0102 	umull	r0, r1, r1, r2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4a0f      	ldr	r2, [pc, #60]	; (8001e08 <BMP280_ReadPressure+0x42c>)
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	f7ff f928 	bl	8001024 <__aeabi_ldivmod>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4613      	mov	r3, r2
 8001dda:	4423      	add	r3, r4
 8001ddc:	657b      	str	r3, [r7, #84]	; 0x54
	press_float = pres_int / 1000.0f;
 8001dde:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001de0:	f7fe ff78 	bl	8000cd4 <__aeabi_ui2f>
 8001de4:	4603      	mov	r3, r0
 8001de6:	4909      	ldr	r1, [pc, #36]	; (8001e0c <BMP280_ReadPressure+0x430>)
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff f87f 	bl	8000eec <__aeabi_fdiv>
 8001dee:	4603      	mov	r3, r0
 8001df0:	677b      	str	r3, [r7, #116]	; 0x74
	return press_float;
 8001df2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3778      	adds	r7, #120	; 0x78
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dfe:	bf00      	nop
 8001e00:	200002c0 	.word	0x200002c0
 8001e04:	0005f5e1 	.word	0x0005f5e1
 8001e08:	000186a0 	.word	0x000186a0
 8001e0c:	447a0000 	.word	0x447a0000

08001e10 <BMP280_Init>:

//------------------------------------------------------------

void BMP280_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
	sprintf(Router.MainBuff, "BMP280 Initializing...\n");
 8001e16:	492c      	ldr	r1, [pc, #176]	; (8001ec8 <BMP280_Init+0xb8>)
 8001e18:	482c      	ldr	r0, [pc, #176]	; (8001ecc <BMP280_Init+0xbc>)
 8001e1a:	f008 fcc1 	bl	800a7a0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)Router.MainBuff, strlen(Router.MainBuff), 1000);
 8001e1e:	482b      	ldr	r0, [pc, #172]	; (8001ecc <BMP280_Init+0xbc>)
 8001e20:	f7fe f996 	bl	8000150 <strlen>
 8001e24:	4603      	mov	r3, r0
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2c:	4927      	ldr	r1, [pc, #156]	; (8001ecc <BMP280_Init+0xbc>)
 8001e2e:	4828      	ldr	r0, [pc, #160]	; (8001ed0 <BMP280_Init+0xc0>)
 8001e30:	f006 fd18 	bl	8008864 <HAL_UART_Transmit>

	uint8_t value = _BMP280_ReadReg(BMP280_REG_ID);
 8001e34:	20d0      	movs	r0, #208	; 0xd0
 8001e36:	f7ff fcb7 	bl	80017a8 <_BMP280_ReadReg>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
	sprintf(Router.MainBuff, "BMP280_CHIP_ID: 0x%02X\n", value);
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4924      	ldr	r1, [pc, #144]	; (8001ed4 <BMP280_Init+0xc4>)
 8001e44:	4821      	ldr	r0, [pc, #132]	; (8001ecc <BMP280_Init+0xbc>)
 8001e46:	f008 fcab 	bl	800a7a0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)Router.MainBuff, strlen(Router.MainBuff), 1000);
 8001e4a:	4820      	ldr	r0, [pc, #128]	; (8001ecc <BMP280_Init+0xbc>)
 8001e4c:	f7fe f980 	bl	8000150 <strlen>
 8001e50:	4603      	mov	r3, r0
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e58:	491c      	ldr	r1, [pc, #112]	; (8001ecc <BMP280_Init+0xbc>)
 8001e5a:	481d      	ldr	r0, [pc, #116]	; (8001ed0 <BMP280_Init+0xc0>)
 8001e5c:	f006 fd02 	bl	8008864 <HAL_UART_Transmit>

	if(value != BMP280_CHIP_ID)
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	2b58      	cmp	r3, #88	; 0x58
 8001e64:	d002      	beq.n	8001e6c <BMP280_Init+0x5c>
	{
		_BMP280_Error();
 8001e66:	f7ff fbd7 	bl	8001618 <_BMP280_Error>
		return;
 8001e6a:	e029      	b.n	8001ec0 <BMP280_Init+0xb0>
	}

	_BMP280_WriteReg(BMP280_SOFTRESET_REG, BMP280_SOFTRESET_VALUE);
 8001e6c:	21b6      	movs	r1, #182	; 0xb6
 8001e6e:	20e0      	movs	r0, #224	; 0xe0
 8001e70:	f7ff fc88 	bl	8001784 <_BMP280_WriteReg>
	while(_BMP280_ReadStatus() & BMP280_STATUS_IM_UPTODATE);
 8001e74:	bf00      	nop
 8001e76:	f7ff fca8 	bl	80017ca <_BMP280_ReadStatus>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1f8      	bne.n	8001e76 <BMP280_Init+0x66>

	_BMP280_ReadCoefficients();
 8001e84:	f7ff fcf4 	bl	8001870 <_BMP280_ReadCoefficients>

	_BMP280_SetStandby(BMP280_STBY_1000);
 8001e88:	20a0      	movs	r0, #160	; 0xa0
 8001e8a:	f7ff fd2b 	bl	80018e4 <_BMP280_SetStandby>

	_BMP280_SetFilter(BMP280_FILTER_4);
 8001e8e:	2008      	movs	r0, #8
 8001e90:	f7ff fd47 	bl	8001922 <_BMP280_SetFilter>

	_BMP280_SetOversamplingPressure(BMP280_OSRS_P_x2);
 8001e94:	2008      	movs	r0, #8
 8001e96:	f7ff fd63 	bl	8001960 <_BMP280_SetOversamplingPressure>

	_BMP280_SetMode(BMP280_MODE_NORMAL);
 8001e9a:	2003      	movs	r0, #3
 8001e9c:	f7ff fd7f 	bl	800199e <_BMP280_SetMode>

	sprintf(Router.MainBuff, "BMP280 Initialization completed\n");
 8001ea0:	490d      	ldr	r1, [pc, #52]	; (8001ed8 <BMP280_Init+0xc8>)
 8001ea2:	480a      	ldr	r0, [pc, #40]	; (8001ecc <BMP280_Init+0xbc>)
 8001ea4:	f008 fc7c 	bl	800a7a0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)Router.MainBuff, strlen(Router.MainBuff), 1000);
 8001ea8:	4808      	ldr	r0, [pc, #32]	; (8001ecc <BMP280_Init+0xbc>)
 8001eaa:	f7fe f951 	bl	8000150 <strlen>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb6:	4905      	ldr	r1, [pc, #20]	; (8001ecc <BMP280_Init+0xbc>)
 8001eb8:	4805      	ldr	r0, [pc, #20]	; (8001ed0 <BMP280_Init+0xc0>)
 8001eba:	f006 fcd3 	bl	8008864 <HAL_UART_Transmit>
	return;
 8001ebe:	bf00      	nop
}
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	0800e320 	.word	0x0800e320
 8001ecc:	20000242 	.word	0x20000242
 8001ed0:	200005dc 	.word	0x200005dc
 8001ed4:	0800e338 	.word	0x0800e338
 8001ed8:	0800e350 	.word	0x0800e350

08001edc <FAN_AnswerRequest>:
#include "FAN.h"
#include "UART_Router.h"


void FAN_AnswerRequest()
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(FAN_GPIO_Port, FAN_Pin) == GPIO_PIN_RESET)
 8001ee0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ee4:	4809      	ldr	r0, [pc, #36]	; (8001f0c <FAN_AnswerRequest+0x30>)
 8001ee6:	f002 fda3 	bl	8004a30 <HAL_GPIO_ReadPin>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d105      	bne.n	8001efc <FAN_AnswerRequest+0x20>
		sprintf(Router.MainBuff, "FAN:%s\n", ROUTER_MSG_FAN_ON);
 8001ef0:	4a07      	ldr	r2, [pc, #28]	; (8001f10 <FAN_AnswerRequest+0x34>)
 8001ef2:	4908      	ldr	r1, [pc, #32]	; (8001f14 <FAN_AnswerRequest+0x38>)
 8001ef4:	4808      	ldr	r0, [pc, #32]	; (8001f18 <FAN_AnswerRequest+0x3c>)
 8001ef6:	f008 fc53 	bl	800a7a0 <siprintf>
	else
		sprintf(Router.MainBuff, "FAN:%s\n", ROUTER_MSG_FAN_OFF);
	return;
 8001efa:	e005      	b.n	8001f08 <FAN_AnswerRequest+0x2c>
		sprintf(Router.MainBuff, "FAN:%s\n", ROUTER_MSG_FAN_OFF);
 8001efc:	4a07      	ldr	r2, [pc, #28]	; (8001f1c <FAN_AnswerRequest+0x40>)
 8001efe:	4905      	ldr	r1, [pc, #20]	; (8001f14 <FAN_AnswerRequest+0x38>)
 8001f00:	4805      	ldr	r0, [pc, #20]	; (8001f18 <FAN_AnswerRequest+0x3c>)
 8001f02:	f008 fc4d 	bl	800a7a0 <siprintf>
	return;
 8001f06:	bf00      	nop
}
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40010c00 	.word	0x40010c00
 8001f10:	0800e374 	.word	0x0800e374
 8001f14:	0800e378 	.word	0x0800e378
 8001f18:	20000242 	.word	0x20000242
 8001f1c:	0800e380 	.word	0x0800e380

08001f20 <IR_Lamp_AnswerRequest>:
#include "FAN.h"
#include "UART_Router.h"


void IR_Lamp_AnswerRequest()
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(IR_Lamp_GPIO_Port, IR_Lamp_Pin) == GPIO_PIN_RESET)
 8001f24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f28:	4809      	ldr	r0, [pc, #36]	; (8001f50 <IR_Lamp_AnswerRequest+0x30>)
 8001f2a:	f002 fd81 	bl	8004a30 <HAL_GPIO_ReadPin>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d105      	bne.n	8001f40 <IR_Lamp_AnswerRequest+0x20>
		sprintf(Router.MainBuff, "LAMP:%s\n", ROUTER_MSG_IR_LAMP_ON);
 8001f34:	4a07      	ldr	r2, [pc, #28]	; (8001f54 <IR_Lamp_AnswerRequest+0x34>)
 8001f36:	4908      	ldr	r1, [pc, #32]	; (8001f58 <IR_Lamp_AnswerRequest+0x38>)
 8001f38:	4808      	ldr	r0, [pc, #32]	; (8001f5c <IR_Lamp_AnswerRequest+0x3c>)
 8001f3a:	f008 fc31 	bl	800a7a0 <siprintf>
	else
		sprintf(Router.MainBuff, "LAMP:%s\n", ROUTER_MSG_IR_LAMP_OFF);
	return;
 8001f3e:	e005      	b.n	8001f4c <IR_Lamp_AnswerRequest+0x2c>
		sprintf(Router.MainBuff, "LAMP:%s\n", ROUTER_MSG_IR_LAMP_OFF);
 8001f40:	4a07      	ldr	r2, [pc, #28]	; (8001f60 <IR_Lamp_AnswerRequest+0x40>)
 8001f42:	4905      	ldr	r1, [pc, #20]	; (8001f58 <IR_Lamp_AnswerRequest+0x38>)
 8001f44:	4805      	ldr	r0, [pc, #20]	; (8001f5c <IR_Lamp_AnswerRequest+0x3c>)
 8001f46:	f008 fc2b 	bl	800a7a0 <siprintf>
	return;
 8001f4a:	bf00      	nop
}
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40010c00 	.word	0x40010c00
 8001f54:	0800e384 	.word	0x0800e384
 8001f58:	0800e388 	.word	0x0800e388
 8001f5c:	20000242 	.word	0x20000242
 8001f60:	0800e394 	.word	0x0800e394

08001f64 <StepperMotor_Init>:

#include "main.h"
#include "Stepper_Motor.h"

void StepperMotor_Init(StepperMotor_T *stepper)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	stepper->ntact = 0;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	701a      	strb	r2, [r3, #0]
	stepper->rpm = 0;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	705a      	strb	r2, [r3, #1]
	stepper->cw = 0;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	709a      	strb	r2, [r3, #2]
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <StepperMotor_SetSpeed>:

void StepperMotor_SetSpeed(StepperMotor_T *stepper, TIM_HandleTypeDef *htim, uint8_t rpm)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	4613      	mov	r3, r2
 8001f94:	71fb      	strb	r3, [r7, #7]
	htim->Init.Prescaler = STEPPER_MOTOR_TIMER_CLK / 10000 - 1;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8001f9c:	605a      	str	r2, [r3, #4]
	htim->Init.Period = 10000 / (STEPPER_MOTOR_HS_ROTOR_NSTEPS / (60 / 10)) - 1; // 10000 / (4096 / (60secs / 10 rpm )) - 1
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	220d      	movs	r2, #13
 8001fa2:	60da      	str	r2, [r3, #12]
}
 8001fa4:	bf00      	nop
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
	...

08001fb0 <StepperMotor_StopRotation>:

void StepperMotor_StopRotation(StepperMotor_T *stepper, TIM_HandleTypeDef *htim)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
	HAL_TIM_Base_Stop_IT(htim);
 8001fba:	6838      	ldr	r0, [r7, #0]
 8001fbc:	f006 f878 	bl	80080b0 <HAL_TIM_Base_Stop_IT>
	STEPPER_MOTOR_1_A_L;
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	480d      	ldr	r0, [pc, #52]	; (8001ffc <StepperMotor_StopRotation+0x4c>)
 8001fc6:	f002 fd4a 	bl	8004a5e <HAL_GPIO_WritePin>
	STEPPER_MOTOR_1_B_L;
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2102      	movs	r1, #2
 8001fce:	480b      	ldr	r0, [pc, #44]	; (8001ffc <StepperMotor_StopRotation+0x4c>)
 8001fd0:	f002 fd45 	bl	8004a5e <HAL_GPIO_WritePin>
	STEPPER_MOTOR_1_C_L;
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fda:	4809      	ldr	r0, [pc, #36]	; (8002000 <StepperMotor_StopRotation+0x50>)
 8001fdc:	f002 fd3f 	bl	8004a5e <HAL_GPIO_WritePin>
	STEPPER_MOTOR_1_D_L;
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fe6:	4806      	ldr	r0, [pc, #24]	; (8002000 <StepperMotor_StopRotation+0x50>)
 8001fe8:	f002 fd39 	bl	8004a5e <HAL_GPIO_WritePin>
	stepper->ntact = 0;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	701a      	strb	r2, [r3, #0]
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40010800 	.word	0x40010800
 8002000:	40011000 	.word	0x40011000

08002004 <StepperMotor_HalfStep_RotateCounterClockWise>:
 * 8 states for a step
 * Gear ratio is about 64
 * So 8*64 = 4096 steps for a 360 degrees rotation
 */
void StepperMotor_HalfStep_RotateCounterClockWise(StepperMotor_T *stepper)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
	switch(stepper->ntact)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b07      	cmp	r3, #7
 8002012:	f200 80f8 	bhi.w	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>
 8002016:	a201      	add	r2, pc, #4	; (adr r2, 800201c <StepperMotor_HalfStep_RotateCounterClockWise+0x18>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	0800203d 	.word	0x0800203d
 8002020:	08002077 	.word	0x08002077
 8002024:	080020b1 	.word	0x080020b1
 8002028:	080020eb 	.word	0x080020eb
 800202c:	08002125 	.word	0x08002125
 8002030:	0800215f 	.word	0x0800215f
 8002034:	08002199 	.word	0x08002199
 8002038:	080021d3 	.word	0x080021d3
	{
		case 0:
			STEPPER_MOTOR_1_A_H;
 800203c:	2201      	movs	r2, #1
 800203e:	2101      	movs	r1, #1
 8002040:	4873      	ldr	r0, [pc, #460]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 8002042:	f002 fd0c 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 8002046:	2200      	movs	r2, #0
 8002048:	2102      	movs	r1, #2
 800204a:	4871      	ldr	r0, [pc, #452]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 800204c:	f002 fd07 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 8002050:	2200      	movs	r2, #0
 8002052:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002056:	486f      	ldr	r0, [pc, #444]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 8002058:	f002 fd01 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 800205c:	2200      	movs	r2, #0
 800205e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002062:	486c      	ldr	r0, [pc, #432]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 8002064:	f002 fcfb 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	3301      	adds	r3, #1
 800206e:	b2da      	uxtb	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	701a      	strb	r2, [r3, #0]
			break;
 8002074:	e0c7      	b.n	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>

		case 1:
			STEPPER_MOTOR_1_A_H;
 8002076:	2201      	movs	r2, #1
 8002078:	2101      	movs	r1, #1
 800207a:	4865      	ldr	r0, [pc, #404]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 800207c:	f002 fcef 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_H;
 8002080:	2201      	movs	r2, #1
 8002082:	2102      	movs	r1, #2
 8002084:	4862      	ldr	r0, [pc, #392]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 8002086:	f002 fcea 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 800208a:	2200      	movs	r2, #0
 800208c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002090:	4860      	ldr	r0, [pc, #384]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 8002092:	f002 fce4 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 8002096:	2200      	movs	r2, #0
 8002098:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800209c:	485d      	ldr	r0, [pc, #372]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 800209e:	f002 fcde 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	3301      	adds	r3, #1
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	701a      	strb	r2, [r3, #0]
			break;
 80020ae:	e0aa      	b.n	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>

		case 2:
			STEPPER_MOTOR_1_A_L;
 80020b0:	2200      	movs	r2, #0
 80020b2:	2101      	movs	r1, #1
 80020b4:	4856      	ldr	r0, [pc, #344]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 80020b6:	f002 fcd2 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_H;
 80020ba:	2201      	movs	r2, #1
 80020bc:	2102      	movs	r1, #2
 80020be:	4854      	ldr	r0, [pc, #336]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 80020c0:	f002 fccd 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 80020c4:	2200      	movs	r2, #0
 80020c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020ca:	4852      	ldr	r0, [pc, #328]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 80020cc:	f002 fcc7 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 80020d0:	2200      	movs	r2, #0
 80020d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020d6:	484f      	ldr	r0, [pc, #316]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 80020d8:	f002 fcc1 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	3301      	adds	r3, #1
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	701a      	strb	r2, [r3, #0]
			break;
 80020e8:	e08d      	b.n	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>

		case 3:
			STEPPER_MOTOR_1_A_L;
 80020ea:	2200      	movs	r2, #0
 80020ec:	2101      	movs	r1, #1
 80020ee:	4848      	ldr	r0, [pc, #288]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 80020f0:	f002 fcb5 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_H;
 80020f4:	2201      	movs	r2, #1
 80020f6:	2102      	movs	r1, #2
 80020f8:	4845      	ldr	r0, [pc, #276]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 80020fa:	f002 fcb0 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_H;
 80020fe:	2201      	movs	r2, #1
 8002100:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002104:	4843      	ldr	r0, [pc, #268]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 8002106:	f002 fcaa 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 800210a:	2200      	movs	r2, #0
 800210c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002110:	4840      	ldr	r0, [pc, #256]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 8002112:	f002 fca4 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	3301      	adds	r3, #1
 800211c:	b2da      	uxtb	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	701a      	strb	r2, [r3, #0]
			break;
 8002122:	e070      	b.n	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>

		case 4:
			STEPPER_MOTOR_1_A_L;
 8002124:	2200      	movs	r2, #0
 8002126:	2101      	movs	r1, #1
 8002128:	4839      	ldr	r0, [pc, #228]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 800212a:	f002 fc98 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 800212e:	2200      	movs	r2, #0
 8002130:	2102      	movs	r1, #2
 8002132:	4837      	ldr	r0, [pc, #220]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 8002134:	f002 fc93 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_H;
 8002138:	2201      	movs	r2, #1
 800213a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800213e:	4835      	ldr	r0, [pc, #212]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 8002140:	f002 fc8d 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 8002144:	2200      	movs	r2, #0
 8002146:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800214a:	4832      	ldr	r0, [pc, #200]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 800214c:	f002 fc87 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	3301      	adds	r3, #1
 8002156:	b2da      	uxtb	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	701a      	strb	r2, [r3, #0]
			break;
 800215c:	e053      	b.n	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>

		case 5:
			STEPPER_MOTOR_1_A_L;
 800215e:	2200      	movs	r2, #0
 8002160:	2101      	movs	r1, #1
 8002162:	482b      	ldr	r0, [pc, #172]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 8002164:	f002 fc7b 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 8002168:	2200      	movs	r2, #0
 800216a:	2102      	movs	r1, #2
 800216c:	4828      	ldr	r0, [pc, #160]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 800216e:	f002 fc76 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_H;
 8002172:	2201      	movs	r2, #1
 8002174:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002178:	4826      	ldr	r0, [pc, #152]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 800217a:	f002 fc70 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_H;
 800217e:	2201      	movs	r2, #1
 8002180:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002184:	4823      	ldr	r0, [pc, #140]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 8002186:	f002 fc6a 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	3301      	adds	r3, #1
 8002190:	b2da      	uxtb	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	701a      	strb	r2, [r3, #0]
			break;
 8002196:	e036      	b.n	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>

		case 6:
			STEPPER_MOTOR_1_A_L;
 8002198:	2200      	movs	r2, #0
 800219a:	2101      	movs	r1, #1
 800219c:	481c      	ldr	r0, [pc, #112]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 800219e:	f002 fc5e 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 80021a2:	2200      	movs	r2, #0
 80021a4:	2102      	movs	r1, #2
 80021a6:	481a      	ldr	r0, [pc, #104]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 80021a8:	f002 fc59 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 80021ac:	2200      	movs	r2, #0
 80021ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021b2:	4818      	ldr	r0, [pc, #96]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 80021b4:	f002 fc53 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_H;
 80021b8:	2201      	movs	r2, #1
 80021ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021be:	4815      	ldr	r0, [pc, #84]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 80021c0:	f002 fc4d 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	3301      	adds	r3, #1
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	701a      	strb	r2, [r3, #0]
			break;
 80021d0:	e019      	b.n	8002206 <StepperMotor_HalfStep_RotateCounterClockWise+0x202>

		case 7:
			STEPPER_MOTOR_1_A_H;
 80021d2:	2201      	movs	r2, #1
 80021d4:	2101      	movs	r1, #1
 80021d6:	480e      	ldr	r0, [pc, #56]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 80021d8:	f002 fc41 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 80021dc:	2200      	movs	r2, #0
 80021de:	2102      	movs	r1, #2
 80021e0:	480b      	ldr	r0, [pc, #44]	; (8002210 <StepperMotor_HalfStep_RotateCounterClockWise+0x20c>)
 80021e2:	f002 fc3c 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 80021e6:	2200      	movs	r2, #0
 80021e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021ec:	4809      	ldr	r0, [pc, #36]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 80021ee:	f002 fc36 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_H;
 80021f2:	2201      	movs	r2, #1
 80021f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021f8:	4806      	ldr	r0, [pc, #24]	; (8002214 <StepperMotor_HalfStep_RotateCounterClockWise+0x210>)
 80021fa:	f002 fc30 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact = 0;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]
			break;
 8002204:	bf00      	nop

	}
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40010800 	.word	0x40010800
 8002214:	40011000 	.word	0x40011000

08002218 <StepperMotor_HalfStep_RotateClockWise>:

void StepperMotor_HalfStep_RotateClockWise(StepperMotor_T *stepper)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
	switch(stepper->ntact)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b07      	cmp	r3, #7
 8002226:	f200 80f8 	bhi.w	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>
 800222a:	a201      	add	r2, pc, #4	; (adr r2, 8002230 <StepperMotor_HalfStep_RotateClockWise+0x18>)
 800222c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002230:	08002251 	.word	0x08002251
 8002234:	0800228b 	.word	0x0800228b
 8002238:	080022c5 	.word	0x080022c5
 800223c:	080022ff 	.word	0x080022ff
 8002240:	08002339 	.word	0x08002339
 8002244:	08002373 	.word	0x08002373
 8002248:	080023ad 	.word	0x080023ad
 800224c:	080023e7 	.word	0x080023e7
	{
		case 0:
			STEPPER_MOTOR_1_A_L;
 8002250:	2200      	movs	r2, #0
 8002252:	2101      	movs	r1, #1
 8002254:	4873      	ldr	r0, [pc, #460]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 8002256:	f002 fc02 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 800225a:	2200      	movs	r2, #0
 800225c:	2102      	movs	r1, #2
 800225e:	4871      	ldr	r0, [pc, #452]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 8002260:	f002 fbfd 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 8002264:	2200      	movs	r2, #0
 8002266:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800226a:	486f      	ldr	r0, [pc, #444]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 800226c:	f002 fbf7 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_H;
 8002270:	2201      	movs	r2, #1
 8002272:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002276:	486c      	ldr	r0, [pc, #432]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 8002278:	f002 fbf1 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	3301      	adds	r3, #1
 8002282:	b2da      	uxtb	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	701a      	strb	r2, [r3, #0]
			break;
 8002288:	e0c7      	b.n	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>

		case 1:
			STEPPER_MOTOR_1_A_L;
 800228a:	2200      	movs	r2, #0
 800228c:	2101      	movs	r1, #1
 800228e:	4865      	ldr	r0, [pc, #404]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 8002290:	f002 fbe5 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 8002294:	2200      	movs	r2, #0
 8002296:	2102      	movs	r1, #2
 8002298:	4862      	ldr	r0, [pc, #392]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 800229a:	f002 fbe0 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_H;
 800229e:	2201      	movs	r2, #1
 80022a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022a4:	4860      	ldr	r0, [pc, #384]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 80022a6:	f002 fbda 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_H;
 80022aa:	2201      	movs	r2, #1
 80022ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022b0:	485d      	ldr	r0, [pc, #372]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 80022b2:	f002 fbd4 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	3301      	adds	r3, #1
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	701a      	strb	r2, [r3, #0]
			break;
 80022c2:	e0aa      	b.n	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>

		case 2:
			STEPPER_MOTOR_1_A_L;
 80022c4:	2200      	movs	r2, #0
 80022c6:	2101      	movs	r1, #1
 80022c8:	4856      	ldr	r0, [pc, #344]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 80022ca:	f002 fbc8 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 80022ce:	2200      	movs	r2, #0
 80022d0:	2102      	movs	r1, #2
 80022d2:	4854      	ldr	r0, [pc, #336]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 80022d4:	f002 fbc3 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_H;
 80022d8:	2201      	movs	r2, #1
 80022da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022de:	4852      	ldr	r0, [pc, #328]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 80022e0:	f002 fbbd 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 80022e4:	2200      	movs	r2, #0
 80022e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022ea:	484f      	ldr	r0, [pc, #316]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 80022ec:	f002 fbb7 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	3301      	adds	r3, #1
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	701a      	strb	r2, [r3, #0]
			break;
 80022fc:	e08d      	b.n	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>

		case 3:
			STEPPER_MOTOR_1_A_L;
 80022fe:	2200      	movs	r2, #0
 8002300:	2101      	movs	r1, #1
 8002302:	4848      	ldr	r0, [pc, #288]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 8002304:	f002 fbab 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_H;
 8002308:	2201      	movs	r2, #1
 800230a:	2102      	movs	r1, #2
 800230c:	4845      	ldr	r0, [pc, #276]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 800230e:	f002 fba6 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_H;
 8002312:	2201      	movs	r2, #1
 8002314:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002318:	4843      	ldr	r0, [pc, #268]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 800231a:	f002 fba0 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 800231e:	2200      	movs	r2, #0
 8002320:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002324:	4840      	ldr	r0, [pc, #256]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 8002326:	f002 fb9a 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	3301      	adds	r3, #1
 8002330:	b2da      	uxtb	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	701a      	strb	r2, [r3, #0]
			break;
 8002336:	e070      	b.n	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>

		case 4:
			STEPPER_MOTOR_1_A_L;
 8002338:	2200      	movs	r2, #0
 800233a:	2101      	movs	r1, #1
 800233c:	4839      	ldr	r0, [pc, #228]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 800233e:	f002 fb8e 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_H;
 8002342:	2201      	movs	r2, #1
 8002344:	2102      	movs	r1, #2
 8002346:	4837      	ldr	r0, [pc, #220]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 8002348:	f002 fb89 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 800234c:	2200      	movs	r2, #0
 800234e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002352:	4835      	ldr	r0, [pc, #212]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 8002354:	f002 fb83 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 8002358:	2200      	movs	r2, #0
 800235a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800235e:	4832      	ldr	r0, [pc, #200]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 8002360:	f002 fb7d 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	3301      	adds	r3, #1
 800236a:	b2da      	uxtb	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	701a      	strb	r2, [r3, #0]
			break;
 8002370:	e053      	b.n	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>

		case 5:
			STEPPER_MOTOR_1_A_H;
 8002372:	2201      	movs	r2, #1
 8002374:	2101      	movs	r1, #1
 8002376:	482b      	ldr	r0, [pc, #172]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 8002378:	f002 fb71 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_H;
 800237c:	2201      	movs	r2, #1
 800237e:	2102      	movs	r1, #2
 8002380:	4828      	ldr	r0, [pc, #160]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 8002382:	f002 fb6c 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 8002386:	2200      	movs	r2, #0
 8002388:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800238c:	4826      	ldr	r0, [pc, #152]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 800238e:	f002 fb66 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 8002392:	2200      	movs	r2, #0
 8002394:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002398:	4823      	ldr	r0, [pc, #140]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 800239a:	f002 fb60 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	3301      	adds	r3, #1
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	701a      	strb	r2, [r3, #0]
			break;
 80023aa:	e036      	b.n	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>

		case 6:
			STEPPER_MOTOR_1_A_H;
 80023ac:	2201      	movs	r2, #1
 80023ae:	2101      	movs	r1, #1
 80023b0:	481c      	ldr	r0, [pc, #112]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 80023b2:	f002 fb54 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 80023b6:	2200      	movs	r2, #0
 80023b8:	2102      	movs	r1, #2
 80023ba:	481a      	ldr	r0, [pc, #104]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 80023bc:	f002 fb4f 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 80023c0:	2200      	movs	r2, #0
 80023c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023c6:	4818      	ldr	r0, [pc, #96]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 80023c8:	f002 fb49 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_L;
 80023cc:	2200      	movs	r2, #0
 80023ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023d2:	4815      	ldr	r0, [pc, #84]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 80023d4:	f002 fb43 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact++;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	701a      	strb	r2, [r3, #0]
			break;
 80023e4:	e019      	b.n	800241a <StepperMotor_HalfStep_RotateClockWise+0x202>

		case 7:
			STEPPER_MOTOR_1_A_H;
 80023e6:	2201      	movs	r2, #1
 80023e8:	2101      	movs	r1, #1
 80023ea:	480e      	ldr	r0, [pc, #56]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 80023ec:	f002 fb37 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_B_L;
 80023f0:	2200      	movs	r2, #0
 80023f2:	2102      	movs	r1, #2
 80023f4:	480b      	ldr	r0, [pc, #44]	; (8002424 <StepperMotor_HalfStep_RotateClockWise+0x20c>)
 80023f6:	f002 fb32 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_C_L;
 80023fa:	2200      	movs	r2, #0
 80023fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002400:	4809      	ldr	r0, [pc, #36]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 8002402:	f002 fb2c 	bl	8004a5e <HAL_GPIO_WritePin>
			STEPPER_MOTOR_1_D_H;
 8002406:	2201      	movs	r2, #1
 8002408:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800240c:	4806      	ldr	r0, [pc, #24]	; (8002428 <StepperMotor_HalfStep_RotateClockWise+0x210>)
 800240e:	f002 fb26 	bl	8004a5e <HAL_GPIO_WritePin>
			stepper->ntact = 0;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
			break;
 8002418:	bf00      	nop

	}
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40010800 	.word	0x40010800
 8002428:	40011000 	.word	0x40011000

0800242c <Router_UART_Transmit_DMA>:
extern UART_HandleTypeDef huart2;
extern DMA_HandleTypeDef hdma_usart2_tx;
extern TIM_HandleTypeDef htim3;

void Router_UART_Transmit_DMA(const uint8_t *pData, uint16_t Size)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&huart2, pData, Size);
 8002438:	887b      	ldrh	r3, [r7, #2]
 800243a:	461a      	mov	r2, r3
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	4803      	ldr	r0, [pc, #12]	; (800244c <Router_UART_Transmit_DMA+0x20>)
 8002440:	f006 fac8 	bl	80089d4 <HAL_UART_Transmit_DMA>
	return;
 8002444:	bf00      	nop
}
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	200005dc 	.word	0x200005dc

08002450 <Router_CommandHandler>:

void Router_CommandHandler()
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
	switch((char)Router.RxBuff[0])
 8002454:	4b88      	ldr	r3, [pc, #544]	; (8002678 <Router_CommandHandler+0x228>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	3b30      	subs	r3, #48	; 0x30
 800245a:	2b44      	cmp	r3, #68	; 0x44
 800245c:	f200 80fb 	bhi.w	8002656 <Router_CommandHandler+0x206>
 8002460:	a201      	add	r2, pc, #4	; (adr r2, 8002468 <Router_CommandHandler+0x18>)
 8002462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002466:	bf00      	nop
 8002468:	080025dd 	.word	0x080025dd
 800246c:	08002657 	.word	0x08002657
 8002470:	08002657 	.word	0x08002657
 8002474:	08002657 	.word	0x08002657
 8002478:	08002657 	.word	0x08002657
 800247c:	08002657 	.word	0x08002657
 8002480:	08002657 	.word	0x08002657
 8002484:	08002657 	.word	0x08002657
 8002488:	08002657 	.word	0x08002657
 800248c:	08002657 	.word	0x08002657
 8002490:	08002657 	.word	0x08002657
 8002494:	08002657 	.word	0x08002657
 8002498:	08002657 	.word	0x08002657
 800249c:	08002657 	.word	0x08002657
 80024a0:	08002657 	.word	0x08002657
 80024a4:	08002657 	.word	0x08002657
 80024a8:	08002657 	.word	0x08002657
 80024ac:	08002657 	.word	0x08002657
 80024b0:	08002657 	.word	0x08002657
 80024b4:	08002657 	.word	0x08002657
 80024b8:	08002657 	.word	0x08002657
 80024bc:	08002657 	.word	0x08002657
 80024c0:	08002657 	.word	0x08002657
 80024c4:	08002657 	.word	0x08002657
 80024c8:	08002657 	.word	0x08002657
 80024cc:	08002657 	.word	0x08002657
 80024d0:	08002657 	.word	0x08002657
 80024d4:	08002657 	.word	0x08002657
 80024d8:	08002657 	.word	0x08002657
 80024dc:	08002657 	.word	0x08002657
 80024e0:	08002657 	.word	0x08002657
 80024e4:	08002657 	.word	0x08002657
 80024e8:	08002657 	.word	0x08002657
 80024ec:	08002657 	.word	0x08002657
 80024f0:	08002657 	.word	0x08002657
 80024f4:	08002657 	.word	0x08002657
 80024f8:	08002657 	.word	0x08002657
 80024fc:	08002657 	.word	0x08002657
 8002500:	08002657 	.word	0x08002657
 8002504:	08002657 	.word	0x08002657
 8002508:	08002657 	.word	0x08002657
 800250c:	08002657 	.word	0x08002657
 8002510:	08002657 	.word	0x08002657
 8002514:	08002657 	.word	0x08002657
 8002518:	08002657 	.word	0x08002657
 800251c:	08002657 	.word	0x08002657
 8002520:	08002657 	.word	0x08002657
 8002524:	08002657 	.word	0x08002657
 8002528:	08002657 	.word	0x08002657
 800252c:	08002609 	.word	0x08002609
 8002530:	08002657 	.word	0x08002657
 8002534:	08002657 	.word	0x08002657
 8002538:	08002657 	.word	0x08002657
 800253c:	08002657 	.word	0x08002657
 8002540:	080025e9 	.word	0x080025e9
 8002544:	08002657 	.word	0x08002657
 8002548:	080025ad 	.word	0x080025ad
 800254c:	08002619 	.word	0x08002619
 8002550:	08002657 	.word	0x08002657
 8002554:	08002657 	.word	0x08002657
 8002558:	080025f9 	.word	0x080025f9
 800255c:	08002629 	.word	0x08002629
 8002560:	08002657 	.word	0x08002657
 8002564:	08002657 	.word	0x08002657
 8002568:	0800257d 	.word	0x0800257d
 800256c:	08002657 	.word	0x08002657
 8002570:	08002657 	.word	0x08002657
 8002574:	08002657 	.word	0x08002657
 8002578:	080025c5 	.word	0x080025c5
	{
		case ROUTER_CMD_GET_PRESSURE:
			sprintf(Router.MainBuff, "PRESSURE:%d\n", (int)(BMP280_ReadPressure()*0.0075));
 800257c:	f7ff fa2e 	bl	80019dc <BMP280_ReadPressure>
 8002580:	4603      	mov	r3, r0
 8002582:	4618      	mov	r0, r3
 8002584:	f7fd ff50 	bl	8000428 <__aeabi_f2d>
 8002588:	a339      	add	r3, pc, #228	; (adr r3, 8002670 <Router_CommandHandler+0x220>)
 800258a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258e:	f7fd ffa3 	bl	80004d8 <__aeabi_dmul>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fa4d 	bl	8000a38 <__aeabi_d2iz>
 800259e:	4603      	mov	r3, r0
 80025a0:	461a      	mov	r2, r3
 80025a2:	4936      	ldr	r1, [pc, #216]	; (800267c <Router_CommandHandler+0x22c>)
 80025a4:	4836      	ldr	r0, [pc, #216]	; (8002680 <Router_CommandHandler+0x230>)
 80025a6:	f008 f8fb 	bl	800a7a0 <siprintf>
			break;
 80025aa:	e054      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_GET_HUMIDITY:
			sprintf(Router.MainBuff, "HUMIDITY:%0.1f\n", AHT10_DataStruct.Humidity);
 80025ac:	4b35      	ldr	r3, [pc, #212]	; (8002684 <Router_CommandHandler+0x234>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7fd ff39 	bl	8000428 <__aeabi_f2d>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	4933      	ldr	r1, [pc, #204]	; (8002688 <Router_CommandHandler+0x238>)
 80025bc:	4830      	ldr	r0, [pc, #192]	; (8002680 <Router_CommandHandler+0x230>)
 80025be:	f008 f8ef 	bl	800a7a0 <siprintf>
			break;
 80025c2:	e048      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_GET_TEMPERATURE:
			sprintf(Router.MainBuff, "TEMPERATURE:%0.1f\n", AHT10_DataStruct.Temperature);
 80025c4:	4b2f      	ldr	r3, [pc, #188]	; (8002684 <Router_CommandHandler+0x234>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fd ff2d 	bl	8000428 <__aeabi_f2d>
 80025ce:	4602      	mov	r2, r0
 80025d0:	460b      	mov	r3, r1
 80025d2:	492e      	ldr	r1, [pc, #184]	; (800268c <Router_CommandHandler+0x23c>)
 80025d4:	482a      	ldr	r0, [pc, #168]	; (8002680 <Router_CommandHandler+0x230>)
 80025d6:	f008 f8e3 	bl	800a7a0 <siprintf>
			break;
 80025da:	e03c      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_GET_DEVICE_ID:
			sprintf(Router.MainBuff, "DEVICE_ID:%s\n", DEVICE_ID);
 80025dc:	4a2c      	ldr	r2, [pc, #176]	; (8002690 <Router_CommandHandler+0x240>)
 80025de:	492d      	ldr	r1, [pc, #180]	; (8002694 <Router_CommandHandler+0x244>)
 80025e0:	4827      	ldr	r0, [pc, #156]	; (8002680 <Router_CommandHandler+0x230>)
 80025e2:	f008 f8dd 	bl	800a7a0 <siprintf>
			break;
 80025e6:	e036      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_FAN_TOGGLE:
			FAN_TOGGLE;
 80025e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025ec:	482a      	ldr	r0, [pc, #168]	; (8002698 <Router_CommandHandler+0x248>)
 80025ee:	f002 fa4e 	bl	8004a8e <HAL_GPIO_TogglePin>
			FAN_AnswerRequest();
 80025f2:	f7ff fc73 	bl	8001edc <FAN_AnswerRequest>
			break;
 80025f6:	e02e      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_WaterLevelSensor_ADC_VAL:
			sprintf(Router.MainBuff, "WaterLevelSensor:%d\n", ADC1_Module.Level);
 80025f8:	4b28      	ldr	r3, [pc, #160]	; (800269c <Router_CommandHandler+0x24c>)
 80025fa:	789b      	ldrb	r3, [r3, #2]
 80025fc:	461a      	mov	r2, r3
 80025fe:	4928      	ldr	r1, [pc, #160]	; (80026a0 <Router_CommandHandler+0x250>)
 8002600:	481f      	ldr	r0, [pc, #124]	; (8002680 <Router_CommandHandler+0x230>)
 8002602:	f008 f8cd 	bl	800a7a0 <siprintf>
			break;
 8002606:	e026      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_AirPump_TOGGLE:
			AIR_PUMP_TOGGLE;
 8002608:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800260c:	4822      	ldr	r0, [pc, #136]	; (8002698 <Router_CommandHandler+0x248>)
 800260e:	f002 fa3e 	bl	8004a8e <HAL_GPIO_TogglePin>
			AirPump_AnswerRequest();
 8002612:	f7fe ffdf 	bl	80015d4 <AirPump_AnswerRequest>
			break;
 8002616:	e01e      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_IR_LAMP_TOGGLE:
			IR_LAMP_TOGGLE;
 8002618:	f44f 7100 	mov.w	r1, #512	; 0x200
 800261c:	481e      	ldr	r0, [pc, #120]	; (8002698 <Router_CommandHandler+0x248>)
 800261e:	f002 fa36 	bl	8004a8e <HAL_GPIO_TogglePin>
			IR_Lamp_AnswerRequest();
 8002622:	f7ff fc7d 	bl	8001f20 <IR_Lamp_AnswerRequest>
			break;
 8002626:	e016      	b.n	8002656 <Router_CommandHandler+0x206>

		case ROUTER_CMD_STEPPER_MOTOR_ROTATE:
			HAL_TIM_Base_Start_IT(&htim3);
 8002628:	481e      	ldr	r0, [pc, #120]	; (80026a4 <Router_CommandHandler+0x254>)
 800262a:	f005 fcef 	bl	800800c <HAL_TIM_Base_Start_IT>
			if(!StepperMotor_1.cw)
 800262e:	4b1e      	ldr	r3, [pc, #120]	; (80026a8 <Router_CommandHandler+0x258>)
 8002630:	789b      	ldrb	r3, [r3, #2]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d107      	bne.n	8002646 <Router_CommandHandler+0x1f6>
			{
				sprintf(Router.MainBuff, ROUTER_MSG_STEPPER_MOTOR_CCW);
 8002636:	491d      	ldr	r1, [pc, #116]	; (80026ac <Router_CommandHandler+0x25c>)
 8002638:	4811      	ldr	r0, [pc, #68]	; (8002680 <Router_CommandHandler+0x230>)
 800263a:	f008 f8b1 	bl	800a7a0 <siprintf>
				StepperMotor_HalfStep_RotateCounterClockWise(&StepperMotor_1);
 800263e:	481a      	ldr	r0, [pc, #104]	; (80026a8 <Router_CommandHandler+0x258>)
 8002640:	f7ff fce0 	bl	8002004 <StepperMotor_HalfStep_RotateCounterClockWise>
			else
			{
				sprintf(Router.MainBuff, ROUTER_MSG_STEPPER_MOTOR_CW);
				StepperMotor_HalfStep_RotateClockWise(&StepperMotor_1);
			}
			break;
 8002644:	e006      	b.n	8002654 <Router_CommandHandler+0x204>
				sprintf(Router.MainBuff, ROUTER_MSG_STEPPER_MOTOR_CW);
 8002646:	491a      	ldr	r1, [pc, #104]	; (80026b0 <Router_CommandHandler+0x260>)
 8002648:	480d      	ldr	r0, [pc, #52]	; (8002680 <Router_CommandHandler+0x230>)
 800264a:	f008 f8a9 	bl	800a7a0 <siprintf>
				StepperMotor_HalfStep_RotateClockWise(&StepperMotor_1);
 800264e:	4816      	ldr	r0, [pc, #88]	; (80026a8 <Router_CommandHandler+0x258>)
 8002650:	f7ff fde2 	bl	8002218 <StepperMotor_HalfStep_RotateClockWise>
			break;
 8002654:	bf00      	nop
	}

	Router_UART_Transmit_DMA((uint8_t*)Router.MainBuff, strlen(Router.MainBuff));
 8002656:	480a      	ldr	r0, [pc, #40]	; (8002680 <Router_CommandHandler+0x230>)
 8002658:	f7fd fd7a 	bl	8000150 <strlen>
 800265c:	4603      	mov	r3, r0
 800265e:	b29b      	uxth	r3, r3
 8002660:	4619      	mov	r1, r3
 8002662:	4807      	ldr	r0, [pc, #28]	; (8002680 <Router_CommandHandler+0x230>)
 8002664:	f7ff fee2 	bl	800242c <Router_UART_Transmit_DMA>
	return;
 8002668:	bf00      	nop
}
 800266a:	bd80      	pop	{r7, pc}
 800266c:	f3af 8000 	nop.w
 8002670:	eb851eb8 	.word	0xeb851eb8
 8002674:	3f7eb851 	.word	0x3f7eb851
 8002678:	20000210 	.word	0x20000210
 800267c:	0800e398 	.word	0x0800e398
 8002680:	20000242 	.word	0x20000242
 8002684:	200002a8 	.word	0x200002a8
 8002688:	0800e3a8 	.word	0x0800e3a8
 800268c:	0800e3b8 	.word	0x0800e3b8
 8002690:	0800e3cc 	.word	0x0800e3cc
 8002694:	0800e3d8 	.word	0x0800e3d8
 8002698:	40010c00 	.word	0x40010c00
 800269c:	2000020c 	.word	0x2000020c
 80026a0:	0800e3e8 	.word	0x0800e3e8
 80026a4:	200003c4 	.word	0x200003c4
 80026a8:	200002d4 	.word	0x200002d4
 80026ac:	0800e400 	.word	0x0800e400
 80026b0:	0800e41c 	.word	0x0800e41c

080026b4 <HAL_UARTEx_RxEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	460b      	mov	r3, r1
 80026be:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == USART2)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a0b      	ldr	r2, [pc, #44]	; (80026f4 <HAL_UARTEx_RxEventCallback+0x40>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d110      	bne.n	80026ec <HAL_UARTEx_RxEventCallback+0x38>
	{
		Router_CommandHandler();
 80026ca:	f7ff fec1 	bl	8002450 <Router_CommandHandler>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, Router.RxBuff, Size);
 80026ce:	887b      	ldrh	r3, [r7, #2]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4909      	ldr	r1, [pc, #36]	; (80026f8 <HAL_UARTEx_RxEventCallback+0x44>)
 80026d4:	4809      	ldr	r0, [pc, #36]	; (80026fc <HAL_UARTEx_RxEventCallback+0x48>)
 80026d6:	f006 f9ed 	bl	8008ab4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 80026da:	4b09      	ldr	r3, [pc, #36]	; (8002700 <HAL_UARTEx_RxEventCallback+0x4c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	4b07      	ldr	r3, [pc, #28]	; (8002700 <HAL_UARTEx_RxEventCallback+0x4c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 0204 	bic.w	r2, r2, #4
 80026e8:	601a      	str	r2, [r3, #0]
	}
	return;
 80026ea:	bf00      	nop
 80026ec:	bf00      	nop
}
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40004400 	.word	0x40004400
 80026f8:	20000210 	.word	0x20000210
 80026fc:	200005dc 	.word	0x200005dc
 8002700:	200002d8 	.word	0x200002d8

08002704 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a20      	ldr	r2, [pc, #128]	; (8002794 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d12b      	bne.n	800276e <HAL_TIM_PeriodElapsedCallback+0x6a>
	{
		LED_TOGGLE;
 8002716:	2120      	movs	r1, #32
 8002718:	481f      	ldr	r0, [pc, #124]	; (8002798 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800271a:	f002 f9b8 	bl	8004a8e <HAL_GPIO_TogglePin>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC1_Module.Data, ADC1_Module.NChannels);
 800271e:	4b1f      	ldr	r3, [pc, #124]	; (800279c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002720:	78db      	ldrb	r3, [r3, #3]
 8002722:	461a      	mov	r2, r3
 8002724:	491d      	ldr	r1, [pc, #116]	; (800279c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002726:	481e      	ldr	r0, [pc, #120]	; (80027a0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002728:	f001 f958 	bl	80039dc <HAL_ADC_Start_DMA>
		if(AHT10_DataStruct.TriggerTimeCounter == AHT10_TRIGGER_MEASUREMENTS_PERIOD)
 800272c:	4b1d      	ldr	r3, [pc, #116]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800272e:	7c9b      	ldrb	r3, [r3, #18]
 8002730:	2b0a      	cmp	r3, #10
 8002732:	d105      	bne.n	8002740 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			AHT10_TriggerMeasurements();
 8002734:	f7fe fea2 	bl	800147c <AHT10_TriggerMeasurements>
			AHT10_DataStruct.TriggerTimeCounter = 0;
 8002738:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800273a:	2200      	movs	r2, #0
 800273c:	749a      	strb	r2, [r3, #18]
 800273e:	e005      	b.n	800274c <HAL_TIM_PeriodElapsedCallback+0x48>
		}
		else
		{
			AHT10_DataStruct.TriggerTimeCounter++;
 8002740:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002742:	7c9b      	ldrb	r3, [r3, #18]
 8002744:	3301      	adds	r3, #1
 8002746:	b2da      	uxtb	r2, r3
 8002748:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800274a:	749a      	strb	r2, [r3, #18]
		}

		if(AHT10_DataStruct.ReadDataTimerCounter == AHT10_READ_DATA_PERIOD)
 800274c:	4b15      	ldr	r3, [pc, #84]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800274e:	7cdb      	ldrb	r3, [r3, #19]
 8002750:	2b0f      	cmp	r3, #15
 8002752:	d105      	bne.n	8002760 <HAL_TIM_PeriodElapsedCallback+0x5c>
		{
			AHT10_Measure();
 8002754:	f7fe ff2e 	bl	80015b4 <AHT10_Measure>
			AHT10_DataStruct.ReadDataTimerCounter = 0;
 8002758:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800275a:	2200      	movs	r2, #0
 800275c:	74da      	strb	r2, [r3, #19]
		}
		else
		{
			AHT10_DataStruct.ReadDataTimerCounter++;
		}
		return;
 800275e:	e016      	b.n	800278e <HAL_TIM_PeriodElapsedCallback+0x8a>
			AHT10_DataStruct.ReadDataTimerCounter++;
 8002760:	4b10      	ldr	r3, [pc, #64]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002762:	7cdb      	ldrb	r3, [r3, #19]
 8002764:	3301      	adds	r3, #1
 8002766:	b2da      	uxtb	r2, r3
 8002768:	4b0e      	ldr	r3, [pc, #56]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800276a:	74da      	strb	r2, [r3, #19]
		return;
 800276c:	e00f      	b.n	800278e <HAL_TIM_PeriodElapsedCallback+0x8a>
	}
	else if(htim->Instance == TIM3)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a0d      	ldr	r2, [pc, #52]	; (80027a8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d10a      	bne.n	800278e <HAL_TIM_PeriodElapsedCallback+0x8a>
	{
		if(StepperMotor_1.cw)
 8002778:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800277a:	789b      	ldrb	r3, [r3, #2]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d003      	beq.n	8002788 <HAL_TIM_PeriodElapsedCallback+0x84>
		{
			StepperMotor_HalfStep_RotateClockWise(&StepperMotor_1);
 8002780:	480a      	ldr	r0, [pc, #40]	; (80027ac <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002782:	f7ff fd49 	bl	8002218 <StepperMotor_HalfStep_RotateClockWise>
 8002786:	e002      	b.n	800278e <HAL_TIM_PeriodElapsedCallback+0x8a>
		}
		else
		{
			StepperMotor_HalfStep_RotateCounterClockWise(&StepperMotor_1);
 8002788:	4808      	ldr	r0, [pc, #32]	; (80027ac <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800278a:	f7ff fc3b 	bl	8002004 <StepperMotor_HalfStep_RotateCounterClockWise>
		}
	}

}
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40012c00 	.word	0x40012c00
 8002798:	40010800 	.word	0x40010800
 800279c:	2000020c 	.word	0x2000020c
 80027a0:	20000450 	.word	0x20000450
 80027a4:	200002a8 	.word	0x200002a8
 80027a8:	40000400 	.word	0x40000400
 80027ac:	200002d4 	.word	0x200002d4

080027b0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 80027ba:	88fb      	ldrh	r3, [r7, #6]
 80027bc:	2b04      	cmp	r3, #4
 80027be:	d01e      	beq.n	80027fe <HAL_GPIO_EXTI_Callback+0x4e>
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	dc22      	bgt.n	800280a <HAL_GPIO_EXTI_Callback+0x5a>
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d002      	beq.n	80027ce <HAL_GPIO_EXTI_Callback+0x1e>
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d00c      	beq.n	80027e6 <HAL_GPIO_EXTI_Callback+0x36>
		case RKPSS_Pin:
			Router_UART_Transmit_DMA((uint8_t*)ROUTER_MSG_SOUND_DETECTED, strlen(ROUTER_MSG_SOUND_DETECTED));
			break;
	}

	return;
 80027cc:	e01d      	b.n	800280a <HAL_GPIO_EXTI_Callback+0x5a>
			StepperMotor_1.cw = 0;
 80027ce:	4b11      	ldr	r3, [pc, #68]	; (8002814 <HAL_GPIO_EXTI_Callback+0x64>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	709a      	strb	r2, [r3, #2]
			StepperMotor_StopRotation(&StepperMotor_1, &htim3);
 80027d4:	4910      	ldr	r1, [pc, #64]	; (8002818 <HAL_GPIO_EXTI_Callback+0x68>)
 80027d6:	480f      	ldr	r0, [pc, #60]	; (8002814 <HAL_GPIO_EXTI_Callback+0x64>)
 80027d8:	f7ff fbea 	bl	8001fb0 <StepperMotor_StopRotation>
			Router_UART_Transmit_DMA((uint8_t*)ROUTER_MSG_MOTOR_RIGHT_BORDER, strlen(ROUTER_MSG_MOTOR_RIGHT_BORDER));
 80027dc:	210d      	movs	r1, #13
 80027de:	480f      	ldr	r0, [pc, #60]	; (800281c <HAL_GPIO_EXTI_Callback+0x6c>)
 80027e0:	f7ff fe24 	bl	800242c <Router_UART_Transmit_DMA>
			break;
 80027e4:	e010      	b.n	8002808 <HAL_GPIO_EXTI_Callback+0x58>
			StepperMotor_1.cw = 1;
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <HAL_GPIO_EXTI_Callback+0x64>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	709a      	strb	r2, [r3, #2]
			StepperMotor_StopRotation(&StepperMotor_1, &htim3);
 80027ec:	490a      	ldr	r1, [pc, #40]	; (8002818 <HAL_GPIO_EXTI_Callback+0x68>)
 80027ee:	4809      	ldr	r0, [pc, #36]	; (8002814 <HAL_GPIO_EXTI_Callback+0x64>)
 80027f0:	f7ff fbde 	bl	8001fb0 <StepperMotor_StopRotation>
			Router_UART_Transmit_DMA((uint8_t*)ROUTER_MSG_MOTOR_LEFT_BORDER, strlen(ROUTER_MSG_MOTOR_LEFT_BORDER));
 80027f4:	210c      	movs	r1, #12
 80027f6:	480a      	ldr	r0, [pc, #40]	; (8002820 <HAL_GPIO_EXTI_Callback+0x70>)
 80027f8:	f7ff fe18 	bl	800242c <Router_UART_Transmit_DMA>
			break;
 80027fc:	e004      	b.n	8002808 <HAL_GPIO_EXTI_Callback+0x58>
			Router_UART_Transmit_DMA((uint8_t*)ROUTER_MSG_SOUND_DETECTED, strlen(ROUTER_MSG_SOUND_DETECTED));
 80027fe:	2106      	movs	r1, #6
 8002800:	4808      	ldr	r0, [pc, #32]	; (8002824 <HAL_GPIO_EXTI_Callback+0x74>)
 8002802:	f7ff fe13 	bl	800242c <Router_UART_Transmit_DMA>
			break;
 8002806:	bf00      	nop
	return;
 8002808:	bf00      	nop
 800280a:	bf00      	nop
}
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200002d4 	.word	0x200002d4
 8002818:	200003c4 	.word	0x200003c4
 800281c:	0800e430 	.word	0x0800e430
 8002820:	0800e440 	.word	0x0800e440
 8002824:	0800e450 	.word	0x0800e450

08002828 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a0e      	ldr	r2, [pc, #56]	; (8002870 <HAL_ADC_ConvCpltCallback+0x48>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d115      	bne.n	8002866 <HAL_ADC_ConvCpltCallback+0x3e>
    {
    	if(ADC1_Module.Data[0] <= WaterLevelSensor_EMPTY)
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <HAL_ADC_ConvCpltCallback+0x4c>)
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002842:	d803      	bhi.n	800284c <HAL_ADC_ConvCpltCallback+0x24>
    		ADC1_Module.Level = 0;
 8002844:	4b0b      	ldr	r3, [pc, #44]	; (8002874 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002846:	2200      	movs	r2, #0
 8002848:	709a      	strb	r2, [r3, #2]
    	else if(ADC1_Module.Data[0] <= WaterLevelSensor_HALF)
    		ADC1_Module.Level = 50;
    	else
    		ADC1_Module.Level = 100;
    }
}
 800284a:	e00c      	b.n	8002866 <HAL_ADC_ConvCpltCallback+0x3e>
    	else if(ADC1_Module.Data[0] <= WaterLevelSensor_HALF)
 800284c:	4b09      	ldr	r3, [pc, #36]	; (8002874 <HAL_ADC_ConvCpltCallback+0x4c>)
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	f240 72bc 	movw	r2, #1980	; 0x7bc
 8002854:	4293      	cmp	r3, r2
 8002856:	d803      	bhi.n	8002860 <HAL_ADC_ConvCpltCallback+0x38>
    		ADC1_Module.Level = 50;
 8002858:	4b06      	ldr	r3, [pc, #24]	; (8002874 <HAL_ADC_ConvCpltCallback+0x4c>)
 800285a:	2232      	movs	r2, #50	; 0x32
 800285c:	709a      	strb	r2, [r3, #2]
}
 800285e:	e002      	b.n	8002866 <HAL_ADC_ConvCpltCallback+0x3e>
    		ADC1_Module.Level = 100;
 8002860:	4b04      	ldr	r3, [pc, #16]	; (8002874 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002862:	2264      	movs	r2, #100	; 0x64
 8002864:	709a      	strb	r2, [r3, #2]
}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr
 8002870:	40012400 	.word	0x40012400
 8002874:	2000020c 	.word	0x2000020c

08002878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800287c:	f000 ff74 	bl	8003768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002880:	f000 f860 	bl	8002944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002884:	f000 fa82 	bl	8002d8c <MX_GPIO_Init>
  MX_DMA_Init();
 8002888:	f000 fa42 	bl	8002d10 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800288c:	f000 fa16 	bl	8002cbc <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8002890:	f000 f91c 	bl	8002acc <MX_I2C2_Init>
  MX_I2C1_Init();
 8002894:	f000 f8ec 	bl	8002a70 <MX_I2C1_Init>
  MX_TIM1_Init();
 8002898:	f000 f946 	bl	8002b28 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800289c:	f000 f9e4 	bl	8002c68 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80028a0:	f000 f8a8 	bl	80029f4 <MX_ADC1_Init>
  MX_TIM3_Init();
 80028a4:	f000 f992 	bl	8002bcc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  BMP280_Init();
 80028a8:	f7ff fab2 	bl	8001e10 <BMP280_Init>
  AHT10_Init();
 80028ac:	f7fe fdb4 	bl	8001418 <AHT10_Init>
  ADC1_Module_Init();
 80028b0:	f7fe fda4 	bl	80013fc <ADC1_Module_Init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC1_Module.Data, ADC1_Module.NChannels);
 80028b4:	4b1a      	ldr	r3, [pc, #104]	; (8002920 <main+0xa8>)
 80028b6:	78db      	ldrb	r3, [r3, #3]
 80028b8:	461a      	mov	r2, r3
 80028ba:	4919      	ldr	r1, [pc, #100]	; (8002920 <main+0xa8>)
 80028bc:	4819      	ldr	r0, [pc, #100]	; (8002924 <main+0xac>)
 80028be:	f001 f88d 	bl	80039dc <HAL_ADC_Start_DMA>
  AIR_PUMP_OFF;
 80028c2:	2201      	movs	r2, #1
 80028c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028c8:	4817      	ldr	r0, [pc, #92]	; (8002928 <main+0xb0>)
 80028ca:	f002 f8c8 	bl	8004a5e <HAL_GPIO_WritePin>
  FAN_OFF;
 80028ce:	2201      	movs	r2, #1
 80028d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028d4:	4814      	ldr	r0, [pc, #80]	; (8002928 <main+0xb0>)
 80028d6:	f002 f8c2 	bl	8004a5e <HAL_GPIO_WritePin>
  IR_LAMP_OFF;
 80028da:	2201      	movs	r2, #1
 80028dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028e0:	4811      	ldr	r0, [pc, #68]	; (8002928 <main+0xb0>)
 80028e2:	f002 f8bc 	bl	8004a5e <HAL_GPIO_WritePin>
  StepperMotor_Init(&StepperMotor_1);
 80028e6:	4811      	ldr	r0, [pc, #68]	; (800292c <main+0xb4>)
 80028e8:	f7ff fb3c 	bl	8001f64 <StepperMotor_Init>
  StepperMotor_SetSpeed(&StepperMotor_1, &htim3, 10);
 80028ec:	220a      	movs	r2, #10
 80028ee:	4910      	ldr	r1, [pc, #64]	; (8002930 <main+0xb8>)
 80028f0:	480e      	ldr	r0, [pc, #56]	; (800292c <main+0xb4>)
 80028f2:	f7ff fb49 	bl	8001f88 <StepperMotor_SetSpeed>

  HAL_TIM_Base_Start_IT(&htim1);
 80028f6:	480f      	ldr	r0, [pc, #60]	; (8002934 <main+0xbc>)
 80028f8:	f005 fb88 	bl	800800c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80028fc:	480c      	ldr	r0, [pc, #48]	; (8002930 <main+0xb8>)
 80028fe:	f005 fb85 	bl	800800c <HAL_TIM_Base_Start_IT>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, Router.RxBuff, ROUTER_RX_BUFF_SIZE);
 8002902:	2232      	movs	r2, #50	; 0x32
 8002904:	490c      	ldr	r1, [pc, #48]	; (8002938 <main+0xc0>)
 8002906:	480d      	ldr	r0, [pc, #52]	; (800293c <main+0xc4>)
 8002908:	f006 f8d4 	bl	8008ab4 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800290c:	4b0c      	ldr	r3, [pc, #48]	; (8002940 <main+0xc8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <main+0xc8>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0204 	bic.w	r2, r2, #4
 800291a:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800291c:	e7fe      	b.n	800291c <main+0xa4>
 800291e:	bf00      	nop
 8002920:	2000020c 	.word	0x2000020c
 8002924:	20000450 	.word	0x20000450
 8002928:	40010c00 	.word	0x40010c00
 800292c:	200002d4 	.word	0x200002d4
 8002930:	200003c4 	.word	0x200003c4
 8002934:	20000594 	.word	0x20000594
 8002938:	20000210 	.word	0x20000210
 800293c:	200005dc 	.word	0x200005dc
 8002940:	200002d8 	.word	0x200002d8

08002944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b094      	sub	sp, #80	; 0x50
 8002948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800294a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800294e:	2228      	movs	r2, #40	; 0x28
 8002950:	2100      	movs	r1, #0
 8002952:	4618      	mov	r0, r3
 8002954:	f007 f8a6 	bl	8009aa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002958:	f107 0314 	add.w	r3, r7, #20
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
 8002962:	609a      	str	r2, [r3, #8]
 8002964:	60da      	str	r2, [r3, #12]
 8002966:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	605a      	str	r2, [r3, #4]
 8002970:	609a      	str	r2, [r3, #8]
 8002972:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002974:	2302      	movs	r3, #2
 8002976:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002978:	2301      	movs	r3, #1
 800297a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800297c:	2310      	movs	r3, #16
 800297e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002980:	2302      	movs	r3, #2
 8002982:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002984:	2300      	movs	r3, #0
 8002986:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002988:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800298c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800298e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002992:	4618      	mov	r0, r3
 8002994:	f004 fe26 	bl	80075e4 <HAL_RCC_OscConfig>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800299e:	f000 fab5 	bl	8002f0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029a2:	230f      	movs	r3, #15
 80029a4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029a6:	2302      	movs	r3, #2
 80029a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029b4:	2300      	movs	r3, #0
 80029b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	2102      	movs	r1, #2
 80029be:	4618      	mov	r0, r3
 80029c0:	f005 f890 	bl	8007ae4 <HAL_RCC_ClockConfig>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80029ca:	f000 fa9f 	bl	8002f0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80029ce:	2302      	movs	r3, #2
 80029d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80029d2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80029d6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029d8:	1d3b      	adds	r3, r7, #4
 80029da:	4618      	mov	r0, r3
 80029dc:	f005 fa10 	bl	8007e00 <HAL_RCCEx_PeriphCLKConfig>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80029e6:	f000 fa91 	bl	8002f0c <Error_Handler>
  }
}
 80029ea:	bf00      	nop
 80029ec:	3750      	adds	r7, #80	; 0x50
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80029fa:	1d3b      	adds	r3, r7, #4
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002a04:	4b18      	ldr	r3, [pc, #96]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a06:	4a19      	ldr	r2, [pc, #100]	; (8002a6c <MX_ADC1_Init+0x78>)
 8002a08:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002a0a:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002a10:	4b15      	ldr	r3, [pc, #84]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a16:	4b14      	ldr	r3, [pc, #80]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a1c:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a1e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002a22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a24:	4b10      	ldr	r3, [pc, #64]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002a2a:	4b0f      	ldr	r3, [pc, #60]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a30:	480d      	ldr	r0, [pc, #52]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a32:	f000 fefb 	bl	800382c <HAL_ADC_Init>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002a3c:	f000 fa66 	bl	8002f0c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002a40:	230d      	movs	r3, #13
 8002a42:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a44:	2301      	movs	r3, #1
 8002a46:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002a48:	2302      	movs	r3, #2
 8002a4a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a4c:	1d3b      	adds	r3, r7, #4
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4805      	ldr	r0, [pc, #20]	; (8002a68 <MX_ADC1_Init+0x74>)
 8002a52:	f001 f8b3 	bl	8003bbc <HAL_ADC_ConfigChannel>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002a5c:	f000 fa56 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002a60:	bf00      	nop
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20000450 	.word	0x20000450
 8002a6c:	40012400 	.word	0x40012400

08002a70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a74:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002a76:	4a13      	ldr	r2, [pc, #76]	; (8002ac4 <MX_I2C1_Init+0x54>)
 8002a78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002a7a:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002a7c:	4a12      	ldr	r2, [pc, #72]	; (8002ac8 <MX_I2C1_Init+0x58>)
 8002a7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a80:	4b0f      	ldr	r3, [pc, #60]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a86:	4b0e      	ldr	r3, [pc, #56]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002a8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a92:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a94:	4b0a      	ldr	r3, [pc, #40]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a9a:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002aa0:	4b07      	ldr	r3, [pc, #28]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002aa6:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002aac:	4804      	ldr	r0, [pc, #16]	; (8002ac0 <MX_I2C1_Init+0x50>)
 8002aae:	f002 f81f 	bl	8004af0 <HAL_I2C_Init>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ab8:	f000 fa28 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002abc:	bf00      	nop
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	2000031c 	.word	0x2000031c
 8002ac4:	40005400 	.word	0x40005400
 8002ac8:	00061a80 	.word	0x00061a80

08002acc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002ad0:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002ad2:	4a13      	ldr	r2, [pc, #76]	; (8002b20 <MX_I2C2_Init+0x54>)
 8002ad4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002ad6:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002ad8:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <MX_I2C2_Init+0x58>)
 8002ada:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002adc:	4b0f      	ldr	r3, [pc, #60]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002ae2:	4b0e      	ldr	r3, [pc, #56]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002aea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002aee:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002af0:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002af6:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002afc:	4b07      	ldr	r3, [pc, #28]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b02:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002b08:	4804      	ldr	r0, [pc, #16]	; (8002b1c <MX_I2C2_Init+0x50>)
 8002b0a:	f001 fff1 	bl	8004af0 <HAL_I2C_Init>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002b14:	f000 f9fa 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002b18:	bf00      	nop
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20000370 	.word	0x20000370
 8002b20:	40005800 	.word	0x40005800
 8002b24:	000186a0 	.word	0x000186a0

08002b28 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b2e:	f107 0308 	add.w	r3, r7, #8
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	605a      	str	r2, [r3, #4]
 8002b38:	609a      	str	r2, [r3, #8]
 8002b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b3c:	463b      	mov	r3, r7
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b44:	4b1f      	ldr	r3, [pc, #124]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b46:	4a20      	ldr	r2, [pc, #128]	; (8002bc8 <MX_TIM1_Init+0xa0>)
 8002b48:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6400-1;
 8002b4a:	4b1e      	ldr	r3, [pc, #120]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b4c:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002b50:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b52:	4b1c      	ldr	r3, [pc, #112]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8002b58:	4b1a      	ldr	r3, [pc, #104]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b5a:	f242 720f 	movw	r2, #9999	; 0x270f
 8002b5e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b60:	4b18      	ldr	r3, [pc, #96]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b66:	4b17      	ldr	r3, [pc, #92]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b6c:	4b15      	ldr	r3, [pc, #84]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b72:	4814      	ldr	r0, [pc, #80]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b74:	f005 f9fa 	bl	8007f6c <HAL_TIM_Base_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002b7e:	f000 f9c5 	bl	8002f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b88:	f107 0308 	add.w	r3, r7, #8
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	480d      	ldr	r0, [pc, #52]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002b90:	f005 fbc4 	bl	800831c <HAL_TIM_ConfigClockSource>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002b9a:	f000 f9b7 	bl	8002f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ba6:	463b      	mov	r3, r7
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4806      	ldr	r0, [pc, #24]	; (8002bc4 <MX_TIM1_Init+0x9c>)
 8002bac:	f005 fd9a 	bl	80086e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002bb6:	f000 f9a9 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002bba:	bf00      	nop
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000594 	.word	0x20000594
 8002bc8:	40012c00 	.word	0x40012c00

08002bcc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bd2:	f107 0308 	add.w	r3, r7, #8
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be0:	463b      	mov	r3, r7
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002be8:	4b1d      	ldr	r3, [pc, #116]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002bea:	4a1e      	ldr	r2, [pc, #120]	; (8002c64 <MX_TIM3_Init+0x98>)
 8002bec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6400-1;
 8002bee:	4b1c      	ldr	r3, [pc, #112]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002bf0:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002bf4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf6:	4b1a      	ldr	r3, [pc, #104]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 8002bfc:	4b18      	ldr	r3, [pc, #96]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002bfe:	220e      	movs	r2, #14
 8002c00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c02:	4b17      	ldr	r3, [pc, #92]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c08:	4b15      	ldr	r3, [pc, #84]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c0e:	4814      	ldr	r0, [pc, #80]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002c10:	f005 f9ac 	bl	8007f6c <HAL_TIM_Base_Init>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002c1a:	f000 f977 	bl	8002f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c22:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c24:	f107 0308 	add.w	r3, r7, #8
 8002c28:	4619      	mov	r1, r3
 8002c2a:	480d      	ldr	r0, [pc, #52]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002c2c:	f005 fb76 	bl	800831c <HAL_TIM_ConfigClockSource>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002c36:	f000 f969 	bl	8002f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c42:	463b      	mov	r3, r7
 8002c44:	4619      	mov	r1, r3
 8002c46:	4806      	ldr	r0, [pc, #24]	; (8002c60 <MX_TIM3_Init+0x94>)
 8002c48:	f005 fd4c 	bl	80086e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002c52:	f000 f95b 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002c56:	bf00      	nop
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	200003c4 	.word	0x200003c4
 8002c64:	40000400 	.word	0x40000400

08002c68 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c6c:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c6e:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <MX_USART1_UART_Init+0x50>)
 8002c70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c72:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c78:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c7a:	4b0e      	ldr	r3, [pc, #56]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c80:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c86:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c8c:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c8e:	220c      	movs	r2, #12
 8002c90:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c92:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c9e:	4805      	ldr	r0, [pc, #20]	; (8002cb4 <MX_USART1_UART_Init+0x4c>)
 8002ca0:	f005 fd90 	bl	80087c4 <HAL_UART_Init>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002caa:	f000 f92f 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	20000508 	.word	0x20000508
 8002cb8:	40013800 	.word	0x40013800

08002cbc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cc0:	4b11      	ldr	r3, [pc, #68]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002cc2:	4a12      	ldr	r2, [pc, #72]	; (8002d0c <MX_USART2_UART_Init+0x50>)
 8002cc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cc6:	4b10      	ldr	r3, [pc, #64]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002cc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ccc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cce:	4b0e      	ldr	r3, [pc, #56]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cd4:	4b0c      	ldr	r3, [pc, #48]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cda:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ce0:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002ce2:	220c      	movs	r2, #12
 8002ce4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ce6:	4b08      	ldr	r3, [pc, #32]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cec:	4b06      	ldr	r3, [pc, #24]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cf2:	4805      	ldr	r0, [pc, #20]	; (8002d08 <MX_USART2_UART_Init+0x4c>)
 8002cf4:	f005 fd66 	bl	80087c4 <HAL_UART_Init>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002cfe:	f000 f905 	bl	8002f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d02:	bf00      	nop
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	200005dc 	.word	0x200005dc
 8002d0c:	40004400 	.word	0x40004400

08002d10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d16:	4b1c      	ldr	r3, [pc, #112]	; (8002d88 <MX_DMA_Init+0x78>)
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	4a1b      	ldr	r2, [pc, #108]	; (8002d88 <MX_DMA_Init+0x78>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6153      	str	r3, [r2, #20]
 8002d22:	4b19      	ldr	r3, [pc, #100]	; (8002d88 <MX_DMA_Init+0x78>)
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	607b      	str	r3, [r7, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2100      	movs	r1, #0
 8002d32:	200b      	movs	r0, #11
 8002d34:	f001 fa13 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d38:	200b      	movs	r0, #11
 8002d3a:	f001 fa2c 	bl	8004196 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002d3e:	2200      	movs	r2, #0
 8002d40:	2100      	movs	r1, #0
 8002d42:	200e      	movs	r0, #14
 8002d44:	f001 fa0b 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002d48:	200e      	movs	r0, #14
 8002d4a:	f001 fa24 	bl	8004196 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	2100      	movs	r1, #0
 8002d52:	200f      	movs	r0, #15
 8002d54:	f001 fa03 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002d58:	200f      	movs	r0, #15
 8002d5a:	f001 fa1c 	bl	8004196 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	2100      	movs	r1, #0
 8002d62:	2010      	movs	r0, #16
 8002d64:	f001 f9fb 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002d68:	2010      	movs	r0, #16
 8002d6a:	f001 fa14 	bl	8004196 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2100      	movs	r1, #0
 8002d72:	2011      	movs	r0, #17
 8002d74:	f001 f9f3 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002d78:	2011      	movs	r0, #17
 8002d7a:	f001 fa0c 	bl	8004196 <HAL_NVIC_EnableIRQ>

}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40021000 	.word	0x40021000

08002d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d92:	f107 0310 	add.w	r3, r7, #16
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	605a      	str	r2, [r3, #4]
 8002d9c:	609a      	str	r2, [r3, #8]
 8002d9e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002da0:	4b54      	ldr	r3, [pc, #336]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	4a53      	ldr	r2, [pc, #332]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002da6:	f043 0310 	orr.w	r3, r3, #16
 8002daa:	6193      	str	r3, [r2, #24]
 8002dac:	4b51      	ldr	r3, [pc, #324]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	f003 0310 	and.w	r3, r3, #16
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002db8:	4b4e      	ldr	r3, [pc, #312]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	4a4d      	ldr	r2, [pc, #308]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dbe:	f043 0320 	orr.w	r3, r3, #32
 8002dc2:	6193      	str	r3, [r2, #24]
 8002dc4:	4b4b      	ldr	r3, [pc, #300]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0320 	and.w	r3, r3, #32
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd0:	4b48      	ldr	r3, [pc, #288]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	4a47      	ldr	r2, [pc, #284]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dd6:	f043 0304 	orr.w	r3, r3, #4
 8002dda:	6193      	str	r3, [r2, #24]
 8002ddc:	4b45      	ldr	r3, [pc, #276]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	607b      	str	r3, [r7, #4]
 8002de6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002de8:	4b42      	ldr	r3, [pc, #264]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	4a41      	ldr	r2, [pc, #260]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002dee:	f043 0308 	orr.w	r3, r3, #8
 8002df2:	6193      	str	r3, [r2, #24]
 8002df4:	4b3f      	ldr	r3, [pc, #252]	; (8002ef4 <MX_GPIO_Init+0x168>)
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	f003 0308 	and.w	r3, r3, #8
 8002dfc:	603b      	str	r3, [r7, #0]
 8002dfe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Stepper_A_Pin|Stepper_B_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002e00:	2200      	movs	r2, #0
 8002e02:	2123      	movs	r1, #35	; 0x23
 8002e04:	483c      	ldr	r0, [pc, #240]	; (8002ef8 <MX_GPIO_Init+0x16c>)
 8002e06:	f001 fe2a 	bl	8004a5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AirPump_Pin|FAN_Pin|IR_Lamp_Pin, GPIO_PIN_RESET);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 8002e10:	483a      	ldr	r0, [pc, #232]	; (8002efc <MX_GPIO_Init+0x170>)
 8002e12:	f001 fe24 	bl	8004a5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Stepper_C_Pin|Stepper_D_Pin, GPIO_PIN_RESET);
 8002e16:	2200      	movs	r2, #0
 8002e18:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8002e1c:	4838      	ldr	r0, [pc, #224]	; (8002f00 <MX_GPIO_Init+0x174>)
 8002e1e:	f001 fe1e 	bl	8004a5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e28:	4b36      	ldr	r3, [pc, #216]	; (8002f04 <MX_GPIO_Init+0x178>)
 8002e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e30:	f107 0310 	add.w	r3, r7, #16
 8002e34:	4619      	mov	r1, r3
 8002e36:	4832      	ldr	r0, [pc, #200]	; (8002f00 <MX_GPIO_Init+0x174>)
 8002e38:	f001 fc76 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pins : YL63_R_Pin YL63_L_Pin RKPSS_Pin */
  GPIO_InitStruct.Pin = YL63_R_Pin|YL63_L_Pin|RKPSS_Pin;
 8002e3c:	2307      	movs	r3, #7
 8002e3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e40:	4b31      	ldr	r3, [pc, #196]	; (8002f08 <MX_GPIO_Init+0x17c>)
 8002e42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e48:	f107 0310 	add.w	r3, r7, #16
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	482c      	ldr	r0, [pc, #176]	; (8002f00 <MX_GPIO_Init+0x174>)
 8002e50:	f001 fc6a 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pins : Stepper_A_Pin Stepper_B_Pin LD2_Pin */
  GPIO_InitStruct.Pin = Stepper_A_Pin|Stepper_B_Pin|LD2_Pin;
 8002e54:	2323      	movs	r3, #35	; 0x23
 8002e56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e60:	2302      	movs	r3, #2
 8002e62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e64:	f107 0310 	add.w	r3, r7, #16
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4823      	ldr	r0, [pc, #140]	; (8002ef8 <MX_GPIO_Init+0x16c>)
 8002e6c:	f001 fc5c 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pins : AirPump_Pin FAN_Pin IR_Lamp_Pin */
  GPIO_InitStruct.Pin = AirPump_Pin|FAN_Pin|IR_Lamp_Pin;
 8002e70:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8002e74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e76:	2301      	movs	r3, #1
 8002e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e82:	f107 0310 	add.w	r3, r7, #16
 8002e86:	4619      	mov	r1, r3
 8002e88:	481c      	ldr	r0, [pc, #112]	; (8002efc <MX_GPIO_Init+0x170>)
 8002e8a:	f001 fc4d 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pins : Stepper_C_Pin Stepper_D_Pin */
  GPIO_InitStruct.Pin = Stepper_C_Pin|Stepper_D_Pin;
 8002e8e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002e92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e94:	2301      	movs	r3, #1
 8002e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea0:	f107 0310 	add.w	r3, r7, #16
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4816      	ldr	r0, [pc, #88]	; (8002f00 <MX_GPIO_Init+0x174>)
 8002ea8:	f001 fc3e 	bl	8004728 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8002eac:	2200      	movs	r2, #0
 8002eae:	2101      	movs	r1, #1
 8002eb0:	2006      	movs	r0, #6
 8002eb2:	f001 f954 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002eb6:	2006      	movs	r0, #6
 8002eb8:	f001 f96d 	bl	8004196 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	2007      	movs	r0, #7
 8002ec2:	f001 f94c 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002ec6:	2007      	movs	r0, #7
 8002ec8:	f001 f965 	bl	8004196 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 8002ecc:	2200      	movs	r2, #0
 8002ece:	2101      	movs	r1, #1
 8002ed0:	2008      	movs	r0, #8
 8002ed2:	f001 f944 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002ed6:	2008      	movs	r0, #8
 8002ed8:	f001 f95d 	bl	8004196 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002edc:	2200      	movs	r2, #0
 8002ede:	2100      	movs	r1, #0
 8002ee0:	2028      	movs	r0, #40	; 0x28
 8002ee2:	f001 f93c 	bl	800415e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ee6:	2028      	movs	r0, #40	; 0x28
 8002ee8:	f001 f955 	bl	8004196 <HAL_NVIC_EnableIRQ>

}
 8002eec:	bf00      	nop
 8002eee:	3720      	adds	r7, #32
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40010800 	.word	0x40010800
 8002efc:	40010c00 	.word	0x40010c00
 8002f00:	40011000 	.word	0x40011000
 8002f04:	10110000 	.word	0x10110000
 8002f08:	10210000 	.word	0x10210000

08002f0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f10:	b672      	cpsid	i
}
 8002f12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f14:	e7fe      	b.n	8002f14 <Error_Handler+0x8>
	...

08002f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002f1e:	4b15      	ldr	r3, [pc, #84]	; (8002f74 <HAL_MspInit+0x5c>)
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	4a14      	ldr	r2, [pc, #80]	; (8002f74 <HAL_MspInit+0x5c>)
 8002f24:	f043 0301 	orr.w	r3, r3, #1
 8002f28:	6193      	str	r3, [r2, #24]
 8002f2a:	4b12      	ldr	r3, [pc, #72]	; (8002f74 <HAL_MspInit+0x5c>)
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f36:	4b0f      	ldr	r3, [pc, #60]	; (8002f74 <HAL_MspInit+0x5c>)
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	4a0e      	ldr	r2, [pc, #56]	; (8002f74 <HAL_MspInit+0x5c>)
 8002f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f40:	61d3      	str	r3, [r2, #28]
 8002f42:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <HAL_MspInit+0x5c>)
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f4a:	607b      	str	r3, [r7, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002f4e:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <HAL_MspInit+0x60>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	60fb      	str	r3, [r7, #12]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <HAL_MspInit+0x60>)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	3714      	adds	r7, #20
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr
 8002f74:	40021000 	.word	0x40021000
 8002f78:	40010000 	.word	0x40010000

08002f7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b088      	sub	sp, #32
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f84:	f107 0310 	add.w	r3, r7, #16
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	605a      	str	r2, [r3, #4]
 8002f8e:	609a      	str	r2, [r3, #8]
 8002f90:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a28      	ldr	r2, [pc, #160]	; (8003038 <HAL_ADC_MspInit+0xbc>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d149      	bne.n	8003030 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f9c:	4b27      	ldr	r3, [pc, #156]	; (800303c <HAL_ADC_MspInit+0xc0>)
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	4a26      	ldr	r2, [pc, #152]	; (800303c <HAL_ADC_MspInit+0xc0>)
 8002fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fa6:	6193      	str	r3, [r2, #24]
 8002fa8:	4b24      	ldr	r3, [pc, #144]	; (800303c <HAL_ADC_MspInit+0xc0>)
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fb4:	4b21      	ldr	r3, [pc, #132]	; (800303c <HAL_ADC_MspInit+0xc0>)
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	4a20      	ldr	r2, [pc, #128]	; (800303c <HAL_ADC_MspInit+0xc0>)
 8002fba:	f043 0310 	orr.w	r3, r3, #16
 8002fbe:	6193      	str	r3, [r2, #24]
 8002fc0:	4b1e      	ldr	r3, [pc, #120]	; (800303c <HAL_ADC_MspInit+0xc0>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	f003 0310 	and.w	r3, r3, #16
 8002fc8:	60bb      	str	r3, [r7, #8]
 8002fca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002fcc:	2308      	movs	r3, #8
 8002fce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fd4:	f107 0310 	add.w	r3, r7, #16
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4819      	ldr	r0, [pc, #100]	; (8003040 <HAL_ADC_MspInit+0xc4>)
 8002fdc:	f001 fba4 	bl	8004728 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002fe0:	4b18      	ldr	r3, [pc, #96]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8002fe2:	4a19      	ldr	r2, [pc, #100]	; (8003048 <HAL_ADC_MspInit+0xcc>)
 8002fe4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fe6:	4b17      	ldr	r3, [pc, #92]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fec:	4b15      	ldr	r3, [pc, #84]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002ff2:	4b14      	ldr	r3, [pc, #80]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8002ff4:	2280      	movs	r2, #128	; 0x80
 8002ff6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ff8:	4b12      	ldr	r3, [pc, #72]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8002ffa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ffe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003000:	4b10      	ldr	r3, [pc, #64]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8003002:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003006:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003008:	4b0e      	ldr	r3, [pc, #56]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 800300a:	2200      	movs	r2, #0
 800300c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800300e:	4b0d      	ldr	r3, [pc, #52]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8003010:	2200      	movs	r2, #0
 8003012:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003014:	480b      	ldr	r0, [pc, #44]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8003016:	f001 f8d9 	bl	80041cc <HAL_DMA_Init>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8003020:	f7ff ff74 	bl	8002f0c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a07      	ldr	r2, [pc, #28]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 8003028:	621a      	str	r2, [r3, #32]
 800302a:	4a06      	ldr	r2, [pc, #24]	; (8003044 <HAL_ADC_MspInit+0xc8>)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003030:	bf00      	nop
 8003032:	3720      	adds	r7, #32
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40012400 	.word	0x40012400
 800303c:	40021000 	.word	0x40021000
 8003040:	40011000 	.word	0x40011000
 8003044:	20000550 	.word	0x20000550
 8003048:	40020008 	.word	0x40020008

0800304c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08a      	sub	sp, #40	; 0x28
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003054:	f107 0318 	add.w	r3, r7, #24
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	609a      	str	r2, [r3, #8]
 8003060:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a33      	ldr	r2, [pc, #204]	; (8003134 <HAL_I2C_MspInit+0xe8>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d12c      	bne.n	80030c6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800306c:	4b32      	ldr	r3, [pc, #200]	; (8003138 <HAL_I2C_MspInit+0xec>)
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	4a31      	ldr	r2, [pc, #196]	; (8003138 <HAL_I2C_MspInit+0xec>)
 8003072:	f043 0308 	orr.w	r3, r3, #8
 8003076:	6193      	str	r3, [r2, #24]
 8003078:	4b2f      	ldr	r3, [pc, #188]	; (8003138 <HAL_I2C_MspInit+0xec>)
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003084:	23c0      	movs	r3, #192	; 0xc0
 8003086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003088:	2312      	movs	r3, #18
 800308a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800308c:	2303      	movs	r3, #3
 800308e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003090:	f107 0318 	add.w	r3, r7, #24
 8003094:	4619      	mov	r1, r3
 8003096:	4829      	ldr	r0, [pc, #164]	; (800313c <HAL_I2C_MspInit+0xf0>)
 8003098:	f001 fb46 	bl	8004728 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800309c:	4b26      	ldr	r3, [pc, #152]	; (8003138 <HAL_I2C_MspInit+0xec>)
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	4a25      	ldr	r2, [pc, #148]	; (8003138 <HAL_I2C_MspInit+0xec>)
 80030a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030a6:	61d3      	str	r3, [r2, #28]
 80030a8:	4b23      	ldr	r3, [pc, #140]	; (8003138 <HAL_I2C_MspInit+0xec>)
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80030b4:	2200      	movs	r2, #0
 80030b6:	2100      	movs	r1, #0
 80030b8:	201f      	movs	r0, #31
 80030ba:	f001 f850 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80030be:	201f      	movs	r0, #31
 80030c0:	f001 f869 	bl	8004196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80030c4:	e031      	b.n	800312a <HAL_I2C_MspInit+0xde>
  else if(hi2c->Instance==I2C2)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a1d      	ldr	r2, [pc, #116]	; (8003140 <HAL_I2C_MspInit+0xf4>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d12c      	bne.n	800312a <HAL_I2C_MspInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d0:	4b19      	ldr	r3, [pc, #100]	; (8003138 <HAL_I2C_MspInit+0xec>)
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	4a18      	ldr	r2, [pc, #96]	; (8003138 <HAL_I2C_MspInit+0xec>)
 80030d6:	f043 0308 	orr.w	r3, r3, #8
 80030da:	6193      	str	r3, [r2, #24]
 80030dc:	4b16      	ldr	r3, [pc, #88]	; (8003138 <HAL_I2C_MspInit+0xec>)
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	f003 0308 	and.w	r3, r3, #8
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80030e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80030ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030ee:	2312      	movs	r3, #18
 80030f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030f2:	2303      	movs	r3, #3
 80030f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f6:	f107 0318 	add.w	r3, r7, #24
 80030fa:	4619      	mov	r1, r3
 80030fc:	480f      	ldr	r0, [pc, #60]	; (800313c <HAL_I2C_MspInit+0xf0>)
 80030fe:	f001 fb13 	bl	8004728 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003102:	4b0d      	ldr	r3, [pc, #52]	; (8003138 <HAL_I2C_MspInit+0xec>)
 8003104:	69db      	ldr	r3, [r3, #28]
 8003106:	4a0c      	ldr	r2, [pc, #48]	; (8003138 <HAL_I2C_MspInit+0xec>)
 8003108:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800310c:	61d3      	str	r3, [r2, #28]
 800310e:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <HAL_I2C_MspInit+0xec>)
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003116:	60bb      	str	r3, [r7, #8]
 8003118:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800311a:	2200      	movs	r2, #0
 800311c:	2100      	movs	r1, #0
 800311e:	2021      	movs	r0, #33	; 0x21
 8003120:	f001 f81d 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003124:	2021      	movs	r0, #33	; 0x21
 8003126:	f001 f836 	bl	8004196 <HAL_NVIC_EnableIRQ>
}
 800312a:	bf00      	nop
 800312c:	3728      	adds	r7, #40	; 0x28
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40005400 	.word	0x40005400
 8003138:	40021000 	.word	0x40021000
 800313c:	40010c00 	.word	0x40010c00
 8003140:	40005800 	.word	0x40005800

08003144 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a1a      	ldr	r2, [pc, #104]	; (80031bc <HAL_TIM_Base_MspInit+0x78>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d114      	bne.n	8003180 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003156:	4b1a      	ldr	r3, [pc, #104]	; (80031c0 <HAL_TIM_Base_MspInit+0x7c>)
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	4a19      	ldr	r2, [pc, #100]	; (80031c0 <HAL_TIM_Base_MspInit+0x7c>)
 800315c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003160:	6193      	str	r3, [r2, #24]
 8003162:	4b17      	ldr	r3, [pc, #92]	; (80031c0 <HAL_TIM_Base_MspInit+0x7c>)
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800316e:	2200      	movs	r2, #0
 8003170:	2100      	movs	r1, #0
 8003172:	2019      	movs	r0, #25
 8003174:	f000 fff3 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003178:	2019      	movs	r0, #25
 800317a:	f001 f80c 	bl	8004196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800317e:	e018      	b.n	80031b2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a0f      	ldr	r2, [pc, #60]	; (80031c4 <HAL_TIM_Base_MspInit+0x80>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d113      	bne.n	80031b2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800318a:	4b0d      	ldr	r3, [pc, #52]	; (80031c0 <HAL_TIM_Base_MspInit+0x7c>)
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	4a0c      	ldr	r2, [pc, #48]	; (80031c0 <HAL_TIM_Base_MspInit+0x7c>)
 8003190:	f043 0302 	orr.w	r3, r3, #2
 8003194:	61d3      	str	r3, [r2, #28]
 8003196:	4b0a      	ldr	r3, [pc, #40]	; (80031c0 <HAL_TIM_Base_MspInit+0x7c>)
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	60bb      	str	r3, [r7, #8]
 80031a0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2101      	movs	r1, #1
 80031a6:	201d      	movs	r0, #29
 80031a8:	f000 ffd9 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80031ac:	201d      	movs	r0, #29
 80031ae:	f000 fff2 	bl	8004196 <HAL_NVIC_EnableIRQ>
}
 80031b2:	bf00      	nop
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40012c00 	.word	0x40012c00
 80031c0:	40021000 	.word	0x40021000
 80031c4:	40000400 	.word	0x40000400

080031c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08a      	sub	sp, #40	; 0x28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d0:	f107 0318 	add.w	r3, r7, #24
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	605a      	str	r2, [r3, #4]
 80031da:	609a      	str	r2, [r3, #8]
 80031dc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a86      	ldr	r2, [pc, #536]	; (80033fc <HAL_UART_MspInit+0x234>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	f040 8087 	bne.w	80032f8 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031ea:	4b85      	ldr	r3, [pc, #532]	; (8003400 <HAL_UART_MspInit+0x238>)
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	4a84      	ldr	r2, [pc, #528]	; (8003400 <HAL_UART_MspInit+0x238>)
 80031f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031f4:	6193      	str	r3, [r2, #24]
 80031f6:	4b82      	ldr	r3, [pc, #520]	; (8003400 <HAL_UART_MspInit+0x238>)
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003202:	4b7f      	ldr	r3, [pc, #508]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	4a7e      	ldr	r2, [pc, #504]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003208:	f043 0304 	orr.w	r3, r3, #4
 800320c:	6193      	str	r3, [r2, #24]
 800320e:	4b7c      	ldr	r3, [pc, #496]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	f003 0304 	and.w	r3, r3, #4
 8003216:	613b      	str	r3, [r7, #16]
 8003218:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800321a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800321e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003220:	2302      	movs	r3, #2
 8003222:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003224:	2303      	movs	r3, #3
 8003226:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003228:	f107 0318 	add.w	r3, r7, #24
 800322c:	4619      	mov	r1, r3
 800322e:	4875      	ldr	r0, [pc, #468]	; (8003404 <HAL_UART_MspInit+0x23c>)
 8003230:	f001 fa7a 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800323a:	2300      	movs	r3, #0
 800323c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323e:	2300      	movs	r3, #0
 8003240:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003242:	f107 0318 	add.w	r3, r7, #24
 8003246:	4619      	mov	r1, r3
 8003248:	486e      	ldr	r0, [pc, #440]	; (8003404 <HAL_UART_MspInit+0x23c>)
 800324a:	f001 fa6d 	bl	8004728 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800324e:	4b6e      	ldr	r3, [pc, #440]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003250:	4a6e      	ldr	r2, [pc, #440]	; (800340c <HAL_UART_MspInit+0x244>)
 8003252:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003254:	4b6c      	ldr	r3, [pc, #432]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003256:	2200      	movs	r2, #0
 8003258:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800325a:	4b6b      	ldr	r3, [pc, #428]	; (8003408 <HAL_UART_MspInit+0x240>)
 800325c:	2200      	movs	r2, #0
 800325e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003260:	4b69      	ldr	r3, [pc, #420]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003262:	2280      	movs	r2, #128	; 0x80
 8003264:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003266:	4b68      	ldr	r3, [pc, #416]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003268:	2200      	movs	r2, #0
 800326a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800326c:	4b66      	ldr	r3, [pc, #408]	; (8003408 <HAL_UART_MspInit+0x240>)
 800326e:	2200      	movs	r2, #0
 8003270:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003272:	4b65      	ldr	r3, [pc, #404]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003274:	2200      	movs	r2, #0
 8003276:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003278:	4b63      	ldr	r3, [pc, #396]	; (8003408 <HAL_UART_MspInit+0x240>)
 800327a:	2200      	movs	r2, #0
 800327c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800327e:	4862      	ldr	r0, [pc, #392]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003280:	f000 ffa4 	bl	80041cc <HAL_DMA_Init>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800328a:	f7ff fe3f 	bl	8002f0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a5d      	ldr	r2, [pc, #372]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003292:	63da      	str	r2, [r3, #60]	; 0x3c
 8003294:	4a5c      	ldr	r2, [pc, #368]	; (8003408 <HAL_UART_MspInit+0x240>)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800329a:	4b5d      	ldr	r3, [pc, #372]	; (8003410 <HAL_UART_MspInit+0x248>)
 800329c:	4a5d      	ldr	r2, [pc, #372]	; (8003414 <HAL_UART_MspInit+0x24c>)
 800329e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032a0:	4b5b      	ldr	r3, [pc, #364]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032a2:	2210      	movs	r2, #16
 80032a4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032a6:	4b5a      	ldr	r3, [pc, #360]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032ac:	4b58      	ldr	r3, [pc, #352]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032ae:	2280      	movs	r2, #128	; 0x80
 80032b0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032b2:	4b57      	ldr	r3, [pc, #348]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032b8:	4b55      	ldr	r3, [pc, #340]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80032be:	4b54      	ldr	r3, [pc, #336]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80032c4:	4b52      	ldr	r3, [pc, #328]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80032ca:	4851      	ldr	r0, [pc, #324]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032cc:	f000 ff7e 	bl	80041cc <HAL_DMA_Init>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80032d6:	f7ff fe19 	bl	8002f0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a4c      	ldr	r2, [pc, #304]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032de:	639a      	str	r2, [r3, #56]	; 0x38
 80032e0:	4a4b      	ldr	r2, [pc, #300]	; (8003410 <HAL_UART_MspInit+0x248>)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032e6:	2200      	movs	r2, #0
 80032e8:	2100      	movs	r1, #0
 80032ea:	2025      	movs	r0, #37	; 0x25
 80032ec:	f000 ff37 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032f0:	2025      	movs	r0, #37	; 0x25
 80032f2:	f000 ff50 	bl	8004196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80032f6:	e07c      	b.n	80033f2 <HAL_UART_MspInit+0x22a>
  else if(huart->Instance==USART2)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a46      	ldr	r2, [pc, #280]	; (8003418 <HAL_UART_MspInit+0x250>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d177      	bne.n	80033f2 <HAL_UART_MspInit+0x22a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003302:	4b3f      	ldr	r3, [pc, #252]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	4a3e      	ldr	r2, [pc, #248]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800330c:	61d3      	str	r3, [r2, #28]
 800330e:	4b3c      	ldr	r3, [pc, #240]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800331a:	4b39      	ldr	r3, [pc, #228]	; (8003400 <HAL_UART_MspInit+0x238>)
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	4a38      	ldr	r2, [pc, #224]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003320:	f043 0304 	orr.w	r3, r3, #4
 8003324:	6193      	str	r3, [r2, #24]
 8003326:	4b36      	ldr	r3, [pc, #216]	; (8003400 <HAL_UART_MspInit+0x238>)
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	60bb      	str	r3, [r7, #8]
 8003330:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003332:	230c      	movs	r3, #12
 8003334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003336:	2302      	movs	r3, #2
 8003338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333a:	2302      	movs	r3, #2
 800333c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333e:	f107 0318 	add.w	r3, r7, #24
 8003342:	4619      	mov	r1, r3
 8003344:	482f      	ldr	r0, [pc, #188]	; (8003404 <HAL_UART_MspInit+0x23c>)
 8003346:	f001 f9ef 	bl	8004728 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800334a:	4b34      	ldr	r3, [pc, #208]	; (800341c <HAL_UART_MspInit+0x254>)
 800334c:	4a34      	ldr	r2, [pc, #208]	; (8003420 <HAL_UART_MspInit+0x258>)
 800334e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003350:	4b32      	ldr	r3, [pc, #200]	; (800341c <HAL_UART_MspInit+0x254>)
 8003352:	2200      	movs	r2, #0
 8003354:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003356:	4b31      	ldr	r3, [pc, #196]	; (800341c <HAL_UART_MspInit+0x254>)
 8003358:	2200      	movs	r2, #0
 800335a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800335c:	4b2f      	ldr	r3, [pc, #188]	; (800341c <HAL_UART_MspInit+0x254>)
 800335e:	2280      	movs	r2, #128	; 0x80
 8003360:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003362:	4b2e      	ldr	r3, [pc, #184]	; (800341c <HAL_UART_MspInit+0x254>)
 8003364:	2200      	movs	r2, #0
 8003366:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003368:	4b2c      	ldr	r3, [pc, #176]	; (800341c <HAL_UART_MspInit+0x254>)
 800336a:	2200      	movs	r2, #0
 800336c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800336e:	4b2b      	ldr	r3, [pc, #172]	; (800341c <HAL_UART_MspInit+0x254>)
 8003370:	2200      	movs	r2, #0
 8003372:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003374:	4b29      	ldr	r3, [pc, #164]	; (800341c <HAL_UART_MspInit+0x254>)
 8003376:	2200      	movs	r2, #0
 8003378:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800337a:	4828      	ldr	r0, [pc, #160]	; (800341c <HAL_UART_MspInit+0x254>)
 800337c:	f000 ff26 	bl	80041cc <HAL_DMA_Init>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_UART_MspInit+0x1c2>
      Error_Handler();
 8003386:	f7ff fdc1 	bl	8002f0c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a23      	ldr	r2, [pc, #140]	; (800341c <HAL_UART_MspInit+0x254>)
 800338e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003390:	4a22      	ldr	r2, [pc, #136]	; (800341c <HAL_UART_MspInit+0x254>)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8003396:	4b23      	ldr	r3, [pc, #140]	; (8003424 <HAL_UART_MspInit+0x25c>)
 8003398:	4a23      	ldr	r2, [pc, #140]	; (8003428 <HAL_UART_MspInit+0x260>)
 800339a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800339c:	4b21      	ldr	r3, [pc, #132]	; (8003424 <HAL_UART_MspInit+0x25c>)
 800339e:	2210      	movs	r2, #16
 80033a0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033a2:	4b20      	ldr	r3, [pc, #128]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033a8:	4b1e      	ldr	r3, [pc, #120]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033aa:	2280      	movs	r2, #128	; 0x80
 80033ac:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033ae:	4b1d      	ldr	r3, [pc, #116]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033b4:	4b1b      	ldr	r3, [pc, #108]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80033ba:	4b1a      	ldr	r3, [pc, #104]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033bc:	2200      	movs	r2, #0
 80033be:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80033c0:	4b18      	ldr	r3, [pc, #96]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80033c6:	4817      	ldr	r0, [pc, #92]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033c8:	f000 ff00 	bl	80041cc <HAL_DMA_Init>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_UART_MspInit+0x20e>
      Error_Handler();
 80033d2:	f7ff fd9b 	bl	8002f0c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a12      	ldr	r2, [pc, #72]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033da:	639a      	str	r2, [r3, #56]	; 0x38
 80033dc:	4a11      	ldr	r2, [pc, #68]	; (8003424 <HAL_UART_MspInit+0x25c>)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80033e2:	2200      	movs	r2, #0
 80033e4:	2100      	movs	r1, #0
 80033e6:	2026      	movs	r0, #38	; 0x26
 80033e8:	f000 feb9 	bl	800415e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80033ec:	2026      	movs	r0, #38	; 0x26
 80033ee:	f000 fed2 	bl	8004196 <HAL_NVIC_EnableIRQ>
}
 80033f2:	bf00      	nop
 80033f4:	3728      	adds	r7, #40	; 0x28
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40013800 	.word	0x40013800
 8003400:	40021000 	.word	0x40021000
 8003404:	40010800 	.word	0x40010800
 8003408:	20000480 	.word	0x20000480
 800340c:	40020058 	.word	0x40020058
 8003410:	2000040c 	.word	0x2000040c
 8003414:	40020044 	.word	0x40020044
 8003418:	40004400 	.word	0x40004400
 800341c:	200002d8 	.word	0x200002d8
 8003420:	4002006c 	.word	0x4002006c
 8003424:	200004c4 	.word	0x200004c4
 8003428:	40020080 	.word	0x40020080

0800342c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003430:	e7fe      	b.n	8003430 <NMI_Handler+0x4>

08003432 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003432:	b480      	push	{r7}
 8003434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003436:	e7fe      	b.n	8003436 <HardFault_Handler+0x4>

08003438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800343c:	e7fe      	b.n	800343c <MemManage_Handler+0x4>

0800343e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800343e:	b480      	push	{r7}
 8003440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003442:	e7fe      	b.n	8003442 <BusFault_Handler+0x4>

08003444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003448:	e7fe      	b.n	8003448 <UsageFault_Handler+0x4>

0800344a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800344a:	b480      	push	{r7}
 800344c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800344e:	bf00      	nop
 8003450:	46bd      	mov	sp, r7
 8003452:	bc80      	pop	{r7}
 8003454:	4770      	bx	lr

08003456 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003456:	b480      	push	{r7}
 8003458:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800345a:	bf00      	nop
 800345c:	46bd      	mov	sp, r7
 800345e:	bc80      	pop	{r7}
 8003460:	4770      	bx	lr

08003462 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003462:	b480      	push	{r7}
 8003464:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003466:	bf00      	nop
 8003468:	46bd      	mov	sp, r7
 800346a:	bc80      	pop	{r7}
 800346c:	4770      	bx	lr

0800346e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003472:	f000 f9bf 	bl	80037f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}

0800347a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800347e:	2001      	movs	r0, #1
 8003480:	f001 fb1e 	bl	8004ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003484:	bf00      	nop
 8003486:	bd80      	pop	{r7, pc}

08003488 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800348c:	2002      	movs	r0, #2
 800348e:	f001 fb17 	bl	8004ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003492:	bf00      	nop
 8003494:	bd80      	pop	{r7, pc}

08003496 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800349a:	2004      	movs	r0, #4
 800349c:	f001 fb10 	bl	8004ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80034a0:	bf00      	nop
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80034a8:	4802      	ldr	r0, [pc, #8]	; (80034b4 <DMA1_Channel1_IRQHandler+0x10>)
 80034aa:	f000 fffd 	bl	80044a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80034ae:	bf00      	nop
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	20000550 	.word	0x20000550

080034b8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80034bc:	4802      	ldr	r0, [pc, #8]	; (80034c8 <DMA1_Channel4_IRQHandler+0x10>)
 80034be:	f000 fff3 	bl	80044a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80034c2:	bf00      	nop
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	2000040c 	.word	0x2000040c

080034cc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80034d0:	4802      	ldr	r0, [pc, #8]	; (80034dc <DMA1_Channel5_IRQHandler+0x10>)
 80034d2:	f000 ffe9 	bl	80044a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	20000480 	.word	0x20000480

080034e0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80034e4:	4802      	ldr	r0, [pc, #8]	; (80034f0 <DMA1_Channel6_IRQHandler+0x10>)
 80034e6:	f000 ffdf 	bl	80044a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	200002d8 	.word	0x200002d8

080034f4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80034f8:	4802      	ldr	r0, [pc, #8]	; (8003504 <DMA1_Channel7_IRQHandler+0x10>)
 80034fa:	f000 ffd5 	bl	80044a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	200004c4 	.word	0x200004c4

08003508 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800350c:	4802      	ldr	r0, [pc, #8]	; (8003518 <TIM1_UP_IRQHandler+0x10>)
 800350e:	f004 fdfd 	bl	800810c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000594 	.word	0x20000594

0800351c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003520:	4802      	ldr	r0, [pc, #8]	; (800352c <TIM3_IRQHandler+0x10>)
 8003522:	f004 fdf3 	bl	800810c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	200003c4 	.word	0x200003c4

08003530 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003534:	4802      	ldr	r0, [pc, #8]	; (8003540 <I2C1_EV_IRQHandler+0x10>)
 8003536:	f002 f8dd 	bl	80056f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	2000031c 	.word	0x2000031c

08003544 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003548:	4802      	ldr	r0, [pc, #8]	; (8003554 <I2C2_EV_IRQHandler+0x10>)
 800354a:	f002 f8d3 	bl	80056f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20000370 	.word	0x20000370

08003558 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800355c:	4802      	ldr	r0, [pc, #8]	; (8003568 <USART1_IRQHandler+0x10>)
 800355e:	f005 fb07 	bl	8008b70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000508 	.word	0x20000508

0800356c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003570:	4802      	ldr	r0, [pc, #8]	; (800357c <USART2_IRQHandler+0x10>)
 8003572:	f005 fafd 	bl	8008b70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	200005dc 	.word	0x200005dc

08003580 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003584:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003588:	f001 fa9a 	bl	8004ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800358c:	bf00      	nop
 800358e:	bd80      	pop	{r7, pc}

08003590 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
	return 1;
 8003594:	2301      	movs	r3, #1
}
 8003596:	4618      	mov	r0, r3
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr

0800359e <_kill>:

int _kill(int pid, int sig)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b082      	sub	sp, #8
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80035a8:	f006 fa52 	bl	8009a50 <__errno>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2216      	movs	r2, #22
 80035b0:	601a      	str	r2, [r3, #0]
	return -1;
 80035b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <_exit>:

void _exit (int status)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80035c6:	f04f 31ff 	mov.w	r1, #4294967295
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7ff ffe7 	bl	800359e <_kill>
	while (1) {}		/* Make sure we hang here */
 80035d0:	e7fe      	b.n	80035d0 <_exit+0x12>

080035d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b086      	sub	sp, #24
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
 80035e2:	e00a      	b.n	80035fa <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80035e4:	f3af 8000 	nop.w
 80035e8:	4601      	mov	r1, r0
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	1c5a      	adds	r2, r3, #1
 80035ee:	60ba      	str	r2, [r7, #8]
 80035f0:	b2ca      	uxtb	r2, r1
 80035f2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	3301      	adds	r3, #1
 80035f8:	617b      	str	r3, [r7, #20]
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	429a      	cmp	r2, r3
 8003600:	dbf0      	blt.n	80035e4 <_read+0x12>
	}

return len;
 8003602:	687b      	ldr	r3, [r7, #4]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003618:	2300      	movs	r3, #0
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	e009      	b.n	8003632 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	1c5a      	adds	r2, r3, #1
 8003622:	60ba      	str	r2, [r7, #8]
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	3301      	adds	r3, #1
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	429a      	cmp	r2, r3
 8003638:	dbf1      	blt.n	800361e <_write+0x12>
	}
	return len;
 800363a:	687b      	ldr	r3, [r7, #4]
}
 800363c:	4618      	mov	r0, r3
 800363e:	3718      	adds	r7, #24
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <_close>:

int _close(int file)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
	return -1;
 800364c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003650:	4618      	mov	r0, r3
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr

0800365a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
 8003662:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800366a:	605a      	str	r2, [r3, #4]
	return 0;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr

08003678 <_isatty>:

int _isatty(int file)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
	return 1;
 8003680:	2301      	movs	r3, #1
}
 8003682:	4618      	mov	r0, r3
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	bc80      	pop	{r7}
 800368a:	4770      	bx	lr

0800368c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
	return 0;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr

080036a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036ac:	4a14      	ldr	r2, [pc, #80]	; (8003700 <_sbrk+0x5c>)
 80036ae:	4b15      	ldr	r3, [pc, #84]	; (8003704 <_sbrk+0x60>)
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036b8:	4b13      	ldr	r3, [pc, #76]	; (8003708 <_sbrk+0x64>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d102      	bne.n	80036c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036c0:	4b11      	ldr	r3, [pc, #68]	; (8003708 <_sbrk+0x64>)
 80036c2:	4a12      	ldr	r2, [pc, #72]	; (800370c <_sbrk+0x68>)
 80036c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036c6:	4b10      	ldr	r3, [pc, #64]	; (8003708 <_sbrk+0x64>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d207      	bcs.n	80036e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036d4:	f006 f9bc 	bl	8009a50 <__errno>
 80036d8:	4603      	mov	r3, r0
 80036da:	220c      	movs	r2, #12
 80036dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036de:	f04f 33ff 	mov.w	r3, #4294967295
 80036e2:	e009      	b.n	80036f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036e4:	4b08      	ldr	r3, [pc, #32]	; (8003708 <_sbrk+0x64>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ea:	4b07      	ldr	r3, [pc, #28]	; (8003708 <_sbrk+0x64>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4413      	add	r3, r2
 80036f2:	4a05      	ldr	r2, [pc, #20]	; (8003708 <_sbrk+0x64>)
 80036f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036f6:	68fb      	ldr	r3, [r7, #12]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20005000 	.word	0x20005000
 8003704:	00000400 	.word	0x00000400
 8003708:	20000200 	.word	0x20000200
 800370c:	20000638 	.word	0x20000638

08003710 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003714:	bf00      	nop
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800371c:	f7ff fff8 	bl	8003710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003720:	480b      	ldr	r0, [pc, #44]	; (8003750 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003722:	490c      	ldr	r1, [pc, #48]	; (8003754 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003724:	4a0c      	ldr	r2, [pc, #48]	; (8003758 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003728:	e002      	b.n	8003730 <LoopCopyDataInit>

0800372a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800372a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800372c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800372e:	3304      	adds	r3, #4

08003730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003734:	d3f9      	bcc.n	800372a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003736:	4a09      	ldr	r2, [pc, #36]	; (800375c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003738:	4c09      	ldr	r4, [pc, #36]	; (8003760 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800373a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800373c:	e001      	b.n	8003742 <LoopFillZerobss>

0800373e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800373e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003740:	3204      	adds	r2, #4

08003742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003744:	d3fb      	bcc.n	800373e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003746:	f006 f989 	bl	8009a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800374a:	f7ff f895 	bl	8002878 <main>
  bx lr
 800374e:	4770      	bx	lr
  ldr r0, =_sdata
 8003750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003754:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003758:	0800e94c 	.word	0x0800e94c
  ldr r2, =_sbss
 800375c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8003760:	20000638 	.word	0x20000638

08003764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003764:	e7fe      	b.n	8003764 <ADC1_2_IRQHandler>
	...

08003768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800376c:	4b08      	ldr	r3, [pc, #32]	; (8003790 <HAL_Init+0x28>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a07      	ldr	r2, [pc, #28]	; (8003790 <HAL_Init+0x28>)
 8003772:	f043 0310 	orr.w	r3, r3, #16
 8003776:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003778:	2003      	movs	r0, #3
 800377a:	f000 fce5 	bl	8004148 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800377e:	2000      	movs	r0, #0
 8003780:	f000 f808 	bl	8003794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003784:	f7ff fbc8 	bl	8002f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40022000 	.word	0x40022000

08003794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800379c:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <HAL_InitTick+0x54>)
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4b12      	ldr	r3, [pc, #72]	; (80037ec <HAL_InitTick+0x58>)
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	4619      	mov	r1, r3
 80037a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fcfd 	bl	80041b2 <HAL_SYSTICK_Config>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e00e      	b.n	80037e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b0f      	cmp	r3, #15
 80037c6:	d80a      	bhi.n	80037de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037c8:	2200      	movs	r2, #0
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	f04f 30ff 	mov.w	r0, #4294967295
 80037d0:	f000 fcc5 	bl	800415e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037d4:	4a06      	ldr	r2, [pc, #24]	; (80037f0 <HAL_InitTick+0x5c>)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037da:	2300      	movs	r3, #0
 80037dc:	e000      	b.n	80037e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	20000004 	.word	0x20000004
 80037ec:	2000000c 	.word	0x2000000c
 80037f0:	20000008 	.word	0x20000008

080037f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037f8:	4b05      	ldr	r3, [pc, #20]	; (8003810 <HAL_IncTick+0x1c>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	461a      	mov	r2, r3
 80037fe:	4b05      	ldr	r3, [pc, #20]	; (8003814 <HAL_IncTick+0x20>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4413      	add	r3, r2
 8003804:	4a03      	ldr	r2, [pc, #12]	; (8003814 <HAL_IncTick+0x20>)
 8003806:	6013      	str	r3, [r2, #0]
}
 8003808:	bf00      	nop
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr
 8003810:	2000000c 	.word	0x2000000c
 8003814:	20000624 	.word	0x20000624

08003818 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return uwTick;
 800381c:	4b02      	ldr	r3, [pc, #8]	; (8003828 <HAL_GetTick+0x10>)
 800381e:	681b      	ldr	r3, [r3, #0]
}
 8003820:	4618      	mov	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr
 8003828:	20000624 	.word	0x20000624

0800382c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003834:	2300      	movs	r3, #0
 8003836:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e0be      	b.n	80039cc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003858:	2b00      	cmp	r3, #0
 800385a:	d109      	bne.n	8003870 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7ff fb86 	bl	8002f7c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 faf5 	bl	8003e60 <ADC_ConversionStop_Disable>
 8003876:	4603      	mov	r3, r0
 8003878:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	2b00      	cmp	r3, #0
 8003884:	f040 8099 	bne.w	80039ba <HAL_ADC_Init+0x18e>
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f040 8095 	bne.w	80039ba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003894:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003898:	f023 0302 	bic.w	r3, r3, #2
 800389c:	f043 0202 	orr.w	r2, r3, #2
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80038ac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	7b1b      	ldrb	r3, [r3, #12]
 80038b2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80038b4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038c4:	d003      	beq.n	80038ce <HAL_ADC_Init+0xa2>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d102      	bne.n	80038d4 <HAL_ADC_Init+0xa8>
 80038ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038d2:	e000      	b.n	80038d6 <HAL_ADC_Init+0xaa>
 80038d4:	2300      	movs	r3, #0
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	4313      	orrs	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	7d1b      	ldrb	r3, [r3, #20]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d119      	bne.n	8003918 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	7b1b      	ldrb	r3, [r3, #12]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d109      	bne.n	8003900 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	3b01      	subs	r3, #1
 80038f2:	035a      	lsls	r2, r3, #13
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038fc:	613b      	str	r3, [r7, #16]
 80038fe:	e00b      	b.n	8003918 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003904:	f043 0220 	orr.w	r2, r3, #32
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	f043 0201 	orr.w	r2, r3, #1
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	430a      	orrs	r2, r1
 800392a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	4b28      	ldr	r3, [pc, #160]	; (80039d4 <HAL_ADC_Init+0x1a8>)
 8003934:	4013      	ands	r3, r2
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	6812      	ldr	r2, [r2, #0]
 800393a:	68b9      	ldr	r1, [r7, #8]
 800393c:	430b      	orrs	r3, r1
 800393e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003948:	d003      	beq.n	8003952 <HAL_ADC_Init+0x126>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d104      	bne.n	800395c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	3b01      	subs	r3, #1
 8003958:	051b      	lsls	r3, r3, #20
 800395a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003962:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	430a      	orrs	r2, r1
 800396e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	4b18      	ldr	r3, [pc, #96]	; (80039d8 <HAL_ADC_Init+0x1ac>)
 8003978:	4013      	ands	r3, r2
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	429a      	cmp	r2, r3
 800397e:	d10b      	bne.n	8003998 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	f023 0303 	bic.w	r3, r3, #3
 800398e:	f043 0201 	orr.w	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003996:	e018      	b.n	80039ca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399c:	f023 0312 	bic.w	r3, r3, #18
 80039a0:	f043 0210 	orr.w	r2, r3, #16
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ac:	f043 0201 	orr.w	r2, r3, #1
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80039b8:	e007      	b.n	80039ca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039be:	f043 0210 	orr.w	r2, r3, #16
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80039ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3718      	adds	r7, #24
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	ffe1f7fd 	.word	0xffe1f7fd
 80039d8:	ff1f0efe 	.word	0xff1f0efe

080039dc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a64      	ldr	r2, [pc, #400]	; (8003b84 <HAL_ADC_Start_DMA+0x1a8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d004      	beq.n	8003a00 <HAL_ADC_Start_DMA+0x24>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a63      	ldr	r2, [pc, #396]	; (8003b88 <HAL_ADC_Start_DMA+0x1ac>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d106      	bne.n	8003a0e <HAL_ADC_Start_DMA+0x32>
 8003a00:	4b60      	ldr	r3, [pc, #384]	; (8003b84 <HAL_ADC_Start_DMA+0x1a8>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f040 80b3 	bne.w	8003b74 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d101      	bne.n	8003a1c <HAL_ADC_Start_DMA+0x40>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e0ae      	b.n	8003b7a <HAL_ADC_Start_DMA+0x19e>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f000 f9c1 	bl	8003dac <ADC_Enable>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003a2e:	7dfb      	ldrb	r3, [r7, #23]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f040 809a 	bne.w	8003b6a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a3a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a3e:	f023 0301 	bic.w	r3, r3, #1
 8003a42:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a4e      	ldr	r2, [pc, #312]	; (8003b88 <HAL_ADC_Start_DMA+0x1ac>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d105      	bne.n	8003a60 <HAL_ADC_Start_DMA+0x84>
 8003a54:	4b4b      	ldr	r3, [pc, #300]	; (8003b84 <HAL_ADC_Start_DMA+0x1a8>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d115      	bne.n	8003a8c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a64:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d026      	beq.n	8003ac8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a82:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a8a:	e01d      	b.n	8003ac8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a90:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a39      	ldr	r2, [pc, #228]	; (8003b84 <HAL_ADC_Start_DMA+0x1a8>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d004      	beq.n	8003aac <HAL_ADC_Start_DMA+0xd0>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a38      	ldr	r2, [pc, #224]	; (8003b88 <HAL_ADC_Start_DMA+0x1ac>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d10d      	bne.n	8003ac8 <HAL_ADC_Start_DMA+0xec>
 8003aac:	4b35      	ldr	r3, [pc, #212]	; (8003b84 <HAL_ADC_Start_DMA+0x1a8>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d007      	beq.n	8003ac8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ac0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003acc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d006      	beq.n	8003ae2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad8:	f023 0206 	bic.w	r2, r3, #6
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ae0:	e002      	b.n	8003ae8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a1b      	ldr	r3, [r3, #32]
 8003af4:	4a25      	ldr	r2, [pc, #148]	; (8003b8c <HAL_ADC_Start_DMA+0x1b0>)
 8003af6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	4a24      	ldr	r2, [pc, #144]	; (8003b90 <HAL_ADC_Start_DMA+0x1b4>)
 8003afe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	4a23      	ldr	r2, [pc, #140]	; (8003b94 <HAL_ADC_Start_DMA+0x1b8>)
 8003b06:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f06f 0202 	mvn.w	r2, #2
 8003b10:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b20:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6a18      	ldr	r0, [r3, #32]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	334c      	adds	r3, #76	; 0x4c
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f000 fba5 	bl	8004280 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003b40:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003b44:	d108      	bne.n	8003b58 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003b54:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003b56:	e00f      	b.n	8003b78 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003b66:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003b68:	e006      	b.n	8003b78 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003b72:	e001      	b.n	8003b78 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003b78:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40012400 	.word	0x40012400
 8003b88:	40012800 	.word	0x40012800
 8003b8c:	08003ee3 	.word	0x08003ee3
 8003b90:	08003f5f 	.word	0x08003f5f
 8003b94:	08003f7b 	.word	0x08003f7b

08003b98 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003ba0:	bf00      	nop
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bc80      	pop	{r7}
 8003ba8:	4770      	bx	lr

08003baa <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr

08003bbc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <HAL_ADC_ConfigChannel+0x20>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e0dc      	b.n	8003d96 <HAL_ADC_ConfigChannel+0x1da>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	2b06      	cmp	r3, #6
 8003bea:	d81c      	bhi.n	8003c26 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685a      	ldr	r2, [r3, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4413      	add	r3, r2
 8003bfc:	3b05      	subs	r3, #5
 8003bfe:	221f      	movs	r2, #31
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	43db      	mvns	r3, r3
 8003c06:	4019      	ands	r1, r3
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	6818      	ldr	r0, [r3, #0]
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	4613      	mov	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4413      	add	r3, r2
 8003c16:	3b05      	subs	r3, #5
 8003c18:	fa00 f203 	lsl.w	r2, r0, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	635a      	str	r2, [r3, #52]	; 0x34
 8003c24:	e03c      	b.n	8003ca0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	2b0c      	cmp	r3, #12
 8003c2c:	d81c      	bhi.n	8003c68 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4413      	add	r3, r2
 8003c3e:	3b23      	subs	r3, #35	; 0x23
 8003c40:	221f      	movs	r2, #31
 8003c42:	fa02 f303 	lsl.w	r3, r2, r3
 8003c46:	43db      	mvns	r3, r3
 8003c48:	4019      	ands	r1, r3
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685a      	ldr	r2, [r3, #4]
 8003c52:	4613      	mov	r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	4413      	add	r3, r2
 8003c58:	3b23      	subs	r3, #35	; 0x23
 8003c5a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	631a      	str	r2, [r3, #48]	; 0x30
 8003c66:	e01b      	b.n	8003ca0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	3b41      	subs	r3, #65	; 0x41
 8003c7a:	221f      	movs	r2, #31
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43db      	mvns	r3, r3
 8003c82:	4019      	ands	r1, r3
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	3b41      	subs	r3, #65	; 0x41
 8003c94:	fa00 f203 	lsl.w	r2, r0, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b09      	cmp	r3, #9
 8003ca6:	d91c      	bls.n	8003ce2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68d9      	ldr	r1, [r3, #12]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	4413      	add	r3, r2
 8003cb8:	3b1e      	subs	r3, #30
 8003cba:	2207      	movs	r2, #7
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	4019      	ands	r1, r3
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	6898      	ldr	r0, [r3, #8]
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	4413      	add	r3, r2
 8003cd2:	3b1e      	subs	r3, #30
 8003cd4:	fa00 f203 	lsl.w	r2, r0, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	60da      	str	r2, [r3, #12]
 8003ce0:	e019      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	6919      	ldr	r1, [r3, #16]
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	4613      	mov	r3, r2
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	4413      	add	r3, r2
 8003cf2:	2207      	movs	r2, #7
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	4019      	ands	r1, r3
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	6898      	ldr	r0, [r3, #8]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	4613      	mov	r3, r2
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	4413      	add	r3, r2
 8003d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b10      	cmp	r3, #16
 8003d1c:	d003      	beq.n	8003d26 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003d22:	2b11      	cmp	r3, #17
 8003d24:	d132      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a1d      	ldr	r2, [pc, #116]	; (8003da0 <HAL_ADC_ConfigChannel+0x1e4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d125      	bne.n	8003d7c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d126      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	689a      	ldr	r2, [r3, #8]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003d4c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b10      	cmp	r3, #16
 8003d54:	d11a      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d56:	4b13      	ldr	r3, [pc, #76]	; (8003da4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a13      	ldr	r2, [pc, #76]	; (8003da8 <HAL_ADC_ConfigChannel+0x1ec>)
 8003d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d60:	0c9a      	lsrs	r2, r3, #18
 8003d62:	4613      	mov	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4413      	add	r3, r2
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003d6c:	e002      	b.n	8003d74 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	3b01      	subs	r3, #1
 8003d72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1f9      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x1b2>
 8003d7a:	e007      	b.n	8003d8c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d80:	f043 0220 	orr.w	r2, r3, #32
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr
 8003da0:	40012400 	.word	0x40012400
 8003da4:	20000004 	.word	0x20000004
 8003da8:	431bde83 	.word	0x431bde83

08003dac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d040      	beq.n	8003e4c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f042 0201 	orr.w	r2, r2, #1
 8003dd8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003dda:	4b1f      	ldr	r3, [pc, #124]	; (8003e58 <ADC_Enable+0xac>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1f      	ldr	r2, [pc, #124]	; (8003e5c <ADC_Enable+0xb0>)
 8003de0:	fba2 2303 	umull	r2, r3, r2, r3
 8003de4:	0c9b      	lsrs	r3, r3, #18
 8003de6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003de8:	e002      	b.n	8003df0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	3b01      	subs	r3, #1
 8003dee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d1f9      	bne.n	8003dea <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003df6:	f7ff fd0f 	bl	8003818 <HAL_GetTick>
 8003dfa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003dfc:	e01f      	b.n	8003e3e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dfe:	f7ff fd0b 	bl	8003818 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d918      	bls.n	8003e3e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d011      	beq.n	8003e3e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e1e:	f043 0210 	orr.w	r2, r3, #16
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2a:	f043 0201 	orr.w	r2, r3, #1
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e007      	b.n	8003e4e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d1d8      	bne.n	8003dfe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	20000004 	.word	0x20000004
 8003e5c:	431bde83 	.word	0x431bde83

08003e60 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d12e      	bne.n	8003ed8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 0201 	bic.w	r2, r2, #1
 8003e88:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e8a:	f7ff fcc5 	bl	8003818 <HAL_GetTick>
 8003e8e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e90:	e01b      	b.n	8003eca <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003e92:	f7ff fcc1 	bl	8003818 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d914      	bls.n	8003eca <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d10d      	bne.n	8003eca <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb2:	f043 0210 	orr.w	r2, r3, #16
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebe:	f043 0201 	orr.w	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e007      	b.n	8003eda <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d0dc      	beq.n	8003e92 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b084      	sub	sp, #16
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d127      	bne.n	8003f4c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f00:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003f12:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003f16:	d115      	bne.n	8003f44 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d111      	bne.n	8003f44 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d105      	bne.n	8003f44 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	f043 0201 	orr.w	r2, r3, #1
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f7fe fc6f 	bl	8002828 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003f4a:	e004      	b.n	8003f56 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	4798      	blx	r3
}
 8003f56:	bf00      	nop
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b084      	sub	sp, #16
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f7ff fe13 	bl	8003b98 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b084      	sub	sp, #16
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f86:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	f043 0204 	orr.w	r2, r3, #4
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f7ff fe02 	bl	8003baa <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fa6:	bf00      	nop
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fe2:	4a04      	ldr	r2, [pc, #16]	; (8003ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	60d3      	str	r3, [r2, #12]
}
 8003fe8:	bf00      	nop
 8003fea:	3714      	adds	r7, #20
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bc80      	pop	{r7}
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	e000ed00 	.word	0xe000ed00

08003ff8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ffc:	4b04      	ldr	r3, [pc, #16]	; (8004010 <__NVIC_GetPriorityGrouping+0x18>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	0a1b      	lsrs	r3, r3, #8
 8004002:	f003 0307 	and.w	r3, r3, #7
}
 8004006:	4618      	mov	r0, r3
 8004008:	46bd      	mov	sp, r7
 800400a:	bc80      	pop	{r7}
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800401e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004022:	2b00      	cmp	r3, #0
 8004024:	db0b      	blt.n	800403e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004026:	79fb      	ldrb	r3, [r7, #7]
 8004028:	f003 021f 	and.w	r2, r3, #31
 800402c:	4906      	ldr	r1, [pc, #24]	; (8004048 <__NVIC_EnableIRQ+0x34>)
 800402e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	2001      	movs	r0, #1
 8004036:	fa00 f202 	lsl.w	r2, r0, r2
 800403a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800403e:	bf00      	nop
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr
 8004048:	e000e100 	.word	0xe000e100

0800404c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	4603      	mov	r3, r0
 8004054:	6039      	str	r1, [r7, #0]
 8004056:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405c:	2b00      	cmp	r3, #0
 800405e:	db0a      	blt.n	8004076 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	b2da      	uxtb	r2, r3
 8004064:	490c      	ldr	r1, [pc, #48]	; (8004098 <__NVIC_SetPriority+0x4c>)
 8004066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406a:	0112      	lsls	r2, r2, #4
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	440b      	add	r3, r1
 8004070:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004074:	e00a      	b.n	800408c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	b2da      	uxtb	r2, r3
 800407a:	4908      	ldr	r1, [pc, #32]	; (800409c <__NVIC_SetPriority+0x50>)
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	f003 030f 	and.w	r3, r3, #15
 8004082:	3b04      	subs	r3, #4
 8004084:	0112      	lsls	r2, r2, #4
 8004086:	b2d2      	uxtb	r2, r2
 8004088:	440b      	add	r3, r1
 800408a:	761a      	strb	r2, [r3, #24]
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	bc80      	pop	{r7}
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	e000e100 	.word	0xe000e100
 800409c:	e000ed00 	.word	0xe000ed00

080040a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b089      	sub	sp, #36	; 0x24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	f1c3 0307 	rsb	r3, r3, #7
 80040ba:	2b04      	cmp	r3, #4
 80040bc:	bf28      	it	cs
 80040be:	2304      	movcs	r3, #4
 80040c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	3304      	adds	r3, #4
 80040c6:	2b06      	cmp	r3, #6
 80040c8:	d902      	bls.n	80040d0 <NVIC_EncodePriority+0x30>
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	3b03      	subs	r3, #3
 80040ce:	e000      	b.n	80040d2 <NVIC_EncodePriority+0x32>
 80040d0:	2300      	movs	r3, #0
 80040d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040d4:	f04f 32ff 	mov.w	r2, #4294967295
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	fa02 f303 	lsl.w	r3, r2, r3
 80040de:	43da      	mvns	r2, r3
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	401a      	ands	r2, r3
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040e8:	f04f 31ff 	mov.w	r1, #4294967295
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	fa01 f303 	lsl.w	r3, r1, r3
 80040f2:	43d9      	mvns	r1, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f8:	4313      	orrs	r3, r2
         );
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3724      	adds	r7, #36	; 0x24
 80040fe:	46bd      	mov	sp, r7
 8004100:	bc80      	pop	{r7}
 8004102:	4770      	bx	lr

08004104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3b01      	subs	r3, #1
 8004110:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004114:	d301      	bcc.n	800411a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004116:	2301      	movs	r3, #1
 8004118:	e00f      	b.n	800413a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800411a:	4a0a      	ldr	r2, [pc, #40]	; (8004144 <SysTick_Config+0x40>)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3b01      	subs	r3, #1
 8004120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004122:	210f      	movs	r1, #15
 8004124:	f04f 30ff 	mov.w	r0, #4294967295
 8004128:	f7ff ff90 	bl	800404c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800412c:	4b05      	ldr	r3, [pc, #20]	; (8004144 <SysTick_Config+0x40>)
 800412e:	2200      	movs	r2, #0
 8004130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004132:	4b04      	ldr	r3, [pc, #16]	; (8004144 <SysTick_Config+0x40>)
 8004134:	2207      	movs	r2, #7
 8004136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	e000e010 	.word	0xe000e010

08004148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7ff ff2d 	bl	8003fb0 <__NVIC_SetPriorityGrouping>
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800415e:	b580      	push	{r7, lr}
 8004160:	b086      	sub	sp, #24
 8004162:	af00      	add	r7, sp, #0
 8004164:	4603      	mov	r3, r0
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	607a      	str	r2, [r7, #4]
 800416a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800416c:	2300      	movs	r3, #0
 800416e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004170:	f7ff ff42 	bl	8003ff8 <__NVIC_GetPriorityGrouping>
 8004174:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	68b9      	ldr	r1, [r7, #8]
 800417a:	6978      	ldr	r0, [r7, #20]
 800417c:	f7ff ff90 	bl	80040a0 <NVIC_EncodePriority>
 8004180:	4602      	mov	r2, r0
 8004182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004186:	4611      	mov	r1, r2
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff ff5f 	bl	800404c <__NVIC_SetPriority>
}
 800418e:	bf00      	nop
 8004190:	3718      	adds	r7, #24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b082      	sub	sp, #8
 800419a:	af00      	add	r7, sp, #0
 800419c:	4603      	mov	r3, r0
 800419e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff ff35 	bl	8004014 <__NVIC_EnableIRQ>
}
 80041aa:	bf00      	nop
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b082      	sub	sp, #8
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7ff ffa2 	bl	8004104 <SysTick_Config>
 80041c0:	4603      	mov	r3, r0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e043      	b.n	800426a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	461a      	mov	r2, r3
 80041e8:	4b22      	ldr	r3, [pc, #136]	; (8004274 <HAL_DMA_Init+0xa8>)
 80041ea:	4413      	add	r3, r2
 80041ec:	4a22      	ldr	r2, [pc, #136]	; (8004278 <HAL_DMA_Init+0xac>)
 80041ee:	fba2 2303 	umull	r2, r3, r2, r3
 80041f2:	091b      	lsrs	r3, r3, #4
 80041f4:	009a      	lsls	r2, r3, #2
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a1f      	ldr	r2, [pc, #124]	; (800427c <HAL_DMA_Init+0xb0>)
 80041fe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2202      	movs	r2, #2
 8004204:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004216:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800421a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004224:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004230:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800423c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	69db      	ldr	r3, [r3, #28]
 8004242:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	4313      	orrs	r3, r2
 8004248:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	bc80      	pop	{r7}
 8004272:	4770      	bx	lr
 8004274:	bffdfff8 	.word	0xbffdfff8
 8004278:	cccccccd 	.word	0xcccccccd
 800427c:	40020000 	.word	0x40020000

08004280 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
 800428c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800428e:	2300      	movs	r3, #0
 8004290:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d101      	bne.n	80042a0 <HAL_DMA_Start_IT+0x20>
 800429c:	2302      	movs	r3, #2
 800429e:	e04b      	b.n	8004338 <HAL_DMA_Start_IT+0xb8>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d13a      	bne.n	800432a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0201 	bic.w	r2, r2, #1
 80042d0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	68b9      	ldr	r1, [r7, #8]
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f9f8 	bl	80046ce <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d008      	beq.n	80042f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 020e 	orr.w	r2, r2, #14
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	e00f      	b.n	8004318 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0204 	bic.w	r2, r2, #4
 8004306:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 020a 	orr.w	r2, r2, #10
 8004316:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f042 0201 	orr.w	r2, r2, #1
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	e005      	b.n	8004336 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004332:	2302      	movs	r3, #2
 8004334:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004336:	7dfb      	ldrb	r3, [r7, #23]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d008      	beq.n	800436a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2204      	movs	r2, #4
 800435c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e020      	b.n	80043ac <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 020e 	bic.w	r2, r2, #14
 8004378:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 0201 	bic.w	r2, r2, #1
 8004388:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004392:	2101      	movs	r1, #1
 8004394:	fa01 f202 	lsl.w	r2, r1, r2
 8004398:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr
	...

080043b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043c0:	2300      	movs	r3, #0
 80043c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d005      	beq.n	80043dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2204      	movs	r2, #4
 80043d4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	73fb      	strb	r3, [r7, #15]
 80043da:	e051      	b.n	8004480 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 020e 	bic.w	r2, r2, #14
 80043ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 0201 	bic.w	r2, r2, #1
 80043fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a22      	ldr	r2, [pc, #136]	; (800448c <HAL_DMA_Abort_IT+0xd4>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d029      	beq.n	800445a <HAL_DMA_Abort_IT+0xa2>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a21      	ldr	r2, [pc, #132]	; (8004490 <HAL_DMA_Abort_IT+0xd8>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d022      	beq.n	8004456 <HAL_DMA_Abort_IT+0x9e>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a1f      	ldr	r2, [pc, #124]	; (8004494 <HAL_DMA_Abort_IT+0xdc>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d01a      	beq.n	8004450 <HAL_DMA_Abort_IT+0x98>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a1e      	ldr	r2, [pc, #120]	; (8004498 <HAL_DMA_Abort_IT+0xe0>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d012      	beq.n	800444a <HAL_DMA_Abort_IT+0x92>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a1c      	ldr	r2, [pc, #112]	; (800449c <HAL_DMA_Abort_IT+0xe4>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d00a      	beq.n	8004444 <HAL_DMA_Abort_IT+0x8c>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a1b      	ldr	r2, [pc, #108]	; (80044a0 <HAL_DMA_Abort_IT+0xe8>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d102      	bne.n	800443e <HAL_DMA_Abort_IT+0x86>
 8004438:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800443c:	e00e      	b.n	800445c <HAL_DMA_Abort_IT+0xa4>
 800443e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004442:	e00b      	b.n	800445c <HAL_DMA_Abort_IT+0xa4>
 8004444:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004448:	e008      	b.n	800445c <HAL_DMA_Abort_IT+0xa4>
 800444a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800444e:	e005      	b.n	800445c <HAL_DMA_Abort_IT+0xa4>
 8004450:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004454:	e002      	b.n	800445c <HAL_DMA_Abort_IT+0xa4>
 8004456:	2310      	movs	r3, #16
 8004458:	e000      	b.n	800445c <HAL_DMA_Abort_IT+0xa4>
 800445a:	2301      	movs	r3, #1
 800445c:	4a11      	ldr	r2, [pc, #68]	; (80044a4 <HAL_DMA_Abort_IT+0xec>)
 800445e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	4798      	blx	r3
    } 
  }
  return status;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	40020008 	.word	0x40020008
 8004490:	4002001c 	.word	0x4002001c
 8004494:	40020030 	.word	0x40020030
 8004498:	40020044 	.word	0x40020044
 800449c:	40020058 	.word	0x40020058
 80044a0:	4002006c 	.word	0x4002006c
 80044a4:	40020000 	.word	0x40020000

080044a8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c4:	2204      	movs	r2, #4
 80044c6:	409a      	lsls	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d04f      	beq.n	8004570 <HAL_DMA_IRQHandler+0xc8>
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f003 0304 	and.w	r3, r3, #4
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d04a      	beq.n	8004570 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0320 	and.w	r3, r3, #32
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d107      	bne.n	80044f8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f022 0204 	bic.w	r2, r2, #4
 80044f6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a66      	ldr	r2, [pc, #408]	; (8004698 <HAL_DMA_IRQHandler+0x1f0>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d029      	beq.n	8004556 <HAL_DMA_IRQHandler+0xae>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a65      	ldr	r2, [pc, #404]	; (800469c <HAL_DMA_IRQHandler+0x1f4>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d022      	beq.n	8004552 <HAL_DMA_IRQHandler+0xaa>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a63      	ldr	r2, [pc, #396]	; (80046a0 <HAL_DMA_IRQHandler+0x1f8>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d01a      	beq.n	800454c <HAL_DMA_IRQHandler+0xa4>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a62      	ldr	r2, [pc, #392]	; (80046a4 <HAL_DMA_IRQHandler+0x1fc>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d012      	beq.n	8004546 <HAL_DMA_IRQHandler+0x9e>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a60      	ldr	r2, [pc, #384]	; (80046a8 <HAL_DMA_IRQHandler+0x200>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d00a      	beq.n	8004540 <HAL_DMA_IRQHandler+0x98>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a5f      	ldr	r2, [pc, #380]	; (80046ac <HAL_DMA_IRQHandler+0x204>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d102      	bne.n	800453a <HAL_DMA_IRQHandler+0x92>
 8004534:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004538:	e00e      	b.n	8004558 <HAL_DMA_IRQHandler+0xb0>
 800453a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800453e:	e00b      	b.n	8004558 <HAL_DMA_IRQHandler+0xb0>
 8004540:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004544:	e008      	b.n	8004558 <HAL_DMA_IRQHandler+0xb0>
 8004546:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800454a:	e005      	b.n	8004558 <HAL_DMA_IRQHandler+0xb0>
 800454c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004550:	e002      	b.n	8004558 <HAL_DMA_IRQHandler+0xb0>
 8004552:	2340      	movs	r3, #64	; 0x40
 8004554:	e000      	b.n	8004558 <HAL_DMA_IRQHandler+0xb0>
 8004556:	2304      	movs	r3, #4
 8004558:	4a55      	ldr	r2, [pc, #340]	; (80046b0 <HAL_DMA_IRQHandler+0x208>)
 800455a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004560:	2b00      	cmp	r3, #0
 8004562:	f000 8094 	beq.w	800468e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800456e:	e08e      	b.n	800468e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004574:	2202      	movs	r2, #2
 8004576:	409a      	lsls	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	4013      	ands	r3, r2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d056      	beq.n	800462e <HAL_DMA_IRQHandler+0x186>
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d051      	beq.n	800462e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0320 	and.w	r3, r3, #32
 8004594:	2b00      	cmp	r3, #0
 8004596:	d10b      	bne.n	80045b0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f022 020a 	bic.w	r2, r2, #10
 80045a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a38      	ldr	r2, [pc, #224]	; (8004698 <HAL_DMA_IRQHandler+0x1f0>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d029      	beq.n	800460e <HAL_DMA_IRQHandler+0x166>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a37      	ldr	r2, [pc, #220]	; (800469c <HAL_DMA_IRQHandler+0x1f4>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d022      	beq.n	800460a <HAL_DMA_IRQHandler+0x162>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a35      	ldr	r2, [pc, #212]	; (80046a0 <HAL_DMA_IRQHandler+0x1f8>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d01a      	beq.n	8004604 <HAL_DMA_IRQHandler+0x15c>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a34      	ldr	r2, [pc, #208]	; (80046a4 <HAL_DMA_IRQHandler+0x1fc>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d012      	beq.n	80045fe <HAL_DMA_IRQHandler+0x156>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a32      	ldr	r2, [pc, #200]	; (80046a8 <HAL_DMA_IRQHandler+0x200>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00a      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x150>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a31      	ldr	r2, [pc, #196]	; (80046ac <HAL_DMA_IRQHandler+0x204>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d102      	bne.n	80045f2 <HAL_DMA_IRQHandler+0x14a>
 80045ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80045f0:	e00e      	b.n	8004610 <HAL_DMA_IRQHandler+0x168>
 80045f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045f6:	e00b      	b.n	8004610 <HAL_DMA_IRQHandler+0x168>
 80045f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045fc:	e008      	b.n	8004610 <HAL_DMA_IRQHandler+0x168>
 80045fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004602:	e005      	b.n	8004610 <HAL_DMA_IRQHandler+0x168>
 8004604:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004608:	e002      	b.n	8004610 <HAL_DMA_IRQHandler+0x168>
 800460a:	2320      	movs	r3, #32
 800460c:	e000      	b.n	8004610 <HAL_DMA_IRQHandler+0x168>
 800460e:	2302      	movs	r3, #2
 8004610:	4a27      	ldr	r2, [pc, #156]	; (80046b0 <HAL_DMA_IRQHandler+0x208>)
 8004612:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004620:	2b00      	cmp	r3, #0
 8004622:	d034      	beq.n	800468e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800462c:	e02f      	b.n	800468e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	2208      	movs	r2, #8
 8004634:	409a      	lsls	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	4013      	ands	r3, r2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d028      	beq.n	8004690 <HAL_DMA_IRQHandler+0x1e8>
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b00      	cmp	r3, #0
 8004646:	d023      	beq.n	8004690 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f022 020e 	bic.w	r2, r2, #14
 8004656:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004660:	2101      	movs	r1, #1
 8004662:	fa01 f202 	lsl.w	r2, r1, r2
 8004666:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004682:	2b00      	cmp	r3, #0
 8004684:	d004      	beq.n	8004690 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	4798      	blx	r3
    }
  }
  return;
 800468e:	bf00      	nop
 8004690:	bf00      	nop
}
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40020008 	.word	0x40020008
 800469c:	4002001c 	.word	0x4002001c
 80046a0:	40020030 	.word	0x40020030
 80046a4:	40020044 	.word	0x40020044
 80046a8:	40020058 	.word	0x40020058
 80046ac:	4002006c 	.word	0x4002006c
 80046b0:	40020000 	.word	0x40020000

080046b4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80046c2:	b2db      	uxtb	r3, r3
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bc80      	pop	{r7}
 80046cc:	4770      	bx	lr

080046ce <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046ce:	b480      	push	{r7}
 80046d0:	b085      	sub	sp, #20
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	60f8      	str	r0, [r7, #12]
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	607a      	str	r2, [r7, #4]
 80046da:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046e4:	2101      	movs	r1, #1
 80046e6:	fa01 f202 	lsl.w	r2, r1, r2
 80046ea:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b10      	cmp	r3, #16
 80046fa:	d108      	bne.n	800470e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800470c:	e007      	b.n	800471e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68ba      	ldr	r2, [r7, #8]
 8004714:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	60da      	str	r2, [r3, #12]
}
 800471e:	bf00      	nop
 8004720:	3714      	adds	r7, #20
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr

08004728 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004728:	b480      	push	{r7}
 800472a:	b08b      	sub	sp, #44	; 0x2c
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004732:	2300      	movs	r3, #0
 8004734:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004736:	2300      	movs	r3, #0
 8004738:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800473a:	e169      	b.n	8004a10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800473c:	2201      	movs	r2, #1
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	4013      	ands	r3, r2
 800474e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	429a      	cmp	r2, r3
 8004756:	f040 8158 	bne.w	8004a0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	4a9a      	ldr	r2, [pc, #616]	; (80049c8 <HAL_GPIO_Init+0x2a0>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d05e      	beq.n	8004822 <HAL_GPIO_Init+0xfa>
 8004764:	4a98      	ldr	r2, [pc, #608]	; (80049c8 <HAL_GPIO_Init+0x2a0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d875      	bhi.n	8004856 <HAL_GPIO_Init+0x12e>
 800476a:	4a98      	ldr	r2, [pc, #608]	; (80049cc <HAL_GPIO_Init+0x2a4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d058      	beq.n	8004822 <HAL_GPIO_Init+0xfa>
 8004770:	4a96      	ldr	r2, [pc, #600]	; (80049cc <HAL_GPIO_Init+0x2a4>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d86f      	bhi.n	8004856 <HAL_GPIO_Init+0x12e>
 8004776:	4a96      	ldr	r2, [pc, #600]	; (80049d0 <HAL_GPIO_Init+0x2a8>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d052      	beq.n	8004822 <HAL_GPIO_Init+0xfa>
 800477c:	4a94      	ldr	r2, [pc, #592]	; (80049d0 <HAL_GPIO_Init+0x2a8>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d869      	bhi.n	8004856 <HAL_GPIO_Init+0x12e>
 8004782:	4a94      	ldr	r2, [pc, #592]	; (80049d4 <HAL_GPIO_Init+0x2ac>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d04c      	beq.n	8004822 <HAL_GPIO_Init+0xfa>
 8004788:	4a92      	ldr	r2, [pc, #584]	; (80049d4 <HAL_GPIO_Init+0x2ac>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d863      	bhi.n	8004856 <HAL_GPIO_Init+0x12e>
 800478e:	4a92      	ldr	r2, [pc, #584]	; (80049d8 <HAL_GPIO_Init+0x2b0>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d046      	beq.n	8004822 <HAL_GPIO_Init+0xfa>
 8004794:	4a90      	ldr	r2, [pc, #576]	; (80049d8 <HAL_GPIO_Init+0x2b0>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d85d      	bhi.n	8004856 <HAL_GPIO_Init+0x12e>
 800479a:	2b12      	cmp	r3, #18
 800479c:	d82a      	bhi.n	80047f4 <HAL_GPIO_Init+0xcc>
 800479e:	2b12      	cmp	r3, #18
 80047a0:	d859      	bhi.n	8004856 <HAL_GPIO_Init+0x12e>
 80047a2:	a201      	add	r2, pc, #4	; (adr r2, 80047a8 <HAL_GPIO_Init+0x80>)
 80047a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a8:	08004823 	.word	0x08004823
 80047ac:	080047fd 	.word	0x080047fd
 80047b0:	0800480f 	.word	0x0800480f
 80047b4:	08004851 	.word	0x08004851
 80047b8:	08004857 	.word	0x08004857
 80047bc:	08004857 	.word	0x08004857
 80047c0:	08004857 	.word	0x08004857
 80047c4:	08004857 	.word	0x08004857
 80047c8:	08004857 	.word	0x08004857
 80047cc:	08004857 	.word	0x08004857
 80047d0:	08004857 	.word	0x08004857
 80047d4:	08004857 	.word	0x08004857
 80047d8:	08004857 	.word	0x08004857
 80047dc:	08004857 	.word	0x08004857
 80047e0:	08004857 	.word	0x08004857
 80047e4:	08004857 	.word	0x08004857
 80047e8:	08004857 	.word	0x08004857
 80047ec:	08004805 	.word	0x08004805
 80047f0:	08004819 	.word	0x08004819
 80047f4:	4a79      	ldr	r2, [pc, #484]	; (80049dc <HAL_GPIO_Init+0x2b4>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d013      	beq.n	8004822 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80047fa:	e02c      	b.n	8004856 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	623b      	str	r3, [r7, #32]
          break;
 8004802:	e029      	b.n	8004858 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	3304      	adds	r3, #4
 800480a:	623b      	str	r3, [r7, #32]
          break;
 800480c:	e024      	b.n	8004858 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	3308      	adds	r3, #8
 8004814:	623b      	str	r3, [r7, #32]
          break;
 8004816:	e01f      	b.n	8004858 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	330c      	adds	r3, #12
 800481e:	623b      	str	r3, [r7, #32]
          break;
 8004820:	e01a      	b.n	8004858 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d102      	bne.n	8004830 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800482a:	2304      	movs	r3, #4
 800482c:	623b      	str	r3, [r7, #32]
          break;
 800482e:	e013      	b.n	8004858 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d105      	bne.n	8004844 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004838:	2308      	movs	r3, #8
 800483a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	69fa      	ldr	r2, [r7, #28]
 8004840:	611a      	str	r2, [r3, #16]
          break;
 8004842:	e009      	b.n	8004858 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004844:	2308      	movs	r3, #8
 8004846:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	69fa      	ldr	r2, [r7, #28]
 800484c:	615a      	str	r2, [r3, #20]
          break;
 800484e:	e003      	b.n	8004858 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004850:	2300      	movs	r3, #0
 8004852:	623b      	str	r3, [r7, #32]
          break;
 8004854:	e000      	b.n	8004858 <HAL_GPIO_Init+0x130>
          break;
 8004856:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	2bff      	cmp	r3, #255	; 0xff
 800485c:	d801      	bhi.n	8004862 <HAL_GPIO_Init+0x13a>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	e001      	b.n	8004866 <HAL_GPIO_Init+0x13e>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	3304      	adds	r3, #4
 8004866:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	2bff      	cmp	r3, #255	; 0xff
 800486c:	d802      	bhi.n	8004874 <HAL_GPIO_Init+0x14c>
 800486e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	e002      	b.n	800487a <HAL_GPIO_Init+0x152>
 8004874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004876:	3b08      	subs	r3, #8
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	210f      	movs	r1, #15
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	fa01 f303 	lsl.w	r3, r1, r3
 8004888:	43db      	mvns	r3, r3
 800488a:	401a      	ands	r2, r3
 800488c:	6a39      	ldr	r1, [r7, #32]
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	fa01 f303 	lsl.w	r3, r1, r3
 8004894:	431a      	orrs	r2, r3
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 80b1 	beq.w	8004a0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80048a8:	4b4d      	ldr	r3, [pc, #308]	; (80049e0 <HAL_GPIO_Init+0x2b8>)
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	4a4c      	ldr	r2, [pc, #304]	; (80049e0 <HAL_GPIO_Init+0x2b8>)
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	6193      	str	r3, [r2, #24]
 80048b4:	4b4a      	ldr	r3, [pc, #296]	; (80049e0 <HAL_GPIO_Init+0x2b8>)
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	60bb      	str	r3, [r7, #8]
 80048be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80048c0:	4a48      	ldr	r2, [pc, #288]	; (80049e4 <HAL_GPIO_Init+0x2bc>)
 80048c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c4:	089b      	lsrs	r3, r3, #2
 80048c6:	3302      	adds	r3, #2
 80048c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80048ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d0:	f003 0303 	and.w	r3, r3, #3
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	220f      	movs	r2, #15
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	43db      	mvns	r3, r3
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	4013      	ands	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a40      	ldr	r2, [pc, #256]	; (80049e8 <HAL_GPIO_Init+0x2c0>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d013      	beq.n	8004914 <HAL_GPIO_Init+0x1ec>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a3f      	ldr	r2, [pc, #252]	; (80049ec <HAL_GPIO_Init+0x2c4>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d00d      	beq.n	8004910 <HAL_GPIO_Init+0x1e8>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a3e      	ldr	r2, [pc, #248]	; (80049f0 <HAL_GPIO_Init+0x2c8>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d007      	beq.n	800490c <HAL_GPIO_Init+0x1e4>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a3d      	ldr	r2, [pc, #244]	; (80049f4 <HAL_GPIO_Init+0x2cc>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d101      	bne.n	8004908 <HAL_GPIO_Init+0x1e0>
 8004904:	2303      	movs	r3, #3
 8004906:	e006      	b.n	8004916 <HAL_GPIO_Init+0x1ee>
 8004908:	2304      	movs	r3, #4
 800490a:	e004      	b.n	8004916 <HAL_GPIO_Init+0x1ee>
 800490c:	2302      	movs	r3, #2
 800490e:	e002      	b.n	8004916 <HAL_GPIO_Init+0x1ee>
 8004910:	2301      	movs	r3, #1
 8004912:	e000      	b.n	8004916 <HAL_GPIO_Init+0x1ee>
 8004914:	2300      	movs	r3, #0
 8004916:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004918:	f002 0203 	and.w	r2, r2, #3
 800491c:	0092      	lsls	r2, r2, #2
 800491e:	4093      	lsls	r3, r2
 8004920:	68fa      	ldr	r2, [r7, #12]
 8004922:	4313      	orrs	r3, r2
 8004924:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004926:	492f      	ldr	r1, [pc, #188]	; (80049e4 <HAL_GPIO_Init+0x2bc>)
 8004928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492a:	089b      	lsrs	r3, r3, #2
 800492c:	3302      	adds	r3, #2
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d006      	beq.n	800494e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004940:	4b2d      	ldr	r3, [pc, #180]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	492c      	ldr	r1, [pc, #176]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	4313      	orrs	r3, r2
 800494a:	608b      	str	r3, [r1, #8]
 800494c:	e006      	b.n	800495c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800494e:	4b2a      	ldr	r3, [pc, #168]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	43db      	mvns	r3, r3
 8004956:	4928      	ldr	r1, [pc, #160]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004958:	4013      	ands	r3, r2
 800495a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d006      	beq.n	8004976 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004968:	4b23      	ldr	r3, [pc, #140]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 800496a:	68da      	ldr	r2, [r3, #12]
 800496c:	4922      	ldr	r1, [pc, #136]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	4313      	orrs	r3, r2
 8004972:	60cb      	str	r3, [r1, #12]
 8004974:	e006      	b.n	8004984 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004976:	4b20      	ldr	r3, [pc, #128]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004978:	68da      	ldr	r2, [r3, #12]
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	43db      	mvns	r3, r3
 800497e:	491e      	ldr	r1, [pc, #120]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004980:	4013      	ands	r3, r2
 8004982:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d006      	beq.n	800499e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004990:	4b19      	ldr	r3, [pc, #100]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	4918      	ldr	r1, [pc, #96]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	4313      	orrs	r3, r2
 800499a:	604b      	str	r3, [r1, #4]
 800499c:	e006      	b.n	80049ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800499e:	4b16      	ldr	r3, [pc, #88]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	43db      	mvns	r3, r3
 80049a6:	4914      	ldr	r1, [pc, #80]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 80049a8:	4013      	ands	r3, r2
 80049aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d021      	beq.n	80049fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80049b8:	4b0f      	ldr	r3, [pc, #60]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	490e      	ldr	r1, [pc, #56]	; (80049f8 <HAL_GPIO_Init+0x2d0>)
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	600b      	str	r3, [r1, #0]
 80049c4:	e021      	b.n	8004a0a <HAL_GPIO_Init+0x2e2>
 80049c6:	bf00      	nop
 80049c8:	10320000 	.word	0x10320000
 80049cc:	10310000 	.word	0x10310000
 80049d0:	10220000 	.word	0x10220000
 80049d4:	10210000 	.word	0x10210000
 80049d8:	10120000 	.word	0x10120000
 80049dc:	10110000 	.word	0x10110000
 80049e0:	40021000 	.word	0x40021000
 80049e4:	40010000 	.word	0x40010000
 80049e8:	40010800 	.word	0x40010800
 80049ec:	40010c00 	.word	0x40010c00
 80049f0:	40011000 	.word	0x40011000
 80049f4:	40011400 	.word	0x40011400
 80049f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80049fc:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <HAL_GPIO_Init+0x304>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	43db      	mvns	r3, r3
 8004a04:	4909      	ldr	r1, [pc, #36]	; (8004a2c <HAL_GPIO_Init+0x304>)
 8004a06:	4013      	ands	r3, r2
 8004a08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a16:	fa22 f303 	lsr.w	r3, r2, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f47f ae8e 	bne.w	800473c <HAL_GPIO_Init+0x14>
  }
}
 8004a20:	bf00      	nop
 8004a22:	bf00      	nop
 8004a24:	372c      	adds	r7, #44	; 0x2c
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr
 8004a2c:	40010400 	.word	0x40010400

08004a30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689a      	ldr	r2, [r3, #8]
 8004a40:	887b      	ldrh	r3, [r7, #2]
 8004a42:	4013      	ands	r3, r2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	73fb      	strb	r3, [r7, #15]
 8004a4c:	e001      	b.n	8004a52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bc80      	pop	{r7}
 8004a5c:	4770      	bx	lr

08004a5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b083      	sub	sp, #12
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
 8004a66:	460b      	mov	r3, r1
 8004a68:	807b      	strh	r3, [r7, #2]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a6e:	787b      	ldrb	r3, [r7, #1]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a74:	887a      	ldrh	r2, [r7, #2]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004a7a:	e003      	b.n	8004a84 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004a7c:	887b      	ldrh	r3, [r7, #2]
 8004a7e:	041a      	lsls	r2, r3, #16
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	611a      	str	r2, [r3, #16]
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bc80      	pop	{r7}
 8004a8c:	4770      	bx	lr

08004a8e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b085      	sub	sp, #20
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	460b      	mov	r3, r1
 8004a98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004aa0:	887a      	ldrh	r2, [r7, #2]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	041a      	lsls	r2, r3, #16
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	43d9      	mvns	r1, r3
 8004aac:	887b      	ldrh	r3, [r7, #2]
 8004aae:	400b      	ands	r3, r1
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	611a      	str	r2, [r3, #16]
}
 8004ab6:	bf00      	nop
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bc80      	pop	{r7}
 8004abe:	4770      	bx	lr

08004ac0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004aca:	4b08      	ldr	r3, [pc, #32]	; (8004aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004acc:	695a      	ldr	r2, [r3, #20]
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d006      	beq.n	8004ae4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ad6:	4a05      	ldr	r2, [pc, #20]	; (8004aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ad8:	88fb      	ldrh	r3, [r7, #6]
 8004ada:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004adc:	88fb      	ldrh	r3, [r7, #6]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fd fe66 	bl	80027b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ae4:	bf00      	nop
 8004ae6:	3708      	adds	r7, #8
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40010400 	.word	0x40010400

08004af0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e12b      	b.n	8004d5a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d106      	bne.n	8004b1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7fe fa98 	bl	800304c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2224      	movs	r2, #36	; 0x24
 8004b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0201 	bic.w	r2, r2, #1
 8004b32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b54:	f003 f90e 	bl	8007d74 <HAL_RCC_GetPCLK1Freq>
 8004b58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	4a81      	ldr	r2, [pc, #516]	; (8004d64 <HAL_I2C_Init+0x274>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d807      	bhi.n	8004b74 <HAL_I2C_Init+0x84>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	4a80      	ldr	r2, [pc, #512]	; (8004d68 <HAL_I2C_Init+0x278>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	bf94      	ite	ls
 8004b6c:	2301      	movls	r3, #1
 8004b6e:	2300      	movhi	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	e006      	b.n	8004b82 <HAL_I2C_Init+0x92>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4a7d      	ldr	r2, [pc, #500]	; (8004d6c <HAL_I2C_Init+0x27c>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	bf94      	ite	ls
 8004b7c:	2301      	movls	r3, #1
 8004b7e:	2300      	movhi	r3, #0
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e0e7      	b.n	8004d5a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	4a78      	ldr	r2, [pc, #480]	; (8004d70 <HAL_I2C_Init+0x280>)
 8004b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b92:	0c9b      	lsrs	r3, r3, #18
 8004b94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68ba      	ldr	r2, [r7, #8]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	4a6a      	ldr	r2, [pc, #424]	; (8004d64 <HAL_I2C_Init+0x274>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d802      	bhi.n	8004bc4 <HAL_I2C_Init+0xd4>
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	e009      	b.n	8004bd8 <HAL_I2C_Init+0xe8>
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004bca:	fb02 f303 	mul.w	r3, r2, r3
 8004bce:	4a69      	ldr	r2, [pc, #420]	; (8004d74 <HAL_I2C_Init+0x284>)
 8004bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd4:	099b      	lsrs	r3, r3, #6
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	495c      	ldr	r1, [pc, #368]	; (8004d64 <HAL_I2C_Init+0x274>)
 8004bf4:	428b      	cmp	r3, r1
 8004bf6:	d819      	bhi.n	8004c2c <HAL_I2C_Init+0x13c>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	1e59      	subs	r1, r3, #1
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c06:	1c59      	adds	r1, r3, #1
 8004c08:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c0c:	400b      	ands	r3, r1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00a      	beq.n	8004c28 <HAL_I2C_Init+0x138>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	1e59      	subs	r1, r3, #1
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c20:	3301      	adds	r3, #1
 8004c22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c26:	e051      	b.n	8004ccc <HAL_I2C_Init+0x1dc>
 8004c28:	2304      	movs	r3, #4
 8004c2a:	e04f      	b.n	8004ccc <HAL_I2C_Init+0x1dc>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d111      	bne.n	8004c58 <HAL_I2C_Init+0x168>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	1e58      	subs	r0, r3, #1
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6859      	ldr	r1, [r3, #4]
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	005b      	lsls	r3, r3, #1
 8004c40:	440b      	add	r3, r1
 8004c42:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c46:	3301      	adds	r3, #1
 8004c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	bf0c      	ite	eq
 8004c50:	2301      	moveq	r3, #1
 8004c52:	2300      	movne	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	e012      	b.n	8004c7e <HAL_I2C_Init+0x18e>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	1e58      	subs	r0, r3, #1
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6859      	ldr	r1, [r3, #4]
 8004c60:	460b      	mov	r3, r1
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	440b      	add	r3, r1
 8004c66:	0099      	lsls	r1, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c6e:	3301      	adds	r3, #1
 8004c70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	bf0c      	ite	eq
 8004c78:	2301      	moveq	r3, #1
 8004c7a:	2300      	movne	r3, #0
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_I2C_Init+0x196>
 8004c82:	2301      	movs	r3, #1
 8004c84:	e022      	b.n	8004ccc <HAL_I2C_Init+0x1dc>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10e      	bne.n	8004cac <HAL_I2C_Init+0x1bc>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	1e58      	subs	r0, r3, #1
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6859      	ldr	r1, [r3, #4]
 8004c96:	460b      	mov	r3, r1
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	440b      	add	r3, r1
 8004c9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004caa:	e00f      	b.n	8004ccc <HAL_I2C_Init+0x1dc>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	1e58      	subs	r0, r3, #1
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6859      	ldr	r1, [r3, #4]
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	0099      	lsls	r1, r3, #2
 8004cbc:	440b      	add	r3, r1
 8004cbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cc8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	6809      	ldr	r1, [r1, #0]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	69da      	ldr	r2, [r3, #28]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cfa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6911      	ldr	r1, [r2, #16]
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	68d2      	ldr	r2, [r2, #12]
 8004d06:	4311      	orrs	r1, r2
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6812      	ldr	r2, [r2, #0]
 8004d0c:	430b      	orrs	r3, r1
 8004d0e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	695a      	ldr	r2, [r3, #20]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	431a      	orrs	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0201 	orr.w	r2, r2, #1
 8004d3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	000186a0 	.word	0x000186a0
 8004d68:	001e847f 	.word	0x001e847f
 8004d6c:	003d08ff 	.word	0x003d08ff
 8004d70:	431bde83 	.word	0x431bde83
 8004d74:	10624dd3 	.word	0x10624dd3

08004d78 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d8a:	2b80      	cmp	r3, #128	; 0x80
 8004d8c:	d103      	bne.n	8004d96 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2200      	movs	r2, #0
 8004d94:	611a      	str	r2, [r3, #16]
  }
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr

08004da0 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b087      	sub	sp, #28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	607a      	str	r2, [r7, #4]
 8004daa:	461a      	mov	r2, r3
 8004dac:	460b      	mov	r3, r1
 8004dae:	817b      	strh	r3, [r7, #10]
 8004db0:	4613      	mov	r3, r2
 8004db2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b20      	cmp	r3, #32
 8004dc2:	f040 8081 	bne.w	8004ec8 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004dc6:	4b43      	ldr	r3, [pc, #268]	; (8004ed4 <HAL_I2C_Master_Transmit_IT+0x134>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	08db      	lsrs	r3, r3, #3
 8004dcc:	4a42      	ldr	r2, [pc, #264]	; (8004ed8 <HAL_I2C_Master_Transmit_IT+0x138>)
 8004dce:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd2:	0a1a      	lsrs	r2, r3, #8
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	009a      	lsls	r2, r3, #2
 8004ddc:	4413      	add	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	3b01      	subs	r3, #1
 8004de4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d112      	bne.n	8004e12 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2220      	movs	r2, #32
 8004df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e06:	f043 0220 	orr.w	r2, r3, #32
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 8004e0e:	2302      	movs	r3, #2
 8004e10:	e05b      	b.n	8004eca <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d0df      	beq.n	8004de0 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d101      	bne.n	8004e2e <HAL_I2C_Master_Transmit_IT+0x8e>
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	e04d      	b.n	8004eca <HAL_I2C_Master_Transmit_IT+0x12a>
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d007      	beq.n	8004e54 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2221      	movs	r2, #33	; 0x21
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2210      	movs	r2, #16
 8004e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	893a      	ldrh	r2, [r7, #8]
 8004e84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	4a12      	ldr	r2, [pc, #72]	; (8004edc <HAL_I2C_Master_Transmit_IT+0x13c>)
 8004e94:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004e96:	897a      	ldrh	r2, [r7, #10]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685a      	ldr	r2, [r3, #4]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004eb2:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ec2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	e000      	b.n	8004eca <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004ec8:	2302      	movs	r3, #2
  }
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	371c      	adds	r7, #28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc80      	pop	{r7}
 8004ed2:	4770      	bx	lr
 8004ed4:	20000004 	.word	0x20000004
 8004ed8:	14f8b589 	.word	0x14f8b589
 8004edc:	ffff0000 	.word	0xffff0000

08004ee0 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	607a      	str	r2, [r7, #4]
 8004eea:	461a      	mov	r2, r3
 8004eec:	460b      	mov	r3, r1
 8004eee:	817b      	strh	r3, [r7, #10]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	2b20      	cmp	r3, #32
 8004f02:	f040 8089 	bne.w	8005018 <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004f06:	4b47      	ldr	r3, [pc, #284]	; (8005024 <HAL_I2C_Master_Receive_IT+0x144>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	08db      	lsrs	r3, r3, #3
 8004f0c:	4a46      	ldr	r2, [pc, #280]	; (8005028 <HAL_I2C_Master_Receive_IT+0x148>)
 8004f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f12:	0a1a      	lsrs	r2, r3, #8
 8004f14:	4613      	mov	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	009a      	lsls	r2, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d112      	bne.n	8004f52 <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f043 0220 	orr.w	r2, r3, #32
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 8004f4e:	2302      	movs	r3, #2
 8004f50:	e063      	b.n	800501a <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d0df      	beq.n	8004f20 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_I2C_Master_Receive_IT+0x8e>
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	e055      	b.n	800501a <HAL_I2C_Master_Receive_IT+0x13a>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d007      	beq.n	8004f94 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fa2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2222      	movs	r2, #34	; 0x22
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2210      	movs	r2, #16
 8004fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	893a      	ldrh	r2, [r7, #8]
 8004fc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4a16      	ldr	r2, [pc, #88]	; (800502c <HAL_I2C_Master_Receive_IT+0x14c>)
 8004fd4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004fd6:	897a      	ldrh	r2, [r7, #10]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004ff2:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005002:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005012:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005014:	2300      	movs	r3, #0
 8005016:	e000      	b.n	800501a <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8005018:	2302      	movs	r3, #2
  }
}
 800501a:	4618      	mov	r0, r3
 800501c:	371c      	adds	r7, #28
 800501e:	46bd      	mov	sp, r7
 8005020:	bc80      	pop	{r7}
 8005022:	4770      	bx	lr
 8005024:	20000004 	.word	0x20000004
 8005028:	14f8b589 	.word	0x14f8b589
 800502c:	ffff0000 	.word	0xffff0000

08005030 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b088      	sub	sp, #32
 8005034:	af02      	add	r7, sp, #8
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	4608      	mov	r0, r1
 800503a:	4611      	mov	r1, r2
 800503c:	461a      	mov	r2, r3
 800503e:	4603      	mov	r3, r0
 8005040:	817b      	strh	r3, [r7, #10]
 8005042:	460b      	mov	r3, r1
 8005044:	813b      	strh	r3, [r7, #8]
 8005046:	4613      	mov	r3, r2
 8005048:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800504a:	f7fe fbe5 	bl	8003818 <HAL_GetTick>
 800504e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b20      	cmp	r3, #32
 800505a:	f040 80d9 	bne.w	8005210 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	2319      	movs	r3, #25
 8005064:	2201      	movs	r2, #1
 8005066:	496d      	ldr	r1, [pc, #436]	; (800521c <HAL_I2C_Mem_Write+0x1ec>)
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f002 f839 	bl	80070e0 <I2C_WaitOnFlagUntilTimeout>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005074:	2302      	movs	r3, #2
 8005076:	e0cc      	b.n	8005212 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800507e:	2b01      	cmp	r3, #1
 8005080:	d101      	bne.n	8005086 <HAL_I2C_Mem_Write+0x56>
 8005082:	2302      	movs	r3, #2
 8005084:	e0c5      	b.n	8005212 <HAL_I2C_Mem_Write+0x1e2>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0301 	and.w	r3, r3, #1
 8005098:	2b01      	cmp	r3, #1
 800509a:	d007      	beq.n	80050ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f042 0201 	orr.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2221      	movs	r2, #33	; 0x21
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2240      	movs	r2, #64	; 0x40
 80050c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a3a      	ldr	r2, [r7, #32]
 80050d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80050dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	4a4d      	ldr	r2, [pc, #308]	; (8005220 <HAL_I2C_Mem_Write+0x1f0>)
 80050ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050ee:	88f8      	ldrh	r0, [r7, #6]
 80050f0:	893a      	ldrh	r2, [r7, #8]
 80050f2:	8979      	ldrh	r1, [r7, #10]
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	9301      	str	r3, [sp, #4]
 80050f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	4603      	mov	r3, r0
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f001 fdc8 	bl	8006c94 <I2C_RequestMemoryWrite>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d052      	beq.n	80051b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e081      	b.n	8005212 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f002 f8fe 	bl	8007314 <I2C_WaitOnTXEFlagUntilTimeout>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00d      	beq.n	800513a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005122:	2b04      	cmp	r3, #4
 8005124:	d107      	bne.n	8005136 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005134:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e06b      	b.n	8005212 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513e:	781a      	ldrb	r2, [r3, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514a:	1c5a      	adds	r2, r3, #1
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005154:	3b01      	subs	r3, #1
 8005156:	b29a      	uxth	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005160:	b29b      	uxth	r3, r3
 8005162:	3b01      	subs	r3, #1
 8005164:	b29a      	uxth	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	f003 0304 	and.w	r3, r3, #4
 8005174:	2b04      	cmp	r3, #4
 8005176:	d11b      	bne.n	80051b0 <HAL_I2C_Mem_Write+0x180>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800517c:	2b00      	cmp	r3, #0
 800517e:	d017      	beq.n	80051b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	781a      	ldrb	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	1c5a      	adds	r2, r3, #1
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519a:	3b01      	subs	r3, #1
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	3b01      	subs	r3, #1
 80051aa:	b29a      	uxth	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1aa      	bne.n	800510e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	f002 f8f1 	bl	80073a4 <I2C_WaitOnBTFFlagUntilTimeout>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00d      	beq.n	80051e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051cc:	2b04      	cmp	r3, #4
 80051ce:	d107      	bne.n	80051e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e016      	b.n	8005212 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2220      	movs	r2, #32
 80051f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800520c:	2300      	movs	r3, #0
 800520e:	e000      	b.n	8005212 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005210:	2302      	movs	r3, #2
  }
}
 8005212:	4618      	mov	r0, r3
 8005214:	3718      	adds	r7, #24
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	00100002 	.word	0x00100002
 8005220:	ffff0000 	.word	0xffff0000

08005224 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b08c      	sub	sp, #48	; 0x30
 8005228:	af02      	add	r7, sp, #8
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	4608      	mov	r0, r1
 800522e:	4611      	mov	r1, r2
 8005230:	461a      	mov	r2, r3
 8005232:	4603      	mov	r3, r0
 8005234:	817b      	strh	r3, [r7, #10]
 8005236:	460b      	mov	r3, r1
 8005238:	813b      	strh	r3, [r7, #8]
 800523a:	4613      	mov	r3, r2
 800523c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800523e:	2300      	movs	r3, #0
 8005240:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005242:	f7fe fae9 	bl	8003818 <HAL_GetTick>
 8005246:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b20      	cmp	r3, #32
 8005252:	f040 8244 	bne.w	80056de <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	2319      	movs	r3, #25
 800525c:	2201      	movs	r2, #1
 800525e:	4982      	ldr	r1, [pc, #520]	; (8005468 <HAL_I2C_Mem_Read+0x244>)
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f001 ff3d 	bl	80070e0 <I2C_WaitOnFlagUntilTimeout>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800526c:	2302      	movs	r3, #2
 800526e:	e237      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005276:	2b01      	cmp	r3, #1
 8005278:	d101      	bne.n	800527e <HAL_I2C_Mem_Read+0x5a>
 800527a:	2302      	movs	r3, #2
 800527c:	e230      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b01      	cmp	r3, #1
 8005292:	d007      	beq.n	80052a4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f042 0201 	orr.w	r2, r2, #1
 80052a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2222      	movs	r2, #34	; 0x22
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2240      	movs	r2, #64	; 0x40
 80052c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80052d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	4a62      	ldr	r2, [pc, #392]	; (800546c <HAL_I2C_Mem_Read+0x248>)
 80052e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052e6:	88f8      	ldrh	r0, [r7, #6]
 80052e8:	893a      	ldrh	r2, [r7, #8]
 80052ea:	8979      	ldrh	r1, [r7, #10]
 80052ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ee:	9301      	str	r3, [sp, #4]
 80052f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	4603      	mov	r3, r0
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f001 fd62 	bl	8006dc0 <I2C_RequestMemoryRead>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e1ec      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800530a:	2b00      	cmp	r3, #0
 800530c:	d113      	bne.n	8005336 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800530e:	2300      	movs	r3, #0
 8005310:	61fb      	str	r3, [r7, #28]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	61fb      	str	r3, [r7, #28]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	61fb      	str	r3, [r7, #28]
 8005322:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005332:	601a      	str	r2, [r3, #0]
 8005334:	e1c0      	b.n	80056b8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800533a:	2b01      	cmp	r3, #1
 800533c:	d11e      	bne.n	800537c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800534c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800534e:	b672      	cpsid	i
}
 8005350:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005352:	2300      	movs	r3, #0
 8005354:	61bb      	str	r3, [r7, #24]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	695b      	ldr	r3, [r3, #20]
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	61bb      	str	r3, [r7, #24]
 8005366:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005376:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005378:	b662      	cpsie	i
}
 800537a:	e035      	b.n	80053e8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005380:	2b02      	cmp	r3, #2
 8005382:	d11e      	bne.n	80053c2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005392:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005394:	b672      	cpsid	i
}
 8005396:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005398:	2300      	movs	r3, #0
 800539a:	617b      	str	r3, [r7, #20]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	617b      	str	r3, [r7, #20]
 80053ac:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80053be:	b662      	cpsie	i
}
 80053c0:	e012      	b.n	80053e8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053d0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053d2:	2300      	movs	r3, #0
 80053d4:	613b      	str	r3, [r7, #16]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	613b      	str	r3, [r7, #16]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	613b      	str	r3, [r7, #16]
 80053e6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80053e8:	e166      	b.n	80056b8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ee:	2b03      	cmp	r3, #3
 80053f0:	f200 811f 	bhi.w	8005632 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d123      	bne.n	8005444 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f002 f849 	bl	8007498 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e167      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005422:	1c5a      	adds	r2, r3, #1
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542c:	3b01      	subs	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005438:	b29b      	uxth	r3, r3
 800543a:	3b01      	subs	r3, #1
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005442:	e139      	b.n	80056b8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005448:	2b02      	cmp	r3, #2
 800544a:	d152      	bne.n	80054f2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005452:	2200      	movs	r2, #0
 8005454:	4906      	ldr	r1, [pc, #24]	; (8005470 <HAL_I2C_Mem_Read+0x24c>)
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f001 fe42 	bl	80070e0 <I2C_WaitOnFlagUntilTimeout>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d008      	beq.n	8005474 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e13c      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
 8005466:	bf00      	nop
 8005468:	00100002 	.word	0x00100002
 800546c:	ffff0000 	.word	0xffff0000
 8005470:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005474:	b672      	cpsid	i
}
 8005476:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005492:	b2d2      	uxtb	r2, r2
 8005494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054a4:	3b01      	subs	r3, #1
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	3b01      	subs	r3, #1
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80054ba:	b662      	cpsie	i
}
 80054bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	691a      	ldr	r2, [r3, #16]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c8:	b2d2      	uxtb	r2, r2
 80054ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d0:	1c5a      	adds	r2, r3, #1
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054da:	3b01      	subs	r3, #1
 80054dc:	b29a      	uxth	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	3b01      	subs	r3, #1
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054f0:	e0e2      	b.n	80056b8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	9300      	str	r3, [sp, #0]
 80054f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054f8:	2200      	movs	r2, #0
 80054fa:	497b      	ldr	r1, [pc, #492]	; (80056e8 <HAL_I2C_Mem_Read+0x4c4>)
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f001 fdef 	bl	80070e0 <I2C_WaitOnFlagUntilTimeout>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e0e9      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800551a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800551c:	b672      	cpsid	i
}
 800551e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	691a      	ldr	r2, [r3, #16]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005532:	1c5a      	adds	r2, r3, #1
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800553c:	3b01      	subs	r3, #1
 800553e:	b29a      	uxth	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005548:	b29b      	uxth	r3, r3
 800554a:	3b01      	subs	r3, #1
 800554c:	b29a      	uxth	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005552:	4b66      	ldr	r3, [pc, #408]	; (80056ec <HAL_I2C_Mem_Read+0x4c8>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	08db      	lsrs	r3, r3, #3
 8005558:	4a65      	ldr	r2, [pc, #404]	; (80056f0 <HAL_I2C_Mem_Read+0x4cc>)
 800555a:	fba2 2303 	umull	r2, r3, r2, r3
 800555e:	0a1a      	lsrs	r2, r3, #8
 8005560:	4613      	mov	r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	4413      	add	r3, r2
 8005566:	00da      	lsls	r2, r3, #3
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	3b01      	subs	r3, #1
 8005570:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005572:	6a3b      	ldr	r3, [r7, #32]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d118      	bne.n	80055aa <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2220      	movs	r2, #32
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005592:	f043 0220 	orr.w	r2, r3, #32
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800559a:	b662      	cpsie	i
}
 800559c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e09a      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b04      	cmp	r3, #4
 80055b6:	d1d9      	bne.n	800556c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	691a      	ldr	r2, [r3, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	3b01      	subs	r3, #1
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80055fa:	b662      	cpsie	i
}
 80055fc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	691a      	ldr	r2, [r3, #16]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	1c5a      	adds	r2, r3, #1
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561a:	3b01      	subs	r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005626:	b29b      	uxth	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	b29a      	uxth	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005630:	e042      	b.n	80056b8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005634:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f001 ff2e 	bl	8007498 <I2C_WaitOnRXNEFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e04c      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	691a      	ldr	r2, [r3, #16]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005650:	b2d2      	uxtb	r2, r2
 8005652:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005658:	1c5a      	adds	r2, r3, #1
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005662:	3b01      	subs	r3, #1
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566e:	b29b      	uxth	r3, r3
 8005670:	3b01      	subs	r3, #1
 8005672:	b29a      	uxth	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	f003 0304 	and.w	r3, r3, #4
 8005682:	2b04      	cmp	r3, #4
 8005684:	d118      	bne.n	80056b8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056a2:	3b01      	subs	r3, #1
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f47f ae94 	bne.w	80053ea <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2220      	movs	r2, #32
 80056c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80056da:	2300      	movs	r3, #0
 80056dc:	e000      	b.n	80056e0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80056de:	2302      	movs	r3, #2
  }
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3728      	adds	r7, #40	; 0x28
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	00010004 	.word	0x00010004
 80056ec:	20000004 	.word	0x20000004
 80056f0:	14f8b589 	.word	0x14f8b589

080056f4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b088      	sub	sp, #32
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005714:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800571c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800571e:	7bfb      	ldrb	r3, [r7, #15]
 8005720:	2b10      	cmp	r3, #16
 8005722:	d003      	beq.n	800572c <HAL_I2C_EV_IRQHandler+0x38>
 8005724:	7bfb      	ldrb	r3, [r7, #15]
 8005726:	2b40      	cmp	r3, #64	; 0x40
 8005728:	f040 80c1 	bne.w	80058ae <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699b      	ldr	r3, [r3, #24]
 8005732:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10d      	bne.n	8005762 <HAL_I2C_EV_IRQHandler+0x6e>
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800574c:	d003      	beq.n	8005756 <HAL_I2C_EV_IRQHandler+0x62>
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005754:	d101      	bne.n	800575a <HAL_I2C_EV_IRQHandler+0x66>
 8005756:	2301      	movs	r3, #1
 8005758:	e000      	b.n	800575c <HAL_I2C_EV_IRQHandler+0x68>
 800575a:	2300      	movs	r3, #0
 800575c:	2b01      	cmp	r3, #1
 800575e:	f000 8132 	beq.w	80059c6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	f003 0301 	and.w	r3, r3, #1
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00c      	beq.n	8005786 <HAL_I2C_EV_IRQHandler+0x92>
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	0a5b      	lsrs	r3, r3, #9
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	d006      	beq.n	8005786 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f001 ff18 	bl	80075ae <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 fcd6 	bl	8006130 <I2C_Master_SB>
 8005784:	e092      	b.n	80058ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	08db      	lsrs	r3, r3, #3
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	d009      	beq.n	80057a6 <HAL_I2C_EV_IRQHandler+0xb2>
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	0a5b      	lsrs	r3, r3, #9
 8005796:	f003 0301 	and.w	r3, r3, #1
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 fd4b 	bl	800623a <I2C_Master_ADD10>
 80057a4:	e082      	b.n	80058ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	085b      	lsrs	r3, r3, #1
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d009      	beq.n	80057c6 <HAL_I2C_EV_IRQHandler+0xd2>
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	0a5b      	lsrs	r3, r3, #9
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 fd64 	bl	800628c <I2C_Master_ADDR>
 80057c4:	e072      	b.n	80058ac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	089b      	lsrs	r3, r3, #2
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d03b      	beq.n	800584a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057e0:	f000 80f3 	beq.w	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	09db      	lsrs	r3, r3, #7
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d00f      	beq.n	8005810 <HAL_I2C_EV_IRQHandler+0x11c>
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	0a9b      	lsrs	r3, r3, #10
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d009      	beq.n	8005810 <HAL_I2C_EV_IRQHandler+0x11c>
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	089b      	lsrs	r3, r3, #2
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	2b00      	cmp	r3, #0
 8005806:	d103      	bne.n	8005810 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 f942 	bl	8005a92 <I2C_MasterTransmit_TXE>
 800580e:	e04d      	b.n	80058ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	089b      	lsrs	r3, r3, #2
 8005814:	f003 0301 	and.w	r3, r3, #1
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 80d6 	beq.w	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	0a5b      	lsrs	r3, r3, #9
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 80cf 	beq.w	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800582c:	7bbb      	ldrb	r3, [r7, #14]
 800582e:	2b21      	cmp	r3, #33	; 0x21
 8005830:	d103      	bne.n	800583a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f9c9 	bl	8005bca <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005838:	e0c7      	b.n	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800583a:	7bfb      	ldrb	r3, [r7, #15]
 800583c:	2b40      	cmp	r3, #64	; 0x40
 800583e:	f040 80c4 	bne.w	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fa37 	bl	8005cb6 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005848:	e0bf      	b.n	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005854:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005858:	f000 80b7 	beq.w	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	099b      	lsrs	r3, r3, #6
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00f      	beq.n	8005888 <HAL_I2C_EV_IRQHandler+0x194>
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	0a9b      	lsrs	r3, r3, #10
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	d009      	beq.n	8005888 <HAL_I2C_EV_IRQHandler+0x194>
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	089b      	lsrs	r3, r3, #2
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b00      	cmp	r3, #0
 800587e:	d103      	bne.n	8005888 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 fab0 	bl	8005de6 <I2C_MasterReceive_RXNE>
 8005886:	e011      	b.n	80058ac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	089b      	lsrs	r3, r3, #2
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 809a 	beq.w	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	0a5b      	lsrs	r3, r3, #9
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 8093 	beq.w	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 fb59 	bl	8005f5c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058aa:	e08e      	b.n	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
 80058ac:	e08d      	b.n	80059ca <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d004      	beq.n	80058c0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	61fb      	str	r3, [r7, #28]
 80058be:	e007      	b.n	80058d0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	085b      	lsrs	r3, r3, #1
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d012      	beq.n	8005902 <HAL_I2C_EV_IRQHandler+0x20e>
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	0a5b      	lsrs	r3, r3, #9
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00c      	beq.n	8005902 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d003      	beq.n	80058f8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80058f8:	69b9      	ldr	r1, [r7, #24]
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 ff1d 	bl	800673a <I2C_Slave_ADDR>
 8005900:	e066      	b.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	091b      	lsrs	r3, r3, #4
 8005906:	f003 0301 	and.w	r3, r3, #1
 800590a:	2b00      	cmp	r3, #0
 800590c:	d009      	beq.n	8005922 <HAL_I2C_EV_IRQHandler+0x22e>
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	0a5b      	lsrs	r3, r3, #9
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 ff58 	bl	80067d0 <I2C_Slave_STOPF>
 8005920:	e056      	b.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005922:	7bbb      	ldrb	r3, [r7, #14]
 8005924:	2b21      	cmp	r3, #33	; 0x21
 8005926:	d002      	beq.n	800592e <HAL_I2C_EV_IRQHandler+0x23a>
 8005928:	7bbb      	ldrb	r3, [r7, #14]
 800592a:	2b29      	cmp	r3, #41	; 0x29
 800592c:	d125      	bne.n	800597a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	09db      	lsrs	r3, r3, #7
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00f      	beq.n	800595a <HAL_I2C_EV_IRQHandler+0x266>
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	0a9b      	lsrs	r3, r3, #10
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d009      	beq.n	800595a <HAL_I2C_EV_IRQHandler+0x266>
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	089b      	lsrs	r3, r3, #2
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b00      	cmp	r3, #0
 8005950:	d103      	bne.n	800595a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 fe35 	bl	80065c2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005958:	e039      	b.n	80059ce <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	089b      	lsrs	r3, r3, #2
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d033      	beq.n	80059ce <HAL_I2C_EV_IRQHandler+0x2da>
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	0a5b      	lsrs	r3, r3, #9
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	d02d      	beq.n	80059ce <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 fe62 	bl	800663c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005978:	e029      	b.n	80059ce <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	099b      	lsrs	r3, r3, #6
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00f      	beq.n	80059a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	0a9b      	lsrs	r3, r3, #10
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d009      	beq.n	80059a6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	089b      	lsrs	r3, r3, #2
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d103      	bne.n	80059a6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 fe6c 	bl	800667c <I2C_SlaveReceive_RXNE>
 80059a4:	e014      	b.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	089b      	lsrs	r3, r3, #2
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00e      	beq.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	0a5b      	lsrs	r3, r3, #9
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d008      	beq.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fe9a 	bl	80066f8 <I2C_SlaveReceive_BTF>
 80059c4:	e004      	b.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80059c6:	bf00      	nop
 80059c8:	e002      	b.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059ca:	bf00      	nop
 80059cc:	e000      	b.n	80059d0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80059ce:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80059d0:	3720      	adds	r7, #32
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}

080059d6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059d6:	b480      	push	{r7}
 80059d8:	b083      	sub	sp, #12
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80059de:	bf00      	nop
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bc80      	pop	{r7}
 80059e6:	4770      	bx	lr

080059e8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bc80      	pop	{r7}
 80059f8:	4770      	bx	lr

080059fa <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b083      	sub	sp, #12
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005a02:	bf00      	nop
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bc80      	pop	{r7}
 8005a0a:	4770      	bx	lr

08005a0c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bc80      	pop	{r7}
 8005a1c:	4770      	bx	lr

08005a1e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
 8005a26:	460b      	mov	r3, r1
 8005a28:	70fb      	strb	r3, [r7, #3]
 8005a2a:	4613      	mov	r3, r2
 8005a2c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005a2e:	bf00      	nop
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bc80      	pop	{r7}
 8005a36:	4770      	bx	lr

08005a38 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr

08005a4a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b083      	sub	sp, #12
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005a52:	bf00      	nop
 8005a54:	370c      	adds	r7, #12
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bc80      	pop	{r7}
 8005a5a:	4770      	bx	lr

08005a5c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bc80      	pop	{r7}
 8005a6c:	4770      	bx	lr

08005a6e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005a6e:	b480      	push	{r7}
 8005a70:	b083      	sub	sp, #12
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005a76:	bf00      	nop
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bc80      	pop	{r7}
 8005a7e:	4770      	bx	lr

08005a80 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bc80      	pop	{r7}
 8005a90:	4770      	bx	lr

08005a92 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aa0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005aa8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aae:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d150      	bne.n	8005b5a <I2C_MasterTransmit_TXE+0xc8>
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	2b21      	cmp	r3, #33	; 0x21
 8005abc:	d14d      	bne.n	8005b5a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d01d      	beq.n	8005b00 <I2C_MasterTransmit_TXE+0x6e>
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2b20      	cmp	r3, #32
 8005ac8:	d01a      	beq.n	8005b00 <I2C_MasterTransmit_TXE+0x6e>
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ad0:	d016      	beq.n	8005b00 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ae0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2211      	movs	r2, #17
 8005ae6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff ff6c 	bl	80059d6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005afe:	e060      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005b0e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b1e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b40      	cmp	r3, #64	; 0x40
 8005b38:	d107      	bne.n	8005b4a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f7ff ff81 	bl	8005a4a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b48:	e03b      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7ff ff3f 	bl	80059d6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b58:	e033      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005b5a:	7bfb      	ldrb	r3, [r7, #15]
 8005b5c:	2b21      	cmp	r3, #33	; 0x21
 8005b5e:	d005      	beq.n	8005b6c <I2C_MasterTransmit_TXE+0xda>
 8005b60:	7bbb      	ldrb	r3, [r7, #14]
 8005b62:	2b40      	cmp	r3, #64	; 0x40
 8005b64:	d12d      	bne.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005b66:	7bfb      	ldrb	r3, [r7, #15]
 8005b68:	2b22      	cmp	r3, #34	; 0x22
 8005b6a:	d12a      	bne.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d108      	bne.n	8005b88 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b84:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005b86:	e01c      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b40      	cmp	r3, #64	; 0x40
 8005b92:	d103      	bne.n	8005b9c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 f88e 	bl	8005cb6 <I2C_MemoryTransmit_TXE_BTF>
}
 8005b9a:	e012      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba0:	781a      	ldrb	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005bc0:	e7ff      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
 8005bc2:	bf00      	nop
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b21      	cmp	r3, #33	; 0x21
 8005be2:	d164      	bne.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d012      	beq.n	8005c14 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf2:	781a      	ldrb	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005c12:	e04c      	b.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b08      	cmp	r3, #8
 8005c18:	d01d      	beq.n	8005c56 <I2C_MasterTransmit_BTF+0x8c>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2b20      	cmp	r3, #32
 8005c1e:	d01a      	beq.n	8005c56 <I2C_MasterTransmit_BTF+0x8c>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c26:	d016      	beq.n	8005c56 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c36:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2211      	movs	r2, #17
 8005c3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7ff fec1 	bl	80059d6 <HAL_I2C_MasterTxCpltCallback>
}
 8005c54:	e02b      	b.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c64:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c74:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b40      	cmp	r3, #64	; 0x40
 8005c8e:	d107      	bne.n	8005ca0 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f7ff fed6 	bl	8005a4a <HAL_I2C_MemTxCpltCallback>
}
 8005c9e:	e006      	b.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f7ff fe94 	bl	80059d6 <HAL_I2C_MasterTxCpltCallback>
}
 8005cae:	bf00      	nop
 8005cb0:	3710      	adds	r7, #16
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005cb6:	b580      	push	{r7, lr}
 8005cb8:	b084      	sub	sp, #16
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d11d      	bne.n	8005d0a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d10b      	bne.n	8005cee <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ce6:	1c9a      	adds	r2, r3, #2
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005cec:	e077      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	121b      	asrs	r3, r3, #8
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005d08:	e069      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d10b      	bne.n	8005d2a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005d28:	e059      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d152      	bne.n	8005dd8 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005d32:	7bfb      	ldrb	r3, [r7, #15]
 8005d34:	2b22      	cmp	r3, #34	; 0x22
 8005d36:	d10d      	bne.n	8005d54 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d46:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005d52:	e044      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d015      	beq.n	8005d8a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005d5e:	7bfb      	ldrb	r3, [r7, #15]
 8005d60:	2b21      	cmp	r3, #33	; 0x21
 8005d62:	d112      	bne.n	8005d8a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d68:	781a      	ldrb	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005d88:	e029      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d124      	bne.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	2b21      	cmp	r3, #33	; 0x21
 8005d98:	d121      	bne.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005da8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005db8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7ff fe3a 	bl	8005a4a <HAL_I2C_MemTxCpltCallback>
}
 8005dd6:	e002      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7fe ffcd 	bl	8004d78 <I2C_Flush_DR>
}
 8005dde:	bf00      	nop
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b084      	sub	sp, #16
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b22      	cmp	r3, #34	; 0x22
 8005df8:	f040 80ac 	bne.w	8005f54 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2b03      	cmp	r3, #3
 8005e08:	d921      	bls.n	8005e4e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	691a      	ldr	r2, [r3, #16]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b03      	cmp	r3, #3
 8005e38:	f040 808c 	bne.w	8005f54 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685a      	ldr	r2, [r3, #4]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e4a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005e4c:	e082      	b.n	8005f54 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d075      	beq.n	8005f42 <I2C_MasterReceive_RXNE+0x15c>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d002      	beq.n	8005e62 <I2C_MasterReceive_RXNE+0x7c>
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d16f      	bne.n	8005f42 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f001 fae6 	bl	8007434 <I2C_WaitOnSTOPRequestThroughIT>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d142      	bne.n	8005ef4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e7c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e8c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	691a      	ldr	r2, [r3, #16]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e98:	b2d2      	uxtb	r2, r2
 8005e9a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea0:	1c5a      	adds	r2, r3, #1
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b40      	cmp	r3, #64	; 0x40
 8005ec6:	d10a      	bne.n	8005ede <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7ff fdc0 	bl	8005a5c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005edc:	e03a      	b.n	8005f54 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2212      	movs	r2, #18
 8005eea:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f7ff fd7b 	bl	80059e8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ef2:	e02f      	b.n	8005f54 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	685a      	ldr	r2, [r3, #4]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f02:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	691a      	ldr	r2, [r3, #16]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0e:	b2d2      	uxtb	r2, r2
 8005f10:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f16:	1c5a      	adds	r2, r3, #1
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	3b01      	subs	r3, #1
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2220      	movs	r2, #32
 8005f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f7ff fd97 	bl	8005a6e <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f40:	e008      	b.n	8005f54 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	685a      	ldr	r2, [r3, #4]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f50:	605a      	str	r2, [r3, #4]
}
 8005f52:	e7ff      	b.n	8005f54 <I2C_MasterReceive_RXNE+0x16e>
 8005f54:	bf00      	nop
 8005f56:	3710      	adds	r7, #16
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}

08005f5c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f68:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	2b04      	cmp	r3, #4
 8005f72:	d11b      	bne.n	8005fac <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f82:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	691a      	ldr	r2, [r3, #16]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8e:	b2d2      	uxtb	r2, r2
 8005f90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f96:	1c5a      	adds	r2, r3, #1
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005faa:	e0bd      	b.n	8006128 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	2b03      	cmp	r3, #3
 8005fb4:	d129      	bne.n	800600a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fc4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2b04      	cmp	r3, #4
 8005fca:	d00a      	beq.n	8005fe2 <I2C_MasterReceive_BTF+0x86>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d007      	beq.n	8005fe2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fe0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	691a      	ldr	r2, [r3, #16]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fec:	b2d2      	uxtb	r2, r2
 8005fee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff4:	1c5a      	adds	r2, r3, #1
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006008:	e08e      	b.n	8006128 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800600e:	b29b      	uxth	r3, r3
 8006010:	2b02      	cmp	r3, #2
 8006012:	d176      	bne.n	8006102 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2b01      	cmp	r3, #1
 8006018:	d002      	beq.n	8006020 <I2C_MasterReceive_BTF+0xc4>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2b10      	cmp	r3, #16
 800601e:	d108      	bne.n	8006032 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	e019      	b.n	8006066 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2b04      	cmp	r3, #4
 8006036:	d002      	beq.n	800603e <I2C_MasterReceive_BTF+0xe2>
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2b02      	cmp	r3, #2
 800603c:	d108      	bne.n	8006050 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	e00a      	b.n	8006066 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2b10      	cmp	r3, #16
 8006054:	d007      	beq.n	8006066 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006064:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006070:	b2d2      	uxtb	r2, r2
 8006072:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006078:	1c5a      	adds	r2, r3, #1
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006082:	b29b      	uxth	r3, r3
 8006084:	3b01      	subs	r3, #1
 8006086:	b29a      	uxth	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	691a      	ldr	r2, [r3, #16]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006096:	b2d2      	uxtb	r2, r2
 8006098:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609e:	1c5a      	adds	r2, r3, #1
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	3b01      	subs	r3, #1
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	685a      	ldr	r2, [r3, #4]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80060c0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b40      	cmp	r3, #64	; 0x40
 80060d4:	d10a      	bne.n	80060ec <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f7ff fcb9 	bl	8005a5c <HAL_I2C_MemRxCpltCallback>
}
 80060ea:	e01d      	b.n	8006128 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2212      	movs	r2, #18
 80060f8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7ff fc74 	bl	80059e8 <HAL_I2C_MasterRxCpltCallback>
}
 8006100:	e012      	b.n	8006128 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	691a      	ldr	r2, [r3, #16]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610c:	b2d2      	uxtb	r2, r2
 800610e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006114:	1c5a      	adds	r2, r3, #1
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800611e:	b29b      	uxth	r3, r3
 8006120:	3b01      	subs	r3, #1
 8006122:	b29a      	uxth	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006128:	bf00      	nop
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b40      	cmp	r3, #64	; 0x40
 8006142:	d117      	bne.n	8006174 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006148:	2b00      	cmp	r3, #0
 800614a:	d109      	bne.n	8006160 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006150:	b2db      	uxtb	r3, r3
 8006152:	461a      	mov	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800615c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800615e:	e067      	b.n	8006230 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f043 0301 	orr.w	r3, r3, #1
 800616a:	b2da      	uxtb	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	611a      	str	r2, [r3, #16]
}
 8006172:	e05d      	b.n	8006230 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800617c:	d133      	bne.n	80061e6 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b21      	cmp	r3, #33	; 0x21
 8006188:	d109      	bne.n	800619e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800618e:	b2db      	uxtb	r3, r3
 8006190:	461a      	mov	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800619a:	611a      	str	r2, [r3, #16]
 800619c:	e008      	b.n	80061b0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	f043 0301 	orr.w	r3, r3, #1
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d004      	beq.n	80061c2 <I2C_Master_SB+0x92>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d108      	bne.n	80061d4 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d032      	beq.n	8006230 <I2C_Master_SB+0x100>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d02d      	beq.n	8006230 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685a      	ldr	r2, [r3, #4]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061e2:	605a      	str	r2, [r3, #4]
}
 80061e4:	e024      	b.n	8006230 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10e      	bne.n	800620c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	11db      	asrs	r3, r3, #7
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	f003 0306 	and.w	r3, r3, #6
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	f063 030f 	orn	r3, r3, #15
 8006202:	b2da      	uxtb	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	611a      	str	r2, [r3, #16]
}
 800620a:	e011      	b.n	8006230 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006210:	2b01      	cmp	r3, #1
 8006212:	d10d      	bne.n	8006230 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006218:	b29b      	uxth	r3, r3
 800621a:	11db      	asrs	r3, r3, #7
 800621c:	b2db      	uxtb	r3, r3
 800621e:	f003 0306 	and.w	r3, r3, #6
 8006222:	b2db      	uxtb	r3, r3
 8006224:	f063 030e 	orn	r3, r3, #14
 8006228:	b2da      	uxtb	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	611a      	str	r2, [r3, #16]
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	bc80      	pop	{r7}
 8006238:	4770      	bx	lr

0800623a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800623a:	b480      	push	{r7}
 800623c:	b083      	sub	sp, #12
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006246:	b2da      	uxtb	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006252:	2b00      	cmp	r3, #0
 8006254:	d004      	beq.n	8006260 <I2C_Master_ADD10+0x26>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800625a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800625c:	2b00      	cmp	r3, #0
 800625e:	d108      	bne.n	8006272 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00c      	beq.n	8006282 <I2C_Master_ADD10+0x48>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800626e:	2b00      	cmp	r3, #0
 8006270:	d007      	beq.n	8006282 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006280:	605a      	str	r2, [r3, #4]
  }
}
 8006282:	bf00      	nop
 8006284:	370c      	adds	r7, #12
 8006286:	46bd      	mov	sp, r7
 8006288:	bc80      	pop	{r7}
 800628a:	4770      	bx	lr

0800628c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800628c:	b480      	push	{r7}
 800628e:	b091      	sub	sp, #68	; 0x44
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800629a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b22      	cmp	r3, #34	; 0x22
 80062b4:	f040 8174 	bne.w	80065a0 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10f      	bne.n	80062e0 <I2C_Master_ADDR+0x54>
 80062c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80062c4:	2b40      	cmp	r3, #64	; 0x40
 80062c6:	d10b      	bne.n	80062e0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062c8:	2300      	movs	r3, #0
 80062ca:	633b      	str	r3, [r7, #48]	; 0x30
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	633b      	str	r3, [r7, #48]	; 0x30
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	633b      	str	r3, [r7, #48]	; 0x30
 80062dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062de:	e16b      	b.n	80065b8 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d11d      	bne.n	8006324 <I2C_Master_ADDR+0x98>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80062f0:	d118      	bne.n	8006324 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062f2:	2300      	movs	r3, #0
 80062f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	695b      	ldr	r3, [r3, #20]
 80062fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006306:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006316:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800631c:	1c5a      	adds	r2, r3, #1
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	651a      	str	r2, [r3, #80]	; 0x50
 8006322:	e149      	b.n	80065b8 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006328:	b29b      	uxth	r3, r3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d113      	bne.n	8006356 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800632e:	2300      	movs	r3, #0
 8006330:	62bb      	str	r3, [r7, #40]	; 0x28
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	62bb      	str	r3, [r7, #40]	; 0x28
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	62bb      	str	r3, [r7, #40]	; 0x28
 8006342:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006352:	601a      	str	r2, [r3, #0]
 8006354:	e120      	b.n	8006598 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800635a:	b29b      	uxth	r3, r3
 800635c:	2b01      	cmp	r3, #1
 800635e:	f040 808a 	bne.w	8006476 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006364:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006368:	d137      	bne.n	80063da <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006378:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006384:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006388:	d113      	bne.n	80063b2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006398:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800639a:	2300      	movs	r3, #0
 800639c:	627b      	str	r3, [r7, #36]	; 0x24
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	627b      	str	r3, [r7, #36]	; 0x24
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	627b      	str	r3, [r7, #36]	; 0x24
 80063ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b0:	e0f2      	b.n	8006598 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063b2:	2300      	movs	r3, #0
 80063b4:	623b      	str	r3, [r7, #32]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	623b      	str	r3, [r7, #32]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	623b      	str	r3, [r7, #32]
 80063c6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063d6:	601a      	str	r2, [r3, #0]
 80063d8:	e0de      	b.n	8006598 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80063da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063dc:	2b08      	cmp	r3, #8
 80063de:	d02e      	beq.n	800643e <I2C_Master_ADDR+0x1b2>
 80063e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e2:	2b20      	cmp	r3, #32
 80063e4:	d02b      	beq.n	800643e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80063e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063e8:	2b12      	cmp	r3, #18
 80063ea:	d102      	bne.n	80063f2 <I2C_Master_ADDR+0x166>
 80063ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d125      	bne.n	800643e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80063f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	d00e      	beq.n	8006416 <I2C_Master_ADDR+0x18a>
 80063f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d00b      	beq.n	8006416 <I2C_Master_ADDR+0x18a>
 80063fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006400:	2b10      	cmp	r3, #16
 8006402:	d008      	beq.n	8006416 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	e007      	b.n	8006426 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006424:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006426:	2300      	movs	r3, #0
 8006428:	61fb      	str	r3, [r7, #28]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	695b      	ldr	r3, [r3, #20]
 8006430:	61fb      	str	r3, [r7, #28]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	61fb      	str	r3, [r7, #28]
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	e0ac      	b.n	8006598 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800644c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800644e:	2300      	movs	r3, #0
 8006450:	61bb      	str	r3, [r7, #24]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	61bb      	str	r3, [r7, #24]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	61bb      	str	r3, [r7, #24]
 8006462:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006472:	601a      	str	r2, [r3, #0]
 8006474:	e090      	b.n	8006598 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800647a:	b29b      	uxth	r3, r3
 800647c:	2b02      	cmp	r3, #2
 800647e:	d158      	bne.n	8006532 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006482:	2b04      	cmp	r3, #4
 8006484:	d021      	beq.n	80064ca <I2C_Master_ADDR+0x23e>
 8006486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006488:	2b02      	cmp	r3, #2
 800648a:	d01e      	beq.n	80064ca <I2C_Master_ADDR+0x23e>
 800648c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800648e:	2b10      	cmp	r3, #16
 8006490:	d01b      	beq.n	80064ca <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064a0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064a2:	2300      	movs	r3, #0
 80064a4:	617b      	str	r3, [r7, #20]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	695b      	ldr	r3, [r3, #20]
 80064ac:	617b      	str	r3, [r7, #20]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	617b      	str	r3, [r7, #20]
 80064b6:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	e012      	b.n	80064f0 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064d8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064da:	2300      	movs	r3, #0
 80064dc:	613b      	str	r3, [r7, #16]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	613b      	str	r3, [r7, #16]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	613b      	str	r3, [r7, #16]
 80064ee:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064fe:	d14b      	bne.n	8006598 <I2C_Master_ADDR+0x30c>
 8006500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006502:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006506:	d00b      	beq.n	8006520 <I2C_Master_ADDR+0x294>
 8006508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800650a:	2b01      	cmp	r3, #1
 800650c:	d008      	beq.n	8006520 <I2C_Master_ADDR+0x294>
 800650e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006510:	2b08      	cmp	r3, #8
 8006512:	d005      	beq.n	8006520 <I2C_Master_ADDR+0x294>
 8006514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006516:	2b10      	cmp	r3, #16
 8006518:	d002      	beq.n	8006520 <I2C_Master_ADDR+0x294>
 800651a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800651c:	2b20      	cmp	r3, #32
 800651e:	d13b      	bne.n	8006598 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800652e:	605a      	str	r2, [r3, #4]
 8006530:	e032      	b.n	8006598 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006540:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800654c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006550:	d117      	bne.n	8006582 <I2C_Master_ADDR+0x2f6>
 8006552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006554:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006558:	d00b      	beq.n	8006572 <I2C_Master_ADDR+0x2e6>
 800655a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800655c:	2b01      	cmp	r3, #1
 800655e:	d008      	beq.n	8006572 <I2C_Master_ADDR+0x2e6>
 8006560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006562:	2b08      	cmp	r3, #8
 8006564:	d005      	beq.n	8006572 <I2C_Master_ADDR+0x2e6>
 8006566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006568:	2b10      	cmp	r3, #16
 800656a:	d002      	beq.n	8006572 <I2C_Master_ADDR+0x2e6>
 800656c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800656e:	2b20      	cmp	r3, #32
 8006570:	d107      	bne.n	8006582 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006580:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006582:	2300      	movs	r3, #0
 8006584:	60fb      	str	r3, [r7, #12]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	60fb      	str	r3, [r7, #12]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	699b      	ldr	r3, [r3, #24]
 8006594:	60fb      	str	r3, [r7, #12]
 8006596:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800659e:	e00b      	b.n	80065b8 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065a0:	2300      	movs	r3, #0
 80065a2:	60bb      	str	r3, [r7, #8]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	60bb      	str	r3, [r7, #8]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	60bb      	str	r3, [r7, #8]
 80065b4:	68bb      	ldr	r3, [r7, #8]
}
 80065b6:	e7ff      	b.n	80065b8 <I2C_Master_ADDR+0x32c>
 80065b8:	bf00      	nop
 80065ba:	3744      	adds	r7, #68	; 0x44
 80065bc:	46bd      	mov	sp, r7
 80065be:	bc80      	pop	{r7}
 80065c0:	4770      	bx	lr

080065c2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b084      	sub	sp, #16
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065d0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d02b      	beq.n	8006634 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e0:	781a      	ldrb	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	3b01      	subs	r3, #1
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006604:	b29b      	uxth	r3, r3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d114      	bne.n	8006634 <I2C_SlaveTransmit_TXE+0x72>
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	2b29      	cmp	r3, #41	; 0x29
 800660e:	d111      	bne.n	8006634 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685a      	ldr	r2, [r3, #4]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800661e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2221      	movs	r2, #33	; 0x21
 8006624:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2228      	movs	r2, #40	; 0x28
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7ff f9e3 	bl	80059fa <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006634:	bf00      	nop
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006648:	b29b      	uxth	r3, r3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d011      	beq.n	8006672 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	781a      	ldrb	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	1c5a      	adds	r2, r3, #1
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006668:	b29b      	uxth	r3, r3
 800666a:	3b01      	subs	r3, #1
 800666c:	b29a      	uxth	r2, r3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006672:	bf00      	nop
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	bc80      	pop	{r7}
 800667a:	4770      	bx	lr

0800667c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800668a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006690:	b29b      	uxth	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d02c      	beq.n	80066f0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	691a      	ldr	r2, [r3, #16]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a0:	b2d2      	uxtb	r2, r2
 80066a2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a8:	1c5a      	adds	r2, r3, #1
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	3b01      	subs	r3, #1
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d114      	bne.n	80066f0 <I2C_SlaveReceive_RXNE+0x74>
 80066c6:	7bfb      	ldrb	r3, [r7, #15]
 80066c8:	2b2a      	cmp	r3, #42	; 0x2a
 80066ca:	d111      	bne.n	80066f0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066da:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2222      	movs	r2, #34	; 0x22
 80066e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2228      	movs	r2, #40	; 0x28
 80066e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7ff f98e 	bl	8005a0c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80066f0:	bf00      	nop
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d012      	beq.n	8006730 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	691a      	ldr	r2, [r3, #16]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006714:	b2d2      	uxtb	r2, r2
 8006716:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006726:	b29b      	uxth	r3, r3
 8006728:	3b01      	subs	r3, #1
 800672a:	b29a      	uxth	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	bc80      	pop	{r7}
 8006738:	4770      	bx	lr

0800673a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b084      	sub	sp, #16
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006744:	2300      	movs	r3, #0
 8006746:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674e:	b2db      	uxtb	r3, r3
 8006750:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006754:	2b28      	cmp	r3, #40	; 0x28
 8006756:	d127      	bne.n	80067a8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685a      	ldr	r2, [r3, #4]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006766:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	089b      	lsrs	r3, r3, #2
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006774:	2301      	movs	r3, #1
 8006776:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	09db      	lsrs	r3, r3, #7
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	2b00      	cmp	r3, #0
 8006782:	d103      	bne.n	800678c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	81bb      	strh	r3, [r7, #12]
 800678a:	e002      	b.n	8006792 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800679a:	89ba      	ldrh	r2, [r7, #12]
 800679c:	7bfb      	ldrb	r3, [r7, #15]
 800679e:	4619      	mov	r1, r3
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f7ff f93c 	bl	8005a1e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80067a6:	e00e      	b.n	80067c6 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067a8:	2300      	movs	r3, #0
 80067aa:	60bb      	str	r3, [r7, #8]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	60bb      	str	r3, [r7, #8]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	699b      	ldr	r3, [r3, #24]
 80067ba:	60bb      	str	r3, [r7, #8]
 80067bc:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80067c6:	bf00      	nop
 80067c8:	3710      	adds	r7, #16
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
	...

080067d0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067de:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685a      	ldr	r2, [r3, #4]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067ee:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80067f0:	2300      	movs	r3, #0
 80067f2:	60bb      	str	r3, [r7, #8]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	60bb      	str	r3, [r7, #8]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f042 0201 	orr.w	r2, r2, #1
 800680a:	601a      	str	r2, [r3, #0]
 800680c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800681c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006828:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800682c:	d172      	bne.n	8006914 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	2b22      	cmp	r3, #34	; 0x22
 8006832:	d002      	beq.n	800683a <I2C_Slave_STOPF+0x6a>
 8006834:	7bfb      	ldrb	r3, [r7, #15]
 8006836:	2b2a      	cmp	r3, #42	; 0x2a
 8006838:	d135      	bne.n	80068a6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	b29a      	uxth	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800684c:	b29b      	uxth	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d005      	beq.n	800685e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006856:	f043 0204 	orr.w	r2, r3, #4
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800686c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006872:	4618      	mov	r0, r3
 8006874:	f7fd ff1e 	bl	80046b4 <HAL_DMA_GetState>
 8006878:	4603      	mov	r3, r0
 800687a:	2b01      	cmp	r3, #1
 800687c:	d049      	beq.n	8006912 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006882:	4a69      	ldr	r2, [pc, #420]	; (8006a28 <I2C_Slave_STOPF+0x258>)
 8006884:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800688a:	4618      	mov	r0, r3
 800688c:	f7fd fd94 	bl	80043b8 <HAL_DMA_Abort_IT>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d03d      	beq.n	8006912 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80068a0:	4610      	mov	r0, r2
 80068a2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80068a4:	e035      	b.n	8006912 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d005      	beq.n	80068ca <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c2:	f043 0204 	orr.w	r2, r3, #4
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	685a      	ldr	r2, [r3, #4]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068d8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068de:	4618      	mov	r0, r3
 80068e0:	f7fd fee8 	bl	80046b4 <HAL_DMA_GetState>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d014      	beq.n	8006914 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ee:	4a4e      	ldr	r2, [pc, #312]	; (8006a28 <I2C_Slave_STOPF+0x258>)
 80068f0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7fd fd5e 	bl	80043b8 <HAL_DMA_Abort_IT>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d008      	beq.n	8006914 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800690c:	4610      	mov	r0, r2
 800690e:	4798      	blx	r3
 8006910:	e000      	b.n	8006914 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006912:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006918:	b29b      	uxth	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d03e      	beq.n	800699c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	f003 0304 	and.w	r3, r3, #4
 8006928:	2b04      	cmp	r3, #4
 800692a:	d112      	bne.n	8006952 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691a      	ldr	r2, [r3, #16]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006936:	b2d2      	uxtb	r2, r2
 8006938:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693e:	1c5a      	adds	r2, r3, #1
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006948:	b29b      	uxth	r3, r3
 800694a:	3b01      	subs	r3, #1
 800694c:	b29a      	uxth	r2, r3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800695c:	2b40      	cmp	r3, #64	; 0x40
 800695e:	d112      	bne.n	8006986 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	691a      	ldr	r2, [r3, #16]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696a:	b2d2      	uxtb	r2, r2
 800696c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800697c:	b29b      	uxth	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800698a:	b29b      	uxth	r3, r3
 800698c:	2b00      	cmp	r3, #0
 800698e:	d005      	beq.n	800699c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006994:	f043 0204 	orr.w	r2, r3, #4
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d003      	beq.n	80069ac <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f843 	bl	8006a30 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80069aa:	e039      	b.n	8006a20 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80069ac:	7bfb      	ldrb	r3, [r7, #15]
 80069ae:	2b2a      	cmp	r3, #42	; 0x2a
 80069b0:	d109      	bne.n	80069c6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2228      	movs	r2, #40	; 0x28
 80069bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f7ff f823 	bl	8005a0c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	2b28      	cmp	r3, #40	; 0x28
 80069d0:	d111      	bne.n	80069f6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a15      	ldr	r2, [pc, #84]	; (8006a2c <I2C_Slave_STOPF+0x25c>)
 80069d6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2220      	movs	r2, #32
 80069e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7ff f822 	bl	8005a38 <HAL_I2C_ListenCpltCallback>
}
 80069f4:	e014      	b.n	8006a20 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fa:	2b22      	cmp	r3, #34	; 0x22
 80069fc:	d002      	beq.n	8006a04 <I2C_Slave_STOPF+0x234>
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	2b22      	cmp	r3, #34	; 0x22
 8006a02:	d10d      	bne.n	8006a20 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2220      	movs	r2, #32
 8006a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7fe fff6 	bl	8005a0c <HAL_I2C_SlaveRxCpltCallback>
}
 8006a20:	bf00      	nop
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	08006f91 	.word	0x08006f91
 8006a2c:	ffff0000 	.word	0xffff0000

08006a30 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b084      	sub	sp, #16
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a3e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a46:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006a48:	7bbb      	ldrb	r3, [r7, #14]
 8006a4a:	2b10      	cmp	r3, #16
 8006a4c:	d002      	beq.n	8006a54 <I2C_ITError+0x24>
 8006a4e:	7bbb      	ldrb	r3, [r7, #14]
 8006a50:	2b40      	cmp	r3, #64	; 0x40
 8006a52:	d10a      	bne.n	8006a6a <I2C_ITError+0x3a>
 8006a54:	7bfb      	ldrb	r3, [r7, #15]
 8006a56:	2b22      	cmp	r3, #34	; 0x22
 8006a58:	d107      	bne.n	8006a6a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a68:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a6a:	7bfb      	ldrb	r3, [r7, #15]
 8006a6c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006a70:	2b28      	cmp	r3, #40	; 0x28
 8006a72:	d107      	bne.n	8006a84 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2228      	movs	r2, #40	; 0x28
 8006a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006a82:	e015      	b.n	8006ab0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a92:	d00a      	beq.n	8006aaa <I2C_ITError+0x7a>
 8006a94:	7bfb      	ldrb	r3, [r7, #15]
 8006a96:	2b60      	cmp	r3, #96	; 0x60
 8006a98:	d007      	beq.n	8006aaa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2220      	movs	r2, #32
 8006a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006aba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006abe:	d162      	bne.n	8006b86 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	685a      	ldr	r2, [r3, #4]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ace:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ad4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d020      	beq.n	8006b20 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ae2:	4a6a      	ldr	r2, [pc, #424]	; (8006c8c <I2C_ITError+0x25c>)
 8006ae4:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7fd fc64 	bl	80043b8 <HAL_DMA_Abort_IT>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 8089 	beq.w	8006c0a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f022 0201 	bic.w	r2, r2, #1
 8006b06:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006b1a:	4610      	mov	r0, r2
 8006b1c:	4798      	blx	r3
 8006b1e:	e074      	b.n	8006c0a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	4a59      	ldr	r2, [pc, #356]	; (8006c8c <I2C_ITError+0x25c>)
 8006b26:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7fd fc43 	bl	80043b8 <HAL_DMA_Abort_IT>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d068      	beq.n	8006c0a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b42:	2b40      	cmp	r3, #64	; 0x40
 8006b44:	d10b      	bne.n	8006b5e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	691a      	ldr	r2, [r3, #16]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b50:	b2d2      	uxtb	r2, r2
 8006b52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b58:	1c5a      	adds	r2, r3, #1
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f022 0201 	bic.w	r2, r2, #1
 8006b6c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2220      	movs	r2, #32
 8006b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b80:	4610      	mov	r0, r2
 8006b82:	4798      	blx	r3
 8006b84:	e041      	b.n	8006c0a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	2b60      	cmp	r3, #96	; 0x60
 8006b90:	d125      	bne.n	8006bde <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2220      	movs	r2, #32
 8006b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006baa:	2b40      	cmp	r3, #64	; 0x40
 8006bac:	d10b      	bne.n	8006bc6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	691a      	ldr	r2, [r3, #16]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb8:	b2d2      	uxtb	r2, r2
 8006bba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f022 0201 	bic.w	r2, r2, #1
 8006bd4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f7fe ff52 	bl	8005a80 <HAL_I2C_AbortCpltCallback>
 8006bdc:	e015      	b.n	8006c0a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	695b      	ldr	r3, [r3, #20]
 8006be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be8:	2b40      	cmp	r3, #64	; 0x40
 8006bea:	d10b      	bne.n	8006c04 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	691a      	ldr	r2, [r3, #16]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	b2d2      	uxtb	r2, r2
 8006bf8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7fe ff32 	bl	8005a6e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d10e      	bne.n	8006c38 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d109      	bne.n	8006c38 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d104      	bne.n	8006c38 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d007      	beq.n	8006c48 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c46:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c4e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c54:	f003 0304 	and.w	r3, r3, #4
 8006c58:	2b04      	cmp	r3, #4
 8006c5a:	d113      	bne.n	8006c84 <I2C_ITError+0x254>
 8006c5c:	7bfb      	ldrb	r3, [r7, #15]
 8006c5e:	2b28      	cmp	r3, #40	; 0x28
 8006c60:	d110      	bne.n	8006c84 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a0a      	ldr	r2, [pc, #40]	; (8006c90 <I2C_ITError+0x260>)
 8006c66:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2220      	movs	r2, #32
 8006c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f7fe feda 	bl	8005a38 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006c84:	bf00      	nop
 8006c86:	3710      	adds	r7, #16
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	08006f91 	.word	0x08006f91
 8006c90:	ffff0000 	.word	0xffff0000

08006c94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b088      	sub	sp, #32
 8006c98:	af02      	add	r7, sp, #8
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	4608      	mov	r0, r1
 8006c9e:	4611      	mov	r1, r2
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	817b      	strh	r3, [r7, #10]
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	813b      	strh	r3, [r7, #8]
 8006caa:	4613      	mov	r3, r2
 8006cac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	6a3b      	ldr	r3, [r7, #32]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f000 fa08 	bl	80070e0 <I2C_WaitOnFlagUntilTimeout>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00d      	beq.n	8006cf2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ce0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ce4:	d103      	bne.n	8006cee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	e05f      	b.n	8006db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006cf2:	897b      	ldrh	r3, [r7, #10]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d04:	6a3a      	ldr	r2, [r7, #32]
 8006d06:	492d      	ldr	r1, [pc, #180]	; (8006dbc <I2C_RequestMemoryWrite+0x128>)
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f000 fa63 	bl	80071d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d001      	beq.n	8006d18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e04c      	b.n	8006db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d18:	2300      	movs	r3, #0
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	617b      	str	r3, [r7, #20]
 8006d2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d30:	6a39      	ldr	r1, [r7, #32]
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f000 faee 	bl	8007314 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d00d      	beq.n	8006d5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d42:	2b04      	cmp	r3, #4
 8006d44:	d107      	bne.n	8006d56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	e02b      	b.n	8006db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d5a:	88fb      	ldrh	r3, [r7, #6]
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d105      	bne.n	8006d6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d60:	893b      	ldrh	r3, [r7, #8]
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	611a      	str	r2, [r3, #16]
 8006d6a:	e021      	b.n	8006db0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d6c:	893b      	ldrh	r3, [r7, #8]
 8006d6e:	0a1b      	lsrs	r3, r3, #8
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	b2da      	uxtb	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d7c:	6a39      	ldr	r1, [r7, #32]
 8006d7e:	68f8      	ldr	r0, [r7, #12]
 8006d80:	f000 fac8 	bl	8007314 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00d      	beq.n	8006da6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8e:	2b04      	cmp	r3, #4
 8006d90:	d107      	bne.n	8006da2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006da0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e005      	b.n	8006db2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006da6:	893b      	ldrh	r3, [r7, #8]
 8006da8:	b2da      	uxtb	r2, r3
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3718      	adds	r7, #24
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	00010002 	.word	0x00010002

08006dc0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b088      	sub	sp, #32
 8006dc4:	af02      	add	r7, sp, #8
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	4608      	mov	r0, r1
 8006dca:	4611      	mov	r1, r2
 8006dcc:	461a      	mov	r2, r3
 8006dce:	4603      	mov	r3, r0
 8006dd0:	817b      	strh	r3, [r7, #10]
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	813b      	strh	r3, [r7, #8]
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006de8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006df8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	6a3b      	ldr	r3, [r7, #32]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f000 f96a 	bl	80070e0 <I2C_WaitOnFlagUntilTimeout>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00d      	beq.n	8006e2e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e20:	d103      	bne.n	8006e2a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e28:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e0aa      	b.n	8006f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e2e:	897b      	ldrh	r3, [r7, #10]
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	461a      	mov	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	6a3a      	ldr	r2, [r7, #32]
 8006e42:	4952      	ldr	r1, [pc, #328]	; (8006f8c <I2C_RequestMemoryRead+0x1cc>)
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 f9c5 	bl	80071d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d001      	beq.n	8006e54 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e097      	b.n	8006f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e54:	2300      	movs	r3, #0
 8006e56:	617b      	str	r3, [r7, #20]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	617b      	str	r3, [r7, #20]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	617b      	str	r3, [r7, #20]
 8006e68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e6c:	6a39      	ldr	r1, [r7, #32]
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f000 fa50 	bl	8007314 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00d      	beq.n	8006e96 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7e:	2b04      	cmp	r3, #4
 8006e80:	d107      	bne.n	8006e92 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e076      	b.n	8006f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e96:	88fb      	ldrh	r3, [r7, #6]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d105      	bne.n	8006ea8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e9c:	893b      	ldrh	r3, [r7, #8]
 8006e9e:	b2da      	uxtb	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	611a      	str	r2, [r3, #16]
 8006ea6:	e021      	b.n	8006eec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ea8:	893b      	ldrh	r3, [r7, #8]
 8006eaa:	0a1b      	lsrs	r3, r3, #8
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	b2da      	uxtb	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eb8:	6a39      	ldr	r1, [r7, #32]
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f000 fa2a 	bl	8007314 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00d      	beq.n	8006ee2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eca:	2b04      	cmp	r3, #4
 8006ecc:	d107      	bne.n	8006ede <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006edc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e050      	b.n	8006f84 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ee2:	893b      	ldrh	r3, [r7, #8]
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eee:	6a39      	ldr	r1, [r7, #32]
 8006ef0:	68f8      	ldr	r0, [r7, #12]
 8006ef2:	f000 fa0f 	bl	8007314 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00d      	beq.n	8006f18 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f00:	2b04      	cmp	r3, #4
 8006f02:	d107      	bne.n	8006f14 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e035      	b.n	8006f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f26:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2a:	9300      	str	r3, [sp, #0]
 8006f2c:	6a3b      	ldr	r3, [r7, #32]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f000 f8d3 	bl	80070e0 <I2C_WaitOnFlagUntilTimeout>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00d      	beq.n	8006f5c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f4e:	d103      	bne.n	8006f58 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f56:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006f58:	2303      	movs	r3, #3
 8006f5a:	e013      	b.n	8006f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006f5c:	897b      	ldrh	r3, [r7, #10]
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	f043 0301 	orr.w	r3, r3, #1
 8006f64:	b2da      	uxtb	r2, r3
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6e:	6a3a      	ldr	r2, [r7, #32]
 8006f70:	4906      	ldr	r1, [pc, #24]	; (8006f8c <I2C_RequestMemoryRead+0x1cc>)
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 f92e 	bl	80071d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e000      	b.n	8006f84 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3718      	adds	r7, #24
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	00010002 	.word	0x00010002

08006f90 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b086      	sub	sp, #24
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fa8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006faa:	4b4b      	ldr	r3, [pc, #300]	; (80070d8 <I2C_DMAAbort+0x148>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	08db      	lsrs	r3, r3, #3
 8006fb0:	4a4a      	ldr	r2, [pc, #296]	; (80070dc <I2C_DMAAbort+0x14c>)
 8006fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb6:	0a1a      	lsrs	r2, r3, #8
 8006fb8:	4613      	mov	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	00da      	lsls	r2, r3, #3
 8006fc0:	1ad3      	subs	r3, r2, r3
 8006fc2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fce:	f043 0220 	orr.w	r2, r3, #32
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006fd6:	e00a      	b.n	8006fee <I2C_DMAAbort+0x5e>
    }
    count--;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fec:	d0ea      	beq.n	8006fc4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007002:	2b00      	cmp	r3, #0
 8007004:	d003      	beq.n	800700e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700a:	2200      	movs	r2, #0
 800700c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800701c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	2200      	movs	r2, #0
 8007022:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007028:	2b00      	cmp	r3, #0
 800702a:	d003      	beq.n	8007034 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007030:	2200      	movs	r2, #0
 8007032:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007038:	2b00      	cmp	r3, #0
 800703a:	d003      	beq.n	8007044 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007040:	2200      	movs	r2, #0
 8007042:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 0201 	bic.w	r2, r2, #1
 8007052:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b60      	cmp	r3, #96	; 0x60
 800705e:	d10e      	bne.n	800707e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	2220      	movs	r2, #32
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	2200      	movs	r2, #0
 8007074:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007076:	6978      	ldr	r0, [r7, #20]
 8007078:	f7fe fd02 	bl	8005a80 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800707c:	e027      	b.n	80070ce <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800707e:	7cfb      	ldrb	r3, [r7, #19]
 8007080:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007084:	2b28      	cmp	r3, #40	; 0x28
 8007086:	d117      	bne.n	80070b8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f042 0201 	orr.w	r2, r2, #1
 8007096:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070a6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	2200      	movs	r2, #0
 80070ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	2228      	movs	r2, #40	; 0x28
 80070b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80070b6:	e007      	b.n	80070c8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	2220      	movs	r2, #32
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80070c8:	6978      	ldr	r0, [r7, #20]
 80070ca:	f7fe fcd0 	bl	8005a6e <HAL_I2C_ErrorCallback>
}
 80070ce:	bf00      	nop
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	20000004 	.word	0x20000004
 80070dc:	14f8b589 	.word	0x14f8b589

080070e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	603b      	str	r3, [r7, #0]
 80070ec:	4613      	mov	r3, r2
 80070ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80070f0:	e048      	b.n	8007184 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f8:	d044      	beq.n	8007184 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070fa:	f7fc fb8d 	bl	8003818 <HAL_GetTick>
 80070fe:	4602      	mov	r2, r0
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	429a      	cmp	r2, r3
 8007108:	d302      	bcc.n	8007110 <I2C_WaitOnFlagUntilTimeout+0x30>
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d139      	bne.n	8007184 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	0c1b      	lsrs	r3, r3, #16
 8007114:	b2db      	uxtb	r3, r3
 8007116:	2b01      	cmp	r3, #1
 8007118:	d10d      	bne.n	8007136 <I2C_WaitOnFlagUntilTimeout+0x56>
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	695b      	ldr	r3, [r3, #20]
 8007120:	43da      	mvns	r2, r3
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	4013      	ands	r3, r2
 8007126:	b29b      	uxth	r3, r3
 8007128:	2b00      	cmp	r3, #0
 800712a:	bf0c      	ite	eq
 800712c:	2301      	moveq	r3, #1
 800712e:	2300      	movne	r3, #0
 8007130:	b2db      	uxtb	r3, r3
 8007132:	461a      	mov	r2, r3
 8007134:	e00c      	b.n	8007150 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	699b      	ldr	r3, [r3, #24]
 800713c:	43da      	mvns	r2, r3
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	4013      	ands	r3, r2
 8007142:	b29b      	uxth	r3, r3
 8007144:	2b00      	cmp	r3, #0
 8007146:	bf0c      	ite	eq
 8007148:	2301      	moveq	r3, #1
 800714a:	2300      	movne	r3, #0
 800714c:	b2db      	uxtb	r3, r3
 800714e:	461a      	mov	r2, r3
 8007150:	79fb      	ldrb	r3, [r7, #7]
 8007152:	429a      	cmp	r2, r3
 8007154:	d116      	bne.n	8007184 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2200      	movs	r2, #0
 800715a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2220      	movs	r2, #32
 8007160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007170:	f043 0220 	orr.w	r2, r3, #32
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e023      	b.n	80071cc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	0c1b      	lsrs	r3, r3, #16
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b01      	cmp	r3, #1
 800718c:	d10d      	bne.n	80071aa <I2C_WaitOnFlagUntilTimeout+0xca>
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	695b      	ldr	r3, [r3, #20]
 8007194:	43da      	mvns	r2, r3
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	4013      	ands	r3, r2
 800719a:	b29b      	uxth	r3, r3
 800719c:	2b00      	cmp	r3, #0
 800719e:	bf0c      	ite	eq
 80071a0:	2301      	moveq	r3, #1
 80071a2:	2300      	movne	r3, #0
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	461a      	mov	r2, r3
 80071a8:	e00c      	b.n	80071c4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	43da      	mvns	r2, r3
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	4013      	ands	r3, r2
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	bf0c      	ite	eq
 80071bc:	2301      	moveq	r3, #1
 80071be:	2300      	movne	r3, #0
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	461a      	mov	r2, r3
 80071c4:	79fb      	ldrb	r3, [r7, #7]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d093      	beq.n	80070f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
 80071e0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071e2:	e071      	b.n	80072c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	695b      	ldr	r3, [r3, #20]
 80071ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071f2:	d123      	bne.n	800723c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007202:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800720c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2200      	movs	r2, #0
 8007212:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2220      	movs	r2, #32
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007228:	f043 0204 	orr.w	r2, r3, #4
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e067      	b.n	800730c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007242:	d041      	beq.n	80072c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007244:	f7fc fae8 	bl	8003818 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	429a      	cmp	r2, r3
 8007252:	d302      	bcc.n	800725a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d136      	bne.n	80072c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	0c1b      	lsrs	r3, r3, #16
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b01      	cmp	r3, #1
 8007262:	d10c      	bne.n	800727e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	695b      	ldr	r3, [r3, #20]
 800726a:	43da      	mvns	r2, r3
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	4013      	ands	r3, r2
 8007270:	b29b      	uxth	r3, r3
 8007272:	2b00      	cmp	r3, #0
 8007274:	bf14      	ite	ne
 8007276:	2301      	movne	r3, #1
 8007278:	2300      	moveq	r3, #0
 800727a:	b2db      	uxtb	r3, r3
 800727c:	e00b      	b.n	8007296 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	699b      	ldr	r3, [r3, #24]
 8007284:	43da      	mvns	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	4013      	ands	r3, r2
 800728a:	b29b      	uxth	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	bf14      	ite	ne
 8007290:	2301      	movne	r3, #1
 8007292:	2300      	moveq	r3, #0
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b00      	cmp	r3, #0
 8007298:	d016      	beq.n	80072c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2220      	movs	r2, #32
 80072a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b4:	f043 0220 	orr.w	r2, r3, #32
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	e021      	b.n	800730c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	0c1b      	lsrs	r3, r3, #16
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d10c      	bne.n	80072ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	695b      	ldr	r3, [r3, #20]
 80072d8:	43da      	mvns	r2, r3
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	4013      	ands	r3, r2
 80072de:	b29b      	uxth	r3, r3
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	bf14      	ite	ne
 80072e4:	2301      	movne	r3, #1
 80072e6:	2300      	moveq	r3, #0
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	e00b      	b.n	8007304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	43da      	mvns	r2, r3
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	4013      	ands	r3, r2
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	bf14      	ite	ne
 80072fe:	2301      	movne	r3, #1
 8007300:	2300      	moveq	r3, #0
 8007302:	b2db      	uxtb	r3, r3
 8007304:	2b00      	cmp	r3, #0
 8007306:	f47f af6d 	bne.w	80071e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007320:	e034      	b.n	800738c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007322:	68f8      	ldr	r0, [r7, #12]
 8007324:	f000 f915 	bl	8007552 <I2C_IsAcknowledgeFailed>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d001      	beq.n	8007332 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	e034      	b.n	800739c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007338:	d028      	beq.n	800738c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800733a:	f7fc fa6d 	bl	8003818 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	68ba      	ldr	r2, [r7, #8]
 8007346:	429a      	cmp	r2, r3
 8007348:	d302      	bcc.n	8007350 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d11d      	bne.n	800738c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	695b      	ldr	r3, [r3, #20]
 8007356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800735a:	2b80      	cmp	r3, #128	; 0x80
 800735c:	d016      	beq.n	800738c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2220      	movs	r2, #32
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007378:	f043 0220 	orr.w	r2, r3, #32
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e007      	b.n	800739c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007396:	2b80      	cmp	r3, #128	; 0x80
 8007398:	d1c3      	bne.n	8007322 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3710      	adds	r7, #16
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073b0:	e034      	b.n	800741c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f000 f8cd 	bl	8007552 <I2C_IsAcknowledgeFailed>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e034      	b.n	800742c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c8:	d028      	beq.n	800741c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ca:	f7fc fa25 	bl	8003818 <HAL_GetTick>
 80073ce:	4602      	mov	r2, r0
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	68ba      	ldr	r2, [r7, #8]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d302      	bcc.n	80073e0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d11d      	bne.n	800741c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	695b      	ldr	r3, [r3, #20]
 80073e6:	f003 0304 	and.w	r3, r3, #4
 80073ea:	2b04      	cmp	r3, #4
 80073ec:	d016      	beq.n	800741c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2220      	movs	r2, #32
 80073f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007408:	f043 0220 	orr.w	r2, r3, #32
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	e007      	b.n	800742c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	f003 0304 	and.w	r3, r3, #4
 8007426:	2b04      	cmp	r3, #4
 8007428:	d1c3      	bne.n	80073b2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007434:	b480      	push	{r7}
 8007436:	b085      	sub	sp, #20
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800743c:	2300      	movs	r3, #0
 800743e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007440:	4b13      	ldr	r3, [pc, #76]	; (8007490 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	08db      	lsrs	r3, r3, #3
 8007446:	4a13      	ldr	r2, [pc, #76]	; (8007494 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007448:	fba2 2303 	umull	r2, r3, r2, r3
 800744c:	0a1a      	lsrs	r2, r3, #8
 800744e:	4613      	mov	r3, r2
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	4413      	add	r3, r2
 8007454:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	3b01      	subs	r3, #1
 800745a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d107      	bne.n	8007472 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007466:	f043 0220 	orr.w	r2, r3, #32
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e008      	b.n	8007484 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800747c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007480:	d0e9      	beq.n	8007456 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3714      	adds	r7, #20
 8007488:	46bd      	mov	sp, r7
 800748a:	bc80      	pop	{r7}
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	20000004 	.word	0x20000004
 8007494:	14f8b589 	.word	0x14f8b589

08007498 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074a4:	e049      	b.n	800753a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	695b      	ldr	r3, [r3, #20]
 80074ac:	f003 0310 	and.w	r3, r3, #16
 80074b0:	2b10      	cmp	r3, #16
 80074b2:	d119      	bne.n	80074e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f06f 0210 	mvn.w	r2, #16
 80074bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2220      	movs	r2, #32
 80074c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2200      	movs	r2, #0
 80074e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e030      	b.n	800754a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074e8:	f7fc f996 	bl	8003818 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d302      	bcc.n	80074fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d11d      	bne.n	800753a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	695b      	ldr	r3, [r3, #20]
 8007504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007508:	2b40      	cmp	r3, #64	; 0x40
 800750a:	d016      	beq.n	800753a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2220      	movs	r2, #32
 8007516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007526:	f043 0220 	orr.w	r2, r3, #32
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e007      	b.n	800754a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	695b      	ldr	r3, [r3, #20]
 8007540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007544:	2b40      	cmp	r3, #64	; 0x40
 8007546:	d1ae      	bne.n	80074a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3710      	adds	r7, #16
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}

08007552 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007552:	b480      	push	{r7}
 8007554:	b083      	sub	sp, #12
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007564:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007568:	d11b      	bne.n	80075a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007572:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2220      	movs	r2, #32
 800757e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800758e:	f043 0204 	orr.w	r2, r3, #4
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e000      	b.n	80075a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bc80      	pop	{r7}
 80075ac:	4770      	bx	lr

080075ae <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b083      	sub	sp, #12
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ba:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80075be:	d103      	bne.n	80075c8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80075c6:	e007      	b.n	80075d8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075cc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80075d0:	d102      	bne.n	80075d8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2208      	movs	r2, #8
 80075d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	bc80      	pop	{r7}
 80075e0:	4770      	bx	lr
	...

080075e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b086      	sub	sp, #24
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d101      	bne.n	80075f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	e26c      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f003 0301 	and.w	r3, r3, #1
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 8087 	beq.w	8007712 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007604:	4b92      	ldr	r3, [pc, #584]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	f003 030c 	and.w	r3, r3, #12
 800760c:	2b04      	cmp	r3, #4
 800760e:	d00c      	beq.n	800762a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007610:	4b8f      	ldr	r3, [pc, #572]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	f003 030c 	and.w	r3, r3, #12
 8007618:	2b08      	cmp	r3, #8
 800761a:	d112      	bne.n	8007642 <HAL_RCC_OscConfig+0x5e>
 800761c:	4b8c      	ldr	r3, [pc, #560]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007628:	d10b      	bne.n	8007642 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800762a:	4b89      	ldr	r3, [pc, #548]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d06c      	beq.n	8007710 <HAL_RCC_OscConfig+0x12c>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d168      	bne.n	8007710 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e246      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800764a:	d106      	bne.n	800765a <HAL_RCC_OscConfig+0x76>
 800764c:	4b80      	ldr	r3, [pc, #512]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a7f      	ldr	r2, [pc, #508]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007656:	6013      	str	r3, [r2, #0]
 8007658:	e02e      	b.n	80076b8 <HAL_RCC_OscConfig+0xd4>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10c      	bne.n	800767c <HAL_RCC_OscConfig+0x98>
 8007662:	4b7b      	ldr	r3, [pc, #492]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a7a      	ldr	r2, [pc, #488]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	4b78      	ldr	r3, [pc, #480]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a77      	ldr	r2, [pc, #476]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007674:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	e01d      	b.n	80076b8 <HAL_RCC_OscConfig+0xd4>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007684:	d10c      	bne.n	80076a0 <HAL_RCC_OscConfig+0xbc>
 8007686:	4b72      	ldr	r3, [pc, #456]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a71      	ldr	r2, [pc, #452]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800768c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007690:	6013      	str	r3, [r2, #0]
 8007692:	4b6f      	ldr	r3, [pc, #444]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a6e      	ldr	r2, [pc, #440]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800769c:	6013      	str	r3, [r2, #0]
 800769e:	e00b      	b.n	80076b8 <HAL_RCC_OscConfig+0xd4>
 80076a0:	4b6b      	ldr	r3, [pc, #428]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a6a      	ldr	r2, [pc, #424]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80076a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076aa:	6013      	str	r3, [r2, #0]
 80076ac:	4b68      	ldr	r3, [pc, #416]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a67      	ldr	r2, [pc, #412]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80076b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d013      	beq.n	80076e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076c0:	f7fc f8aa 	bl	8003818 <HAL_GetTick>
 80076c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076c6:	e008      	b.n	80076da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076c8:	f7fc f8a6 	bl	8003818 <HAL_GetTick>
 80076cc:	4602      	mov	r2, r0
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	1ad3      	subs	r3, r2, r3
 80076d2:	2b64      	cmp	r3, #100	; 0x64
 80076d4:	d901      	bls.n	80076da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80076d6:	2303      	movs	r3, #3
 80076d8:	e1fa      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076da:	4b5d      	ldr	r3, [pc, #372]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d0f0      	beq.n	80076c8 <HAL_RCC_OscConfig+0xe4>
 80076e6:	e014      	b.n	8007712 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076e8:	f7fc f896 	bl	8003818 <HAL_GetTick>
 80076ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076ee:	e008      	b.n	8007702 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076f0:	f7fc f892 	bl	8003818 <HAL_GetTick>
 80076f4:	4602      	mov	r2, r0
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	2b64      	cmp	r3, #100	; 0x64
 80076fc:	d901      	bls.n	8007702 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80076fe:	2303      	movs	r3, #3
 8007700:	e1e6      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007702:	4b53      	ldr	r3, [pc, #332]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1f0      	bne.n	80076f0 <HAL_RCC_OscConfig+0x10c>
 800770e:	e000      	b.n	8007712 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	d063      	beq.n	80077e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800771e:	4b4c      	ldr	r3, [pc, #304]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	f003 030c 	and.w	r3, r3, #12
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00b      	beq.n	8007742 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800772a:	4b49      	ldr	r3, [pc, #292]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	f003 030c 	and.w	r3, r3, #12
 8007732:	2b08      	cmp	r3, #8
 8007734:	d11c      	bne.n	8007770 <HAL_RCC_OscConfig+0x18c>
 8007736:	4b46      	ldr	r3, [pc, #280]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d116      	bne.n	8007770 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007742:	4b43      	ldr	r3, [pc, #268]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 0302 	and.w	r3, r3, #2
 800774a:	2b00      	cmp	r3, #0
 800774c:	d005      	beq.n	800775a <HAL_RCC_OscConfig+0x176>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	2b01      	cmp	r3, #1
 8007754:	d001      	beq.n	800775a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e1ba      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800775a:	4b3d      	ldr	r3, [pc, #244]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	00db      	lsls	r3, r3, #3
 8007768:	4939      	ldr	r1, [pc, #228]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800776a:	4313      	orrs	r3, r2
 800776c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800776e:	e03a      	b.n	80077e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d020      	beq.n	80077ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007778:	4b36      	ldr	r3, [pc, #216]	; (8007854 <HAL_RCC_OscConfig+0x270>)
 800777a:	2201      	movs	r2, #1
 800777c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800777e:	f7fc f84b 	bl	8003818 <HAL_GetTick>
 8007782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007784:	e008      	b.n	8007798 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007786:	f7fc f847 	bl	8003818 <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	2b02      	cmp	r3, #2
 8007792:	d901      	bls.n	8007798 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e19b      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007798:	4b2d      	ldr	r3, [pc, #180]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0302 	and.w	r3, r3, #2
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d0f0      	beq.n	8007786 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077a4:	4b2a      	ldr	r3, [pc, #168]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	00db      	lsls	r3, r3, #3
 80077b2:	4927      	ldr	r1, [pc, #156]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80077b4:	4313      	orrs	r3, r2
 80077b6:	600b      	str	r3, [r1, #0]
 80077b8:	e015      	b.n	80077e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077ba:	4b26      	ldr	r3, [pc, #152]	; (8007854 <HAL_RCC_OscConfig+0x270>)
 80077bc:	2200      	movs	r2, #0
 80077be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077c0:	f7fc f82a 	bl	8003818 <HAL_GetTick>
 80077c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077c6:	e008      	b.n	80077da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077c8:	f7fc f826 	bl	8003818 <HAL_GetTick>
 80077cc:	4602      	mov	r2, r0
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	1ad3      	subs	r3, r2, r3
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	d901      	bls.n	80077da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80077d6:	2303      	movs	r3, #3
 80077d8:	e17a      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077da:	4b1d      	ldr	r3, [pc, #116]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f003 0302 	and.w	r3, r3, #2
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1f0      	bne.n	80077c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 0308 	and.w	r3, r3, #8
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d03a      	beq.n	8007868 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d019      	beq.n	800782e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80077fa:	4b17      	ldr	r3, [pc, #92]	; (8007858 <HAL_RCC_OscConfig+0x274>)
 80077fc:	2201      	movs	r2, #1
 80077fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007800:	f7fc f80a 	bl	8003818 <HAL_GetTick>
 8007804:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007806:	e008      	b.n	800781a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007808:	f7fc f806 	bl	8003818 <HAL_GetTick>
 800780c:	4602      	mov	r2, r0
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	2b02      	cmp	r3, #2
 8007814:	d901      	bls.n	800781a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e15a      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800781a:	4b0d      	ldr	r3, [pc, #52]	; (8007850 <HAL_RCC_OscConfig+0x26c>)
 800781c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781e:	f003 0302 	and.w	r3, r3, #2
 8007822:	2b00      	cmp	r3, #0
 8007824:	d0f0      	beq.n	8007808 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007826:	2001      	movs	r0, #1
 8007828:	f000 facc 	bl	8007dc4 <RCC_Delay>
 800782c:	e01c      	b.n	8007868 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800782e:	4b0a      	ldr	r3, [pc, #40]	; (8007858 <HAL_RCC_OscConfig+0x274>)
 8007830:	2200      	movs	r2, #0
 8007832:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007834:	f7fb fff0 	bl	8003818 <HAL_GetTick>
 8007838:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800783a:	e00f      	b.n	800785c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800783c:	f7fb ffec 	bl	8003818 <HAL_GetTick>
 8007840:	4602      	mov	r2, r0
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	2b02      	cmp	r3, #2
 8007848:	d908      	bls.n	800785c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	e140      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
 800784e:	bf00      	nop
 8007850:	40021000 	.word	0x40021000
 8007854:	42420000 	.word	0x42420000
 8007858:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800785c:	4b9e      	ldr	r3, [pc, #632]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800785e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007860:	f003 0302 	and.w	r3, r3, #2
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1e9      	bne.n	800783c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 0304 	and.w	r3, r3, #4
 8007870:	2b00      	cmp	r3, #0
 8007872:	f000 80a6 	beq.w	80079c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007876:	2300      	movs	r3, #0
 8007878:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800787a:	4b97      	ldr	r3, [pc, #604]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800787c:	69db      	ldr	r3, [r3, #28]
 800787e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d10d      	bne.n	80078a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007886:	4b94      	ldr	r3, [pc, #592]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	4a93      	ldr	r2, [pc, #588]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800788c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007890:	61d3      	str	r3, [r2, #28]
 8007892:	4b91      	ldr	r3, [pc, #580]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007894:	69db      	ldr	r3, [r3, #28]
 8007896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800789a:	60bb      	str	r3, [r7, #8]
 800789c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800789e:	2301      	movs	r3, #1
 80078a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078a2:	4b8e      	ldr	r3, [pc, #568]	; (8007adc <HAL_RCC_OscConfig+0x4f8>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d118      	bne.n	80078e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078ae:	4b8b      	ldr	r3, [pc, #556]	; (8007adc <HAL_RCC_OscConfig+0x4f8>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a8a      	ldr	r2, [pc, #552]	; (8007adc <HAL_RCC_OscConfig+0x4f8>)
 80078b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078ba:	f7fb ffad 	bl	8003818 <HAL_GetTick>
 80078be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078c0:	e008      	b.n	80078d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078c2:	f7fb ffa9 	bl	8003818 <HAL_GetTick>
 80078c6:	4602      	mov	r2, r0
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	2b64      	cmp	r3, #100	; 0x64
 80078ce:	d901      	bls.n	80078d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	e0fd      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078d4:	4b81      	ldr	r3, [pc, #516]	; (8007adc <HAL_RCC_OscConfig+0x4f8>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d0f0      	beq.n	80078c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d106      	bne.n	80078f6 <HAL_RCC_OscConfig+0x312>
 80078e8:	4b7b      	ldr	r3, [pc, #492]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 80078ea:	6a1b      	ldr	r3, [r3, #32]
 80078ec:	4a7a      	ldr	r2, [pc, #488]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 80078ee:	f043 0301 	orr.w	r3, r3, #1
 80078f2:	6213      	str	r3, [r2, #32]
 80078f4:	e02d      	b.n	8007952 <HAL_RCC_OscConfig+0x36e>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d10c      	bne.n	8007918 <HAL_RCC_OscConfig+0x334>
 80078fe:	4b76      	ldr	r3, [pc, #472]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	4a75      	ldr	r2, [pc, #468]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007904:	f023 0301 	bic.w	r3, r3, #1
 8007908:	6213      	str	r3, [r2, #32]
 800790a:	4b73      	ldr	r3, [pc, #460]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	4a72      	ldr	r2, [pc, #456]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007910:	f023 0304 	bic.w	r3, r3, #4
 8007914:	6213      	str	r3, [r2, #32]
 8007916:	e01c      	b.n	8007952 <HAL_RCC_OscConfig+0x36e>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	2b05      	cmp	r3, #5
 800791e:	d10c      	bne.n	800793a <HAL_RCC_OscConfig+0x356>
 8007920:	4b6d      	ldr	r3, [pc, #436]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007922:	6a1b      	ldr	r3, [r3, #32]
 8007924:	4a6c      	ldr	r2, [pc, #432]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007926:	f043 0304 	orr.w	r3, r3, #4
 800792a:	6213      	str	r3, [r2, #32]
 800792c:	4b6a      	ldr	r3, [pc, #424]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800792e:	6a1b      	ldr	r3, [r3, #32]
 8007930:	4a69      	ldr	r2, [pc, #420]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007932:	f043 0301 	orr.w	r3, r3, #1
 8007936:	6213      	str	r3, [r2, #32]
 8007938:	e00b      	b.n	8007952 <HAL_RCC_OscConfig+0x36e>
 800793a:	4b67      	ldr	r3, [pc, #412]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	4a66      	ldr	r2, [pc, #408]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007940:	f023 0301 	bic.w	r3, r3, #1
 8007944:	6213      	str	r3, [r2, #32]
 8007946:	4b64      	ldr	r3, [pc, #400]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	4a63      	ldr	r2, [pc, #396]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800794c:	f023 0304 	bic.w	r3, r3, #4
 8007950:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d015      	beq.n	8007986 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800795a:	f7fb ff5d 	bl	8003818 <HAL_GetTick>
 800795e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007960:	e00a      	b.n	8007978 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007962:	f7fb ff59 	bl	8003818 <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007970:	4293      	cmp	r3, r2
 8007972:	d901      	bls.n	8007978 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007974:	2303      	movs	r3, #3
 8007976:	e0ab      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007978:	4b57      	ldr	r3, [pc, #348]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	f003 0302 	and.w	r3, r3, #2
 8007980:	2b00      	cmp	r3, #0
 8007982:	d0ee      	beq.n	8007962 <HAL_RCC_OscConfig+0x37e>
 8007984:	e014      	b.n	80079b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007986:	f7fb ff47 	bl	8003818 <HAL_GetTick>
 800798a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800798c:	e00a      	b.n	80079a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800798e:	f7fb ff43 	bl	8003818 <HAL_GetTick>
 8007992:	4602      	mov	r2, r0
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	f241 3288 	movw	r2, #5000	; 0x1388
 800799c:	4293      	cmp	r3, r2
 800799e:	d901      	bls.n	80079a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e095      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079a4:	4b4c      	ldr	r3, [pc, #304]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1ee      	bne.n	800798e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80079b0:	7dfb      	ldrb	r3, [r7, #23]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d105      	bne.n	80079c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079b6:	4b48      	ldr	r3, [pc, #288]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 80079b8:	69db      	ldr	r3, [r3, #28]
 80079ba:	4a47      	ldr	r2, [pc, #284]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 80079bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	69db      	ldr	r3, [r3, #28]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 8081 	beq.w	8007ace <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80079cc:	4b42      	ldr	r3, [pc, #264]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	f003 030c 	and.w	r3, r3, #12
 80079d4:	2b08      	cmp	r3, #8
 80079d6:	d061      	beq.n	8007a9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	69db      	ldr	r3, [r3, #28]
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d146      	bne.n	8007a6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079e0:	4b3f      	ldr	r3, [pc, #252]	; (8007ae0 <HAL_RCC_OscConfig+0x4fc>)
 80079e2:	2200      	movs	r2, #0
 80079e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079e6:	f7fb ff17 	bl	8003818 <HAL_GetTick>
 80079ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80079ec:	e008      	b.n	8007a00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079ee:	f7fb ff13 	bl	8003818 <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	d901      	bls.n	8007a00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80079fc:	2303      	movs	r3, #3
 80079fe:	e067      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a00:	4b35      	ldr	r3, [pc, #212]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d1f0      	bne.n	80079ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a1b      	ldr	r3, [r3, #32]
 8007a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a14:	d108      	bne.n	8007a28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007a16:	4b30      	ldr	r3, [pc, #192]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	492d      	ldr	r1, [pc, #180]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007a24:	4313      	orrs	r3, r2
 8007a26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a28:	4b2b      	ldr	r3, [pc, #172]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a19      	ldr	r1, [r3, #32]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a38:	430b      	orrs	r3, r1
 8007a3a:	4927      	ldr	r1, [pc, #156]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a40:	4b27      	ldr	r3, [pc, #156]	; (8007ae0 <HAL_RCC_OscConfig+0x4fc>)
 8007a42:	2201      	movs	r2, #1
 8007a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a46:	f7fb fee7 	bl	8003818 <HAL_GetTick>
 8007a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a4c:	e008      	b.n	8007a60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a4e:	f7fb fee3 	bl	8003818 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d901      	bls.n	8007a60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e037      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a60:	4b1d      	ldr	r3, [pc, #116]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d0f0      	beq.n	8007a4e <HAL_RCC_OscConfig+0x46a>
 8007a6c:	e02f      	b.n	8007ace <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a6e:	4b1c      	ldr	r3, [pc, #112]	; (8007ae0 <HAL_RCC_OscConfig+0x4fc>)
 8007a70:	2200      	movs	r2, #0
 8007a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a74:	f7fb fed0 	bl	8003818 <HAL_GetTick>
 8007a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a7a:	e008      	b.n	8007a8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a7c:	f7fb fecc 	bl	8003818 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	2b02      	cmp	r3, #2
 8007a88:	d901      	bls.n	8007a8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e020      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a8e:	4b12      	ldr	r3, [pc, #72]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1f0      	bne.n	8007a7c <HAL_RCC_OscConfig+0x498>
 8007a9a:	e018      	b.n	8007ace <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	69db      	ldr	r3, [r3, #28]
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d101      	bne.n	8007aa8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e013      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007aa8:	4b0b      	ldr	r3, [pc, #44]	; (8007ad8 <HAL_RCC_OscConfig+0x4f4>)
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d106      	bne.n	8007aca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d001      	beq.n	8007ace <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e000      	b.n	8007ad0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3718      	adds	r7, #24
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	40021000 	.word	0x40021000
 8007adc:	40007000 	.word	0x40007000
 8007ae0:	42420060 	.word	0x42420060

08007ae4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d101      	bne.n	8007af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	e0d0      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007af8:	4b6a      	ldr	r3, [pc, #424]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 0307 	and.w	r3, r3, #7
 8007b00:	683a      	ldr	r2, [r7, #0]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d910      	bls.n	8007b28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b06:	4b67      	ldr	r3, [pc, #412]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f023 0207 	bic.w	r2, r3, #7
 8007b0e:	4965      	ldr	r1, [pc, #404]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b16:	4b63      	ldr	r3, [pc, #396]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d001      	beq.n	8007b28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e0b8      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0302 	and.w	r3, r3, #2
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d020      	beq.n	8007b76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 0304 	and.w	r3, r3, #4
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d005      	beq.n	8007b4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b40:	4b59      	ldr	r3, [pc, #356]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	4a58      	ldr	r2, [pc, #352]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007b4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0308 	and.w	r3, r3, #8
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d005      	beq.n	8007b64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b58:	4b53      	ldr	r3, [pc, #332]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	4a52      	ldr	r2, [pc, #328]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007b62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b64:	4b50      	ldr	r3, [pc, #320]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	494d      	ldr	r1, [pc, #308]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b72:	4313      	orrs	r3, r2
 8007b74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d040      	beq.n	8007c04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d107      	bne.n	8007b9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b8a:	4b47      	ldr	r3, [pc, #284]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d115      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e07f      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d107      	bne.n	8007bb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ba2:	4b41      	ldr	r3, [pc, #260]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d109      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e073      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bb2:	4b3d      	ldr	r3, [pc, #244]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f003 0302 	and.w	r3, r3, #2
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d101      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e06b      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007bc2:	4b39      	ldr	r3, [pc, #228]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	f023 0203 	bic.w	r2, r3, #3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	4936      	ldr	r1, [pc, #216]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007bd4:	f7fb fe20 	bl	8003818 <HAL_GetTick>
 8007bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bda:	e00a      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bdc:	f7fb fe1c 	bl	8003818 <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e053      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bf2:	4b2d      	ldr	r3, [pc, #180]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f003 020c 	and.w	r2, r3, #12
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d1eb      	bne.n	8007bdc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c04:	4b27      	ldr	r3, [pc, #156]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0307 	and.w	r3, r3, #7
 8007c0c:	683a      	ldr	r2, [r7, #0]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d210      	bcs.n	8007c34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c12:	4b24      	ldr	r3, [pc, #144]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f023 0207 	bic.w	r2, r3, #7
 8007c1a:	4922      	ldr	r1, [pc, #136]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c22:	4b20      	ldr	r3, [pc, #128]	; (8007ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0307 	and.w	r3, r3, #7
 8007c2a:	683a      	ldr	r2, [r7, #0]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d001      	beq.n	8007c34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e032      	b.n	8007c9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0304 	and.w	r3, r3, #4
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d008      	beq.n	8007c52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c40:	4b19      	ldr	r3, [pc, #100]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	4916      	ldr	r1, [pc, #88]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0308 	and.w	r3, r3, #8
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d009      	beq.n	8007c72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007c5e:	4b12      	ldr	r3, [pc, #72]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	00db      	lsls	r3, r3, #3
 8007c6c:	490e      	ldr	r1, [pc, #56]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007c72:	f000 f821 	bl	8007cb8 <HAL_RCC_GetSysClockFreq>
 8007c76:	4602      	mov	r2, r0
 8007c78:	4b0b      	ldr	r3, [pc, #44]	; (8007ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	091b      	lsrs	r3, r3, #4
 8007c7e:	f003 030f 	and.w	r3, r3, #15
 8007c82:	490a      	ldr	r1, [pc, #40]	; (8007cac <HAL_RCC_ClockConfig+0x1c8>)
 8007c84:	5ccb      	ldrb	r3, [r1, r3]
 8007c86:	fa22 f303 	lsr.w	r3, r2, r3
 8007c8a:	4a09      	ldr	r2, [pc, #36]	; (8007cb0 <HAL_RCC_ClockConfig+0x1cc>)
 8007c8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007c8e:	4b09      	ldr	r3, [pc, #36]	; (8007cb4 <HAL_RCC_ClockConfig+0x1d0>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fb fd7e 	bl	8003794 <HAL_InitTick>

  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	40022000 	.word	0x40022000
 8007ca8:	40021000 	.word	0x40021000
 8007cac:	0800e458 	.word	0x0800e458
 8007cb0:	20000004 	.word	0x20000004
 8007cb4:	20000008 	.word	0x20000008

08007cb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b087      	sub	sp, #28
 8007cbc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	60fb      	str	r3, [r7, #12]
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	60bb      	str	r3, [r7, #8]
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	617b      	str	r3, [r7, #20]
 8007cca:	2300      	movs	r3, #0
 8007ccc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007cd2:	4b1e      	ldr	r3, [pc, #120]	; (8007d4c <HAL_RCC_GetSysClockFreq+0x94>)
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f003 030c 	and.w	r3, r3, #12
 8007cde:	2b04      	cmp	r3, #4
 8007ce0:	d002      	beq.n	8007ce8 <HAL_RCC_GetSysClockFreq+0x30>
 8007ce2:	2b08      	cmp	r3, #8
 8007ce4:	d003      	beq.n	8007cee <HAL_RCC_GetSysClockFreq+0x36>
 8007ce6:	e027      	b.n	8007d38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007ce8:	4b19      	ldr	r3, [pc, #100]	; (8007d50 <HAL_RCC_GetSysClockFreq+0x98>)
 8007cea:	613b      	str	r3, [r7, #16]
      break;
 8007cec:	e027      	b.n	8007d3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	0c9b      	lsrs	r3, r3, #18
 8007cf2:	f003 030f 	and.w	r3, r3, #15
 8007cf6:	4a17      	ldr	r2, [pc, #92]	; (8007d54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007cf8:	5cd3      	ldrb	r3, [r2, r3]
 8007cfa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d010      	beq.n	8007d28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007d06:	4b11      	ldr	r3, [pc, #68]	; (8007d4c <HAL_RCC_GetSysClockFreq+0x94>)
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	0c5b      	lsrs	r3, r3, #17
 8007d0c:	f003 0301 	and.w	r3, r3, #1
 8007d10:	4a11      	ldr	r2, [pc, #68]	; (8007d58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007d12:	5cd3      	ldrb	r3, [r2, r3]
 8007d14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a0d      	ldr	r2, [pc, #52]	; (8007d50 <HAL_RCC_GetSysClockFreq+0x98>)
 8007d1a:	fb02 f203 	mul.w	r2, r2, r3
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d24:	617b      	str	r3, [r7, #20]
 8007d26:	e004      	b.n	8007d32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	4a0c      	ldr	r2, [pc, #48]	; (8007d5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8007d2c:	fb02 f303 	mul.w	r3, r2, r3
 8007d30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	613b      	str	r3, [r7, #16]
      break;
 8007d36:	e002      	b.n	8007d3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007d38:	4b05      	ldr	r3, [pc, #20]	; (8007d50 <HAL_RCC_GetSysClockFreq+0x98>)
 8007d3a:	613b      	str	r3, [r7, #16]
      break;
 8007d3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d3e:	693b      	ldr	r3, [r7, #16]
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	371c      	adds	r7, #28
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bc80      	pop	{r7}
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	40021000 	.word	0x40021000
 8007d50:	007a1200 	.word	0x007a1200
 8007d54:	0800e470 	.word	0x0800e470
 8007d58:	0800e480 	.word	0x0800e480
 8007d5c:	003d0900 	.word	0x003d0900

08007d60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d60:	b480      	push	{r7}
 8007d62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d64:	4b02      	ldr	r3, [pc, #8]	; (8007d70 <HAL_RCC_GetHCLKFreq+0x10>)
 8007d66:	681b      	ldr	r3, [r3, #0]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bc80      	pop	{r7}
 8007d6e:	4770      	bx	lr
 8007d70:	20000004 	.word	0x20000004

08007d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007d78:	f7ff fff2 	bl	8007d60 <HAL_RCC_GetHCLKFreq>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	0a1b      	lsrs	r3, r3, #8
 8007d84:	f003 0307 	and.w	r3, r3, #7
 8007d88:	4903      	ldr	r1, [pc, #12]	; (8007d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d8a:	5ccb      	ldrb	r3, [r1, r3]
 8007d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	40021000 	.word	0x40021000
 8007d98:	0800e468 	.word	0x0800e468

08007d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007da0:	f7ff ffde 	bl	8007d60 <HAL_RCC_GetHCLKFreq>
 8007da4:	4602      	mov	r2, r0
 8007da6:	4b05      	ldr	r3, [pc, #20]	; (8007dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	0adb      	lsrs	r3, r3, #11
 8007dac:	f003 0307 	and.w	r3, r3, #7
 8007db0:	4903      	ldr	r1, [pc, #12]	; (8007dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007db2:	5ccb      	ldrb	r3, [r1, r3]
 8007db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	40021000 	.word	0x40021000
 8007dc0:	0800e468 	.word	0x0800e468

08007dc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007dcc:	4b0a      	ldr	r3, [pc, #40]	; (8007df8 <RCC_Delay+0x34>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a0a      	ldr	r2, [pc, #40]	; (8007dfc <RCC_Delay+0x38>)
 8007dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007dd6:	0a5b      	lsrs	r3, r3, #9
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	fb02 f303 	mul.w	r3, r2, r3
 8007dde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007de0:	bf00      	nop
  }
  while (Delay --);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	1e5a      	subs	r2, r3, #1
 8007de6:	60fa      	str	r2, [r7, #12]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1f9      	bne.n	8007de0 <RCC_Delay+0x1c>
}
 8007dec:	bf00      	nop
 8007dee:	bf00      	nop
 8007df0:	3714      	adds	r7, #20
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bc80      	pop	{r7}
 8007df6:	4770      	bx	lr
 8007df8:	20000004 	.word	0x20000004
 8007dfc:	10624dd3 	.word	0x10624dd3

08007e00 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	613b      	str	r3, [r7, #16]
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 0301 	and.w	r3, r3, #1
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d07d      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e20:	4b4f      	ldr	r3, [pc, #316]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e22:	69db      	ldr	r3, [r3, #28]
 8007e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d10d      	bne.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e2c:	4b4c      	ldr	r3, [pc, #304]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e2e:	69db      	ldr	r3, [r3, #28]
 8007e30:	4a4b      	ldr	r2, [pc, #300]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e36:	61d3      	str	r3, [r2, #28]
 8007e38:	4b49      	ldr	r3, [pc, #292]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e3a:	69db      	ldr	r3, [r3, #28]
 8007e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e40:	60bb      	str	r3, [r7, #8]
 8007e42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e44:	2301      	movs	r3, #1
 8007e46:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e48:	4b46      	ldr	r3, [pc, #280]	; (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d118      	bne.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007e54:	4b43      	ldr	r3, [pc, #268]	; (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a42      	ldr	r2, [pc, #264]	; (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007e5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e60:	f7fb fcda 	bl	8003818 <HAL_GetTick>
 8007e64:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e66:	e008      	b.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e68:	f7fb fcd6 	bl	8003818 <HAL_GetTick>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	1ad3      	subs	r3, r2, r3
 8007e72:	2b64      	cmp	r3, #100	; 0x64
 8007e74:	d901      	bls.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e06d      	b.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e7a:	4b3a      	ldr	r3, [pc, #232]	; (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0f0      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007e86:	4b36      	ldr	r3, [pc, #216]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e88:	6a1b      	ldr	r3, [r3, #32]
 8007e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d02e      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e9e:	68fa      	ldr	r2, [r7, #12]
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d027      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ea4:	4b2e      	ldr	r3, [pc, #184]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ea6:	6a1b      	ldr	r3, [r3, #32]
 8007ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007eae:	4b2e      	ldr	r3, [pc, #184]	; (8007f68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007eb4:	4b2c      	ldr	r3, [pc, #176]	; (8007f68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007eba:	4a29      	ldr	r2, [pc, #164]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d014      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eca:	f7fb fca5 	bl	8003818 <HAL_GetTick>
 8007ece:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ed0:	e00a      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ed2:	f7fb fca1 	bl	8003818 <HAL_GetTick>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d901      	bls.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e036      	b.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ee8:	4b1d      	ldr	r3, [pc, #116]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007eea:	6a1b      	ldr	r3, [r3, #32]
 8007eec:	f003 0302 	and.w	r3, r3, #2
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d0ee      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ef4:	4b1a      	ldr	r3, [pc, #104]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ef6:	6a1b      	ldr	r3, [r3, #32]
 8007ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	4917      	ldr	r1, [pc, #92]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007f06:	7dfb      	ldrb	r3, [r7, #23]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d105      	bne.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f0c:	4b14      	ldr	r3, [pc, #80]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f0e:	69db      	ldr	r3, [r3, #28]
 8007f10:	4a13      	ldr	r2, [pc, #76]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f16:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0302 	and.w	r3, r3, #2
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d008      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f24:	4b0e      	ldr	r3, [pc, #56]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	490b      	ldr	r1, [pc, #44]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0310 	and.w	r3, r3, #16
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d008      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f42:	4b07      	ldr	r3, [pc, #28]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	4904      	ldr	r1, [pc, #16]	; (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f50:	4313      	orrs	r3, r2
 8007f52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3718      	adds	r7, #24
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	40021000 	.word	0x40021000
 8007f64:	40007000 	.word	0x40007000
 8007f68:	42420440 	.word	0x42420440

08007f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e041      	b.n	8008002 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7fb f8d6 	bl	8003144 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	4619      	mov	r1, r3
 8007faa:	4610      	mov	r0, r2
 8007fac:	f000 faa2 	bl	80084f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
	...

0800800c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800800c:	b480      	push	{r7}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800801a:	b2db      	uxtb	r3, r3
 800801c:	2b01      	cmp	r3, #1
 800801e:	d001      	beq.n	8008024 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e03a      	b.n	800809a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2202      	movs	r2, #2
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68da      	ldr	r2, [r3, #12]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f042 0201 	orr.w	r2, r2, #1
 800803a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a18      	ldr	r2, [pc, #96]	; (80080a4 <HAL_TIM_Base_Start_IT+0x98>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d00e      	beq.n	8008064 <HAL_TIM_Base_Start_IT+0x58>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800804e:	d009      	beq.n	8008064 <HAL_TIM_Base_Start_IT+0x58>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a14      	ldr	r2, [pc, #80]	; (80080a8 <HAL_TIM_Base_Start_IT+0x9c>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d004      	beq.n	8008064 <HAL_TIM_Base_Start_IT+0x58>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a13      	ldr	r2, [pc, #76]	; (80080ac <HAL_TIM_Base_Start_IT+0xa0>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d111      	bne.n	8008088 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2b06      	cmp	r3, #6
 8008074:	d010      	beq.n	8008098 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f042 0201 	orr.w	r2, r2, #1
 8008084:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008086:	e007      	b.n	8008098 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f042 0201 	orr.w	r2, r2, #1
 8008096:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	3714      	adds	r7, #20
 800809e:	46bd      	mov	sp, r7
 80080a0:	bc80      	pop	{r7}
 80080a2:	4770      	bx	lr
 80080a4:	40012c00 	.word	0x40012c00
 80080a8:	40000400 	.word	0x40000400
 80080ac:	40000800 	.word	0x40000800

080080b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68da      	ldr	r2, [r3, #12]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f022 0201 	bic.w	r2, r2, #1
 80080c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	6a1a      	ldr	r2, [r3, #32]
 80080ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80080d2:	4013      	ands	r3, r2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10f      	bne.n	80080f8 <HAL_TIM_Base_Stop_IT+0x48>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	6a1a      	ldr	r2, [r3, #32]
 80080de:	f240 4344 	movw	r3, #1092	; 0x444
 80080e2:	4013      	ands	r3, r2
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d107      	bne.n	80080f8 <HAL_TIM_Base_Stop_IT+0x48>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f022 0201 	bic.w	r2, r2, #1
 80080f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	bc80      	pop	{r7}
 800810a:	4770      	bx	lr

0800810c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	f003 0302 	and.w	r3, r3, #2
 800811e:	2b02      	cmp	r3, #2
 8008120:	d122      	bne.n	8008168 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	f003 0302 	and.w	r3, r3, #2
 800812c:	2b02      	cmp	r3, #2
 800812e:	d11b      	bne.n	8008168 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f06f 0202 	mvn.w	r2, #2
 8008138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2201      	movs	r2, #1
 800813e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	699b      	ldr	r3, [r3, #24]
 8008146:	f003 0303 	and.w	r3, r3, #3
 800814a:	2b00      	cmp	r3, #0
 800814c:	d003      	beq.n	8008156 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 f9b4 	bl	80084bc <HAL_TIM_IC_CaptureCallback>
 8008154:	e005      	b.n	8008162 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f9a7 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 f9b6 	bl	80084ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	f003 0304 	and.w	r3, r3, #4
 8008172:	2b04      	cmp	r3, #4
 8008174:	d122      	bne.n	80081bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	f003 0304 	and.w	r3, r3, #4
 8008180:	2b04      	cmp	r3, #4
 8008182:	d11b      	bne.n	80081bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f06f 0204 	mvn.w	r2, #4
 800818c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2202      	movs	r2, #2
 8008192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d003      	beq.n	80081aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f98a 	bl	80084bc <HAL_TIM_IC_CaptureCallback>
 80081a8:	e005      	b.n	80081b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f97d 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 f98c 	bl	80084ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	f003 0308 	and.w	r3, r3, #8
 80081c6:	2b08      	cmp	r3, #8
 80081c8:	d122      	bne.n	8008210 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	f003 0308 	and.w	r3, r3, #8
 80081d4:	2b08      	cmp	r3, #8
 80081d6:	d11b      	bne.n	8008210 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f06f 0208 	mvn.w	r2, #8
 80081e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2204      	movs	r2, #4
 80081e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	69db      	ldr	r3, [r3, #28]
 80081ee:	f003 0303 	and.w	r3, r3, #3
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f960 	bl	80084bc <HAL_TIM_IC_CaptureCallback>
 80081fc:	e005      	b.n	800820a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 f953 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f962 	bl	80084ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	f003 0310 	and.w	r3, r3, #16
 800821a:	2b10      	cmp	r3, #16
 800821c:	d122      	bne.n	8008264 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	f003 0310 	and.w	r3, r3, #16
 8008228:	2b10      	cmp	r3, #16
 800822a:	d11b      	bne.n	8008264 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f06f 0210 	mvn.w	r2, #16
 8008234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2208      	movs	r2, #8
 800823a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	69db      	ldr	r3, [r3, #28]
 8008242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008246:	2b00      	cmp	r3, #0
 8008248:	d003      	beq.n	8008252 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 f936 	bl	80084bc <HAL_TIM_IC_CaptureCallback>
 8008250:	e005      	b.n	800825e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 f929 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 f938 	bl	80084ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	f003 0301 	and.w	r3, r3, #1
 800826e:	2b01      	cmp	r3, #1
 8008270:	d10e      	bne.n	8008290 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	f003 0301 	and.w	r3, r3, #1
 800827c:	2b01      	cmp	r3, #1
 800827e:	d107      	bne.n	8008290 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f06f 0201 	mvn.w	r2, #1
 8008288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7fa fa3a 	bl	8002704 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800829a:	2b80      	cmp	r3, #128	; 0x80
 800829c:	d10e      	bne.n	80082bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68db      	ldr	r3, [r3, #12]
 80082a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082a8:	2b80      	cmp	r3, #128	; 0x80
 80082aa:	d107      	bne.n	80082bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80082b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fa7b 	bl	80087b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082c6:	2b40      	cmp	r3, #64	; 0x40
 80082c8:	d10e      	bne.n	80082e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d4:	2b40      	cmp	r3, #64	; 0x40
 80082d6:	d107      	bne.n	80082e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80082e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f8fc 	bl	80084e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	f003 0320 	and.w	r3, r3, #32
 80082f2:	2b20      	cmp	r3, #32
 80082f4:	d10e      	bne.n	8008314 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	f003 0320 	and.w	r3, r3, #32
 8008300:	2b20      	cmp	r3, #32
 8008302:	d107      	bne.n	8008314 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f06f 0220 	mvn.w	r2, #32
 800830c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fa46 	bl	80087a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008314:	bf00      	nop
 8008316:	3708      	adds	r7, #8
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008326:	2300      	movs	r3, #0
 8008328:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008330:	2b01      	cmp	r3, #1
 8008332:	d101      	bne.n	8008338 <HAL_TIM_ConfigClockSource+0x1c>
 8008334:	2302      	movs	r3, #2
 8008336:	e0b4      	b.n	80084a2 <HAL_TIM_ConfigClockSource+0x186>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2202      	movs	r2, #2
 8008344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008356:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800835e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	68ba      	ldr	r2, [r7, #8]
 8008366:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008370:	d03e      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0xd4>
 8008372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008376:	f200 8087 	bhi.w	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 800837a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800837e:	f000 8086 	beq.w	800848e <HAL_TIM_ConfigClockSource+0x172>
 8008382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008386:	d87f      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 8008388:	2b70      	cmp	r3, #112	; 0x70
 800838a:	d01a      	beq.n	80083c2 <HAL_TIM_ConfigClockSource+0xa6>
 800838c:	2b70      	cmp	r3, #112	; 0x70
 800838e:	d87b      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 8008390:	2b60      	cmp	r3, #96	; 0x60
 8008392:	d050      	beq.n	8008436 <HAL_TIM_ConfigClockSource+0x11a>
 8008394:	2b60      	cmp	r3, #96	; 0x60
 8008396:	d877      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 8008398:	2b50      	cmp	r3, #80	; 0x50
 800839a:	d03c      	beq.n	8008416 <HAL_TIM_ConfigClockSource+0xfa>
 800839c:	2b50      	cmp	r3, #80	; 0x50
 800839e:	d873      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083a0:	2b40      	cmp	r3, #64	; 0x40
 80083a2:	d058      	beq.n	8008456 <HAL_TIM_ConfigClockSource+0x13a>
 80083a4:	2b40      	cmp	r3, #64	; 0x40
 80083a6:	d86f      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083a8:	2b30      	cmp	r3, #48	; 0x30
 80083aa:	d064      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083ac:	2b30      	cmp	r3, #48	; 0x30
 80083ae:	d86b      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083b0:	2b20      	cmp	r3, #32
 80083b2:	d060      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083b4:	2b20      	cmp	r3, #32
 80083b6:	d867      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d05c      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083bc:	2b10      	cmp	r3, #16
 80083be:	d05a      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083c0:	e062      	b.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6818      	ldr	r0, [r3, #0]
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	6899      	ldr	r1, [r3, #8]
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	685a      	ldr	r2, [r3, #4]
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	68db      	ldr	r3, [r3, #12]
 80083d2:	f000 f968 	bl	80086a6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80083e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68ba      	ldr	r2, [r7, #8]
 80083ec:	609a      	str	r2, [r3, #8]
      break;
 80083ee:	e04f      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6818      	ldr	r0, [r3, #0]
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	6899      	ldr	r1, [r3, #8]
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	685a      	ldr	r2, [r3, #4]
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	f000 f951 	bl	80086a6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	689a      	ldr	r2, [r3, #8]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008412:	609a      	str	r2, [r3, #8]
      break;
 8008414:	e03c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6818      	ldr	r0, [r3, #0]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	6859      	ldr	r1, [r3, #4]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	461a      	mov	r2, r3
 8008424:	f000 f8c8 	bl	80085b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2150      	movs	r1, #80	; 0x50
 800842e:	4618      	mov	r0, r3
 8008430:	f000 f91f 	bl	8008672 <TIM_ITRx_SetConfig>
      break;
 8008434:	e02c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6818      	ldr	r0, [r3, #0]
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	6859      	ldr	r1, [r3, #4]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	68db      	ldr	r3, [r3, #12]
 8008442:	461a      	mov	r2, r3
 8008444:	f000 f8e6 	bl	8008614 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2160      	movs	r1, #96	; 0x60
 800844e:	4618      	mov	r0, r3
 8008450:	f000 f90f 	bl	8008672 <TIM_ITRx_SetConfig>
      break;
 8008454:	e01c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6818      	ldr	r0, [r3, #0]
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	6859      	ldr	r1, [r3, #4]
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	461a      	mov	r2, r3
 8008464:	f000 f8a8 	bl	80085b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	2140      	movs	r1, #64	; 0x40
 800846e:	4618      	mov	r0, r3
 8008470:	f000 f8ff 	bl	8008672 <TIM_ITRx_SetConfig>
      break;
 8008474:	e00c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4619      	mov	r1, r3
 8008480:	4610      	mov	r0, r2
 8008482:	f000 f8f6 	bl	8008672 <TIM_ITRx_SetConfig>
      break;
 8008486:	e003      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	73fb      	strb	r3, [r7, #15]
      break;
 800848c:	e000      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800848e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3710      	adds	r7, #16
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084aa:	b480      	push	{r7}
 80084ac:	b083      	sub	sp, #12
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084b2:	bf00      	nop
 80084b4:	370c      	adds	r7, #12
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bc80      	pop	{r7}
 80084ba:	4770      	bx	lr

080084bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084c4:	bf00      	nop
 80084c6:	370c      	adds	r7, #12
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bc80      	pop	{r7}
 80084cc:	4770      	bx	lr

080084ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b083      	sub	sp, #12
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084d6:	bf00      	nop
 80084d8:	370c      	adds	r7, #12
 80084da:	46bd      	mov	sp, r7
 80084dc:	bc80      	pop	{r7}
 80084de:	4770      	bx	lr

080084e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bc80      	pop	{r7}
 80084f0:	4770      	bx	lr
	...

080084f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4a29      	ldr	r2, [pc, #164]	; (80085ac <TIM_Base_SetConfig+0xb8>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d00b      	beq.n	8008524 <TIM_Base_SetConfig+0x30>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008512:	d007      	beq.n	8008524 <TIM_Base_SetConfig+0x30>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	4a26      	ldr	r2, [pc, #152]	; (80085b0 <TIM_Base_SetConfig+0xbc>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d003      	beq.n	8008524 <TIM_Base_SetConfig+0x30>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	4a25      	ldr	r2, [pc, #148]	; (80085b4 <TIM_Base_SetConfig+0xc0>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d108      	bne.n	8008536 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800852a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	4313      	orrs	r3, r2
 8008534:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a1c      	ldr	r2, [pc, #112]	; (80085ac <TIM_Base_SetConfig+0xb8>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d00b      	beq.n	8008556 <TIM_Base_SetConfig+0x62>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008544:	d007      	beq.n	8008556 <TIM_Base_SetConfig+0x62>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4a19      	ldr	r2, [pc, #100]	; (80085b0 <TIM_Base_SetConfig+0xbc>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d003      	beq.n	8008556 <TIM_Base_SetConfig+0x62>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4a18      	ldr	r2, [pc, #96]	; (80085b4 <TIM_Base_SetConfig+0xc0>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d108      	bne.n	8008568 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800855c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	68fa      	ldr	r2, [r7, #12]
 8008564:	4313      	orrs	r3, r2
 8008566:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	695b      	ldr	r3, [r3, #20]
 8008572:	4313      	orrs	r3, r2
 8008574:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	689a      	ldr	r2, [r3, #8]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4a07      	ldr	r2, [pc, #28]	; (80085ac <TIM_Base_SetConfig+0xb8>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d103      	bne.n	800859c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	691a      	ldr	r2, [r3, #16]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	615a      	str	r2, [r3, #20]
}
 80085a2:	bf00      	nop
 80085a4:	3714      	adds	r7, #20
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bc80      	pop	{r7}
 80085aa:	4770      	bx	lr
 80085ac:	40012c00 	.word	0x40012c00
 80085b0:	40000400 	.word	0x40000400
 80085b4:	40000800 	.word	0x40000800

080085b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b087      	sub	sp, #28
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	f023 0201 	bic.w	r2, r3, #1
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	699b      	ldr	r3, [r3, #24]
 80085da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80085e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	011b      	lsls	r3, r3, #4
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	4313      	orrs	r3, r2
 80085ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	f023 030a 	bic.w	r3, r3, #10
 80085f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80085f6:	697a      	ldr	r2, [r7, #20]
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	4313      	orrs	r3, r2
 80085fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	693a      	ldr	r2, [r7, #16]
 8008602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	697a      	ldr	r2, [r7, #20]
 8008608:	621a      	str	r2, [r3, #32]
}
 800860a:	bf00      	nop
 800860c:	371c      	adds	r7, #28
 800860e:	46bd      	mov	sp, r7
 8008610:	bc80      	pop	{r7}
 8008612:	4770      	bx	lr

08008614 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008614:	b480      	push	{r7}
 8008616:	b087      	sub	sp, #28
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6a1b      	ldr	r3, [r3, #32]
 8008624:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	6a1b      	ldr	r3, [r3, #32]
 800862a:	f023 0210 	bic.w	r2, r3, #16
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800863e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	031b      	lsls	r3, r3, #12
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	4313      	orrs	r3, r2
 8008648:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008650:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	011b      	lsls	r3, r3, #4
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	4313      	orrs	r3, r2
 800865a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	693a      	ldr	r2, [r7, #16]
 8008660:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	697a      	ldr	r2, [r7, #20]
 8008666:	621a      	str	r2, [r3, #32]
}
 8008668:	bf00      	nop
 800866a:	371c      	adds	r7, #28
 800866c:	46bd      	mov	sp, r7
 800866e:	bc80      	pop	{r7}
 8008670:	4770      	bx	lr

08008672 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008672:	b480      	push	{r7}
 8008674:	b085      	sub	sp, #20
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
 800867a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008688:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800868a:	683a      	ldr	r2, [r7, #0]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	4313      	orrs	r3, r2
 8008690:	f043 0307 	orr.w	r3, r3, #7
 8008694:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	609a      	str	r2, [r3, #8]
}
 800869c:	bf00      	nop
 800869e:	3714      	adds	r7, #20
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bc80      	pop	{r7}
 80086a4:	4770      	bx	lr

080086a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086a6:	b480      	push	{r7}
 80086a8:	b087      	sub	sp, #28
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	60f8      	str	r0, [r7, #12]
 80086ae:	60b9      	str	r1, [r7, #8]
 80086b0:	607a      	str	r2, [r7, #4]
 80086b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	689b      	ldr	r3, [r3, #8]
 80086b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	021a      	lsls	r2, r3, #8
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	431a      	orrs	r2, r3
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	4313      	orrs	r3, r2
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	697a      	ldr	r2, [r7, #20]
 80086d8:	609a      	str	r2, [r3, #8]
}
 80086da:	bf00      	nop
 80086dc:	371c      	adds	r7, #28
 80086de:	46bd      	mov	sp, r7
 80086e0:	bc80      	pop	{r7}
 80086e2:	4770      	bx	lr

080086e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b085      	sub	sp, #20
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d101      	bne.n	80086fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086f8:	2302      	movs	r3, #2
 80086fa:	e046      	b.n	800878a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2202      	movs	r2, #2
 8008708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	689b      	ldr	r3, [r3, #8]
 800871a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008722:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	68fa      	ldr	r2, [r7, #12]
 800872a:	4313      	orrs	r3, r2
 800872c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	68fa      	ldr	r2, [r7, #12]
 8008734:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a16      	ldr	r2, [pc, #88]	; (8008794 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d00e      	beq.n	800875e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008748:	d009      	beq.n	800875e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a12      	ldr	r2, [pc, #72]	; (8008798 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d004      	beq.n	800875e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a10      	ldr	r2, [pc, #64]	; (800879c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d10c      	bne.n	8008778 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008764:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	68ba      	ldr	r2, [r7, #8]
 800876c:	4313      	orrs	r3, r2
 800876e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3714      	adds	r7, #20
 800878e:	46bd      	mov	sp, r7
 8008790:	bc80      	pop	{r7}
 8008792:	4770      	bx	lr
 8008794:	40012c00 	.word	0x40012c00
 8008798:	40000400 	.word	0x40000400
 800879c:	40000800 	.word	0x40000800

080087a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b083      	sub	sp, #12
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087a8:	bf00      	nop
 80087aa:	370c      	adds	r7, #12
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bc80      	pop	{r7}
 80087b0:	4770      	bx	lr

080087b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087b2:	b480      	push	{r7}
 80087b4:	b083      	sub	sp, #12
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087ba:	bf00      	nop
 80087bc:	370c      	adds	r7, #12
 80087be:	46bd      	mov	sp, r7
 80087c0:	bc80      	pop	{r7}
 80087c2:	4770      	bx	lr

080087c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d101      	bne.n	80087d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e042      	b.n	800885c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d106      	bne.n	80087f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7fa fcec 	bl	80031c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2224      	movs	r2, #36	; 0x24
 80087f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68da      	ldr	r2, [r3, #12]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f001 f893 	bl	8009934 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	691a      	ldr	r2, [r3, #16]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800881c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	695a      	ldr	r2, [r3, #20]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800882c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68da      	ldr	r2, [r3, #12]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800883c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2220      	movs	r2, #32
 8008848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2220      	movs	r2, #32
 8008850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3708      	adds	r7, #8
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b08a      	sub	sp, #40	; 0x28
 8008868:	af02      	add	r7, sp, #8
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	603b      	str	r3, [r7, #0]
 8008870:	4613      	mov	r3, r2
 8008872:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008874:	2300      	movs	r3, #0
 8008876:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b20      	cmp	r3, #32
 8008882:	d16d      	bne.n	8008960 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d002      	beq.n	8008890 <HAL_UART_Transmit+0x2c>
 800888a:	88fb      	ldrh	r3, [r7, #6]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	e066      	b.n	8008962 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2200      	movs	r2, #0
 8008898:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2221      	movs	r2, #33	; 0x21
 800889e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088a2:	f7fa ffb9 	bl	8003818 <HAL_GetTick>
 80088a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	88fa      	ldrh	r2, [r7, #6]
 80088ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	88fa      	ldrh	r2, [r7, #6]
 80088b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088bc:	d108      	bne.n	80088d0 <HAL_UART_Transmit+0x6c>
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d104      	bne.n	80088d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80088c6:	2300      	movs	r3, #0
 80088c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	e003      	b.n	80088d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088d4:	2300      	movs	r3, #0
 80088d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80088d8:	e02a      	b.n	8008930 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2200      	movs	r2, #0
 80088e2:	2180      	movs	r1, #128	; 0x80
 80088e4:	68f8      	ldr	r0, [r7, #12]
 80088e6:	f000 fd5b 	bl	80093a0 <UART_WaitOnFlagUntilTimeout>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d001      	beq.n	80088f4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80088f0:	2303      	movs	r3, #3
 80088f2:	e036      	b.n	8008962 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d10b      	bne.n	8008912 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	881b      	ldrh	r3, [r3, #0]
 80088fe:	461a      	mov	r2, r3
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008908:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	3302      	adds	r3, #2
 800890e:	61bb      	str	r3, [r7, #24]
 8008910:	e007      	b.n	8008922 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	781a      	ldrb	r2, [r3, #0]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800891c:	69fb      	ldr	r3, [r7, #28]
 800891e:	3301      	adds	r3, #1
 8008920:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008926:	b29b      	uxth	r3, r3
 8008928:	3b01      	subs	r3, #1
 800892a:	b29a      	uxth	r2, r3
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008934:	b29b      	uxth	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	d1cf      	bne.n	80088da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	2200      	movs	r2, #0
 8008942:	2140      	movs	r1, #64	; 0x40
 8008944:	68f8      	ldr	r0, [r7, #12]
 8008946:	f000 fd2b 	bl	80093a0 <UART_WaitOnFlagUntilTimeout>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d001      	beq.n	8008954 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e006      	b.n	8008962 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2220      	movs	r2, #32
 8008958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800895c:	2300      	movs	r3, #0
 800895e:	e000      	b.n	8008962 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8008960:	2302      	movs	r3, #2
  }
}
 8008962:	4618      	mov	r0, r3
 8008964:	3720      	adds	r7, #32
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}

0800896a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800896a:	b480      	push	{r7}
 800896c:	b085      	sub	sp, #20
 800896e:	af00      	add	r7, sp, #0
 8008970:	60f8      	str	r0, [r7, #12]
 8008972:	60b9      	str	r1, [r7, #8]
 8008974:	4613      	mov	r3, r2
 8008976:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800897e:	b2db      	uxtb	r3, r3
 8008980:	2b20      	cmp	r3, #32
 8008982:	d121      	bne.n	80089c8 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d002      	beq.n	8008990 <HAL_UART_Transmit_IT+0x26>
 800898a:	88fb      	ldrh	r3, [r7, #6]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d101      	bne.n	8008994 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e01a      	b.n	80089ca <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	88fa      	ldrh	r2, [r7, #6]
 800899e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	88fa      	ldrh	r2, [r7, #6]
 80089a4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2221      	movs	r2, #33	; 0x21
 80089b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68da      	ldr	r2, [r3, #12]
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80089c2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80089c4:	2300      	movs	r3, #0
 80089c6:	e000      	b.n	80089ca <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80089c8:	2302      	movs	r3, #2
  }
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3714      	adds	r7, #20
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bc80      	pop	{r7}
 80089d2:	4770      	bx	lr

080089d4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08c      	sub	sp, #48	; 0x30
 80089d8:	af00      	add	r7, sp, #0
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	4613      	mov	r3, r2
 80089e0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	2b20      	cmp	r3, #32
 80089ec:	d156      	bne.n	8008a9c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d002      	beq.n	80089fa <HAL_UART_Transmit_DMA+0x26>
 80089f4:	88fb      	ldrh	r3, [r7, #6]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d101      	bne.n	80089fe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e04f      	b.n	8008a9e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	88fa      	ldrh	r2, [r7, #6]
 8008a08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	88fa      	ldrh	r2, [r7, #6]
 8008a0e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2200      	movs	r2, #0
 8008a14:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2221      	movs	r2, #33	; 0x21
 8008a1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a22:	4a21      	ldr	r2, [pc, #132]	; (8008aa8 <HAL_UART_Transmit_DMA+0xd4>)
 8008a24:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a2a:	4a20      	ldr	r2, [pc, #128]	; (8008aac <HAL_UART_Transmit_DMA+0xd8>)
 8008a2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a32:	4a1f      	ldr	r2, [pc, #124]	; (8008ab0 <HAL_UART_Transmit_DMA+0xdc>)
 8008a34:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8008a3e:	f107 0308 	add.w	r3, r7, #8
 8008a42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a4a:	6819      	ldr	r1, [r3, #0]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	3304      	adds	r3, #4
 8008a52:	461a      	mov	r2, r3
 8008a54:	88fb      	ldrh	r3, [r7, #6]
 8008a56:	f7fb fc13 	bl	8004280 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a62:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3314      	adds	r3, #20
 8008a6a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	e853 3f00 	ldrex	r3, [r3]
 8008a72:	617b      	str	r3, [r7, #20]
   return(result);
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	3314      	adds	r3, #20
 8008a82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a84:	627a      	str	r2, [r7, #36]	; 0x24
 8008a86:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a88:	6a39      	ldr	r1, [r7, #32]
 8008a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a8c:	e841 2300 	strex	r3, r2, [r1]
 8008a90:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1e5      	bne.n	8008a64 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	e000      	b.n	8008a9e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8008a9c:	2302      	movs	r3, #2
  }
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3730      	adds	r7, #48	; 0x30
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	080090ef 	.word	0x080090ef
 8008aac:	08009189 	.word	0x08009189
 8008ab0:	0800930d 	.word	0x0800930d

08008ab4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b08c      	sub	sp, #48	; 0x30
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	4613      	mov	r3, r2
 8008ac0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	2b20      	cmp	r3, #32
 8008acc:	d14a      	bne.n	8008b64 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d002      	beq.n	8008ada <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008ad4:	88fb      	ldrh	r3, [r7, #6]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e043      	b.n	8008b66 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008aea:	88fb      	ldrh	r3, [r7, #6]
 8008aec:	461a      	mov	r2, r3
 8008aee:	68b9      	ldr	r1, [r7, #8]
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f000 fcc3 	bl	800947c <UART_Start_Receive_DMA>
 8008af6:	4603      	mov	r3, r0
 8008af8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008afc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d12c      	bne.n	8008b5e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d125      	bne.n	8008b58 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	613b      	str	r3, [r7, #16]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	613b      	str	r3, [r7, #16]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	613b      	str	r3, [r7, #16]
 8008b20:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	330c      	adds	r3, #12
 8008b28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	e853 3f00 	ldrex	r3, [r3]
 8008b30:	617b      	str	r3, [r7, #20]
   return(result);
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	f043 0310 	orr.w	r3, r3, #16
 8008b38:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	330c      	adds	r3, #12
 8008b40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b42:	627a      	str	r2, [r7, #36]	; 0x24
 8008b44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b46:	6a39      	ldr	r1, [r7, #32]
 8008b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b50:	69fb      	ldr	r3, [r7, #28]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e5      	bne.n	8008b22 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8008b56:	e002      	b.n	8008b5e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8008b5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008b62:	e000      	b.n	8008b66 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8008b64:	2302      	movs	r3, #2
  }
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3730      	adds	r7, #48	; 0x30
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}
	...

08008b70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b0ba      	sub	sp, #232	; 0xe8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	695b      	ldr	r3, [r3, #20]
 8008b92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008b96:	2300      	movs	r3, #0
 8008b98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ba6:	f003 030f 	and.w	r3, r3, #15
 8008baa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008bae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d10f      	bne.n	8008bd6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bba:	f003 0320 	and.w	r3, r3, #32
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d009      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x66>
 8008bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bc6:	f003 0320 	and.w	r3, r3, #32
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d003      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fdf2 	bl	80097b8 <UART_Receive_IT>
      return;
 8008bd4:	e25b      	b.n	800908e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008bd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	f000 80de 	beq.w	8008d9c <HAL_UART_IRQHandler+0x22c>
 8008be0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008be4:	f003 0301 	and.w	r3, r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d106      	bne.n	8008bfa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bf0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	f000 80d1 	beq.w	8008d9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bfe:	f003 0301 	and.w	r3, r3, #1
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00b      	beq.n	8008c1e <HAL_UART_IRQHandler+0xae>
 8008c06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d005      	beq.n	8008c1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c16:	f043 0201 	orr.w	r2, r3, #1
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c22:	f003 0304 	and.w	r3, r3, #4
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00b      	beq.n	8008c42 <HAL_UART_IRQHandler+0xd2>
 8008c2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c2e:	f003 0301 	and.w	r3, r3, #1
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d005      	beq.n	8008c42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c3a:	f043 0202 	orr.w	r2, r3, #2
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00b      	beq.n	8008c66 <HAL_UART_IRQHandler+0xf6>
 8008c4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c52:	f003 0301 	and.w	r3, r3, #1
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d005      	beq.n	8008c66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c5e:	f043 0204 	orr.w	r2, r3, #4
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c6a:	f003 0308 	and.w	r3, r3, #8
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d011      	beq.n	8008c96 <HAL_UART_IRQHandler+0x126>
 8008c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c76:	f003 0320 	and.w	r3, r3, #32
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d105      	bne.n	8008c8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008c7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d005      	beq.n	8008c96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c8e:	f043 0208 	orr.w	r2, r3, #8
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 81f2 	beq.w	8009084 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ca4:	f003 0320 	and.w	r3, r3, #32
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d008      	beq.n	8008cbe <HAL_UART_IRQHandler+0x14e>
 8008cac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008cb0:	f003 0320 	and.w	r3, r3, #32
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d002      	beq.n	8008cbe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 fd7d 	bl	80097b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	695b      	ldr	r3, [r3, #20]
 8008cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	bf14      	ite	ne
 8008ccc:	2301      	movne	r3, #1
 8008cce:	2300      	moveq	r3, #0
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cda:	f003 0308 	and.w	r3, r3, #8
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d103      	bne.n	8008cea <HAL_UART_IRQHandler+0x17a>
 8008ce2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d04f      	beq.n	8008d8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f000 fc87 	bl	80095fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	695b      	ldr	r3, [r3, #20]
 8008cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d041      	beq.n	8008d82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	3314      	adds	r3, #20
 8008d04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008d0c:	e853 3f00 	ldrex	r3, [r3]
 8008d10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008d14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008d18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	3314      	adds	r3, #20
 8008d26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008d2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008d2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008d36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008d3a:	e841 2300 	strex	r3, r2, [r1]
 8008d3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008d42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d1d9      	bne.n	8008cfe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d013      	beq.n	8008d7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d56:	4a7e      	ldr	r2, [pc, #504]	; (8008f50 <HAL_UART_IRQHandler+0x3e0>)
 8008d58:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7fb fb2a 	bl	80043b8 <HAL_DMA_Abort_IT>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d016      	beq.n	8008d98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008d74:	4610      	mov	r0, r2
 8008d76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d78:	e00e      	b.n	8008d98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 f9ae 	bl	80090dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d80:	e00a      	b.n	8008d98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 f9aa 	bl	80090dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d88:	e006      	b.n	8008d98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 f9a6 	bl	80090dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008d96:	e175      	b.n	8009084 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d98:	bf00      	nop
    return;
 8008d9a:	e173      	b.n	8009084 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	f040 814f 	bne.w	8009044 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008daa:	f003 0310 	and.w	r3, r3, #16
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f000 8148 	beq.w	8009044 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008db8:	f003 0310 	and.w	r3, r3, #16
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	f000 8141 	beq.w	8009044 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	60bb      	str	r3, [r7, #8]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	60bb      	str	r3, [r7, #8]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	60bb      	str	r3, [r7, #8]
 8008dd6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	695b      	ldr	r3, [r3, #20]
 8008dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f000 80b6 	beq.w	8008f54 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008df4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 8145 	beq.w	8009088 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008e06:	429a      	cmp	r2, r3
 8008e08:	f080 813e 	bcs.w	8009088 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008e12:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e18:	699b      	ldr	r3, [r3, #24]
 8008e1a:	2b20      	cmp	r3, #32
 8008e1c:	f000 8088 	beq.w	8008f30 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	330c      	adds	r3, #12
 8008e26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008e2e:	e853 3f00 	ldrex	r3, [r3]
 8008e32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008e36:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e3e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	330c      	adds	r3, #12
 8008e48:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008e4c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008e50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e54:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008e58:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008e5c:	e841 2300 	strex	r3, r2, [r1]
 8008e60:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008e64:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d1d9      	bne.n	8008e20 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3314      	adds	r3, #20
 8008e72:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e76:	e853 3f00 	ldrex	r3, [r3]
 8008e7a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008e7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008e7e:	f023 0301 	bic.w	r3, r3, #1
 8008e82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	3314      	adds	r3, #20
 8008e8c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008e90:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008e94:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e96:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008e98:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008e9c:	e841 2300 	strex	r3, r2, [r1]
 8008ea0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008ea2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1e1      	bne.n	8008e6c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	3314      	adds	r3, #20
 8008eae:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008eb2:	e853 3f00 	ldrex	r3, [r3]
 8008eb6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008eb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008eba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ebe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	3314      	adds	r3, #20
 8008ec8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008ecc:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008ece:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008ed2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008ed4:	e841 2300 	strex	r3, r2, [r1]
 8008ed8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e3      	bne.n	8008ea8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2220      	movs	r2, #32
 8008ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	330c      	adds	r3, #12
 8008ef4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ef8:	e853 3f00 	ldrex	r3, [r3]
 8008efc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008efe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f00:	f023 0310 	bic.w	r3, r3, #16
 8008f04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	330c      	adds	r3, #12
 8008f0e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008f12:	65ba      	str	r2, [r7, #88]	; 0x58
 8008f14:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f16:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008f18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008f1a:	e841 2300 	strex	r3, r2, [r1]
 8008f1e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008f20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1e3      	bne.n	8008eee <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7fb fa08 	bl	8004340 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2202      	movs	r2, #2
 8008f34:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	1ad3      	subs	r3, r2, r3
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	4619      	mov	r1, r3
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f7f9 fbb4 	bl	80026b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f4c:	e09c      	b.n	8009088 <HAL_UART_IRQHandler+0x518>
 8008f4e:	bf00      	nop
 8008f50:	080096c3 	.word	0x080096c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	f000 808e 	beq.w	800908c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008f70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	f000 8089 	beq.w	800908c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	330c      	adds	r3, #12
 8008f80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f84:	e853 3f00 	ldrex	r3, [r3]
 8008f88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	330c      	adds	r3, #12
 8008f9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008f9e:	647a      	str	r2, [r7, #68]	; 0x44
 8008fa0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008fa4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008fa6:	e841 2300 	strex	r3, r2, [r1]
 8008faa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d1e3      	bne.n	8008f7a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	3314      	adds	r3, #20
 8008fb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fbc:	e853 3f00 	ldrex	r3, [r3]
 8008fc0:	623b      	str	r3, [r7, #32]
   return(result);
 8008fc2:	6a3b      	ldr	r3, [r7, #32]
 8008fc4:	f023 0301 	bic.w	r3, r3, #1
 8008fc8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	3314      	adds	r3, #20
 8008fd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008fd6:	633a      	str	r2, [r7, #48]	; 0x30
 8008fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008fdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fde:	e841 2300 	strex	r3, r2, [r1]
 8008fe2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d1e3      	bne.n	8008fb2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2220      	movs	r2, #32
 8008fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	330c      	adds	r3, #12
 8008ffe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	e853 3f00 	ldrex	r3, [r3]
 8009006:	60fb      	str	r3, [r7, #12]
   return(result);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f023 0310 	bic.w	r3, r3, #16
 800900e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	330c      	adds	r3, #12
 8009018:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800901c:	61fa      	str	r2, [r7, #28]
 800901e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009020:	69b9      	ldr	r1, [r7, #24]
 8009022:	69fa      	ldr	r2, [r7, #28]
 8009024:	e841 2300 	strex	r3, r2, [r1]
 8009028:	617b      	str	r3, [r7, #20]
   return(result);
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1e3      	bne.n	8008ff8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2202      	movs	r2, #2
 8009034:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009036:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800903a:	4619      	mov	r1, r3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f7f9 fb39 	bl	80026b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009042:	e023      	b.n	800908c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800904c:	2b00      	cmp	r3, #0
 800904e:	d009      	beq.n	8009064 <HAL_UART_IRQHandler+0x4f4>
 8009050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009058:	2b00      	cmp	r3, #0
 800905a:	d003      	beq.n	8009064 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fb44 	bl	80096ea <UART_Transmit_IT>
    return;
 8009062:	e014      	b.n	800908e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800906c:	2b00      	cmp	r3, #0
 800906e:	d00e      	beq.n	800908e <HAL_UART_IRQHandler+0x51e>
 8009070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009078:	2b00      	cmp	r3, #0
 800907a:	d008      	beq.n	800908e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 fb83 	bl	8009788 <UART_EndTransmit_IT>
    return;
 8009082:	e004      	b.n	800908e <HAL_UART_IRQHandler+0x51e>
    return;
 8009084:	bf00      	nop
 8009086:	e002      	b.n	800908e <HAL_UART_IRQHandler+0x51e>
      return;
 8009088:	bf00      	nop
 800908a:	e000      	b.n	800908e <HAL_UART_IRQHandler+0x51e>
      return;
 800908c:	bf00      	nop
  }
}
 800908e:	37e8      	adds	r7, #232	; 0xe8
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800909c:	bf00      	nop
 800909e:	370c      	adds	r7, #12
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bc80      	pop	{r7}
 80090a4:	4770      	bx	lr

080090a6 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80090a6:	b480      	push	{r7}
 80090a8:	b083      	sub	sp, #12
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80090ae:	bf00      	nop
 80090b0:	370c      	adds	r7, #12
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bc80      	pop	{r7}
 80090b6:	4770      	bx	lr

080090b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80090c0:	bf00      	nop
 80090c2:	370c      	adds	r7, #12
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bc80      	pop	{r7}
 80090c8:	4770      	bx	lr

080090ca <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80090ca:	b480      	push	{r7}
 80090cc:	b083      	sub	sp, #12
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80090d2:	bf00      	nop
 80090d4:	370c      	adds	r7, #12
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bc80      	pop	{r7}
 80090da:	4770      	bx	lr

080090dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bc80      	pop	{r7}
 80090ec:	4770      	bx	lr

080090ee <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b090      	sub	sp, #64	; 0x40
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f003 0320 	and.w	r3, r3, #32
 8009106:	2b00      	cmp	r3, #0
 8009108:	d137      	bne.n	800917a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800910a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800910c:	2200      	movs	r2, #0
 800910e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3314      	adds	r3, #20
 8009116:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800911a:	e853 3f00 	ldrex	r3, [r3]
 800911e:	623b      	str	r3, [r7, #32]
   return(result);
 8009120:	6a3b      	ldr	r3, [r7, #32]
 8009122:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009126:	63bb      	str	r3, [r7, #56]	; 0x38
 8009128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	3314      	adds	r3, #20
 800912e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009130:	633a      	str	r2, [r7, #48]	; 0x30
 8009132:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009134:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009136:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009138:	e841 2300 	strex	r3, r2, [r1]
 800913c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800913e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009140:	2b00      	cmp	r3, #0
 8009142:	d1e5      	bne.n	8009110 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	330c      	adds	r3, #12
 800914a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	e853 3f00 	ldrex	r3, [r3]
 8009152:	60fb      	str	r3, [r7, #12]
   return(result);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800915a:	637b      	str	r3, [r7, #52]	; 0x34
 800915c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	330c      	adds	r3, #12
 8009162:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009164:	61fa      	str	r2, [r7, #28]
 8009166:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009168:	69b9      	ldr	r1, [r7, #24]
 800916a:	69fa      	ldr	r2, [r7, #28]
 800916c:	e841 2300 	strex	r3, r2, [r1]
 8009170:	617b      	str	r3, [r7, #20]
   return(result);
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d1e5      	bne.n	8009144 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009178:	e002      	b.n	8009180 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800917a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800917c:	f7ff ff8a 	bl	8009094 <HAL_UART_TxCpltCallback>
}
 8009180:	bf00      	nop
 8009182:	3740      	adds	r7, #64	; 0x40
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009194:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009196:	68f8      	ldr	r0, [r7, #12]
 8009198:	f7ff ff85 	bl	80090a6 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800919c:	bf00      	nop
 800919e:	3710      	adds	r7, #16
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b09c      	sub	sp, #112	; 0x70
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f003 0320 	and.w	r3, r3, #32
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d172      	bne.n	80092a6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80091c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091c2:	2200      	movs	r2, #0
 80091c4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80091c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	330c      	adds	r3, #12
 80091cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091d0:	e853 3f00 	ldrex	r3, [r3]
 80091d4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80091d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80091de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	330c      	adds	r3, #12
 80091e4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80091e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80091e8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80091ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80091ee:	e841 2300 	strex	r3, r2, [r1]
 80091f2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80091f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d1e5      	bne.n	80091c6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	3314      	adds	r3, #20
 8009200:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009204:	e853 3f00 	ldrex	r3, [r3]
 8009208:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800920a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800920c:	f023 0301 	bic.w	r3, r3, #1
 8009210:	667b      	str	r3, [r7, #100]	; 0x64
 8009212:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	3314      	adds	r3, #20
 8009218:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800921a:	647a      	str	r2, [r7, #68]	; 0x44
 800921c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009220:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009222:	e841 2300 	strex	r3, r2, [r1]
 8009226:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009228:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800922a:	2b00      	cmp	r3, #0
 800922c:	d1e5      	bne.n	80091fa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800922e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	3314      	adds	r3, #20
 8009234:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009238:	e853 3f00 	ldrex	r3, [r3]
 800923c:	623b      	str	r3, [r7, #32]
   return(result);
 800923e:	6a3b      	ldr	r3, [r7, #32]
 8009240:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009244:	663b      	str	r3, [r7, #96]	; 0x60
 8009246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	3314      	adds	r3, #20
 800924c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800924e:	633a      	str	r2, [r7, #48]	; 0x30
 8009250:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009252:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009254:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009256:	e841 2300 	strex	r3, r2, [r1]
 800925a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800925c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800925e:	2b00      	cmp	r3, #0
 8009260:	d1e5      	bne.n	800922e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009262:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009264:	2220      	movs	r2, #32
 8009266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800926a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800926c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926e:	2b01      	cmp	r3, #1
 8009270:	d119      	bne.n	80092a6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009272:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	330c      	adds	r3, #12
 8009278:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	e853 3f00 	ldrex	r3, [r3]
 8009280:	60fb      	str	r3, [r7, #12]
   return(result);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f023 0310 	bic.w	r3, r3, #16
 8009288:	65fb      	str	r3, [r7, #92]	; 0x5c
 800928a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	330c      	adds	r3, #12
 8009290:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009292:	61fa      	str	r2, [r7, #28]
 8009294:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009296:	69b9      	ldr	r1, [r7, #24]
 8009298:	69fa      	ldr	r2, [r7, #28]
 800929a:	e841 2300 	strex	r3, r2, [r1]
 800929e:	617b      	str	r3, [r7, #20]
   return(result);
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d1e5      	bne.n	8009272 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092a8:	2200      	movs	r2, #0
 80092aa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d106      	bne.n	80092c2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80092b8:	4619      	mov	r1, r3
 80092ba:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80092bc:	f7f9 f9fa 	bl	80026b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80092c0:	e002      	b.n	80092c8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80092c2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80092c4:	f7ff fef8 	bl	80090b8 <HAL_UART_RxCpltCallback>
}
 80092c8:	bf00      	nop
 80092ca:	3770      	adds	r7, #112	; 0x70
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092dc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2201      	movs	r2, #1
 80092e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d108      	bne.n	80092fe <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80092f0:	085b      	lsrs	r3, r3, #1
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	4619      	mov	r1, r3
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	f7f9 f9dc 	bl	80026b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80092fc:	e002      	b.n	8009304 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	f7ff fee3 	bl	80090ca <HAL_UART_RxHalfCpltCallback>
}
 8009304:	bf00      	nop
 8009306:	3710      	adds	r7, #16
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}

0800930c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009314:	2300      	movs	r3, #0
 8009316:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800931c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	695b      	ldr	r3, [r3, #20]
 8009324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009328:	2b00      	cmp	r3, #0
 800932a:	bf14      	ite	ne
 800932c:	2301      	movne	r3, #1
 800932e:	2300      	moveq	r3, #0
 8009330:	b2db      	uxtb	r3, r3
 8009332:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800933a:	b2db      	uxtb	r3, r3
 800933c:	2b21      	cmp	r3, #33	; 0x21
 800933e:	d108      	bne.n	8009352 <UART_DMAError+0x46>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d005      	beq.n	8009352 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	2200      	movs	r2, #0
 800934a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800934c:	68b8      	ldr	r0, [r7, #8]
 800934e:	f000 f92f 	bl	80095b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	695b      	ldr	r3, [r3, #20]
 8009358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800935c:	2b00      	cmp	r3, #0
 800935e:	bf14      	ite	ne
 8009360:	2301      	movne	r3, #1
 8009362:	2300      	moveq	r3, #0
 8009364:	b2db      	uxtb	r3, r3
 8009366:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800936e:	b2db      	uxtb	r3, r3
 8009370:	2b22      	cmp	r3, #34	; 0x22
 8009372:	d108      	bne.n	8009386 <UART_DMAError+0x7a>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d005      	beq.n	8009386 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	2200      	movs	r2, #0
 800937e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009380:	68b8      	ldr	r0, [r7, #8]
 8009382:	f000 f93c 	bl	80095fe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800938a:	f043 0210 	orr.w	r2, r3, #16
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009392:	68b8      	ldr	r0, [r7, #8]
 8009394:	f7ff fea2 	bl	80090dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009398:	bf00      	nop
 800939a:	3710      	adds	r7, #16
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b090      	sub	sp, #64	; 0x40
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	603b      	str	r3, [r7, #0]
 80093ac:	4613      	mov	r3, r2
 80093ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093b0:	e050      	b.n	8009454 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b8:	d04c      	beq.n	8009454 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80093ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d007      	beq.n	80093d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80093c0:	f7fa fa2a 	bl	8003818 <HAL_GetTick>
 80093c4:	4602      	mov	r2, r0
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d241      	bcs.n	8009454 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	330c      	adds	r3, #12
 80093d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80093e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	330c      	adds	r3, #12
 80093ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80093f0:	637a      	str	r2, [r7, #52]	; 0x34
 80093f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80093f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80093f8:	e841 2300 	strex	r3, r2, [r1]
 80093fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80093fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009400:	2b00      	cmp	r3, #0
 8009402:	d1e5      	bne.n	80093d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	3314      	adds	r3, #20
 800940a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	e853 3f00 	ldrex	r3, [r3]
 8009412:	613b      	str	r3, [r7, #16]
   return(result);
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	f023 0301 	bic.w	r3, r3, #1
 800941a:	63bb      	str	r3, [r7, #56]	; 0x38
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	3314      	adds	r3, #20
 8009422:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009424:	623a      	str	r2, [r7, #32]
 8009426:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009428:	69f9      	ldr	r1, [r7, #28]
 800942a:	6a3a      	ldr	r2, [r7, #32]
 800942c:	e841 2300 	strex	r3, r2, [r1]
 8009430:	61bb      	str	r3, [r7, #24]
   return(result);
 8009432:	69bb      	ldr	r3, [r7, #24]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d1e5      	bne.n	8009404 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2220      	movs	r2, #32
 800943c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2220      	movs	r2, #32
 8009444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2200      	movs	r2, #0
 800944c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8009450:	2303      	movs	r3, #3
 8009452:	e00f      	b.n	8009474 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	4013      	ands	r3, r2
 800945e:	68ba      	ldr	r2, [r7, #8]
 8009460:	429a      	cmp	r2, r3
 8009462:	bf0c      	ite	eq
 8009464:	2301      	moveq	r3, #1
 8009466:	2300      	movne	r3, #0
 8009468:	b2db      	uxtb	r3, r3
 800946a:	461a      	mov	r2, r3
 800946c:	79fb      	ldrb	r3, [r7, #7]
 800946e:	429a      	cmp	r2, r3
 8009470:	d09f      	beq.n	80093b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009472:	2300      	movs	r3, #0
}
 8009474:	4618      	mov	r0, r3
 8009476:	3740      	adds	r7, #64	; 0x40
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b098      	sub	sp, #96	; 0x60
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	4613      	mov	r3, r2
 8009488:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	88fa      	ldrh	r2, [r7, #6]
 8009494:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2222      	movs	r2, #34	; 0x22
 80094a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094a8:	4a3e      	ldr	r2, [pc, #248]	; (80095a4 <UART_Start_Receive_DMA+0x128>)
 80094aa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094b0:	4a3d      	ldr	r2, [pc, #244]	; (80095a8 <UART_Start_Receive_DMA+0x12c>)
 80094b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094b8:	4a3c      	ldr	r2, [pc, #240]	; (80095ac <UART_Start_Receive_DMA+0x130>)
 80094ba:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094c0:	2200      	movs	r2, #0
 80094c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80094c4:	f107 0308 	add.w	r3, r7, #8
 80094c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	3304      	adds	r3, #4
 80094d4:	4619      	mov	r1, r3
 80094d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	88fb      	ldrh	r3, [r7, #6]
 80094dc:	f7fa fed0 	bl	8004280 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80094e0:	2300      	movs	r3, #0
 80094e2:	613b      	str	r3, [r7, #16]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	613b      	str	r3, [r7, #16]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	685b      	ldr	r3, [r3, #4]
 80094f2:	613b      	str	r3, [r7, #16]
 80094f4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	691b      	ldr	r3, [r3, #16]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d019      	beq.n	8009532 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	330c      	adds	r3, #12
 8009504:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009506:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009508:	e853 3f00 	ldrex	r3, [r3]
 800950c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800950e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009514:	65bb      	str	r3, [r7, #88]	; 0x58
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	330c      	adds	r3, #12
 800951c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800951e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009520:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009522:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009524:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009526:	e841 2300 	strex	r3, r2, [r1]
 800952a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800952c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1e5      	bne.n	80094fe <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	3314      	adds	r3, #20
 8009538:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800953a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800953c:	e853 3f00 	ldrex	r3, [r3]
 8009540:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009544:	f043 0301 	orr.w	r3, r3, #1
 8009548:	657b      	str	r3, [r7, #84]	; 0x54
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	3314      	adds	r3, #20
 8009550:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009552:	63ba      	str	r2, [r7, #56]	; 0x38
 8009554:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009556:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009558:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800955a:	e841 2300 	strex	r3, r2, [r1]
 800955e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009562:	2b00      	cmp	r3, #0
 8009564:	d1e5      	bne.n	8009532 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	3314      	adds	r3, #20
 800956c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	e853 3f00 	ldrex	r3, [r3]
 8009574:	617b      	str	r3, [r7, #20]
   return(result);
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800957c:	653b      	str	r3, [r7, #80]	; 0x50
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	3314      	adds	r3, #20
 8009584:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009586:	627a      	str	r2, [r7, #36]	; 0x24
 8009588:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958a:	6a39      	ldr	r1, [r7, #32]
 800958c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800958e:	e841 2300 	strex	r3, r2, [r1]
 8009592:	61fb      	str	r3, [r7, #28]
   return(result);
 8009594:	69fb      	ldr	r3, [r7, #28]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d1e5      	bne.n	8009566 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800959a:	2300      	movs	r3, #0
}
 800959c:	4618      	mov	r0, r3
 800959e:	3760      	adds	r7, #96	; 0x60
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	080091a5 	.word	0x080091a5
 80095a8:	080092d1 	.word	0x080092d1
 80095ac:	0800930d 	.word	0x0800930d

080095b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b089      	sub	sp, #36	; 0x24
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	330c      	adds	r3, #12
 80095be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	e853 3f00 	ldrex	r3, [r3]
 80095c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80095ce:	61fb      	str	r3, [r7, #28]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	330c      	adds	r3, #12
 80095d6:	69fa      	ldr	r2, [r7, #28]
 80095d8:	61ba      	str	r2, [r7, #24]
 80095da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095dc:	6979      	ldr	r1, [r7, #20]
 80095de:	69ba      	ldr	r2, [r7, #24]
 80095e0:	e841 2300 	strex	r3, r2, [r1]
 80095e4:	613b      	str	r3, [r7, #16]
   return(result);
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d1e5      	bne.n	80095b8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2220      	movs	r2, #32
 80095f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80095f4:	bf00      	nop
 80095f6:	3724      	adds	r7, #36	; 0x24
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bc80      	pop	{r7}
 80095fc:	4770      	bx	lr

080095fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095fe:	b480      	push	{r7}
 8009600:	b095      	sub	sp, #84	; 0x54
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	330c      	adds	r3, #12
 800960c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800960e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009610:	e853 3f00 	ldrex	r3, [r3]
 8009614:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009618:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800961c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	330c      	adds	r3, #12
 8009624:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009626:	643a      	str	r2, [r7, #64]	; 0x40
 8009628:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800962a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800962c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800962e:	e841 2300 	strex	r3, r2, [r1]
 8009632:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009636:	2b00      	cmp	r3, #0
 8009638:	d1e5      	bne.n	8009606 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	3314      	adds	r3, #20
 8009640:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009642:	6a3b      	ldr	r3, [r7, #32]
 8009644:	e853 3f00 	ldrex	r3, [r3]
 8009648:	61fb      	str	r3, [r7, #28]
   return(result);
 800964a:	69fb      	ldr	r3, [r7, #28]
 800964c:	f023 0301 	bic.w	r3, r3, #1
 8009650:	64bb      	str	r3, [r7, #72]	; 0x48
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	3314      	adds	r3, #20
 8009658:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800965a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800965c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009660:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009662:	e841 2300 	strex	r3, r2, [r1]
 8009666:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1e5      	bne.n	800963a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009672:	2b01      	cmp	r3, #1
 8009674:	d119      	bne.n	80096aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	330c      	adds	r3, #12
 800967c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	e853 3f00 	ldrex	r3, [r3]
 8009684:	60bb      	str	r3, [r7, #8]
   return(result);
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	f023 0310 	bic.w	r3, r3, #16
 800968c:	647b      	str	r3, [r7, #68]	; 0x44
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	330c      	adds	r3, #12
 8009694:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009696:	61ba      	str	r2, [r7, #24]
 8009698:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800969a:	6979      	ldr	r1, [r7, #20]
 800969c:	69ba      	ldr	r2, [r7, #24]
 800969e:	e841 2300 	strex	r3, r2, [r1]
 80096a2:	613b      	str	r3, [r7, #16]
   return(result);
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d1e5      	bne.n	8009676 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2220      	movs	r2, #32
 80096ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2200      	movs	r2, #0
 80096b6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80096b8:	bf00      	nop
 80096ba:	3754      	adds	r7, #84	; 0x54
 80096bc:	46bd      	mov	sp, r7
 80096be:	bc80      	pop	{r7}
 80096c0:	4770      	bx	lr

080096c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b084      	sub	sp, #16
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	2200      	movs	r2, #0
 80096d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2200      	movs	r2, #0
 80096da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80096dc:	68f8      	ldr	r0, [r7, #12]
 80096de:	f7ff fcfd 	bl	80090dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096e2:	bf00      	nop
 80096e4:	3710      	adds	r7, #16
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}

080096ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80096ea:	b480      	push	{r7}
 80096ec:	b085      	sub	sp, #20
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	2b21      	cmp	r3, #33	; 0x21
 80096fc:	d13e      	bne.n	800977c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009706:	d114      	bne.n	8009732 <UART_Transmit_IT+0x48>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d110      	bne.n	8009732 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6a1b      	ldr	r3, [r3, #32]
 8009714:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	881b      	ldrh	r3, [r3, #0]
 800971a:	461a      	mov	r2, r3
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009724:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6a1b      	ldr	r3, [r3, #32]
 800972a:	1c9a      	adds	r2, r3, #2
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	621a      	str	r2, [r3, #32]
 8009730:	e008      	b.n	8009744 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a1b      	ldr	r3, [r3, #32]
 8009736:	1c59      	adds	r1, r3, #1
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	6211      	str	r1, [r2, #32]
 800973c:	781a      	ldrb	r2, [r3, #0]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009748:	b29b      	uxth	r3, r3
 800974a:	3b01      	subs	r3, #1
 800974c:	b29b      	uxth	r3, r3
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	4619      	mov	r1, r3
 8009752:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009754:	2b00      	cmp	r3, #0
 8009756:	d10f      	bne.n	8009778 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	68da      	ldr	r2, [r3, #12]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009766:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009776:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009778:	2300      	movs	r3, #0
 800977a:	e000      	b.n	800977e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800977c:	2302      	movs	r3, #2
  }
}
 800977e:	4618      	mov	r0, r3
 8009780:	3714      	adds	r7, #20
 8009782:	46bd      	mov	sp, r7
 8009784:	bc80      	pop	{r7}
 8009786:	4770      	bx	lr

08009788 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	68da      	ldr	r2, [r3, #12]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800979e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2220      	movs	r2, #32
 80097a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7ff fc73 	bl	8009094 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80097ae:	2300      	movs	r3, #0
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3708      	adds	r7, #8
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b08c      	sub	sp, #48	; 0x30
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	2b22      	cmp	r3, #34	; 0x22
 80097ca:	f040 80ae 	bne.w	800992a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097d6:	d117      	bne.n	8009808 <UART_Receive_IT+0x50>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d113      	bne.n	8009808 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80097e0:	2300      	movs	r3, #0
 80097e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097e8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097f6:	b29a      	uxth	r2, r3
 80097f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009800:	1c9a      	adds	r2, r3, #2
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	629a      	str	r2, [r3, #40]	; 0x28
 8009806:	e026      	b.n	8009856 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800980c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800980e:	2300      	movs	r3, #0
 8009810:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800981a:	d007      	beq.n	800982c <UART_Receive_IT+0x74>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d10a      	bne.n	800983a <UART_Receive_IT+0x82>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d106      	bne.n	800983a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	b2da      	uxtb	r2, r3
 8009834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009836:	701a      	strb	r2, [r3, #0]
 8009838:	e008      	b.n	800984c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	b2db      	uxtb	r3, r3
 8009842:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009846:	b2da      	uxtb	r2, r3
 8009848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800984a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009850:	1c5a      	adds	r2, r3, #1
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800985a:	b29b      	uxth	r3, r3
 800985c:	3b01      	subs	r3, #1
 800985e:	b29b      	uxth	r3, r3
 8009860:	687a      	ldr	r2, [r7, #4]
 8009862:	4619      	mov	r1, r3
 8009864:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009866:	2b00      	cmp	r3, #0
 8009868:	d15d      	bne.n	8009926 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	68da      	ldr	r2, [r3, #12]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f022 0220 	bic.w	r2, r2, #32
 8009878:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	68da      	ldr	r2, [r3, #12]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009888:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	695a      	ldr	r2, [r3, #20]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f022 0201 	bic.w	r2, r2, #1
 8009898:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2220      	movs	r2, #32
 800989e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d135      	bne.n	800991c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2200      	movs	r2, #0
 80098b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	330c      	adds	r3, #12
 80098bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	e853 3f00 	ldrex	r3, [r3]
 80098c4:	613b      	str	r3, [r7, #16]
   return(result);
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	f023 0310 	bic.w	r3, r3, #16
 80098cc:	627b      	str	r3, [r7, #36]	; 0x24
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	330c      	adds	r3, #12
 80098d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098d6:	623a      	str	r2, [r7, #32]
 80098d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098da:	69f9      	ldr	r1, [r7, #28]
 80098dc:	6a3a      	ldr	r2, [r7, #32]
 80098de:	e841 2300 	strex	r3, r2, [r1]
 80098e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1e5      	bne.n	80098b6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f003 0310 	and.w	r3, r3, #16
 80098f4:	2b10      	cmp	r3, #16
 80098f6:	d10a      	bne.n	800990e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80098f8:	2300      	movs	r3, #0
 80098fa:	60fb      	str	r3, [r7, #12]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	60fb      	str	r3, [r7, #12]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	60fb      	str	r3, [r7, #12]
 800990c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009912:	4619      	mov	r1, r3
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f7f8 fecd 	bl	80026b4 <HAL_UARTEx_RxEventCallback>
 800991a:	e002      	b.n	8009922 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f7ff fbcb 	bl	80090b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009922:	2300      	movs	r3, #0
 8009924:	e002      	b.n	800992c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009926:	2300      	movs	r3, #0
 8009928:	e000      	b.n	800992c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800992a:	2302      	movs	r3, #2
  }
}
 800992c:	4618      	mov	r0, r3
 800992e:	3730      	adds	r7, #48	; 0x30
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	691b      	ldr	r3, [r3, #16]
 8009942:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	68da      	ldr	r2, [r3, #12]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	430a      	orrs	r2, r1
 8009950:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	689a      	ldr	r2, [r3, #8]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	431a      	orrs	r2, r3
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	695b      	ldr	r3, [r3, #20]
 8009960:	4313      	orrs	r3, r2
 8009962:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	68db      	ldr	r3, [r3, #12]
 800996a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800996e:	f023 030c 	bic.w	r3, r3, #12
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	6812      	ldr	r2, [r2, #0]
 8009976:	68b9      	ldr	r1, [r7, #8]
 8009978:	430b      	orrs	r3, r1
 800997a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	695b      	ldr	r3, [r3, #20]
 8009982:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	699a      	ldr	r2, [r3, #24]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	430a      	orrs	r2, r1
 8009990:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a2c      	ldr	r2, [pc, #176]	; (8009a48 <UART_SetConfig+0x114>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d103      	bne.n	80099a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800999c:	f7fe f9fe 	bl	8007d9c <HAL_RCC_GetPCLK2Freq>
 80099a0:	60f8      	str	r0, [r7, #12]
 80099a2:	e002      	b.n	80099aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80099a4:	f7fe f9e6 	bl	8007d74 <HAL_RCC_GetPCLK1Freq>
 80099a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80099aa:	68fa      	ldr	r2, [r7, #12]
 80099ac:	4613      	mov	r3, r2
 80099ae:	009b      	lsls	r3, r3, #2
 80099b0:	4413      	add	r3, r2
 80099b2:	009a      	lsls	r2, r3, #2
 80099b4:	441a      	add	r2, r3
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	009b      	lsls	r3, r3, #2
 80099bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80099c0:	4a22      	ldr	r2, [pc, #136]	; (8009a4c <UART_SetConfig+0x118>)
 80099c2:	fba2 2303 	umull	r2, r3, r2, r3
 80099c6:	095b      	lsrs	r3, r3, #5
 80099c8:	0119      	lsls	r1, r3, #4
 80099ca:	68fa      	ldr	r2, [r7, #12]
 80099cc:	4613      	mov	r3, r2
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	4413      	add	r3, r2
 80099d2:	009a      	lsls	r2, r3, #2
 80099d4:	441a      	add	r2, r3
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80099e0:	4b1a      	ldr	r3, [pc, #104]	; (8009a4c <UART_SetConfig+0x118>)
 80099e2:	fba3 0302 	umull	r0, r3, r3, r2
 80099e6:	095b      	lsrs	r3, r3, #5
 80099e8:	2064      	movs	r0, #100	; 0x64
 80099ea:	fb00 f303 	mul.w	r3, r0, r3
 80099ee:	1ad3      	subs	r3, r2, r3
 80099f0:	011b      	lsls	r3, r3, #4
 80099f2:	3332      	adds	r3, #50	; 0x32
 80099f4:	4a15      	ldr	r2, [pc, #84]	; (8009a4c <UART_SetConfig+0x118>)
 80099f6:	fba2 2303 	umull	r2, r3, r2, r3
 80099fa:	095b      	lsrs	r3, r3, #5
 80099fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009a00:	4419      	add	r1, r3
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	4613      	mov	r3, r2
 8009a06:	009b      	lsls	r3, r3, #2
 8009a08:	4413      	add	r3, r2
 8009a0a:	009a      	lsls	r2, r3, #2
 8009a0c:	441a      	add	r2, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	fbb2 f2f3 	udiv	r2, r2, r3
 8009a18:	4b0c      	ldr	r3, [pc, #48]	; (8009a4c <UART_SetConfig+0x118>)
 8009a1a:	fba3 0302 	umull	r0, r3, r3, r2
 8009a1e:	095b      	lsrs	r3, r3, #5
 8009a20:	2064      	movs	r0, #100	; 0x64
 8009a22:	fb00 f303 	mul.w	r3, r0, r3
 8009a26:	1ad3      	subs	r3, r2, r3
 8009a28:	011b      	lsls	r3, r3, #4
 8009a2a:	3332      	adds	r3, #50	; 0x32
 8009a2c:	4a07      	ldr	r2, [pc, #28]	; (8009a4c <UART_SetConfig+0x118>)
 8009a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009a32:	095b      	lsrs	r3, r3, #5
 8009a34:	f003 020f 	and.w	r2, r3, #15
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	440a      	add	r2, r1
 8009a3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009a40:	bf00      	nop
 8009a42:	3710      	adds	r7, #16
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	40013800 	.word	0x40013800
 8009a4c:	51eb851f 	.word	0x51eb851f

08009a50 <__errno>:
 8009a50:	4b01      	ldr	r3, [pc, #4]	; (8009a58 <__errno+0x8>)
 8009a52:	6818      	ldr	r0, [r3, #0]
 8009a54:	4770      	bx	lr
 8009a56:	bf00      	nop
 8009a58:	20000010 	.word	0x20000010

08009a5c <__libc_init_array>:
 8009a5c:	b570      	push	{r4, r5, r6, lr}
 8009a5e:	2600      	movs	r6, #0
 8009a60:	4d0c      	ldr	r5, [pc, #48]	; (8009a94 <__libc_init_array+0x38>)
 8009a62:	4c0d      	ldr	r4, [pc, #52]	; (8009a98 <__libc_init_array+0x3c>)
 8009a64:	1b64      	subs	r4, r4, r5
 8009a66:	10a4      	asrs	r4, r4, #2
 8009a68:	42a6      	cmp	r6, r4
 8009a6a:	d109      	bne.n	8009a80 <__libc_init_array+0x24>
 8009a6c:	f004 fc2a 	bl	800e2c4 <_init>
 8009a70:	2600      	movs	r6, #0
 8009a72:	4d0a      	ldr	r5, [pc, #40]	; (8009a9c <__libc_init_array+0x40>)
 8009a74:	4c0a      	ldr	r4, [pc, #40]	; (8009aa0 <__libc_init_array+0x44>)
 8009a76:	1b64      	subs	r4, r4, r5
 8009a78:	10a4      	asrs	r4, r4, #2
 8009a7a:	42a6      	cmp	r6, r4
 8009a7c:	d105      	bne.n	8009a8a <__libc_init_array+0x2e>
 8009a7e:	bd70      	pop	{r4, r5, r6, pc}
 8009a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a84:	4798      	blx	r3
 8009a86:	3601      	adds	r6, #1
 8009a88:	e7ee      	b.n	8009a68 <__libc_init_array+0xc>
 8009a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a8e:	4798      	blx	r3
 8009a90:	3601      	adds	r6, #1
 8009a92:	e7f2      	b.n	8009a7a <__libc_init_array+0x1e>
 8009a94:	0800e944 	.word	0x0800e944
 8009a98:	0800e944 	.word	0x0800e944
 8009a9c:	0800e944 	.word	0x0800e944
 8009aa0:	0800e948 	.word	0x0800e948

08009aa4 <memset>:
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	4402      	add	r2, r0
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d100      	bne.n	8009aae <memset+0xa>
 8009aac:	4770      	bx	lr
 8009aae:	f803 1b01 	strb.w	r1, [r3], #1
 8009ab2:	e7f9      	b.n	8009aa8 <memset+0x4>

08009ab4 <__cvt>:
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aba:	461f      	mov	r7, r3
 8009abc:	bfbb      	ittet	lt
 8009abe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009ac2:	461f      	movlt	r7, r3
 8009ac4:	2300      	movge	r3, #0
 8009ac6:	232d      	movlt	r3, #45	; 0x2d
 8009ac8:	b088      	sub	sp, #32
 8009aca:	4614      	mov	r4, r2
 8009acc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ace:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009ad0:	7013      	strb	r3, [r2, #0]
 8009ad2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ad4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009ad8:	f023 0820 	bic.w	r8, r3, #32
 8009adc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009ae0:	d005      	beq.n	8009aee <__cvt+0x3a>
 8009ae2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009ae6:	d100      	bne.n	8009aea <__cvt+0x36>
 8009ae8:	3501      	adds	r5, #1
 8009aea:	2302      	movs	r3, #2
 8009aec:	e000      	b.n	8009af0 <__cvt+0x3c>
 8009aee:	2303      	movs	r3, #3
 8009af0:	aa07      	add	r2, sp, #28
 8009af2:	9204      	str	r2, [sp, #16]
 8009af4:	aa06      	add	r2, sp, #24
 8009af6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009afa:	e9cd 3500 	strd	r3, r5, [sp]
 8009afe:	4622      	mov	r2, r4
 8009b00:	463b      	mov	r3, r7
 8009b02:	f001 fda1 	bl	800b648 <_dtoa_r>
 8009b06:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009b0a:	4606      	mov	r6, r0
 8009b0c:	d102      	bne.n	8009b14 <__cvt+0x60>
 8009b0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b10:	07db      	lsls	r3, r3, #31
 8009b12:	d522      	bpl.n	8009b5a <__cvt+0xa6>
 8009b14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b18:	eb06 0905 	add.w	r9, r6, r5
 8009b1c:	d110      	bne.n	8009b40 <__cvt+0x8c>
 8009b1e:	7833      	ldrb	r3, [r6, #0]
 8009b20:	2b30      	cmp	r3, #48	; 0x30
 8009b22:	d10a      	bne.n	8009b3a <__cvt+0x86>
 8009b24:	2200      	movs	r2, #0
 8009b26:	2300      	movs	r3, #0
 8009b28:	4620      	mov	r0, r4
 8009b2a:	4639      	mov	r1, r7
 8009b2c:	f7f6 ff3c 	bl	80009a8 <__aeabi_dcmpeq>
 8009b30:	b918      	cbnz	r0, 8009b3a <__cvt+0x86>
 8009b32:	f1c5 0501 	rsb	r5, r5, #1
 8009b36:	f8ca 5000 	str.w	r5, [sl]
 8009b3a:	f8da 3000 	ldr.w	r3, [sl]
 8009b3e:	4499      	add	r9, r3
 8009b40:	2200      	movs	r2, #0
 8009b42:	2300      	movs	r3, #0
 8009b44:	4620      	mov	r0, r4
 8009b46:	4639      	mov	r1, r7
 8009b48:	f7f6 ff2e 	bl	80009a8 <__aeabi_dcmpeq>
 8009b4c:	b108      	cbz	r0, 8009b52 <__cvt+0x9e>
 8009b4e:	f8cd 901c 	str.w	r9, [sp, #28]
 8009b52:	2230      	movs	r2, #48	; 0x30
 8009b54:	9b07      	ldr	r3, [sp, #28]
 8009b56:	454b      	cmp	r3, r9
 8009b58:	d307      	bcc.n	8009b6a <__cvt+0xb6>
 8009b5a:	4630      	mov	r0, r6
 8009b5c:	9b07      	ldr	r3, [sp, #28]
 8009b5e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009b60:	1b9b      	subs	r3, r3, r6
 8009b62:	6013      	str	r3, [r2, #0]
 8009b64:	b008      	add	sp, #32
 8009b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b6a:	1c59      	adds	r1, r3, #1
 8009b6c:	9107      	str	r1, [sp, #28]
 8009b6e:	701a      	strb	r2, [r3, #0]
 8009b70:	e7f0      	b.n	8009b54 <__cvt+0xa0>

08009b72 <__exponent>:
 8009b72:	4603      	mov	r3, r0
 8009b74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b76:	2900      	cmp	r1, #0
 8009b78:	f803 2b02 	strb.w	r2, [r3], #2
 8009b7c:	bfb6      	itet	lt
 8009b7e:	222d      	movlt	r2, #45	; 0x2d
 8009b80:	222b      	movge	r2, #43	; 0x2b
 8009b82:	4249      	neglt	r1, r1
 8009b84:	2909      	cmp	r1, #9
 8009b86:	7042      	strb	r2, [r0, #1]
 8009b88:	dd2b      	ble.n	8009be2 <__exponent+0x70>
 8009b8a:	f10d 0407 	add.w	r4, sp, #7
 8009b8e:	46a4      	mov	ip, r4
 8009b90:	270a      	movs	r7, #10
 8009b92:	fb91 f6f7 	sdiv	r6, r1, r7
 8009b96:	460a      	mov	r2, r1
 8009b98:	46a6      	mov	lr, r4
 8009b9a:	fb07 1516 	mls	r5, r7, r6, r1
 8009b9e:	2a63      	cmp	r2, #99	; 0x63
 8009ba0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8009ba4:	4631      	mov	r1, r6
 8009ba6:	f104 34ff 	add.w	r4, r4, #4294967295
 8009baa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009bae:	dcf0      	bgt.n	8009b92 <__exponent+0x20>
 8009bb0:	3130      	adds	r1, #48	; 0x30
 8009bb2:	f1ae 0502 	sub.w	r5, lr, #2
 8009bb6:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009bba:	4629      	mov	r1, r5
 8009bbc:	1c44      	adds	r4, r0, #1
 8009bbe:	4561      	cmp	r1, ip
 8009bc0:	d30a      	bcc.n	8009bd8 <__exponent+0x66>
 8009bc2:	f10d 0209 	add.w	r2, sp, #9
 8009bc6:	eba2 020e 	sub.w	r2, r2, lr
 8009bca:	4565      	cmp	r5, ip
 8009bcc:	bf88      	it	hi
 8009bce:	2200      	movhi	r2, #0
 8009bd0:	4413      	add	r3, r2
 8009bd2:	1a18      	subs	r0, r3, r0
 8009bd4:	b003      	add	sp, #12
 8009bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bd8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bdc:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009be0:	e7ed      	b.n	8009bbe <__exponent+0x4c>
 8009be2:	2330      	movs	r3, #48	; 0x30
 8009be4:	3130      	adds	r1, #48	; 0x30
 8009be6:	7083      	strb	r3, [r0, #2]
 8009be8:	70c1      	strb	r1, [r0, #3]
 8009bea:	1d03      	adds	r3, r0, #4
 8009bec:	e7f1      	b.n	8009bd2 <__exponent+0x60>
	...

08009bf0 <_printf_float>:
 8009bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf4:	b091      	sub	sp, #68	; 0x44
 8009bf6:	460c      	mov	r4, r1
 8009bf8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009bfc:	4616      	mov	r6, r2
 8009bfe:	461f      	mov	r7, r3
 8009c00:	4605      	mov	r5, r0
 8009c02:	f002 fe75 	bl	800c8f0 <_localeconv_r>
 8009c06:	6803      	ldr	r3, [r0, #0]
 8009c08:	4618      	mov	r0, r3
 8009c0a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c0c:	f7f6 faa0 	bl	8000150 <strlen>
 8009c10:	2300      	movs	r3, #0
 8009c12:	930e      	str	r3, [sp, #56]	; 0x38
 8009c14:	f8d8 3000 	ldr.w	r3, [r8]
 8009c18:	900a      	str	r0, [sp, #40]	; 0x28
 8009c1a:	3307      	adds	r3, #7
 8009c1c:	f023 0307 	bic.w	r3, r3, #7
 8009c20:	f103 0208 	add.w	r2, r3, #8
 8009c24:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009c28:	f8d4 b000 	ldr.w	fp, [r4]
 8009c2c:	f8c8 2000 	str.w	r2, [r8]
 8009c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c34:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009c38:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8009c3c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8009c40:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c42:	f04f 32ff 	mov.w	r2, #4294967295
 8009c46:	4640      	mov	r0, r8
 8009c48:	4b9c      	ldr	r3, [pc, #624]	; (8009ebc <_printf_float+0x2cc>)
 8009c4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c4c:	f7f6 fede 	bl	8000a0c <__aeabi_dcmpun>
 8009c50:	bb70      	cbnz	r0, 8009cb0 <_printf_float+0xc0>
 8009c52:	f04f 32ff 	mov.w	r2, #4294967295
 8009c56:	4640      	mov	r0, r8
 8009c58:	4b98      	ldr	r3, [pc, #608]	; (8009ebc <_printf_float+0x2cc>)
 8009c5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c5c:	f7f6 feb8 	bl	80009d0 <__aeabi_dcmple>
 8009c60:	bb30      	cbnz	r0, 8009cb0 <_printf_float+0xc0>
 8009c62:	2200      	movs	r2, #0
 8009c64:	2300      	movs	r3, #0
 8009c66:	4640      	mov	r0, r8
 8009c68:	4651      	mov	r1, sl
 8009c6a:	f7f6 fea7 	bl	80009bc <__aeabi_dcmplt>
 8009c6e:	b110      	cbz	r0, 8009c76 <_printf_float+0x86>
 8009c70:	232d      	movs	r3, #45	; 0x2d
 8009c72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c76:	4b92      	ldr	r3, [pc, #584]	; (8009ec0 <_printf_float+0x2d0>)
 8009c78:	4892      	ldr	r0, [pc, #584]	; (8009ec4 <_printf_float+0x2d4>)
 8009c7a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009c7e:	bf94      	ite	ls
 8009c80:	4698      	movls	r8, r3
 8009c82:	4680      	movhi	r8, r0
 8009c84:	2303      	movs	r3, #3
 8009c86:	f04f 0a00 	mov.w	sl, #0
 8009c8a:	6123      	str	r3, [r4, #16]
 8009c8c:	f02b 0304 	bic.w	r3, fp, #4
 8009c90:	6023      	str	r3, [r4, #0]
 8009c92:	4633      	mov	r3, r6
 8009c94:	4621      	mov	r1, r4
 8009c96:	4628      	mov	r0, r5
 8009c98:	9700      	str	r7, [sp, #0]
 8009c9a:	aa0f      	add	r2, sp, #60	; 0x3c
 8009c9c:	f000 f9d4 	bl	800a048 <_printf_common>
 8009ca0:	3001      	adds	r0, #1
 8009ca2:	f040 8090 	bne.w	8009dc6 <_printf_float+0x1d6>
 8009ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8009caa:	b011      	add	sp, #68	; 0x44
 8009cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb0:	4642      	mov	r2, r8
 8009cb2:	4653      	mov	r3, sl
 8009cb4:	4640      	mov	r0, r8
 8009cb6:	4651      	mov	r1, sl
 8009cb8:	f7f6 fea8 	bl	8000a0c <__aeabi_dcmpun>
 8009cbc:	b148      	cbz	r0, 8009cd2 <_printf_float+0xe2>
 8009cbe:	f1ba 0f00 	cmp.w	sl, #0
 8009cc2:	bfb8      	it	lt
 8009cc4:	232d      	movlt	r3, #45	; 0x2d
 8009cc6:	4880      	ldr	r0, [pc, #512]	; (8009ec8 <_printf_float+0x2d8>)
 8009cc8:	bfb8      	it	lt
 8009cca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009cce:	4b7f      	ldr	r3, [pc, #508]	; (8009ecc <_printf_float+0x2dc>)
 8009cd0:	e7d3      	b.n	8009c7a <_printf_float+0x8a>
 8009cd2:	6863      	ldr	r3, [r4, #4]
 8009cd4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009cd8:	1c5a      	adds	r2, r3, #1
 8009cda:	d142      	bne.n	8009d62 <_printf_float+0x172>
 8009cdc:	2306      	movs	r3, #6
 8009cde:	6063      	str	r3, [r4, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	9206      	str	r2, [sp, #24]
 8009ce4:	aa0e      	add	r2, sp, #56	; 0x38
 8009ce6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009cea:	aa0d      	add	r2, sp, #52	; 0x34
 8009cec:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009cf0:	9203      	str	r2, [sp, #12]
 8009cf2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009cf6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009cfa:	6023      	str	r3, [r4, #0]
 8009cfc:	6863      	ldr	r3, [r4, #4]
 8009cfe:	4642      	mov	r2, r8
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	4628      	mov	r0, r5
 8009d04:	4653      	mov	r3, sl
 8009d06:	910b      	str	r1, [sp, #44]	; 0x2c
 8009d08:	f7ff fed4 	bl	8009ab4 <__cvt>
 8009d0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d0e:	4680      	mov	r8, r0
 8009d10:	2947      	cmp	r1, #71	; 0x47
 8009d12:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d14:	d108      	bne.n	8009d28 <_printf_float+0x138>
 8009d16:	1cc8      	adds	r0, r1, #3
 8009d18:	db02      	blt.n	8009d20 <_printf_float+0x130>
 8009d1a:	6863      	ldr	r3, [r4, #4]
 8009d1c:	4299      	cmp	r1, r3
 8009d1e:	dd40      	ble.n	8009da2 <_printf_float+0x1b2>
 8009d20:	f1a9 0902 	sub.w	r9, r9, #2
 8009d24:	fa5f f989 	uxtb.w	r9, r9
 8009d28:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009d2c:	d81f      	bhi.n	8009d6e <_printf_float+0x17e>
 8009d2e:	464a      	mov	r2, r9
 8009d30:	3901      	subs	r1, #1
 8009d32:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009d36:	910d      	str	r1, [sp, #52]	; 0x34
 8009d38:	f7ff ff1b 	bl	8009b72 <__exponent>
 8009d3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d3e:	4682      	mov	sl, r0
 8009d40:	1813      	adds	r3, r2, r0
 8009d42:	2a01      	cmp	r2, #1
 8009d44:	6123      	str	r3, [r4, #16]
 8009d46:	dc02      	bgt.n	8009d4e <_printf_float+0x15e>
 8009d48:	6822      	ldr	r2, [r4, #0]
 8009d4a:	07d2      	lsls	r2, r2, #31
 8009d4c:	d501      	bpl.n	8009d52 <_printf_float+0x162>
 8009d4e:	3301      	adds	r3, #1
 8009d50:	6123      	str	r3, [r4, #16]
 8009d52:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d09b      	beq.n	8009c92 <_printf_float+0xa2>
 8009d5a:	232d      	movs	r3, #45	; 0x2d
 8009d5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d60:	e797      	b.n	8009c92 <_printf_float+0xa2>
 8009d62:	2947      	cmp	r1, #71	; 0x47
 8009d64:	d1bc      	bne.n	8009ce0 <_printf_float+0xf0>
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1ba      	bne.n	8009ce0 <_printf_float+0xf0>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e7b7      	b.n	8009cde <_printf_float+0xee>
 8009d6e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009d72:	d118      	bne.n	8009da6 <_printf_float+0x1b6>
 8009d74:	2900      	cmp	r1, #0
 8009d76:	6863      	ldr	r3, [r4, #4]
 8009d78:	dd0b      	ble.n	8009d92 <_printf_float+0x1a2>
 8009d7a:	6121      	str	r1, [r4, #16]
 8009d7c:	b913      	cbnz	r3, 8009d84 <_printf_float+0x194>
 8009d7e:	6822      	ldr	r2, [r4, #0]
 8009d80:	07d0      	lsls	r0, r2, #31
 8009d82:	d502      	bpl.n	8009d8a <_printf_float+0x19a>
 8009d84:	3301      	adds	r3, #1
 8009d86:	440b      	add	r3, r1
 8009d88:	6123      	str	r3, [r4, #16]
 8009d8a:	f04f 0a00 	mov.w	sl, #0
 8009d8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009d90:	e7df      	b.n	8009d52 <_printf_float+0x162>
 8009d92:	b913      	cbnz	r3, 8009d9a <_printf_float+0x1aa>
 8009d94:	6822      	ldr	r2, [r4, #0]
 8009d96:	07d2      	lsls	r2, r2, #31
 8009d98:	d501      	bpl.n	8009d9e <_printf_float+0x1ae>
 8009d9a:	3302      	adds	r3, #2
 8009d9c:	e7f4      	b.n	8009d88 <_printf_float+0x198>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e7f2      	b.n	8009d88 <_printf_float+0x198>
 8009da2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009da6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009da8:	4299      	cmp	r1, r3
 8009daa:	db05      	blt.n	8009db8 <_printf_float+0x1c8>
 8009dac:	6823      	ldr	r3, [r4, #0]
 8009dae:	6121      	str	r1, [r4, #16]
 8009db0:	07d8      	lsls	r0, r3, #31
 8009db2:	d5ea      	bpl.n	8009d8a <_printf_float+0x19a>
 8009db4:	1c4b      	adds	r3, r1, #1
 8009db6:	e7e7      	b.n	8009d88 <_printf_float+0x198>
 8009db8:	2900      	cmp	r1, #0
 8009dba:	bfcc      	ite	gt
 8009dbc:	2201      	movgt	r2, #1
 8009dbe:	f1c1 0202 	rsble	r2, r1, #2
 8009dc2:	4413      	add	r3, r2
 8009dc4:	e7e0      	b.n	8009d88 <_printf_float+0x198>
 8009dc6:	6823      	ldr	r3, [r4, #0]
 8009dc8:	055a      	lsls	r2, r3, #21
 8009dca:	d407      	bmi.n	8009ddc <_printf_float+0x1ec>
 8009dcc:	6923      	ldr	r3, [r4, #16]
 8009dce:	4642      	mov	r2, r8
 8009dd0:	4631      	mov	r1, r6
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	47b8      	blx	r7
 8009dd6:	3001      	adds	r0, #1
 8009dd8:	d12b      	bne.n	8009e32 <_printf_float+0x242>
 8009dda:	e764      	b.n	8009ca6 <_printf_float+0xb6>
 8009ddc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009de0:	f240 80dd 	bls.w	8009f9e <_printf_float+0x3ae>
 8009de4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009de8:	2200      	movs	r2, #0
 8009dea:	2300      	movs	r3, #0
 8009dec:	f7f6 fddc 	bl	80009a8 <__aeabi_dcmpeq>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d033      	beq.n	8009e5c <_printf_float+0x26c>
 8009df4:	2301      	movs	r3, #1
 8009df6:	4631      	mov	r1, r6
 8009df8:	4628      	mov	r0, r5
 8009dfa:	4a35      	ldr	r2, [pc, #212]	; (8009ed0 <_printf_float+0x2e0>)
 8009dfc:	47b8      	blx	r7
 8009dfe:	3001      	adds	r0, #1
 8009e00:	f43f af51 	beq.w	8009ca6 <_printf_float+0xb6>
 8009e04:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	db02      	blt.n	8009e12 <_printf_float+0x222>
 8009e0c:	6823      	ldr	r3, [r4, #0]
 8009e0e:	07d8      	lsls	r0, r3, #31
 8009e10:	d50f      	bpl.n	8009e32 <_printf_float+0x242>
 8009e12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e16:	4631      	mov	r1, r6
 8009e18:	4628      	mov	r0, r5
 8009e1a:	47b8      	blx	r7
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f43f af42 	beq.w	8009ca6 <_printf_float+0xb6>
 8009e22:	f04f 0800 	mov.w	r8, #0
 8009e26:	f104 091a 	add.w	r9, r4, #26
 8009e2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	4543      	cmp	r3, r8
 8009e30:	dc09      	bgt.n	8009e46 <_printf_float+0x256>
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	079b      	lsls	r3, r3, #30
 8009e36:	f100 8102 	bmi.w	800a03e <_printf_float+0x44e>
 8009e3a:	68e0      	ldr	r0, [r4, #12]
 8009e3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e3e:	4298      	cmp	r0, r3
 8009e40:	bfb8      	it	lt
 8009e42:	4618      	movlt	r0, r3
 8009e44:	e731      	b.n	8009caa <_printf_float+0xba>
 8009e46:	2301      	movs	r3, #1
 8009e48:	464a      	mov	r2, r9
 8009e4a:	4631      	mov	r1, r6
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	47b8      	blx	r7
 8009e50:	3001      	adds	r0, #1
 8009e52:	f43f af28 	beq.w	8009ca6 <_printf_float+0xb6>
 8009e56:	f108 0801 	add.w	r8, r8, #1
 8009e5a:	e7e6      	b.n	8009e2a <_printf_float+0x23a>
 8009e5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	dc38      	bgt.n	8009ed4 <_printf_float+0x2e4>
 8009e62:	2301      	movs	r3, #1
 8009e64:	4631      	mov	r1, r6
 8009e66:	4628      	mov	r0, r5
 8009e68:	4a19      	ldr	r2, [pc, #100]	; (8009ed0 <_printf_float+0x2e0>)
 8009e6a:	47b8      	blx	r7
 8009e6c:	3001      	adds	r0, #1
 8009e6e:	f43f af1a 	beq.w	8009ca6 <_printf_float+0xb6>
 8009e72:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009e76:	4313      	orrs	r3, r2
 8009e78:	d102      	bne.n	8009e80 <_printf_float+0x290>
 8009e7a:	6823      	ldr	r3, [r4, #0]
 8009e7c:	07d9      	lsls	r1, r3, #31
 8009e7e:	d5d8      	bpl.n	8009e32 <_printf_float+0x242>
 8009e80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e84:	4631      	mov	r1, r6
 8009e86:	4628      	mov	r0, r5
 8009e88:	47b8      	blx	r7
 8009e8a:	3001      	adds	r0, #1
 8009e8c:	f43f af0b 	beq.w	8009ca6 <_printf_float+0xb6>
 8009e90:	f04f 0900 	mov.w	r9, #0
 8009e94:	f104 0a1a 	add.w	sl, r4, #26
 8009e98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e9a:	425b      	negs	r3, r3
 8009e9c:	454b      	cmp	r3, r9
 8009e9e:	dc01      	bgt.n	8009ea4 <_printf_float+0x2b4>
 8009ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ea2:	e794      	b.n	8009dce <_printf_float+0x1de>
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	4652      	mov	r2, sl
 8009ea8:	4631      	mov	r1, r6
 8009eaa:	4628      	mov	r0, r5
 8009eac:	47b8      	blx	r7
 8009eae:	3001      	adds	r0, #1
 8009eb0:	f43f aef9 	beq.w	8009ca6 <_printf_float+0xb6>
 8009eb4:	f109 0901 	add.w	r9, r9, #1
 8009eb8:	e7ee      	b.n	8009e98 <_printf_float+0x2a8>
 8009eba:	bf00      	nop
 8009ebc:	7fefffff 	.word	0x7fefffff
 8009ec0:	0800e488 	.word	0x0800e488
 8009ec4:	0800e48c 	.word	0x0800e48c
 8009ec8:	0800e494 	.word	0x0800e494
 8009ecc:	0800e490 	.word	0x0800e490
 8009ed0:	0800e498 	.word	0x0800e498
 8009ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ed6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	bfa8      	it	ge
 8009edc:	461a      	movge	r2, r3
 8009ede:	2a00      	cmp	r2, #0
 8009ee0:	4691      	mov	r9, r2
 8009ee2:	dc37      	bgt.n	8009f54 <_printf_float+0x364>
 8009ee4:	f04f 0b00 	mov.w	fp, #0
 8009ee8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009eec:	f104 021a 	add.w	r2, r4, #26
 8009ef0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009ef4:	ebaa 0309 	sub.w	r3, sl, r9
 8009ef8:	455b      	cmp	r3, fp
 8009efa:	dc33      	bgt.n	8009f64 <_printf_float+0x374>
 8009efc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009f00:	429a      	cmp	r2, r3
 8009f02:	db3b      	blt.n	8009f7c <_printf_float+0x38c>
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	07da      	lsls	r2, r3, #31
 8009f08:	d438      	bmi.n	8009f7c <_printf_float+0x38c>
 8009f0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f0c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009f0e:	eba2 030a 	sub.w	r3, r2, sl
 8009f12:	eba2 0901 	sub.w	r9, r2, r1
 8009f16:	4599      	cmp	r9, r3
 8009f18:	bfa8      	it	ge
 8009f1a:	4699      	movge	r9, r3
 8009f1c:	f1b9 0f00 	cmp.w	r9, #0
 8009f20:	dc34      	bgt.n	8009f8c <_printf_float+0x39c>
 8009f22:	f04f 0800 	mov.w	r8, #0
 8009f26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f2a:	f104 0a1a 	add.w	sl, r4, #26
 8009f2e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009f32:	1a9b      	subs	r3, r3, r2
 8009f34:	eba3 0309 	sub.w	r3, r3, r9
 8009f38:	4543      	cmp	r3, r8
 8009f3a:	f77f af7a 	ble.w	8009e32 <_printf_float+0x242>
 8009f3e:	2301      	movs	r3, #1
 8009f40:	4652      	mov	r2, sl
 8009f42:	4631      	mov	r1, r6
 8009f44:	4628      	mov	r0, r5
 8009f46:	47b8      	blx	r7
 8009f48:	3001      	adds	r0, #1
 8009f4a:	f43f aeac 	beq.w	8009ca6 <_printf_float+0xb6>
 8009f4e:	f108 0801 	add.w	r8, r8, #1
 8009f52:	e7ec      	b.n	8009f2e <_printf_float+0x33e>
 8009f54:	4613      	mov	r3, r2
 8009f56:	4631      	mov	r1, r6
 8009f58:	4642      	mov	r2, r8
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	47b8      	blx	r7
 8009f5e:	3001      	adds	r0, #1
 8009f60:	d1c0      	bne.n	8009ee4 <_printf_float+0x2f4>
 8009f62:	e6a0      	b.n	8009ca6 <_printf_float+0xb6>
 8009f64:	2301      	movs	r3, #1
 8009f66:	4631      	mov	r1, r6
 8009f68:	4628      	mov	r0, r5
 8009f6a:	920b      	str	r2, [sp, #44]	; 0x2c
 8009f6c:	47b8      	blx	r7
 8009f6e:	3001      	adds	r0, #1
 8009f70:	f43f ae99 	beq.w	8009ca6 <_printf_float+0xb6>
 8009f74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f76:	f10b 0b01 	add.w	fp, fp, #1
 8009f7a:	e7b9      	b.n	8009ef0 <_printf_float+0x300>
 8009f7c:	4631      	mov	r1, r6
 8009f7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f82:	4628      	mov	r0, r5
 8009f84:	47b8      	blx	r7
 8009f86:	3001      	adds	r0, #1
 8009f88:	d1bf      	bne.n	8009f0a <_printf_float+0x31a>
 8009f8a:	e68c      	b.n	8009ca6 <_printf_float+0xb6>
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	4631      	mov	r1, r6
 8009f90:	4628      	mov	r0, r5
 8009f92:	eb08 020a 	add.w	r2, r8, sl
 8009f96:	47b8      	blx	r7
 8009f98:	3001      	adds	r0, #1
 8009f9a:	d1c2      	bne.n	8009f22 <_printf_float+0x332>
 8009f9c:	e683      	b.n	8009ca6 <_printf_float+0xb6>
 8009f9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009fa0:	2a01      	cmp	r2, #1
 8009fa2:	dc01      	bgt.n	8009fa8 <_printf_float+0x3b8>
 8009fa4:	07db      	lsls	r3, r3, #31
 8009fa6:	d537      	bpl.n	800a018 <_printf_float+0x428>
 8009fa8:	2301      	movs	r3, #1
 8009faa:	4642      	mov	r2, r8
 8009fac:	4631      	mov	r1, r6
 8009fae:	4628      	mov	r0, r5
 8009fb0:	47b8      	blx	r7
 8009fb2:	3001      	adds	r0, #1
 8009fb4:	f43f ae77 	beq.w	8009ca6 <_printf_float+0xb6>
 8009fb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4628      	mov	r0, r5
 8009fc0:	47b8      	blx	r7
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	f43f ae6f 	beq.w	8009ca6 <_printf_float+0xb6>
 8009fc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009fcc:	2200      	movs	r2, #0
 8009fce:	2300      	movs	r3, #0
 8009fd0:	f7f6 fcea 	bl	80009a8 <__aeabi_dcmpeq>
 8009fd4:	b9d8      	cbnz	r0, 800a00e <_printf_float+0x41e>
 8009fd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fd8:	f108 0201 	add.w	r2, r8, #1
 8009fdc:	3b01      	subs	r3, #1
 8009fde:	4631      	mov	r1, r6
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	47b8      	blx	r7
 8009fe4:	3001      	adds	r0, #1
 8009fe6:	d10e      	bne.n	800a006 <_printf_float+0x416>
 8009fe8:	e65d      	b.n	8009ca6 <_printf_float+0xb6>
 8009fea:	2301      	movs	r3, #1
 8009fec:	464a      	mov	r2, r9
 8009fee:	4631      	mov	r1, r6
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	47b8      	blx	r7
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	f43f ae56 	beq.w	8009ca6 <_printf_float+0xb6>
 8009ffa:	f108 0801 	add.w	r8, r8, #1
 8009ffe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a000:	3b01      	subs	r3, #1
 800a002:	4543      	cmp	r3, r8
 800a004:	dcf1      	bgt.n	8009fea <_printf_float+0x3fa>
 800a006:	4653      	mov	r3, sl
 800a008:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a00c:	e6e0      	b.n	8009dd0 <_printf_float+0x1e0>
 800a00e:	f04f 0800 	mov.w	r8, #0
 800a012:	f104 091a 	add.w	r9, r4, #26
 800a016:	e7f2      	b.n	8009ffe <_printf_float+0x40e>
 800a018:	2301      	movs	r3, #1
 800a01a:	4642      	mov	r2, r8
 800a01c:	e7df      	b.n	8009fde <_printf_float+0x3ee>
 800a01e:	2301      	movs	r3, #1
 800a020:	464a      	mov	r2, r9
 800a022:	4631      	mov	r1, r6
 800a024:	4628      	mov	r0, r5
 800a026:	47b8      	blx	r7
 800a028:	3001      	adds	r0, #1
 800a02a:	f43f ae3c 	beq.w	8009ca6 <_printf_float+0xb6>
 800a02e:	f108 0801 	add.w	r8, r8, #1
 800a032:	68e3      	ldr	r3, [r4, #12]
 800a034:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a036:	1a5b      	subs	r3, r3, r1
 800a038:	4543      	cmp	r3, r8
 800a03a:	dcf0      	bgt.n	800a01e <_printf_float+0x42e>
 800a03c:	e6fd      	b.n	8009e3a <_printf_float+0x24a>
 800a03e:	f04f 0800 	mov.w	r8, #0
 800a042:	f104 0919 	add.w	r9, r4, #25
 800a046:	e7f4      	b.n	800a032 <_printf_float+0x442>

0800a048 <_printf_common>:
 800a048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a04c:	4616      	mov	r6, r2
 800a04e:	4699      	mov	r9, r3
 800a050:	688a      	ldr	r2, [r1, #8]
 800a052:	690b      	ldr	r3, [r1, #16]
 800a054:	4607      	mov	r7, r0
 800a056:	4293      	cmp	r3, r2
 800a058:	bfb8      	it	lt
 800a05a:	4613      	movlt	r3, r2
 800a05c:	6033      	str	r3, [r6, #0]
 800a05e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a062:	460c      	mov	r4, r1
 800a064:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a068:	b10a      	cbz	r2, 800a06e <_printf_common+0x26>
 800a06a:	3301      	adds	r3, #1
 800a06c:	6033      	str	r3, [r6, #0]
 800a06e:	6823      	ldr	r3, [r4, #0]
 800a070:	0699      	lsls	r1, r3, #26
 800a072:	bf42      	ittt	mi
 800a074:	6833      	ldrmi	r3, [r6, #0]
 800a076:	3302      	addmi	r3, #2
 800a078:	6033      	strmi	r3, [r6, #0]
 800a07a:	6825      	ldr	r5, [r4, #0]
 800a07c:	f015 0506 	ands.w	r5, r5, #6
 800a080:	d106      	bne.n	800a090 <_printf_common+0x48>
 800a082:	f104 0a19 	add.w	sl, r4, #25
 800a086:	68e3      	ldr	r3, [r4, #12]
 800a088:	6832      	ldr	r2, [r6, #0]
 800a08a:	1a9b      	subs	r3, r3, r2
 800a08c:	42ab      	cmp	r3, r5
 800a08e:	dc28      	bgt.n	800a0e2 <_printf_common+0x9a>
 800a090:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a094:	1e13      	subs	r3, r2, #0
 800a096:	6822      	ldr	r2, [r4, #0]
 800a098:	bf18      	it	ne
 800a09a:	2301      	movne	r3, #1
 800a09c:	0692      	lsls	r2, r2, #26
 800a09e:	d42d      	bmi.n	800a0fc <_printf_common+0xb4>
 800a0a0:	4649      	mov	r1, r9
 800a0a2:	4638      	mov	r0, r7
 800a0a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a0a8:	47c0      	blx	r8
 800a0aa:	3001      	adds	r0, #1
 800a0ac:	d020      	beq.n	800a0f0 <_printf_common+0xa8>
 800a0ae:	6823      	ldr	r3, [r4, #0]
 800a0b0:	68e5      	ldr	r5, [r4, #12]
 800a0b2:	f003 0306 	and.w	r3, r3, #6
 800a0b6:	2b04      	cmp	r3, #4
 800a0b8:	bf18      	it	ne
 800a0ba:	2500      	movne	r5, #0
 800a0bc:	6832      	ldr	r2, [r6, #0]
 800a0be:	f04f 0600 	mov.w	r6, #0
 800a0c2:	68a3      	ldr	r3, [r4, #8]
 800a0c4:	bf08      	it	eq
 800a0c6:	1aad      	subeq	r5, r5, r2
 800a0c8:	6922      	ldr	r2, [r4, #16]
 800a0ca:	bf08      	it	eq
 800a0cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	bfc4      	itt	gt
 800a0d4:	1a9b      	subgt	r3, r3, r2
 800a0d6:	18ed      	addgt	r5, r5, r3
 800a0d8:	341a      	adds	r4, #26
 800a0da:	42b5      	cmp	r5, r6
 800a0dc:	d11a      	bne.n	800a114 <_printf_common+0xcc>
 800a0de:	2000      	movs	r0, #0
 800a0e0:	e008      	b.n	800a0f4 <_printf_common+0xac>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	4652      	mov	r2, sl
 800a0e6:	4649      	mov	r1, r9
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	47c0      	blx	r8
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	d103      	bne.n	800a0f8 <_printf_common+0xb0>
 800a0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0f8:	3501      	adds	r5, #1
 800a0fa:	e7c4      	b.n	800a086 <_printf_common+0x3e>
 800a0fc:	2030      	movs	r0, #48	; 0x30
 800a0fe:	18e1      	adds	r1, r4, r3
 800a100:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a104:	1c5a      	adds	r2, r3, #1
 800a106:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a10a:	4422      	add	r2, r4
 800a10c:	3302      	adds	r3, #2
 800a10e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a112:	e7c5      	b.n	800a0a0 <_printf_common+0x58>
 800a114:	2301      	movs	r3, #1
 800a116:	4622      	mov	r2, r4
 800a118:	4649      	mov	r1, r9
 800a11a:	4638      	mov	r0, r7
 800a11c:	47c0      	blx	r8
 800a11e:	3001      	adds	r0, #1
 800a120:	d0e6      	beq.n	800a0f0 <_printf_common+0xa8>
 800a122:	3601      	adds	r6, #1
 800a124:	e7d9      	b.n	800a0da <_printf_common+0x92>
	...

0800a128 <_printf_i>:
 800a128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a12c:	460c      	mov	r4, r1
 800a12e:	7e27      	ldrb	r7, [r4, #24]
 800a130:	4691      	mov	r9, r2
 800a132:	2f78      	cmp	r7, #120	; 0x78
 800a134:	4680      	mov	r8, r0
 800a136:	469a      	mov	sl, r3
 800a138:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a13a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a13e:	d807      	bhi.n	800a150 <_printf_i+0x28>
 800a140:	2f62      	cmp	r7, #98	; 0x62
 800a142:	d80a      	bhi.n	800a15a <_printf_i+0x32>
 800a144:	2f00      	cmp	r7, #0
 800a146:	f000 80d9 	beq.w	800a2fc <_printf_i+0x1d4>
 800a14a:	2f58      	cmp	r7, #88	; 0x58
 800a14c:	f000 80a4 	beq.w	800a298 <_printf_i+0x170>
 800a150:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a154:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a158:	e03a      	b.n	800a1d0 <_printf_i+0xa8>
 800a15a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a15e:	2b15      	cmp	r3, #21
 800a160:	d8f6      	bhi.n	800a150 <_printf_i+0x28>
 800a162:	a001      	add	r0, pc, #4	; (adr r0, 800a168 <_printf_i+0x40>)
 800a164:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a168:	0800a1c1 	.word	0x0800a1c1
 800a16c:	0800a1d5 	.word	0x0800a1d5
 800a170:	0800a151 	.word	0x0800a151
 800a174:	0800a151 	.word	0x0800a151
 800a178:	0800a151 	.word	0x0800a151
 800a17c:	0800a151 	.word	0x0800a151
 800a180:	0800a1d5 	.word	0x0800a1d5
 800a184:	0800a151 	.word	0x0800a151
 800a188:	0800a151 	.word	0x0800a151
 800a18c:	0800a151 	.word	0x0800a151
 800a190:	0800a151 	.word	0x0800a151
 800a194:	0800a2e3 	.word	0x0800a2e3
 800a198:	0800a205 	.word	0x0800a205
 800a19c:	0800a2c5 	.word	0x0800a2c5
 800a1a0:	0800a151 	.word	0x0800a151
 800a1a4:	0800a151 	.word	0x0800a151
 800a1a8:	0800a305 	.word	0x0800a305
 800a1ac:	0800a151 	.word	0x0800a151
 800a1b0:	0800a205 	.word	0x0800a205
 800a1b4:	0800a151 	.word	0x0800a151
 800a1b8:	0800a151 	.word	0x0800a151
 800a1bc:	0800a2cd 	.word	0x0800a2cd
 800a1c0:	680b      	ldr	r3, [r1, #0]
 800a1c2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a1c6:	1d1a      	adds	r2, r3, #4
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	600a      	str	r2, [r1, #0]
 800a1cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	e0a4      	b.n	800a31e <_printf_i+0x1f6>
 800a1d4:	6825      	ldr	r5, [r4, #0]
 800a1d6:	6808      	ldr	r0, [r1, #0]
 800a1d8:	062e      	lsls	r6, r5, #24
 800a1da:	f100 0304 	add.w	r3, r0, #4
 800a1de:	d50a      	bpl.n	800a1f6 <_printf_i+0xce>
 800a1e0:	6805      	ldr	r5, [r0, #0]
 800a1e2:	600b      	str	r3, [r1, #0]
 800a1e4:	2d00      	cmp	r5, #0
 800a1e6:	da03      	bge.n	800a1f0 <_printf_i+0xc8>
 800a1e8:	232d      	movs	r3, #45	; 0x2d
 800a1ea:	426d      	negs	r5, r5
 800a1ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1f0:	230a      	movs	r3, #10
 800a1f2:	485e      	ldr	r0, [pc, #376]	; (800a36c <_printf_i+0x244>)
 800a1f4:	e019      	b.n	800a22a <_printf_i+0x102>
 800a1f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a1fa:	6805      	ldr	r5, [r0, #0]
 800a1fc:	600b      	str	r3, [r1, #0]
 800a1fe:	bf18      	it	ne
 800a200:	b22d      	sxthne	r5, r5
 800a202:	e7ef      	b.n	800a1e4 <_printf_i+0xbc>
 800a204:	680b      	ldr	r3, [r1, #0]
 800a206:	6825      	ldr	r5, [r4, #0]
 800a208:	1d18      	adds	r0, r3, #4
 800a20a:	6008      	str	r0, [r1, #0]
 800a20c:	0628      	lsls	r0, r5, #24
 800a20e:	d501      	bpl.n	800a214 <_printf_i+0xec>
 800a210:	681d      	ldr	r5, [r3, #0]
 800a212:	e002      	b.n	800a21a <_printf_i+0xf2>
 800a214:	0669      	lsls	r1, r5, #25
 800a216:	d5fb      	bpl.n	800a210 <_printf_i+0xe8>
 800a218:	881d      	ldrh	r5, [r3, #0]
 800a21a:	2f6f      	cmp	r7, #111	; 0x6f
 800a21c:	bf0c      	ite	eq
 800a21e:	2308      	moveq	r3, #8
 800a220:	230a      	movne	r3, #10
 800a222:	4852      	ldr	r0, [pc, #328]	; (800a36c <_printf_i+0x244>)
 800a224:	2100      	movs	r1, #0
 800a226:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a22a:	6866      	ldr	r6, [r4, #4]
 800a22c:	2e00      	cmp	r6, #0
 800a22e:	bfa8      	it	ge
 800a230:	6821      	ldrge	r1, [r4, #0]
 800a232:	60a6      	str	r6, [r4, #8]
 800a234:	bfa4      	itt	ge
 800a236:	f021 0104 	bicge.w	r1, r1, #4
 800a23a:	6021      	strge	r1, [r4, #0]
 800a23c:	b90d      	cbnz	r5, 800a242 <_printf_i+0x11a>
 800a23e:	2e00      	cmp	r6, #0
 800a240:	d04d      	beq.n	800a2de <_printf_i+0x1b6>
 800a242:	4616      	mov	r6, r2
 800a244:	fbb5 f1f3 	udiv	r1, r5, r3
 800a248:	fb03 5711 	mls	r7, r3, r1, r5
 800a24c:	5dc7      	ldrb	r7, [r0, r7]
 800a24e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a252:	462f      	mov	r7, r5
 800a254:	42bb      	cmp	r3, r7
 800a256:	460d      	mov	r5, r1
 800a258:	d9f4      	bls.n	800a244 <_printf_i+0x11c>
 800a25a:	2b08      	cmp	r3, #8
 800a25c:	d10b      	bne.n	800a276 <_printf_i+0x14e>
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	07df      	lsls	r7, r3, #31
 800a262:	d508      	bpl.n	800a276 <_printf_i+0x14e>
 800a264:	6923      	ldr	r3, [r4, #16]
 800a266:	6861      	ldr	r1, [r4, #4]
 800a268:	4299      	cmp	r1, r3
 800a26a:	bfde      	ittt	le
 800a26c:	2330      	movle	r3, #48	; 0x30
 800a26e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a272:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a276:	1b92      	subs	r2, r2, r6
 800a278:	6122      	str	r2, [r4, #16]
 800a27a:	464b      	mov	r3, r9
 800a27c:	4621      	mov	r1, r4
 800a27e:	4640      	mov	r0, r8
 800a280:	f8cd a000 	str.w	sl, [sp]
 800a284:	aa03      	add	r2, sp, #12
 800a286:	f7ff fedf 	bl	800a048 <_printf_common>
 800a28a:	3001      	adds	r0, #1
 800a28c:	d14c      	bne.n	800a328 <_printf_i+0x200>
 800a28e:	f04f 30ff 	mov.w	r0, #4294967295
 800a292:	b004      	add	sp, #16
 800a294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a298:	4834      	ldr	r0, [pc, #208]	; (800a36c <_printf_i+0x244>)
 800a29a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a29e:	680e      	ldr	r6, [r1, #0]
 800a2a0:	6823      	ldr	r3, [r4, #0]
 800a2a2:	f856 5b04 	ldr.w	r5, [r6], #4
 800a2a6:	061f      	lsls	r7, r3, #24
 800a2a8:	600e      	str	r6, [r1, #0]
 800a2aa:	d514      	bpl.n	800a2d6 <_printf_i+0x1ae>
 800a2ac:	07d9      	lsls	r1, r3, #31
 800a2ae:	bf44      	itt	mi
 800a2b0:	f043 0320 	orrmi.w	r3, r3, #32
 800a2b4:	6023      	strmi	r3, [r4, #0]
 800a2b6:	b91d      	cbnz	r5, 800a2c0 <_printf_i+0x198>
 800a2b8:	6823      	ldr	r3, [r4, #0]
 800a2ba:	f023 0320 	bic.w	r3, r3, #32
 800a2be:	6023      	str	r3, [r4, #0]
 800a2c0:	2310      	movs	r3, #16
 800a2c2:	e7af      	b.n	800a224 <_printf_i+0xfc>
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	f043 0320 	orr.w	r3, r3, #32
 800a2ca:	6023      	str	r3, [r4, #0]
 800a2cc:	2378      	movs	r3, #120	; 0x78
 800a2ce:	4828      	ldr	r0, [pc, #160]	; (800a370 <_printf_i+0x248>)
 800a2d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a2d4:	e7e3      	b.n	800a29e <_printf_i+0x176>
 800a2d6:	065e      	lsls	r6, r3, #25
 800a2d8:	bf48      	it	mi
 800a2da:	b2ad      	uxthmi	r5, r5
 800a2dc:	e7e6      	b.n	800a2ac <_printf_i+0x184>
 800a2de:	4616      	mov	r6, r2
 800a2e0:	e7bb      	b.n	800a25a <_printf_i+0x132>
 800a2e2:	680b      	ldr	r3, [r1, #0]
 800a2e4:	6826      	ldr	r6, [r4, #0]
 800a2e6:	1d1d      	adds	r5, r3, #4
 800a2e8:	6960      	ldr	r0, [r4, #20]
 800a2ea:	600d      	str	r5, [r1, #0]
 800a2ec:	0635      	lsls	r5, r6, #24
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	d501      	bpl.n	800a2f6 <_printf_i+0x1ce>
 800a2f2:	6018      	str	r0, [r3, #0]
 800a2f4:	e002      	b.n	800a2fc <_printf_i+0x1d4>
 800a2f6:	0671      	lsls	r1, r6, #25
 800a2f8:	d5fb      	bpl.n	800a2f2 <_printf_i+0x1ca>
 800a2fa:	8018      	strh	r0, [r3, #0]
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	4616      	mov	r6, r2
 800a300:	6123      	str	r3, [r4, #16]
 800a302:	e7ba      	b.n	800a27a <_printf_i+0x152>
 800a304:	680b      	ldr	r3, [r1, #0]
 800a306:	1d1a      	adds	r2, r3, #4
 800a308:	600a      	str	r2, [r1, #0]
 800a30a:	681e      	ldr	r6, [r3, #0]
 800a30c:	2100      	movs	r1, #0
 800a30e:	4630      	mov	r0, r6
 800a310:	6862      	ldr	r2, [r4, #4]
 800a312:	f002 fb0b 	bl	800c92c <memchr>
 800a316:	b108      	cbz	r0, 800a31c <_printf_i+0x1f4>
 800a318:	1b80      	subs	r0, r0, r6
 800a31a:	6060      	str	r0, [r4, #4]
 800a31c:	6863      	ldr	r3, [r4, #4]
 800a31e:	6123      	str	r3, [r4, #16]
 800a320:	2300      	movs	r3, #0
 800a322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a326:	e7a8      	b.n	800a27a <_printf_i+0x152>
 800a328:	4632      	mov	r2, r6
 800a32a:	4649      	mov	r1, r9
 800a32c:	4640      	mov	r0, r8
 800a32e:	6923      	ldr	r3, [r4, #16]
 800a330:	47d0      	blx	sl
 800a332:	3001      	adds	r0, #1
 800a334:	d0ab      	beq.n	800a28e <_printf_i+0x166>
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	079b      	lsls	r3, r3, #30
 800a33a:	d413      	bmi.n	800a364 <_printf_i+0x23c>
 800a33c:	68e0      	ldr	r0, [r4, #12]
 800a33e:	9b03      	ldr	r3, [sp, #12]
 800a340:	4298      	cmp	r0, r3
 800a342:	bfb8      	it	lt
 800a344:	4618      	movlt	r0, r3
 800a346:	e7a4      	b.n	800a292 <_printf_i+0x16a>
 800a348:	2301      	movs	r3, #1
 800a34a:	4632      	mov	r2, r6
 800a34c:	4649      	mov	r1, r9
 800a34e:	4640      	mov	r0, r8
 800a350:	47d0      	blx	sl
 800a352:	3001      	adds	r0, #1
 800a354:	d09b      	beq.n	800a28e <_printf_i+0x166>
 800a356:	3501      	adds	r5, #1
 800a358:	68e3      	ldr	r3, [r4, #12]
 800a35a:	9903      	ldr	r1, [sp, #12]
 800a35c:	1a5b      	subs	r3, r3, r1
 800a35e:	42ab      	cmp	r3, r5
 800a360:	dcf2      	bgt.n	800a348 <_printf_i+0x220>
 800a362:	e7eb      	b.n	800a33c <_printf_i+0x214>
 800a364:	2500      	movs	r5, #0
 800a366:	f104 0619 	add.w	r6, r4, #25
 800a36a:	e7f5      	b.n	800a358 <_printf_i+0x230>
 800a36c:	0800e49a 	.word	0x0800e49a
 800a370:	0800e4ab 	.word	0x0800e4ab

0800a374 <_scanf_float>:
 800a374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a378:	b087      	sub	sp, #28
 800a37a:	9303      	str	r3, [sp, #12]
 800a37c:	688b      	ldr	r3, [r1, #8]
 800a37e:	4617      	mov	r7, r2
 800a380:	1e5a      	subs	r2, r3, #1
 800a382:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a386:	bf85      	ittet	hi
 800a388:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a38c:	195b      	addhi	r3, r3, r5
 800a38e:	2300      	movls	r3, #0
 800a390:	9302      	strhi	r3, [sp, #8]
 800a392:	bf88      	it	hi
 800a394:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a398:	468b      	mov	fp, r1
 800a39a:	f04f 0500 	mov.w	r5, #0
 800a39e:	bf8c      	ite	hi
 800a3a0:	608b      	strhi	r3, [r1, #8]
 800a3a2:	9302      	strls	r3, [sp, #8]
 800a3a4:	680b      	ldr	r3, [r1, #0]
 800a3a6:	4680      	mov	r8, r0
 800a3a8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a3ac:	f84b 3b1c 	str.w	r3, [fp], #28
 800a3b0:	460c      	mov	r4, r1
 800a3b2:	465e      	mov	r6, fp
 800a3b4:	46aa      	mov	sl, r5
 800a3b6:	46a9      	mov	r9, r5
 800a3b8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a3bc:	9501      	str	r5, [sp, #4]
 800a3be:	68a2      	ldr	r2, [r4, #8]
 800a3c0:	b152      	cbz	r2, 800a3d8 <_scanf_float+0x64>
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	2b4e      	cmp	r3, #78	; 0x4e
 800a3c8:	d864      	bhi.n	800a494 <_scanf_float+0x120>
 800a3ca:	2b40      	cmp	r3, #64	; 0x40
 800a3cc:	d83c      	bhi.n	800a448 <_scanf_float+0xd4>
 800a3ce:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a3d2:	b2c8      	uxtb	r0, r1
 800a3d4:	280e      	cmp	r0, #14
 800a3d6:	d93a      	bls.n	800a44e <_scanf_float+0xda>
 800a3d8:	f1b9 0f00 	cmp.w	r9, #0
 800a3dc:	d003      	beq.n	800a3e6 <_scanf_float+0x72>
 800a3de:	6823      	ldr	r3, [r4, #0]
 800a3e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3e4:	6023      	str	r3, [r4, #0]
 800a3e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a3ea:	f1ba 0f01 	cmp.w	sl, #1
 800a3ee:	f200 8113 	bhi.w	800a618 <_scanf_float+0x2a4>
 800a3f2:	455e      	cmp	r6, fp
 800a3f4:	f200 8105 	bhi.w	800a602 <_scanf_float+0x28e>
 800a3f8:	2501      	movs	r5, #1
 800a3fa:	4628      	mov	r0, r5
 800a3fc:	b007      	add	sp, #28
 800a3fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a402:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a406:	2a0d      	cmp	r2, #13
 800a408:	d8e6      	bhi.n	800a3d8 <_scanf_float+0x64>
 800a40a:	a101      	add	r1, pc, #4	; (adr r1, 800a410 <_scanf_float+0x9c>)
 800a40c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a410:	0800a54f 	.word	0x0800a54f
 800a414:	0800a3d9 	.word	0x0800a3d9
 800a418:	0800a3d9 	.word	0x0800a3d9
 800a41c:	0800a3d9 	.word	0x0800a3d9
 800a420:	0800a5af 	.word	0x0800a5af
 800a424:	0800a587 	.word	0x0800a587
 800a428:	0800a3d9 	.word	0x0800a3d9
 800a42c:	0800a3d9 	.word	0x0800a3d9
 800a430:	0800a55d 	.word	0x0800a55d
 800a434:	0800a3d9 	.word	0x0800a3d9
 800a438:	0800a3d9 	.word	0x0800a3d9
 800a43c:	0800a3d9 	.word	0x0800a3d9
 800a440:	0800a3d9 	.word	0x0800a3d9
 800a444:	0800a515 	.word	0x0800a515
 800a448:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a44c:	e7db      	b.n	800a406 <_scanf_float+0x92>
 800a44e:	290e      	cmp	r1, #14
 800a450:	d8c2      	bhi.n	800a3d8 <_scanf_float+0x64>
 800a452:	a001      	add	r0, pc, #4	; (adr r0, 800a458 <_scanf_float+0xe4>)
 800a454:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a458:	0800a507 	.word	0x0800a507
 800a45c:	0800a3d9 	.word	0x0800a3d9
 800a460:	0800a507 	.word	0x0800a507
 800a464:	0800a59b 	.word	0x0800a59b
 800a468:	0800a3d9 	.word	0x0800a3d9
 800a46c:	0800a4b5 	.word	0x0800a4b5
 800a470:	0800a4f1 	.word	0x0800a4f1
 800a474:	0800a4f1 	.word	0x0800a4f1
 800a478:	0800a4f1 	.word	0x0800a4f1
 800a47c:	0800a4f1 	.word	0x0800a4f1
 800a480:	0800a4f1 	.word	0x0800a4f1
 800a484:	0800a4f1 	.word	0x0800a4f1
 800a488:	0800a4f1 	.word	0x0800a4f1
 800a48c:	0800a4f1 	.word	0x0800a4f1
 800a490:	0800a4f1 	.word	0x0800a4f1
 800a494:	2b6e      	cmp	r3, #110	; 0x6e
 800a496:	d809      	bhi.n	800a4ac <_scanf_float+0x138>
 800a498:	2b60      	cmp	r3, #96	; 0x60
 800a49a:	d8b2      	bhi.n	800a402 <_scanf_float+0x8e>
 800a49c:	2b54      	cmp	r3, #84	; 0x54
 800a49e:	d077      	beq.n	800a590 <_scanf_float+0x21c>
 800a4a0:	2b59      	cmp	r3, #89	; 0x59
 800a4a2:	d199      	bne.n	800a3d8 <_scanf_float+0x64>
 800a4a4:	2d07      	cmp	r5, #7
 800a4a6:	d197      	bne.n	800a3d8 <_scanf_float+0x64>
 800a4a8:	2508      	movs	r5, #8
 800a4aa:	e029      	b.n	800a500 <_scanf_float+0x18c>
 800a4ac:	2b74      	cmp	r3, #116	; 0x74
 800a4ae:	d06f      	beq.n	800a590 <_scanf_float+0x21c>
 800a4b0:	2b79      	cmp	r3, #121	; 0x79
 800a4b2:	e7f6      	b.n	800a4a2 <_scanf_float+0x12e>
 800a4b4:	6821      	ldr	r1, [r4, #0]
 800a4b6:	05c8      	lsls	r0, r1, #23
 800a4b8:	d51a      	bpl.n	800a4f0 <_scanf_float+0x17c>
 800a4ba:	9b02      	ldr	r3, [sp, #8]
 800a4bc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a4c0:	6021      	str	r1, [r4, #0]
 800a4c2:	f109 0901 	add.w	r9, r9, #1
 800a4c6:	b11b      	cbz	r3, 800a4d0 <_scanf_float+0x15c>
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	3201      	adds	r2, #1
 800a4cc:	9302      	str	r3, [sp, #8]
 800a4ce:	60a2      	str	r2, [r4, #8]
 800a4d0:	68a3      	ldr	r3, [r4, #8]
 800a4d2:	3b01      	subs	r3, #1
 800a4d4:	60a3      	str	r3, [r4, #8]
 800a4d6:	6923      	ldr	r3, [r4, #16]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	6123      	str	r3, [r4, #16]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	3b01      	subs	r3, #1
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	607b      	str	r3, [r7, #4]
 800a4e4:	f340 8084 	ble.w	800a5f0 <_scanf_float+0x27c>
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	603b      	str	r3, [r7, #0]
 800a4ee:	e766      	b.n	800a3be <_scanf_float+0x4a>
 800a4f0:	eb1a 0f05 	cmn.w	sl, r5
 800a4f4:	f47f af70 	bne.w	800a3d8 <_scanf_float+0x64>
 800a4f8:	6822      	ldr	r2, [r4, #0]
 800a4fa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a4fe:	6022      	str	r2, [r4, #0]
 800a500:	f806 3b01 	strb.w	r3, [r6], #1
 800a504:	e7e4      	b.n	800a4d0 <_scanf_float+0x15c>
 800a506:	6822      	ldr	r2, [r4, #0]
 800a508:	0610      	lsls	r0, r2, #24
 800a50a:	f57f af65 	bpl.w	800a3d8 <_scanf_float+0x64>
 800a50e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a512:	e7f4      	b.n	800a4fe <_scanf_float+0x18a>
 800a514:	f1ba 0f00 	cmp.w	sl, #0
 800a518:	d10e      	bne.n	800a538 <_scanf_float+0x1c4>
 800a51a:	f1b9 0f00 	cmp.w	r9, #0
 800a51e:	d10e      	bne.n	800a53e <_scanf_float+0x1ca>
 800a520:	6822      	ldr	r2, [r4, #0]
 800a522:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a526:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a52a:	d108      	bne.n	800a53e <_scanf_float+0x1ca>
 800a52c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a530:	f04f 0a01 	mov.w	sl, #1
 800a534:	6022      	str	r2, [r4, #0]
 800a536:	e7e3      	b.n	800a500 <_scanf_float+0x18c>
 800a538:	f1ba 0f02 	cmp.w	sl, #2
 800a53c:	d055      	beq.n	800a5ea <_scanf_float+0x276>
 800a53e:	2d01      	cmp	r5, #1
 800a540:	d002      	beq.n	800a548 <_scanf_float+0x1d4>
 800a542:	2d04      	cmp	r5, #4
 800a544:	f47f af48 	bne.w	800a3d8 <_scanf_float+0x64>
 800a548:	3501      	adds	r5, #1
 800a54a:	b2ed      	uxtb	r5, r5
 800a54c:	e7d8      	b.n	800a500 <_scanf_float+0x18c>
 800a54e:	f1ba 0f01 	cmp.w	sl, #1
 800a552:	f47f af41 	bne.w	800a3d8 <_scanf_float+0x64>
 800a556:	f04f 0a02 	mov.w	sl, #2
 800a55a:	e7d1      	b.n	800a500 <_scanf_float+0x18c>
 800a55c:	b97d      	cbnz	r5, 800a57e <_scanf_float+0x20a>
 800a55e:	f1b9 0f00 	cmp.w	r9, #0
 800a562:	f47f af3c 	bne.w	800a3de <_scanf_float+0x6a>
 800a566:	6822      	ldr	r2, [r4, #0]
 800a568:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a56c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a570:	f47f af39 	bne.w	800a3e6 <_scanf_float+0x72>
 800a574:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a578:	2501      	movs	r5, #1
 800a57a:	6022      	str	r2, [r4, #0]
 800a57c:	e7c0      	b.n	800a500 <_scanf_float+0x18c>
 800a57e:	2d03      	cmp	r5, #3
 800a580:	d0e2      	beq.n	800a548 <_scanf_float+0x1d4>
 800a582:	2d05      	cmp	r5, #5
 800a584:	e7de      	b.n	800a544 <_scanf_float+0x1d0>
 800a586:	2d02      	cmp	r5, #2
 800a588:	f47f af26 	bne.w	800a3d8 <_scanf_float+0x64>
 800a58c:	2503      	movs	r5, #3
 800a58e:	e7b7      	b.n	800a500 <_scanf_float+0x18c>
 800a590:	2d06      	cmp	r5, #6
 800a592:	f47f af21 	bne.w	800a3d8 <_scanf_float+0x64>
 800a596:	2507      	movs	r5, #7
 800a598:	e7b2      	b.n	800a500 <_scanf_float+0x18c>
 800a59a:	6822      	ldr	r2, [r4, #0]
 800a59c:	0591      	lsls	r1, r2, #22
 800a59e:	f57f af1b 	bpl.w	800a3d8 <_scanf_float+0x64>
 800a5a2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a5a6:	6022      	str	r2, [r4, #0]
 800a5a8:	f8cd 9004 	str.w	r9, [sp, #4]
 800a5ac:	e7a8      	b.n	800a500 <_scanf_float+0x18c>
 800a5ae:	6822      	ldr	r2, [r4, #0]
 800a5b0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a5b4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a5b8:	d006      	beq.n	800a5c8 <_scanf_float+0x254>
 800a5ba:	0550      	lsls	r0, r2, #21
 800a5bc:	f57f af0c 	bpl.w	800a3d8 <_scanf_float+0x64>
 800a5c0:	f1b9 0f00 	cmp.w	r9, #0
 800a5c4:	f43f af0f 	beq.w	800a3e6 <_scanf_float+0x72>
 800a5c8:	0591      	lsls	r1, r2, #22
 800a5ca:	bf58      	it	pl
 800a5cc:	9901      	ldrpl	r1, [sp, #4]
 800a5ce:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a5d2:	bf58      	it	pl
 800a5d4:	eba9 0101 	subpl.w	r1, r9, r1
 800a5d8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a5dc:	f04f 0900 	mov.w	r9, #0
 800a5e0:	bf58      	it	pl
 800a5e2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a5e6:	6022      	str	r2, [r4, #0]
 800a5e8:	e78a      	b.n	800a500 <_scanf_float+0x18c>
 800a5ea:	f04f 0a03 	mov.w	sl, #3
 800a5ee:	e787      	b.n	800a500 <_scanf_float+0x18c>
 800a5f0:	4639      	mov	r1, r7
 800a5f2:	4640      	mov	r0, r8
 800a5f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a5f8:	4798      	blx	r3
 800a5fa:	2800      	cmp	r0, #0
 800a5fc:	f43f aedf 	beq.w	800a3be <_scanf_float+0x4a>
 800a600:	e6ea      	b.n	800a3d8 <_scanf_float+0x64>
 800a602:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a606:	463a      	mov	r2, r7
 800a608:	4640      	mov	r0, r8
 800a60a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a60e:	4798      	blx	r3
 800a610:	6923      	ldr	r3, [r4, #16]
 800a612:	3b01      	subs	r3, #1
 800a614:	6123      	str	r3, [r4, #16]
 800a616:	e6ec      	b.n	800a3f2 <_scanf_float+0x7e>
 800a618:	1e6b      	subs	r3, r5, #1
 800a61a:	2b06      	cmp	r3, #6
 800a61c:	d825      	bhi.n	800a66a <_scanf_float+0x2f6>
 800a61e:	2d02      	cmp	r5, #2
 800a620:	d836      	bhi.n	800a690 <_scanf_float+0x31c>
 800a622:	455e      	cmp	r6, fp
 800a624:	f67f aee8 	bls.w	800a3f8 <_scanf_float+0x84>
 800a628:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a62c:	463a      	mov	r2, r7
 800a62e:	4640      	mov	r0, r8
 800a630:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a634:	4798      	blx	r3
 800a636:	6923      	ldr	r3, [r4, #16]
 800a638:	3b01      	subs	r3, #1
 800a63a:	6123      	str	r3, [r4, #16]
 800a63c:	e7f1      	b.n	800a622 <_scanf_float+0x2ae>
 800a63e:	9802      	ldr	r0, [sp, #8]
 800a640:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a644:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a648:	463a      	mov	r2, r7
 800a64a:	9002      	str	r0, [sp, #8]
 800a64c:	4640      	mov	r0, r8
 800a64e:	4798      	blx	r3
 800a650:	6923      	ldr	r3, [r4, #16]
 800a652:	3b01      	subs	r3, #1
 800a654:	6123      	str	r3, [r4, #16]
 800a656:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a65a:	fa5f fa8a 	uxtb.w	sl, sl
 800a65e:	f1ba 0f02 	cmp.w	sl, #2
 800a662:	d1ec      	bne.n	800a63e <_scanf_float+0x2ca>
 800a664:	3d03      	subs	r5, #3
 800a666:	b2ed      	uxtb	r5, r5
 800a668:	1b76      	subs	r6, r6, r5
 800a66a:	6823      	ldr	r3, [r4, #0]
 800a66c:	05da      	lsls	r2, r3, #23
 800a66e:	d52f      	bpl.n	800a6d0 <_scanf_float+0x35c>
 800a670:	055b      	lsls	r3, r3, #21
 800a672:	d510      	bpl.n	800a696 <_scanf_float+0x322>
 800a674:	455e      	cmp	r6, fp
 800a676:	f67f aebf 	bls.w	800a3f8 <_scanf_float+0x84>
 800a67a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a67e:	463a      	mov	r2, r7
 800a680:	4640      	mov	r0, r8
 800a682:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a686:	4798      	blx	r3
 800a688:	6923      	ldr	r3, [r4, #16]
 800a68a:	3b01      	subs	r3, #1
 800a68c:	6123      	str	r3, [r4, #16]
 800a68e:	e7f1      	b.n	800a674 <_scanf_float+0x300>
 800a690:	46aa      	mov	sl, r5
 800a692:	9602      	str	r6, [sp, #8]
 800a694:	e7df      	b.n	800a656 <_scanf_float+0x2e2>
 800a696:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a69a:	6923      	ldr	r3, [r4, #16]
 800a69c:	2965      	cmp	r1, #101	; 0x65
 800a69e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a6a2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a6a6:	6123      	str	r3, [r4, #16]
 800a6a8:	d00c      	beq.n	800a6c4 <_scanf_float+0x350>
 800a6aa:	2945      	cmp	r1, #69	; 0x45
 800a6ac:	d00a      	beq.n	800a6c4 <_scanf_float+0x350>
 800a6ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a6b2:	463a      	mov	r2, r7
 800a6b4:	4640      	mov	r0, r8
 800a6b6:	4798      	blx	r3
 800a6b8:	6923      	ldr	r3, [r4, #16]
 800a6ba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a6be:	3b01      	subs	r3, #1
 800a6c0:	1eb5      	subs	r5, r6, #2
 800a6c2:	6123      	str	r3, [r4, #16]
 800a6c4:	463a      	mov	r2, r7
 800a6c6:	4640      	mov	r0, r8
 800a6c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a6cc:	4798      	blx	r3
 800a6ce:	462e      	mov	r6, r5
 800a6d0:	6825      	ldr	r5, [r4, #0]
 800a6d2:	f015 0510 	ands.w	r5, r5, #16
 800a6d6:	d159      	bne.n	800a78c <_scanf_float+0x418>
 800a6d8:	7035      	strb	r5, [r6, #0]
 800a6da:	6823      	ldr	r3, [r4, #0]
 800a6dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a6e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6e4:	d11c      	bne.n	800a720 <_scanf_float+0x3ac>
 800a6e6:	9b01      	ldr	r3, [sp, #4]
 800a6e8:	454b      	cmp	r3, r9
 800a6ea:	eba3 0209 	sub.w	r2, r3, r9
 800a6ee:	d124      	bne.n	800a73a <_scanf_float+0x3c6>
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	4659      	mov	r1, fp
 800a6f4:	4640      	mov	r0, r8
 800a6f6:	f000 fe8b 	bl	800b410 <_strtod_r>
 800a6fa:	f8d4 c000 	ldr.w	ip, [r4]
 800a6fe:	9b03      	ldr	r3, [sp, #12]
 800a700:	f01c 0f02 	tst.w	ip, #2
 800a704:	4606      	mov	r6, r0
 800a706:	460f      	mov	r7, r1
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	d021      	beq.n	800a750 <_scanf_float+0x3dc>
 800a70c:	9903      	ldr	r1, [sp, #12]
 800a70e:	1d1a      	adds	r2, r3, #4
 800a710:	600a      	str	r2, [r1, #0]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	e9c3 6700 	strd	r6, r7, [r3]
 800a718:	68e3      	ldr	r3, [r4, #12]
 800a71a:	3301      	adds	r3, #1
 800a71c:	60e3      	str	r3, [r4, #12]
 800a71e:	e66c      	b.n	800a3fa <_scanf_float+0x86>
 800a720:	9b04      	ldr	r3, [sp, #16]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d0e4      	beq.n	800a6f0 <_scanf_float+0x37c>
 800a726:	9905      	ldr	r1, [sp, #20]
 800a728:	230a      	movs	r3, #10
 800a72a:	462a      	mov	r2, r5
 800a72c:	4640      	mov	r0, r8
 800a72e:	3101      	adds	r1, #1
 800a730:	f000 fefa 	bl	800b528 <_strtol_r>
 800a734:	9b04      	ldr	r3, [sp, #16]
 800a736:	9e05      	ldr	r6, [sp, #20]
 800a738:	1ac2      	subs	r2, r0, r3
 800a73a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a73e:	429e      	cmp	r6, r3
 800a740:	bf28      	it	cs
 800a742:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a746:	4630      	mov	r0, r6
 800a748:	4911      	ldr	r1, [pc, #68]	; (800a790 <_scanf_float+0x41c>)
 800a74a:	f000 f829 	bl	800a7a0 <siprintf>
 800a74e:	e7cf      	b.n	800a6f0 <_scanf_float+0x37c>
 800a750:	f01c 0f04 	tst.w	ip, #4
 800a754:	f103 0e04 	add.w	lr, r3, #4
 800a758:	d003      	beq.n	800a762 <_scanf_float+0x3ee>
 800a75a:	9903      	ldr	r1, [sp, #12]
 800a75c:	f8c1 e000 	str.w	lr, [r1]
 800a760:	e7d7      	b.n	800a712 <_scanf_float+0x39e>
 800a762:	9a03      	ldr	r2, [sp, #12]
 800a764:	f8c2 e000 	str.w	lr, [r2]
 800a768:	f8d3 8000 	ldr.w	r8, [r3]
 800a76c:	4602      	mov	r2, r0
 800a76e:	460b      	mov	r3, r1
 800a770:	f7f6 f94c 	bl	8000a0c <__aeabi_dcmpun>
 800a774:	b128      	cbz	r0, 800a782 <_scanf_float+0x40e>
 800a776:	4807      	ldr	r0, [pc, #28]	; (800a794 <_scanf_float+0x420>)
 800a778:	f000 f80e 	bl	800a798 <nanf>
 800a77c:	f8c8 0000 	str.w	r0, [r8]
 800a780:	e7ca      	b.n	800a718 <_scanf_float+0x3a4>
 800a782:	4630      	mov	r0, r6
 800a784:	4639      	mov	r1, r7
 800a786:	f7f6 f99f 	bl	8000ac8 <__aeabi_d2f>
 800a78a:	e7f7      	b.n	800a77c <_scanf_float+0x408>
 800a78c:	2500      	movs	r5, #0
 800a78e:	e634      	b.n	800a3fa <_scanf_float+0x86>
 800a790:	0800e4bc 	.word	0x0800e4bc
 800a794:	0800e8d8 	.word	0x0800e8d8

0800a798 <nanf>:
 800a798:	4800      	ldr	r0, [pc, #0]	; (800a79c <nanf+0x4>)
 800a79a:	4770      	bx	lr
 800a79c:	7fc00000 	.word	0x7fc00000

0800a7a0 <siprintf>:
 800a7a0:	b40e      	push	{r1, r2, r3}
 800a7a2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a7a6:	b500      	push	{lr}
 800a7a8:	b09c      	sub	sp, #112	; 0x70
 800a7aa:	ab1d      	add	r3, sp, #116	; 0x74
 800a7ac:	9002      	str	r0, [sp, #8]
 800a7ae:	9006      	str	r0, [sp, #24]
 800a7b0:	9107      	str	r1, [sp, #28]
 800a7b2:	9104      	str	r1, [sp, #16]
 800a7b4:	4808      	ldr	r0, [pc, #32]	; (800a7d8 <siprintf+0x38>)
 800a7b6:	4909      	ldr	r1, [pc, #36]	; (800a7dc <siprintf+0x3c>)
 800a7b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7bc:	9105      	str	r1, [sp, #20]
 800a7be:	6800      	ldr	r0, [r0, #0]
 800a7c0:	a902      	add	r1, sp, #8
 800a7c2:	9301      	str	r3, [sp, #4]
 800a7c4:	f002 fe96 	bl	800d4f4 <_svfiprintf_r>
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	9b02      	ldr	r3, [sp, #8]
 800a7cc:	701a      	strb	r2, [r3, #0]
 800a7ce:	b01c      	add	sp, #112	; 0x70
 800a7d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7d4:	b003      	add	sp, #12
 800a7d6:	4770      	bx	lr
 800a7d8:	20000010 	.word	0x20000010
 800a7dc:	ffff0208 	.word	0xffff0208

0800a7e0 <sulp>:
 800a7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7e4:	460f      	mov	r7, r1
 800a7e6:	4690      	mov	r8, r2
 800a7e8:	f002 fc2c 	bl	800d044 <__ulp>
 800a7ec:	4604      	mov	r4, r0
 800a7ee:	460d      	mov	r5, r1
 800a7f0:	f1b8 0f00 	cmp.w	r8, #0
 800a7f4:	d011      	beq.n	800a81a <sulp+0x3a>
 800a7f6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a7fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	dd0b      	ble.n	800a81a <sulp+0x3a>
 800a802:	2400      	movs	r4, #0
 800a804:	051b      	lsls	r3, r3, #20
 800a806:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a80a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a80e:	4622      	mov	r2, r4
 800a810:	462b      	mov	r3, r5
 800a812:	f7f5 fe61 	bl	80004d8 <__aeabi_dmul>
 800a816:	4604      	mov	r4, r0
 800a818:	460d      	mov	r5, r1
 800a81a:	4620      	mov	r0, r4
 800a81c:	4629      	mov	r1, r5
 800a81e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a822:	0000      	movs	r0, r0
 800a824:	0000      	movs	r0, r0
	...

0800a828 <_strtod_l>:
 800a828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	469b      	mov	fp, r3
 800a82e:	2300      	movs	r3, #0
 800a830:	b0a1      	sub	sp, #132	; 0x84
 800a832:	931c      	str	r3, [sp, #112]	; 0x70
 800a834:	4ba1      	ldr	r3, [pc, #644]	; (800aabc <_strtod_l+0x294>)
 800a836:	4682      	mov	sl, r0
 800a838:	681f      	ldr	r7, [r3, #0]
 800a83a:	460e      	mov	r6, r1
 800a83c:	4638      	mov	r0, r7
 800a83e:	9217      	str	r2, [sp, #92]	; 0x5c
 800a840:	f7f5 fc86 	bl	8000150 <strlen>
 800a844:	f04f 0800 	mov.w	r8, #0
 800a848:	4604      	mov	r4, r0
 800a84a:	f04f 0900 	mov.w	r9, #0
 800a84e:	961b      	str	r6, [sp, #108]	; 0x6c
 800a850:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a852:	781a      	ldrb	r2, [r3, #0]
 800a854:	2a2b      	cmp	r2, #43	; 0x2b
 800a856:	d04c      	beq.n	800a8f2 <_strtod_l+0xca>
 800a858:	d83a      	bhi.n	800a8d0 <_strtod_l+0xa8>
 800a85a:	2a0d      	cmp	r2, #13
 800a85c:	d833      	bhi.n	800a8c6 <_strtod_l+0x9e>
 800a85e:	2a08      	cmp	r2, #8
 800a860:	d833      	bhi.n	800a8ca <_strtod_l+0xa2>
 800a862:	2a00      	cmp	r2, #0
 800a864:	d03d      	beq.n	800a8e2 <_strtod_l+0xba>
 800a866:	2300      	movs	r3, #0
 800a868:	930c      	str	r3, [sp, #48]	; 0x30
 800a86a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a86c:	782b      	ldrb	r3, [r5, #0]
 800a86e:	2b30      	cmp	r3, #48	; 0x30
 800a870:	f040 80af 	bne.w	800a9d2 <_strtod_l+0x1aa>
 800a874:	786b      	ldrb	r3, [r5, #1]
 800a876:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a87a:	2b58      	cmp	r3, #88	; 0x58
 800a87c:	d16c      	bne.n	800a958 <_strtod_l+0x130>
 800a87e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a880:	4650      	mov	r0, sl
 800a882:	9301      	str	r3, [sp, #4]
 800a884:	ab1c      	add	r3, sp, #112	; 0x70
 800a886:	9300      	str	r3, [sp, #0]
 800a888:	4a8d      	ldr	r2, [pc, #564]	; (800aac0 <_strtod_l+0x298>)
 800a88a:	f8cd b008 	str.w	fp, [sp, #8]
 800a88e:	ab1d      	add	r3, sp, #116	; 0x74
 800a890:	a91b      	add	r1, sp, #108	; 0x6c
 800a892:	f001 fd2f 	bl	800c2f4 <__gethex>
 800a896:	f010 0607 	ands.w	r6, r0, #7
 800a89a:	4604      	mov	r4, r0
 800a89c:	d005      	beq.n	800a8aa <_strtod_l+0x82>
 800a89e:	2e06      	cmp	r6, #6
 800a8a0:	d129      	bne.n	800a8f6 <_strtod_l+0xce>
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	3501      	adds	r5, #1
 800a8a6:	951b      	str	r5, [sp, #108]	; 0x6c
 800a8a8:	930c      	str	r3, [sp, #48]	; 0x30
 800a8aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	f040 8596 	bne.w	800b3de <_strtod_l+0xbb6>
 800a8b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8b4:	b1d3      	cbz	r3, 800a8ec <_strtod_l+0xc4>
 800a8b6:	4642      	mov	r2, r8
 800a8b8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a8bc:	4610      	mov	r0, r2
 800a8be:	4619      	mov	r1, r3
 800a8c0:	b021      	add	sp, #132	; 0x84
 800a8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8c6:	2a20      	cmp	r2, #32
 800a8c8:	d1cd      	bne.n	800a866 <_strtod_l+0x3e>
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	931b      	str	r3, [sp, #108]	; 0x6c
 800a8ce:	e7bf      	b.n	800a850 <_strtod_l+0x28>
 800a8d0:	2a2d      	cmp	r2, #45	; 0x2d
 800a8d2:	d1c8      	bne.n	800a866 <_strtod_l+0x3e>
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	920c      	str	r2, [sp, #48]	; 0x30
 800a8d8:	1c5a      	adds	r2, r3, #1
 800a8da:	921b      	str	r2, [sp, #108]	; 0x6c
 800a8dc:	785b      	ldrb	r3, [r3, #1]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d1c3      	bne.n	800a86a <_strtod_l+0x42>
 800a8e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a8e4:	961b      	str	r6, [sp, #108]	; 0x6c
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	f040 8577 	bne.w	800b3da <_strtod_l+0xbb2>
 800a8ec:	4642      	mov	r2, r8
 800a8ee:	464b      	mov	r3, r9
 800a8f0:	e7e4      	b.n	800a8bc <_strtod_l+0x94>
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	e7ef      	b.n	800a8d6 <_strtod_l+0xae>
 800a8f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a8f8:	b13a      	cbz	r2, 800a90a <_strtod_l+0xe2>
 800a8fa:	2135      	movs	r1, #53	; 0x35
 800a8fc:	a81e      	add	r0, sp, #120	; 0x78
 800a8fe:	f002 fca5 	bl	800d24c <__copybits>
 800a902:	4650      	mov	r0, sl
 800a904:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a906:	f002 f86d 	bl	800c9e4 <_Bfree>
 800a90a:	3e01      	subs	r6, #1
 800a90c:	2e05      	cmp	r6, #5
 800a90e:	d807      	bhi.n	800a920 <_strtod_l+0xf8>
 800a910:	e8df f006 	tbb	[pc, r6]
 800a914:	1d180b0e 	.word	0x1d180b0e
 800a918:	030e      	.short	0x030e
 800a91a:	f04f 0900 	mov.w	r9, #0
 800a91e:	46c8      	mov	r8, r9
 800a920:	0721      	lsls	r1, r4, #28
 800a922:	d5c2      	bpl.n	800a8aa <_strtod_l+0x82>
 800a924:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800a928:	e7bf      	b.n	800a8aa <_strtod_l+0x82>
 800a92a:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 800a92e:	e7f7      	b.n	800a920 <_strtod_l+0xf8>
 800a930:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a932:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800a936:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a93a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a93e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a942:	e7ed      	b.n	800a920 <_strtod_l+0xf8>
 800a944:	f04f 0800 	mov.w	r8, #0
 800a948:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aac4 <_strtod_l+0x29c>
 800a94c:	e7e8      	b.n	800a920 <_strtod_l+0xf8>
 800a94e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a952:	f04f 38ff 	mov.w	r8, #4294967295
 800a956:	e7e3      	b.n	800a920 <_strtod_l+0xf8>
 800a958:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a95a:	1c5a      	adds	r2, r3, #1
 800a95c:	921b      	str	r2, [sp, #108]	; 0x6c
 800a95e:	785b      	ldrb	r3, [r3, #1]
 800a960:	2b30      	cmp	r3, #48	; 0x30
 800a962:	d0f9      	beq.n	800a958 <_strtod_l+0x130>
 800a964:	2b00      	cmp	r3, #0
 800a966:	d0a0      	beq.n	800a8aa <_strtod_l+0x82>
 800a968:	2301      	movs	r3, #1
 800a96a:	9307      	str	r3, [sp, #28]
 800a96c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a96e:	220a      	movs	r2, #10
 800a970:	9308      	str	r3, [sp, #32]
 800a972:	2300      	movs	r3, #0
 800a974:	469b      	mov	fp, r3
 800a976:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800a97a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800a97c:	7805      	ldrb	r5, [r0, #0]
 800a97e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800a982:	b2d9      	uxtb	r1, r3
 800a984:	2909      	cmp	r1, #9
 800a986:	d926      	bls.n	800a9d6 <_strtod_l+0x1ae>
 800a988:	4622      	mov	r2, r4
 800a98a:	4639      	mov	r1, r7
 800a98c:	f002 fec8 	bl	800d720 <strncmp>
 800a990:	2800      	cmp	r0, #0
 800a992:	d032      	beq.n	800a9fa <_strtod_l+0x1d2>
 800a994:	2000      	movs	r0, #0
 800a996:	462b      	mov	r3, r5
 800a998:	465c      	mov	r4, fp
 800a99a:	4602      	mov	r2, r0
 800a99c:	9004      	str	r0, [sp, #16]
 800a99e:	2b65      	cmp	r3, #101	; 0x65
 800a9a0:	d001      	beq.n	800a9a6 <_strtod_l+0x17e>
 800a9a2:	2b45      	cmp	r3, #69	; 0x45
 800a9a4:	d113      	bne.n	800a9ce <_strtod_l+0x1a6>
 800a9a6:	b91c      	cbnz	r4, 800a9b0 <_strtod_l+0x188>
 800a9a8:	9b07      	ldr	r3, [sp, #28]
 800a9aa:	4303      	orrs	r3, r0
 800a9ac:	d099      	beq.n	800a8e2 <_strtod_l+0xba>
 800a9ae:	2400      	movs	r4, #0
 800a9b0:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800a9b2:	1c73      	adds	r3, r6, #1
 800a9b4:	931b      	str	r3, [sp, #108]	; 0x6c
 800a9b6:	7873      	ldrb	r3, [r6, #1]
 800a9b8:	2b2b      	cmp	r3, #43	; 0x2b
 800a9ba:	d078      	beq.n	800aaae <_strtod_l+0x286>
 800a9bc:	2b2d      	cmp	r3, #45	; 0x2d
 800a9be:	d07b      	beq.n	800aab8 <_strtod_l+0x290>
 800a9c0:	2700      	movs	r7, #0
 800a9c2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a9c6:	2909      	cmp	r1, #9
 800a9c8:	f240 8082 	bls.w	800aad0 <_strtod_l+0x2a8>
 800a9cc:	961b      	str	r6, [sp, #108]	; 0x6c
 800a9ce:	2500      	movs	r5, #0
 800a9d0:	e09e      	b.n	800ab10 <_strtod_l+0x2e8>
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	e7c9      	b.n	800a96a <_strtod_l+0x142>
 800a9d6:	f1bb 0f08 	cmp.w	fp, #8
 800a9da:	bfd5      	itete	le
 800a9dc:	9906      	ldrle	r1, [sp, #24]
 800a9de:	9905      	ldrgt	r1, [sp, #20]
 800a9e0:	fb02 3301 	mlale	r3, r2, r1, r3
 800a9e4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a9e8:	f100 0001 	add.w	r0, r0, #1
 800a9ec:	bfd4      	ite	le
 800a9ee:	9306      	strle	r3, [sp, #24]
 800a9f0:	9305      	strgt	r3, [sp, #20]
 800a9f2:	f10b 0b01 	add.w	fp, fp, #1
 800a9f6:	901b      	str	r0, [sp, #108]	; 0x6c
 800a9f8:	e7bf      	b.n	800a97a <_strtod_l+0x152>
 800a9fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a9fc:	191a      	adds	r2, r3, r4
 800a9fe:	921b      	str	r2, [sp, #108]	; 0x6c
 800aa00:	5d1b      	ldrb	r3, [r3, r4]
 800aa02:	f1bb 0f00 	cmp.w	fp, #0
 800aa06:	d036      	beq.n	800aa76 <_strtod_l+0x24e>
 800aa08:	465c      	mov	r4, fp
 800aa0a:	9004      	str	r0, [sp, #16]
 800aa0c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800aa10:	2a09      	cmp	r2, #9
 800aa12:	d912      	bls.n	800aa3a <_strtod_l+0x212>
 800aa14:	2201      	movs	r2, #1
 800aa16:	e7c2      	b.n	800a99e <_strtod_l+0x176>
 800aa18:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa1a:	3001      	adds	r0, #1
 800aa1c:	1c5a      	adds	r2, r3, #1
 800aa1e:	921b      	str	r2, [sp, #108]	; 0x6c
 800aa20:	785b      	ldrb	r3, [r3, #1]
 800aa22:	2b30      	cmp	r3, #48	; 0x30
 800aa24:	d0f8      	beq.n	800aa18 <_strtod_l+0x1f0>
 800aa26:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800aa2a:	2a08      	cmp	r2, #8
 800aa2c:	f200 84dc 	bhi.w	800b3e8 <_strtod_l+0xbc0>
 800aa30:	9004      	str	r0, [sp, #16]
 800aa32:	2000      	movs	r0, #0
 800aa34:	4604      	mov	r4, r0
 800aa36:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800aa38:	9208      	str	r2, [sp, #32]
 800aa3a:	3b30      	subs	r3, #48	; 0x30
 800aa3c:	f100 0201 	add.w	r2, r0, #1
 800aa40:	d013      	beq.n	800aa6a <_strtod_l+0x242>
 800aa42:	9904      	ldr	r1, [sp, #16]
 800aa44:	1905      	adds	r5, r0, r4
 800aa46:	4411      	add	r1, r2
 800aa48:	9104      	str	r1, [sp, #16]
 800aa4a:	4622      	mov	r2, r4
 800aa4c:	210a      	movs	r1, #10
 800aa4e:	42aa      	cmp	r2, r5
 800aa50:	d113      	bne.n	800aa7a <_strtod_l+0x252>
 800aa52:	1822      	adds	r2, r4, r0
 800aa54:	2a08      	cmp	r2, #8
 800aa56:	f104 0401 	add.w	r4, r4, #1
 800aa5a:	4404      	add	r4, r0
 800aa5c:	dc1b      	bgt.n	800aa96 <_strtod_l+0x26e>
 800aa5e:	220a      	movs	r2, #10
 800aa60:	9906      	ldr	r1, [sp, #24]
 800aa62:	fb02 3301 	mla	r3, r2, r1, r3
 800aa66:	9306      	str	r3, [sp, #24]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa6c:	4610      	mov	r0, r2
 800aa6e:	1c59      	adds	r1, r3, #1
 800aa70:	911b      	str	r1, [sp, #108]	; 0x6c
 800aa72:	785b      	ldrb	r3, [r3, #1]
 800aa74:	e7ca      	b.n	800aa0c <_strtod_l+0x1e4>
 800aa76:	4658      	mov	r0, fp
 800aa78:	e7d3      	b.n	800aa22 <_strtod_l+0x1fa>
 800aa7a:	2a08      	cmp	r2, #8
 800aa7c:	dc04      	bgt.n	800aa88 <_strtod_l+0x260>
 800aa7e:	9f06      	ldr	r7, [sp, #24]
 800aa80:	434f      	muls	r7, r1
 800aa82:	9706      	str	r7, [sp, #24]
 800aa84:	3201      	adds	r2, #1
 800aa86:	e7e2      	b.n	800aa4e <_strtod_l+0x226>
 800aa88:	1c57      	adds	r7, r2, #1
 800aa8a:	2f10      	cmp	r7, #16
 800aa8c:	bfde      	ittt	le
 800aa8e:	9f05      	ldrle	r7, [sp, #20]
 800aa90:	434f      	mulle	r7, r1
 800aa92:	9705      	strle	r7, [sp, #20]
 800aa94:	e7f6      	b.n	800aa84 <_strtod_l+0x25c>
 800aa96:	2c10      	cmp	r4, #16
 800aa98:	bfdf      	itttt	le
 800aa9a:	220a      	movle	r2, #10
 800aa9c:	9905      	ldrle	r1, [sp, #20]
 800aa9e:	fb02 3301 	mlale	r3, r2, r1, r3
 800aaa2:	9305      	strle	r3, [sp, #20]
 800aaa4:	e7e0      	b.n	800aa68 <_strtod_l+0x240>
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	9304      	str	r3, [sp, #16]
 800aaac:	e77c      	b.n	800a9a8 <_strtod_l+0x180>
 800aaae:	2700      	movs	r7, #0
 800aab0:	1cb3      	adds	r3, r6, #2
 800aab2:	931b      	str	r3, [sp, #108]	; 0x6c
 800aab4:	78b3      	ldrb	r3, [r6, #2]
 800aab6:	e784      	b.n	800a9c2 <_strtod_l+0x19a>
 800aab8:	2701      	movs	r7, #1
 800aaba:	e7f9      	b.n	800aab0 <_strtod_l+0x288>
 800aabc:	0800e718 	.word	0x0800e718
 800aac0:	0800e4c4 	.word	0x0800e4c4
 800aac4:	7ff00000 	.word	0x7ff00000
 800aac8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aaca:	1c59      	adds	r1, r3, #1
 800aacc:	911b      	str	r1, [sp, #108]	; 0x6c
 800aace:	785b      	ldrb	r3, [r3, #1]
 800aad0:	2b30      	cmp	r3, #48	; 0x30
 800aad2:	d0f9      	beq.n	800aac8 <_strtod_l+0x2a0>
 800aad4:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800aad8:	2908      	cmp	r1, #8
 800aada:	f63f af78 	bhi.w	800a9ce <_strtod_l+0x1a6>
 800aade:	f04f 0e0a 	mov.w	lr, #10
 800aae2:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 800aae6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aae8:	9309      	str	r3, [sp, #36]	; 0x24
 800aaea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aaec:	1c59      	adds	r1, r3, #1
 800aaee:	911b      	str	r1, [sp, #108]	; 0x6c
 800aaf0:	785b      	ldrb	r3, [r3, #1]
 800aaf2:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800aaf6:	2d09      	cmp	r5, #9
 800aaf8:	d935      	bls.n	800ab66 <_strtod_l+0x33e>
 800aafa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800aafc:	1b49      	subs	r1, r1, r5
 800aafe:	2908      	cmp	r1, #8
 800ab00:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800ab04:	dc02      	bgt.n	800ab0c <_strtod_l+0x2e4>
 800ab06:	4565      	cmp	r5, ip
 800ab08:	bfa8      	it	ge
 800ab0a:	4665      	movge	r5, ip
 800ab0c:	b107      	cbz	r7, 800ab10 <_strtod_l+0x2e8>
 800ab0e:	426d      	negs	r5, r5
 800ab10:	2c00      	cmp	r4, #0
 800ab12:	d14c      	bne.n	800abae <_strtod_l+0x386>
 800ab14:	9907      	ldr	r1, [sp, #28]
 800ab16:	4301      	orrs	r1, r0
 800ab18:	f47f aec7 	bne.w	800a8aa <_strtod_l+0x82>
 800ab1c:	2a00      	cmp	r2, #0
 800ab1e:	f47f aee0 	bne.w	800a8e2 <_strtod_l+0xba>
 800ab22:	2b69      	cmp	r3, #105	; 0x69
 800ab24:	d026      	beq.n	800ab74 <_strtod_l+0x34c>
 800ab26:	dc23      	bgt.n	800ab70 <_strtod_l+0x348>
 800ab28:	2b49      	cmp	r3, #73	; 0x49
 800ab2a:	d023      	beq.n	800ab74 <_strtod_l+0x34c>
 800ab2c:	2b4e      	cmp	r3, #78	; 0x4e
 800ab2e:	f47f aed8 	bne.w	800a8e2 <_strtod_l+0xba>
 800ab32:	499c      	ldr	r1, [pc, #624]	; (800ada4 <_strtod_l+0x57c>)
 800ab34:	a81b      	add	r0, sp, #108	; 0x6c
 800ab36:	f001 fe2b 	bl	800c790 <__match>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	f43f aed1 	beq.w	800a8e2 <_strtod_l+0xba>
 800ab40:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	2b28      	cmp	r3, #40	; 0x28
 800ab46:	d12c      	bne.n	800aba2 <_strtod_l+0x37a>
 800ab48:	4997      	ldr	r1, [pc, #604]	; (800ada8 <_strtod_l+0x580>)
 800ab4a:	aa1e      	add	r2, sp, #120	; 0x78
 800ab4c:	a81b      	add	r0, sp, #108	; 0x6c
 800ab4e:	f001 fe33 	bl	800c7b8 <__hexnan>
 800ab52:	2805      	cmp	r0, #5
 800ab54:	d125      	bne.n	800aba2 <_strtod_l+0x37a>
 800ab56:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ab58:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800ab5c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ab60:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ab64:	e6a1      	b.n	800a8aa <_strtod_l+0x82>
 800ab66:	fb0e 3c0c 	mla	ip, lr, ip, r3
 800ab6a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800ab6e:	e7bc      	b.n	800aaea <_strtod_l+0x2c2>
 800ab70:	2b6e      	cmp	r3, #110	; 0x6e
 800ab72:	e7dc      	b.n	800ab2e <_strtod_l+0x306>
 800ab74:	498d      	ldr	r1, [pc, #564]	; (800adac <_strtod_l+0x584>)
 800ab76:	a81b      	add	r0, sp, #108	; 0x6c
 800ab78:	f001 fe0a 	bl	800c790 <__match>
 800ab7c:	2800      	cmp	r0, #0
 800ab7e:	f43f aeb0 	beq.w	800a8e2 <_strtod_l+0xba>
 800ab82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab84:	498a      	ldr	r1, [pc, #552]	; (800adb0 <_strtod_l+0x588>)
 800ab86:	3b01      	subs	r3, #1
 800ab88:	a81b      	add	r0, sp, #108	; 0x6c
 800ab8a:	931b      	str	r3, [sp, #108]	; 0x6c
 800ab8c:	f001 fe00 	bl	800c790 <__match>
 800ab90:	b910      	cbnz	r0, 800ab98 <_strtod_l+0x370>
 800ab92:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab94:	3301      	adds	r3, #1
 800ab96:	931b      	str	r3, [sp, #108]	; 0x6c
 800ab98:	f04f 0800 	mov.w	r8, #0
 800ab9c:	f8df 9220 	ldr.w	r9, [pc, #544]	; 800adc0 <_strtod_l+0x598>
 800aba0:	e683      	b.n	800a8aa <_strtod_l+0x82>
 800aba2:	4884      	ldr	r0, [pc, #528]	; (800adb4 <_strtod_l+0x58c>)
 800aba4:	f002 fda6 	bl	800d6f4 <nan>
 800aba8:	4680      	mov	r8, r0
 800abaa:	4689      	mov	r9, r1
 800abac:	e67d      	b.n	800a8aa <_strtod_l+0x82>
 800abae:	9b04      	ldr	r3, [sp, #16]
 800abb0:	f1bb 0f00 	cmp.w	fp, #0
 800abb4:	bf08      	it	eq
 800abb6:	46a3      	moveq	fp, r4
 800abb8:	1aeb      	subs	r3, r5, r3
 800abba:	2c10      	cmp	r4, #16
 800abbc:	9806      	ldr	r0, [sp, #24]
 800abbe:	4626      	mov	r6, r4
 800abc0:	9307      	str	r3, [sp, #28]
 800abc2:	bfa8      	it	ge
 800abc4:	2610      	movge	r6, #16
 800abc6:	f7f5 fc0d 	bl	80003e4 <__aeabi_ui2d>
 800abca:	2c09      	cmp	r4, #9
 800abcc:	4680      	mov	r8, r0
 800abce:	4689      	mov	r9, r1
 800abd0:	dd13      	ble.n	800abfa <_strtod_l+0x3d2>
 800abd2:	4b79      	ldr	r3, [pc, #484]	; (800adb8 <_strtod_l+0x590>)
 800abd4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800abd8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800abdc:	f7f5 fc7c 	bl	80004d8 <__aeabi_dmul>
 800abe0:	4680      	mov	r8, r0
 800abe2:	9805      	ldr	r0, [sp, #20]
 800abe4:	4689      	mov	r9, r1
 800abe6:	f7f5 fbfd 	bl	80003e4 <__aeabi_ui2d>
 800abea:	4602      	mov	r2, r0
 800abec:	460b      	mov	r3, r1
 800abee:	4640      	mov	r0, r8
 800abf0:	4649      	mov	r1, r9
 800abf2:	f7f5 fabb 	bl	800016c <__adddf3>
 800abf6:	4680      	mov	r8, r0
 800abf8:	4689      	mov	r9, r1
 800abfa:	2c0f      	cmp	r4, #15
 800abfc:	dc36      	bgt.n	800ac6c <_strtod_l+0x444>
 800abfe:	9b07      	ldr	r3, [sp, #28]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	f43f ae52 	beq.w	800a8aa <_strtod_l+0x82>
 800ac06:	dd22      	ble.n	800ac4e <_strtod_l+0x426>
 800ac08:	2b16      	cmp	r3, #22
 800ac0a:	dc09      	bgt.n	800ac20 <_strtod_l+0x3f8>
 800ac0c:	4c6a      	ldr	r4, [pc, #424]	; (800adb8 <_strtod_l+0x590>)
 800ac0e:	4642      	mov	r2, r8
 800ac10:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800ac14:	464b      	mov	r3, r9
 800ac16:	e9d4 0100 	ldrd	r0, r1, [r4]
 800ac1a:	f7f5 fc5d 	bl	80004d8 <__aeabi_dmul>
 800ac1e:	e7c3      	b.n	800aba8 <_strtod_l+0x380>
 800ac20:	9a07      	ldr	r2, [sp, #28]
 800ac22:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ac26:	4293      	cmp	r3, r2
 800ac28:	db20      	blt.n	800ac6c <_strtod_l+0x444>
 800ac2a:	4d63      	ldr	r5, [pc, #396]	; (800adb8 <_strtod_l+0x590>)
 800ac2c:	f1c4 040f 	rsb	r4, r4, #15
 800ac30:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800ac34:	4642      	mov	r2, r8
 800ac36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac3a:	464b      	mov	r3, r9
 800ac3c:	f7f5 fc4c 	bl	80004d8 <__aeabi_dmul>
 800ac40:	9b07      	ldr	r3, [sp, #28]
 800ac42:	1b1c      	subs	r4, r3, r4
 800ac44:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800ac48:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac4c:	e7e5      	b.n	800ac1a <_strtod_l+0x3f2>
 800ac4e:	9b07      	ldr	r3, [sp, #28]
 800ac50:	3316      	adds	r3, #22
 800ac52:	db0b      	blt.n	800ac6c <_strtod_l+0x444>
 800ac54:	9b04      	ldr	r3, [sp, #16]
 800ac56:	4a58      	ldr	r2, [pc, #352]	; (800adb8 <_strtod_l+0x590>)
 800ac58:	1b5d      	subs	r5, r3, r5
 800ac5a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800ac5e:	4640      	mov	r0, r8
 800ac60:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac64:	4649      	mov	r1, r9
 800ac66:	f7f5 fd61 	bl	800072c <__aeabi_ddiv>
 800ac6a:	e79d      	b.n	800aba8 <_strtod_l+0x380>
 800ac6c:	9b07      	ldr	r3, [sp, #28]
 800ac6e:	1ba6      	subs	r6, r4, r6
 800ac70:	441e      	add	r6, r3
 800ac72:	2e00      	cmp	r6, #0
 800ac74:	dd71      	ble.n	800ad5a <_strtod_l+0x532>
 800ac76:	f016 030f 	ands.w	r3, r6, #15
 800ac7a:	d00a      	beq.n	800ac92 <_strtod_l+0x46a>
 800ac7c:	494e      	ldr	r1, [pc, #312]	; (800adb8 <_strtod_l+0x590>)
 800ac7e:	4642      	mov	r2, r8
 800ac80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac88:	464b      	mov	r3, r9
 800ac8a:	f7f5 fc25 	bl	80004d8 <__aeabi_dmul>
 800ac8e:	4680      	mov	r8, r0
 800ac90:	4689      	mov	r9, r1
 800ac92:	f036 060f 	bics.w	r6, r6, #15
 800ac96:	d050      	beq.n	800ad3a <_strtod_l+0x512>
 800ac98:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800ac9c:	dd27      	ble.n	800acee <_strtod_l+0x4c6>
 800ac9e:	f04f 0b00 	mov.w	fp, #0
 800aca2:	f8cd b010 	str.w	fp, [sp, #16]
 800aca6:	f8cd b020 	str.w	fp, [sp, #32]
 800acaa:	f8cd b018 	str.w	fp, [sp, #24]
 800acae:	2322      	movs	r3, #34	; 0x22
 800acb0:	f04f 0800 	mov.w	r8, #0
 800acb4:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800adc0 <_strtod_l+0x598>
 800acb8:	f8ca 3000 	str.w	r3, [sl]
 800acbc:	9b08      	ldr	r3, [sp, #32]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	f43f adf3 	beq.w	800a8aa <_strtod_l+0x82>
 800acc4:	4650      	mov	r0, sl
 800acc6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800acc8:	f001 fe8c 	bl	800c9e4 <_Bfree>
 800accc:	4650      	mov	r0, sl
 800acce:	9906      	ldr	r1, [sp, #24]
 800acd0:	f001 fe88 	bl	800c9e4 <_Bfree>
 800acd4:	4650      	mov	r0, sl
 800acd6:	9904      	ldr	r1, [sp, #16]
 800acd8:	f001 fe84 	bl	800c9e4 <_Bfree>
 800acdc:	4650      	mov	r0, sl
 800acde:	9908      	ldr	r1, [sp, #32]
 800ace0:	f001 fe80 	bl	800c9e4 <_Bfree>
 800ace4:	4659      	mov	r1, fp
 800ace6:	4650      	mov	r0, sl
 800ace8:	f001 fe7c 	bl	800c9e4 <_Bfree>
 800acec:	e5dd      	b.n	800a8aa <_strtod_l+0x82>
 800acee:	2300      	movs	r3, #0
 800acf0:	4640      	mov	r0, r8
 800acf2:	4649      	mov	r1, r9
 800acf4:	461f      	mov	r7, r3
 800acf6:	1136      	asrs	r6, r6, #4
 800acf8:	2e01      	cmp	r6, #1
 800acfa:	dc21      	bgt.n	800ad40 <_strtod_l+0x518>
 800acfc:	b10b      	cbz	r3, 800ad02 <_strtod_l+0x4da>
 800acfe:	4680      	mov	r8, r0
 800ad00:	4689      	mov	r9, r1
 800ad02:	4b2e      	ldr	r3, [pc, #184]	; (800adbc <_strtod_l+0x594>)
 800ad04:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ad08:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ad0c:	4642      	mov	r2, r8
 800ad0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad12:	464b      	mov	r3, r9
 800ad14:	f7f5 fbe0 	bl	80004d8 <__aeabi_dmul>
 800ad18:	4b29      	ldr	r3, [pc, #164]	; (800adc0 <_strtod_l+0x598>)
 800ad1a:	460a      	mov	r2, r1
 800ad1c:	400b      	ands	r3, r1
 800ad1e:	4929      	ldr	r1, [pc, #164]	; (800adc4 <_strtod_l+0x59c>)
 800ad20:	4680      	mov	r8, r0
 800ad22:	428b      	cmp	r3, r1
 800ad24:	d8bb      	bhi.n	800ac9e <_strtod_l+0x476>
 800ad26:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ad2a:	428b      	cmp	r3, r1
 800ad2c:	bf86      	itte	hi
 800ad2e:	f04f 38ff 	movhi.w	r8, #4294967295
 800ad32:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800adc8 <_strtod_l+0x5a0>
 800ad36:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	9305      	str	r3, [sp, #20]
 800ad3e:	e07e      	b.n	800ae3e <_strtod_l+0x616>
 800ad40:	07f2      	lsls	r2, r6, #31
 800ad42:	d507      	bpl.n	800ad54 <_strtod_l+0x52c>
 800ad44:	4b1d      	ldr	r3, [pc, #116]	; (800adbc <_strtod_l+0x594>)
 800ad46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4e:	f7f5 fbc3 	bl	80004d8 <__aeabi_dmul>
 800ad52:	2301      	movs	r3, #1
 800ad54:	3701      	adds	r7, #1
 800ad56:	1076      	asrs	r6, r6, #1
 800ad58:	e7ce      	b.n	800acf8 <_strtod_l+0x4d0>
 800ad5a:	d0ee      	beq.n	800ad3a <_strtod_l+0x512>
 800ad5c:	4276      	negs	r6, r6
 800ad5e:	f016 020f 	ands.w	r2, r6, #15
 800ad62:	d00a      	beq.n	800ad7a <_strtod_l+0x552>
 800ad64:	4b14      	ldr	r3, [pc, #80]	; (800adb8 <_strtod_l+0x590>)
 800ad66:	4640      	mov	r0, r8
 800ad68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad6c:	4649      	mov	r1, r9
 800ad6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad72:	f7f5 fcdb 	bl	800072c <__aeabi_ddiv>
 800ad76:	4680      	mov	r8, r0
 800ad78:	4689      	mov	r9, r1
 800ad7a:	1136      	asrs	r6, r6, #4
 800ad7c:	d0dd      	beq.n	800ad3a <_strtod_l+0x512>
 800ad7e:	2e1f      	cmp	r6, #31
 800ad80:	dd24      	ble.n	800adcc <_strtod_l+0x5a4>
 800ad82:	f04f 0b00 	mov.w	fp, #0
 800ad86:	f8cd b010 	str.w	fp, [sp, #16]
 800ad8a:	f8cd b020 	str.w	fp, [sp, #32]
 800ad8e:	f8cd b018 	str.w	fp, [sp, #24]
 800ad92:	2322      	movs	r3, #34	; 0x22
 800ad94:	f04f 0800 	mov.w	r8, #0
 800ad98:	f04f 0900 	mov.w	r9, #0
 800ad9c:	f8ca 3000 	str.w	r3, [sl]
 800ada0:	e78c      	b.n	800acbc <_strtod_l+0x494>
 800ada2:	bf00      	nop
 800ada4:	0800e495 	.word	0x0800e495
 800ada8:	0800e4d8 	.word	0x0800e4d8
 800adac:	0800e48d 	.word	0x0800e48d
 800adb0:	0800e61c 	.word	0x0800e61c
 800adb4:	0800e8d8 	.word	0x0800e8d8
 800adb8:	0800e7b8 	.word	0x0800e7b8
 800adbc:	0800e790 	.word	0x0800e790
 800adc0:	7ff00000 	.word	0x7ff00000
 800adc4:	7ca00000 	.word	0x7ca00000
 800adc8:	7fefffff 	.word	0x7fefffff
 800adcc:	f016 0310 	ands.w	r3, r6, #16
 800add0:	bf18      	it	ne
 800add2:	236a      	movne	r3, #106	; 0x6a
 800add4:	4640      	mov	r0, r8
 800add6:	9305      	str	r3, [sp, #20]
 800add8:	4649      	mov	r1, r9
 800adda:	2300      	movs	r3, #0
 800addc:	4fb2      	ldr	r7, [pc, #712]	; (800b0a8 <_strtod_l+0x880>)
 800adde:	07f2      	lsls	r2, r6, #31
 800ade0:	d504      	bpl.n	800adec <_strtod_l+0x5c4>
 800ade2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ade6:	f7f5 fb77 	bl	80004d8 <__aeabi_dmul>
 800adea:	2301      	movs	r3, #1
 800adec:	1076      	asrs	r6, r6, #1
 800adee:	f107 0708 	add.w	r7, r7, #8
 800adf2:	d1f4      	bne.n	800adde <_strtod_l+0x5b6>
 800adf4:	b10b      	cbz	r3, 800adfa <_strtod_l+0x5d2>
 800adf6:	4680      	mov	r8, r0
 800adf8:	4689      	mov	r9, r1
 800adfa:	9b05      	ldr	r3, [sp, #20]
 800adfc:	b1bb      	cbz	r3, 800ae2e <_strtod_l+0x606>
 800adfe:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800ae02:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	4649      	mov	r1, r9
 800ae0a:	dd10      	ble.n	800ae2e <_strtod_l+0x606>
 800ae0c:	2b1f      	cmp	r3, #31
 800ae0e:	f340 812b 	ble.w	800b068 <_strtod_l+0x840>
 800ae12:	2b34      	cmp	r3, #52	; 0x34
 800ae14:	bfd8      	it	le
 800ae16:	f04f 32ff 	movle.w	r2, #4294967295
 800ae1a:	f04f 0800 	mov.w	r8, #0
 800ae1e:	bfcf      	iteee	gt
 800ae20:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ae24:	3b20      	suble	r3, #32
 800ae26:	fa02 f303 	lslle.w	r3, r2, r3
 800ae2a:	ea03 0901 	andle.w	r9, r3, r1
 800ae2e:	2200      	movs	r2, #0
 800ae30:	2300      	movs	r3, #0
 800ae32:	4640      	mov	r0, r8
 800ae34:	4649      	mov	r1, r9
 800ae36:	f7f5 fdb7 	bl	80009a8 <__aeabi_dcmpeq>
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	d1a1      	bne.n	800ad82 <_strtod_l+0x55a>
 800ae3e:	9b06      	ldr	r3, [sp, #24]
 800ae40:	465a      	mov	r2, fp
 800ae42:	9300      	str	r3, [sp, #0]
 800ae44:	4650      	mov	r0, sl
 800ae46:	4623      	mov	r3, r4
 800ae48:	9908      	ldr	r1, [sp, #32]
 800ae4a:	f001 fe37 	bl	800cabc <__s2b>
 800ae4e:	9008      	str	r0, [sp, #32]
 800ae50:	2800      	cmp	r0, #0
 800ae52:	f43f af24 	beq.w	800ac9e <_strtod_l+0x476>
 800ae56:	9b04      	ldr	r3, [sp, #16]
 800ae58:	f04f 0b00 	mov.w	fp, #0
 800ae5c:	1b5d      	subs	r5, r3, r5
 800ae5e:	9b07      	ldr	r3, [sp, #28]
 800ae60:	f8cd b010 	str.w	fp, [sp, #16]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	bfb4      	ite	lt
 800ae68:	462b      	movlt	r3, r5
 800ae6a:	2300      	movge	r3, #0
 800ae6c:	930e      	str	r3, [sp, #56]	; 0x38
 800ae6e:	9b07      	ldr	r3, [sp, #28]
 800ae70:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ae74:	9316      	str	r3, [sp, #88]	; 0x58
 800ae76:	9b08      	ldr	r3, [sp, #32]
 800ae78:	4650      	mov	r0, sl
 800ae7a:	6859      	ldr	r1, [r3, #4]
 800ae7c:	f001 fd72 	bl	800c964 <_Balloc>
 800ae80:	9006      	str	r0, [sp, #24]
 800ae82:	2800      	cmp	r0, #0
 800ae84:	f43f af13 	beq.w	800acae <_strtod_l+0x486>
 800ae88:	9b08      	ldr	r3, [sp, #32]
 800ae8a:	300c      	adds	r0, #12
 800ae8c:	691a      	ldr	r2, [r3, #16]
 800ae8e:	f103 010c 	add.w	r1, r3, #12
 800ae92:	3202      	adds	r2, #2
 800ae94:	0092      	lsls	r2, r2, #2
 800ae96:	f001 fd57 	bl	800c948 <memcpy>
 800ae9a:	ab1e      	add	r3, sp, #120	; 0x78
 800ae9c:	9301      	str	r3, [sp, #4]
 800ae9e:	ab1d      	add	r3, sp, #116	; 0x74
 800aea0:	9300      	str	r3, [sp, #0]
 800aea2:	4642      	mov	r2, r8
 800aea4:	464b      	mov	r3, r9
 800aea6:	4650      	mov	r0, sl
 800aea8:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 800aeac:	f002 f944 	bl	800d138 <__d2b>
 800aeb0:	901c      	str	r0, [sp, #112]	; 0x70
 800aeb2:	2800      	cmp	r0, #0
 800aeb4:	f43f aefb 	beq.w	800acae <_strtod_l+0x486>
 800aeb8:	2101      	movs	r1, #1
 800aeba:	4650      	mov	r0, sl
 800aebc:	f001 fe96 	bl	800cbec <__i2b>
 800aec0:	4603      	mov	r3, r0
 800aec2:	9004      	str	r0, [sp, #16]
 800aec4:	2800      	cmp	r0, #0
 800aec6:	f43f aef2 	beq.w	800acae <_strtod_l+0x486>
 800aeca:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800aecc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800aece:	2d00      	cmp	r5, #0
 800aed0:	bfab      	itete	ge
 800aed2:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800aed4:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800aed6:	18ee      	addge	r6, r5, r3
 800aed8:	1b5c      	sublt	r4, r3, r5
 800aeda:	9b05      	ldr	r3, [sp, #20]
 800aedc:	bfa8      	it	ge
 800aede:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800aee0:	eba5 0503 	sub.w	r5, r5, r3
 800aee4:	4415      	add	r5, r2
 800aee6:	4b71      	ldr	r3, [pc, #452]	; (800b0ac <_strtod_l+0x884>)
 800aee8:	f105 35ff 	add.w	r5, r5, #4294967295
 800aeec:	bfb8      	it	lt
 800aeee:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800aef0:	429d      	cmp	r5, r3
 800aef2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aef6:	f280 80c9 	bge.w	800b08c <_strtod_l+0x864>
 800aefa:	1b5b      	subs	r3, r3, r5
 800aefc:	2b1f      	cmp	r3, #31
 800aefe:	f04f 0701 	mov.w	r7, #1
 800af02:	eba2 0203 	sub.w	r2, r2, r3
 800af06:	f300 80b6 	bgt.w	800b076 <_strtod_l+0x84e>
 800af0a:	2500      	movs	r5, #0
 800af0c:	fa07 f303 	lsl.w	r3, r7, r3
 800af10:	930f      	str	r3, [sp, #60]	; 0x3c
 800af12:	18b7      	adds	r7, r6, r2
 800af14:	9b05      	ldr	r3, [sp, #20]
 800af16:	42be      	cmp	r6, r7
 800af18:	4414      	add	r4, r2
 800af1a:	441c      	add	r4, r3
 800af1c:	4633      	mov	r3, r6
 800af1e:	bfa8      	it	ge
 800af20:	463b      	movge	r3, r7
 800af22:	42a3      	cmp	r3, r4
 800af24:	bfa8      	it	ge
 800af26:	4623      	movge	r3, r4
 800af28:	2b00      	cmp	r3, #0
 800af2a:	bfc2      	ittt	gt
 800af2c:	1aff      	subgt	r7, r7, r3
 800af2e:	1ae4      	subgt	r4, r4, r3
 800af30:	1af6      	subgt	r6, r6, r3
 800af32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af34:	2b00      	cmp	r3, #0
 800af36:	dd17      	ble.n	800af68 <_strtod_l+0x740>
 800af38:	461a      	mov	r2, r3
 800af3a:	4650      	mov	r0, sl
 800af3c:	9904      	ldr	r1, [sp, #16]
 800af3e:	f001 ff0f 	bl	800cd60 <__pow5mult>
 800af42:	9004      	str	r0, [sp, #16]
 800af44:	2800      	cmp	r0, #0
 800af46:	f43f aeb2 	beq.w	800acae <_strtod_l+0x486>
 800af4a:	4601      	mov	r1, r0
 800af4c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800af4e:	4650      	mov	r0, sl
 800af50:	f001 fe62 	bl	800cc18 <__multiply>
 800af54:	9009      	str	r0, [sp, #36]	; 0x24
 800af56:	2800      	cmp	r0, #0
 800af58:	f43f aea9 	beq.w	800acae <_strtod_l+0x486>
 800af5c:	4650      	mov	r0, sl
 800af5e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800af60:	f001 fd40 	bl	800c9e4 <_Bfree>
 800af64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af66:	931c      	str	r3, [sp, #112]	; 0x70
 800af68:	2f00      	cmp	r7, #0
 800af6a:	f300 8093 	bgt.w	800b094 <_strtod_l+0x86c>
 800af6e:	9b07      	ldr	r3, [sp, #28]
 800af70:	2b00      	cmp	r3, #0
 800af72:	dd08      	ble.n	800af86 <_strtod_l+0x75e>
 800af74:	4650      	mov	r0, sl
 800af76:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800af78:	9906      	ldr	r1, [sp, #24]
 800af7a:	f001 fef1 	bl	800cd60 <__pow5mult>
 800af7e:	9006      	str	r0, [sp, #24]
 800af80:	2800      	cmp	r0, #0
 800af82:	f43f ae94 	beq.w	800acae <_strtod_l+0x486>
 800af86:	2c00      	cmp	r4, #0
 800af88:	dd08      	ble.n	800af9c <_strtod_l+0x774>
 800af8a:	4622      	mov	r2, r4
 800af8c:	4650      	mov	r0, sl
 800af8e:	9906      	ldr	r1, [sp, #24]
 800af90:	f001 ff40 	bl	800ce14 <__lshift>
 800af94:	9006      	str	r0, [sp, #24]
 800af96:	2800      	cmp	r0, #0
 800af98:	f43f ae89 	beq.w	800acae <_strtod_l+0x486>
 800af9c:	2e00      	cmp	r6, #0
 800af9e:	dd08      	ble.n	800afb2 <_strtod_l+0x78a>
 800afa0:	4632      	mov	r2, r6
 800afa2:	4650      	mov	r0, sl
 800afa4:	9904      	ldr	r1, [sp, #16]
 800afa6:	f001 ff35 	bl	800ce14 <__lshift>
 800afaa:	9004      	str	r0, [sp, #16]
 800afac:	2800      	cmp	r0, #0
 800afae:	f43f ae7e 	beq.w	800acae <_strtod_l+0x486>
 800afb2:	4650      	mov	r0, sl
 800afb4:	9a06      	ldr	r2, [sp, #24]
 800afb6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800afb8:	f001 ffb4 	bl	800cf24 <__mdiff>
 800afbc:	4683      	mov	fp, r0
 800afbe:	2800      	cmp	r0, #0
 800afc0:	f43f ae75 	beq.w	800acae <_strtod_l+0x486>
 800afc4:	2400      	movs	r4, #0
 800afc6:	68c3      	ldr	r3, [r0, #12]
 800afc8:	9904      	ldr	r1, [sp, #16]
 800afca:	60c4      	str	r4, [r0, #12]
 800afcc:	930d      	str	r3, [sp, #52]	; 0x34
 800afce:	f001 ff8d 	bl	800ceec <__mcmp>
 800afd2:	42a0      	cmp	r0, r4
 800afd4:	da70      	bge.n	800b0b8 <_strtod_l+0x890>
 800afd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afd8:	ea53 0308 	orrs.w	r3, r3, r8
 800afdc:	f040 8096 	bne.w	800b10c <_strtod_l+0x8e4>
 800afe0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	f040 8091 	bne.w	800b10c <_strtod_l+0x8e4>
 800afea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800afee:	0d1b      	lsrs	r3, r3, #20
 800aff0:	051b      	lsls	r3, r3, #20
 800aff2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800aff6:	f240 8089 	bls.w	800b10c <_strtod_l+0x8e4>
 800affa:	f8db 3014 	ldr.w	r3, [fp, #20]
 800affe:	b923      	cbnz	r3, 800b00a <_strtod_l+0x7e2>
 800b000:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b004:	2b01      	cmp	r3, #1
 800b006:	f340 8081 	ble.w	800b10c <_strtod_l+0x8e4>
 800b00a:	4659      	mov	r1, fp
 800b00c:	2201      	movs	r2, #1
 800b00e:	4650      	mov	r0, sl
 800b010:	f001 ff00 	bl	800ce14 <__lshift>
 800b014:	9904      	ldr	r1, [sp, #16]
 800b016:	4683      	mov	fp, r0
 800b018:	f001 ff68 	bl	800ceec <__mcmp>
 800b01c:	2800      	cmp	r0, #0
 800b01e:	dd75      	ble.n	800b10c <_strtod_l+0x8e4>
 800b020:	9905      	ldr	r1, [sp, #20]
 800b022:	464b      	mov	r3, r9
 800b024:	4a22      	ldr	r2, [pc, #136]	; (800b0b0 <_strtod_l+0x888>)
 800b026:	2900      	cmp	r1, #0
 800b028:	f000 8091 	beq.w	800b14e <_strtod_l+0x926>
 800b02c:	ea02 0109 	and.w	r1, r2, r9
 800b030:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b034:	f300 808b 	bgt.w	800b14e <_strtod_l+0x926>
 800b038:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b03c:	f77f aea9 	ble.w	800ad92 <_strtod_l+0x56a>
 800b040:	2300      	movs	r3, #0
 800b042:	4a1c      	ldr	r2, [pc, #112]	; (800b0b4 <_strtod_l+0x88c>)
 800b044:	4640      	mov	r0, r8
 800b046:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800b04a:	4649      	mov	r1, r9
 800b04c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b050:	f7f5 fa42 	bl	80004d8 <__aeabi_dmul>
 800b054:	460b      	mov	r3, r1
 800b056:	4303      	orrs	r3, r0
 800b058:	bf08      	it	eq
 800b05a:	2322      	moveq	r3, #34	; 0x22
 800b05c:	4680      	mov	r8, r0
 800b05e:	4689      	mov	r9, r1
 800b060:	bf08      	it	eq
 800b062:	f8ca 3000 	streq.w	r3, [sl]
 800b066:	e62d      	b.n	800acc4 <_strtod_l+0x49c>
 800b068:	f04f 32ff 	mov.w	r2, #4294967295
 800b06c:	fa02 f303 	lsl.w	r3, r2, r3
 800b070:	ea03 0808 	and.w	r8, r3, r8
 800b074:	e6db      	b.n	800ae2e <_strtod_l+0x606>
 800b076:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800b07a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800b07e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800b082:	35e2      	adds	r5, #226	; 0xe2
 800b084:	fa07 f505 	lsl.w	r5, r7, r5
 800b088:	970f      	str	r7, [sp, #60]	; 0x3c
 800b08a:	e742      	b.n	800af12 <_strtod_l+0x6ea>
 800b08c:	2301      	movs	r3, #1
 800b08e:	2500      	movs	r5, #0
 800b090:	930f      	str	r3, [sp, #60]	; 0x3c
 800b092:	e73e      	b.n	800af12 <_strtod_l+0x6ea>
 800b094:	463a      	mov	r2, r7
 800b096:	4650      	mov	r0, sl
 800b098:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b09a:	f001 febb 	bl	800ce14 <__lshift>
 800b09e:	901c      	str	r0, [sp, #112]	; 0x70
 800b0a0:	2800      	cmp	r0, #0
 800b0a2:	f47f af64 	bne.w	800af6e <_strtod_l+0x746>
 800b0a6:	e602      	b.n	800acae <_strtod_l+0x486>
 800b0a8:	0800e4f0 	.word	0x0800e4f0
 800b0ac:	fffffc02 	.word	0xfffffc02
 800b0b0:	7ff00000 	.word	0x7ff00000
 800b0b4:	39500000 	.word	0x39500000
 800b0b8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b0bc:	d166      	bne.n	800b18c <_strtod_l+0x964>
 800b0be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b0c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b0c4:	b35a      	cbz	r2, 800b11e <_strtod_l+0x8f6>
 800b0c6:	4a9c      	ldr	r2, [pc, #624]	; (800b338 <_strtod_l+0xb10>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d12c      	bne.n	800b126 <_strtod_l+0x8fe>
 800b0cc:	9b05      	ldr	r3, [sp, #20]
 800b0ce:	4640      	mov	r0, r8
 800b0d0:	b303      	cbz	r3, 800b114 <_strtod_l+0x8ec>
 800b0d2:	464b      	mov	r3, r9
 800b0d4:	4a99      	ldr	r2, [pc, #612]	; (800b33c <_strtod_l+0xb14>)
 800b0d6:	f04f 31ff 	mov.w	r1, #4294967295
 800b0da:	401a      	ands	r2, r3
 800b0dc:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800b0e0:	d81b      	bhi.n	800b11a <_strtod_l+0x8f2>
 800b0e2:	0d12      	lsrs	r2, r2, #20
 800b0e4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b0e8:	fa01 f303 	lsl.w	r3, r1, r3
 800b0ec:	4298      	cmp	r0, r3
 800b0ee:	d11a      	bne.n	800b126 <_strtod_l+0x8fe>
 800b0f0:	4b93      	ldr	r3, [pc, #588]	; (800b340 <_strtod_l+0xb18>)
 800b0f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d102      	bne.n	800b0fe <_strtod_l+0x8d6>
 800b0f8:	3001      	adds	r0, #1
 800b0fa:	f43f add8 	beq.w	800acae <_strtod_l+0x486>
 800b0fe:	f04f 0800 	mov.w	r8, #0
 800b102:	4b8e      	ldr	r3, [pc, #568]	; (800b33c <_strtod_l+0xb14>)
 800b104:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b106:	401a      	ands	r2, r3
 800b108:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800b10c:	9b05      	ldr	r3, [sp, #20]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d196      	bne.n	800b040 <_strtod_l+0x818>
 800b112:	e5d7      	b.n	800acc4 <_strtod_l+0x49c>
 800b114:	f04f 33ff 	mov.w	r3, #4294967295
 800b118:	e7e8      	b.n	800b0ec <_strtod_l+0x8c4>
 800b11a:	460b      	mov	r3, r1
 800b11c:	e7e6      	b.n	800b0ec <_strtod_l+0x8c4>
 800b11e:	ea53 0308 	orrs.w	r3, r3, r8
 800b122:	f43f af7d 	beq.w	800b020 <_strtod_l+0x7f8>
 800b126:	b1e5      	cbz	r5, 800b162 <_strtod_l+0x93a>
 800b128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b12a:	421d      	tst	r5, r3
 800b12c:	d0ee      	beq.n	800b10c <_strtod_l+0x8e4>
 800b12e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b130:	4640      	mov	r0, r8
 800b132:	4649      	mov	r1, r9
 800b134:	9a05      	ldr	r2, [sp, #20]
 800b136:	b1c3      	cbz	r3, 800b16a <_strtod_l+0x942>
 800b138:	f7ff fb52 	bl	800a7e0 <sulp>
 800b13c:	4602      	mov	r2, r0
 800b13e:	460b      	mov	r3, r1
 800b140:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b144:	f7f5 f812 	bl	800016c <__adddf3>
 800b148:	4680      	mov	r8, r0
 800b14a:	4689      	mov	r9, r1
 800b14c:	e7de      	b.n	800b10c <_strtod_l+0x8e4>
 800b14e:	4013      	ands	r3, r2
 800b150:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b154:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b158:	f04f 38ff 	mov.w	r8, #4294967295
 800b15c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b160:	e7d4      	b.n	800b10c <_strtod_l+0x8e4>
 800b162:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b164:	ea13 0f08 	tst.w	r3, r8
 800b168:	e7e0      	b.n	800b12c <_strtod_l+0x904>
 800b16a:	f7ff fb39 	bl	800a7e0 <sulp>
 800b16e:	4602      	mov	r2, r0
 800b170:	460b      	mov	r3, r1
 800b172:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b176:	f7f4 fff7 	bl	8000168 <__aeabi_dsub>
 800b17a:	2200      	movs	r2, #0
 800b17c:	2300      	movs	r3, #0
 800b17e:	4680      	mov	r8, r0
 800b180:	4689      	mov	r9, r1
 800b182:	f7f5 fc11 	bl	80009a8 <__aeabi_dcmpeq>
 800b186:	2800      	cmp	r0, #0
 800b188:	d0c0      	beq.n	800b10c <_strtod_l+0x8e4>
 800b18a:	e602      	b.n	800ad92 <_strtod_l+0x56a>
 800b18c:	4658      	mov	r0, fp
 800b18e:	9904      	ldr	r1, [sp, #16]
 800b190:	f002 f82e 	bl	800d1f0 <__ratio>
 800b194:	2200      	movs	r2, #0
 800b196:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b19a:	4606      	mov	r6, r0
 800b19c:	460f      	mov	r7, r1
 800b19e:	f7f5 fc17 	bl	80009d0 <__aeabi_dcmple>
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d075      	beq.n	800b292 <_strtod_l+0xa6a>
 800b1a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d047      	beq.n	800b23c <_strtod_l+0xa14>
 800b1ac:	2600      	movs	r6, #0
 800b1ae:	4f65      	ldr	r7, [pc, #404]	; (800b344 <_strtod_l+0xb1c>)
 800b1b0:	4d64      	ldr	r5, [pc, #400]	; (800b344 <_strtod_l+0xb1c>)
 800b1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1b8:	0d1b      	lsrs	r3, r3, #20
 800b1ba:	051b      	lsls	r3, r3, #20
 800b1bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800b1be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b1c0:	4b61      	ldr	r3, [pc, #388]	; (800b348 <_strtod_l+0xb20>)
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	f040 80c8 	bne.w	800b358 <_strtod_l+0xb30>
 800b1c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b1cc:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800b1d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d2:	4640      	mov	r0, r8
 800b1d4:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800b1d8:	4649      	mov	r1, r9
 800b1da:	f001 ff33 	bl	800d044 <__ulp>
 800b1de:	4602      	mov	r2, r0
 800b1e0:	460b      	mov	r3, r1
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	4639      	mov	r1, r7
 800b1e6:	f7f5 f977 	bl	80004d8 <__aeabi_dmul>
 800b1ea:	4642      	mov	r2, r8
 800b1ec:	464b      	mov	r3, r9
 800b1ee:	f7f4 ffbd 	bl	800016c <__adddf3>
 800b1f2:	460b      	mov	r3, r1
 800b1f4:	4951      	ldr	r1, [pc, #324]	; (800b33c <_strtod_l+0xb14>)
 800b1f6:	4a55      	ldr	r2, [pc, #340]	; (800b34c <_strtod_l+0xb24>)
 800b1f8:	4019      	ands	r1, r3
 800b1fa:	4291      	cmp	r1, r2
 800b1fc:	4680      	mov	r8, r0
 800b1fe:	d95e      	bls.n	800b2be <_strtod_l+0xa96>
 800b200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b202:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b206:	4293      	cmp	r3, r2
 800b208:	d103      	bne.n	800b212 <_strtod_l+0x9ea>
 800b20a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b20c:	3301      	adds	r3, #1
 800b20e:	f43f ad4e 	beq.w	800acae <_strtod_l+0x486>
 800b212:	f04f 38ff 	mov.w	r8, #4294967295
 800b216:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800b340 <_strtod_l+0xb18>
 800b21a:	4650      	mov	r0, sl
 800b21c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b21e:	f001 fbe1 	bl	800c9e4 <_Bfree>
 800b222:	4650      	mov	r0, sl
 800b224:	9906      	ldr	r1, [sp, #24]
 800b226:	f001 fbdd 	bl	800c9e4 <_Bfree>
 800b22a:	4650      	mov	r0, sl
 800b22c:	9904      	ldr	r1, [sp, #16]
 800b22e:	f001 fbd9 	bl	800c9e4 <_Bfree>
 800b232:	4659      	mov	r1, fp
 800b234:	4650      	mov	r0, sl
 800b236:	f001 fbd5 	bl	800c9e4 <_Bfree>
 800b23a:	e61c      	b.n	800ae76 <_strtod_l+0x64e>
 800b23c:	f1b8 0f00 	cmp.w	r8, #0
 800b240:	d119      	bne.n	800b276 <_strtod_l+0xa4e>
 800b242:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b248:	b9e3      	cbnz	r3, 800b284 <_strtod_l+0xa5c>
 800b24a:	2200      	movs	r2, #0
 800b24c:	4630      	mov	r0, r6
 800b24e:	4639      	mov	r1, r7
 800b250:	4b3c      	ldr	r3, [pc, #240]	; (800b344 <_strtod_l+0xb1c>)
 800b252:	f7f5 fbb3 	bl	80009bc <__aeabi_dcmplt>
 800b256:	b9c8      	cbnz	r0, 800b28c <_strtod_l+0xa64>
 800b258:	2200      	movs	r2, #0
 800b25a:	4630      	mov	r0, r6
 800b25c:	4639      	mov	r1, r7
 800b25e:	4b3c      	ldr	r3, [pc, #240]	; (800b350 <_strtod_l+0xb28>)
 800b260:	f7f5 f93a 	bl	80004d8 <__aeabi_dmul>
 800b264:	4604      	mov	r4, r0
 800b266:	460d      	mov	r5, r1
 800b268:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b26c:	9418      	str	r4, [sp, #96]	; 0x60
 800b26e:	9319      	str	r3, [sp, #100]	; 0x64
 800b270:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800b274:	e79d      	b.n	800b1b2 <_strtod_l+0x98a>
 800b276:	f1b8 0f01 	cmp.w	r8, #1
 800b27a:	d103      	bne.n	800b284 <_strtod_l+0xa5c>
 800b27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b27e:	2b00      	cmp	r3, #0
 800b280:	f43f ad87 	beq.w	800ad92 <_strtod_l+0x56a>
 800b284:	2600      	movs	r6, #0
 800b286:	2400      	movs	r4, #0
 800b288:	4f32      	ldr	r7, [pc, #200]	; (800b354 <_strtod_l+0xb2c>)
 800b28a:	e791      	b.n	800b1b0 <_strtod_l+0x988>
 800b28c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800b28e:	4d30      	ldr	r5, [pc, #192]	; (800b350 <_strtod_l+0xb28>)
 800b290:	e7ea      	b.n	800b268 <_strtod_l+0xa40>
 800b292:	4b2f      	ldr	r3, [pc, #188]	; (800b350 <_strtod_l+0xb28>)
 800b294:	2200      	movs	r2, #0
 800b296:	4630      	mov	r0, r6
 800b298:	4639      	mov	r1, r7
 800b29a:	f7f5 f91d 	bl	80004d8 <__aeabi_dmul>
 800b29e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b2a0:	4604      	mov	r4, r0
 800b2a2:	460d      	mov	r5, r1
 800b2a4:	b933      	cbnz	r3, 800b2b4 <_strtod_l+0xa8c>
 800b2a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b2aa:	9010      	str	r0, [sp, #64]	; 0x40
 800b2ac:	9311      	str	r3, [sp, #68]	; 0x44
 800b2ae:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b2b2:	e77e      	b.n	800b1b2 <_strtod_l+0x98a>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	460b      	mov	r3, r1
 800b2b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b2bc:	e7f7      	b.n	800b2ae <_strtod_l+0xa86>
 800b2be:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b2c2:	9b05      	ldr	r3, [sp, #20]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1a8      	bne.n	800b21a <_strtod_l+0x9f2>
 800b2c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b2cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b2ce:	0d1b      	lsrs	r3, r3, #20
 800b2d0:	051b      	lsls	r3, r3, #20
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d1a1      	bne.n	800b21a <_strtod_l+0x9f2>
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	4629      	mov	r1, r5
 800b2da:	f7f5 fef3 	bl	80010c4 <__aeabi_d2lz>
 800b2de:	f7f5 f8cd 	bl	800047c <__aeabi_l2d>
 800b2e2:	4602      	mov	r2, r0
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	4620      	mov	r0, r4
 800b2e8:	4629      	mov	r1, r5
 800b2ea:	f7f4 ff3d 	bl	8000168 <__aeabi_dsub>
 800b2ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2f4:	ea43 0308 	orr.w	r3, r3, r8
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	4604      	mov	r4, r0
 800b2fc:	460d      	mov	r5, r1
 800b2fe:	d066      	beq.n	800b3ce <_strtod_l+0xba6>
 800b300:	a309      	add	r3, pc, #36	; (adr r3, 800b328 <_strtod_l+0xb00>)
 800b302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b306:	f7f5 fb59 	bl	80009bc <__aeabi_dcmplt>
 800b30a:	2800      	cmp	r0, #0
 800b30c:	f47f acda 	bne.w	800acc4 <_strtod_l+0x49c>
 800b310:	a307      	add	r3, pc, #28	; (adr r3, 800b330 <_strtod_l+0xb08>)
 800b312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b316:	4620      	mov	r0, r4
 800b318:	4629      	mov	r1, r5
 800b31a:	f7f5 fb6d 	bl	80009f8 <__aeabi_dcmpgt>
 800b31e:	2800      	cmp	r0, #0
 800b320:	f43f af7b 	beq.w	800b21a <_strtod_l+0x9f2>
 800b324:	e4ce      	b.n	800acc4 <_strtod_l+0x49c>
 800b326:	bf00      	nop
 800b328:	94a03595 	.word	0x94a03595
 800b32c:	3fdfffff 	.word	0x3fdfffff
 800b330:	35afe535 	.word	0x35afe535
 800b334:	3fe00000 	.word	0x3fe00000
 800b338:	000fffff 	.word	0x000fffff
 800b33c:	7ff00000 	.word	0x7ff00000
 800b340:	7fefffff 	.word	0x7fefffff
 800b344:	3ff00000 	.word	0x3ff00000
 800b348:	7fe00000 	.word	0x7fe00000
 800b34c:	7c9fffff 	.word	0x7c9fffff
 800b350:	3fe00000 	.word	0x3fe00000
 800b354:	bff00000 	.word	0xbff00000
 800b358:	9b05      	ldr	r3, [sp, #20]
 800b35a:	b313      	cbz	r3, 800b3a2 <_strtod_l+0xb7a>
 800b35c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b35e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b362:	d81e      	bhi.n	800b3a2 <_strtod_l+0xb7a>
 800b364:	a326      	add	r3, pc, #152	; (adr r3, 800b400 <_strtod_l+0xbd8>)
 800b366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36a:	4620      	mov	r0, r4
 800b36c:	4629      	mov	r1, r5
 800b36e:	f7f5 fb2f 	bl	80009d0 <__aeabi_dcmple>
 800b372:	b190      	cbz	r0, 800b39a <_strtod_l+0xb72>
 800b374:	4629      	mov	r1, r5
 800b376:	4620      	mov	r0, r4
 800b378:	f7f5 fb86 	bl	8000a88 <__aeabi_d2uiz>
 800b37c:	2801      	cmp	r0, #1
 800b37e:	bf38      	it	cc
 800b380:	2001      	movcc	r0, #1
 800b382:	f7f5 f82f 	bl	80003e4 <__aeabi_ui2d>
 800b386:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b388:	4604      	mov	r4, r0
 800b38a:	460d      	mov	r5, r1
 800b38c:	b9d3      	cbnz	r3, 800b3c4 <_strtod_l+0xb9c>
 800b38e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b392:	9012      	str	r0, [sp, #72]	; 0x48
 800b394:	9313      	str	r3, [sp, #76]	; 0x4c
 800b396:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800b39a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b39c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800b3a0:	1a9f      	subs	r7, r3, r2
 800b3a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b3a6:	f001 fe4d 	bl	800d044 <__ulp>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	4630      	mov	r0, r6
 800b3b0:	4639      	mov	r1, r7
 800b3b2:	f7f5 f891 	bl	80004d8 <__aeabi_dmul>
 800b3b6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b3ba:	f7f4 fed7 	bl	800016c <__adddf3>
 800b3be:	4680      	mov	r8, r0
 800b3c0:	4689      	mov	r9, r1
 800b3c2:	e77e      	b.n	800b2c2 <_strtod_l+0xa9a>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	460b      	mov	r3, r1
 800b3c8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800b3cc:	e7e3      	b.n	800b396 <_strtod_l+0xb6e>
 800b3ce:	a30e      	add	r3, pc, #56	; (adr r3, 800b408 <_strtod_l+0xbe0>)
 800b3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d4:	f7f5 faf2 	bl	80009bc <__aeabi_dcmplt>
 800b3d8:	e7a1      	b.n	800b31e <_strtod_l+0xaf6>
 800b3da:	2300      	movs	r3, #0
 800b3dc:	930c      	str	r3, [sp, #48]	; 0x30
 800b3de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b3e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b3e2:	6013      	str	r3, [r2, #0]
 800b3e4:	f7ff ba65 	b.w	800a8b2 <_strtod_l+0x8a>
 800b3e8:	2b65      	cmp	r3, #101	; 0x65
 800b3ea:	f43f ab5c 	beq.w	800aaa6 <_strtod_l+0x27e>
 800b3ee:	2b45      	cmp	r3, #69	; 0x45
 800b3f0:	f43f ab59 	beq.w	800aaa6 <_strtod_l+0x27e>
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	f7ff bb8d 	b.w	800ab14 <_strtod_l+0x2ec>
 800b3fa:	bf00      	nop
 800b3fc:	f3af 8000 	nop.w
 800b400:	ffc00000 	.word	0xffc00000
 800b404:	41dfffff 	.word	0x41dfffff
 800b408:	94a03595 	.word	0x94a03595
 800b40c:	3fcfffff 	.word	0x3fcfffff

0800b410 <_strtod_r>:
 800b410:	4b01      	ldr	r3, [pc, #4]	; (800b418 <_strtod_r+0x8>)
 800b412:	f7ff ba09 	b.w	800a828 <_strtod_l>
 800b416:	bf00      	nop
 800b418:	20000078 	.word	0x20000078

0800b41c <_strtol_l.isra.0>:
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b422:	4686      	mov	lr, r0
 800b424:	d001      	beq.n	800b42a <_strtol_l.isra.0+0xe>
 800b426:	2b24      	cmp	r3, #36	; 0x24
 800b428:	d906      	bls.n	800b438 <_strtol_l.isra.0+0x1c>
 800b42a:	f7fe fb11 	bl	8009a50 <__errno>
 800b42e:	2316      	movs	r3, #22
 800b430:	6003      	str	r3, [r0, #0]
 800b432:	2000      	movs	r0, #0
 800b434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b438:	468c      	mov	ip, r1
 800b43a:	4e3a      	ldr	r6, [pc, #232]	; (800b524 <_strtol_l.isra.0+0x108>)
 800b43c:	4660      	mov	r0, ip
 800b43e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b442:	5da5      	ldrb	r5, [r4, r6]
 800b444:	f015 0508 	ands.w	r5, r5, #8
 800b448:	d1f8      	bne.n	800b43c <_strtol_l.isra.0+0x20>
 800b44a:	2c2d      	cmp	r4, #45	; 0x2d
 800b44c:	d133      	bne.n	800b4b6 <_strtol_l.isra.0+0x9a>
 800b44e:	f04f 0801 	mov.w	r8, #1
 800b452:	f89c 4000 	ldrb.w	r4, [ip]
 800b456:	f100 0c02 	add.w	ip, r0, #2
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d05d      	beq.n	800b51a <_strtol_l.isra.0+0xfe>
 800b45e:	2b10      	cmp	r3, #16
 800b460:	d10c      	bne.n	800b47c <_strtol_l.isra.0+0x60>
 800b462:	2c30      	cmp	r4, #48	; 0x30
 800b464:	d10a      	bne.n	800b47c <_strtol_l.isra.0+0x60>
 800b466:	f89c 0000 	ldrb.w	r0, [ip]
 800b46a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b46e:	2858      	cmp	r0, #88	; 0x58
 800b470:	d14e      	bne.n	800b510 <_strtol_l.isra.0+0xf4>
 800b472:	2310      	movs	r3, #16
 800b474:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800b478:	f10c 0c02 	add.w	ip, ip, #2
 800b47c:	2500      	movs	r5, #0
 800b47e:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800b482:	3f01      	subs	r7, #1
 800b484:	fbb7 f9f3 	udiv	r9, r7, r3
 800b488:	4628      	mov	r0, r5
 800b48a:	fb03 7a19 	mls	sl, r3, r9, r7
 800b48e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800b492:	2e09      	cmp	r6, #9
 800b494:	d818      	bhi.n	800b4c8 <_strtol_l.isra.0+0xac>
 800b496:	4634      	mov	r4, r6
 800b498:	42a3      	cmp	r3, r4
 800b49a:	dd24      	ble.n	800b4e6 <_strtol_l.isra.0+0xca>
 800b49c:	2d00      	cmp	r5, #0
 800b49e:	db1f      	blt.n	800b4e0 <_strtol_l.isra.0+0xc4>
 800b4a0:	4581      	cmp	r9, r0
 800b4a2:	d31d      	bcc.n	800b4e0 <_strtol_l.isra.0+0xc4>
 800b4a4:	d101      	bne.n	800b4aa <_strtol_l.isra.0+0x8e>
 800b4a6:	45a2      	cmp	sl, r4
 800b4a8:	db1a      	blt.n	800b4e0 <_strtol_l.isra.0+0xc4>
 800b4aa:	2501      	movs	r5, #1
 800b4ac:	fb00 4003 	mla	r0, r0, r3, r4
 800b4b0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b4b4:	e7eb      	b.n	800b48e <_strtol_l.isra.0+0x72>
 800b4b6:	2c2b      	cmp	r4, #43	; 0x2b
 800b4b8:	bf08      	it	eq
 800b4ba:	f89c 4000 	ldrbeq.w	r4, [ip]
 800b4be:	46a8      	mov	r8, r5
 800b4c0:	bf08      	it	eq
 800b4c2:	f100 0c02 	addeq.w	ip, r0, #2
 800b4c6:	e7c8      	b.n	800b45a <_strtol_l.isra.0+0x3e>
 800b4c8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800b4cc:	2e19      	cmp	r6, #25
 800b4ce:	d801      	bhi.n	800b4d4 <_strtol_l.isra.0+0xb8>
 800b4d0:	3c37      	subs	r4, #55	; 0x37
 800b4d2:	e7e1      	b.n	800b498 <_strtol_l.isra.0+0x7c>
 800b4d4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800b4d8:	2e19      	cmp	r6, #25
 800b4da:	d804      	bhi.n	800b4e6 <_strtol_l.isra.0+0xca>
 800b4dc:	3c57      	subs	r4, #87	; 0x57
 800b4de:	e7db      	b.n	800b498 <_strtol_l.isra.0+0x7c>
 800b4e0:	f04f 35ff 	mov.w	r5, #4294967295
 800b4e4:	e7e4      	b.n	800b4b0 <_strtol_l.isra.0+0x94>
 800b4e6:	2d00      	cmp	r5, #0
 800b4e8:	da08      	bge.n	800b4fc <_strtol_l.isra.0+0xe0>
 800b4ea:	2322      	movs	r3, #34	; 0x22
 800b4ec:	4638      	mov	r0, r7
 800b4ee:	f8ce 3000 	str.w	r3, [lr]
 800b4f2:	2a00      	cmp	r2, #0
 800b4f4:	d09e      	beq.n	800b434 <_strtol_l.isra.0+0x18>
 800b4f6:	f10c 31ff 	add.w	r1, ip, #4294967295
 800b4fa:	e007      	b.n	800b50c <_strtol_l.isra.0+0xf0>
 800b4fc:	f1b8 0f00 	cmp.w	r8, #0
 800b500:	d000      	beq.n	800b504 <_strtol_l.isra.0+0xe8>
 800b502:	4240      	negs	r0, r0
 800b504:	2a00      	cmp	r2, #0
 800b506:	d095      	beq.n	800b434 <_strtol_l.isra.0+0x18>
 800b508:	2d00      	cmp	r5, #0
 800b50a:	d1f4      	bne.n	800b4f6 <_strtol_l.isra.0+0xda>
 800b50c:	6011      	str	r1, [r2, #0]
 800b50e:	e791      	b.n	800b434 <_strtol_l.isra.0+0x18>
 800b510:	2430      	movs	r4, #48	; 0x30
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1b2      	bne.n	800b47c <_strtol_l.isra.0+0x60>
 800b516:	2308      	movs	r3, #8
 800b518:	e7b0      	b.n	800b47c <_strtol_l.isra.0+0x60>
 800b51a:	2c30      	cmp	r4, #48	; 0x30
 800b51c:	d0a3      	beq.n	800b466 <_strtol_l.isra.0+0x4a>
 800b51e:	230a      	movs	r3, #10
 800b520:	e7ac      	b.n	800b47c <_strtol_l.isra.0+0x60>
 800b522:	bf00      	nop
 800b524:	0800e519 	.word	0x0800e519

0800b528 <_strtol_r>:
 800b528:	f7ff bf78 	b.w	800b41c <_strtol_l.isra.0>

0800b52c <quorem>:
 800b52c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b530:	6903      	ldr	r3, [r0, #16]
 800b532:	690c      	ldr	r4, [r1, #16]
 800b534:	4607      	mov	r7, r0
 800b536:	42a3      	cmp	r3, r4
 800b538:	f2c0 8083 	blt.w	800b642 <quorem+0x116>
 800b53c:	3c01      	subs	r4, #1
 800b53e:	f100 0514 	add.w	r5, r0, #20
 800b542:	f101 0814 	add.w	r8, r1, #20
 800b546:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b54a:	9301      	str	r3, [sp, #4]
 800b54c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b550:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b554:	3301      	adds	r3, #1
 800b556:	429a      	cmp	r2, r3
 800b558:	fbb2 f6f3 	udiv	r6, r2, r3
 800b55c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b560:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b564:	d332      	bcc.n	800b5cc <quorem+0xa0>
 800b566:	f04f 0e00 	mov.w	lr, #0
 800b56a:	4640      	mov	r0, r8
 800b56c:	46ac      	mov	ip, r5
 800b56e:	46f2      	mov	sl, lr
 800b570:	f850 2b04 	ldr.w	r2, [r0], #4
 800b574:	b293      	uxth	r3, r2
 800b576:	fb06 e303 	mla	r3, r6, r3, lr
 800b57a:	0c12      	lsrs	r2, r2, #16
 800b57c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b580:	fb06 e202 	mla	r2, r6, r2, lr
 800b584:	b29b      	uxth	r3, r3
 800b586:	ebaa 0303 	sub.w	r3, sl, r3
 800b58a:	f8dc a000 	ldr.w	sl, [ip]
 800b58e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b592:	fa1f fa8a 	uxth.w	sl, sl
 800b596:	4453      	add	r3, sl
 800b598:	fa1f fa82 	uxth.w	sl, r2
 800b59c:	f8dc 2000 	ldr.w	r2, [ip]
 800b5a0:	4581      	cmp	r9, r0
 800b5a2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b5a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b5aa:	b29b      	uxth	r3, r3
 800b5ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5b0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b5b4:	f84c 3b04 	str.w	r3, [ip], #4
 800b5b8:	d2da      	bcs.n	800b570 <quorem+0x44>
 800b5ba:	f855 300b 	ldr.w	r3, [r5, fp]
 800b5be:	b92b      	cbnz	r3, 800b5cc <quorem+0xa0>
 800b5c0:	9b01      	ldr	r3, [sp, #4]
 800b5c2:	3b04      	subs	r3, #4
 800b5c4:	429d      	cmp	r5, r3
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	d32f      	bcc.n	800b62a <quorem+0xfe>
 800b5ca:	613c      	str	r4, [r7, #16]
 800b5cc:	4638      	mov	r0, r7
 800b5ce:	f001 fc8d 	bl	800ceec <__mcmp>
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	db25      	blt.n	800b622 <quorem+0xf6>
 800b5d6:	4628      	mov	r0, r5
 800b5d8:	f04f 0c00 	mov.w	ip, #0
 800b5dc:	3601      	adds	r6, #1
 800b5de:	f858 1b04 	ldr.w	r1, [r8], #4
 800b5e2:	f8d0 e000 	ldr.w	lr, [r0]
 800b5e6:	b28b      	uxth	r3, r1
 800b5e8:	ebac 0303 	sub.w	r3, ip, r3
 800b5ec:	fa1f f28e 	uxth.w	r2, lr
 800b5f0:	4413      	add	r3, r2
 800b5f2:	0c0a      	lsrs	r2, r1, #16
 800b5f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b5f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b5fc:	b29b      	uxth	r3, r3
 800b5fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b602:	45c1      	cmp	r9, r8
 800b604:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b608:	f840 3b04 	str.w	r3, [r0], #4
 800b60c:	d2e7      	bcs.n	800b5de <quorem+0xb2>
 800b60e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b612:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b616:	b922      	cbnz	r2, 800b622 <quorem+0xf6>
 800b618:	3b04      	subs	r3, #4
 800b61a:	429d      	cmp	r5, r3
 800b61c:	461a      	mov	r2, r3
 800b61e:	d30a      	bcc.n	800b636 <quorem+0x10a>
 800b620:	613c      	str	r4, [r7, #16]
 800b622:	4630      	mov	r0, r6
 800b624:	b003      	add	sp, #12
 800b626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b62a:	6812      	ldr	r2, [r2, #0]
 800b62c:	3b04      	subs	r3, #4
 800b62e:	2a00      	cmp	r2, #0
 800b630:	d1cb      	bne.n	800b5ca <quorem+0x9e>
 800b632:	3c01      	subs	r4, #1
 800b634:	e7c6      	b.n	800b5c4 <quorem+0x98>
 800b636:	6812      	ldr	r2, [r2, #0]
 800b638:	3b04      	subs	r3, #4
 800b63a:	2a00      	cmp	r2, #0
 800b63c:	d1f0      	bne.n	800b620 <quorem+0xf4>
 800b63e:	3c01      	subs	r4, #1
 800b640:	e7eb      	b.n	800b61a <quorem+0xee>
 800b642:	2000      	movs	r0, #0
 800b644:	e7ee      	b.n	800b624 <quorem+0xf8>
	...

0800b648 <_dtoa_r>:
 800b648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64c:	4616      	mov	r6, r2
 800b64e:	461f      	mov	r7, r3
 800b650:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b652:	b099      	sub	sp, #100	; 0x64
 800b654:	4605      	mov	r5, r0
 800b656:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b65a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800b65e:	b974      	cbnz	r4, 800b67e <_dtoa_r+0x36>
 800b660:	2010      	movs	r0, #16
 800b662:	f001 f949 	bl	800c8f8 <malloc>
 800b666:	4602      	mov	r2, r0
 800b668:	6268      	str	r0, [r5, #36]	; 0x24
 800b66a:	b920      	cbnz	r0, 800b676 <_dtoa_r+0x2e>
 800b66c:	21ea      	movs	r1, #234	; 0xea
 800b66e:	4bae      	ldr	r3, [pc, #696]	; (800b928 <_dtoa_r+0x2e0>)
 800b670:	48ae      	ldr	r0, [pc, #696]	; (800b92c <_dtoa_r+0x2e4>)
 800b672:	f002 f875 	bl	800d760 <__assert_func>
 800b676:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b67a:	6004      	str	r4, [r0, #0]
 800b67c:	60c4      	str	r4, [r0, #12]
 800b67e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b680:	6819      	ldr	r1, [r3, #0]
 800b682:	b151      	cbz	r1, 800b69a <_dtoa_r+0x52>
 800b684:	685a      	ldr	r2, [r3, #4]
 800b686:	2301      	movs	r3, #1
 800b688:	4093      	lsls	r3, r2
 800b68a:	604a      	str	r2, [r1, #4]
 800b68c:	608b      	str	r3, [r1, #8]
 800b68e:	4628      	mov	r0, r5
 800b690:	f001 f9a8 	bl	800c9e4 <_Bfree>
 800b694:	2200      	movs	r2, #0
 800b696:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b698:	601a      	str	r2, [r3, #0]
 800b69a:	1e3b      	subs	r3, r7, #0
 800b69c:	bfaf      	iteee	ge
 800b69e:	2300      	movge	r3, #0
 800b6a0:	2201      	movlt	r2, #1
 800b6a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b6a6:	9305      	strlt	r3, [sp, #20]
 800b6a8:	bfa8      	it	ge
 800b6aa:	f8c8 3000 	strge.w	r3, [r8]
 800b6ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800b6b2:	4b9f      	ldr	r3, [pc, #636]	; (800b930 <_dtoa_r+0x2e8>)
 800b6b4:	bfb8      	it	lt
 800b6b6:	f8c8 2000 	strlt.w	r2, [r8]
 800b6ba:	ea33 0309 	bics.w	r3, r3, r9
 800b6be:	d119      	bne.n	800b6f4 <_dtoa_r+0xac>
 800b6c0:	f242 730f 	movw	r3, #9999	; 0x270f
 800b6c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b6c6:	6013      	str	r3, [r2, #0]
 800b6c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6cc:	4333      	orrs	r3, r6
 800b6ce:	f000 8580 	beq.w	800c1d2 <_dtoa_r+0xb8a>
 800b6d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b6d4:	b953      	cbnz	r3, 800b6ec <_dtoa_r+0xa4>
 800b6d6:	4b97      	ldr	r3, [pc, #604]	; (800b934 <_dtoa_r+0x2ec>)
 800b6d8:	e022      	b.n	800b720 <_dtoa_r+0xd8>
 800b6da:	4b97      	ldr	r3, [pc, #604]	; (800b938 <_dtoa_r+0x2f0>)
 800b6dc:	9308      	str	r3, [sp, #32]
 800b6de:	3308      	adds	r3, #8
 800b6e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b6e2:	6013      	str	r3, [r2, #0]
 800b6e4:	9808      	ldr	r0, [sp, #32]
 800b6e6:	b019      	add	sp, #100	; 0x64
 800b6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ec:	4b91      	ldr	r3, [pc, #580]	; (800b934 <_dtoa_r+0x2ec>)
 800b6ee:	9308      	str	r3, [sp, #32]
 800b6f0:	3303      	adds	r3, #3
 800b6f2:	e7f5      	b.n	800b6e0 <_dtoa_r+0x98>
 800b6f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b6f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800b6fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b700:	2200      	movs	r2, #0
 800b702:	2300      	movs	r3, #0
 800b704:	f7f5 f950 	bl	80009a8 <__aeabi_dcmpeq>
 800b708:	4680      	mov	r8, r0
 800b70a:	b158      	cbz	r0, 800b724 <_dtoa_r+0xdc>
 800b70c:	2301      	movs	r3, #1
 800b70e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b710:	6013      	str	r3, [r2, #0]
 800b712:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b714:	2b00      	cmp	r3, #0
 800b716:	f000 8559 	beq.w	800c1cc <_dtoa_r+0xb84>
 800b71a:	4888      	ldr	r0, [pc, #544]	; (800b93c <_dtoa_r+0x2f4>)
 800b71c:	6018      	str	r0, [r3, #0]
 800b71e:	1e43      	subs	r3, r0, #1
 800b720:	9308      	str	r3, [sp, #32]
 800b722:	e7df      	b.n	800b6e4 <_dtoa_r+0x9c>
 800b724:	ab16      	add	r3, sp, #88	; 0x58
 800b726:	9301      	str	r3, [sp, #4]
 800b728:	ab17      	add	r3, sp, #92	; 0x5c
 800b72a:	9300      	str	r3, [sp, #0]
 800b72c:	4628      	mov	r0, r5
 800b72e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b732:	f001 fd01 	bl	800d138 <__d2b>
 800b736:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b73a:	4682      	mov	sl, r0
 800b73c:	2c00      	cmp	r4, #0
 800b73e:	d07e      	beq.n	800b83e <_dtoa_r+0x1f6>
 800b740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b744:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b746:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b74a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b74e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b752:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b756:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b75a:	2200      	movs	r2, #0
 800b75c:	4b78      	ldr	r3, [pc, #480]	; (800b940 <_dtoa_r+0x2f8>)
 800b75e:	f7f4 fd03 	bl	8000168 <__aeabi_dsub>
 800b762:	a36b      	add	r3, pc, #428	; (adr r3, 800b910 <_dtoa_r+0x2c8>)
 800b764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b768:	f7f4 feb6 	bl	80004d8 <__aeabi_dmul>
 800b76c:	a36a      	add	r3, pc, #424	; (adr r3, 800b918 <_dtoa_r+0x2d0>)
 800b76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b772:	f7f4 fcfb 	bl	800016c <__adddf3>
 800b776:	4606      	mov	r6, r0
 800b778:	4620      	mov	r0, r4
 800b77a:	460f      	mov	r7, r1
 800b77c:	f7f4 fe42 	bl	8000404 <__aeabi_i2d>
 800b780:	a367      	add	r3, pc, #412	; (adr r3, 800b920 <_dtoa_r+0x2d8>)
 800b782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b786:	f7f4 fea7 	bl	80004d8 <__aeabi_dmul>
 800b78a:	4602      	mov	r2, r0
 800b78c:	460b      	mov	r3, r1
 800b78e:	4630      	mov	r0, r6
 800b790:	4639      	mov	r1, r7
 800b792:	f7f4 fceb 	bl	800016c <__adddf3>
 800b796:	4606      	mov	r6, r0
 800b798:	460f      	mov	r7, r1
 800b79a:	f7f5 f94d 	bl	8000a38 <__aeabi_d2iz>
 800b79e:	2200      	movs	r2, #0
 800b7a0:	4681      	mov	r9, r0
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	4630      	mov	r0, r6
 800b7a6:	4639      	mov	r1, r7
 800b7a8:	f7f5 f908 	bl	80009bc <__aeabi_dcmplt>
 800b7ac:	b148      	cbz	r0, 800b7c2 <_dtoa_r+0x17a>
 800b7ae:	4648      	mov	r0, r9
 800b7b0:	f7f4 fe28 	bl	8000404 <__aeabi_i2d>
 800b7b4:	4632      	mov	r2, r6
 800b7b6:	463b      	mov	r3, r7
 800b7b8:	f7f5 f8f6 	bl	80009a8 <__aeabi_dcmpeq>
 800b7bc:	b908      	cbnz	r0, 800b7c2 <_dtoa_r+0x17a>
 800b7be:	f109 39ff 	add.w	r9, r9, #4294967295
 800b7c2:	f1b9 0f16 	cmp.w	r9, #22
 800b7c6:	d857      	bhi.n	800b878 <_dtoa_r+0x230>
 800b7c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b7cc:	4b5d      	ldr	r3, [pc, #372]	; (800b944 <_dtoa_r+0x2fc>)
 800b7ce:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d6:	f7f5 f8f1 	bl	80009bc <__aeabi_dcmplt>
 800b7da:	2800      	cmp	r0, #0
 800b7dc:	d04e      	beq.n	800b87c <_dtoa_r+0x234>
 800b7de:	2300      	movs	r3, #0
 800b7e0:	f109 39ff 	add.w	r9, r9, #4294967295
 800b7e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b7e8:	1b1c      	subs	r4, r3, r4
 800b7ea:	1e63      	subs	r3, r4, #1
 800b7ec:	9309      	str	r3, [sp, #36]	; 0x24
 800b7ee:	bf49      	itett	mi
 800b7f0:	f1c4 0301 	rsbmi	r3, r4, #1
 800b7f4:	2300      	movpl	r3, #0
 800b7f6:	9306      	strmi	r3, [sp, #24]
 800b7f8:	2300      	movmi	r3, #0
 800b7fa:	bf54      	ite	pl
 800b7fc:	9306      	strpl	r3, [sp, #24]
 800b7fe:	9309      	strmi	r3, [sp, #36]	; 0x24
 800b800:	f1b9 0f00 	cmp.w	r9, #0
 800b804:	db3c      	blt.n	800b880 <_dtoa_r+0x238>
 800b806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b808:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b80c:	444b      	add	r3, r9
 800b80e:	9309      	str	r3, [sp, #36]	; 0x24
 800b810:	2300      	movs	r3, #0
 800b812:	930a      	str	r3, [sp, #40]	; 0x28
 800b814:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b816:	2b09      	cmp	r3, #9
 800b818:	d86c      	bhi.n	800b8f4 <_dtoa_r+0x2ac>
 800b81a:	2b05      	cmp	r3, #5
 800b81c:	bfc4      	itt	gt
 800b81e:	3b04      	subgt	r3, #4
 800b820:	9322      	strgt	r3, [sp, #136]	; 0x88
 800b822:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b824:	bfc8      	it	gt
 800b826:	2400      	movgt	r4, #0
 800b828:	f1a3 0302 	sub.w	r3, r3, #2
 800b82c:	bfd8      	it	le
 800b82e:	2401      	movle	r4, #1
 800b830:	2b03      	cmp	r3, #3
 800b832:	f200 808b 	bhi.w	800b94c <_dtoa_r+0x304>
 800b836:	e8df f003 	tbb	[pc, r3]
 800b83a:	4f2d      	.short	0x4f2d
 800b83c:	5b4d      	.short	0x5b4d
 800b83e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800b842:	441c      	add	r4, r3
 800b844:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800b848:	2b20      	cmp	r3, #32
 800b84a:	bfc3      	ittte	gt
 800b84c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b850:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800b854:	fa09 f303 	lslgt.w	r3, r9, r3
 800b858:	f1c3 0320 	rsble	r3, r3, #32
 800b85c:	bfc6      	itte	gt
 800b85e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b862:	4318      	orrgt	r0, r3
 800b864:	fa06 f003 	lslle.w	r0, r6, r3
 800b868:	f7f4 fdbc 	bl	80003e4 <__aeabi_ui2d>
 800b86c:	2301      	movs	r3, #1
 800b86e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b872:	3c01      	subs	r4, #1
 800b874:	9313      	str	r3, [sp, #76]	; 0x4c
 800b876:	e770      	b.n	800b75a <_dtoa_r+0x112>
 800b878:	2301      	movs	r3, #1
 800b87a:	e7b3      	b.n	800b7e4 <_dtoa_r+0x19c>
 800b87c:	900f      	str	r0, [sp, #60]	; 0x3c
 800b87e:	e7b2      	b.n	800b7e6 <_dtoa_r+0x19e>
 800b880:	9b06      	ldr	r3, [sp, #24]
 800b882:	eba3 0309 	sub.w	r3, r3, r9
 800b886:	9306      	str	r3, [sp, #24]
 800b888:	f1c9 0300 	rsb	r3, r9, #0
 800b88c:	930a      	str	r3, [sp, #40]	; 0x28
 800b88e:	2300      	movs	r3, #0
 800b890:	930e      	str	r3, [sp, #56]	; 0x38
 800b892:	e7bf      	b.n	800b814 <_dtoa_r+0x1cc>
 800b894:	2300      	movs	r3, #0
 800b896:	930b      	str	r3, [sp, #44]	; 0x2c
 800b898:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	dc59      	bgt.n	800b952 <_dtoa_r+0x30a>
 800b89e:	f04f 0b01 	mov.w	fp, #1
 800b8a2:	465b      	mov	r3, fp
 800b8a4:	f8cd b008 	str.w	fp, [sp, #8]
 800b8a8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800b8b0:	6042      	str	r2, [r0, #4]
 800b8b2:	2204      	movs	r2, #4
 800b8b4:	f102 0614 	add.w	r6, r2, #20
 800b8b8:	429e      	cmp	r6, r3
 800b8ba:	6841      	ldr	r1, [r0, #4]
 800b8bc:	d94f      	bls.n	800b95e <_dtoa_r+0x316>
 800b8be:	4628      	mov	r0, r5
 800b8c0:	f001 f850 	bl	800c964 <_Balloc>
 800b8c4:	9008      	str	r0, [sp, #32]
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	d14d      	bne.n	800b966 <_dtoa_r+0x31e>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b8d0:	4b1d      	ldr	r3, [pc, #116]	; (800b948 <_dtoa_r+0x300>)
 800b8d2:	e6cd      	b.n	800b670 <_dtoa_r+0x28>
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	e7de      	b.n	800b896 <_dtoa_r+0x24e>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	930b      	str	r3, [sp, #44]	; 0x2c
 800b8dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b8de:	eb09 0b03 	add.w	fp, r9, r3
 800b8e2:	f10b 0301 	add.w	r3, fp, #1
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	9302      	str	r3, [sp, #8]
 800b8ea:	bfb8      	it	lt
 800b8ec:	2301      	movlt	r3, #1
 800b8ee:	e7dd      	b.n	800b8ac <_dtoa_r+0x264>
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	e7f2      	b.n	800b8da <_dtoa_r+0x292>
 800b8f4:	2401      	movs	r4, #1
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	940b      	str	r4, [sp, #44]	; 0x2c
 800b8fa:	9322      	str	r3, [sp, #136]	; 0x88
 800b8fc:	f04f 3bff 	mov.w	fp, #4294967295
 800b900:	2200      	movs	r2, #0
 800b902:	2312      	movs	r3, #18
 800b904:	f8cd b008 	str.w	fp, [sp, #8]
 800b908:	9223      	str	r2, [sp, #140]	; 0x8c
 800b90a:	e7cf      	b.n	800b8ac <_dtoa_r+0x264>
 800b90c:	f3af 8000 	nop.w
 800b910:	636f4361 	.word	0x636f4361
 800b914:	3fd287a7 	.word	0x3fd287a7
 800b918:	8b60c8b3 	.word	0x8b60c8b3
 800b91c:	3fc68a28 	.word	0x3fc68a28
 800b920:	509f79fb 	.word	0x509f79fb
 800b924:	3fd34413 	.word	0x3fd34413
 800b928:	0800e626 	.word	0x0800e626
 800b92c:	0800e63d 	.word	0x0800e63d
 800b930:	7ff00000 	.word	0x7ff00000
 800b934:	0800e622 	.word	0x0800e622
 800b938:	0800e619 	.word	0x0800e619
 800b93c:	0800e499 	.word	0x0800e499
 800b940:	3ff80000 	.word	0x3ff80000
 800b944:	0800e7b8 	.word	0x0800e7b8
 800b948:	0800e69c 	.word	0x0800e69c
 800b94c:	2301      	movs	r3, #1
 800b94e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b950:	e7d4      	b.n	800b8fc <_dtoa_r+0x2b4>
 800b952:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800b956:	465b      	mov	r3, fp
 800b958:	f8cd b008 	str.w	fp, [sp, #8]
 800b95c:	e7a6      	b.n	800b8ac <_dtoa_r+0x264>
 800b95e:	3101      	adds	r1, #1
 800b960:	6041      	str	r1, [r0, #4]
 800b962:	0052      	lsls	r2, r2, #1
 800b964:	e7a6      	b.n	800b8b4 <_dtoa_r+0x26c>
 800b966:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b968:	9a08      	ldr	r2, [sp, #32]
 800b96a:	601a      	str	r2, [r3, #0]
 800b96c:	9b02      	ldr	r3, [sp, #8]
 800b96e:	2b0e      	cmp	r3, #14
 800b970:	f200 80a8 	bhi.w	800bac4 <_dtoa_r+0x47c>
 800b974:	2c00      	cmp	r4, #0
 800b976:	f000 80a5 	beq.w	800bac4 <_dtoa_r+0x47c>
 800b97a:	f1b9 0f00 	cmp.w	r9, #0
 800b97e:	dd34      	ble.n	800b9ea <_dtoa_r+0x3a2>
 800b980:	4a9a      	ldr	r2, [pc, #616]	; (800bbec <_dtoa_r+0x5a4>)
 800b982:	f009 030f 	and.w	r3, r9, #15
 800b986:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b98a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800b98e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b992:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b996:	ea4f 1429 	mov.w	r4, r9, asr #4
 800b99a:	d016      	beq.n	800b9ca <_dtoa_r+0x382>
 800b99c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b9a0:	4b93      	ldr	r3, [pc, #588]	; (800bbf0 <_dtoa_r+0x5a8>)
 800b9a2:	2703      	movs	r7, #3
 800b9a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b9a8:	f7f4 fec0 	bl	800072c <__aeabi_ddiv>
 800b9ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9b0:	f004 040f 	and.w	r4, r4, #15
 800b9b4:	4e8e      	ldr	r6, [pc, #568]	; (800bbf0 <_dtoa_r+0x5a8>)
 800b9b6:	b954      	cbnz	r4, 800b9ce <_dtoa_r+0x386>
 800b9b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b9bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9c0:	f7f4 feb4 	bl	800072c <__aeabi_ddiv>
 800b9c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9c8:	e029      	b.n	800ba1e <_dtoa_r+0x3d6>
 800b9ca:	2702      	movs	r7, #2
 800b9cc:	e7f2      	b.n	800b9b4 <_dtoa_r+0x36c>
 800b9ce:	07e1      	lsls	r1, r4, #31
 800b9d0:	d508      	bpl.n	800b9e4 <_dtoa_r+0x39c>
 800b9d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b9d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b9da:	f7f4 fd7d 	bl	80004d8 <__aeabi_dmul>
 800b9de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b9e2:	3701      	adds	r7, #1
 800b9e4:	1064      	asrs	r4, r4, #1
 800b9e6:	3608      	adds	r6, #8
 800b9e8:	e7e5      	b.n	800b9b6 <_dtoa_r+0x36e>
 800b9ea:	f000 80a5 	beq.w	800bb38 <_dtoa_r+0x4f0>
 800b9ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b9f2:	f1c9 0400 	rsb	r4, r9, #0
 800b9f6:	4b7d      	ldr	r3, [pc, #500]	; (800bbec <_dtoa_r+0x5a4>)
 800b9f8:	f004 020f 	and.w	r2, r4, #15
 800b9fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba04:	f7f4 fd68 	bl	80004d8 <__aeabi_dmul>
 800ba08:	2702      	movs	r7, #2
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba10:	4e77      	ldr	r6, [pc, #476]	; (800bbf0 <_dtoa_r+0x5a8>)
 800ba12:	1124      	asrs	r4, r4, #4
 800ba14:	2c00      	cmp	r4, #0
 800ba16:	f040 8084 	bne.w	800bb22 <_dtoa_r+0x4da>
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d1d2      	bne.n	800b9c4 <_dtoa_r+0x37c>
 800ba1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f000 808b 	beq.w	800bb3c <_dtoa_r+0x4f4>
 800ba26:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ba2a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800ba2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ba32:	2200      	movs	r2, #0
 800ba34:	4b6f      	ldr	r3, [pc, #444]	; (800bbf4 <_dtoa_r+0x5ac>)
 800ba36:	f7f4 ffc1 	bl	80009bc <__aeabi_dcmplt>
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	d07e      	beq.n	800bb3c <_dtoa_r+0x4f4>
 800ba3e:	9b02      	ldr	r3, [sp, #8]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d07b      	beq.n	800bb3c <_dtoa_r+0x4f4>
 800ba44:	f1bb 0f00 	cmp.w	fp, #0
 800ba48:	dd38      	ble.n	800babc <_dtoa_r+0x474>
 800ba4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ba4e:	2200      	movs	r2, #0
 800ba50:	4b69      	ldr	r3, [pc, #420]	; (800bbf8 <_dtoa_r+0x5b0>)
 800ba52:	f7f4 fd41 	bl	80004d8 <__aeabi_dmul>
 800ba56:	465c      	mov	r4, fp
 800ba58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba5c:	f109 38ff 	add.w	r8, r9, #4294967295
 800ba60:	3701      	adds	r7, #1
 800ba62:	4638      	mov	r0, r7
 800ba64:	f7f4 fcce 	bl	8000404 <__aeabi_i2d>
 800ba68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba6c:	f7f4 fd34 	bl	80004d8 <__aeabi_dmul>
 800ba70:	2200      	movs	r2, #0
 800ba72:	4b62      	ldr	r3, [pc, #392]	; (800bbfc <_dtoa_r+0x5b4>)
 800ba74:	f7f4 fb7a 	bl	800016c <__adddf3>
 800ba78:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ba7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ba80:	9611      	str	r6, [sp, #68]	; 0x44
 800ba82:	2c00      	cmp	r4, #0
 800ba84:	d15d      	bne.n	800bb42 <_dtoa_r+0x4fa>
 800ba86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	4b5c      	ldr	r3, [pc, #368]	; (800bc00 <_dtoa_r+0x5b8>)
 800ba8e:	f7f4 fb6b 	bl	8000168 <__aeabi_dsub>
 800ba92:	4602      	mov	r2, r0
 800ba94:	460b      	mov	r3, r1
 800ba96:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba9a:	4633      	mov	r3, r6
 800ba9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ba9e:	f7f4 ffab 	bl	80009f8 <__aeabi_dcmpgt>
 800baa2:	2800      	cmp	r0, #0
 800baa4:	f040 829e 	bne.w	800bfe4 <_dtoa_r+0x99c>
 800baa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800baac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800baae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800bab2:	f7f4 ff83 	bl	80009bc <__aeabi_dcmplt>
 800bab6:	2800      	cmp	r0, #0
 800bab8:	f040 8292 	bne.w	800bfe0 <_dtoa_r+0x998>
 800babc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800bac0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bac4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	f2c0 8153 	blt.w	800bd72 <_dtoa_r+0x72a>
 800bacc:	f1b9 0f0e 	cmp.w	r9, #14
 800bad0:	f300 814f 	bgt.w	800bd72 <_dtoa_r+0x72a>
 800bad4:	4b45      	ldr	r3, [pc, #276]	; (800bbec <_dtoa_r+0x5a4>)
 800bad6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800bada:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bade:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800bae2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	f280 80db 	bge.w	800bca0 <_dtoa_r+0x658>
 800baea:	9b02      	ldr	r3, [sp, #8]
 800baec:	2b00      	cmp	r3, #0
 800baee:	f300 80d7 	bgt.w	800bca0 <_dtoa_r+0x658>
 800baf2:	f040 8274 	bne.w	800bfde <_dtoa_r+0x996>
 800baf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bafa:	2200      	movs	r2, #0
 800bafc:	4b40      	ldr	r3, [pc, #256]	; (800bc00 <_dtoa_r+0x5b8>)
 800bafe:	f7f4 fceb 	bl	80004d8 <__aeabi_dmul>
 800bb02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb06:	f7f4 ff6d 	bl	80009e4 <__aeabi_dcmpge>
 800bb0a:	9c02      	ldr	r4, [sp, #8]
 800bb0c:	4626      	mov	r6, r4
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	f040 824a 	bne.w	800bfa8 <_dtoa_r+0x960>
 800bb14:	2331      	movs	r3, #49	; 0x31
 800bb16:	9f08      	ldr	r7, [sp, #32]
 800bb18:	f109 0901 	add.w	r9, r9, #1
 800bb1c:	f807 3b01 	strb.w	r3, [r7], #1
 800bb20:	e246      	b.n	800bfb0 <_dtoa_r+0x968>
 800bb22:	07e2      	lsls	r2, r4, #31
 800bb24:	d505      	bpl.n	800bb32 <_dtoa_r+0x4ea>
 800bb26:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bb2a:	f7f4 fcd5 	bl	80004d8 <__aeabi_dmul>
 800bb2e:	2301      	movs	r3, #1
 800bb30:	3701      	adds	r7, #1
 800bb32:	1064      	asrs	r4, r4, #1
 800bb34:	3608      	adds	r6, #8
 800bb36:	e76d      	b.n	800ba14 <_dtoa_r+0x3cc>
 800bb38:	2702      	movs	r7, #2
 800bb3a:	e770      	b.n	800ba1e <_dtoa_r+0x3d6>
 800bb3c:	46c8      	mov	r8, r9
 800bb3e:	9c02      	ldr	r4, [sp, #8]
 800bb40:	e78f      	b.n	800ba62 <_dtoa_r+0x41a>
 800bb42:	9908      	ldr	r1, [sp, #32]
 800bb44:	4b29      	ldr	r3, [pc, #164]	; (800bbec <_dtoa_r+0x5a4>)
 800bb46:	4421      	add	r1, r4
 800bb48:	9112      	str	r1, [sp, #72]	; 0x48
 800bb4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb50:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800bb54:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bb58:	2900      	cmp	r1, #0
 800bb5a:	d055      	beq.n	800bc08 <_dtoa_r+0x5c0>
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	4929      	ldr	r1, [pc, #164]	; (800bc04 <_dtoa_r+0x5bc>)
 800bb60:	f7f4 fde4 	bl	800072c <__aeabi_ddiv>
 800bb64:	463b      	mov	r3, r7
 800bb66:	4632      	mov	r2, r6
 800bb68:	f7f4 fafe 	bl	8000168 <__aeabi_dsub>
 800bb6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bb70:	9f08      	ldr	r7, [sp, #32]
 800bb72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb76:	f7f4 ff5f 	bl	8000a38 <__aeabi_d2iz>
 800bb7a:	4604      	mov	r4, r0
 800bb7c:	f7f4 fc42 	bl	8000404 <__aeabi_i2d>
 800bb80:	4602      	mov	r2, r0
 800bb82:	460b      	mov	r3, r1
 800bb84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb88:	f7f4 faee 	bl	8000168 <__aeabi_dsub>
 800bb8c:	4602      	mov	r2, r0
 800bb8e:	460b      	mov	r3, r1
 800bb90:	3430      	adds	r4, #48	; 0x30
 800bb92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bb9a:	f807 4b01 	strb.w	r4, [r7], #1
 800bb9e:	f7f4 ff0d 	bl	80009bc <__aeabi_dcmplt>
 800bba2:	2800      	cmp	r0, #0
 800bba4:	d174      	bne.n	800bc90 <_dtoa_r+0x648>
 800bba6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bbaa:	2000      	movs	r0, #0
 800bbac:	4911      	ldr	r1, [pc, #68]	; (800bbf4 <_dtoa_r+0x5ac>)
 800bbae:	f7f4 fadb 	bl	8000168 <__aeabi_dsub>
 800bbb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bbb6:	f7f4 ff01 	bl	80009bc <__aeabi_dcmplt>
 800bbba:	2800      	cmp	r0, #0
 800bbbc:	f040 80b6 	bne.w	800bd2c <_dtoa_r+0x6e4>
 800bbc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bbc2:	429f      	cmp	r7, r3
 800bbc4:	f43f af7a 	beq.w	800babc <_dtoa_r+0x474>
 800bbc8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bbcc:	2200      	movs	r2, #0
 800bbce:	4b0a      	ldr	r3, [pc, #40]	; (800bbf8 <_dtoa_r+0x5b0>)
 800bbd0:	f7f4 fc82 	bl	80004d8 <__aeabi_dmul>
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bbda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbde:	4b06      	ldr	r3, [pc, #24]	; (800bbf8 <_dtoa_r+0x5b0>)
 800bbe0:	f7f4 fc7a 	bl	80004d8 <__aeabi_dmul>
 800bbe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbe8:	e7c3      	b.n	800bb72 <_dtoa_r+0x52a>
 800bbea:	bf00      	nop
 800bbec:	0800e7b8 	.word	0x0800e7b8
 800bbf0:	0800e790 	.word	0x0800e790
 800bbf4:	3ff00000 	.word	0x3ff00000
 800bbf8:	40240000 	.word	0x40240000
 800bbfc:	401c0000 	.word	0x401c0000
 800bc00:	40140000 	.word	0x40140000
 800bc04:	3fe00000 	.word	0x3fe00000
 800bc08:	4630      	mov	r0, r6
 800bc0a:	4639      	mov	r1, r7
 800bc0c:	f7f4 fc64 	bl	80004d8 <__aeabi_dmul>
 800bc10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bc12:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bc16:	9c08      	ldr	r4, [sp, #32]
 800bc18:	9314      	str	r3, [sp, #80]	; 0x50
 800bc1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc1e:	f7f4 ff0b 	bl	8000a38 <__aeabi_d2iz>
 800bc22:	9015      	str	r0, [sp, #84]	; 0x54
 800bc24:	f7f4 fbee 	bl	8000404 <__aeabi_i2d>
 800bc28:	4602      	mov	r2, r0
 800bc2a:	460b      	mov	r3, r1
 800bc2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc30:	f7f4 fa9a 	bl	8000168 <__aeabi_dsub>
 800bc34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc36:	4606      	mov	r6, r0
 800bc38:	3330      	adds	r3, #48	; 0x30
 800bc3a:	f804 3b01 	strb.w	r3, [r4], #1
 800bc3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bc40:	460f      	mov	r7, r1
 800bc42:	429c      	cmp	r4, r3
 800bc44:	f04f 0200 	mov.w	r2, #0
 800bc48:	d124      	bne.n	800bc94 <_dtoa_r+0x64c>
 800bc4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bc4e:	4bb3      	ldr	r3, [pc, #716]	; (800bf1c <_dtoa_r+0x8d4>)
 800bc50:	f7f4 fa8c 	bl	800016c <__adddf3>
 800bc54:	4602      	mov	r2, r0
 800bc56:	460b      	mov	r3, r1
 800bc58:	4630      	mov	r0, r6
 800bc5a:	4639      	mov	r1, r7
 800bc5c:	f7f4 fecc 	bl	80009f8 <__aeabi_dcmpgt>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	d162      	bne.n	800bd2a <_dtoa_r+0x6e2>
 800bc64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bc68:	2000      	movs	r0, #0
 800bc6a:	49ac      	ldr	r1, [pc, #688]	; (800bf1c <_dtoa_r+0x8d4>)
 800bc6c:	f7f4 fa7c 	bl	8000168 <__aeabi_dsub>
 800bc70:	4602      	mov	r2, r0
 800bc72:	460b      	mov	r3, r1
 800bc74:	4630      	mov	r0, r6
 800bc76:	4639      	mov	r1, r7
 800bc78:	f7f4 fea0 	bl	80009bc <__aeabi_dcmplt>
 800bc7c:	2800      	cmp	r0, #0
 800bc7e:	f43f af1d 	beq.w	800babc <_dtoa_r+0x474>
 800bc82:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800bc84:	1e7b      	subs	r3, r7, #1
 800bc86:	9314      	str	r3, [sp, #80]	; 0x50
 800bc88:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800bc8c:	2b30      	cmp	r3, #48	; 0x30
 800bc8e:	d0f8      	beq.n	800bc82 <_dtoa_r+0x63a>
 800bc90:	46c1      	mov	r9, r8
 800bc92:	e03a      	b.n	800bd0a <_dtoa_r+0x6c2>
 800bc94:	4ba2      	ldr	r3, [pc, #648]	; (800bf20 <_dtoa_r+0x8d8>)
 800bc96:	f7f4 fc1f 	bl	80004d8 <__aeabi_dmul>
 800bc9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc9e:	e7bc      	b.n	800bc1a <_dtoa_r+0x5d2>
 800bca0:	9f08      	ldr	r7, [sp, #32]
 800bca2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bca6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcaa:	f7f4 fd3f 	bl	800072c <__aeabi_ddiv>
 800bcae:	f7f4 fec3 	bl	8000a38 <__aeabi_d2iz>
 800bcb2:	4604      	mov	r4, r0
 800bcb4:	f7f4 fba6 	bl	8000404 <__aeabi_i2d>
 800bcb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bcbc:	f7f4 fc0c 	bl	80004d8 <__aeabi_dmul>
 800bcc0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800bcc4:	460b      	mov	r3, r1
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bccc:	f7f4 fa4c 	bl	8000168 <__aeabi_dsub>
 800bcd0:	f807 6b01 	strb.w	r6, [r7], #1
 800bcd4:	9e08      	ldr	r6, [sp, #32]
 800bcd6:	9b02      	ldr	r3, [sp, #8]
 800bcd8:	1bbe      	subs	r6, r7, r6
 800bcda:	42b3      	cmp	r3, r6
 800bcdc:	d13a      	bne.n	800bd54 <_dtoa_r+0x70c>
 800bcde:	4602      	mov	r2, r0
 800bce0:	460b      	mov	r3, r1
 800bce2:	f7f4 fa43 	bl	800016c <__adddf3>
 800bce6:	4602      	mov	r2, r0
 800bce8:	460b      	mov	r3, r1
 800bcea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bcee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bcf2:	f7f4 fe81 	bl	80009f8 <__aeabi_dcmpgt>
 800bcf6:	bb58      	cbnz	r0, 800bd50 <_dtoa_r+0x708>
 800bcf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bcfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd00:	f7f4 fe52 	bl	80009a8 <__aeabi_dcmpeq>
 800bd04:	b108      	cbz	r0, 800bd0a <_dtoa_r+0x6c2>
 800bd06:	07e1      	lsls	r1, r4, #31
 800bd08:	d422      	bmi.n	800bd50 <_dtoa_r+0x708>
 800bd0a:	4628      	mov	r0, r5
 800bd0c:	4651      	mov	r1, sl
 800bd0e:	f000 fe69 	bl	800c9e4 <_Bfree>
 800bd12:	2300      	movs	r3, #0
 800bd14:	703b      	strb	r3, [r7, #0]
 800bd16:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bd18:	f109 0001 	add.w	r0, r9, #1
 800bd1c:	6018      	str	r0, [r3, #0]
 800bd1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	f43f acdf 	beq.w	800b6e4 <_dtoa_r+0x9c>
 800bd26:	601f      	str	r7, [r3, #0]
 800bd28:	e4dc      	b.n	800b6e4 <_dtoa_r+0x9c>
 800bd2a:	4627      	mov	r7, r4
 800bd2c:	463b      	mov	r3, r7
 800bd2e:	461f      	mov	r7, r3
 800bd30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd34:	2a39      	cmp	r2, #57	; 0x39
 800bd36:	d107      	bne.n	800bd48 <_dtoa_r+0x700>
 800bd38:	9a08      	ldr	r2, [sp, #32]
 800bd3a:	429a      	cmp	r2, r3
 800bd3c:	d1f7      	bne.n	800bd2e <_dtoa_r+0x6e6>
 800bd3e:	2230      	movs	r2, #48	; 0x30
 800bd40:	9908      	ldr	r1, [sp, #32]
 800bd42:	f108 0801 	add.w	r8, r8, #1
 800bd46:	700a      	strb	r2, [r1, #0]
 800bd48:	781a      	ldrb	r2, [r3, #0]
 800bd4a:	3201      	adds	r2, #1
 800bd4c:	701a      	strb	r2, [r3, #0]
 800bd4e:	e79f      	b.n	800bc90 <_dtoa_r+0x648>
 800bd50:	46c8      	mov	r8, r9
 800bd52:	e7eb      	b.n	800bd2c <_dtoa_r+0x6e4>
 800bd54:	2200      	movs	r2, #0
 800bd56:	4b72      	ldr	r3, [pc, #456]	; (800bf20 <_dtoa_r+0x8d8>)
 800bd58:	f7f4 fbbe 	bl	80004d8 <__aeabi_dmul>
 800bd5c:	4602      	mov	r2, r0
 800bd5e:	460b      	mov	r3, r1
 800bd60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd64:	2200      	movs	r2, #0
 800bd66:	2300      	movs	r3, #0
 800bd68:	f7f4 fe1e 	bl	80009a8 <__aeabi_dcmpeq>
 800bd6c:	2800      	cmp	r0, #0
 800bd6e:	d098      	beq.n	800bca2 <_dtoa_r+0x65a>
 800bd70:	e7cb      	b.n	800bd0a <_dtoa_r+0x6c2>
 800bd72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bd74:	2a00      	cmp	r2, #0
 800bd76:	f000 80cd 	beq.w	800bf14 <_dtoa_r+0x8cc>
 800bd7a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bd7c:	2a01      	cmp	r2, #1
 800bd7e:	f300 80af 	bgt.w	800bee0 <_dtoa_r+0x898>
 800bd82:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bd84:	2a00      	cmp	r2, #0
 800bd86:	f000 80a7 	beq.w	800bed8 <_dtoa_r+0x890>
 800bd8a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bd8e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bd90:	9f06      	ldr	r7, [sp, #24]
 800bd92:	9a06      	ldr	r2, [sp, #24]
 800bd94:	2101      	movs	r1, #1
 800bd96:	441a      	add	r2, r3
 800bd98:	9206      	str	r2, [sp, #24]
 800bd9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	441a      	add	r2, r3
 800bda0:	9209      	str	r2, [sp, #36]	; 0x24
 800bda2:	f000 ff23 	bl	800cbec <__i2b>
 800bda6:	4606      	mov	r6, r0
 800bda8:	2f00      	cmp	r7, #0
 800bdaa:	dd0c      	ble.n	800bdc6 <_dtoa_r+0x77e>
 800bdac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	dd09      	ble.n	800bdc6 <_dtoa_r+0x77e>
 800bdb2:	42bb      	cmp	r3, r7
 800bdb4:	bfa8      	it	ge
 800bdb6:	463b      	movge	r3, r7
 800bdb8:	9a06      	ldr	r2, [sp, #24]
 800bdba:	1aff      	subs	r7, r7, r3
 800bdbc:	1ad2      	subs	r2, r2, r3
 800bdbe:	9206      	str	r2, [sp, #24]
 800bdc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdc2:	1ad3      	subs	r3, r2, r3
 800bdc4:	9309      	str	r3, [sp, #36]	; 0x24
 800bdc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdc8:	b1f3      	cbz	r3, 800be08 <_dtoa_r+0x7c0>
 800bdca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f000 80a9 	beq.w	800bf24 <_dtoa_r+0x8dc>
 800bdd2:	2c00      	cmp	r4, #0
 800bdd4:	dd10      	ble.n	800bdf8 <_dtoa_r+0x7b0>
 800bdd6:	4631      	mov	r1, r6
 800bdd8:	4622      	mov	r2, r4
 800bdda:	4628      	mov	r0, r5
 800bddc:	f000 ffc0 	bl	800cd60 <__pow5mult>
 800bde0:	4652      	mov	r2, sl
 800bde2:	4601      	mov	r1, r0
 800bde4:	4606      	mov	r6, r0
 800bde6:	4628      	mov	r0, r5
 800bde8:	f000 ff16 	bl	800cc18 <__multiply>
 800bdec:	4680      	mov	r8, r0
 800bdee:	4651      	mov	r1, sl
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	f000 fdf7 	bl	800c9e4 <_Bfree>
 800bdf6:	46c2      	mov	sl, r8
 800bdf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdfa:	1b1a      	subs	r2, r3, r4
 800bdfc:	d004      	beq.n	800be08 <_dtoa_r+0x7c0>
 800bdfe:	4651      	mov	r1, sl
 800be00:	4628      	mov	r0, r5
 800be02:	f000 ffad 	bl	800cd60 <__pow5mult>
 800be06:	4682      	mov	sl, r0
 800be08:	2101      	movs	r1, #1
 800be0a:	4628      	mov	r0, r5
 800be0c:	f000 feee 	bl	800cbec <__i2b>
 800be10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be12:	4604      	mov	r4, r0
 800be14:	2b00      	cmp	r3, #0
 800be16:	f340 8087 	ble.w	800bf28 <_dtoa_r+0x8e0>
 800be1a:	461a      	mov	r2, r3
 800be1c:	4601      	mov	r1, r0
 800be1e:	4628      	mov	r0, r5
 800be20:	f000 ff9e 	bl	800cd60 <__pow5mult>
 800be24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800be26:	4604      	mov	r4, r0
 800be28:	2b01      	cmp	r3, #1
 800be2a:	f340 8080 	ble.w	800bf2e <_dtoa_r+0x8e6>
 800be2e:	f04f 0800 	mov.w	r8, #0
 800be32:	6923      	ldr	r3, [r4, #16]
 800be34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be38:	6918      	ldr	r0, [r3, #16]
 800be3a:	f000 fe89 	bl	800cb50 <__hi0bits>
 800be3e:	f1c0 0020 	rsb	r0, r0, #32
 800be42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be44:	4418      	add	r0, r3
 800be46:	f010 001f 	ands.w	r0, r0, #31
 800be4a:	f000 8092 	beq.w	800bf72 <_dtoa_r+0x92a>
 800be4e:	f1c0 0320 	rsb	r3, r0, #32
 800be52:	2b04      	cmp	r3, #4
 800be54:	f340 808a 	ble.w	800bf6c <_dtoa_r+0x924>
 800be58:	f1c0 001c 	rsb	r0, r0, #28
 800be5c:	9b06      	ldr	r3, [sp, #24]
 800be5e:	4407      	add	r7, r0
 800be60:	4403      	add	r3, r0
 800be62:	9306      	str	r3, [sp, #24]
 800be64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be66:	4403      	add	r3, r0
 800be68:	9309      	str	r3, [sp, #36]	; 0x24
 800be6a:	9b06      	ldr	r3, [sp, #24]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	dd05      	ble.n	800be7c <_dtoa_r+0x834>
 800be70:	4651      	mov	r1, sl
 800be72:	461a      	mov	r2, r3
 800be74:	4628      	mov	r0, r5
 800be76:	f000 ffcd 	bl	800ce14 <__lshift>
 800be7a:	4682      	mov	sl, r0
 800be7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be7e:	2b00      	cmp	r3, #0
 800be80:	dd05      	ble.n	800be8e <_dtoa_r+0x846>
 800be82:	4621      	mov	r1, r4
 800be84:	461a      	mov	r2, r3
 800be86:	4628      	mov	r0, r5
 800be88:	f000 ffc4 	bl	800ce14 <__lshift>
 800be8c:	4604      	mov	r4, r0
 800be8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be90:	2b00      	cmp	r3, #0
 800be92:	d070      	beq.n	800bf76 <_dtoa_r+0x92e>
 800be94:	4621      	mov	r1, r4
 800be96:	4650      	mov	r0, sl
 800be98:	f001 f828 	bl	800ceec <__mcmp>
 800be9c:	2800      	cmp	r0, #0
 800be9e:	da6a      	bge.n	800bf76 <_dtoa_r+0x92e>
 800bea0:	2300      	movs	r3, #0
 800bea2:	4651      	mov	r1, sl
 800bea4:	220a      	movs	r2, #10
 800bea6:	4628      	mov	r0, r5
 800bea8:	f000 fdbe 	bl	800ca28 <__multadd>
 800beac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800beae:	4682      	mov	sl, r0
 800beb0:	f109 39ff 	add.w	r9, r9, #4294967295
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	f000 8193 	beq.w	800c1e0 <_dtoa_r+0xb98>
 800beba:	4631      	mov	r1, r6
 800bebc:	2300      	movs	r3, #0
 800bebe:	220a      	movs	r2, #10
 800bec0:	4628      	mov	r0, r5
 800bec2:	f000 fdb1 	bl	800ca28 <__multadd>
 800bec6:	f1bb 0f00 	cmp.w	fp, #0
 800beca:	4606      	mov	r6, r0
 800becc:	f300 8093 	bgt.w	800bff6 <_dtoa_r+0x9ae>
 800bed0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bed2:	2b02      	cmp	r3, #2
 800bed4:	dc57      	bgt.n	800bf86 <_dtoa_r+0x93e>
 800bed6:	e08e      	b.n	800bff6 <_dtoa_r+0x9ae>
 800bed8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800beda:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bede:	e756      	b.n	800bd8e <_dtoa_r+0x746>
 800bee0:	9b02      	ldr	r3, [sp, #8]
 800bee2:	1e5c      	subs	r4, r3, #1
 800bee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bee6:	42a3      	cmp	r3, r4
 800bee8:	bfb7      	itett	lt
 800beea:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800beec:	1b1c      	subge	r4, r3, r4
 800beee:	1ae2      	sublt	r2, r4, r3
 800bef0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800bef2:	bfbe      	ittt	lt
 800bef4:	940a      	strlt	r4, [sp, #40]	; 0x28
 800bef6:	189b      	addlt	r3, r3, r2
 800bef8:	930e      	strlt	r3, [sp, #56]	; 0x38
 800befa:	9b02      	ldr	r3, [sp, #8]
 800befc:	bfb8      	it	lt
 800befe:	2400      	movlt	r4, #0
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	bfbb      	ittet	lt
 800bf04:	9b06      	ldrlt	r3, [sp, #24]
 800bf06:	9a02      	ldrlt	r2, [sp, #8]
 800bf08:	9f06      	ldrge	r7, [sp, #24]
 800bf0a:	1a9f      	sublt	r7, r3, r2
 800bf0c:	bfac      	ite	ge
 800bf0e:	9b02      	ldrge	r3, [sp, #8]
 800bf10:	2300      	movlt	r3, #0
 800bf12:	e73e      	b.n	800bd92 <_dtoa_r+0x74a>
 800bf14:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bf16:	9f06      	ldr	r7, [sp, #24]
 800bf18:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800bf1a:	e745      	b.n	800bda8 <_dtoa_r+0x760>
 800bf1c:	3fe00000 	.word	0x3fe00000
 800bf20:	40240000 	.word	0x40240000
 800bf24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf26:	e76a      	b.n	800bdfe <_dtoa_r+0x7b6>
 800bf28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bf2a:	2b01      	cmp	r3, #1
 800bf2c:	dc19      	bgt.n	800bf62 <_dtoa_r+0x91a>
 800bf2e:	9b04      	ldr	r3, [sp, #16]
 800bf30:	b9bb      	cbnz	r3, 800bf62 <_dtoa_r+0x91a>
 800bf32:	9b05      	ldr	r3, [sp, #20]
 800bf34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf38:	b99b      	cbnz	r3, 800bf62 <_dtoa_r+0x91a>
 800bf3a:	9b05      	ldr	r3, [sp, #20]
 800bf3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bf40:	0d1b      	lsrs	r3, r3, #20
 800bf42:	051b      	lsls	r3, r3, #20
 800bf44:	b183      	cbz	r3, 800bf68 <_dtoa_r+0x920>
 800bf46:	f04f 0801 	mov.w	r8, #1
 800bf4a:	9b06      	ldr	r3, [sp, #24]
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	9306      	str	r3, [sp, #24]
 800bf50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf52:	3301      	adds	r3, #1
 800bf54:	9309      	str	r3, [sp, #36]	; 0x24
 800bf56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	f47f af6a 	bne.w	800be32 <_dtoa_r+0x7ea>
 800bf5e:	2001      	movs	r0, #1
 800bf60:	e76f      	b.n	800be42 <_dtoa_r+0x7fa>
 800bf62:	f04f 0800 	mov.w	r8, #0
 800bf66:	e7f6      	b.n	800bf56 <_dtoa_r+0x90e>
 800bf68:	4698      	mov	r8, r3
 800bf6a:	e7f4      	b.n	800bf56 <_dtoa_r+0x90e>
 800bf6c:	f43f af7d 	beq.w	800be6a <_dtoa_r+0x822>
 800bf70:	4618      	mov	r0, r3
 800bf72:	301c      	adds	r0, #28
 800bf74:	e772      	b.n	800be5c <_dtoa_r+0x814>
 800bf76:	9b02      	ldr	r3, [sp, #8]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	dc36      	bgt.n	800bfea <_dtoa_r+0x9a2>
 800bf7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bf7e:	2b02      	cmp	r3, #2
 800bf80:	dd33      	ble.n	800bfea <_dtoa_r+0x9a2>
 800bf82:	f8dd b008 	ldr.w	fp, [sp, #8]
 800bf86:	f1bb 0f00 	cmp.w	fp, #0
 800bf8a:	d10d      	bne.n	800bfa8 <_dtoa_r+0x960>
 800bf8c:	4621      	mov	r1, r4
 800bf8e:	465b      	mov	r3, fp
 800bf90:	2205      	movs	r2, #5
 800bf92:	4628      	mov	r0, r5
 800bf94:	f000 fd48 	bl	800ca28 <__multadd>
 800bf98:	4601      	mov	r1, r0
 800bf9a:	4604      	mov	r4, r0
 800bf9c:	4650      	mov	r0, sl
 800bf9e:	f000 ffa5 	bl	800ceec <__mcmp>
 800bfa2:	2800      	cmp	r0, #0
 800bfa4:	f73f adb6 	bgt.w	800bb14 <_dtoa_r+0x4cc>
 800bfa8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bfaa:	9f08      	ldr	r7, [sp, #32]
 800bfac:	ea6f 0903 	mvn.w	r9, r3
 800bfb0:	f04f 0800 	mov.w	r8, #0
 800bfb4:	4621      	mov	r1, r4
 800bfb6:	4628      	mov	r0, r5
 800bfb8:	f000 fd14 	bl	800c9e4 <_Bfree>
 800bfbc:	2e00      	cmp	r6, #0
 800bfbe:	f43f aea4 	beq.w	800bd0a <_dtoa_r+0x6c2>
 800bfc2:	f1b8 0f00 	cmp.w	r8, #0
 800bfc6:	d005      	beq.n	800bfd4 <_dtoa_r+0x98c>
 800bfc8:	45b0      	cmp	r8, r6
 800bfca:	d003      	beq.n	800bfd4 <_dtoa_r+0x98c>
 800bfcc:	4641      	mov	r1, r8
 800bfce:	4628      	mov	r0, r5
 800bfd0:	f000 fd08 	bl	800c9e4 <_Bfree>
 800bfd4:	4631      	mov	r1, r6
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	f000 fd04 	bl	800c9e4 <_Bfree>
 800bfdc:	e695      	b.n	800bd0a <_dtoa_r+0x6c2>
 800bfde:	2400      	movs	r4, #0
 800bfe0:	4626      	mov	r6, r4
 800bfe2:	e7e1      	b.n	800bfa8 <_dtoa_r+0x960>
 800bfe4:	46c1      	mov	r9, r8
 800bfe6:	4626      	mov	r6, r4
 800bfe8:	e594      	b.n	800bb14 <_dtoa_r+0x4cc>
 800bfea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfec:	f8dd b008 	ldr.w	fp, [sp, #8]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	f000 80fc 	beq.w	800c1ee <_dtoa_r+0xba6>
 800bff6:	2f00      	cmp	r7, #0
 800bff8:	dd05      	ble.n	800c006 <_dtoa_r+0x9be>
 800bffa:	4631      	mov	r1, r6
 800bffc:	463a      	mov	r2, r7
 800bffe:	4628      	mov	r0, r5
 800c000:	f000 ff08 	bl	800ce14 <__lshift>
 800c004:	4606      	mov	r6, r0
 800c006:	f1b8 0f00 	cmp.w	r8, #0
 800c00a:	d05c      	beq.n	800c0c6 <_dtoa_r+0xa7e>
 800c00c:	4628      	mov	r0, r5
 800c00e:	6871      	ldr	r1, [r6, #4]
 800c010:	f000 fca8 	bl	800c964 <_Balloc>
 800c014:	4607      	mov	r7, r0
 800c016:	b928      	cbnz	r0, 800c024 <_dtoa_r+0x9dc>
 800c018:	4602      	mov	r2, r0
 800c01a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c01e:	4b7e      	ldr	r3, [pc, #504]	; (800c218 <_dtoa_r+0xbd0>)
 800c020:	f7ff bb26 	b.w	800b670 <_dtoa_r+0x28>
 800c024:	6932      	ldr	r2, [r6, #16]
 800c026:	f106 010c 	add.w	r1, r6, #12
 800c02a:	3202      	adds	r2, #2
 800c02c:	0092      	lsls	r2, r2, #2
 800c02e:	300c      	adds	r0, #12
 800c030:	f000 fc8a 	bl	800c948 <memcpy>
 800c034:	2201      	movs	r2, #1
 800c036:	4639      	mov	r1, r7
 800c038:	4628      	mov	r0, r5
 800c03a:	f000 feeb 	bl	800ce14 <__lshift>
 800c03e:	46b0      	mov	r8, r6
 800c040:	4606      	mov	r6, r0
 800c042:	9b08      	ldr	r3, [sp, #32]
 800c044:	3301      	adds	r3, #1
 800c046:	9302      	str	r3, [sp, #8]
 800c048:	9b08      	ldr	r3, [sp, #32]
 800c04a:	445b      	add	r3, fp
 800c04c:	930a      	str	r3, [sp, #40]	; 0x28
 800c04e:	9b04      	ldr	r3, [sp, #16]
 800c050:	f003 0301 	and.w	r3, r3, #1
 800c054:	9309      	str	r3, [sp, #36]	; 0x24
 800c056:	9b02      	ldr	r3, [sp, #8]
 800c058:	4621      	mov	r1, r4
 800c05a:	4650      	mov	r0, sl
 800c05c:	f103 3bff 	add.w	fp, r3, #4294967295
 800c060:	f7ff fa64 	bl	800b52c <quorem>
 800c064:	4603      	mov	r3, r0
 800c066:	4641      	mov	r1, r8
 800c068:	3330      	adds	r3, #48	; 0x30
 800c06a:	9004      	str	r0, [sp, #16]
 800c06c:	4650      	mov	r0, sl
 800c06e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c070:	f000 ff3c 	bl	800ceec <__mcmp>
 800c074:	4632      	mov	r2, r6
 800c076:	9006      	str	r0, [sp, #24]
 800c078:	4621      	mov	r1, r4
 800c07a:	4628      	mov	r0, r5
 800c07c:	f000 ff52 	bl	800cf24 <__mdiff>
 800c080:	68c2      	ldr	r2, [r0, #12]
 800c082:	4607      	mov	r7, r0
 800c084:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c086:	bb02      	cbnz	r2, 800c0ca <_dtoa_r+0xa82>
 800c088:	4601      	mov	r1, r0
 800c08a:	4650      	mov	r0, sl
 800c08c:	f000 ff2e 	bl	800ceec <__mcmp>
 800c090:	4602      	mov	r2, r0
 800c092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c094:	4639      	mov	r1, r7
 800c096:	4628      	mov	r0, r5
 800c098:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800c09c:	f000 fca2 	bl	800c9e4 <_Bfree>
 800c0a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c0a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c0a4:	9f02      	ldr	r7, [sp, #8]
 800c0a6:	ea43 0102 	orr.w	r1, r3, r2
 800c0aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0ac:	430b      	orrs	r3, r1
 800c0ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0b0:	d10d      	bne.n	800c0ce <_dtoa_r+0xa86>
 800c0b2:	2b39      	cmp	r3, #57	; 0x39
 800c0b4:	d027      	beq.n	800c106 <_dtoa_r+0xabe>
 800c0b6:	9a06      	ldr	r2, [sp, #24]
 800c0b8:	2a00      	cmp	r2, #0
 800c0ba:	dd01      	ble.n	800c0c0 <_dtoa_r+0xa78>
 800c0bc:	9b04      	ldr	r3, [sp, #16]
 800c0be:	3331      	adds	r3, #49	; 0x31
 800c0c0:	f88b 3000 	strb.w	r3, [fp]
 800c0c4:	e776      	b.n	800bfb4 <_dtoa_r+0x96c>
 800c0c6:	4630      	mov	r0, r6
 800c0c8:	e7b9      	b.n	800c03e <_dtoa_r+0x9f6>
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	e7e2      	b.n	800c094 <_dtoa_r+0xa4c>
 800c0ce:	9906      	ldr	r1, [sp, #24]
 800c0d0:	2900      	cmp	r1, #0
 800c0d2:	db04      	blt.n	800c0de <_dtoa_r+0xa96>
 800c0d4:	9822      	ldr	r0, [sp, #136]	; 0x88
 800c0d6:	4301      	orrs	r1, r0
 800c0d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0da:	4301      	orrs	r1, r0
 800c0dc:	d120      	bne.n	800c120 <_dtoa_r+0xad8>
 800c0de:	2a00      	cmp	r2, #0
 800c0e0:	ddee      	ble.n	800c0c0 <_dtoa_r+0xa78>
 800c0e2:	4651      	mov	r1, sl
 800c0e4:	2201      	movs	r2, #1
 800c0e6:	4628      	mov	r0, r5
 800c0e8:	9302      	str	r3, [sp, #8]
 800c0ea:	f000 fe93 	bl	800ce14 <__lshift>
 800c0ee:	4621      	mov	r1, r4
 800c0f0:	4682      	mov	sl, r0
 800c0f2:	f000 fefb 	bl	800ceec <__mcmp>
 800c0f6:	2800      	cmp	r0, #0
 800c0f8:	9b02      	ldr	r3, [sp, #8]
 800c0fa:	dc02      	bgt.n	800c102 <_dtoa_r+0xaba>
 800c0fc:	d1e0      	bne.n	800c0c0 <_dtoa_r+0xa78>
 800c0fe:	07da      	lsls	r2, r3, #31
 800c100:	d5de      	bpl.n	800c0c0 <_dtoa_r+0xa78>
 800c102:	2b39      	cmp	r3, #57	; 0x39
 800c104:	d1da      	bne.n	800c0bc <_dtoa_r+0xa74>
 800c106:	2339      	movs	r3, #57	; 0x39
 800c108:	f88b 3000 	strb.w	r3, [fp]
 800c10c:	463b      	mov	r3, r7
 800c10e:	461f      	mov	r7, r3
 800c110:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800c114:	3b01      	subs	r3, #1
 800c116:	2a39      	cmp	r2, #57	; 0x39
 800c118:	d050      	beq.n	800c1bc <_dtoa_r+0xb74>
 800c11a:	3201      	adds	r2, #1
 800c11c:	701a      	strb	r2, [r3, #0]
 800c11e:	e749      	b.n	800bfb4 <_dtoa_r+0x96c>
 800c120:	2a00      	cmp	r2, #0
 800c122:	dd03      	ble.n	800c12c <_dtoa_r+0xae4>
 800c124:	2b39      	cmp	r3, #57	; 0x39
 800c126:	d0ee      	beq.n	800c106 <_dtoa_r+0xabe>
 800c128:	3301      	adds	r3, #1
 800c12a:	e7c9      	b.n	800c0c0 <_dtoa_r+0xa78>
 800c12c:	9a02      	ldr	r2, [sp, #8]
 800c12e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c130:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c134:	428a      	cmp	r2, r1
 800c136:	d02a      	beq.n	800c18e <_dtoa_r+0xb46>
 800c138:	4651      	mov	r1, sl
 800c13a:	2300      	movs	r3, #0
 800c13c:	220a      	movs	r2, #10
 800c13e:	4628      	mov	r0, r5
 800c140:	f000 fc72 	bl	800ca28 <__multadd>
 800c144:	45b0      	cmp	r8, r6
 800c146:	4682      	mov	sl, r0
 800c148:	f04f 0300 	mov.w	r3, #0
 800c14c:	f04f 020a 	mov.w	r2, #10
 800c150:	4641      	mov	r1, r8
 800c152:	4628      	mov	r0, r5
 800c154:	d107      	bne.n	800c166 <_dtoa_r+0xb1e>
 800c156:	f000 fc67 	bl	800ca28 <__multadd>
 800c15a:	4680      	mov	r8, r0
 800c15c:	4606      	mov	r6, r0
 800c15e:	9b02      	ldr	r3, [sp, #8]
 800c160:	3301      	adds	r3, #1
 800c162:	9302      	str	r3, [sp, #8]
 800c164:	e777      	b.n	800c056 <_dtoa_r+0xa0e>
 800c166:	f000 fc5f 	bl	800ca28 <__multadd>
 800c16a:	4631      	mov	r1, r6
 800c16c:	4680      	mov	r8, r0
 800c16e:	2300      	movs	r3, #0
 800c170:	220a      	movs	r2, #10
 800c172:	4628      	mov	r0, r5
 800c174:	f000 fc58 	bl	800ca28 <__multadd>
 800c178:	4606      	mov	r6, r0
 800c17a:	e7f0      	b.n	800c15e <_dtoa_r+0xb16>
 800c17c:	f1bb 0f00 	cmp.w	fp, #0
 800c180:	bfcc      	ite	gt
 800c182:	465f      	movgt	r7, fp
 800c184:	2701      	movle	r7, #1
 800c186:	f04f 0800 	mov.w	r8, #0
 800c18a:	9a08      	ldr	r2, [sp, #32]
 800c18c:	4417      	add	r7, r2
 800c18e:	4651      	mov	r1, sl
 800c190:	2201      	movs	r2, #1
 800c192:	4628      	mov	r0, r5
 800c194:	9302      	str	r3, [sp, #8]
 800c196:	f000 fe3d 	bl	800ce14 <__lshift>
 800c19a:	4621      	mov	r1, r4
 800c19c:	4682      	mov	sl, r0
 800c19e:	f000 fea5 	bl	800ceec <__mcmp>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	dcb2      	bgt.n	800c10c <_dtoa_r+0xac4>
 800c1a6:	d102      	bne.n	800c1ae <_dtoa_r+0xb66>
 800c1a8:	9b02      	ldr	r3, [sp, #8]
 800c1aa:	07db      	lsls	r3, r3, #31
 800c1ac:	d4ae      	bmi.n	800c10c <_dtoa_r+0xac4>
 800c1ae:	463b      	mov	r3, r7
 800c1b0:	461f      	mov	r7, r3
 800c1b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c1b6:	2a30      	cmp	r2, #48	; 0x30
 800c1b8:	d0fa      	beq.n	800c1b0 <_dtoa_r+0xb68>
 800c1ba:	e6fb      	b.n	800bfb4 <_dtoa_r+0x96c>
 800c1bc:	9a08      	ldr	r2, [sp, #32]
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d1a5      	bne.n	800c10e <_dtoa_r+0xac6>
 800c1c2:	2331      	movs	r3, #49	; 0x31
 800c1c4:	f109 0901 	add.w	r9, r9, #1
 800c1c8:	7013      	strb	r3, [r2, #0]
 800c1ca:	e6f3      	b.n	800bfb4 <_dtoa_r+0x96c>
 800c1cc:	4b13      	ldr	r3, [pc, #76]	; (800c21c <_dtoa_r+0xbd4>)
 800c1ce:	f7ff baa7 	b.w	800b720 <_dtoa_r+0xd8>
 800c1d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	f47f aa80 	bne.w	800b6da <_dtoa_r+0x92>
 800c1da:	4b11      	ldr	r3, [pc, #68]	; (800c220 <_dtoa_r+0xbd8>)
 800c1dc:	f7ff baa0 	b.w	800b720 <_dtoa_r+0xd8>
 800c1e0:	f1bb 0f00 	cmp.w	fp, #0
 800c1e4:	dc03      	bgt.n	800c1ee <_dtoa_r+0xba6>
 800c1e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c1e8:	2b02      	cmp	r3, #2
 800c1ea:	f73f aecc 	bgt.w	800bf86 <_dtoa_r+0x93e>
 800c1ee:	9f08      	ldr	r7, [sp, #32]
 800c1f0:	4621      	mov	r1, r4
 800c1f2:	4650      	mov	r0, sl
 800c1f4:	f7ff f99a 	bl	800b52c <quorem>
 800c1f8:	9a08      	ldr	r2, [sp, #32]
 800c1fa:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c1fe:	f807 3b01 	strb.w	r3, [r7], #1
 800c202:	1aba      	subs	r2, r7, r2
 800c204:	4593      	cmp	fp, r2
 800c206:	ddb9      	ble.n	800c17c <_dtoa_r+0xb34>
 800c208:	4651      	mov	r1, sl
 800c20a:	2300      	movs	r3, #0
 800c20c:	220a      	movs	r2, #10
 800c20e:	4628      	mov	r0, r5
 800c210:	f000 fc0a 	bl	800ca28 <__multadd>
 800c214:	4682      	mov	sl, r0
 800c216:	e7eb      	b.n	800c1f0 <_dtoa_r+0xba8>
 800c218:	0800e69c 	.word	0x0800e69c
 800c21c:	0800e498 	.word	0x0800e498
 800c220:	0800e619 	.word	0x0800e619

0800c224 <rshift>:
 800c224:	6903      	ldr	r3, [r0, #16]
 800c226:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c22a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c22e:	f100 0414 	add.w	r4, r0, #20
 800c232:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c236:	dd46      	ble.n	800c2c6 <rshift+0xa2>
 800c238:	f011 011f 	ands.w	r1, r1, #31
 800c23c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c240:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c244:	d10c      	bne.n	800c260 <rshift+0x3c>
 800c246:	4629      	mov	r1, r5
 800c248:	f100 0710 	add.w	r7, r0, #16
 800c24c:	42b1      	cmp	r1, r6
 800c24e:	d335      	bcc.n	800c2bc <rshift+0x98>
 800c250:	1a9b      	subs	r3, r3, r2
 800c252:	009b      	lsls	r3, r3, #2
 800c254:	1eea      	subs	r2, r5, #3
 800c256:	4296      	cmp	r6, r2
 800c258:	bf38      	it	cc
 800c25a:	2300      	movcc	r3, #0
 800c25c:	4423      	add	r3, r4
 800c25e:	e015      	b.n	800c28c <rshift+0x68>
 800c260:	46a1      	mov	r9, r4
 800c262:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c266:	f1c1 0820 	rsb	r8, r1, #32
 800c26a:	40cf      	lsrs	r7, r1
 800c26c:	f105 0e04 	add.w	lr, r5, #4
 800c270:	4576      	cmp	r6, lr
 800c272:	46f4      	mov	ip, lr
 800c274:	d816      	bhi.n	800c2a4 <rshift+0x80>
 800c276:	1a9b      	subs	r3, r3, r2
 800c278:	009a      	lsls	r2, r3, #2
 800c27a:	3a04      	subs	r2, #4
 800c27c:	3501      	adds	r5, #1
 800c27e:	42ae      	cmp	r6, r5
 800c280:	bf38      	it	cc
 800c282:	2200      	movcc	r2, #0
 800c284:	18a3      	adds	r3, r4, r2
 800c286:	50a7      	str	r7, [r4, r2]
 800c288:	b107      	cbz	r7, 800c28c <rshift+0x68>
 800c28a:	3304      	adds	r3, #4
 800c28c:	42a3      	cmp	r3, r4
 800c28e:	eba3 0204 	sub.w	r2, r3, r4
 800c292:	bf08      	it	eq
 800c294:	2300      	moveq	r3, #0
 800c296:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c29a:	6102      	str	r2, [r0, #16]
 800c29c:	bf08      	it	eq
 800c29e:	6143      	streq	r3, [r0, #20]
 800c2a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c2a4:	f8dc c000 	ldr.w	ip, [ip]
 800c2a8:	fa0c fc08 	lsl.w	ip, ip, r8
 800c2ac:	ea4c 0707 	orr.w	r7, ip, r7
 800c2b0:	f849 7b04 	str.w	r7, [r9], #4
 800c2b4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2b8:	40cf      	lsrs	r7, r1
 800c2ba:	e7d9      	b.n	800c270 <rshift+0x4c>
 800c2bc:	f851 cb04 	ldr.w	ip, [r1], #4
 800c2c0:	f847 cf04 	str.w	ip, [r7, #4]!
 800c2c4:	e7c2      	b.n	800c24c <rshift+0x28>
 800c2c6:	4623      	mov	r3, r4
 800c2c8:	e7e0      	b.n	800c28c <rshift+0x68>

0800c2ca <__hexdig_fun>:
 800c2ca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c2ce:	2b09      	cmp	r3, #9
 800c2d0:	d802      	bhi.n	800c2d8 <__hexdig_fun+0xe>
 800c2d2:	3820      	subs	r0, #32
 800c2d4:	b2c0      	uxtb	r0, r0
 800c2d6:	4770      	bx	lr
 800c2d8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c2dc:	2b05      	cmp	r3, #5
 800c2de:	d801      	bhi.n	800c2e4 <__hexdig_fun+0x1a>
 800c2e0:	3847      	subs	r0, #71	; 0x47
 800c2e2:	e7f7      	b.n	800c2d4 <__hexdig_fun+0xa>
 800c2e4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c2e8:	2b05      	cmp	r3, #5
 800c2ea:	d801      	bhi.n	800c2f0 <__hexdig_fun+0x26>
 800c2ec:	3827      	subs	r0, #39	; 0x27
 800c2ee:	e7f1      	b.n	800c2d4 <__hexdig_fun+0xa>
 800c2f0:	2000      	movs	r0, #0
 800c2f2:	4770      	bx	lr

0800c2f4 <__gethex>:
 800c2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f8:	b08b      	sub	sp, #44	; 0x2c
 800c2fa:	9306      	str	r3, [sp, #24]
 800c2fc:	4bb9      	ldr	r3, [pc, #740]	; (800c5e4 <__gethex+0x2f0>)
 800c2fe:	9002      	str	r0, [sp, #8]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	468b      	mov	fp, r1
 800c304:	4618      	mov	r0, r3
 800c306:	4690      	mov	r8, r2
 800c308:	9303      	str	r3, [sp, #12]
 800c30a:	f7f3 ff21 	bl	8000150 <strlen>
 800c30e:	4682      	mov	sl, r0
 800c310:	9b03      	ldr	r3, [sp, #12]
 800c312:	f8db 2000 	ldr.w	r2, [fp]
 800c316:	4403      	add	r3, r0
 800c318:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c31c:	9307      	str	r3, [sp, #28]
 800c31e:	1c93      	adds	r3, r2, #2
 800c320:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c324:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c328:	32fe      	adds	r2, #254	; 0xfe
 800c32a:	18d1      	adds	r1, r2, r3
 800c32c:	461f      	mov	r7, r3
 800c32e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c332:	9101      	str	r1, [sp, #4]
 800c334:	2830      	cmp	r0, #48	; 0x30
 800c336:	d0f8      	beq.n	800c32a <__gethex+0x36>
 800c338:	f7ff ffc7 	bl	800c2ca <__hexdig_fun>
 800c33c:	4604      	mov	r4, r0
 800c33e:	2800      	cmp	r0, #0
 800c340:	d13a      	bne.n	800c3b8 <__gethex+0xc4>
 800c342:	4652      	mov	r2, sl
 800c344:	4638      	mov	r0, r7
 800c346:	9903      	ldr	r1, [sp, #12]
 800c348:	f001 f9ea 	bl	800d720 <strncmp>
 800c34c:	4605      	mov	r5, r0
 800c34e:	2800      	cmp	r0, #0
 800c350:	d166      	bne.n	800c420 <__gethex+0x12c>
 800c352:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c356:	eb07 060a 	add.w	r6, r7, sl
 800c35a:	f7ff ffb6 	bl	800c2ca <__hexdig_fun>
 800c35e:	2800      	cmp	r0, #0
 800c360:	d060      	beq.n	800c424 <__gethex+0x130>
 800c362:	4633      	mov	r3, r6
 800c364:	7818      	ldrb	r0, [r3, #0]
 800c366:	461f      	mov	r7, r3
 800c368:	2830      	cmp	r0, #48	; 0x30
 800c36a:	f103 0301 	add.w	r3, r3, #1
 800c36e:	d0f9      	beq.n	800c364 <__gethex+0x70>
 800c370:	f7ff ffab 	bl	800c2ca <__hexdig_fun>
 800c374:	2301      	movs	r3, #1
 800c376:	fab0 f480 	clz	r4, r0
 800c37a:	4635      	mov	r5, r6
 800c37c:	0964      	lsrs	r4, r4, #5
 800c37e:	9301      	str	r3, [sp, #4]
 800c380:	463a      	mov	r2, r7
 800c382:	4616      	mov	r6, r2
 800c384:	7830      	ldrb	r0, [r6, #0]
 800c386:	3201      	adds	r2, #1
 800c388:	f7ff ff9f 	bl	800c2ca <__hexdig_fun>
 800c38c:	2800      	cmp	r0, #0
 800c38e:	d1f8      	bne.n	800c382 <__gethex+0x8e>
 800c390:	4652      	mov	r2, sl
 800c392:	4630      	mov	r0, r6
 800c394:	9903      	ldr	r1, [sp, #12]
 800c396:	f001 f9c3 	bl	800d720 <strncmp>
 800c39a:	b980      	cbnz	r0, 800c3be <__gethex+0xca>
 800c39c:	b94d      	cbnz	r5, 800c3b2 <__gethex+0xbe>
 800c39e:	eb06 050a 	add.w	r5, r6, sl
 800c3a2:	462a      	mov	r2, r5
 800c3a4:	4616      	mov	r6, r2
 800c3a6:	7830      	ldrb	r0, [r6, #0]
 800c3a8:	3201      	adds	r2, #1
 800c3aa:	f7ff ff8e 	bl	800c2ca <__hexdig_fun>
 800c3ae:	2800      	cmp	r0, #0
 800c3b0:	d1f8      	bne.n	800c3a4 <__gethex+0xb0>
 800c3b2:	1bad      	subs	r5, r5, r6
 800c3b4:	00ad      	lsls	r5, r5, #2
 800c3b6:	e004      	b.n	800c3c2 <__gethex+0xce>
 800c3b8:	2400      	movs	r4, #0
 800c3ba:	4625      	mov	r5, r4
 800c3bc:	e7e0      	b.n	800c380 <__gethex+0x8c>
 800c3be:	2d00      	cmp	r5, #0
 800c3c0:	d1f7      	bne.n	800c3b2 <__gethex+0xbe>
 800c3c2:	7833      	ldrb	r3, [r6, #0]
 800c3c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c3c8:	2b50      	cmp	r3, #80	; 0x50
 800c3ca:	d139      	bne.n	800c440 <__gethex+0x14c>
 800c3cc:	7873      	ldrb	r3, [r6, #1]
 800c3ce:	2b2b      	cmp	r3, #43	; 0x2b
 800c3d0:	d02a      	beq.n	800c428 <__gethex+0x134>
 800c3d2:	2b2d      	cmp	r3, #45	; 0x2d
 800c3d4:	d02c      	beq.n	800c430 <__gethex+0x13c>
 800c3d6:	f04f 0900 	mov.w	r9, #0
 800c3da:	1c71      	adds	r1, r6, #1
 800c3dc:	7808      	ldrb	r0, [r1, #0]
 800c3de:	f7ff ff74 	bl	800c2ca <__hexdig_fun>
 800c3e2:	1e43      	subs	r3, r0, #1
 800c3e4:	b2db      	uxtb	r3, r3
 800c3e6:	2b18      	cmp	r3, #24
 800c3e8:	d82a      	bhi.n	800c440 <__gethex+0x14c>
 800c3ea:	f1a0 0210 	sub.w	r2, r0, #16
 800c3ee:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c3f2:	f7ff ff6a 	bl	800c2ca <__hexdig_fun>
 800c3f6:	1e43      	subs	r3, r0, #1
 800c3f8:	b2db      	uxtb	r3, r3
 800c3fa:	2b18      	cmp	r3, #24
 800c3fc:	d91b      	bls.n	800c436 <__gethex+0x142>
 800c3fe:	f1b9 0f00 	cmp.w	r9, #0
 800c402:	d000      	beq.n	800c406 <__gethex+0x112>
 800c404:	4252      	negs	r2, r2
 800c406:	4415      	add	r5, r2
 800c408:	f8cb 1000 	str.w	r1, [fp]
 800c40c:	b1d4      	cbz	r4, 800c444 <__gethex+0x150>
 800c40e:	9b01      	ldr	r3, [sp, #4]
 800c410:	2b00      	cmp	r3, #0
 800c412:	bf14      	ite	ne
 800c414:	2700      	movne	r7, #0
 800c416:	2706      	moveq	r7, #6
 800c418:	4638      	mov	r0, r7
 800c41a:	b00b      	add	sp, #44	; 0x2c
 800c41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c420:	463e      	mov	r6, r7
 800c422:	4625      	mov	r5, r4
 800c424:	2401      	movs	r4, #1
 800c426:	e7cc      	b.n	800c3c2 <__gethex+0xce>
 800c428:	f04f 0900 	mov.w	r9, #0
 800c42c:	1cb1      	adds	r1, r6, #2
 800c42e:	e7d5      	b.n	800c3dc <__gethex+0xe8>
 800c430:	f04f 0901 	mov.w	r9, #1
 800c434:	e7fa      	b.n	800c42c <__gethex+0x138>
 800c436:	230a      	movs	r3, #10
 800c438:	fb03 0202 	mla	r2, r3, r2, r0
 800c43c:	3a10      	subs	r2, #16
 800c43e:	e7d6      	b.n	800c3ee <__gethex+0xfa>
 800c440:	4631      	mov	r1, r6
 800c442:	e7e1      	b.n	800c408 <__gethex+0x114>
 800c444:	4621      	mov	r1, r4
 800c446:	1bf3      	subs	r3, r6, r7
 800c448:	3b01      	subs	r3, #1
 800c44a:	2b07      	cmp	r3, #7
 800c44c:	dc0a      	bgt.n	800c464 <__gethex+0x170>
 800c44e:	9802      	ldr	r0, [sp, #8]
 800c450:	f000 fa88 	bl	800c964 <_Balloc>
 800c454:	4604      	mov	r4, r0
 800c456:	b940      	cbnz	r0, 800c46a <__gethex+0x176>
 800c458:	4602      	mov	r2, r0
 800c45a:	21de      	movs	r1, #222	; 0xde
 800c45c:	4b62      	ldr	r3, [pc, #392]	; (800c5e8 <__gethex+0x2f4>)
 800c45e:	4863      	ldr	r0, [pc, #396]	; (800c5ec <__gethex+0x2f8>)
 800c460:	f001 f97e 	bl	800d760 <__assert_func>
 800c464:	3101      	adds	r1, #1
 800c466:	105b      	asrs	r3, r3, #1
 800c468:	e7ef      	b.n	800c44a <__gethex+0x156>
 800c46a:	f04f 0b00 	mov.w	fp, #0
 800c46e:	f100 0914 	add.w	r9, r0, #20
 800c472:	f1ca 0301 	rsb	r3, sl, #1
 800c476:	f8cd 9010 	str.w	r9, [sp, #16]
 800c47a:	f8cd b004 	str.w	fp, [sp, #4]
 800c47e:	9308      	str	r3, [sp, #32]
 800c480:	42b7      	cmp	r7, r6
 800c482:	d33f      	bcc.n	800c504 <__gethex+0x210>
 800c484:	9f04      	ldr	r7, [sp, #16]
 800c486:	9b01      	ldr	r3, [sp, #4]
 800c488:	f847 3b04 	str.w	r3, [r7], #4
 800c48c:	eba7 0709 	sub.w	r7, r7, r9
 800c490:	10bf      	asrs	r7, r7, #2
 800c492:	6127      	str	r7, [r4, #16]
 800c494:	4618      	mov	r0, r3
 800c496:	f000 fb5b 	bl	800cb50 <__hi0bits>
 800c49a:	017f      	lsls	r7, r7, #5
 800c49c:	f8d8 6000 	ldr.w	r6, [r8]
 800c4a0:	1a3f      	subs	r7, r7, r0
 800c4a2:	42b7      	cmp	r7, r6
 800c4a4:	dd62      	ble.n	800c56c <__gethex+0x278>
 800c4a6:	1bbf      	subs	r7, r7, r6
 800c4a8:	4639      	mov	r1, r7
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	f000 fef1 	bl	800d292 <__any_on>
 800c4b0:	4682      	mov	sl, r0
 800c4b2:	b1a8      	cbz	r0, 800c4e0 <__gethex+0x1ec>
 800c4b4:	f04f 0a01 	mov.w	sl, #1
 800c4b8:	1e7b      	subs	r3, r7, #1
 800c4ba:	1159      	asrs	r1, r3, #5
 800c4bc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c4c0:	f003 021f 	and.w	r2, r3, #31
 800c4c4:	fa0a f202 	lsl.w	r2, sl, r2
 800c4c8:	420a      	tst	r2, r1
 800c4ca:	d009      	beq.n	800c4e0 <__gethex+0x1ec>
 800c4cc:	4553      	cmp	r3, sl
 800c4ce:	dd05      	ble.n	800c4dc <__gethex+0x1e8>
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	1eb9      	subs	r1, r7, #2
 800c4d4:	f000 fedd 	bl	800d292 <__any_on>
 800c4d8:	2800      	cmp	r0, #0
 800c4da:	d144      	bne.n	800c566 <__gethex+0x272>
 800c4dc:	f04f 0a02 	mov.w	sl, #2
 800c4e0:	4639      	mov	r1, r7
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	f7ff fe9e 	bl	800c224 <rshift>
 800c4e8:	443d      	add	r5, r7
 800c4ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c4ee:	42ab      	cmp	r3, r5
 800c4f0:	da4a      	bge.n	800c588 <__gethex+0x294>
 800c4f2:	4621      	mov	r1, r4
 800c4f4:	9802      	ldr	r0, [sp, #8]
 800c4f6:	f000 fa75 	bl	800c9e4 <_Bfree>
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c4fe:	27a3      	movs	r7, #163	; 0xa3
 800c500:	6013      	str	r3, [r2, #0]
 800c502:	e789      	b.n	800c418 <__gethex+0x124>
 800c504:	1e73      	subs	r3, r6, #1
 800c506:	9a07      	ldr	r2, [sp, #28]
 800c508:	9305      	str	r3, [sp, #20]
 800c50a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c50e:	4293      	cmp	r3, r2
 800c510:	d019      	beq.n	800c546 <__gethex+0x252>
 800c512:	f1bb 0f20 	cmp.w	fp, #32
 800c516:	d107      	bne.n	800c528 <__gethex+0x234>
 800c518:	9b04      	ldr	r3, [sp, #16]
 800c51a:	9a01      	ldr	r2, [sp, #4]
 800c51c:	f843 2b04 	str.w	r2, [r3], #4
 800c520:	9304      	str	r3, [sp, #16]
 800c522:	2300      	movs	r3, #0
 800c524:	469b      	mov	fp, r3
 800c526:	9301      	str	r3, [sp, #4]
 800c528:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c52c:	f7ff fecd 	bl	800c2ca <__hexdig_fun>
 800c530:	9b01      	ldr	r3, [sp, #4]
 800c532:	f000 000f 	and.w	r0, r0, #15
 800c536:	fa00 f00b 	lsl.w	r0, r0, fp
 800c53a:	4303      	orrs	r3, r0
 800c53c:	9301      	str	r3, [sp, #4]
 800c53e:	f10b 0b04 	add.w	fp, fp, #4
 800c542:	9b05      	ldr	r3, [sp, #20]
 800c544:	e00d      	b.n	800c562 <__gethex+0x26e>
 800c546:	9b05      	ldr	r3, [sp, #20]
 800c548:	9a08      	ldr	r2, [sp, #32]
 800c54a:	4413      	add	r3, r2
 800c54c:	42bb      	cmp	r3, r7
 800c54e:	d3e0      	bcc.n	800c512 <__gethex+0x21e>
 800c550:	4618      	mov	r0, r3
 800c552:	4652      	mov	r2, sl
 800c554:	9903      	ldr	r1, [sp, #12]
 800c556:	9309      	str	r3, [sp, #36]	; 0x24
 800c558:	f001 f8e2 	bl	800d720 <strncmp>
 800c55c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c55e:	2800      	cmp	r0, #0
 800c560:	d1d7      	bne.n	800c512 <__gethex+0x21e>
 800c562:	461e      	mov	r6, r3
 800c564:	e78c      	b.n	800c480 <__gethex+0x18c>
 800c566:	f04f 0a03 	mov.w	sl, #3
 800c56a:	e7b9      	b.n	800c4e0 <__gethex+0x1ec>
 800c56c:	da09      	bge.n	800c582 <__gethex+0x28e>
 800c56e:	1bf7      	subs	r7, r6, r7
 800c570:	4621      	mov	r1, r4
 800c572:	463a      	mov	r2, r7
 800c574:	9802      	ldr	r0, [sp, #8]
 800c576:	f000 fc4d 	bl	800ce14 <__lshift>
 800c57a:	4604      	mov	r4, r0
 800c57c:	1bed      	subs	r5, r5, r7
 800c57e:	f100 0914 	add.w	r9, r0, #20
 800c582:	f04f 0a00 	mov.w	sl, #0
 800c586:	e7b0      	b.n	800c4ea <__gethex+0x1f6>
 800c588:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c58c:	42a8      	cmp	r0, r5
 800c58e:	dd71      	ble.n	800c674 <__gethex+0x380>
 800c590:	1b45      	subs	r5, r0, r5
 800c592:	42ae      	cmp	r6, r5
 800c594:	dc34      	bgt.n	800c600 <__gethex+0x30c>
 800c596:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c59a:	2b02      	cmp	r3, #2
 800c59c:	d028      	beq.n	800c5f0 <__gethex+0x2fc>
 800c59e:	2b03      	cmp	r3, #3
 800c5a0:	d02a      	beq.n	800c5f8 <__gethex+0x304>
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	d115      	bne.n	800c5d2 <__gethex+0x2de>
 800c5a6:	42ae      	cmp	r6, r5
 800c5a8:	d113      	bne.n	800c5d2 <__gethex+0x2de>
 800c5aa:	2e01      	cmp	r6, #1
 800c5ac:	d10b      	bne.n	800c5c6 <__gethex+0x2d2>
 800c5ae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c5b2:	9a06      	ldr	r2, [sp, #24]
 800c5b4:	2762      	movs	r7, #98	; 0x62
 800c5b6:	6013      	str	r3, [r2, #0]
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	6123      	str	r3, [r4, #16]
 800c5bc:	f8c9 3000 	str.w	r3, [r9]
 800c5c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c5c2:	601c      	str	r4, [r3, #0]
 800c5c4:	e728      	b.n	800c418 <__gethex+0x124>
 800c5c6:	4620      	mov	r0, r4
 800c5c8:	1e71      	subs	r1, r6, #1
 800c5ca:	f000 fe62 	bl	800d292 <__any_on>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	d1ed      	bne.n	800c5ae <__gethex+0x2ba>
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	9802      	ldr	r0, [sp, #8]
 800c5d6:	f000 fa05 	bl	800c9e4 <_Bfree>
 800c5da:	2300      	movs	r3, #0
 800c5dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c5de:	2750      	movs	r7, #80	; 0x50
 800c5e0:	6013      	str	r3, [r2, #0]
 800c5e2:	e719      	b.n	800c418 <__gethex+0x124>
 800c5e4:	0800e718 	.word	0x0800e718
 800c5e8:	0800e69c 	.word	0x0800e69c
 800c5ec:	0800e6ad 	.word	0x0800e6ad
 800c5f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d1ed      	bne.n	800c5d2 <__gethex+0x2de>
 800c5f6:	e7da      	b.n	800c5ae <__gethex+0x2ba>
 800c5f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d1d7      	bne.n	800c5ae <__gethex+0x2ba>
 800c5fe:	e7e8      	b.n	800c5d2 <__gethex+0x2de>
 800c600:	1e6f      	subs	r7, r5, #1
 800c602:	f1ba 0f00 	cmp.w	sl, #0
 800c606:	d132      	bne.n	800c66e <__gethex+0x37a>
 800c608:	b127      	cbz	r7, 800c614 <__gethex+0x320>
 800c60a:	4639      	mov	r1, r7
 800c60c:	4620      	mov	r0, r4
 800c60e:	f000 fe40 	bl	800d292 <__any_on>
 800c612:	4682      	mov	sl, r0
 800c614:	2101      	movs	r1, #1
 800c616:	117b      	asrs	r3, r7, #5
 800c618:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c61c:	f007 071f 	and.w	r7, r7, #31
 800c620:	fa01 f707 	lsl.w	r7, r1, r7
 800c624:	421f      	tst	r7, r3
 800c626:	f04f 0702 	mov.w	r7, #2
 800c62a:	4629      	mov	r1, r5
 800c62c:	4620      	mov	r0, r4
 800c62e:	bf18      	it	ne
 800c630:	f04a 0a02 	orrne.w	sl, sl, #2
 800c634:	1b76      	subs	r6, r6, r5
 800c636:	f7ff fdf5 	bl	800c224 <rshift>
 800c63a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c63e:	f1ba 0f00 	cmp.w	sl, #0
 800c642:	d048      	beq.n	800c6d6 <__gethex+0x3e2>
 800c644:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c648:	2b02      	cmp	r3, #2
 800c64a:	d015      	beq.n	800c678 <__gethex+0x384>
 800c64c:	2b03      	cmp	r3, #3
 800c64e:	d017      	beq.n	800c680 <__gethex+0x38c>
 800c650:	2b01      	cmp	r3, #1
 800c652:	d109      	bne.n	800c668 <__gethex+0x374>
 800c654:	f01a 0f02 	tst.w	sl, #2
 800c658:	d006      	beq.n	800c668 <__gethex+0x374>
 800c65a:	f8d9 0000 	ldr.w	r0, [r9]
 800c65e:	ea4a 0a00 	orr.w	sl, sl, r0
 800c662:	f01a 0f01 	tst.w	sl, #1
 800c666:	d10e      	bne.n	800c686 <__gethex+0x392>
 800c668:	f047 0710 	orr.w	r7, r7, #16
 800c66c:	e033      	b.n	800c6d6 <__gethex+0x3e2>
 800c66e:	f04f 0a01 	mov.w	sl, #1
 800c672:	e7cf      	b.n	800c614 <__gethex+0x320>
 800c674:	2701      	movs	r7, #1
 800c676:	e7e2      	b.n	800c63e <__gethex+0x34a>
 800c678:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c67a:	f1c3 0301 	rsb	r3, r3, #1
 800c67e:	9315      	str	r3, [sp, #84]	; 0x54
 800c680:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c682:	2b00      	cmp	r3, #0
 800c684:	d0f0      	beq.n	800c668 <__gethex+0x374>
 800c686:	f04f 0c00 	mov.w	ip, #0
 800c68a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c68e:	f104 0314 	add.w	r3, r4, #20
 800c692:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c696:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c69a:	4618      	mov	r0, r3
 800c69c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6a0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c6a4:	d01c      	beq.n	800c6e0 <__gethex+0x3ec>
 800c6a6:	3201      	adds	r2, #1
 800c6a8:	6002      	str	r2, [r0, #0]
 800c6aa:	2f02      	cmp	r7, #2
 800c6ac:	f104 0314 	add.w	r3, r4, #20
 800c6b0:	d13d      	bne.n	800c72e <__gethex+0x43a>
 800c6b2:	f8d8 2000 	ldr.w	r2, [r8]
 800c6b6:	3a01      	subs	r2, #1
 800c6b8:	42b2      	cmp	r2, r6
 800c6ba:	d10a      	bne.n	800c6d2 <__gethex+0x3de>
 800c6bc:	2201      	movs	r2, #1
 800c6be:	1171      	asrs	r1, r6, #5
 800c6c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c6c4:	f006 061f 	and.w	r6, r6, #31
 800c6c8:	fa02 f606 	lsl.w	r6, r2, r6
 800c6cc:	421e      	tst	r6, r3
 800c6ce:	bf18      	it	ne
 800c6d0:	4617      	movne	r7, r2
 800c6d2:	f047 0720 	orr.w	r7, r7, #32
 800c6d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c6d8:	601c      	str	r4, [r3, #0]
 800c6da:	9b06      	ldr	r3, [sp, #24]
 800c6dc:	601d      	str	r5, [r3, #0]
 800c6de:	e69b      	b.n	800c418 <__gethex+0x124>
 800c6e0:	4299      	cmp	r1, r3
 800c6e2:	f843 cc04 	str.w	ip, [r3, #-4]
 800c6e6:	d8d8      	bhi.n	800c69a <__gethex+0x3a6>
 800c6e8:	68a3      	ldr	r3, [r4, #8]
 800c6ea:	459b      	cmp	fp, r3
 800c6ec:	db17      	blt.n	800c71e <__gethex+0x42a>
 800c6ee:	6861      	ldr	r1, [r4, #4]
 800c6f0:	9802      	ldr	r0, [sp, #8]
 800c6f2:	3101      	adds	r1, #1
 800c6f4:	f000 f936 	bl	800c964 <_Balloc>
 800c6f8:	4681      	mov	r9, r0
 800c6fa:	b918      	cbnz	r0, 800c704 <__gethex+0x410>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	2184      	movs	r1, #132	; 0x84
 800c700:	4b19      	ldr	r3, [pc, #100]	; (800c768 <__gethex+0x474>)
 800c702:	e6ac      	b.n	800c45e <__gethex+0x16a>
 800c704:	6922      	ldr	r2, [r4, #16]
 800c706:	f104 010c 	add.w	r1, r4, #12
 800c70a:	3202      	adds	r2, #2
 800c70c:	0092      	lsls	r2, r2, #2
 800c70e:	300c      	adds	r0, #12
 800c710:	f000 f91a 	bl	800c948 <memcpy>
 800c714:	4621      	mov	r1, r4
 800c716:	9802      	ldr	r0, [sp, #8]
 800c718:	f000 f964 	bl	800c9e4 <_Bfree>
 800c71c:	464c      	mov	r4, r9
 800c71e:	6923      	ldr	r3, [r4, #16]
 800c720:	1c5a      	adds	r2, r3, #1
 800c722:	6122      	str	r2, [r4, #16]
 800c724:	2201      	movs	r2, #1
 800c726:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c72a:	615a      	str	r2, [r3, #20]
 800c72c:	e7bd      	b.n	800c6aa <__gethex+0x3b6>
 800c72e:	6922      	ldr	r2, [r4, #16]
 800c730:	455a      	cmp	r2, fp
 800c732:	dd0b      	ble.n	800c74c <__gethex+0x458>
 800c734:	2101      	movs	r1, #1
 800c736:	4620      	mov	r0, r4
 800c738:	f7ff fd74 	bl	800c224 <rshift>
 800c73c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c740:	3501      	adds	r5, #1
 800c742:	42ab      	cmp	r3, r5
 800c744:	f6ff aed5 	blt.w	800c4f2 <__gethex+0x1fe>
 800c748:	2701      	movs	r7, #1
 800c74a:	e7c2      	b.n	800c6d2 <__gethex+0x3de>
 800c74c:	f016 061f 	ands.w	r6, r6, #31
 800c750:	d0fa      	beq.n	800c748 <__gethex+0x454>
 800c752:	449a      	add	sl, r3
 800c754:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c758:	f000 f9fa 	bl	800cb50 <__hi0bits>
 800c75c:	f1c6 0620 	rsb	r6, r6, #32
 800c760:	42b0      	cmp	r0, r6
 800c762:	dbe7      	blt.n	800c734 <__gethex+0x440>
 800c764:	e7f0      	b.n	800c748 <__gethex+0x454>
 800c766:	bf00      	nop
 800c768:	0800e69c 	.word	0x0800e69c

0800c76c <L_shift>:
 800c76c:	f1c2 0208 	rsb	r2, r2, #8
 800c770:	0092      	lsls	r2, r2, #2
 800c772:	b570      	push	{r4, r5, r6, lr}
 800c774:	f1c2 0620 	rsb	r6, r2, #32
 800c778:	6843      	ldr	r3, [r0, #4]
 800c77a:	6804      	ldr	r4, [r0, #0]
 800c77c:	fa03 f506 	lsl.w	r5, r3, r6
 800c780:	432c      	orrs	r4, r5
 800c782:	40d3      	lsrs	r3, r2
 800c784:	6004      	str	r4, [r0, #0]
 800c786:	f840 3f04 	str.w	r3, [r0, #4]!
 800c78a:	4288      	cmp	r0, r1
 800c78c:	d3f4      	bcc.n	800c778 <L_shift+0xc>
 800c78e:	bd70      	pop	{r4, r5, r6, pc}

0800c790 <__match>:
 800c790:	b530      	push	{r4, r5, lr}
 800c792:	6803      	ldr	r3, [r0, #0]
 800c794:	3301      	adds	r3, #1
 800c796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c79a:	b914      	cbnz	r4, 800c7a2 <__match+0x12>
 800c79c:	6003      	str	r3, [r0, #0]
 800c79e:	2001      	movs	r0, #1
 800c7a0:	bd30      	pop	{r4, r5, pc}
 800c7a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7a6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c7aa:	2d19      	cmp	r5, #25
 800c7ac:	bf98      	it	ls
 800c7ae:	3220      	addls	r2, #32
 800c7b0:	42a2      	cmp	r2, r4
 800c7b2:	d0f0      	beq.n	800c796 <__match+0x6>
 800c7b4:	2000      	movs	r0, #0
 800c7b6:	e7f3      	b.n	800c7a0 <__match+0x10>

0800c7b8 <__hexnan>:
 800c7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7bc:	2500      	movs	r5, #0
 800c7be:	680b      	ldr	r3, [r1, #0]
 800c7c0:	4682      	mov	sl, r0
 800c7c2:	115e      	asrs	r6, r3, #5
 800c7c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c7c8:	f013 031f 	ands.w	r3, r3, #31
 800c7cc:	bf18      	it	ne
 800c7ce:	3604      	addne	r6, #4
 800c7d0:	1f37      	subs	r7, r6, #4
 800c7d2:	4690      	mov	r8, r2
 800c7d4:	46b9      	mov	r9, r7
 800c7d6:	463c      	mov	r4, r7
 800c7d8:	46ab      	mov	fp, r5
 800c7da:	b087      	sub	sp, #28
 800c7dc:	6801      	ldr	r1, [r0, #0]
 800c7de:	9301      	str	r3, [sp, #4]
 800c7e0:	f846 5c04 	str.w	r5, [r6, #-4]
 800c7e4:	9502      	str	r5, [sp, #8]
 800c7e6:	784a      	ldrb	r2, [r1, #1]
 800c7e8:	1c4b      	adds	r3, r1, #1
 800c7ea:	9303      	str	r3, [sp, #12]
 800c7ec:	b342      	cbz	r2, 800c840 <__hexnan+0x88>
 800c7ee:	4610      	mov	r0, r2
 800c7f0:	9105      	str	r1, [sp, #20]
 800c7f2:	9204      	str	r2, [sp, #16]
 800c7f4:	f7ff fd69 	bl	800c2ca <__hexdig_fun>
 800c7f8:	2800      	cmp	r0, #0
 800c7fa:	d14f      	bne.n	800c89c <__hexnan+0xe4>
 800c7fc:	9a04      	ldr	r2, [sp, #16]
 800c7fe:	9905      	ldr	r1, [sp, #20]
 800c800:	2a20      	cmp	r2, #32
 800c802:	d818      	bhi.n	800c836 <__hexnan+0x7e>
 800c804:	9b02      	ldr	r3, [sp, #8]
 800c806:	459b      	cmp	fp, r3
 800c808:	dd13      	ble.n	800c832 <__hexnan+0x7a>
 800c80a:	454c      	cmp	r4, r9
 800c80c:	d206      	bcs.n	800c81c <__hexnan+0x64>
 800c80e:	2d07      	cmp	r5, #7
 800c810:	dc04      	bgt.n	800c81c <__hexnan+0x64>
 800c812:	462a      	mov	r2, r5
 800c814:	4649      	mov	r1, r9
 800c816:	4620      	mov	r0, r4
 800c818:	f7ff ffa8 	bl	800c76c <L_shift>
 800c81c:	4544      	cmp	r4, r8
 800c81e:	d950      	bls.n	800c8c2 <__hexnan+0x10a>
 800c820:	2300      	movs	r3, #0
 800c822:	f1a4 0904 	sub.w	r9, r4, #4
 800c826:	f844 3c04 	str.w	r3, [r4, #-4]
 800c82a:	461d      	mov	r5, r3
 800c82c:	464c      	mov	r4, r9
 800c82e:	f8cd b008 	str.w	fp, [sp, #8]
 800c832:	9903      	ldr	r1, [sp, #12]
 800c834:	e7d7      	b.n	800c7e6 <__hexnan+0x2e>
 800c836:	2a29      	cmp	r2, #41	; 0x29
 800c838:	d156      	bne.n	800c8e8 <__hexnan+0x130>
 800c83a:	3102      	adds	r1, #2
 800c83c:	f8ca 1000 	str.w	r1, [sl]
 800c840:	f1bb 0f00 	cmp.w	fp, #0
 800c844:	d050      	beq.n	800c8e8 <__hexnan+0x130>
 800c846:	454c      	cmp	r4, r9
 800c848:	d206      	bcs.n	800c858 <__hexnan+0xa0>
 800c84a:	2d07      	cmp	r5, #7
 800c84c:	dc04      	bgt.n	800c858 <__hexnan+0xa0>
 800c84e:	462a      	mov	r2, r5
 800c850:	4649      	mov	r1, r9
 800c852:	4620      	mov	r0, r4
 800c854:	f7ff ff8a 	bl	800c76c <L_shift>
 800c858:	4544      	cmp	r4, r8
 800c85a:	d934      	bls.n	800c8c6 <__hexnan+0x10e>
 800c85c:	4623      	mov	r3, r4
 800c85e:	f1a8 0204 	sub.w	r2, r8, #4
 800c862:	f853 1b04 	ldr.w	r1, [r3], #4
 800c866:	429f      	cmp	r7, r3
 800c868:	f842 1f04 	str.w	r1, [r2, #4]!
 800c86c:	d2f9      	bcs.n	800c862 <__hexnan+0xaa>
 800c86e:	1b3b      	subs	r3, r7, r4
 800c870:	f023 0303 	bic.w	r3, r3, #3
 800c874:	3304      	adds	r3, #4
 800c876:	3401      	adds	r4, #1
 800c878:	3e03      	subs	r6, #3
 800c87a:	42b4      	cmp	r4, r6
 800c87c:	bf88      	it	hi
 800c87e:	2304      	movhi	r3, #4
 800c880:	2200      	movs	r2, #0
 800c882:	4443      	add	r3, r8
 800c884:	f843 2b04 	str.w	r2, [r3], #4
 800c888:	429f      	cmp	r7, r3
 800c88a:	d2fb      	bcs.n	800c884 <__hexnan+0xcc>
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	b91b      	cbnz	r3, 800c898 <__hexnan+0xe0>
 800c890:	4547      	cmp	r7, r8
 800c892:	d127      	bne.n	800c8e4 <__hexnan+0x12c>
 800c894:	2301      	movs	r3, #1
 800c896:	603b      	str	r3, [r7, #0]
 800c898:	2005      	movs	r0, #5
 800c89a:	e026      	b.n	800c8ea <__hexnan+0x132>
 800c89c:	3501      	adds	r5, #1
 800c89e:	2d08      	cmp	r5, #8
 800c8a0:	f10b 0b01 	add.w	fp, fp, #1
 800c8a4:	dd06      	ble.n	800c8b4 <__hexnan+0xfc>
 800c8a6:	4544      	cmp	r4, r8
 800c8a8:	d9c3      	bls.n	800c832 <__hexnan+0x7a>
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	2501      	movs	r5, #1
 800c8ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800c8b2:	3c04      	subs	r4, #4
 800c8b4:	6822      	ldr	r2, [r4, #0]
 800c8b6:	f000 000f 	and.w	r0, r0, #15
 800c8ba:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c8be:	6022      	str	r2, [r4, #0]
 800c8c0:	e7b7      	b.n	800c832 <__hexnan+0x7a>
 800c8c2:	2508      	movs	r5, #8
 800c8c4:	e7b5      	b.n	800c832 <__hexnan+0x7a>
 800c8c6:	9b01      	ldr	r3, [sp, #4]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d0df      	beq.n	800c88c <__hexnan+0xd4>
 800c8cc:	f04f 32ff 	mov.w	r2, #4294967295
 800c8d0:	f1c3 0320 	rsb	r3, r3, #32
 800c8d4:	fa22 f303 	lsr.w	r3, r2, r3
 800c8d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c8dc:	401a      	ands	r2, r3
 800c8de:	f846 2c04 	str.w	r2, [r6, #-4]
 800c8e2:	e7d3      	b.n	800c88c <__hexnan+0xd4>
 800c8e4:	3f04      	subs	r7, #4
 800c8e6:	e7d1      	b.n	800c88c <__hexnan+0xd4>
 800c8e8:	2004      	movs	r0, #4
 800c8ea:	b007      	add	sp, #28
 800c8ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c8f0 <_localeconv_r>:
 800c8f0:	4800      	ldr	r0, [pc, #0]	; (800c8f4 <_localeconv_r+0x4>)
 800c8f2:	4770      	bx	lr
 800c8f4:	20000168 	.word	0x20000168

0800c8f8 <malloc>:
 800c8f8:	4b02      	ldr	r3, [pc, #8]	; (800c904 <malloc+0xc>)
 800c8fa:	4601      	mov	r1, r0
 800c8fc:	6818      	ldr	r0, [r3, #0]
 800c8fe:	f000 bd43 	b.w	800d388 <_malloc_r>
 800c902:	bf00      	nop
 800c904:	20000010 	.word	0x20000010

0800c908 <__ascii_mbtowc>:
 800c908:	b082      	sub	sp, #8
 800c90a:	b901      	cbnz	r1, 800c90e <__ascii_mbtowc+0x6>
 800c90c:	a901      	add	r1, sp, #4
 800c90e:	b142      	cbz	r2, 800c922 <__ascii_mbtowc+0x1a>
 800c910:	b14b      	cbz	r3, 800c926 <__ascii_mbtowc+0x1e>
 800c912:	7813      	ldrb	r3, [r2, #0]
 800c914:	600b      	str	r3, [r1, #0]
 800c916:	7812      	ldrb	r2, [r2, #0]
 800c918:	1e10      	subs	r0, r2, #0
 800c91a:	bf18      	it	ne
 800c91c:	2001      	movne	r0, #1
 800c91e:	b002      	add	sp, #8
 800c920:	4770      	bx	lr
 800c922:	4610      	mov	r0, r2
 800c924:	e7fb      	b.n	800c91e <__ascii_mbtowc+0x16>
 800c926:	f06f 0001 	mvn.w	r0, #1
 800c92a:	e7f8      	b.n	800c91e <__ascii_mbtowc+0x16>

0800c92c <memchr>:
 800c92c:	4603      	mov	r3, r0
 800c92e:	b510      	push	{r4, lr}
 800c930:	b2c9      	uxtb	r1, r1
 800c932:	4402      	add	r2, r0
 800c934:	4293      	cmp	r3, r2
 800c936:	4618      	mov	r0, r3
 800c938:	d101      	bne.n	800c93e <memchr+0x12>
 800c93a:	2000      	movs	r0, #0
 800c93c:	e003      	b.n	800c946 <memchr+0x1a>
 800c93e:	7804      	ldrb	r4, [r0, #0]
 800c940:	3301      	adds	r3, #1
 800c942:	428c      	cmp	r4, r1
 800c944:	d1f6      	bne.n	800c934 <memchr+0x8>
 800c946:	bd10      	pop	{r4, pc}

0800c948 <memcpy>:
 800c948:	440a      	add	r2, r1
 800c94a:	4291      	cmp	r1, r2
 800c94c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c950:	d100      	bne.n	800c954 <memcpy+0xc>
 800c952:	4770      	bx	lr
 800c954:	b510      	push	{r4, lr}
 800c956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c95a:	4291      	cmp	r1, r2
 800c95c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c960:	d1f9      	bne.n	800c956 <memcpy+0xe>
 800c962:	bd10      	pop	{r4, pc}

0800c964 <_Balloc>:
 800c964:	b570      	push	{r4, r5, r6, lr}
 800c966:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c968:	4604      	mov	r4, r0
 800c96a:	460d      	mov	r5, r1
 800c96c:	b976      	cbnz	r6, 800c98c <_Balloc+0x28>
 800c96e:	2010      	movs	r0, #16
 800c970:	f7ff ffc2 	bl	800c8f8 <malloc>
 800c974:	4602      	mov	r2, r0
 800c976:	6260      	str	r0, [r4, #36]	; 0x24
 800c978:	b920      	cbnz	r0, 800c984 <_Balloc+0x20>
 800c97a:	2166      	movs	r1, #102	; 0x66
 800c97c:	4b17      	ldr	r3, [pc, #92]	; (800c9dc <_Balloc+0x78>)
 800c97e:	4818      	ldr	r0, [pc, #96]	; (800c9e0 <_Balloc+0x7c>)
 800c980:	f000 feee 	bl	800d760 <__assert_func>
 800c984:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c988:	6006      	str	r6, [r0, #0]
 800c98a:	60c6      	str	r6, [r0, #12]
 800c98c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c98e:	68f3      	ldr	r3, [r6, #12]
 800c990:	b183      	cbz	r3, 800c9b4 <_Balloc+0x50>
 800c992:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c994:	68db      	ldr	r3, [r3, #12]
 800c996:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c99a:	b9b8      	cbnz	r0, 800c9cc <_Balloc+0x68>
 800c99c:	2101      	movs	r1, #1
 800c99e:	fa01 f605 	lsl.w	r6, r1, r5
 800c9a2:	1d72      	adds	r2, r6, #5
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	0092      	lsls	r2, r2, #2
 800c9a8:	f000 fc94 	bl	800d2d4 <_calloc_r>
 800c9ac:	b160      	cbz	r0, 800c9c8 <_Balloc+0x64>
 800c9ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c9b2:	e00e      	b.n	800c9d2 <_Balloc+0x6e>
 800c9b4:	2221      	movs	r2, #33	; 0x21
 800c9b6:	2104      	movs	r1, #4
 800c9b8:	4620      	mov	r0, r4
 800c9ba:	f000 fc8b 	bl	800d2d4 <_calloc_r>
 800c9be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9c0:	60f0      	str	r0, [r6, #12]
 800c9c2:	68db      	ldr	r3, [r3, #12]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d1e4      	bne.n	800c992 <_Balloc+0x2e>
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	bd70      	pop	{r4, r5, r6, pc}
 800c9cc:	6802      	ldr	r2, [r0, #0]
 800c9ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c9d8:	e7f7      	b.n	800c9ca <_Balloc+0x66>
 800c9da:	bf00      	nop
 800c9dc:	0800e626 	.word	0x0800e626
 800c9e0:	0800e72c 	.word	0x0800e72c

0800c9e4 <_Bfree>:
 800c9e4:	b570      	push	{r4, r5, r6, lr}
 800c9e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c9e8:	4605      	mov	r5, r0
 800c9ea:	460c      	mov	r4, r1
 800c9ec:	b976      	cbnz	r6, 800ca0c <_Bfree+0x28>
 800c9ee:	2010      	movs	r0, #16
 800c9f0:	f7ff ff82 	bl	800c8f8 <malloc>
 800c9f4:	4602      	mov	r2, r0
 800c9f6:	6268      	str	r0, [r5, #36]	; 0x24
 800c9f8:	b920      	cbnz	r0, 800ca04 <_Bfree+0x20>
 800c9fa:	218a      	movs	r1, #138	; 0x8a
 800c9fc:	4b08      	ldr	r3, [pc, #32]	; (800ca20 <_Bfree+0x3c>)
 800c9fe:	4809      	ldr	r0, [pc, #36]	; (800ca24 <_Bfree+0x40>)
 800ca00:	f000 feae 	bl	800d760 <__assert_func>
 800ca04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca08:	6006      	str	r6, [r0, #0]
 800ca0a:	60c6      	str	r6, [r0, #12]
 800ca0c:	b13c      	cbz	r4, 800ca1e <_Bfree+0x3a>
 800ca0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ca10:	6862      	ldr	r2, [r4, #4]
 800ca12:	68db      	ldr	r3, [r3, #12]
 800ca14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca18:	6021      	str	r1, [r4, #0]
 800ca1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca1e:	bd70      	pop	{r4, r5, r6, pc}
 800ca20:	0800e626 	.word	0x0800e626
 800ca24:	0800e72c 	.word	0x0800e72c

0800ca28 <__multadd>:
 800ca28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca2c:	4698      	mov	r8, r3
 800ca2e:	460c      	mov	r4, r1
 800ca30:	2300      	movs	r3, #0
 800ca32:	690e      	ldr	r6, [r1, #16]
 800ca34:	4607      	mov	r7, r0
 800ca36:	f101 0014 	add.w	r0, r1, #20
 800ca3a:	6805      	ldr	r5, [r0, #0]
 800ca3c:	3301      	adds	r3, #1
 800ca3e:	b2a9      	uxth	r1, r5
 800ca40:	fb02 8101 	mla	r1, r2, r1, r8
 800ca44:	0c2d      	lsrs	r5, r5, #16
 800ca46:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ca4a:	fb02 c505 	mla	r5, r2, r5, ip
 800ca4e:	b289      	uxth	r1, r1
 800ca50:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ca54:	429e      	cmp	r6, r3
 800ca56:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ca5a:	f840 1b04 	str.w	r1, [r0], #4
 800ca5e:	dcec      	bgt.n	800ca3a <__multadd+0x12>
 800ca60:	f1b8 0f00 	cmp.w	r8, #0
 800ca64:	d022      	beq.n	800caac <__multadd+0x84>
 800ca66:	68a3      	ldr	r3, [r4, #8]
 800ca68:	42b3      	cmp	r3, r6
 800ca6a:	dc19      	bgt.n	800caa0 <__multadd+0x78>
 800ca6c:	6861      	ldr	r1, [r4, #4]
 800ca6e:	4638      	mov	r0, r7
 800ca70:	3101      	adds	r1, #1
 800ca72:	f7ff ff77 	bl	800c964 <_Balloc>
 800ca76:	4605      	mov	r5, r0
 800ca78:	b928      	cbnz	r0, 800ca86 <__multadd+0x5e>
 800ca7a:	4602      	mov	r2, r0
 800ca7c:	21b5      	movs	r1, #181	; 0xb5
 800ca7e:	4b0d      	ldr	r3, [pc, #52]	; (800cab4 <__multadd+0x8c>)
 800ca80:	480d      	ldr	r0, [pc, #52]	; (800cab8 <__multadd+0x90>)
 800ca82:	f000 fe6d 	bl	800d760 <__assert_func>
 800ca86:	6922      	ldr	r2, [r4, #16]
 800ca88:	f104 010c 	add.w	r1, r4, #12
 800ca8c:	3202      	adds	r2, #2
 800ca8e:	0092      	lsls	r2, r2, #2
 800ca90:	300c      	adds	r0, #12
 800ca92:	f7ff ff59 	bl	800c948 <memcpy>
 800ca96:	4621      	mov	r1, r4
 800ca98:	4638      	mov	r0, r7
 800ca9a:	f7ff ffa3 	bl	800c9e4 <_Bfree>
 800ca9e:	462c      	mov	r4, r5
 800caa0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800caa4:	3601      	adds	r6, #1
 800caa6:	f8c3 8014 	str.w	r8, [r3, #20]
 800caaa:	6126      	str	r6, [r4, #16]
 800caac:	4620      	mov	r0, r4
 800caae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cab2:	bf00      	nop
 800cab4:	0800e69c 	.word	0x0800e69c
 800cab8:	0800e72c 	.word	0x0800e72c

0800cabc <__s2b>:
 800cabc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cac0:	4615      	mov	r5, r2
 800cac2:	2209      	movs	r2, #9
 800cac4:	461f      	mov	r7, r3
 800cac6:	3308      	adds	r3, #8
 800cac8:	460c      	mov	r4, r1
 800caca:	fb93 f3f2 	sdiv	r3, r3, r2
 800cace:	4606      	mov	r6, r0
 800cad0:	2201      	movs	r2, #1
 800cad2:	2100      	movs	r1, #0
 800cad4:	429a      	cmp	r2, r3
 800cad6:	db09      	blt.n	800caec <__s2b+0x30>
 800cad8:	4630      	mov	r0, r6
 800cada:	f7ff ff43 	bl	800c964 <_Balloc>
 800cade:	b940      	cbnz	r0, 800caf2 <__s2b+0x36>
 800cae0:	4602      	mov	r2, r0
 800cae2:	21ce      	movs	r1, #206	; 0xce
 800cae4:	4b18      	ldr	r3, [pc, #96]	; (800cb48 <__s2b+0x8c>)
 800cae6:	4819      	ldr	r0, [pc, #100]	; (800cb4c <__s2b+0x90>)
 800cae8:	f000 fe3a 	bl	800d760 <__assert_func>
 800caec:	0052      	lsls	r2, r2, #1
 800caee:	3101      	adds	r1, #1
 800caf0:	e7f0      	b.n	800cad4 <__s2b+0x18>
 800caf2:	9b08      	ldr	r3, [sp, #32]
 800caf4:	2d09      	cmp	r5, #9
 800caf6:	6143      	str	r3, [r0, #20]
 800caf8:	f04f 0301 	mov.w	r3, #1
 800cafc:	6103      	str	r3, [r0, #16]
 800cafe:	dd16      	ble.n	800cb2e <__s2b+0x72>
 800cb00:	f104 0909 	add.w	r9, r4, #9
 800cb04:	46c8      	mov	r8, r9
 800cb06:	442c      	add	r4, r5
 800cb08:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cb0c:	4601      	mov	r1, r0
 800cb0e:	220a      	movs	r2, #10
 800cb10:	4630      	mov	r0, r6
 800cb12:	3b30      	subs	r3, #48	; 0x30
 800cb14:	f7ff ff88 	bl	800ca28 <__multadd>
 800cb18:	45a0      	cmp	r8, r4
 800cb1a:	d1f5      	bne.n	800cb08 <__s2b+0x4c>
 800cb1c:	f1a5 0408 	sub.w	r4, r5, #8
 800cb20:	444c      	add	r4, r9
 800cb22:	1b2d      	subs	r5, r5, r4
 800cb24:	1963      	adds	r3, r4, r5
 800cb26:	42bb      	cmp	r3, r7
 800cb28:	db04      	blt.n	800cb34 <__s2b+0x78>
 800cb2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb2e:	2509      	movs	r5, #9
 800cb30:	340a      	adds	r4, #10
 800cb32:	e7f6      	b.n	800cb22 <__s2b+0x66>
 800cb34:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cb38:	4601      	mov	r1, r0
 800cb3a:	220a      	movs	r2, #10
 800cb3c:	4630      	mov	r0, r6
 800cb3e:	3b30      	subs	r3, #48	; 0x30
 800cb40:	f7ff ff72 	bl	800ca28 <__multadd>
 800cb44:	e7ee      	b.n	800cb24 <__s2b+0x68>
 800cb46:	bf00      	nop
 800cb48:	0800e69c 	.word	0x0800e69c
 800cb4c:	0800e72c 	.word	0x0800e72c

0800cb50 <__hi0bits>:
 800cb50:	0c02      	lsrs	r2, r0, #16
 800cb52:	0412      	lsls	r2, r2, #16
 800cb54:	4603      	mov	r3, r0
 800cb56:	b9ca      	cbnz	r2, 800cb8c <__hi0bits+0x3c>
 800cb58:	0403      	lsls	r3, r0, #16
 800cb5a:	2010      	movs	r0, #16
 800cb5c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800cb60:	bf04      	itt	eq
 800cb62:	021b      	lsleq	r3, r3, #8
 800cb64:	3008      	addeq	r0, #8
 800cb66:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800cb6a:	bf04      	itt	eq
 800cb6c:	011b      	lsleq	r3, r3, #4
 800cb6e:	3004      	addeq	r0, #4
 800cb70:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800cb74:	bf04      	itt	eq
 800cb76:	009b      	lsleq	r3, r3, #2
 800cb78:	3002      	addeq	r0, #2
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	db05      	blt.n	800cb8a <__hi0bits+0x3a>
 800cb7e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800cb82:	f100 0001 	add.w	r0, r0, #1
 800cb86:	bf08      	it	eq
 800cb88:	2020      	moveq	r0, #32
 800cb8a:	4770      	bx	lr
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	e7e5      	b.n	800cb5c <__hi0bits+0xc>

0800cb90 <__lo0bits>:
 800cb90:	6803      	ldr	r3, [r0, #0]
 800cb92:	4602      	mov	r2, r0
 800cb94:	f013 0007 	ands.w	r0, r3, #7
 800cb98:	d00b      	beq.n	800cbb2 <__lo0bits+0x22>
 800cb9a:	07d9      	lsls	r1, r3, #31
 800cb9c:	d422      	bmi.n	800cbe4 <__lo0bits+0x54>
 800cb9e:	0798      	lsls	r0, r3, #30
 800cba0:	bf49      	itett	mi
 800cba2:	085b      	lsrmi	r3, r3, #1
 800cba4:	089b      	lsrpl	r3, r3, #2
 800cba6:	2001      	movmi	r0, #1
 800cba8:	6013      	strmi	r3, [r2, #0]
 800cbaa:	bf5c      	itt	pl
 800cbac:	2002      	movpl	r0, #2
 800cbae:	6013      	strpl	r3, [r2, #0]
 800cbb0:	4770      	bx	lr
 800cbb2:	b299      	uxth	r1, r3
 800cbb4:	b909      	cbnz	r1, 800cbba <__lo0bits+0x2a>
 800cbb6:	2010      	movs	r0, #16
 800cbb8:	0c1b      	lsrs	r3, r3, #16
 800cbba:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cbbe:	bf04      	itt	eq
 800cbc0:	0a1b      	lsreq	r3, r3, #8
 800cbc2:	3008      	addeq	r0, #8
 800cbc4:	0719      	lsls	r1, r3, #28
 800cbc6:	bf04      	itt	eq
 800cbc8:	091b      	lsreq	r3, r3, #4
 800cbca:	3004      	addeq	r0, #4
 800cbcc:	0799      	lsls	r1, r3, #30
 800cbce:	bf04      	itt	eq
 800cbd0:	089b      	lsreq	r3, r3, #2
 800cbd2:	3002      	addeq	r0, #2
 800cbd4:	07d9      	lsls	r1, r3, #31
 800cbd6:	d403      	bmi.n	800cbe0 <__lo0bits+0x50>
 800cbd8:	085b      	lsrs	r3, r3, #1
 800cbda:	f100 0001 	add.w	r0, r0, #1
 800cbde:	d003      	beq.n	800cbe8 <__lo0bits+0x58>
 800cbe0:	6013      	str	r3, [r2, #0]
 800cbe2:	4770      	bx	lr
 800cbe4:	2000      	movs	r0, #0
 800cbe6:	4770      	bx	lr
 800cbe8:	2020      	movs	r0, #32
 800cbea:	4770      	bx	lr

0800cbec <__i2b>:
 800cbec:	b510      	push	{r4, lr}
 800cbee:	460c      	mov	r4, r1
 800cbf0:	2101      	movs	r1, #1
 800cbf2:	f7ff feb7 	bl	800c964 <_Balloc>
 800cbf6:	4602      	mov	r2, r0
 800cbf8:	b928      	cbnz	r0, 800cc06 <__i2b+0x1a>
 800cbfa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cbfe:	4b04      	ldr	r3, [pc, #16]	; (800cc10 <__i2b+0x24>)
 800cc00:	4804      	ldr	r0, [pc, #16]	; (800cc14 <__i2b+0x28>)
 800cc02:	f000 fdad 	bl	800d760 <__assert_func>
 800cc06:	2301      	movs	r3, #1
 800cc08:	6144      	str	r4, [r0, #20]
 800cc0a:	6103      	str	r3, [r0, #16]
 800cc0c:	bd10      	pop	{r4, pc}
 800cc0e:	bf00      	nop
 800cc10:	0800e69c 	.word	0x0800e69c
 800cc14:	0800e72c 	.word	0x0800e72c

0800cc18 <__multiply>:
 800cc18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc1c:	4614      	mov	r4, r2
 800cc1e:	690a      	ldr	r2, [r1, #16]
 800cc20:	6923      	ldr	r3, [r4, #16]
 800cc22:	460d      	mov	r5, r1
 800cc24:	429a      	cmp	r2, r3
 800cc26:	bfbe      	ittt	lt
 800cc28:	460b      	movlt	r3, r1
 800cc2a:	4625      	movlt	r5, r4
 800cc2c:	461c      	movlt	r4, r3
 800cc2e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800cc32:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cc36:	68ab      	ldr	r3, [r5, #8]
 800cc38:	6869      	ldr	r1, [r5, #4]
 800cc3a:	eb0a 0709 	add.w	r7, sl, r9
 800cc3e:	42bb      	cmp	r3, r7
 800cc40:	b085      	sub	sp, #20
 800cc42:	bfb8      	it	lt
 800cc44:	3101      	addlt	r1, #1
 800cc46:	f7ff fe8d 	bl	800c964 <_Balloc>
 800cc4a:	b930      	cbnz	r0, 800cc5a <__multiply+0x42>
 800cc4c:	4602      	mov	r2, r0
 800cc4e:	f240 115d 	movw	r1, #349	; 0x15d
 800cc52:	4b41      	ldr	r3, [pc, #260]	; (800cd58 <__multiply+0x140>)
 800cc54:	4841      	ldr	r0, [pc, #260]	; (800cd5c <__multiply+0x144>)
 800cc56:	f000 fd83 	bl	800d760 <__assert_func>
 800cc5a:	f100 0614 	add.w	r6, r0, #20
 800cc5e:	4633      	mov	r3, r6
 800cc60:	2200      	movs	r2, #0
 800cc62:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800cc66:	4543      	cmp	r3, r8
 800cc68:	d31e      	bcc.n	800cca8 <__multiply+0x90>
 800cc6a:	f105 0c14 	add.w	ip, r5, #20
 800cc6e:	f104 0314 	add.w	r3, r4, #20
 800cc72:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800cc76:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800cc7a:	9202      	str	r2, [sp, #8]
 800cc7c:	ebac 0205 	sub.w	r2, ip, r5
 800cc80:	3a15      	subs	r2, #21
 800cc82:	f022 0203 	bic.w	r2, r2, #3
 800cc86:	3204      	adds	r2, #4
 800cc88:	f105 0115 	add.w	r1, r5, #21
 800cc8c:	458c      	cmp	ip, r1
 800cc8e:	bf38      	it	cc
 800cc90:	2204      	movcc	r2, #4
 800cc92:	9201      	str	r2, [sp, #4]
 800cc94:	9a02      	ldr	r2, [sp, #8]
 800cc96:	9303      	str	r3, [sp, #12]
 800cc98:	429a      	cmp	r2, r3
 800cc9a:	d808      	bhi.n	800ccae <__multiply+0x96>
 800cc9c:	2f00      	cmp	r7, #0
 800cc9e:	dc55      	bgt.n	800cd4c <__multiply+0x134>
 800cca0:	6107      	str	r7, [r0, #16]
 800cca2:	b005      	add	sp, #20
 800cca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cca8:	f843 2b04 	str.w	r2, [r3], #4
 800ccac:	e7db      	b.n	800cc66 <__multiply+0x4e>
 800ccae:	f8b3 a000 	ldrh.w	sl, [r3]
 800ccb2:	f1ba 0f00 	cmp.w	sl, #0
 800ccb6:	d020      	beq.n	800ccfa <__multiply+0xe2>
 800ccb8:	46b1      	mov	r9, r6
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f105 0e14 	add.w	lr, r5, #20
 800ccc0:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ccc4:	f8d9 b000 	ldr.w	fp, [r9]
 800ccc8:	b2a1      	uxth	r1, r4
 800ccca:	fa1f fb8b 	uxth.w	fp, fp
 800ccce:	fb0a b101 	mla	r1, sl, r1, fp
 800ccd2:	4411      	add	r1, r2
 800ccd4:	f8d9 2000 	ldr.w	r2, [r9]
 800ccd8:	0c24      	lsrs	r4, r4, #16
 800ccda:	0c12      	lsrs	r2, r2, #16
 800ccdc:	fb0a 2404 	mla	r4, sl, r4, r2
 800cce0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800cce4:	b289      	uxth	r1, r1
 800cce6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ccea:	45f4      	cmp	ip, lr
 800ccec:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ccf0:	f849 1b04 	str.w	r1, [r9], #4
 800ccf4:	d8e4      	bhi.n	800ccc0 <__multiply+0xa8>
 800ccf6:	9901      	ldr	r1, [sp, #4]
 800ccf8:	5072      	str	r2, [r6, r1]
 800ccfa:	9a03      	ldr	r2, [sp, #12]
 800ccfc:	3304      	adds	r3, #4
 800ccfe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cd02:	f1b9 0f00 	cmp.w	r9, #0
 800cd06:	d01f      	beq.n	800cd48 <__multiply+0x130>
 800cd08:	46b6      	mov	lr, r6
 800cd0a:	f04f 0a00 	mov.w	sl, #0
 800cd0e:	6834      	ldr	r4, [r6, #0]
 800cd10:	f105 0114 	add.w	r1, r5, #20
 800cd14:	880a      	ldrh	r2, [r1, #0]
 800cd16:	f8be b002 	ldrh.w	fp, [lr, #2]
 800cd1a:	b2a4      	uxth	r4, r4
 800cd1c:	fb09 b202 	mla	r2, r9, r2, fp
 800cd20:	4492      	add	sl, r2
 800cd22:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800cd26:	f84e 4b04 	str.w	r4, [lr], #4
 800cd2a:	f851 4b04 	ldr.w	r4, [r1], #4
 800cd2e:	f8be 2000 	ldrh.w	r2, [lr]
 800cd32:	0c24      	lsrs	r4, r4, #16
 800cd34:	fb09 2404 	mla	r4, r9, r4, r2
 800cd38:	458c      	cmp	ip, r1
 800cd3a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800cd3e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cd42:	d8e7      	bhi.n	800cd14 <__multiply+0xfc>
 800cd44:	9a01      	ldr	r2, [sp, #4]
 800cd46:	50b4      	str	r4, [r6, r2]
 800cd48:	3604      	adds	r6, #4
 800cd4a:	e7a3      	b.n	800cc94 <__multiply+0x7c>
 800cd4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d1a5      	bne.n	800cca0 <__multiply+0x88>
 800cd54:	3f01      	subs	r7, #1
 800cd56:	e7a1      	b.n	800cc9c <__multiply+0x84>
 800cd58:	0800e69c 	.word	0x0800e69c
 800cd5c:	0800e72c 	.word	0x0800e72c

0800cd60 <__pow5mult>:
 800cd60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd64:	4615      	mov	r5, r2
 800cd66:	f012 0203 	ands.w	r2, r2, #3
 800cd6a:	4606      	mov	r6, r0
 800cd6c:	460f      	mov	r7, r1
 800cd6e:	d007      	beq.n	800cd80 <__pow5mult+0x20>
 800cd70:	4c25      	ldr	r4, [pc, #148]	; (800ce08 <__pow5mult+0xa8>)
 800cd72:	3a01      	subs	r2, #1
 800cd74:	2300      	movs	r3, #0
 800cd76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd7a:	f7ff fe55 	bl	800ca28 <__multadd>
 800cd7e:	4607      	mov	r7, r0
 800cd80:	10ad      	asrs	r5, r5, #2
 800cd82:	d03d      	beq.n	800ce00 <__pow5mult+0xa0>
 800cd84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cd86:	b97c      	cbnz	r4, 800cda8 <__pow5mult+0x48>
 800cd88:	2010      	movs	r0, #16
 800cd8a:	f7ff fdb5 	bl	800c8f8 <malloc>
 800cd8e:	4602      	mov	r2, r0
 800cd90:	6270      	str	r0, [r6, #36]	; 0x24
 800cd92:	b928      	cbnz	r0, 800cda0 <__pow5mult+0x40>
 800cd94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cd98:	4b1c      	ldr	r3, [pc, #112]	; (800ce0c <__pow5mult+0xac>)
 800cd9a:	481d      	ldr	r0, [pc, #116]	; (800ce10 <__pow5mult+0xb0>)
 800cd9c:	f000 fce0 	bl	800d760 <__assert_func>
 800cda0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cda4:	6004      	str	r4, [r0, #0]
 800cda6:	60c4      	str	r4, [r0, #12]
 800cda8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cdac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cdb0:	b94c      	cbnz	r4, 800cdc6 <__pow5mult+0x66>
 800cdb2:	f240 2171 	movw	r1, #625	; 0x271
 800cdb6:	4630      	mov	r0, r6
 800cdb8:	f7ff ff18 	bl	800cbec <__i2b>
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	4604      	mov	r4, r0
 800cdc0:	f8c8 0008 	str.w	r0, [r8, #8]
 800cdc4:	6003      	str	r3, [r0, #0]
 800cdc6:	f04f 0900 	mov.w	r9, #0
 800cdca:	07eb      	lsls	r3, r5, #31
 800cdcc:	d50a      	bpl.n	800cde4 <__pow5mult+0x84>
 800cdce:	4639      	mov	r1, r7
 800cdd0:	4622      	mov	r2, r4
 800cdd2:	4630      	mov	r0, r6
 800cdd4:	f7ff ff20 	bl	800cc18 <__multiply>
 800cdd8:	4680      	mov	r8, r0
 800cdda:	4639      	mov	r1, r7
 800cddc:	4630      	mov	r0, r6
 800cdde:	f7ff fe01 	bl	800c9e4 <_Bfree>
 800cde2:	4647      	mov	r7, r8
 800cde4:	106d      	asrs	r5, r5, #1
 800cde6:	d00b      	beq.n	800ce00 <__pow5mult+0xa0>
 800cde8:	6820      	ldr	r0, [r4, #0]
 800cdea:	b938      	cbnz	r0, 800cdfc <__pow5mult+0x9c>
 800cdec:	4622      	mov	r2, r4
 800cdee:	4621      	mov	r1, r4
 800cdf0:	4630      	mov	r0, r6
 800cdf2:	f7ff ff11 	bl	800cc18 <__multiply>
 800cdf6:	6020      	str	r0, [r4, #0]
 800cdf8:	f8c0 9000 	str.w	r9, [r0]
 800cdfc:	4604      	mov	r4, r0
 800cdfe:	e7e4      	b.n	800cdca <__pow5mult+0x6a>
 800ce00:	4638      	mov	r0, r7
 800ce02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce06:	bf00      	nop
 800ce08:	0800e880 	.word	0x0800e880
 800ce0c:	0800e626 	.word	0x0800e626
 800ce10:	0800e72c 	.word	0x0800e72c

0800ce14 <__lshift>:
 800ce14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce18:	460c      	mov	r4, r1
 800ce1a:	4607      	mov	r7, r0
 800ce1c:	4691      	mov	r9, r2
 800ce1e:	6923      	ldr	r3, [r4, #16]
 800ce20:	6849      	ldr	r1, [r1, #4]
 800ce22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce26:	68a3      	ldr	r3, [r4, #8]
 800ce28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce2c:	f108 0601 	add.w	r6, r8, #1
 800ce30:	42b3      	cmp	r3, r6
 800ce32:	db0b      	blt.n	800ce4c <__lshift+0x38>
 800ce34:	4638      	mov	r0, r7
 800ce36:	f7ff fd95 	bl	800c964 <_Balloc>
 800ce3a:	4605      	mov	r5, r0
 800ce3c:	b948      	cbnz	r0, 800ce52 <__lshift+0x3e>
 800ce3e:	4602      	mov	r2, r0
 800ce40:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ce44:	4b27      	ldr	r3, [pc, #156]	; (800cee4 <__lshift+0xd0>)
 800ce46:	4828      	ldr	r0, [pc, #160]	; (800cee8 <__lshift+0xd4>)
 800ce48:	f000 fc8a 	bl	800d760 <__assert_func>
 800ce4c:	3101      	adds	r1, #1
 800ce4e:	005b      	lsls	r3, r3, #1
 800ce50:	e7ee      	b.n	800ce30 <__lshift+0x1c>
 800ce52:	2300      	movs	r3, #0
 800ce54:	f100 0114 	add.w	r1, r0, #20
 800ce58:	f100 0210 	add.w	r2, r0, #16
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	4553      	cmp	r3, sl
 800ce60:	db33      	blt.n	800ceca <__lshift+0xb6>
 800ce62:	6920      	ldr	r0, [r4, #16]
 800ce64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce68:	f104 0314 	add.w	r3, r4, #20
 800ce6c:	f019 091f 	ands.w	r9, r9, #31
 800ce70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce78:	d02b      	beq.n	800ced2 <__lshift+0xbe>
 800ce7a:	468a      	mov	sl, r1
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	f1c9 0e20 	rsb	lr, r9, #32
 800ce82:	6818      	ldr	r0, [r3, #0]
 800ce84:	fa00 f009 	lsl.w	r0, r0, r9
 800ce88:	4302      	orrs	r2, r0
 800ce8a:	f84a 2b04 	str.w	r2, [sl], #4
 800ce8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce92:	459c      	cmp	ip, r3
 800ce94:	fa22 f20e 	lsr.w	r2, r2, lr
 800ce98:	d8f3      	bhi.n	800ce82 <__lshift+0x6e>
 800ce9a:	ebac 0304 	sub.w	r3, ip, r4
 800ce9e:	3b15      	subs	r3, #21
 800cea0:	f023 0303 	bic.w	r3, r3, #3
 800cea4:	3304      	adds	r3, #4
 800cea6:	f104 0015 	add.w	r0, r4, #21
 800ceaa:	4584      	cmp	ip, r0
 800ceac:	bf38      	it	cc
 800ceae:	2304      	movcc	r3, #4
 800ceb0:	50ca      	str	r2, [r1, r3]
 800ceb2:	b10a      	cbz	r2, 800ceb8 <__lshift+0xa4>
 800ceb4:	f108 0602 	add.w	r6, r8, #2
 800ceb8:	3e01      	subs	r6, #1
 800ceba:	4638      	mov	r0, r7
 800cebc:	4621      	mov	r1, r4
 800cebe:	612e      	str	r6, [r5, #16]
 800cec0:	f7ff fd90 	bl	800c9e4 <_Bfree>
 800cec4:	4628      	mov	r0, r5
 800cec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceca:	f842 0f04 	str.w	r0, [r2, #4]!
 800cece:	3301      	adds	r3, #1
 800ced0:	e7c5      	b.n	800ce5e <__lshift+0x4a>
 800ced2:	3904      	subs	r1, #4
 800ced4:	f853 2b04 	ldr.w	r2, [r3], #4
 800ced8:	459c      	cmp	ip, r3
 800ceda:	f841 2f04 	str.w	r2, [r1, #4]!
 800cede:	d8f9      	bhi.n	800ced4 <__lshift+0xc0>
 800cee0:	e7ea      	b.n	800ceb8 <__lshift+0xa4>
 800cee2:	bf00      	nop
 800cee4:	0800e69c 	.word	0x0800e69c
 800cee8:	0800e72c 	.word	0x0800e72c

0800ceec <__mcmp>:
 800ceec:	4603      	mov	r3, r0
 800ceee:	690a      	ldr	r2, [r1, #16]
 800cef0:	6900      	ldr	r0, [r0, #16]
 800cef2:	b530      	push	{r4, r5, lr}
 800cef4:	1a80      	subs	r0, r0, r2
 800cef6:	d10d      	bne.n	800cf14 <__mcmp+0x28>
 800cef8:	3314      	adds	r3, #20
 800cefa:	3114      	adds	r1, #20
 800cefc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cf00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cf0c:	4295      	cmp	r5, r2
 800cf0e:	d002      	beq.n	800cf16 <__mcmp+0x2a>
 800cf10:	d304      	bcc.n	800cf1c <__mcmp+0x30>
 800cf12:	2001      	movs	r0, #1
 800cf14:	bd30      	pop	{r4, r5, pc}
 800cf16:	42a3      	cmp	r3, r4
 800cf18:	d3f4      	bcc.n	800cf04 <__mcmp+0x18>
 800cf1a:	e7fb      	b.n	800cf14 <__mcmp+0x28>
 800cf1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf20:	e7f8      	b.n	800cf14 <__mcmp+0x28>
	...

0800cf24 <__mdiff>:
 800cf24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf28:	460c      	mov	r4, r1
 800cf2a:	4606      	mov	r6, r0
 800cf2c:	4611      	mov	r1, r2
 800cf2e:	4620      	mov	r0, r4
 800cf30:	4692      	mov	sl, r2
 800cf32:	f7ff ffdb 	bl	800ceec <__mcmp>
 800cf36:	1e05      	subs	r5, r0, #0
 800cf38:	d111      	bne.n	800cf5e <__mdiff+0x3a>
 800cf3a:	4629      	mov	r1, r5
 800cf3c:	4630      	mov	r0, r6
 800cf3e:	f7ff fd11 	bl	800c964 <_Balloc>
 800cf42:	4602      	mov	r2, r0
 800cf44:	b928      	cbnz	r0, 800cf52 <__mdiff+0x2e>
 800cf46:	f240 2132 	movw	r1, #562	; 0x232
 800cf4a:	4b3c      	ldr	r3, [pc, #240]	; (800d03c <__mdiff+0x118>)
 800cf4c:	483c      	ldr	r0, [pc, #240]	; (800d040 <__mdiff+0x11c>)
 800cf4e:	f000 fc07 	bl	800d760 <__assert_func>
 800cf52:	2301      	movs	r3, #1
 800cf54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf58:	4610      	mov	r0, r2
 800cf5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf5e:	bfa4      	itt	ge
 800cf60:	4653      	movge	r3, sl
 800cf62:	46a2      	movge	sl, r4
 800cf64:	4630      	mov	r0, r6
 800cf66:	f8da 1004 	ldr.w	r1, [sl, #4]
 800cf6a:	bfa6      	itte	ge
 800cf6c:	461c      	movge	r4, r3
 800cf6e:	2500      	movge	r5, #0
 800cf70:	2501      	movlt	r5, #1
 800cf72:	f7ff fcf7 	bl	800c964 <_Balloc>
 800cf76:	4602      	mov	r2, r0
 800cf78:	b918      	cbnz	r0, 800cf82 <__mdiff+0x5e>
 800cf7a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cf7e:	4b2f      	ldr	r3, [pc, #188]	; (800d03c <__mdiff+0x118>)
 800cf80:	e7e4      	b.n	800cf4c <__mdiff+0x28>
 800cf82:	f100 0814 	add.w	r8, r0, #20
 800cf86:	f8da 7010 	ldr.w	r7, [sl, #16]
 800cf8a:	60c5      	str	r5, [r0, #12]
 800cf8c:	f04f 0c00 	mov.w	ip, #0
 800cf90:	f10a 0514 	add.w	r5, sl, #20
 800cf94:	f10a 0010 	add.w	r0, sl, #16
 800cf98:	46c2      	mov	sl, r8
 800cf9a:	6926      	ldr	r6, [r4, #16]
 800cf9c:	f104 0914 	add.w	r9, r4, #20
 800cfa0:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800cfa4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cfa8:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800cfac:	f859 3b04 	ldr.w	r3, [r9], #4
 800cfb0:	fa1f f18b 	uxth.w	r1, fp
 800cfb4:	4461      	add	r1, ip
 800cfb6:	fa1f fc83 	uxth.w	ip, r3
 800cfba:	0c1b      	lsrs	r3, r3, #16
 800cfbc:	eba1 010c 	sub.w	r1, r1, ip
 800cfc0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cfc4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cfc8:	b289      	uxth	r1, r1
 800cfca:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800cfce:	454e      	cmp	r6, r9
 800cfd0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cfd4:	f84a 3b04 	str.w	r3, [sl], #4
 800cfd8:	d8e6      	bhi.n	800cfa8 <__mdiff+0x84>
 800cfda:	1b33      	subs	r3, r6, r4
 800cfdc:	3b15      	subs	r3, #21
 800cfde:	f023 0303 	bic.w	r3, r3, #3
 800cfe2:	3415      	adds	r4, #21
 800cfe4:	3304      	adds	r3, #4
 800cfe6:	42a6      	cmp	r6, r4
 800cfe8:	bf38      	it	cc
 800cfea:	2304      	movcc	r3, #4
 800cfec:	441d      	add	r5, r3
 800cfee:	4443      	add	r3, r8
 800cff0:	461e      	mov	r6, r3
 800cff2:	462c      	mov	r4, r5
 800cff4:	4574      	cmp	r4, lr
 800cff6:	d30e      	bcc.n	800d016 <__mdiff+0xf2>
 800cff8:	f10e 0103 	add.w	r1, lr, #3
 800cffc:	1b49      	subs	r1, r1, r5
 800cffe:	f021 0103 	bic.w	r1, r1, #3
 800d002:	3d03      	subs	r5, #3
 800d004:	45ae      	cmp	lr, r5
 800d006:	bf38      	it	cc
 800d008:	2100      	movcc	r1, #0
 800d00a:	4419      	add	r1, r3
 800d00c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d010:	b18b      	cbz	r3, 800d036 <__mdiff+0x112>
 800d012:	6117      	str	r7, [r2, #16]
 800d014:	e7a0      	b.n	800cf58 <__mdiff+0x34>
 800d016:	f854 8b04 	ldr.w	r8, [r4], #4
 800d01a:	fa1f f188 	uxth.w	r1, r8
 800d01e:	4461      	add	r1, ip
 800d020:	1408      	asrs	r0, r1, #16
 800d022:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d026:	b289      	uxth	r1, r1
 800d028:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d02c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d030:	f846 1b04 	str.w	r1, [r6], #4
 800d034:	e7de      	b.n	800cff4 <__mdiff+0xd0>
 800d036:	3f01      	subs	r7, #1
 800d038:	e7e8      	b.n	800d00c <__mdiff+0xe8>
 800d03a:	bf00      	nop
 800d03c:	0800e69c 	.word	0x0800e69c
 800d040:	0800e72c 	.word	0x0800e72c

0800d044 <__ulp>:
 800d044:	4b11      	ldr	r3, [pc, #68]	; (800d08c <__ulp+0x48>)
 800d046:	400b      	ands	r3, r1
 800d048:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	dd02      	ble.n	800d056 <__ulp+0x12>
 800d050:	2000      	movs	r0, #0
 800d052:	4619      	mov	r1, r3
 800d054:	4770      	bx	lr
 800d056:	425b      	negs	r3, r3
 800d058:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d05c:	f04f 0000 	mov.w	r0, #0
 800d060:	f04f 0100 	mov.w	r1, #0
 800d064:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d068:	da04      	bge.n	800d074 <__ulp+0x30>
 800d06a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d06e:	fa43 f102 	asr.w	r1, r3, r2
 800d072:	4770      	bx	lr
 800d074:	f1a2 0314 	sub.w	r3, r2, #20
 800d078:	2b1e      	cmp	r3, #30
 800d07a:	bfd6      	itet	le
 800d07c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800d080:	2301      	movgt	r3, #1
 800d082:	fa22 f303 	lsrle.w	r3, r2, r3
 800d086:	4618      	mov	r0, r3
 800d088:	4770      	bx	lr
 800d08a:	bf00      	nop
 800d08c:	7ff00000 	.word	0x7ff00000

0800d090 <__b2d>:
 800d090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d094:	6907      	ldr	r7, [r0, #16]
 800d096:	f100 0914 	add.w	r9, r0, #20
 800d09a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800d09e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800d0a2:	f1a7 0804 	sub.w	r8, r7, #4
 800d0a6:	4630      	mov	r0, r6
 800d0a8:	f7ff fd52 	bl	800cb50 <__hi0bits>
 800d0ac:	f1c0 0320 	rsb	r3, r0, #32
 800d0b0:	280a      	cmp	r0, #10
 800d0b2:	600b      	str	r3, [r1, #0]
 800d0b4:	491f      	ldr	r1, [pc, #124]	; (800d134 <__b2d+0xa4>)
 800d0b6:	dc17      	bgt.n	800d0e8 <__b2d+0x58>
 800d0b8:	45c1      	cmp	r9, r8
 800d0ba:	bf28      	it	cs
 800d0bc:	2200      	movcs	r2, #0
 800d0be:	f1c0 0c0b 	rsb	ip, r0, #11
 800d0c2:	fa26 f30c 	lsr.w	r3, r6, ip
 800d0c6:	bf38      	it	cc
 800d0c8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d0cc:	ea43 0501 	orr.w	r5, r3, r1
 800d0d0:	f100 0315 	add.w	r3, r0, #21
 800d0d4:	fa06 f303 	lsl.w	r3, r6, r3
 800d0d8:	fa22 f20c 	lsr.w	r2, r2, ip
 800d0dc:	ea43 0402 	orr.w	r4, r3, r2
 800d0e0:	4620      	mov	r0, r4
 800d0e2:	4629      	mov	r1, r5
 800d0e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0e8:	45c1      	cmp	r9, r8
 800d0ea:	bf2e      	itee	cs
 800d0ec:	2200      	movcs	r2, #0
 800d0ee:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d0f2:	f1a7 0808 	subcc.w	r8, r7, #8
 800d0f6:	f1b0 030b 	subs.w	r3, r0, #11
 800d0fa:	d016      	beq.n	800d12a <__b2d+0x9a>
 800d0fc:	f1c3 0720 	rsb	r7, r3, #32
 800d100:	fa22 f107 	lsr.w	r1, r2, r7
 800d104:	45c8      	cmp	r8, r9
 800d106:	fa06 f603 	lsl.w	r6, r6, r3
 800d10a:	ea46 0601 	orr.w	r6, r6, r1
 800d10e:	bf94      	ite	ls
 800d110:	2100      	movls	r1, #0
 800d112:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800d116:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800d11a:	fa02 f003 	lsl.w	r0, r2, r3
 800d11e:	40f9      	lsrs	r1, r7
 800d120:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d124:	ea40 0401 	orr.w	r4, r0, r1
 800d128:	e7da      	b.n	800d0e0 <__b2d+0x50>
 800d12a:	4614      	mov	r4, r2
 800d12c:	ea46 0501 	orr.w	r5, r6, r1
 800d130:	e7d6      	b.n	800d0e0 <__b2d+0x50>
 800d132:	bf00      	nop
 800d134:	3ff00000 	.word	0x3ff00000

0800d138 <__d2b>:
 800d138:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d13c:	2101      	movs	r1, #1
 800d13e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d142:	4690      	mov	r8, r2
 800d144:	461d      	mov	r5, r3
 800d146:	f7ff fc0d 	bl	800c964 <_Balloc>
 800d14a:	4604      	mov	r4, r0
 800d14c:	b930      	cbnz	r0, 800d15c <__d2b+0x24>
 800d14e:	4602      	mov	r2, r0
 800d150:	f240 310a 	movw	r1, #778	; 0x30a
 800d154:	4b24      	ldr	r3, [pc, #144]	; (800d1e8 <__d2b+0xb0>)
 800d156:	4825      	ldr	r0, [pc, #148]	; (800d1ec <__d2b+0xb4>)
 800d158:	f000 fb02 	bl	800d760 <__assert_func>
 800d15c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d160:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d164:	bb2d      	cbnz	r5, 800d1b2 <__d2b+0x7a>
 800d166:	9301      	str	r3, [sp, #4]
 800d168:	f1b8 0300 	subs.w	r3, r8, #0
 800d16c:	d026      	beq.n	800d1bc <__d2b+0x84>
 800d16e:	4668      	mov	r0, sp
 800d170:	9300      	str	r3, [sp, #0]
 800d172:	f7ff fd0d 	bl	800cb90 <__lo0bits>
 800d176:	9900      	ldr	r1, [sp, #0]
 800d178:	b1f0      	cbz	r0, 800d1b8 <__d2b+0x80>
 800d17a:	9a01      	ldr	r2, [sp, #4]
 800d17c:	f1c0 0320 	rsb	r3, r0, #32
 800d180:	fa02 f303 	lsl.w	r3, r2, r3
 800d184:	430b      	orrs	r3, r1
 800d186:	40c2      	lsrs	r2, r0
 800d188:	6163      	str	r3, [r4, #20]
 800d18a:	9201      	str	r2, [sp, #4]
 800d18c:	9b01      	ldr	r3, [sp, #4]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	bf14      	ite	ne
 800d192:	2102      	movne	r1, #2
 800d194:	2101      	moveq	r1, #1
 800d196:	61a3      	str	r3, [r4, #24]
 800d198:	6121      	str	r1, [r4, #16]
 800d19a:	b1c5      	cbz	r5, 800d1ce <__d2b+0x96>
 800d19c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d1a0:	4405      	add	r5, r0
 800d1a2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d1a6:	603d      	str	r5, [r7, #0]
 800d1a8:	6030      	str	r0, [r6, #0]
 800d1aa:	4620      	mov	r0, r4
 800d1ac:	b002      	add	sp, #8
 800d1ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d1b6:	e7d6      	b.n	800d166 <__d2b+0x2e>
 800d1b8:	6161      	str	r1, [r4, #20]
 800d1ba:	e7e7      	b.n	800d18c <__d2b+0x54>
 800d1bc:	a801      	add	r0, sp, #4
 800d1be:	f7ff fce7 	bl	800cb90 <__lo0bits>
 800d1c2:	2101      	movs	r1, #1
 800d1c4:	9b01      	ldr	r3, [sp, #4]
 800d1c6:	6121      	str	r1, [r4, #16]
 800d1c8:	6163      	str	r3, [r4, #20]
 800d1ca:	3020      	adds	r0, #32
 800d1cc:	e7e5      	b.n	800d19a <__d2b+0x62>
 800d1ce:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d1d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d1d6:	6038      	str	r0, [r7, #0]
 800d1d8:	6918      	ldr	r0, [r3, #16]
 800d1da:	f7ff fcb9 	bl	800cb50 <__hi0bits>
 800d1de:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d1e2:	6031      	str	r1, [r6, #0]
 800d1e4:	e7e1      	b.n	800d1aa <__d2b+0x72>
 800d1e6:	bf00      	nop
 800d1e8:	0800e69c 	.word	0x0800e69c
 800d1ec:	0800e72c 	.word	0x0800e72c

0800d1f0 <__ratio>:
 800d1f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f4:	4688      	mov	r8, r1
 800d1f6:	4669      	mov	r1, sp
 800d1f8:	4681      	mov	r9, r0
 800d1fa:	f7ff ff49 	bl	800d090 <__b2d>
 800d1fe:	460f      	mov	r7, r1
 800d200:	4604      	mov	r4, r0
 800d202:	460d      	mov	r5, r1
 800d204:	4640      	mov	r0, r8
 800d206:	a901      	add	r1, sp, #4
 800d208:	f7ff ff42 	bl	800d090 <__b2d>
 800d20c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d210:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d214:	468b      	mov	fp, r1
 800d216:	eba3 0c02 	sub.w	ip, r3, r2
 800d21a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d21e:	1a9b      	subs	r3, r3, r2
 800d220:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d224:	2b00      	cmp	r3, #0
 800d226:	bfd5      	itete	le
 800d228:	460a      	movle	r2, r1
 800d22a:	462a      	movgt	r2, r5
 800d22c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d230:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d234:	bfd8      	it	le
 800d236:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d23a:	465b      	mov	r3, fp
 800d23c:	4602      	mov	r2, r0
 800d23e:	4639      	mov	r1, r7
 800d240:	4620      	mov	r0, r4
 800d242:	f7f3 fa73 	bl	800072c <__aeabi_ddiv>
 800d246:	b003      	add	sp, #12
 800d248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d24c <__copybits>:
 800d24c:	3901      	subs	r1, #1
 800d24e:	b570      	push	{r4, r5, r6, lr}
 800d250:	1149      	asrs	r1, r1, #5
 800d252:	6914      	ldr	r4, [r2, #16]
 800d254:	3101      	adds	r1, #1
 800d256:	f102 0314 	add.w	r3, r2, #20
 800d25a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d25e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d262:	1f05      	subs	r5, r0, #4
 800d264:	42a3      	cmp	r3, r4
 800d266:	d30c      	bcc.n	800d282 <__copybits+0x36>
 800d268:	1aa3      	subs	r3, r4, r2
 800d26a:	3b11      	subs	r3, #17
 800d26c:	f023 0303 	bic.w	r3, r3, #3
 800d270:	3211      	adds	r2, #17
 800d272:	42a2      	cmp	r2, r4
 800d274:	bf88      	it	hi
 800d276:	2300      	movhi	r3, #0
 800d278:	4418      	add	r0, r3
 800d27a:	2300      	movs	r3, #0
 800d27c:	4288      	cmp	r0, r1
 800d27e:	d305      	bcc.n	800d28c <__copybits+0x40>
 800d280:	bd70      	pop	{r4, r5, r6, pc}
 800d282:	f853 6b04 	ldr.w	r6, [r3], #4
 800d286:	f845 6f04 	str.w	r6, [r5, #4]!
 800d28a:	e7eb      	b.n	800d264 <__copybits+0x18>
 800d28c:	f840 3b04 	str.w	r3, [r0], #4
 800d290:	e7f4      	b.n	800d27c <__copybits+0x30>

0800d292 <__any_on>:
 800d292:	f100 0214 	add.w	r2, r0, #20
 800d296:	6900      	ldr	r0, [r0, #16]
 800d298:	114b      	asrs	r3, r1, #5
 800d29a:	4298      	cmp	r0, r3
 800d29c:	b510      	push	{r4, lr}
 800d29e:	db11      	blt.n	800d2c4 <__any_on+0x32>
 800d2a0:	dd0a      	ble.n	800d2b8 <__any_on+0x26>
 800d2a2:	f011 011f 	ands.w	r1, r1, #31
 800d2a6:	d007      	beq.n	800d2b8 <__any_on+0x26>
 800d2a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d2ac:	fa24 f001 	lsr.w	r0, r4, r1
 800d2b0:	fa00 f101 	lsl.w	r1, r0, r1
 800d2b4:	428c      	cmp	r4, r1
 800d2b6:	d10b      	bne.n	800d2d0 <__any_on+0x3e>
 800d2b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d803      	bhi.n	800d2c8 <__any_on+0x36>
 800d2c0:	2000      	movs	r0, #0
 800d2c2:	bd10      	pop	{r4, pc}
 800d2c4:	4603      	mov	r3, r0
 800d2c6:	e7f7      	b.n	800d2b8 <__any_on+0x26>
 800d2c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d2cc:	2900      	cmp	r1, #0
 800d2ce:	d0f5      	beq.n	800d2bc <__any_on+0x2a>
 800d2d0:	2001      	movs	r0, #1
 800d2d2:	e7f6      	b.n	800d2c2 <__any_on+0x30>

0800d2d4 <_calloc_r>:
 800d2d4:	b538      	push	{r3, r4, r5, lr}
 800d2d6:	fb02 f501 	mul.w	r5, r2, r1
 800d2da:	4629      	mov	r1, r5
 800d2dc:	f000 f854 	bl	800d388 <_malloc_r>
 800d2e0:	4604      	mov	r4, r0
 800d2e2:	b118      	cbz	r0, 800d2ec <_calloc_r+0x18>
 800d2e4:	462a      	mov	r2, r5
 800d2e6:	2100      	movs	r1, #0
 800d2e8:	f7fc fbdc 	bl	8009aa4 <memset>
 800d2ec:	4620      	mov	r0, r4
 800d2ee:	bd38      	pop	{r3, r4, r5, pc}

0800d2f0 <_free_r>:
 800d2f0:	b538      	push	{r3, r4, r5, lr}
 800d2f2:	4605      	mov	r5, r0
 800d2f4:	2900      	cmp	r1, #0
 800d2f6:	d043      	beq.n	800d380 <_free_r+0x90>
 800d2f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2fc:	1f0c      	subs	r4, r1, #4
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	bfb8      	it	lt
 800d302:	18e4      	addlt	r4, r4, r3
 800d304:	f000 fa76 	bl	800d7f4 <__malloc_lock>
 800d308:	4a1e      	ldr	r2, [pc, #120]	; (800d384 <_free_r+0x94>)
 800d30a:	6813      	ldr	r3, [r2, #0]
 800d30c:	4610      	mov	r0, r2
 800d30e:	b933      	cbnz	r3, 800d31e <_free_r+0x2e>
 800d310:	6063      	str	r3, [r4, #4]
 800d312:	6014      	str	r4, [r2, #0]
 800d314:	4628      	mov	r0, r5
 800d316:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d31a:	f000 ba71 	b.w	800d800 <__malloc_unlock>
 800d31e:	42a3      	cmp	r3, r4
 800d320:	d90a      	bls.n	800d338 <_free_r+0x48>
 800d322:	6821      	ldr	r1, [r4, #0]
 800d324:	1862      	adds	r2, r4, r1
 800d326:	4293      	cmp	r3, r2
 800d328:	bf01      	itttt	eq
 800d32a:	681a      	ldreq	r2, [r3, #0]
 800d32c:	685b      	ldreq	r3, [r3, #4]
 800d32e:	1852      	addeq	r2, r2, r1
 800d330:	6022      	streq	r2, [r4, #0]
 800d332:	6063      	str	r3, [r4, #4]
 800d334:	6004      	str	r4, [r0, #0]
 800d336:	e7ed      	b.n	800d314 <_free_r+0x24>
 800d338:	461a      	mov	r2, r3
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	b10b      	cbz	r3, 800d342 <_free_r+0x52>
 800d33e:	42a3      	cmp	r3, r4
 800d340:	d9fa      	bls.n	800d338 <_free_r+0x48>
 800d342:	6811      	ldr	r1, [r2, #0]
 800d344:	1850      	adds	r0, r2, r1
 800d346:	42a0      	cmp	r0, r4
 800d348:	d10b      	bne.n	800d362 <_free_r+0x72>
 800d34a:	6820      	ldr	r0, [r4, #0]
 800d34c:	4401      	add	r1, r0
 800d34e:	1850      	adds	r0, r2, r1
 800d350:	4283      	cmp	r3, r0
 800d352:	6011      	str	r1, [r2, #0]
 800d354:	d1de      	bne.n	800d314 <_free_r+0x24>
 800d356:	6818      	ldr	r0, [r3, #0]
 800d358:	685b      	ldr	r3, [r3, #4]
 800d35a:	4401      	add	r1, r0
 800d35c:	6011      	str	r1, [r2, #0]
 800d35e:	6053      	str	r3, [r2, #4]
 800d360:	e7d8      	b.n	800d314 <_free_r+0x24>
 800d362:	d902      	bls.n	800d36a <_free_r+0x7a>
 800d364:	230c      	movs	r3, #12
 800d366:	602b      	str	r3, [r5, #0]
 800d368:	e7d4      	b.n	800d314 <_free_r+0x24>
 800d36a:	6820      	ldr	r0, [r4, #0]
 800d36c:	1821      	adds	r1, r4, r0
 800d36e:	428b      	cmp	r3, r1
 800d370:	bf01      	itttt	eq
 800d372:	6819      	ldreq	r1, [r3, #0]
 800d374:	685b      	ldreq	r3, [r3, #4]
 800d376:	1809      	addeq	r1, r1, r0
 800d378:	6021      	streq	r1, [r4, #0]
 800d37a:	6063      	str	r3, [r4, #4]
 800d37c:	6054      	str	r4, [r2, #4]
 800d37e:	e7c9      	b.n	800d314 <_free_r+0x24>
 800d380:	bd38      	pop	{r3, r4, r5, pc}
 800d382:	bf00      	nop
 800d384:	20000204 	.word	0x20000204

0800d388 <_malloc_r>:
 800d388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d38a:	1ccd      	adds	r5, r1, #3
 800d38c:	f025 0503 	bic.w	r5, r5, #3
 800d390:	3508      	adds	r5, #8
 800d392:	2d0c      	cmp	r5, #12
 800d394:	bf38      	it	cc
 800d396:	250c      	movcc	r5, #12
 800d398:	2d00      	cmp	r5, #0
 800d39a:	4606      	mov	r6, r0
 800d39c:	db01      	blt.n	800d3a2 <_malloc_r+0x1a>
 800d39e:	42a9      	cmp	r1, r5
 800d3a0:	d903      	bls.n	800d3aa <_malloc_r+0x22>
 800d3a2:	230c      	movs	r3, #12
 800d3a4:	6033      	str	r3, [r6, #0]
 800d3a6:	2000      	movs	r0, #0
 800d3a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3aa:	f000 fa23 	bl	800d7f4 <__malloc_lock>
 800d3ae:	4921      	ldr	r1, [pc, #132]	; (800d434 <_malloc_r+0xac>)
 800d3b0:	680a      	ldr	r2, [r1, #0]
 800d3b2:	4614      	mov	r4, r2
 800d3b4:	b99c      	cbnz	r4, 800d3de <_malloc_r+0x56>
 800d3b6:	4f20      	ldr	r7, [pc, #128]	; (800d438 <_malloc_r+0xb0>)
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	b923      	cbnz	r3, 800d3c6 <_malloc_r+0x3e>
 800d3bc:	4621      	mov	r1, r4
 800d3be:	4630      	mov	r0, r6
 800d3c0:	f000 f99e 	bl	800d700 <_sbrk_r>
 800d3c4:	6038      	str	r0, [r7, #0]
 800d3c6:	4629      	mov	r1, r5
 800d3c8:	4630      	mov	r0, r6
 800d3ca:	f000 f999 	bl	800d700 <_sbrk_r>
 800d3ce:	1c43      	adds	r3, r0, #1
 800d3d0:	d123      	bne.n	800d41a <_malloc_r+0x92>
 800d3d2:	230c      	movs	r3, #12
 800d3d4:	4630      	mov	r0, r6
 800d3d6:	6033      	str	r3, [r6, #0]
 800d3d8:	f000 fa12 	bl	800d800 <__malloc_unlock>
 800d3dc:	e7e3      	b.n	800d3a6 <_malloc_r+0x1e>
 800d3de:	6823      	ldr	r3, [r4, #0]
 800d3e0:	1b5b      	subs	r3, r3, r5
 800d3e2:	d417      	bmi.n	800d414 <_malloc_r+0x8c>
 800d3e4:	2b0b      	cmp	r3, #11
 800d3e6:	d903      	bls.n	800d3f0 <_malloc_r+0x68>
 800d3e8:	6023      	str	r3, [r4, #0]
 800d3ea:	441c      	add	r4, r3
 800d3ec:	6025      	str	r5, [r4, #0]
 800d3ee:	e004      	b.n	800d3fa <_malloc_r+0x72>
 800d3f0:	6863      	ldr	r3, [r4, #4]
 800d3f2:	42a2      	cmp	r2, r4
 800d3f4:	bf0c      	ite	eq
 800d3f6:	600b      	streq	r3, [r1, #0]
 800d3f8:	6053      	strne	r3, [r2, #4]
 800d3fa:	4630      	mov	r0, r6
 800d3fc:	f000 fa00 	bl	800d800 <__malloc_unlock>
 800d400:	f104 000b 	add.w	r0, r4, #11
 800d404:	1d23      	adds	r3, r4, #4
 800d406:	f020 0007 	bic.w	r0, r0, #7
 800d40a:	1ac2      	subs	r2, r0, r3
 800d40c:	d0cc      	beq.n	800d3a8 <_malloc_r+0x20>
 800d40e:	1a1b      	subs	r3, r3, r0
 800d410:	50a3      	str	r3, [r4, r2]
 800d412:	e7c9      	b.n	800d3a8 <_malloc_r+0x20>
 800d414:	4622      	mov	r2, r4
 800d416:	6864      	ldr	r4, [r4, #4]
 800d418:	e7cc      	b.n	800d3b4 <_malloc_r+0x2c>
 800d41a:	1cc4      	adds	r4, r0, #3
 800d41c:	f024 0403 	bic.w	r4, r4, #3
 800d420:	42a0      	cmp	r0, r4
 800d422:	d0e3      	beq.n	800d3ec <_malloc_r+0x64>
 800d424:	1a21      	subs	r1, r4, r0
 800d426:	4630      	mov	r0, r6
 800d428:	f000 f96a 	bl	800d700 <_sbrk_r>
 800d42c:	3001      	adds	r0, #1
 800d42e:	d1dd      	bne.n	800d3ec <_malloc_r+0x64>
 800d430:	e7cf      	b.n	800d3d2 <_malloc_r+0x4a>
 800d432:	bf00      	nop
 800d434:	20000204 	.word	0x20000204
 800d438:	20000208 	.word	0x20000208

0800d43c <__ssputs_r>:
 800d43c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d440:	688e      	ldr	r6, [r1, #8]
 800d442:	4682      	mov	sl, r0
 800d444:	429e      	cmp	r6, r3
 800d446:	460c      	mov	r4, r1
 800d448:	4690      	mov	r8, r2
 800d44a:	461f      	mov	r7, r3
 800d44c:	d838      	bhi.n	800d4c0 <__ssputs_r+0x84>
 800d44e:	898a      	ldrh	r2, [r1, #12]
 800d450:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d454:	d032      	beq.n	800d4bc <__ssputs_r+0x80>
 800d456:	6825      	ldr	r5, [r4, #0]
 800d458:	6909      	ldr	r1, [r1, #16]
 800d45a:	3301      	adds	r3, #1
 800d45c:	eba5 0901 	sub.w	r9, r5, r1
 800d460:	6965      	ldr	r5, [r4, #20]
 800d462:	444b      	add	r3, r9
 800d464:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d468:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d46c:	106d      	asrs	r5, r5, #1
 800d46e:	429d      	cmp	r5, r3
 800d470:	bf38      	it	cc
 800d472:	461d      	movcc	r5, r3
 800d474:	0553      	lsls	r3, r2, #21
 800d476:	d531      	bpl.n	800d4dc <__ssputs_r+0xa0>
 800d478:	4629      	mov	r1, r5
 800d47a:	f7ff ff85 	bl	800d388 <_malloc_r>
 800d47e:	4606      	mov	r6, r0
 800d480:	b950      	cbnz	r0, 800d498 <__ssputs_r+0x5c>
 800d482:	230c      	movs	r3, #12
 800d484:	f04f 30ff 	mov.w	r0, #4294967295
 800d488:	f8ca 3000 	str.w	r3, [sl]
 800d48c:	89a3      	ldrh	r3, [r4, #12]
 800d48e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d492:	81a3      	strh	r3, [r4, #12]
 800d494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d498:	464a      	mov	r2, r9
 800d49a:	6921      	ldr	r1, [r4, #16]
 800d49c:	f7ff fa54 	bl	800c948 <memcpy>
 800d4a0:	89a3      	ldrh	r3, [r4, #12]
 800d4a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d4a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4aa:	81a3      	strh	r3, [r4, #12]
 800d4ac:	6126      	str	r6, [r4, #16]
 800d4ae:	444e      	add	r6, r9
 800d4b0:	6026      	str	r6, [r4, #0]
 800d4b2:	463e      	mov	r6, r7
 800d4b4:	6165      	str	r5, [r4, #20]
 800d4b6:	eba5 0509 	sub.w	r5, r5, r9
 800d4ba:	60a5      	str	r5, [r4, #8]
 800d4bc:	42be      	cmp	r6, r7
 800d4be:	d900      	bls.n	800d4c2 <__ssputs_r+0x86>
 800d4c0:	463e      	mov	r6, r7
 800d4c2:	4632      	mov	r2, r6
 800d4c4:	4641      	mov	r1, r8
 800d4c6:	6820      	ldr	r0, [r4, #0]
 800d4c8:	f000 f97a 	bl	800d7c0 <memmove>
 800d4cc:	68a3      	ldr	r3, [r4, #8]
 800d4ce:	6822      	ldr	r2, [r4, #0]
 800d4d0:	1b9b      	subs	r3, r3, r6
 800d4d2:	4432      	add	r2, r6
 800d4d4:	2000      	movs	r0, #0
 800d4d6:	60a3      	str	r3, [r4, #8]
 800d4d8:	6022      	str	r2, [r4, #0]
 800d4da:	e7db      	b.n	800d494 <__ssputs_r+0x58>
 800d4dc:	462a      	mov	r2, r5
 800d4de:	f000 f995 	bl	800d80c <_realloc_r>
 800d4e2:	4606      	mov	r6, r0
 800d4e4:	2800      	cmp	r0, #0
 800d4e6:	d1e1      	bne.n	800d4ac <__ssputs_r+0x70>
 800d4e8:	4650      	mov	r0, sl
 800d4ea:	6921      	ldr	r1, [r4, #16]
 800d4ec:	f7ff ff00 	bl	800d2f0 <_free_r>
 800d4f0:	e7c7      	b.n	800d482 <__ssputs_r+0x46>
	...

0800d4f4 <_svfiprintf_r>:
 800d4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f8:	4698      	mov	r8, r3
 800d4fa:	898b      	ldrh	r3, [r1, #12]
 800d4fc:	4607      	mov	r7, r0
 800d4fe:	061b      	lsls	r3, r3, #24
 800d500:	460d      	mov	r5, r1
 800d502:	4614      	mov	r4, r2
 800d504:	b09d      	sub	sp, #116	; 0x74
 800d506:	d50e      	bpl.n	800d526 <_svfiprintf_r+0x32>
 800d508:	690b      	ldr	r3, [r1, #16]
 800d50a:	b963      	cbnz	r3, 800d526 <_svfiprintf_r+0x32>
 800d50c:	2140      	movs	r1, #64	; 0x40
 800d50e:	f7ff ff3b 	bl	800d388 <_malloc_r>
 800d512:	6028      	str	r0, [r5, #0]
 800d514:	6128      	str	r0, [r5, #16]
 800d516:	b920      	cbnz	r0, 800d522 <_svfiprintf_r+0x2e>
 800d518:	230c      	movs	r3, #12
 800d51a:	603b      	str	r3, [r7, #0]
 800d51c:	f04f 30ff 	mov.w	r0, #4294967295
 800d520:	e0d1      	b.n	800d6c6 <_svfiprintf_r+0x1d2>
 800d522:	2340      	movs	r3, #64	; 0x40
 800d524:	616b      	str	r3, [r5, #20]
 800d526:	2300      	movs	r3, #0
 800d528:	9309      	str	r3, [sp, #36]	; 0x24
 800d52a:	2320      	movs	r3, #32
 800d52c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d530:	2330      	movs	r3, #48	; 0x30
 800d532:	f04f 0901 	mov.w	r9, #1
 800d536:	f8cd 800c 	str.w	r8, [sp, #12]
 800d53a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d6e0 <_svfiprintf_r+0x1ec>
 800d53e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d542:	4623      	mov	r3, r4
 800d544:	469a      	mov	sl, r3
 800d546:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d54a:	b10a      	cbz	r2, 800d550 <_svfiprintf_r+0x5c>
 800d54c:	2a25      	cmp	r2, #37	; 0x25
 800d54e:	d1f9      	bne.n	800d544 <_svfiprintf_r+0x50>
 800d550:	ebba 0b04 	subs.w	fp, sl, r4
 800d554:	d00b      	beq.n	800d56e <_svfiprintf_r+0x7a>
 800d556:	465b      	mov	r3, fp
 800d558:	4622      	mov	r2, r4
 800d55a:	4629      	mov	r1, r5
 800d55c:	4638      	mov	r0, r7
 800d55e:	f7ff ff6d 	bl	800d43c <__ssputs_r>
 800d562:	3001      	adds	r0, #1
 800d564:	f000 80aa 	beq.w	800d6bc <_svfiprintf_r+0x1c8>
 800d568:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d56a:	445a      	add	r2, fp
 800d56c:	9209      	str	r2, [sp, #36]	; 0x24
 800d56e:	f89a 3000 	ldrb.w	r3, [sl]
 800d572:	2b00      	cmp	r3, #0
 800d574:	f000 80a2 	beq.w	800d6bc <_svfiprintf_r+0x1c8>
 800d578:	2300      	movs	r3, #0
 800d57a:	f04f 32ff 	mov.w	r2, #4294967295
 800d57e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d582:	f10a 0a01 	add.w	sl, sl, #1
 800d586:	9304      	str	r3, [sp, #16]
 800d588:	9307      	str	r3, [sp, #28]
 800d58a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d58e:	931a      	str	r3, [sp, #104]	; 0x68
 800d590:	4654      	mov	r4, sl
 800d592:	2205      	movs	r2, #5
 800d594:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d598:	4851      	ldr	r0, [pc, #324]	; (800d6e0 <_svfiprintf_r+0x1ec>)
 800d59a:	f7ff f9c7 	bl	800c92c <memchr>
 800d59e:	9a04      	ldr	r2, [sp, #16]
 800d5a0:	b9d8      	cbnz	r0, 800d5da <_svfiprintf_r+0xe6>
 800d5a2:	06d0      	lsls	r0, r2, #27
 800d5a4:	bf44      	itt	mi
 800d5a6:	2320      	movmi	r3, #32
 800d5a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d5ac:	0711      	lsls	r1, r2, #28
 800d5ae:	bf44      	itt	mi
 800d5b0:	232b      	movmi	r3, #43	; 0x2b
 800d5b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d5b6:	f89a 3000 	ldrb.w	r3, [sl]
 800d5ba:	2b2a      	cmp	r3, #42	; 0x2a
 800d5bc:	d015      	beq.n	800d5ea <_svfiprintf_r+0xf6>
 800d5be:	4654      	mov	r4, sl
 800d5c0:	2000      	movs	r0, #0
 800d5c2:	f04f 0c0a 	mov.w	ip, #10
 800d5c6:	9a07      	ldr	r2, [sp, #28]
 800d5c8:	4621      	mov	r1, r4
 800d5ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5ce:	3b30      	subs	r3, #48	; 0x30
 800d5d0:	2b09      	cmp	r3, #9
 800d5d2:	d94e      	bls.n	800d672 <_svfiprintf_r+0x17e>
 800d5d4:	b1b0      	cbz	r0, 800d604 <_svfiprintf_r+0x110>
 800d5d6:	9207      	str	r2, [sp, #28]
 800d5d8:	e014      	b.n	800d604 <_svfiprintf_r+0x110>
 800d5da:	eba0 0308 	sub.w	r3, r0, r8
 800d5de:	fa09 f303 	lsl.w	r3, r9, r3
 800d5e2:	4313      	orrs	r3, r2
 800d5e4:	46a2      	mov	sl, r4
 800d5e6:	9304      	str	r3, [sp, #16]
 800d5e8:	e7d2      	b.n	800d590 <_svfiprintf_r+0x9c>
 800d5ea:	9b03      	ldr	r3, [sp, #12]
 800d5ec:	1d19      	adds	r1, r3, #4
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	9103      	str	r1, [sp, #12]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	bfbb      	ittet	lt
 800d5f6:	425b      	neglt	r3, r3
 800d5f8:	f042 0202 	orrlt.w	r2, r2, #2
 800d5fc:	9307      	strge	r3, [sp, #28]
 800d5fe:	9307      	strlt	r3, [sp, #28]
 800d600:	bfb8      	it	lt
 800d602:	9204      	strlt	r2, [sp, #16]
 800d604:	7823      	ldrb	r3, [r4, #0]
 800d606:	2b2e      	cmp	r3, #46	; 0x2e
 800d608:	d10c      	bne.n	800d624 <_svfiprintf_r+0x130>
 800d60a:	7863      	ldrb	r3, [r4, #1]
 800d60c:	2b2a      	cmp	r3, #42	; 0x2a
 800d60e:	d135      	bne.n	800d67c <_svfiprintf_r+0x188>
 800d610:	9b03      	ldr	r3, [sp, #12]
 800d612:	3402      	adds	r4, #2
 800d614:	1d1a      	adds	r2, r3, #4
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	9203      	str	r2, [sp, #12]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	bfb8      	it	lt
 800d61e:	f04f 33ff 	movlt.w	r3, #4294967295
 800d622:	9305      	str	r3, [sp, #20]
 800d624:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d6f0 <_svfiprintf_r+0x1fc>
 800d628:	2203      	movs	r2, #3
 800d62a:	4650      	mov	r0, sl
 800d62c:	7821      	ldrb	r1, [r4, #0]
 800d62e:	f7ff f97d 	bl	800c92c <memchr>
 800d632:	b140      	cbz	r0, 800d646 <_svfiprintf_r+0x152>
 800d634:	2340      	movs	r3, #64	; 0x40
 800d636:	eba0 000a 	sub.w	r0, r0, sl
 800d63a:	fa03 f000 	lsl.w	r0, r3, r0
 800d63e:	9b04      	ldr	r3, [sp, #16]
 800d640:	3401      	adds	r4, #1
 800d642:	4303      	orrs	r3, r0
 800d644:	9304      	str	r3, [sp, #16]
 800d646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d64a:	2206      	movs	r2, #6
 800d64c:	4825      	ldr	r0, [pc, #148]	; (800d6e4 <_svfiprintf_r+0x1f0>)
 800d64e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d652:	f7ff f96b 	bl	800c92c <memchr>
 800d656:	2800      	cmp	r0, #0
 800d658:	d038      	beq.n	800d6cc <_svfiprintf_r+0x1d8>
 800d65a:	4b23      	ldr	r3, [pc, #140]	; (800d6e8 <_svfiprintf_r+0x1f4>)
 800d65c:	bb1b      	cbnz	r3, 800d6a6 <_svfiprintf_r+0x1b2>
 800d65e:	9b03      	ldr	r3, [sp, #12]
 800d660:	3307      	adds	r3, #7
 800d662:	f023 0307 	bic.w	r3, r3, #7
 800d666:	3308      	adds	r3, #8
 800d668:	9303      	str	r3, [sp, #12]
 800d66a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d66c:	4433      	add	r3, r6
 800d66e:	9309      	str	r3, [sp, #36]	; 0x24
 800d670:	e767      	b.n	800d542 <_svfiprintf_r+0x4e>
 800d672:	460c      	mov	r4, r1
 800d674:	2001      	movs	r0, #1
 800d676:	fb0c 3202 	mla	r2, ip, r2, r3
 800d67a:	e7a5      	b.n	800d5c8 <_svfiprintf_r+0xd4>
 800d67c:	2300      	movs	r3, #0
 800d67e:	f04f 0c0a 	mov.w	ip, #10
 800d682:	4619      	mov	r1, r3
 800d684:	3401      	adds	r4, #1
 800d686:	9305      	str	r3, [sp, #20]
 800d688:	4620      	mov	r0, r4
 800d68a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d68e:	3a30      	subs	r2, #48	; 0x30
 800d690:	2a09      	cmp	r2, #9
 800d692:	d903      	bls.n	800d69c <_svfiprintf_r+0x1a8>
 800d694:	2b00      	cmp	r3, #0
 800d696:	d0c5      	beq.n	800d624 <_svfiprintf_r+0x130>
 800d698:	9105      	str	r1, [sp, #20]
 800d69a:	e7c3      	b.n	800d624 <_svfiprintf_r+0x130>
 800d69c:	4604      	mov	r4, r0
 800d69e:	2301      	movs	r3, #1
 800d6a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d6a4:	e7f0      	b.n	800d688 <_svfiprintf_r+0x194>
 800d6a6:	ab03      	add	r3, sp, #12
 800d6a8:	9300      	str	r3, [sp, #0]
 800d6aa:	462a      	mov	r2, r5
 800d6ac:	4638      	mov	r0, r7
 800d6ae:	4b0f      	ldr	r3, [pc, #60]	; (800d6ec <_svfiprintf_r+0x1f8>)
 800d6b0:	a904      	add	r1, sp, #16
 800d6b2:	f7fc fa9d 	bl	8009bf0 <_printf_float>
 800d6b6:	1c42      	adds	r2, r0, #1
 800d6b8:	4606      	mov	r6, r0
 800d6ba:	d1d6      	bne.n	800d66a <_svfiprintf_r+0x176>
 800d6bc:	89ab      	ldrh	r3, [r5, #12]
 800d6be:	065b      	lsls	r3, r3, #25
 800d6c0:	f53f af2c 	bmi.w	800d51c <_svfiprintf_r+0x28>
 800d6c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d6c6:	b01d      	add	sp, #116	; 0x74
 800d6c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6cc:	ab03      	add	r3, sp, #12
 800d6ce:	9300      	str	r3, [sp, #0]
 800d6d0:	462a      	mov	r2, r5
 800d6d2:	4638      	mov	r0, r7
 800d6d4:	4b05      	ldr	r3, [pc, #20]	; (800d6ec <_svfiprintf_r+0x1f8>)
 800d6d6:	a904      	add	r1, sp, #16
 800d6d8:	f7fc fd26 	bl	800a128 <_printf_i>
 800d6dc:	e7eb      	b.n	800d6b6 <_svfiprintf_r+0x1c2>
 800d6de:	bf00      	nop
 800d6e0:	0800e88c 	.word	0x0800e88c
 800d6e4:	0800e896 	.word	0x0800e896
 800d6e8:	08009bf1 	.word	0x08009bf1
 800d6ec:	0800d43d 	.word	0x0800d43d
 800d6f0:	0800e892 	.word	0x0800e892

0800d6f4 <nan>:
 800d6f4:	2000      	movs	r0, #0
 800d6f6:	4901      	ldr	r1, [pc, #4]	; (800d6fc <nan+0x8>)
 800d6f8:	4770      	bx	lr
 800d6fa:	bf00      	nop
 800d6fc:	7ff80000 	.word	0x7ff80000

0800d700 <_sbrk_r>:
 800d700:	b538      	push	{r3, r4, r5, lr}
 800d702:	2300      	movs	r3, #0
 800d704:	4d05      	ldr	r5, [pc, #20]	; (800d71c <_sbrk_r+0x1c>)
 800d706:	4604      	mov	r4, r0
 800d708:	4608      	mov	r0, r1
 800d70a:	602b      	str	r3, [r5, #0]
 800d70c:	f7f5 ffca 	bl	80036a4 <_sbrk>
 800d710:	1c43      	adds	r3, r0, #1
 800d712:	d102      	bne.n	800d71a <_sbrk_r+0x1a>
 800d714:	682b      	ldr	r3, [r5, #0]
 800d716:	b103      	cbz	r3, 800d71a <_sbrk_r+0x1a>
 800d718:	6023      	str	r3, [r4, #0]
 800d71a:	bd38      	pop	{r3, r4, r5, pc}
 800d71c:	20000628 	.word	0x20000628

0800d720 <strncmp>:
 800d720:	b510      	push	{r4, lr}
 800d722:	b16a      	cbz	r2, 800d740 <strncmp+0x20>
 800d724:	3901      	subs	r1, #1
 800d726:	1884      	adds	r4, r0, r2
 800d728:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d72c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d730:	4293      	cmp	r3, r2
 800d732:	d103      	bne.n	800d73c <strncmp+0x1c>
 800d734:	42a0      	cmp	r0, r4
 800d736:	d001      	beq.n	800d73c <strncmp+0x1c>
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d1f5      	bne.n	800d728 <strncmp+0x8>
 800d73c:	1a98      	subs	r0, r3, r2
 800d73e:	bd10      	pop	{r4, pc}
 800d740:	4610      	mov	r0, r2
 800d742:	e7fc      	b.n	800d73e <strncmp+0x1e>

0800d744 <__ascii_wctomb>:
 800d744:	4603      	mov	r3, r0
 800d746:	4608      	mov	r0, r1
 800d748:	b141      	cbz	r1, 800d75c <__ascii_wctomb+0x18>
 800d74a:	2aff      	cmp	r2, #255	; 0xff
 800d74c:	d904      	bls.n	800d758 <__ascii_wctomb+0x14>
 800d74e:	228a      	movs	r2, #138	; 0x8a
 800d750:	f04f 30ff 	mov.w	r0, #4294967295
 800d754:	601a      	str	r2, [r3, #0]
 800d756:	4770      	bx	lr
 800d758:	2001      	movs	r0, #1
 800d75a:	700a      	strb	r2, [r1, #0]
 800d75c:	4770      	bx	lr
	...

0800d760 <__assert_func>:
 800d760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d762:	4614      	mov	r4, r2
 800d764:	461a      	mov	r2, r3
 800d766:	4b09      	ldr	r3, [pc, #36]	; (800d78c <__assert_func+0x2c>)
 800d768:	4605      	mov	r5, r0
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	68d8      	ldr	r0, [r3, #12]
 800d76e:	b14c      	cbz	r4, 800d784 <__assert_func+0x24>
 800d770:	4b07      	ldr	r3, [pc, #28]	; (800d790 <__assert_func+0x30>)
 800d772:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d776:	9100      	str	r1, [sp, #0]
 800d778:	462b      	mov	r3, r5
 800d77a:	4906      	ldr	r1, [pc, #24]	; (800d794 <__assert_func+0x34>)
 800d77c:	f000 f80e 	bl	800d79c <fiprintf>
 800d780:	f000 fa82 	bl	800dc88 <abort>
 800d784:	4b04      	ldr	r3, [pc, #16]	; (800d798 <__assert_func+0x38>)
 800d786:	461c      	mov	r4, r3
 800d788:	e7f3      	b.n	800d772 <__assert_func+0x12>
 800d78a:	bf00      	nop
 800d78c:	20000010 	.word	0x20000010
 800d790:	0800e89d 	.word	0x0800e89d
 800d794:	0800e8aa 	.word	0x0800e8aa
 800d798:	0800e8d8 	.word	0x0800e8d8

0800d79c <fiprintf>:
 800d79c:	b40e      	push	{r1, r2, r3}
 800d79e:	b503      	push	{r0, r1, lr}
 800d7a0:	4601      	mov	r1, r0
 800d7a2:	ab03      	add	r3, sp, #12
 800d7a4:	4805      	ldr	r0, [pc, #20]	; (800d7bc <fiprintf+0x20>)
 800d7a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7aa:	6800      	ldr	r0, [r0, #0]
 800d7ac:	9301      	str	r3, [sp, #4]
 800d7ae:	f000 f87b 	bl	800d8a8 <_vfiprintf_r>
 800d7b2:	b002      	add	sp, #8
 800d7b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d7b8:	b003      	add	sp, #12
 800d7ba:	4770      	bx	lr
 800d7bc:	20000010 	.word	0x20000010

0800d7c0 <memmove>:
 800d7c0:	4288      	cmp	r0, r1
 800d7c2:	b510      	push	{r4, lr}
 800d7c4:	eb01 0402 	add.w	r4, r1, r2
 800d7c8:	d902      	bls.n	800d7d0 <memmove+0x10>
 800d7ca:	4284      	cmp	r4, r0
 800d7cc:	4623      	mov	r3, r4
 800d7ce:	d807      	bhi.n	800d7e0 <memmove+0x20>
 800d7d0:	1e43      	subs	r3, r0, #1
 800d7d2:	42a1      	cmp	r1, r4
 800d7d4:	d008      	beq.n	800d7e8 <memmove+0x28>
 800d7d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d7da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d7de:	e7f8      	b.n	800d7d2 <memmove+0x12>
 800d7e0:	4601      	mov	r1, r0
 800d7e2:	4402      	add	r2, r0
 800d7e4:	428a      	cmp	r2, r1
 800d7e6:	d100      	bne.n	800d7ea <memmove+0x2a>
 800d7e8:	bd10      	pop	{r4, pc}
 800d7ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d7ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d7f2:	e7f7      	b.n	800d7e4 <memmove+0x24>

0800d7f4 <__malloc_lock>:
 800d7f4:	4801      	ldr	r0, [pc, #4]	; (800d7fc <__malloc_lock+0x8>)
 800d7f6:	f000 bc07 	b.w	800e008 <__retarget_lock_acquire_recursive>
 800d7fa:	bf00      	nop
 800d7fc:	20000630 	.word	0x20000630

0800d800 <__malloc_unlock>:
 800d800:	4801      	ldr	r0, [pc, #4]	; (800d808 <__malloc_unlock+0x8>)
 800d802:	f000 bc02 	b.w	800e00a <__retarget_lock_release_recursive>
 800d806:	bf00      	nop
 800d808:	20000630 	.word	0x20000630

0800d80c <_realloc_r>:
 800d80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d80e:	4607      	mov	r7, r0
 800d810:	4614      	mov	r4, r2
 800d812:	460e      	mov	r6, r1
 800d814:	b921      	cbnz	r1, 800d820 <_realloc_r+0x14>
 800d816:	4611      	mov	r1, r2
 800d818:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d81c:	f7ff bdb4 	b.w	800d388 <_malloc_r>
 800d820:	b922      	cbnz	r2, 800d82c <_realloc_r+0x20>
 800d822:	f7ff fd65 	bl	800d2f0 <_free_r>
 800d826:	4625      	mov	r5, r4
 800d828:	4628      	mov	r0, r5
 800d82a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d82c:	f000 fc52 	bl	800e0d4 <_malloc_usable_size_r>
 800d830:	42a0      	cmp	r0, r4
 800d832:	d20f      	bcs.n	800d854 <_realloc_r+0x48>
 800d834:	4621      	mov	r1, r4
 800d836:	4638      	mov	r0, r7
 800d838:	f7ff fda6 	bl	800d388 <_malloc_r>
 800d83c:	4605      	mov	r5, r0
 800d83e:	2800      	cmp	r0, #0
 800d840:	d0f2      	beq.n	800d828 <_realloc_r+0x1c>
 800d842:	4631      	mov	r1, r6
 800d844:	4622      	mov	r2, r4
 800d846:	f7ff f87f 	bl	800c948 <memcpy>
 800d84a:	4631      	mov	r1, r6
 800d84c:	4638      	mov	r0, r7
 800d84e:	f7ff fd4f 	bl	800d2f0 <_free_r>
 800d852:	e7e9      	b.n	800d828 <_realloc_r+0x1c>
 800d854:	4635      	mov	r5, r6
 800d856:	e7e7      	b.n	800d828 <_realloc_r+0x1c>

0800d858 <__sfputc_r>:
 800d858:	6893      	ldr	r3, [r2, #8]
 800d85a:	b410      	push	{r4}
 800d85c:	3b01      	subs	r3, #1
 800d85e:	2b00      	cmp	r3, #0
 800d860:	6093      	str	r3, [r2, #8]
 800d862:	da07      	bge.n	800d874 <__sfputc_r+0x1c>
 800d864:	6994      	ldr	r4, [r2, #24]
 800d866:	42a3      	cmp	r3, r4
 800d868:	db01      	blt.n	800d86e <__sfputc_r+0x16>
 800d86a:	290a      	cmp	r1, #10
 800d86c:	d102      	bne.n	800d874 <__sfputc_r+0x1c>
 800d86e:	bc10      	pop	{r4}
 800d870:	f000 b94a 	b.w	800db08 <__swbuf_r>
 800d874:	6813      	ldr	r3, [r2, #0]
 800d876:	1c58      	adds	r0, r3, #1
 800d878:	6010      	str	r0, [r2, #0]
 800d87a:	7019      	strb	r1, [r3, #0]
 800d87c:	4608      	mov	r0, r1
 800d87e:	bc10      	pop	{r4}
 800d880:	4770      	bx	lr

0800d882 <__sfputs_r>:
 800d882:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d884:	4606      	mov	r6, r0
 800d886:	460f      	mov	r7, r1
 800d888:	4614      	mov	r4, r2
 800d88a:	18d5      	adds	r5, r2, r3
 800d88c:	42ac      	cmp	r4, r5
 800d88e:	d101      	bne.n	800d894 <__sfputs_r+0x12>
 800d890:	2000      	movs	r0, #0
 800d892:	e007      	b.n	800d8a4 <__sfputs_r+0x22>
 800d894:	463a      	mov	r2, r7
 800d896:	4630      	mov	r0, r6
 800d898:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d89c:	f7ff ffdc 	bl	800d858 <__sfputc_r>
 800d8a0:	1c43      	adds	r3, r0, #1
 800d8a2:	d1f3      	bne.n	800d88c <__sfputs_r+0xa>
 800d8a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8a8 <_vfiprintf_r>:
 800d8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8ac:	460d      	mov	r5, r1
 800d8ae:	4614      	mov	r4, r2
 800d8b0:	4698      	mov	r8, r3
 800d8b2:	4606      	mov	r6, r0
 800d8b4:	b09d      	sub	sp, #116	; 0x74
 800d8b6:	b118      	cbz	r0, 800d8c0 <_vfiprintf_r+0x18>
 800d8b8:	6983      	ldr	r3, [r0, #24]
 800d8ba:	b90b      	cbnz	r3, 800d8c0 <_vfiprintf_r+0x18>
 800d8bc:	f000 fb06 	bl	800decc <__sinit>
 800d8c0:	4b89      	ldr	r3, [pc, #548]	; (800dae8 <_vfiprintf_r+0x240>)
 800d8c2:	429d      	cmp	r5, r3
 800d8c4:	d11b      	bne.n	800d8fe <_vfiprintf_r+0x56>
 800d8c6:	6875      	ldr	r5, [r6, #4]
 800d8c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8ca:	07d9      	lsls	r1, r3, #31
 800d8cc:	d405      	bmi.n	800d8da <_vfiprintf_r+0x32>
 800d8ce:	89ab      	ldrh	r3, [r5, #12]
 800d8d0:	059a      	lsls	r2, r3, #22
 800d8d2:	d402      	bmi.n	800d8da <_vfiprintf_r+0x32>
 800d8d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8d6:	f000 fb97 	bl	800e008 <__retarget_lock_acquire_recursive>
 800d8da:	89ab      	ldrh	r3, [r5, #12]
 800d8dc:	071b      	lsls	r3, r3, #28
 800d8de:	d501      	bpl.n	800d8e4 <_vfiprintf_r+0x3c>
 800d8e0:	692b      	ldr	r3, [r5, #16]
 800d8e2:	b9eb      	cbnz	r3, 800d920 <_vfiprintf_r+0x78>
 800d8e4:	4629      	mov	r1, r5
 800d8e6:	4630      	mov	r0, r6
 800d8e8:	f000 f960 	bl	800dbac <__swsetup_r>
 800d8ec:	b1c0      	cbz	r0, 800d920 <_vfiprintf_r+0x78>
 800d8ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8f0:	07dc      	lsls	r4, r3, #31
 800d8f2:	d50e      	bpl.n	800d912 <_vfiprintf_r+0x6a>
 800d8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8f8:	b01d      	add	sp, #116	; 0x74
 800d8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8fe:	4b7b      	ldr	r3, [pc, #492]	; (800daec <_vfiprintf_r+0x244>)
 800d900:	429d      	cmp	r5, r3
 800d902:	d101      	bne.n	800d908 <_vfiprintf_r+0x60>
 800d904:	68b5      	ldr	r5, [r6, #8]
 800d906:	e7df      	b.n	800d8c8 <_vfiprintf_r+0x20>
 800d908:	4b79      	ldr	r3, [pc, #484]	; (800daf0 <_vfiprintf_r+0x248>)
 800d90a:	429d      	cmp	r5, r3
 800d90c:	bf08      	it	eq
 800d90e:	68f5      	ldreq	r5, [r6, #12]
 800d910:	e7da      	b.n	800d8c8 <_vfiprintf_r+0x20>
 800d912:	89ab      	ldrh	r3, [r5, #12]
 800d914:	0598      	lsls	r0, r3, #22
 800d916:	d4ed      	bmi.n	800d8f4 <_vfiprintf_r+0x4c>
 800d918:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d91a:	f000 fb76 	bl	800e00a <__retarget_lock_release_recursive>
 800d91e:	e7e9      	b.n	800d8f4 <_vfiprintf_r+0x4c>
 800d920:	2300      	movs	r3, #0
 800d922:	9309      	str	r3, [sp, #36]	; 0x24
 800d924:	2320      	movs	r3, #32
 800d926:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d92a:	2330      	movs	r3, #48	; 0x30
 800d92c:	f04f 0901 	mov.w	r9, #1
 800d930:	f8cd 800c 	str.w	r8, [sp, #12]
 800d934:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800daf4 <_vfiprintf_r+0x24c>
 800d938:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d93c:	4623      	mov	r3, r4
 800d93e:	469a      	mov	sl, r3
 800d940:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d944:	b10a      	cbz	r2, 800d94a <_vfiprintf_r+0xa2>
 800d946:	2a25      	cmp	r2, #37	; 0x25
 800d948:	d1f9      	bne.n	800d93e <_vfiprintf_r+0x96>
 800d94a:	ebba 0b04 	subs.w	fp, sl, r4
 800d94e:	d00b      	beq.n	800d968 <_vfiprintf_r+0xc0>
 800d950:	465b      	mov	r3, fp
 800d952:	4622      	mov	r2, r4
 800d954:	4629      	mov	r1, r5
 800d956:	4630      	mov	r0, r6
 800d958:	f7ff ff93 	bl	800d882 <__sfputs_r>
 800d95c:	3001      	adds	r0, #1
 800d95e:	f000 80aa 	beq.w	800dab6 <_vfiprintf_r+0x20e>
 800d962:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d964:	445a      	add	r2, fp
 800d966:	9209      	str	r2, [sp, #36]	; 0x24
 800d968:	f89a 3000 	ldrb.w	r3, [sl]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	f000 80a2 	beq.w	800dab6 <_vfiprintf_r+0x20e>
 800d972:	2300      	movs	r3, #0
 800d974:	f04f 32ff 	mov.w	r2, #4294967295
 800d978:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d97c:	f10a 0a01 	add.w	sl, sl, #1
 800d980:	9304      	str	r3, [sp, #16]
 800d982:	9307      	str	r3, [sp, #28]
 800d984:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d988:	931a      	str	r3, [sp, #104]	; 0x68
 800d98a:	4654      	mov	r4, sl
 800d98c:	2205      	movs	r2, #5
 800d98e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d992:	4858      	ldr	r0, [pc, #352]	; (800daf4 <_vfiprintf_r+0x24c>)
 800d994:	f7fe ffca 	bl	800c92c <memchr>
 800d998:	9a04      	ldr	r2, [sp, #16]
 800d99a:	b9d8      	cbnz	r0, 800d9d4 <_vfiprintf_r+0x12c>
 800d99c:	06d1      	lsls	r1, r2, #27
 800d99e:	bf44      	itt	mi
 800d9a0:	2320      	movmi	r3, #32
 800d9a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9a6:	0713      	lsls	r3, r2, #28
 800d9a8:	bf44      	itt	mi
 800d9aa:	232b      	movmi	r3, #43	; 0x2b
 800d9ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9b0:	f89a 3000 	ldrb.w	r3, [sl]
 800d9b4:	2b2a      	cmp	r3, #42	; 0x2a
 800d9b6:	d015      	beq.n	800d9e4 <_vfiprintf_r+0x13c>
 800d9b8:	4654      	mov	r4, sl
 800d9ba:	2000      	movs	r0, #0
 800d9bc:	f04f 0c0a 	mov.w	ip, #10
 800d9c0:	9a07      	ldr	r2, [sp, #28]
 800d9c2:	4621      	mov	r1, r4
 800d9c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9c8:	3b30      	subs	r3, #48	; 0x30
 800d9ca:	2b09      	cmp	r3, #9
 800d9cc:	d94e      	bls.n	800da6c <_vfiprintf_r+0x1c4>
 800d9ce:	b1b0      	cbz	r0, 800d9fe <_vfiprintf_r+0x156>
 800d9d0:	9207      	str	r2, [sp, #28]
 800d9d2:	e014      	b.n	800d9fe <_vfiprintf_r+0x156>
 800d9d4:	eba0 0308 	sub.w	r3, r0, r8
 800d9d8:	fa09 f303 	lsl.w	r3, r9, r3
 800d9dc:	4313      	orrs	r3, r2
 800d9de:	46a2      	mov	sl, r4
 800d9e0:	9304      	str	r3, [sp, #16]
 800d9e2:	e7d2      	b.n	800d98a <_vfiprintf_r+0xe2>
 800d9e4:	9b03      	ldr	r3, [sp, #12]
 800d9e6:	1d19      	adds	r1, r3, #4
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	9103      	str	r1, [sp, #12]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	bfbb      	ittet	lt
 800d9f0:	425b      	neglt	r3, r3
 800d9f2:	f042 0202 	orrlt.w	r2, r2, #2
 800d9f6:	9307      	strge	r3, [sp, #28]
 800d9f8:	9307      	strlt	r3, [sp, #28]
 800d9fa:	bfb8      	it	lt
 800d9fc:	9204      	strlt	r2, [sp, #16]
 800d9fe:	7823      	ldrb	r3, [r4, #0]
 800da00:	2b2e      	cmp	r3, #46	; 0x2e
 800da02:	d10c      	bne.n	800da1e <_vfiprintf_r+0x176>
 800da04:	7863      	ldrb	r3, [r4, #1]
 800da06:	2b2a      	cmp	r3, #42	; 0x2a
 800da08:	d135      	bne.n	800da76 <_vfiprintf_r+0x1ce>
 800da0a:	9b03      	ldr	r3, [sp, #12]
 800da0c:	3402      	adds	r4, #2
 800da0e:	1d1a      	adds	r2, r3, #4
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	9203      	str	r2, [sp, #12]
 800da14:	2b00      	cmp	r3, #0
 800da16:	bfb8      	it	lt
 800da18:	f04f 33ff 	movlt.w	r3, #4294967295
 800da1c:	9305      	str	r3, [sp, #20]
 800da1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800db04 <_vfiprintf_r+0x25c>
 800da22:	2203      	movs	r2, #3
 800da24:	4650      	mov	r0, sl
 800da26:	7821      	ldrb	r1, [r4, #0]
 800da28:	f7fe ff80 	bl	800c92c <memchr>
 800da2c:	b140      	cbz	r0, 800da40 <_vfiprintf_r+0x198>
 800da2e:	2340      	movs	r3, #64	; 0x40
 800da30:	eba0 000a 	sub.w	r0, r0, sl
 800da34:	fa03 f000 	lsl.w	r0, r3, r0
 800da38:	9b04      	ldr	r3, [sp, #16]
 800da3a:	3401      	adds	r4, #1
 800da3c:	4303      	orrs	r3, r0
 800da3e:	9304      	str	r3, [sp, #16]
 800da40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da44:	2206      	movs	r2, #6
 800da46:	482c      	ldr	r0, [pc, #176]	; (800daf8 <_vfiprintf_r+0x250>)
 800da48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da4c:	f7fe ff6e 	bl	800c92c <memchr>
 800da50:	2800      	cmp	r0, #0
 800da52:	d03f      	beq.n	800dad4 <_vfiprintf_r+0x22c>
 800da54:	4b29      	ldr	r3, [pc, #164]	; (800dafc <_vfiprintf_r+0x254>)
 800da56:	bb1b      	cbnz	r3, 800daa0 <_vfiprintf_r+0x1f8>
 800da58:	9b03      	ldr	r3, [sp, #12]
 800da5a:	3307      	adds	r3, #7
 800da5c:	f023 0307 	bic.w	r3, r3, #7
 800da60:	3308      	adds	r3, #8
 800da62:	9303      	str	r3, [sp, #12]
 800da64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da66:	443b      	add	r3, r7
 800da68:	9309      	str	r3, [sp, #36]	; 0x24
 800da6a:	e767      	b.n	800d93c <_vfiprintf_r+0x94>
 800da6c:	460c      	mov	r4, r1
 800da6e:	2001      	movs	r0, #1
 800da70:	fb0c 3202 	mla	r2, ip, r2, r3
 800da74:	e7a5      	b.n	800d9c2 <_vfiprintf_r+0x11a>
 800da76:	2300      	movs	r3, #0
 800da78:	f04f 0c0a 	mov.w	ip, #10
 800da7c:	4619      	mov	r1, r3
 800da7e:	3401      	adds	r4, #1
 800da80:	9305      	str	r3, [sp, #20]
 800da82:	4620      	mov	r0, r4
 800da84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da88:	3a30      	subs	r2, #48	; 0x30
 800da8a:	2a09      	cmp	r2, #9
 800da8c:	d903      	bls.n	800da96 <_vfiprintf_r+0x1ee>
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d0c5      	beq.n	800da1e <_vfiprintf_r+0x176>
 800da92:	9105      	str	r1, [sp, #20]
 800da94:	e7c3      	b.n	800da1e <_vfiprintf_r+0x176>
 800da96:	4604      	mov	r4, r0
 800da98:	2301      	movs	r3, #1
 800da9a:	fb0c 2101 	mla	r1, ip, r1, r2
 800da9e:	e7f0      	b.n	800da82 <_vfiprintf_r+0x1da>
 800daa0:	ab03      	add	r3, sp, #12
 800daa2:	9300      	str	r3, [sp, #0]
 800daa4:	462a      	mov	r2, r5
 800daa6:	4630      	mov	r0, r6
 800daa8:	4b15      	ldr	r3, [pc, #84]	; (800db00 <_vfiprintf_r+0x258>)
 800daaa:	a904      	add	r1, sp, #16
 800daac:	f7fc f8a0 	bl	8009bf0 <_printf_float>
 800dab0:	4607      	mov	r7, r0
 800dab2:	1c78      	adds	r0, r7, #1
 800dab4:	d1d6      	bne.n	800da64 <_vfiprintf_r+0x1bc>
 800dab6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dab8:	07d9      	lsls	r1, r3, #31
 800daba:	d405      	bmi.n	800dac8 <_vfiprintf_r+0x220>
 800dabc:	89ab      	ldrh	r3, [r5, #12]
 800dabe:	059a      	lsls	r2, r3, #22
 800dac0:	d402      	bmi.n	800dac8 <_vfiprintf_r+0x220>
 800dac2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dac4:	f000 faa1 	bl	800e00a <__retarget_lock_release_recursive>
 800dac8:	89ab      	ldrh	r3, [r5, #12]
 800daca:	065b      	lsls	r3, r3, #25
 800dacc:	f53f af12 	bmi.w	800d8f4 <_vfiprintf_r+0x4c>
 800dad0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dad2:	e711      	b.n	800d8f8 <_vfiprintf_r+0x50>
 800dad4:	ab03      	add	r3, sp, #12
 800dad6:	9300      	str	r3, [sp, #0]
 800dad8:	462a      	mov	r2, r5
 800dada:	4630      	mov	r0, r6
 800dadc:	4b08      	ldr	r3, [pc, #32]	; (800db00 <_vfiprintf_r+0x258>)
 800dade:	a904      	add	r1, sp, #16
 800dae0:	f7fc fb22 	bl	800a128 <_printf_i>
 800dae4:	e7e4      	b.n	800dab0 <_vfiprintf_r+0x208>
 800dae6:	bf00      	nop
 800dae8:	0800e8fc 	.word	0x0800e8fc
 800daec:	0800e91c 	.word	0x0800e91c
 800daf0:	0800e8dc 	.word	0x0800e8dc
 800daf4:	0800e88c 	.word	0x0800e88c
 800daf8:	0800e896 	.word	0x0800e896
 800dafc:	08009bf1 	.word	0x08009bf1
 800db00:	0800d883 	.word	0x0800d883
 800db04:	0800e892 	.word	0x0800e892

0800db08 <__swbuf_r>:
 800db08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db0a:	460e      	mov	r6, r1
 800db0c:	4614      	mov	r4, r2
 800db0e:	4605      	mov	r5, r0
 800db10:	b118      	cbz	r0, 800db1a <__swbuf_r+0x12>
 800db12:	6983      	ldr	r3, [r0, #24]
 800db14:	b90b      	cbnz	r3, 800db1a <__swbuf_r+0x12>
 800db16:	f000 f9d9 	bl	800decc <__sinit>
 800db1a:	4b21      	ldr	r3, [pc, #132]	; (800dba0 <__swbuf_r+0x98>)
 800db1c:	429c      	cmp	r4, r3
 800db1e:	d12b      	bne.n	800db78 <__swbuf_r+0x70>
 800db20:	686c      	ldr	r4, [r5, #4]
 800db22:	69a3      	ldr	r3, [r4, #24]
 800db24:	60a3      	str	r3, [r4, #8]
 800db26:	89a3      	ldrh	r3, [r4, #12]
 800db28:	071a      	lsls	r2, r3, #28
 800db2a:	d52f      	bpl.n	800db8c <__swbuf_r+0x84>
 800db2c:	6923      	ldr	r3, [r4, #16]
 800db2e:	b36b      	cbz	r3, 800db8c <__swbuf_r+0x84>
 800db30:	6923      	ldr	r3, [r4, #16]
 800db32:	6820      	ldr	r0, [r4, #0]
 800db34:	b2f6      	uxtb	r6, r6
 800db36:	1ac0      	subs	r0, r0, r3
 800db38:	6963      	ldr	r3, [r4, #20]
 800db3a:	4637      	mov	r7, r6
 800db3c:	4283      	cmp	r3, r0
 800db3e:	dc04      	bgt.n	800db4a <__swbuf_r+0x42>
 800db40:	4621      	mov	r1, r4
 800db42:	4628      	mov	r0, r5
 800db44:	f000 f92e 	bl	800dda4 <_fflush_r>
 800db48:	bb30      	cbnz	r0, 800db98 <__swbuf_r+0x90>
 800db4a:	68a3      	ldr	r3, [r4, #8]
 800db4c:	3001      	adds	r0, #1
 800db4e:	3b01      	subs	r3, #1
 800db50:	60a3      	str	r3, [r4, #8]
 800db52:	6823      	ldr	r3, [r4, #0]
 800db54:	1c5a      	adds	r2, r3, #1
 800db56:	6022      	str	r2, [r4, #0]
 800db58:	701e      	strb	r6, [r3, #0]
 800db5a:	6963      	ldr	r3, [r4, #20]
 800db5c:	4283      	cmp	r3, r0
 800db5e:	d004      	beq.n	800db6a <__swbuf_r+0x62>
 800db60:	89a3      	ldrh	r3, [r4, #12]
 800db62:	07db      	lsls	r3, r3, #31
 800db64:	d506      	bpl.n	800db74 <__swbuf_r+0x6c>
 800db66:	2e0a      	cmp	r6, #10
 800db68:	d104      	bne.n	800db74 <__swbuf_r+0x6c>
 800db6a:	4621      	mov	r1, r4
 800db6c:	4628      	mov	r0, r5
 800db6e:	f000 f919 	bl	800dda4 <_fflush_r>
 800db72:	b988      	cbnz	r0, 800db98 <__swbuf_r+0x90>
 800db74:	4638      	mov	r0, r7
 800db76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db78:	4b0a      	ldr	r3, [pc, #40]	; (800dba4 <__swbuf_r+0x9c>)
 800db7a:	429c      	cmp	r4, r3
 800db7c:	d101      	bne.n	800db82 <__swbuf_r+0x7a>
 800db7e:	68ac      	ldr	r4, [r5, #8]
 800db80:	e7cf      	b.n	800db22 <__swbuf_r+0x1a>
 800db82:	4b09      	ldr	r3, [pc, #36]	; (800dba8 <__swbuf_r+0xa0>)
 800db84:	429c      	cmp	r4, r3
 800db86:	bf08      	it	eq
 800db88:	68ec      	ldreq	r4, [r5, #12]
 800db8a:	e7ca      	b.n	800db22 <__swbuf_r+0x1a>
 800db8c:	4621      	mov	r1, r4
 800db8e:	4628      	mov	r0, r5
 800db90:	f000 f80c 	bl	800dbac <__swsetup_r>
 800db94:	2800      	cmp	r0, #0
 800db96:	d0cb      	beq.n	800db30 <__swbuf_r+0x28>
 800db98:	f04f 37ff 	mov.w	r7, #4294967295
 800db9c:	e7ea      	b.n	800db74 <__swbuf_r+0x6c>
 800db9e:	bf00      	nop
 800dba0:	0800e8fc 	.word	0x0800e8fc
 800dba4:	0800e91c 	.word	0x0800e91c
 800dba8:	0800e8dc 	.word	0x0800e8dc

0800dbac <__swsetup_r>:
 800dbac:	4b32      	ldr	r3, [pc, #200]	; (800dc78 <__swsetup_r+0xcc>)
 800dbae:	b570      	push	{r4, r5, r6, lr}
 800dbb0:	681d      	ldr	r5, [r3, #0]
 800dbb2:	4606      	mov	r6, r0
 800dbb4:	460c      	mov	r4, r1
 800dbb6:	b125      	cbz	r5, 800dbc2 <__swsetup_r+0x16>
 800dbb8:	69ab      	ldr	r3, [r5, #24]
 800dbba:	b913      	cbnz	r3, 800dbc2 <__swsetup_r+0x16>
 800dbbc:	4628      	mov	r0, r5
 800dbbe:	f000 f985 	bl	800decc <__sinit>
 800dbc2:	4b2e      	ldr	r3, [pc, #184]	; (800dc7c <__swsetup_r+0xd0>)
 800dbc4:	429c      	cmp	r4, r3
 800dbc6:	d10f      	bne.n	800dbe8 <__swsetup_r+0x3c>
 800dbc8:	686c      	ldr	r4, [r5, #4]
 800dbca:	89a3      	ldrh	r3, [r4, #12]
 800dbcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dbd0:	0719      	lsls	r1, r3, #28
 800dbd2:	d42c      	bmi.n	800dc2e <__swsetup_r+0x82>
 800dbd4:	06dd      	lsls	r5, r3, #27
 800dbd6:	d411      	bmi.n	800dbfc <__swsetup_r+0x50>
 800dbd8:	2309      	movs	r3, #9
 800dbda:	6033      	str	r3, [r6, #0]
 800dbdc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dbe0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe4:	81a3      	strh	r3, [r4, #12]
 800dbe6:	e03e      	b.n	800dc66 <__swsetup_r+0xba>
 800dbe8:	4b25      	ldr	r3, [pc, #148]	; (800dc80 <__swsetup_r+0xd4>)
 800dbea:	429c      	cmp	r4, r3
 800dbec:	d101      	bne.n	800dbf2 <__swsetup_r+0x46>
 800dbee:	68ac      	ldr	r4, [r5, #8]
 800dbf0:	e7eb      	b.n	800dbca <__swsetup_r+0x1e>
 800dbf2:	4b24      	ldr	r3, [pc, #144]	; (800dc84 <__swsetup_r+0xd8>)
 800dbf4:	429c      	cmp	r4, r3
 800dbf6:	bf08      	it	eq
 800dbf8:	68ec      	ldreq	r4, [r5, #12]
 800dbfa:	e7e6      	b.n	800dbca <__swsetup_r+0x1e>
 800dbfc:	0758      	lsls	r0, r3, #29
 800dbfe:	d512      	bpl.n	800dc26 <__swsetup_r+0x7a>
 800dc00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc02:	b141      	cbz	r1, 800dc16 <__swsetup_r+0x6a>
 800dc04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dc08:	4299      	cmp	r1, r3
 800dc0a:	d002      	beq.n	800dc12 <__swsetup_r+0x66>
 800dc0c:	4630      	mov	r0, r6
 800dc0e:	f7ff fb6f 	bl	800d2f0 <_free_r>
 800dc12:	2300      	movs	r3, #0
 800dc14:	6363      	str	r3, [r4, #52]	; 0x34
 800dc16:	89a3      	ldrh	r3, [r4, #12]
 800dc18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dc1c:	81a3      	strh	r3, [r4, #12]
 800dc1e:	2300      	movs	r3, #0
 800dc20:	6063      	str	r3, [r4, #4]
 800dc22:	6923      	ldr	r3, [r4, #16]
 800dc24:	6023      	str	r3, [r4, #0]
 800dc26:	89a3      	ldrh	r3, [r4, #12]
 800dc28:	f043 0308 	orr.w	r3, r3, #8
 800dc2c:	81a3      	strh	r3, [r4, #12]
 800dc2e:	6923      	ldr	r3, [r4, #16]
 800dc30:	b94b      	cbnz	r3, 800dc46 <__swsetup_r+0x9a>
 800dc32:	89a3      	ldrh	r3, [r4, #12]
 800dc34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dc38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dc3c:	d003      	beq.n	800dc46 <__swsetup_r+0x9a>
 800dc3e:	4621      	mov	r1, r4
 800dc40:	4630      	mov	r0, r6
 800dc42:	f000 fa07 	bl	800e054 <__smakebuf_r>
 800dc46:	89a0      	ldrh	r0, [r4, #12]
 800dc48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc4c:	f010 0301 	ands.w	r3, r0, #1
 800dc50:	d00a      	beq.n	800dc68 <__swsetup_r+0xbc>
 800dc52:	2300      	movs	r3, #0
 800dc54:	60a3      	str	r3, [r4, #8]
 800dc56:	6963      	ldr	r3, [r4, #20]
 800dc58:	425b      	negs	r3, r3
 800dc5a:	61a3      	str	r3, [r4, #24]
 800dc5c:	6923      	ldr	r3, [r4, #16]
 800dc5e:	b943      	cbnz	r3, 800dc72 <__swsetup_r+0xc6>
 800dc60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dc64:	d1ba      	bne.n	800dbdc <__swsetup_r+0x30>
 800dc66:	bd70      	pop	{r4, r5, r6, pc}
 800dc68:	0781      	lsls	r1, r0, #30
 800dc6a:	bf58      	it	pl
 800dc6c:	6963      	ldrpl	r3, [r4, #20]
 800dc6e:	60a3      	str	r3, [r4, #8]
 800dc70:	e7f4      	b.n	800dc5c <__swsetup_r+0xb0>
 800dc72:	2000      	movs	r0, #0
 800dc74:	e7f7      	b.n	800dc66 <__swsetup_r+0xba>
 800dc76:	bf00      	nop
 800dc78:	20000010 	.word	0x20000010
 800dc7c:	0800e8fc 	.word	0x0800e8fc
 800dc80:	0800e91c 	.word	0x0800e91c
 800dc84:	0800e8dc 	.word	0x0800e8dc

0800dc88 <abort>:
 800dc88:	2006      	movs	r0, #6
 800dc8a:	b508      	push	{r3, lr}
 800dc8c:	f000 fa52 	bl	800e134 <raise>
 800dc90:	2001      	movs	r0, #1
 800dc92:	f7f5 fc94 	bl	80035be <_exit>
	...

0800dc98 <__sflush_r>:
 800dc98:	898a      	ldrh	r2, [r1, #12]
 800dc9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc9e:	4605      	mov	r5, r0
 800dca0:	0710      	lsls	r0, r2, #28
 800dca2:	460c      	mov	r4, r1
 800dca4:	d458      	bmi.n	800dd58 <__sflush_r+0xc0>
 800dca6:	684b      	ldr	r3, [r1, #4]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	dc05      	bgt.n	800dcb8 <__sflush_r+0x20>
 800dcac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	dc02      	bgt.n	800dcb8 <__sflush_r+0x20>
 800dcb2:	2000      	movs	r0, #0
 800dcb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dcba:	2e00      	cmp	r6, #0
 800dcbc:	d0f9      	beq.n	800dcb2 <__sflush_r+0x1a>
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dcc4:	682f      	ldr	r7, [r5, #0]
 800dcc6:	602b      	str	r3, [r5, #0]
 800dcc8:	d032      	beq.n	800dd30 <__sflush_r+0x98>
 800dcca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dccc:	89a3      	ldrh	r3, [r4, #12]
 800dcce:	075a      	lsls	r2, r3, #29
 800dcd0:	d505      	bpl.n	800dcde <__sflush_r+0x46>
 800dcd2:	6863      	ldr	r3, [r4, #4]
 800dcd4:	1ac0      	subs	r0, r0, r3
 800dcd6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dcd8:	b10b      	cbz	r3, 800dcde <__sflush_r+0x46>
 800dcda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dcdc:	1ac0      	subs	r0, r0, r3
 800dcde:	2300      	movs	r3, #0
 800dce0:	4602      	mov	r2, r0
 800dce2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dce4:	4628      	mov	r0, r5
 800dce6:	6a21      	ldr	r1, [r4, #32]
 800dce8:	47b0      	blx	r6
 800dcea:	1c43      	adds	r3, r0, #1
 800dcec:	89a3      	ldrh	r3, [r4, #12]
 800dcee:	d106      	bne.n	800dcfe <__sflush_r+0x66>
 800dcf0:	6829      	ldr	r1, [r5, #0]
 800dcf2:	291d      	cmp	r1, #29
 800dcf4:	d82c      	bhi.n	800dd50 <__sflush_r+0xb8>
 800dcf6:	4a2a      	ldr	r2, [pc, #168]	; (800dda0 <__sflush_r+0x108>)
 800dcf8:	40ca      	lsrs	r2, r1
 800dcfa:	07d6      	lsls	r6, r2, #31
 800dcfc:	d528      	bpl.n	800dd50 <__sflush_r+0xb8>
 800dcfe:	2200      	movs	r2, #0
 800dd00:	6062      	str	r2, [r4, #4]
 800dd02:	6922      	ldr	r2, [r4, #16]
 800dd04:	04d9      	lsls	r1, r3, #19
 800dd06:	6022      	str	r2, [r4, #0]
 800dd08:	d504      	bpl.n	800dd14 <__sflush_r+0x7c>
 800dd0a:	1c42      	adds	r2, r0, #1
 800dd0c:	d101      	bne.n	800dd12 <__sflush_r+0x7a>
 800dd0e:	682b      	ldr	r3, [r5, #0]
 800dd10:	b903      	cbnz	r3, 800dd14 <__sflush_r+0x7c>
 800dd12:	6560      	str	r0, [r4, #84]	; 0x54
 800dd14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd16:	602f      	str	r7, [r5, #0]
 800dd18:	2900      	cmp	r1, #0
 800dd1a:	d0ca      	beq.n	800dcb2 <__sflush_r+0x1a>
 800dd1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd20:	4299      	cmp	r1, r3
 800dd22:	d002      	beq.n	800dd2a <__sflush_r+0x92>
 800dd24:	4628      	mov	r0, r5
 800dd26:	f7ff fae3 	bl	800d2f0 <_free_r>
 800dd2a:	2000      	movs	r0, #0
 800dd2c:	6360      	str	r0, [r4, #52]	; 0x34
 800dd2e:	e7c1      	b.n	800dcb4 <__sflush_r+0x1c>
 800dd30:	6a21      	ldr	r1, [r4, #32]
 800dd32:	2301      	movs	r3, #1
 800dd34:	4628      	mov	r0, r5
 800dd36:	47b0      	blx	r6
 800dd38:	1c41      	adds	r1, r0, #1
 800dd3a:	d1c7      	bne.n	800dccc <__sflush_r+0x34>
 800dd3c:	682b      	ldr	r3, [r5, #0]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d0c4      	beq.n	800dccc <__sflush_r+0x34>
 800dd42:	2b1d      	cmp	r3, #29
 800dd44:	d001      	beq.n	800dd4a <__sflush_r+0xb2>
 800dd46:	2b16      	cmp	r3, #22
 800dd48:	d101      	bne.n	800dd4e <__sflush_r+0xb6>
 800dd4a:	602f      	str	r7, [r5, #0]
 800dd4c:	e7b1      	b.n	800dcb2 <__sflush_r+0x1a>
 800dd4e:	89a3      	ldrh	r3, [r4, #12]
 800dd50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd54:	81a3      	strh	r3, [r4, #12]
 800dd56:	e7ad      	b.n	800dcb4 <__sflush_r+0x1c>
 800dd58:	690f      	ldr	r7, [r1, #16]
 800dd5a:	2f00      	cmp	r7, #0
 800dd5c:	d0a9      	beq.n	800dcb2 <__sflush_r+0x1a>
 800dd5e:	0793      	lsls	r3, r2, #30
 800dd60:	bf18      	it	ne
 800dd62:	2300      	movne	r3, #0
 800dd64:	680e      	ldr	r6, [r1, #0]
 800dd66:	bf08      	it	eq
 800dd68:	694b      	ldreq	r3, [r1, #20]
 800dd6a:	eba6 0807 	sub.w	r8, r6, r7
 800dd6e:	600f      	str	r7, [r1, #0]
 800dd70:	608b      	str	r3, [r1, #8]
 800dd72:	f1b8 0f00 	cmp.w	r8, #0
 800dd76:	dd9c      	ble.n	800dcb2 <__sflush_r+0x1a>
 800dd78:	4643      	mov	r3, r8
 800dd7a:	463a      	mov	r2, r7
 800dd7c:	4628      	mov	r0, r5
 800dd7e:	6a21      	ldr	r1, [r4, #32]
 800dd80:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd82:	47b0      	blx	r6
 800dd84:	2800      	cmp	r0, #0
 800dd86:	dc06      	bgt.n	800dd96 <__sflush_r+0xfe>
 800dd88:	89a3      	ldrh	r3, [r4, #12]
 800dd8a:	f04f 30ff 	mov.w	r0, #4294967295
 800dd8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd92:	81a3      	strh	r3, [r4, #12]
 800dd94:	e78e      	b.n	800dcb4 <__sflush_r+0x1c>
 800dd96:	4407      	add	r7, r0
 800dd98:	eba8 0800 	sub.w	r8, r8, r0
 800dd9c:	e7e9      	b.n	800dd72 <__sflush_r+0xda>
 800dd9e:	bf00      	nop
 800dda0:	20400001 	.word	0x20400001

0800dda4 <_fflush_r>:
 800dda4:	b538      	push	{r3, r4, r5, lr}
 800dda6:	690b      	ldr	r3, [r1, #16]
 800dda8:	4605      	mov	r5, r0
 800ddaa:	460c      	mov	r4, r1
 800ddac:	b913      	cbnz	r3, 800ddb4 <_fflush_r+0x10>
 800ddae:	2500      	movs	r5, #0
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	bd38      	pop	{r3, r4, r5, pc}
 800ddb4:	b118      	cbz	r0, 800ddbe <_fflush_r+0x1a>
 800ddb6:	6983      	ldr	r3, [r0, #24]
 800ddb8:	b90b      	cbnz	r3, 800ddbe <_fflush_r+0x1a>
 800ddba:	f000 f887 	bl	800decc <__sinit>
 800ddbe:	4b14      	ldr	r3, [pc, #80]	; (800de10 <_fflush_r+0x6c>)
 800ddc0:	429c      	cmp	r4, r3
 800ddc2:	d11b      	bne.n	800ddfc <_fflush_r+0x58>
 800ddc4:	686c      	ldr	r4, [r5, #4]
 800ddc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d0ef      	beq.n	800ddae <_fflush_r+0xa>
 800ddce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ddd0:	07d0      	lsls	r0, r2, #31
 800ddd2:	d404      	bmi.n	800ddde <_fflush_r+0x3a>
 800ddd4:	0599      	lsls	r1, r3, #22
 800ddd6:	d402      	bmi.n	800ddde <_fflush_r+0x3a>
 800ddd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ddda:	f000 f915 	bl	800e008 <__retarget_lock_acquire_recursive>
 800ddde:	4628      	mov	r0, r5
 800dde0:	4621      	mov	r1, r4
 800dde2:	f7ff ff59 	bl	800dc98 <__sflush_r>
 800dde6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dde8:	4605      	mov	r5, r0
 800ddea:	07da      	lsls	r2, r3, #31
 800ddec:	d4e0      	bmi.n	800ddb0 <_fflush_r+0xc>
 800ddee:	89a3      	ldrh	r3, [r4, #12]
 800ddf0:	059b      	lsls	r3, r3, #22
 800ddf2:	d4dd      	bmi.n	800ddb0 <_fflush_r+0xc>
 800ddf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ddf6:	f000 f908 	bl	800e00a <__retarget_lock_release_recursive>
 800ddfa:	e7d9      	b.n	800ddb0 <_fflush_r+0xc>
 800ddfc:	4b05      	ldr	r3, [pc, #20]	; (800de14 <_fflush_r+0x70>)
 800ddfe:	429c      	cmp	r4, r3
 800de00:	d101      	bne.n	800de06 <_fflush_r+0x62>
 800de02:	68ac      	ldr	r4, [r5, #8]
 800de04:	e7df      	b.n	800ddc6 <_fflush_r+0x22>
 800de06:	4b04      	ldr	r3, [pc, #16]	; (800de18 <_fflush_r+0x74>)
 800de08:	429c      	cmp	r4, r3
 800de0a:	bf08      	it	eq
 800de0c:	68ec      	ldreq	r4, [r5, #12]
 800de0e:	e7da      	b.n	800ddc6 <_fflush_r+0x22>
 800de10:	0800e8fc 	.word	0x0800e8fc
 800de14:	0800e91c 	.word	0x0800e91c
 800de18:	0800e8dc 	.word	0x0800e8dc

0800de1c <std>:
 800de1c:	2300      	movs	r3, #0
 800de1e:	b510      	push	{r4, lr}
 800de20:	4604      	mov	r4, r0
 800de22:	e9c0 3300 	strd	r3, r3, [r0]
 800de26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de2a:	6083      	str	r3, [r0, #8]
 800de2c:	8181      	strh	r1, [r0, #12]
 800de2e:	6643      	str	r3, [r0, #100]	; 0x64
 800de30:	81c2      	strh	r2, [r0, #14]
 800de32:	6183      	str	r3, [r0, #24]
 800de34:	4619      	mov	r1, r3
 800de36:	2208      	movs	r2, #8
 800de38:	305c      	adds	r0, #92	; 0x5c
 800de3a:	f7fb fe33 	bl	8009aa4 <memset>
 800de3e:	4b05      	ldr	r3, [pc, #20]	; (800de54 <std+0x38>)
 800de40:	6224      	str	r4, [r4, #32]
 800de42:	6263      	str	r3, [r4, #36]	; 0x24
 800de44:	4b04      	ldr	r3, [pc, #16]	; (800de58 <std+0x3c>)
 800de46:	62a3      	str	r3, [r4, #40]	; 0x28
 800de48:	4b04      	ldr	r3, [pc, #16]	; (800de5c <std+0x40>)
 800de4a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800de4c:	4b04      	ldr	r3, [pc, #16]	; (800de60 <std+0x44>)
 800de4e:	6323      	str	r3, [r4, #48]	; 0x30
 800de50:	bd10      	pop	{r4, pc}
 800de52:	bf00      	nop
 800de54:	0800e16d 	.word	0x0800e16d
 800de58:	0800e18f 	.word	0x0800e18f
 800de5c:	0800e1c7 	.word	0x0800e1c7
 800de60:	0800e1eb 	.word	0x0800e1eb

0800de64 <_cleanup_r>:
 800de64:	4901      	ldr	r1, [pc, #4]	; (800de6c <_cleanup_r+0x8>)
 800de66:	f000 b8af 	b.w	800dfc8 <_fwalk_reent>
 800de6a:	bf00      	nop
 800de6c:	0800dda5 	.word	0x0800dda5

0800de70 <__sfmoreglue>:
 800de70:	b570      	push	{r4, r5, r6, lr}
 800de72:	2568      	movs	r5, #104	; 0x68
 800de74:	1e4a      	subs	r2, r1, #1
 800de76:	4355      	muls	r5, r2
 800de78:	460e      	mov	r6, r1
 800de7a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800de7e:	f7ff fa83 	bl	800d388 <_malloc_r>
 800de82:	4604      	mov	r4, r0
 800de84:	b140      	cbz	r0, 800de98 <__sfmoreglue+0x28>
 800de86:	2100      	movs	r1, #0
 800de88:	e9c0 1600 	strd	r1, r6, [r0]
 800de8c:	300c      	adds	r0, #12
 800de8e:	60a0      	str	r0, [r4, #8]
 800de90:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800de94:	f7fb fe06 	bl	8009aa4 <memset>
 800de98:	4620      	mov	r0, r4
 800de9a:	bd70      	pop	{r4, r5, r6, pc}

0800de9c <__sfp_lock_acquire>:
 800de9c:	4801      	ldr	r0, [pc, #4]	; (800dea4 <__sfp_lock_acquire+0x8>)
 800de9e:	f000 b8b3 	b.w	800e008 <__retarget_lock_acquire_recursive>
 800dea2:	bf00      	nop
 800dea4:	20000634 	.word	0x20000634

0800dea8 <__sfp_lock_release>:
 800dea8:	4801      	ldr	r0, [pc, #4]	; (800deb0 <__sfp_lock_release+0x8>)
 800deaa:	f000 b8ae 	b.w	800e00a <__retarget_lock_release_recursive>
 800deae:	bf00      	nop
 800deb0:	20000634 	.word	0x20000634

0800deb4 <__sinit_lock_acquire>:
 800deb4:	4801      	ldr	r0, [pc, #4]	; (800debc <__sinit_lock_acquire+0x8>)
 800deb6:	f000 b8a7 	b.w	800e008 <__retarget_lock_acquire_recursive>
 800deba:	bf00      	nop
 800debc:	2000062f 	.word	0x2000062f

0800dec0 <__sinit_lock_release>:
 800dec0:	4801      	ldr	r0, [pc, #4]	; (800dec8 <__sinit_lock_release+0x8>)
 800dec2:	f000 b8a2 	b.w	800e00a <__retarget_lock_release_recursive>
 800dec6:	bf00      	nop
 800dec8:	2000062f 	.word	0x2000062f

0800decc <__sinit>:
 800decc:	b510      	push	{r4, lr}
 800dece:	4604      	mov	r4, r0
 800ded0:	f7ff fff0 	bl	800deb4 <__sinit_lock_acquire>
 800ded4:	69a3      	ldr	r3, [r4, #24]
 800ded6:	b11b      	cbz	r3, 800dee0 <__sinit+0x14>
 800ded8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dedc:	f7ff bff0 	b.w	800dec0 <__sinit_lock_release>
 800dee0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dee4:	6523      	str	r3, [r4, #80]	; 0x50
 800dee6:	4b13      	ldr	r3, [pc, #76]	; (800df34 <__sinit+0x68>)
 800dee8:	4a13      	ldr	r2, [pc, #76]	; (800df38 <__sinit+0x6c>)
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	62a2      	str	r2, [r4, #40]	; 0x28
 800deee:	42a3      	cmp	r3, r4
 800def0:	bf08      	it	eq
 800def2:	2301      	moveq	r3, #1
 800def4:	4620      	mov	r0, r4
 800def6:	bf08      	it	eq
 800def8:	61a3      	streq	r3, [r4, #24]
 800defa:	f000 f81f 	bl	800df3c <__sfp>
 800defe:	6060      	str	r0, [r4, #4]
 800df00:	4620      	mov	r0, r4
 800df02:	f000 f81b 	bl	800df3c <__sfp>
 800df06:	60a0      	str	r0, [r4, #8]
 800df08:	4620      	mov	r0, r4
 800df0a:	f000 f817 	bl	800df3c <__sfp>
 800df0e:	2200      	movs	r2, #0
 800df10:	2104      	movs	r1, #4
 800df12:	60e0      	str	r0, [r4, #12]
 800df14:	6860      	ldr	r0, [r4, #4]
 800df16:	f7ff ff81 	bl	800de1c <std>
 800df1a:	2201      	movs	r2, #1
 800df1c:	2109      	movs	r1, #9
 800df1e:	68a0      	ldr	r0, [r4, #8]
 800df20:	f7ff ff7c 	bl	800de1c <std>
 800df24:	2202      	movs	r2, #2
 800df26:	2112      	movs	r1, #18
 800df28:	68e0      	ldr	r0, [r4, #12]
 800df2a:	f7ff ff77 	bl	800de1c <std>
 800df2e:	2301      	movs	r3, #1
 800df30:	61a3      	str	r3, [r4, #24]
 800df32:	e7d1      	b.n	800ded8 <__sinit+0xc>
 800df34:	0800e484 	.word	0x0800e484
 800df38:	0800de65 	.word	0x0800de65

0800df3c <__sfp>:
 800df3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df3e:	4607      	mov	r7, r0
 800df40:	f7ff ffac 	bl	800de9c <__sfp_lock_acquire>
 800df44:	4b1e      	ldr	r3, [pc, #120]	; (800dfc0 <__sfp+0x84>)
 800df46:	681e      	ldr	r6, [r3, #0]
 800df48:	69b3      	ldr	r3, [r6, #24]
 800df4a:	b913      	cbnz	r3, 800df52 <__sfp+0x16>
 800df4c:	4630      	mov	r0, r6
 800df4e:	f7ff ffbd 	bl	800decc <__sinit>
 800df52:	3648      	adds	r6, #72	; 0x48
 800df54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800df58:	3b01      	subs	r3, #1
 800df5a:	d503      	bpl.n	800df64 <__sfp+0x28>
 800df5c:	6833      	ldr	r3, [r6, #0]
 800df5e:	b30b      	cbz	r3, 800dfa4 <__sfp+0x68>
 800df60:	6836      	ldr	r6, [r6, #0]
 800df62:	e7f7      	b.n	800df54 <__sfp+0x18>
 800df64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800df68:	b9d5      	cbnz	r5, 800dfa0 <__sfp+0x64>
 800df6a:	4b16      	ldr	r3, [pc, #88]	; (800dfc4 <__sfp+0x88>)
 800df6c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800df70:	60e3      	str	r3, [r4, #12]
 800df72:	6665      	str	r5, [r4, #100]	; 0x64
 800df74:	f000 f847 	bl	800e006 <__retarget_lock_init_recursive>
 800df78:	f7ff ff96 	bl	800dea8 <__sfp_lock_release>
 800df7c:	2208      	movs	r2, #8
 800df7e:	4629      	mov	r1, r5
 800df80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800df84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800df88:	6025      	str	r5, [r4, #0]
 800df8a:	61a5      	str	r5, [r4, #24]
 800df8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800df90:	f7fb fd88 	bl	8009aa4 <memset>
 800df94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800df98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800df9c:	4620      	mov	r0, r4
 800df9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dfa0:	3468      	adds	r4, #104	; 0x68
 800dfa2:	e7d9      	b.n	800df58 <__sfp+0x1c>
 800dfa4:	2104      	movs	r1, #4
 800dfa6:	4638      	mov	r0, r7
 800dfa8:	f7ff ff62 	bl	800de70 <__sfmoreglue>
 800dfac:	4604      	mov	r4, r0
 800dfae:	6030      	str	r0, [r6, #0]
 800dfb0:	2800      	cmp	r0, #0
 800dfb2:	d1d5      	bne.n	800df60 <__sfp+0x24>
 800dfb4:	f7ff ff78 	bl	800dea8 <__sfp_lock_release>
 800dfb8:	230c      	movs	r3, #12
 800dfba:	603b      	str	r3, [r7, #0]
 800dfbc:	e7ee      	b.n	800df9c <__sfp+0x60>
 800dfbe:	bf00      	nop
 800dfc0:	0800e484 	.word	0x0800e484
 800dfc4:	ffff0001 	.word	0xffff0001

0800dfc8 <_fwalk_reent>:
 800dfc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfcc:	4606      	mov	r6, r0
 800dfce:	4688      	mov	r8, r1
 800dfd0:	2700      	movs	r7, #0
 800dfd2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dfd6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dfda:	f1b9 0901 	subs.w	r9, r9, #1
 800dfde:	d505      	bpl.n	800dfec <_fwalk_reent+0x24>
 800dfe0:	6824      	ldr	r4, [r4, #0]
 800dfe2:	2c00      	cmp	r4, #0
 800dfe4:	d1f7      	bne.n	800dfd6 <_fwalk_reent+0xe>
 800dfe6:	4638      	mov	r0, r7
 800dfe8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfec:	89ab      	ldrh	r3, [r5, #12]
 800dfee:	2b01      	cmp	r3, #1
 800dff0:	d907      	bls.n	800e002 <_fwalk_reent+0x3a>
 800dff2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dff6:	3301      	adds	r3, #1
 800dff8:	d003      	beq.n	800e002 <_fwalk_reent+0x3a>
 800dffa:	4629      	mov	r1, r5
 800dffc:	4630      	mov	r0, r6
 800dffe:	47c0      	blx	r8
 800e000:	4307      	orrs	r7, r0
 800e002:	3568      	adds	r5, #104	; 0x68
 800e004:	e7e9      	b.n	800dfda <_fwalk_reent+0x12>

0800e006 <__retarget_lock_init_recursive>:
 800e006:	4770      	bx	lr

0800e008 <__retarget_lock_acquire_recursive>:
 800e008:	4770      	bx	lr

0800e00a <__retarget_lock_release_recursive>:
 800e00a:	4770      	bx	lr

0800e00c <__swhatbuf_r>:
 800e00c:	b570      	push	{r4, r5, r6, lr}
 800e00e:	460e      	mov	r6, r1
 800e010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e014:	4614      	mov	r4, r2
 800e016:	2900      	cmp	r1, #0
 800e018:	461d      	mov	r5, r3
 800e01a:	b096      	sub	sp, #88	; 0x58
 800e01c:	da07      	bge.n	800e02e <__swhatbuf_r+0x22>
 800e01e:	2300      	movs	r3, #0
 800e020:	602b      	str	r3, [r5, #0]
 800e022:	89b3      	ldrh	r3, [r6, #12]
 800e024:	061a      	lsls	r2, r3, #24
 800e026:	d410      	bmi.n	800e04a <__swhatbuf_r+0x3e>
 800e028:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e02c:	e00e      	b.n	800e04c <__swhatbuf_r+0x40>
 800e02e:	466a      	mov	r2, sp
 800e030:	f000 f902 	bl	800e238 <_fstat_r>
 800e034:	2800      	cmp	r0, #0
 800e036:	dbf2      	blt.n	800e01e <__swhatbuf_r+0x12>
 800e038:	9a01      	ldr	r2, [sp, #4]
 800e03a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e03e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e042:	425a      	negs	r2, r3
 800e044:	415a      	adcs	r2, r3
 800e046:	602a      	str	r2, [r5, #0]
 800e048:	e7ee      	b.n	800e028 <__swhatbuf_r+0x1c>
 800e04a:	2340      	movs	r3, #64	; 0x40
 800e04c:	2000      	movs	r0, #0
 800e04e:	6023      	str	r3, [r4, #0]
 800e050:	b016      	add	sp, #88	; 0x58
 800e052:	bd70      	pop	{r4, r5, r6, pc}

0800e054 <__smakebuf_r>:
 800e054:	898b      	ldrh	r3, [r1, #12]
 800e056:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e058:	079d      	lsls	r5, r3, #30
 800e05a:	4606      	mov	r6, r0
 800e05c:	460c      	mov	r4, r1
 800e05e:	d507      	bpl.n	800e070 <__smakebuf_r+0x1c>
 800e060:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e064:	6023      	str	r3, [r4, #0]
 800e066:	6123      	str	r3, [r4, #16]
 800e068:	2301      	movs	r3, #1
 800e06a:	6163      	str	r3, [r4, #20]
 800e06c:	b002      	add	sp, #8
 800e06e:	bd70      	pop	{r4, r5, r6, pc}
 800e070:	466a      	mov	r2, sp
 800e072:	ab01      	add	r3, sp, #4
 800e074:	f7ff ffca 	bl	800e00c <__swhatbuf_r>
 800e078:	9900      	ldr	r1, [sp, #0]
 800e07a:	4605      	mov	r5, r0
 800e07c:	4630      	mov	r0, r6
 800e07e:	f7ff f983 	bl	800d388 <_malloc_r>
 800e082:	b948      	cbnz	r0, 800e098 <__smakebuf_r+0x44>
 800e084:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e088:	059a      	lsls	r2, r3, #22
 800e08a:	d4ef      	bmi.n	800e06c <__smakebuf_r+0x18>
 800e08c:	f023 0303 	bic.w	r3, r3, #3
 800e090:	f043 0302 	orr.w	r3, r3, #2
 800e094:	81a3      	strh	r3, [r4, #12]
 800e096:	e7e3      	b.n	800e060 <__smakebuf_r+0xc>
 800e098:	4b0d      	ldr	r3, [pc, #52]	; (800e0d0 <__smakebuf_r+0x7c>)
 800e09a:	62b3      	str	r3, [r6, #40]	; 0x28
 800e09c:	89a3      	ldrh	r3, [r4, #12]
 800e09e:	6020      	str	r0, [r4, #0]
 800e0a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0a4:	81a3      	strh	r3, [r4, #12]
 800e0a6:	9b00      	ldr	r3, [sp, #0]
 800e0a8:	6120      	str	r0, [r4, #16]
 800e0aa:	6163      	str	r3, [r4, #20]
 800e0ac:	9b01      	ldr	r3, [sp, #4]
 800e0ae:	b15b      	cbz	r3, 800e0c8 <__smakebuf_r+0x74>
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0b6:	f000 f8d1 	bl	800e25c <_isatty_r>
 800e0ba:	b128      	cbz	r0, 800e0c8 <__smakebuf_r+0x74>
 800e0bc:	89a3      	ldrh	r3, [r4, #12]
 800e0be:	f023 0303 	bic.w	r3, r3, #3
 800e0c2:	f043 0301 	orr.w	r3, r3, #1
 800e0c6:	81a3      	strh	r3, [r4, #12]
 800e0c8:	89a0      	ldrh	r0, [r4, #12]
 800e0ca:	4305      	orrs	r5, r0
 800e0cc:	81a5      	strh	r5, [r4, #12]
 800e0ce:	e7cd      	b.n	800e06c <__smakebuf_r+0x18>
 800e0d0:	0800de65 	.word	0x0800de65

0800e0d4 <_malloc_usable_size_r>:
 800e0d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0d8:	1f18      	subs	r0, r3, #4
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	bfbc      	itt	lt
 800e0de:	580b      	ldrlt	r3, [r1, r0]
 800e0e0:	18c0      	addlt	r0, r0, r3
 800e0e2:	4770      	bx	lr

0800e0e4 <_raise_r>:
 800e0e4:	291f      	cmp	r1, #31
 800e0e6:	b538      	push	{r3, r4, r5, lr}
 800e0e8:	4604      	mov	r4, r0
 800e0ea:	460d      	mov	r5, r1
 800e0ec:	d904      	bls.n	800e0f8 <_raise_r+0x14>
 800e0ee:	2316      	movs	r3, #22
 800e0f0:	6003      	str	r3, [r0, #0]
 800e0f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0f6:	bd38      	pop	{r3, r4, r5, pc}
 800e0f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e0fa:	b112      	cbz	r2, 800e102 <_raise_r+0x1e>
 800e0fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e100:	b94b      	cbnz	r3, 800e116 <_raise_r+0x32>
 800e102:	4620      	mov	r0, r4
 800e104:	f000 f830 	bl	800e168 <_getpid_r>
 800e108:	462a      	mov	r2, r5
 800e10a:	4601      	mov	r1, r0
 800e10c:	4620      	mov	r0, r4
 800e10e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e112:	f000 b817 	b.w	800e144 <_kill_r>
 800e116:	2b01      	cmp	r3, #1
 800e118:	d00a      	beq.n	800e130 <_raise_r+0x4c>
 800e11a:	1c59      	adds	r1, r3, #1
 800e11c:	d103      	bne.n	800e126 <_raise_r+0x42>
 800e11e:	2316      	movs	r3, #22
 800e120:	6003      	str	r3, [r0, #0]
 800e122:	2001      	movs	r0, #1
 800e124:	e7e7      	b.n	800e0f6 <_raise_r+0x12>
 800e126:	2400      	movs	r4, #0
 800e128:	4628      	mov	r0, r5
 800e12a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e12e:	4798      	blx	r3
 800e130:	2000      	movs	r0, #0
 800e132:	e7e0      	b.n	800e0f6 <_raise_r+0x12>

0800e134 <raise>:
 800e134:	4b02      	ldr	r3, [pc, #8]	; (800e140 <raise+0xc>)
 800e136:	4601      	mov	r1, r0
 800e138:	6818      	ldr	r0, [r3, #0]
 800e13a:	f7ff bfd3 	b.w	800e0e4 <_raise_r>
 800e13e:	bf00      	nop
 800e140:	20000010 	.word	0x20000010

0800e144 <_kill_r>:
 800e144:	b538      	push	{r3, r4, r5, lr}
 800e146:	2300      	movs	r3, #0
 800e148:	4d06      	ldr	r5, [pc, #24]	; (800e164 <_kill_r+0x20>)
 800e14a:	4604      	mov	r4, r0
 800e14c:	4608      	mov	r0, r1
 800e14e:	4611      	mov	r1, r2
 800e150:	602b      	str	r3, [r5, #0]
 800e152:	f7f5 fa24 	bl	800359e <_kill>
 800e156:	1c43      	adds	r3, r0, #1
 800e158:	d102      	bne.n	800e160 <_kill_r+0x1c>
 800e15a:	682b      	ldr	r3, [r5, #0]
 800e15c:	b103      	cbz	r3, 800e160 <_kill_r+0x1c>
 800e15e:	6023      	str	r3, [r4, #0]
 800e160:	bd38      	pop	{r3, r4, r5, pc}
 800e162:	bf00      	nop
 800e164:	20000628 	.word	0x20000628

0800e168 <_getpid_r>:
 800e168:	f7f5 ba12 	b.w	8003590 <_getpid>

0800e16c <__sread>:
 800e16c:	b510      	push	{r4, lr}
 800e16e:	460c      	mov	r4, r1
 800e170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e174:	f000 f894 	bl	800e2a0 <_read_r>
 800e178:	2800      	cmp	r0, #0
 800e17a:	bfab      	itete	ge
 800e17c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e17e:	89a3      	ldrhlt	r3, [r4, #12]
 800e180:	181b      	addge	r3, r3, r0
 800e182:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e186:	bfac      	ite	ge
 800e188:	6563      	strge	r3, [r4, #84]	; 0x54
 800e18a:	81a3      	strhlt	r3, [r4, #12]
 800e18c:	bd10      	pop	{r4, pc}

0800e18e <__swrite>:
 800e18e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e192:	461f      	mov	r7, r3
 800e194:	898b      	ldrh	r3, [r1, #12]
 800e196:	4605      	mov	r5, r0
 800e198:	05db      	lsls	r3, r3, #23
 800e19a:	460c      	mov	r4, r1
 800e19c:	4616      	mov	r6, r2
 800e19e:	d505      	bpl.n	800e1ac <__swrite+0x1e>
 800e1a0:	2302      	movs	r3, #2
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1a8:	f000 f868 	bl	800e27c <_lseek_r>
 800e1ac:	89a3      	ldrh	r3, [r4, #12]
 800e1ae:	4632      	mov	r2, r6
 800e1b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e1b4:	81a3      	strh	r3, [r4, #12]
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	463b      	mov	r3, r7
 800e1ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e1c2:	f000 b817 	b.w	800e1f4 <_write_r>

0800e1c6 <__sseek>:
 800e1c6:	b510      	push	{r4, lr}
 800e1c8:	460c      	mov	r4, r1
 800e1ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1ce:	f000 f855 	bl	800e27c <_lseek_r>
 800e1d2:	1c43      	adds	r3, r0, #1
 800e1d4:	89a3      	ldrh	r3, [r4, #12]
 800e1d6:	bf15      	itete	ne
 800e1d8:	6560      	strne	r0, [r4, #84]	; 0x54
 800e1da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e1de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e1e2:	81a3      	strheq	r3, [r4, #12]
 800e1e4:	bf18      	it	ne
 800e1e6:	81a3      	strhne	r3, [r4, #12]
 800e1e8:	bd10      	pop	{r4, pc}

0800e1ea <__sclose>:
 800e1ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1ee:	f000 b813 	b.w	800e218 <_close_r>
	...

0800e1f4 <_write_r>:
 800e1f4:	b538      	push	{r3, r4, r5, lr}
 800e1f6:	4604      	mov	r4, r0
 800e1f8:	4608      	mov	r0, r1
 800e1fa:	4611      	mov	r1, r2
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	4d05      	ldr	r5, [pc, #20]	; (800e214 <_write_r+0x20>)
 800e200:	602a      	str	r2, [r5, #0]
 800e202:	461a      	mov	r2, r3
 800e204:	f7f5 fa02 	bl	800360c <_write>
 800e208:	1c43      	adds	r3, r0, #1
 800e20a:	d102      	bne.n	800e212 <_write_r+0x1e>
 800e20c:	682b      	ldr	r3, [r5, #0]
 800e20e:	b103      	cbz	r3, 800e212 <_write_r+0x1e>
 800e210:	6023      	str	r3, [r4, #0]
 800e212:	bd38      	pop	{r3, r4, r5, pc}
 800e214:	20000628 	.word	0x20000628

0800e218 <_close_r>:
 800e218:	b538      	push	{r3, r4, r5, lr}
 800e21a:	2300      	movs	r3, #0
 800e21c:	4d05      	ldr	r5, [pc, #20]	; (800e234 <_close_r+0x1c>)
 800e21e:	4604      	mov	r4, r0
 800e220:	4608      	mov	r0, r1
 800e222:	602b      	str	r3, [r5, #0]
 800e224:	f7f5 fa0e 	bl	8003644 <_close>
 800e228:	1c43      	adds	r3, r0, #1
 800e22a:	d102      	bne.n	800e232 <_close_r+0x1a>
 800e22c:	682b      	ldr	r3, [r5, #0]
 800e22e:	b103      	cbz	r3, 800e232 <_close_r+0x1a>
 800e230:	6023      	str	r3, [r4, #0]
 800e232:	bd38      	pop	{r3, r4, r5, pc}
 800e234:	20000628 	.word	0x20000628

0800e238 <_fstat_r>:
 800e238:	b538      	push	{r3, r4, r5, lr}
 800e23a:	2300      	movs	r3, #0
 800e23c:	4d06      	ldr	r5, [pc, #24]	; (800e258 <_fstat_r+0x20>)
 800e23e:	4604      	mov	r4, r0
 800e240:	4608      	mov	r0, r1
 800e242:	4611      	mov	r1, r2
 800e244:	602b      	str	r3, [r5, #0]
 800e246:	f7f5 fa08 	bl	800365a <_fstat>
 800e24a:	1c43      	adds	r3, r0, #1
 800e24c:	d102      	bne.n	800e254 <_fstat_r+0x1c>
 800e24e:	682b      	ldr	r3, [r5, #0]
 800e250:	b103      	cbz	r3, 800e254 <_fstat_r+0x1c>
 800e252:	6023      	str	r3, [r4, #0]
 800e254:	bd38      	pop	{r3, r4, r5, pc}
 800e256:	bf00      	nop
 800e258:	20000628 	.word	0x20000628

0800e25c <_isatty_r>:
 800e25c:	b538      	push	{r3, r4, r5, lr}
 800e25e:	2300      	movs	r3, #0
 800e260:	4d05      	ldr	r5, [pc, #20]	; (800e278 <_isatty_r+0x1c>)
 800e262:	4604      	mov	r4, r0
 800e264:	4608      	mov	r0, r1
 800e266:	602b      	str	r3, [r5, #0]
 800e268:	f7f5 fa06 	bl	8003678 <_isatty>
 800e26c:	1c43      	adds	r3, r0, #1
 800e26e:	d102      	bne.n	800e276 <_isatty_r+0x1a>
 800e270:	682b      	ldr	r3, [r5, #0]
 800e272:	b103      	cbz	r3, 800e276 <_isatty_r+0x1a>
 800e274:	6023      	str	r3, [r4, #0]
 800e276:	bd38      	pop	{r3, r4, r5, pc}
 800e278:	20000628 	.word	0x20000628

0800e27c <_lseek_r>:
 800e27c:	b538      	push	{r3, r4, r5, lr}
 800e27e:	4604      	mov	r4, r0
 800e280:	4608      	mov	r0, r1
 800e282:	4611      	mov	r1, r2
 800e284:	2200      	movs	r2, #0
 800e286:	4d05      	ldr	r5, [pc, #20]	; (800e29c <_lseek_r+0x20>)
 800e288:	602a      	str	r2, [r5, #0]
 800e28a:	461a      	mov	r2, r3
 800e28c:	f7f5 f9fe 	bl	800368c <_lseek>
 800e290:	1c43      	adds	r3, r0, #1
 800e292:	d102      	bne.n	800e29a <_lseek_r+0x1e>
 800e294:	682b      	ldr	r3, [r5, #0]
 800e296:	b103      	cbz	r3, 800e29a <_lseek_r+0x1e>
 800e298:	6023      	str	r3, [r4, #0]
 800e29a:	bd38      	pop	{r3, r4, r5, pc}
 800e29c:	20000628 	.word	0x20000628

0800e2a0 <_read_r>:
 800e2a0:	b538      	push	{r3, r4, r5, lr}
 800e2a2:	4604      	mov	r4, r0
 800e2a4:	4608      	mov	r0, r1
 800e2a6:	4611      	mov	r1, r2
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	4d05      	ldr	r5, [pc, #20]	; (800e2c0 <_read_r+0x20>)
 800e2ac:	602a      	str	r2, [r5, #0]
 800e2ae:	461a      	mov	r2, r3
 800e2b0:	f7f5 f98f 	bl	80035d2 <_read>
 800e2b4:	1c43      	adds	r3, r0, #1
 800e2b6:	d102      	bne.n	800e2be <_read_r+0x1e>
 800e2b8:	682b      	ldr	r3, [r5, #0]
 800e2ba:	b103      	cbz	r3, 800e2be <_read_r+0x1e>
 800e2bc:	6023      	str	r3, [r4, #0]
 800e2be:	bd38      	pop	{r3, r4, r5, pc}
 800e2c0:	20000628 	.word	0x20000628

0800e2c4 <_init>:
 800e2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2c6:	bf00      	nop
 800e2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2ca:	bc08      	pop	{r3}
 800e2cc:	469e      	mov	lr, r3
 800e2ce:	4770      	bx	lr

0800e2d0 <_fini>:
 800e2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2d2:	bf00      	nop
 800e2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2d6:	bc08      	pop	{r3}
 800e2d8:	469e      	mov	lr, r3
 800e2da:	4770      	bx	lr
