// Seed: 4082038118
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output id_11,
    output logic id_12,
    input supply1 id_13,
    output id_14,
    output logic id_15,
    input logic id_16,
    input logic id_17
);
  assign (supply1, strong0) id_1 = id_8;
  logic id_18;
  assign id_12 = id_13[1];
endmodule
