INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/FPGA/ElectronicClock/ElectronicClock.srcs/sources_1/new/frequencyDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequencyDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/FPGA/ElectronicClock/ElectronicClock.srcs/sim_1/new/frequencyDividerTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequencyDividerTest
