#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 22 20:45:32 2022
# Process ID: 48508
# Current directory: D:/CodeTry/CODExperiment/Lab6/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent61484 D:\CodeTry\CODExperiment\Lab6\project_1\project_1.xpr
# Log file: D:/CodeTry/CODExperiment/Lab6/project_1/vivado.log
# Journal file: D:/CodeTry/CODExperiment/Lab6/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CodeTry/CODExperiment/Lab6/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 716.531 ; gain = 98.684
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/lab3test.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/lab3test.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/lab3test.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 6 InstMem_synth_1
[Sun May 22 21:14:43 2022] Launched InstMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:350]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:391]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:494]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:497]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 391 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:538]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:145]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:147]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:149]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:150]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:154]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:157]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:158]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:169]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:187]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:197]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:199]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:208]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:287]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:301]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:365]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:381]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:591]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:593]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:598]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 848.195 ; gain = 38.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/CH2sort.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/CH2sort.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/CH2sort.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 6 InstMem_synth_1
[Sun May 22 21:20:19 2022] Launched InstMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/CH2data.coe}] [get_ips DataMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/CH2data.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/CH2data.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMem'...
catch { config_ip_cache -export [get_ips -all DataMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
reset_run DataMem_synth_1
launch_runs -jobs 6 DataMem_synth_1
[Sun May 22 21:21:06 2022] Launched DataMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/DataMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:350]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:391]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:494]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:497]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 391 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:538]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:145]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:147]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:149]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:150]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:154]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:157]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:158]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:169]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:187]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:197]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:199]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:208]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:287]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:301]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:365]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:381]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:591]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:593]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:598]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.074 ; gain = 18.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:629]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1079.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/CH2sort.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/CH2sort.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/CH2sort.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 6 InstMem_synth_1
[Sun May 22 22:09:21 2022] Launched InstMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:629]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1079.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:629]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1079.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:633]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:638]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:633]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:638]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:633]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:638]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.445 ; gain = 2.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:633]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:638]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:633]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:638]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1156.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:409]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:517]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 409 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:561]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:377]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:631]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:633]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:638]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.922 ; gain = 7.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/lab3test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:641]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file DataMem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1177.266 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.dcp' for cell 'cpu/DataMem'
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.dcp' for cell 'cpu/InstMem'
INFO: [Netlist 29-17] Analyzing 834 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CodeTry/CODExperiment/Lab6/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/CodeTry/CODExperiment/Lab6/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1568.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1701.922 ; gain = 511.668
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/test_time_synth.v"
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1737.797 ; gain = 31.297
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/test_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2119.668 ; gain = 381.871
INFO: [SIM-utils-36] Netlist generated:D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/test_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/test_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/CH2data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/lab3test.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD16
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD17
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD18
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD19
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD20
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD21
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD22
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD23
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD24
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD25
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD26
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD27
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD28
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD29
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD30
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD31
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD32
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD33
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD34
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD35
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD36
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD37
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD38
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD39
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD40
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD41
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD42
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD43
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD44
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD45
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD46
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD47
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD48
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD49
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD50
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD51
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD52
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD53
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD54
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD55
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD56
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD57
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD58
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD59
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD60
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD61
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD62
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD63
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD64
INFO: [VRFC 10-311] analyzing module RAM32M_HD65
INFO: [VRFC 10-311] analyzing module RAM32M_HD66
INFO: [VRFC 10-311] analyzing module RAM32M_HD67
INFO: [VRFC 10-311] analyzing module RAM32M_HD68
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-311] analyzing module InsCache
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-311] analyzing module decoder_4t16_0
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-311] analyzing module saturatingCounter_1
INFO: [VRFC 10-311] analyzing module saturatingCounter_10
INFO: [VRFC 10-311] analyzing module saturatingCounter_11
INFO: [VRFC 10-311] analyzing module saturatingCounter_12
INFO: [VRFC 10-311] analyzing module saturatingCounter_13
INFO: [VRFC 10-311] analyzing module saturatingCounter_14
INFO: [VRFC 10-311] analyzing module saturatingCounter_15
INFO: [VRFC 10-311] analyzing module saturatingCounter_2
INFO: [VRFC 10-311] analyzing module saturatingCounter_3
INFO: [VRFC 10-311] analyzing module saturatingCounter_4
INFO: [VRFC 10-311] analyzing module saturatingCounter_5
INFO: [VRFC 10-311] analyzing module saturatingCounter_6
INFO: [VRFC 10-311] analyzing module saturatingCounter_7
INFO: [VRFC 10-311] analyzing module saturatingCounter_8
INFO: [VRFC 10-311] analyzing module saturatingCounter_9
INFO: [VRFC 10-311] analyzing module DataMem_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module DataMem_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module DataMem_dpram
INFO: [VRFC 10-311] analyzing module InstMem_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module InstMem_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module InstMem_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'InsCache' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder_4t16' [D:/CodeTry/CODExperiment/Lab6/decoder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register_file' [D:/CodeTry/CODExperiment/Lab6/register_32_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'saturatingCounter' [D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:361]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:293]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:307]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:641]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.InstMem_rom
Compiling module xil_defaultlib.InstMem_dist_mem_gen_v8_0_13_syn...
Compiling module xil_defaultlib.InstMem_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RAM128X1D_UNIQ_BASE_
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.RAM128X1D_HD1
Compiling module xil_defaultlib.RAM128X1D_HD2
Compiling module xil_defaultlib.RAM128X1D_HD3
Compiling module xil_defaultlib.RAM128X1D_HD4
Compiling module xil_defaultlib.RAM128X1D_HD5
Compiling module xil_defaultlib.RAM128X1D_HD6
Compiling module xil_defaultlib.RAM128X1D_HD7
Compiling module xil_defaultlib.RAM128X1D_HD8
Compiling module xil_defaultlib.RAM128X1D_HD9
Compiling module xil_defaultlib.RAM128X1D_HD10
Compiling module xil_defaultlib.RAM128X1D_HD11
Compiling module xil_defaultlib.RAM128X1D_HD12
Compiling module xil_defaultlib.RAM128X1D_HD13
Compiling module xil_defaultlib.RAM128X1D_HD14
Compiling module xil_defaultlib.RAM128X1D_HD15
Compiling module xil_defaultlib.RAM128X1D_HD16
Compiling module xil_defaultlib.RAM128X1D_HD17
Compiling module xil_defaultlib.RAM128X1D_HD18
Compiling module xil_defaultlib.RAM128X1D_HD19
Compiling module xil_defaultlib.RAM128X1D_HD20
Compiling module xil_defaultlib.RAM128X1D_HD21
Compiling module xil_defaultlib.RAM128X1D_HD22
Compiling module xil_defaultlib.RAM128X1D_HD23
Compiling module xil_defaultlib.RAM128X1D_HD24
Compiling module xil_defaultlib.RAM128X1D_HD25
Compiling module xil_defaultlib.RAM128X1D_HD26
Compiling module xil_defaultlib.RAM128X1D_HD27
Compiling module xil_defaultlib.RAM128X1D_HD28
Compiling module xil_defaultlib.RAM128X1D_HD29
Compiling module xil_defaultlib.RAM128X1D_HD30
Compiling module xil_defaultlib.RAM128X1D_HD31
Compiling module xil_defaultlib.RAM128X1D_HD32
Compiling module xil_defaultlib.RAM128X1D_HD33
Compiling module xil_defaultlib.RAM128X1D_HD34
Compiling module xil_defaultlib.RAM128X1D_HD35
Compiling module xil_defaultlib.RAM128X1D_HD36
Compiling module xil_defaultlib.RAM128X1D_HD37
Compiling module xil_defaultlib.RAM128X1D_HD38
Compiling module xil_defaultlib.RAM128X1D_HD39
Compiling module xil_defaultlib.RAM128X1D_HD40
Compiling module xil_defaultlib.RAM128X1D_HD41
Compiling module xil_defaultlib.RAM128X1D_HD42
Compiling module xil_defaultlib.RAM128X1D_HD43
Compiling module xil_defaultlib.RAM128X1D_HD44
Compiling module xil_defaultlib.RAM128X1D_HD45
Compiling module xil_defaultlib.RAM128X1D_HD46
Compiling module xil_defaultlib.RAM128X1D_HD47
Compiling module xil_defaultlib.RAM128X1D_HD48
Compiling module xil_defaultlib.RAM128X1D_HD49
Compiling module xil_defaultlib.RAM128X1D_HD50
Compiling module xil_defaultlib.RAM128X1D_HD51
Compiling module xil_defaultlib.RAM128X1D_HD52
Compiling module xil_defaultlib.RAM128X1D_HD53
Compiling module xil_defaultlib.RAM128X1D_HD54
Compiling module xil_defaultlib.RAM128X1D_HD55
Compiling module xil_defaultlib.RAM128X1D_HD56
Compiling module xil_defaultlib.RAM128X1D_HD57
Compiling module xil_defaultlib.RAM128X1D_HD58
Compiling module xil_defaultlib.RAM128X1D_HD59
Compiling module xil_defaultlib.RAM128X1D_HD60
Compiling module xil_defaultlib.RAM128X1D_HD61
Compiling module xil_defaultlib.RAM128X1D_HD62
Compiling module xil_defaultlib.RAM128X1D_HD63
Compiling module xil_defaultlib.DataMem_dpram
Compiling module xil_defaultlib.DataMem_dist_mem_gen_v8_0_13_syn...
Compiling module xil_defaultlib.DataMem_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/xsim.dir/test_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim/xsim.dir/test_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 22 23:40:33 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 91.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun May 22 23:40:33 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2119.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_time_synth -key {Post-Synthesis:sim_1:Timing:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2162.496 ; gain = 27.762
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2162.496 ; gain = 42.828
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2162.496 ; gain = 972.242
current_sim simulation_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: : "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2485.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 22 23:52:45 2022...
