{"John Kim": [1, ["Flattened Butterfly Topology for On-Chip Networks", ["John Kim", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/MICRO.2007.29", 11, "micro", 2007]], "Jangwoo Kim": [1, ["Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2007.19", 13, "micro", 2007]], "Joonsoo Kim": [0.9991592615842819, ["FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "https://doi.org/10.1109/MICRO.2007.36", 13, "micro", 2007]], "Changkyu Kim": [0.9941879659891129, ["Composable Lightweight Processors", ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2007.41", 14, "micro", 2007]]}