<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='224' type='ArrayRef&lt;int16_t&gt; llvm::SIRegisterInfo::getRegSplitParts(const llvm::TargetRegisterClass * RC, unsigned int EltSize) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='509' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='554' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2578' u='c' c='_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='618' u='c' c='_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='893' u='c' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='990' u='c' c='_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1040' u='c' c='_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1170' u='c' c='_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1283' u='c' c='_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2011' ll='2024' type='ArrayRef&lt;int16_t&gt; llvm::SIRegisterInfo::getRegSplitParts(const llvm::TargetRegisterClass * RC, unsigned int EltSize) const'/>
