// Seed: 3203642249
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  assign id_0 = 1 | id_2;
  tri0 id_10;
  assign module_1.id_27 = 0;
  assign id_10 = 1 == 1 - 1 ? id_7 : 1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input wire id_3,
    output tri id_4
    , id_40,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wor id_10
    , id_41,
    input wand id_11,
    input tri0 id_12,
    output wire id_13,
    input wor id_14,
    output wor id_15,
    input supply0 id_16,
    input wor id_17,
    input tri0 id_18,
    output tri0 id_19,
    output wand id_20,
    input tri1 id_21,
    input wand id_22,
    output tri0 id_23,
    input wand id_24,
    input tri id_25,
    output wire id_26,
    input uwire id_27,
    input wor id_28,
    input uwire id_29,
    input tri0 id_30,
    input tri id_31,
    input wor id_32,
    output supply1 id_33,
    input uwire id_34,
    input tri1 id_35,
    output wire id_36,
    input supply1 id_37,
    input wor id_38
);
  assign id_33 = id_16;
  module_0 modCall_1 (
      id_15,
      id_7,
      id_17,
      id_1,
      id_27,
      id_32,
      id_29,
      id_11,
      id_25
  );
endmodule
