$date
	Sat Mar 20 13:29:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! e $end
$var reg 1 " a $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$scope module sr $end
$var wire 1 # A $end
$var wire 1 " clear $end
$var wire 1 $ clk $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$var reg 1 ! E $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
0#
x"
x!
$end
#2
1"
0$
#5
1#
#7
1%
1$
#10
0#
#12
0!
0'
0&
0%
0"
#15
1#
#20
0#
#22
1"
#25
1#
#30
0#
#32
0"
#35
1#
#40
0#
#42
1"
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
