<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Mon Apr 06 13:43:07 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 88.670000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2167">CIC1Sin/d_tmp_i0_i53</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2130">CIC1Sin/d_d_tmp_i0_i53</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2167 to CIC1Sin/SLICE_2130 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R12C38B.CLK,R12C38B.Q1,CIC1Sin/SLICE_2167:ROUTE, 0.154,R12C38B.Q1,R12C38D.M1,CIC1Sin/d_tmp_53">Data path</A> CIC1Sin/SLICE_2167 to CIC1Sin/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C38B.CLK to     R12C38B.Q1 <A href="#@comp:CIC1Sin/SLICE_2167">CIC1Sin/SLICE_2167</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Sin/d_tmp_53:R12C38B.Q1:R12C38D.M1:0.154">     R12C38B.Q1 to R12C38D.M1    </A> <A href="#@net:CIC1Sin/d_tmp_53">CIC1Sin/d_tmp_53</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R12C38B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R12C38B.CLK:1.443">        OSC.OSC to R12C38B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R12C38D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R12C38D.CLK:1.443">        OSC.OSC to R12C38D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1898">CIC1Cos/d_tmp_i0_i13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1861">CIC1Cos/d_d_tmp_i0_i13</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1898 to CIC1Cos/SLICE_1861 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R23C19B.CLK,R23C19B.Q1,CIC1Cos/SLICE_1898:ROUTE, 0.154,R23C19B.Q1,R23C19D.M1,CIC1Cos/d_tmp_13">Data path</A> CIC1Cos/SLICE_1898 to CIC1Cos/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C19B.CLK to     R23C19B.Q1 <A href="#@comp:CIC1Cos/SLICE_1898">CIC1Cos/SLICE_1898</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_13:R23C19B.Q1:R23C19D.M1:0.154">     R23C19B.Q1 to R23C19D.M1    </A> <A href="#@net:CIC1Cos/d_tmp_13">CIC1Cos/d_tmp_13</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.425,OSC.OSC,R23C19B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1898:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425<A href="#@net:osc_clk:OSC.OSC:R23C19B.CLK:1.425">        OSC.OSC to R23C19B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.425,OSC.OSC,R23C19D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425<A href="#@net:osc_clk:OSC.OSC:R23C19D.CLK:1.425">        OSC.OSC to R23C19D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1893">CIC1Cos/d_tmp_i0_i3</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1856">CIC1Cos/d_d_tmp_i0_i3</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1893 to CIC1Cos/SLICE_1856 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R22C17A.CLK,R22C17A.Q1,CIC1Cos/SLICE_1893:ROUTE, 0.154,R22C17A.Q1,R22C17C.M1,CIC1Cos/d_tmp_3">Data path</A> CIC1Cos/SLICE_1893 to CIC1Cos/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17A.CLK to     R22C17A.Q1 <A href="#@comp:CIC1Cos/SLICE_1893">CIC1Cos/SLICE_1893</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_3:R22C17A.Q1:R22C17C.M1:0.154">     R22C17A.Q1 to R22C17C.M1    </A> <A href="#@net:CIC1Cos/d_tmp_3">CIC1Cos/d_tmp_3</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C17A.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425<A href="#@net:osc_clk:OSC.OSC:R22C17A.CLK:1.425">        OSC.OSC to R22C17A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C17C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425<A href="#@net:osc_clk:OSC.OSC:R22C17C.CLK:1.425">        OSC.OSC to R22C17C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2164">CIC1Sin/d_tmp_i0_i47</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2127">CIC1Sin/d_d_tmp_i0_i47</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2164 to CIC1Sin/SLICE_2127 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R7C37B.CLK,R7C37B.Q1,CIC1Sin/SLICE_2164:ROUTE, 0.154,R7C37B.Q1,R7C37A.M1,CIC1Sin/d_tmp_47">Data path</A> CIC1Sin/SLICE_2164 to CIC1Sin/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C37B.CLK to      R7C37B.Q1 <A href="#@comp:CIC1Sin/SLICE_2164">CIC1Sin/SLICE_2164</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Sin/d_tmp_47:R7C37B.Q1:R7C37A.M1:0.154">      R7C37B.Q1 to R7C37A.M1     </A> <A href="#@net:CIC1Sin/d_tmp_47">CIC1Sin/d_tmp_47</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R7C37B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R7C37B.CLK:1.443">        OSC.OSC to R7C37B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R7C37A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R7C37A.CLK:1.443">        OSC.OSC to R7C37A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1921">CIC1Cos/d_tmp_i0_i58</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1884">CIC1Cos/d_d_tmp_i0_i58</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1921 to CIC1Cos/SLICE_1884 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R14C23D.CLK,R14C23D.Q0,CIC1Cos/SLICE_1921:ROUTE, 0.154,R14C23D.Q0,R14C23C.M1,CIC1Cos/d_tmp_58">Data path</A> CIC1Cos/SLICE_1921 to CIC1Cos/SLICE_1884:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23D.CLK to     R14C23D.Q0 <A href="#@comp:CIC1Cos/SLICE_1921">CIC1Cos/SLICE_1921</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Cos/d_tmp_58:R14C23D.Q0:R14C23C.M1:0.154">     R14C23D.Q0 to R14C23C.M1    </A> <A href="#@net:CIC1Cos/d_tmp_58">CIC1Cos/d_tmp_58</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R14C23D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R14C23D.CLK:1.443">        OSC.OSC to R14C23D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R14C23C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1884:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R14C23C.CLK:1.443">        OSC.OSC to R14C23C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1918">CIC1Cos/d_tmp_i0_i53</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1882">CIC1Cos/d_d_tmp_i0_i53</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1918 to CIC1Cos/SLICE_1882 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R16C23C.CLK,R16C23C.Q1,CIC1Cos/SLICE_1918:ROUTE, 0.154,R16C23C.Q1,R16C23B.M0,CIC1Cos/d_tmp_53">Data path</A> CIC1Cos/SLICE_1918 to CIC1Cos/SLICE_1882:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23C.CLK to     R16C23C.Q1 <A href="#@comp:CIC1Cos/SLICE_1918">CIC1Cos/SLICE_1918</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Cos/d_tmp_53:R16C23C.Q1:R16C23B.M0:0.154">     R16C23C.Q1 to R16C23B.M0    </A> <A href="#@net:CIC1Cos/d_tmp_53">CIC1Cos/d_tmp_53</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R16C23C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1918:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R16C23C.CLK:1.443">        OSC.OSC to R16C23C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R16C23B.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1882:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R16C23B.CLK:1.443">        OSC.OSC to R16C23B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1916">CIC1Cos/d_tmp_i0_i49</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1880">CIC1Cos/d_d_tmp_i0_i49</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1916 to CIC1Cos/SLICE_1880 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R14C22D.CLK,R14C22D.Q1,CIC1Cos/SLICE_1916:ROUTE, 0.154,R14C22D.Q1,R14C22A.M0,CIC1Cos/d_tmp_49">Data path</A> CIC1Cos/SLICE_1916 to CIC1Cos/SLICE_1880:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22D.CLK to     R14C22D.Q1 <A href="#@comp:CIC1Cos/SLICE_1916">CIC1Cos/SLICE_1916</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Cos/d_tmp_49:R14C22D.Q1:R14C22A.M0:0.154">     R14C22D.Q1 to R14C22A.M0    </A> <A href="#@net:CIC1Cos/d_tmp_49">CIC1Cos/d_tmp_49</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R14C22D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R14C22D.CLK:1.443">        OSC.OSC to R14C22D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R14C22A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1880:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R14C22A.CLK:1.443">        OSC.OSC to R14C22A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2169">CIC1Sin/d_tmp_i0_i57</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2132">CIC1Sin/d_d_tmp_i0_i57</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2169 to CIC1Sin/SLICE_2132 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R7C38B.CLK,R7C38B.Q1,CIC1Sin/SLICE_2169:ROUTE, 0.154,R7C38B.Q1,R7C38C.M1,CIC1Sin/d_tmp_57">Data path</A> CIC1Sin/SLICE_2169 to CIC1Sin/SLICE_2132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C38B.CLK to      R7C38B.Q1 <A href="#@comp:CIC1Sin/SLICE_2169">CIC1Sin/SLICE_2169</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Sin/d_tmp_57:R7C38B.Q1:R7C38C.M1:0.154">      R7C38B.Q1 to R7C38C.M1     </A> <A href="#@net:CIC1Sin/d_tmp_57">CIC1Sin/d_tmp_57</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R7C38B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R7C38B.CLK:1.443">        OSC.OSC to R7C38B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R7C38C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R7C38C.CLK:1.443">        OSC.OSC to R7C38C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2144">CIC1Sin/d_tmp_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2107">CIC1Sin/d_d_tmp_i0_i8</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2144 to CIC1Sin/SLICE_2107 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R11C27B.CLK,R11C27B.Q1,CIC1Sin/SLICE_2144:ROUTE, 0.154,R11C27B.Q1,R11C27A.M1,CIC1Sin/d_tmp_8">Data path</A> CIC1Sin/SLICE_2144 to CIC1Sin/SLICE_2107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C27B.CLK to     R11C27B.Q1 <A href="#@comp:CIC1Sin/SLICE_2144">CIC1Sin/SLICE_2144</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Sin/d_tmp_8:R11C27B.Q1:R11C27A.M1:0.154">     R11C27B.Q1 to R11C27A.M1    </A> <A href="#@net:CIC1Sin/d_tmp_8">CIC1Sin/d_tmp_8</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R11C27B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R11C27B.CLK:1.443">        OSC.OSC to R11C27B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R11C27A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R11C27A.CLK:1.443">        OSC.OSC to R11C27A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2140">CIC1Sin/d_tmp_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2103">CIC1Sin/d_d_tmp_i0_i0</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2140 to CIC1Sin/SLICE_2103 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R12C24A.CLK,R12C24A.Q0,CIC1Sin/SLICE_2140:ROUTE, 0.154,R12C24A.Q0,R12C24C.M0,CIC1Sin/d_tmp_0">Data path</A> CIC1Sin/SLICE_2140 to CIC1Sin/SLICE_2103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24A.CLK to     R12C24A.Q0 <A href="#@comp:CIC1Sin/SLICE_2140">CIC1Sin/SLICE_2140</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Sin/d_tmp_0:R12C24A.Q0:R12C24C.M0:0.154">     R12C24A.Q0 to R12C24C.M0    </A> <A href="#@net:CIC1Sin/d_tmp_0">CIC1Sin/d_tmp_0</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R12C24A.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R12C24A.CLK:1.443">        OSC.OSC to R12C24A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R12C24C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R12C24C.CLK:1.443">        OSC.OSC to R12C24C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.722ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_2223">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     1.531ns  (79.5% logic, 20.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to Mixer1/SLICE_2223 and
      1.531ns delay Mixer1/SLICE_2223 to DiffOut (totaling 2.722ns) meets
      0.000ns hold offset OSCH_inst to DiffOut by 2.722ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R2C24A.CLK,osc_clk">Clock path</A> OSCH_inst to Mixer1/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R2C24A.CLK:1.191">        OSC.OSC to R2C24A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R2C24A.CLK,R2C24A.Q1,Mixer1/SLICE_2223:ROUTE, 0.314,R2C24A.Q1,122.PADDO,DiffOut_c:DOPAD_DEL, 1.084,122.PADDO,122.PAD,DiffOut">Data path</A> Mixer1/SLICE_2223 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C24A.CLK to      R2C24A.Q1 <A href="#@comp:Mixer1/SLICE_2223">Mixer1/SLICE_2223</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.314<A href="#@net:DiffOut_c:R2C24A.Q1:122.PADDO:0.314">      R2C24A.Q1 to 122.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     1.084      122.PADDO to        122.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    1.531   (79.5% logic, 20.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[0]">MYLED[0]</A>

   Data Path Delay:     1.649ns  (65.9% logic, 34.1% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2218 and
      1.649ns delay CIC1Sin/SLICE_2218 to MYLED[0] (totaling 2.840ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 2.840ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R8C28D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R8C28D.CLK:1.191">        OSC.OSC to R8C28D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R8C28D.CLK,R8C28D.Q0,CIC1Sin/SLICE_2218:ROUTE, 0.563,R8C28D.Q0,97.PADDO,MYLED_c_0:DOPAD_DEL, 0.953,97.PADDO,97.PAD,MYLED[0]">Data path</A> CIC1Sin/SLICE_2218 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C28D.CLK to      R8C28D.Q0 <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/SLICE_2218</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.563<A href="#@net:MYLED_c_0:R8C28D.Q0:97.PADDO:0.563">      R8C28D.Q0 to 97.PADDO      </A> <A href="#@net:MYLED_c_0">MYLED_c_0</A>
DOPAD_DEL   ---     0.953       97.PADDO to         97.PAD <A href="#@comp:MYLED[0]">MYLED[0]</A>
                  --------
                    1.649   (65.9% logic, 34.1% route), 2 logic levels.


Passed:  The following path meets requirements by 2.875ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/d_out_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     1.684ns  (64.5% logic, 35.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2219 and
      1.684ns delay CIC1Sin/SLICE_2219 to MYLED[2] (totaling 2.875ns) meets
      0.000ns hold offset OSCH_inst to MYLED[2] by 2.875ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R8C29D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R8C29D.CLK:1.191">        OSC.OSC to R8C29D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R8C29D.CLK,R8C29D.Q0,CIC1Sin/SLICE_2219:ROUTE, 0.598,R8C29D.Q0,99.PADDO,MYLED_c_2:DOPAD_DEL, 0.953,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1Sin/SLICE_2219 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29D.CLK to      R8C29D.Q0 <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/SLICE_2219</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.598<A href="#@net:MYLED_c_2:R8C29D.Q0:99.PADDO:0.598">      R8C29D.Q0 to 99.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     0.953       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    1.684   (64.5% logic, 35.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.940ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     1.749ns  (62.1% logic, 37.9% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2218 and
      1.749ns delay CIC1Sin/SLICE_2218 to MYLED[1] (totaling 2.940ns) meets
      0.000ns hold offset OSCH_inst to MYLED[1] by 2.940ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R8C28D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R8C28D.CLK:1.191">        OSC.OSC to R8C28D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R8C28D.CLK,R8C28D.Q1,CIC1Sin/SLICE_2218:ROUTE, 0.663,R8C28D.Q1,98.PADDO,MYLED_c_1:DOPAD_DEL, 0.953,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1Sin/SLICE_2218 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C28D.CLK to      R8C28D.Q1 <A href="#@comp:CIC1Sin/SLICE_2218">CIC1Sin/SLICE_2218</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.663<A href="#@net:MYLED_c_1:R8C28D.Q1:98.PADDO:0.663">      R8C28D.Q1 to 98.PADDO      </A> <A href="#@net:MYLED_c_1">MYLED_c_1</A>
DOPAD_DEL   ---     0.953       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    1.749   (62.1% logic, 37.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.956ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/d_out_i0_i9</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     1.765ns  (61.5% logic, 38.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2219 and
      1.765ns delay CIC1Sin/SLICE_2219 to MYLED[3] (totaling 2.956ns) meets
      0.000ns hold offset OSCH_inst to MYLED[3] by 2.956ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R8C29D.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R8C29D.CLK:1.191">        OSC.OSC to R8C29D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R8C29D.CLK,R8C29D.Q1,CIC1Sin/SLICE_2219:ROUTE, 0.679,R8C29D.Q1,100.PADDO,MYLED_c_3:DOPAD_DEL, 0.953,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1Sin/SLICE_2219 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29D.CLK to      R8C29D.Q1 <A href="#@comp:CIC1Sin/SLICE_2219">CIC1Sin/SLICE_2219</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.679<A href="#@net:MYLED_c_3:R8C29D.Q1:100.PADDO:0.679">      R8C29D.Q1 to 100.PADDO     </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     0.953      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    1.765   (61.5% logic, 38.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/d_out_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      1.795ns delay CIC1Sin/SLICE_2220 to MYLED[4] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[4] by 2.986ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R8C29B.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R8C29B.CLK:1.191">        OSC.OSC to R8C29B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R8C29B.CLK,R8C29B.Q0,CIC1Sin/SLICE_2220:ROUTE, 0.709,R8C29B.Q0,104.PADDO,MYLED_c_4:DOPAD_DEL, 0.953,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1Sin/SLICE_2220 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29B.CLK to      R8C29B.Q0 <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/SLICE_2220</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.709<A href="#@net:MYLED_c_4:R8C29B.Q0:104.PADDO:0.709">      R8C29B.Q0 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     0.953      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/d_out_i0_i11</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[5]">MYLED[5]</A>

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      1.795ns delay CIC1Sin/SLICE_2221 to MYLED[5] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[5] by 2.986ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R8C29A.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R8C29A.CLK:1.191">        OSC.OSC to R8C29A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R8C29A.CLK,R8C29A.Q0,CIC1Sin/SLICE_2221:ROUTE, 0.709,R8C29A.Q0,105.PADDO,MYLED_c_5:DOPAD_DEL, 0.953,105.PADDO,105.PAD,MYLED[5]">Data path</A> CIC1Sin/SLICE_2221 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C29A.CLK to      R8C29A.Q0 <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/SLICE_2221</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.709<A href="#@net:MYLED_c_5:R8C29A.Q0:105.PADDO:0.709">      R8C29A.Q0 to 105.PADDO     </A> <A href="#@net:MYLED_c_5">MYLED_c_5</A>
DOPAD_DEL   ---     0.953      105.PADDO to        105.PAD <A href="#@comp:MYLED[5]">MYLED[5]</A>
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 3.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ncoGen/SLICE_725">ncoGen/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:sinGen">sinGen</A>

   Data Path Delay:     2.082ns  (63.3% logic, 36.7% route), 3 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to ncoGen/SLICE_725 and
      2.082ns delay ncoGen/SLICE_725 to sinGen (totaling 3.273ns) meets
      0.000ns hold offset OSCH_inst to sinGen by 3.273ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R12C10D.CLK,osc_clk">Clock path</A> OSCH_inst to ncoGen/SLICE_725:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R12C10D.CLK:1.191">        OSC.OSC to R12C10D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R12C10D.CLK,R12C10D.Q1,ncoGen/SLICE_725:ROUTE, 0.452,R12C10D.Q1,R2C10B.A0,phase_accum_63:CTOF_DEL, 0.101,R2C10B.A0,R2C10B.F0,ncoGen/SLICE_2510:ROUTE, 0.312,R2C10B.F0,142.PADDO,sinGen_c:DOPAD_DEL, 1.084,142.PADDO,142.PAD,sinGen">Data path</A> ncoGen/SLICE_725 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C10D.CLK to     R12C10D.Q1 <A href="#@comp:ncoGen/SLICE_725">ncoGen/SLICE_725</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.452<A href="#@net:phase_accum_63:R12C10D.Q1:R2C10B.A0:0.452">     R12C10D.Q1 to R2C10B.A0     </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.101      R2C10B.A0 to      R2C10B.F0 <A href="#@comp:ncoGen/SLICE_2510">ncoGen/SLICE_2510</A>
ROUTE         1     0.312<A href="#@net:sinGen_c:R2C10B.F0:142.PADDO:0.312">      R2C10B.F0 to 142.PADDO     </A> <A href="#@net:sinGen_c">sinGen_c</A>
DOPAD_DEL   ---     1.084      142.PADDO to        142.PAD <A href="#@comp:sinGen">sinGen</A>
                  --------
                    2.082   (63.3% logic, 36.7% route), 3 logic levels.


Passed:  The following path meets requirements by 3.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     2.224ns  (54.7% logic, 45.3% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to PWM1/SLICE_6 and
      2.224ns delay PWM1/SLICE_6 to PWMOut (totaling 3.415ns) meets
      0.000ns hold offset OSCH_inst to PWMOut by 3.415ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:1.191">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 1.007,R3C14B.Q1,43.PADDO,PWMOutP4_c:DOPAD_DEL, 1.084,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_6 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.007<A href="#@net:PWMOutP4_c:R3C14B.Q1:43.PADDO:1.007">      R3C14B.Q1 to 43.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     1.084       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    2.224   (54.7% logic, 45.3% route), 2 logic levels.


Passed:  The following path meets requirements by 3.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP1">PWMOutP1</A>

   Data Path Delay:     2.515ns  (48.4% logic, 51.6% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to PWM1/SLICE_6 and
      2.515ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 3.706ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP1 by 3.706ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R3C14B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R3C14B.CLK:1.191">        OSC.OSC to R3C14B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R3C14B.CLK,R3C14B.Q1,PWM1/SLICE_6:ROUTE, 1.298,R3C14B.Q1,61.PADDO,PWMOutP4_c:DOPAD_DEL, 1.084,61.PADDO,61.PAD,PWMOutP1">Data path</A> PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14B.CLK to      R3C14B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.298<A href="#@net:PWMOutP4_c:R3C14B.Q1:61.PADDO:1.298">      R3C14B.Q1 to 61.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     1.084       61.PADDO to         61.PAD <A href="#@comp:PWMOutP1">PWMOutP1</A>
                  --------
                    2.515   (48.4% logic, 51.6% route), 2 logic levels.

Report:    2.722ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.722 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: OSCH_inst.OSC   Loads: 1367
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2197.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2197.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1466977 paths, 1 nets, and 16496 connections (99.99% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 10 (setup), 0 (hold)
Score: 30054 (setup), 0 (hold)
Cumulative negative slack: 30054 (30054+0)
