
*** Running vivado
    with args -log design_1_image_filter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_image_filter_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_image_filter_0_0.tcl -notrace
Command: synth_design -top design_1_image_filter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1399.723 ; gain = 89.992 ; free physical = 17541 ; free virtual = 74973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_0_0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/synth/design_1_image_filter_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'image_filter' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_HOSTMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_CONTROL_BUS_s_axi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_IN_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IN_V_CTRL bound to: 6'b010100 
	Parameter ADDR_OUT_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_OUT_V_CTRL bound to: 6'b011100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b100000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b100100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b101000 
	Parameter ADDR_COLS_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:217]
INFO: [Synth 8-256] done synthesizing module 'image_filter_CONTROL_BUS_s_axi' (1#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_throttl' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_throttl' (2#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_write' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_fifo' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_fifo' (3#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_decoder' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:673]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_decoder' (4#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:673]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_reg_slice' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_reg_slice' (5#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_fifo__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_fifo__parameterized0' (5#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_buffer' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_buffer' (6#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_fifo__parameterized1' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_fifo__parameterized1' (6#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_fifo__parameterized2' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_fifo__parameterized2' (6#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:399]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_write' (7#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_read' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_buffer__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_buffer__parameterized0' (7#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_m_axi_reg_slice__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_reg_slice__parameterized0' (7#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:295]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi_read' (8#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_m_axi' (9#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:10]
WARNING: [Synth 8-689] width (4) of port connection 'WSTRB' does not match port width (8) of module 'image_filter_hostmem_m_axi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter.v:508]
INFO: [Synth 8-638] synthesizing module 'Block_Mat_exit418_pr' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Block_Mat_exit418_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Block_Mat_exit418_pr.v:114]
INFO: [Synth 8-256] done synthesizing module 'Block_Mat_exit418_pr' (10#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Block_Mat_exit418_pr.v:10]
INFO: [Synth 8-638] synthesizing module 'Array2Mat' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:216]
INFO: [Synth 8-256] done synthesizing module 'Array2Mat' (11#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor_1' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:80]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_bkb' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mul_bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_bkb_DSP48_0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mul_bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_bkb_DSP48_0' (12#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mul_bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_bkb' (13#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mul_bkb.v:14]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_cud' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_cud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_cud_DSP48_1' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_cud.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_cud_DSP48_1' (14#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_cud.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_cud' (15#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_cud.v:34]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_dEe' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_dEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_dEe_DSP48_2' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_dEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_dEe_DSP48_2' (16#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_dEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_dEe' (17#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_dEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:598]
INFO: [Synth 8-256] done synthesizing module 'CvtColor_1' (18#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor.v:80]
INFO: [Synth 8-256] done synthesizing module 'CvtColor' (19#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2Array' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state11 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:186]
INFO: [Synth 8-256] done synthesizing module 'Mat2Array' (20#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (21#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (22#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d3_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d3_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d3_A_shiftReg' (23#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d3_A' (24#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d4_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d4_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d4_A_shiftReg' (25#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d4_A' (26#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d1_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d1_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d1_A_shiftReg' (27#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d1_A' (28#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (29#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (30#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d3_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d3_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d3_A_shiftReg' (31#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d3_A' (32#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoeOg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoeOg_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoeOg_shiftReg' (33#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoeOg' (34#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColofYi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColofYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColofYi_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColofYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColofYi_shiftReg' (35#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColofYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColofYi' (36#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColofYi.v:45]
WARNING: [Synth 8-6014] Unused sequential element Array2Mat_U0_ap_ready_count_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter.v:1158]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit418_pr_U0_ap_ready_count_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter.v:1166]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (37#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter.v:12]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_hostmem_WSTRB' does not match port width (4) of module 'image_filter' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/synth/design_1_image_filter_0_0.v:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_0_0' (38#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/synth/design_1_image_filter_0_0.v:58]
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[4] driven by constant 0
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[31]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[30]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[29]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[28]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[27]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[26]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[25]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[24]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[23]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[22]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[21]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[20]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[19]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[18]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[17]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[16]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[15]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[14]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[13]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[12]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[11]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[10]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[9]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[8]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[7]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[6]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[5]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[4]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[3]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[2]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[1]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RDATA[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RLAST
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RID[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RUSER[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RRESP[1]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_RRESP[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_BRESP[1]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_BRESP[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_BID[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_out_V_BUSER[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port out_V_offset_dout[1]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port out_V_offset_dout[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_AWREADY
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_WREADY
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[31]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[30]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[29]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[28]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[27]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[26]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[25]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RDATA[24]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RLAST
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RID[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RUSER[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RRESP[1]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_RRESP[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_BVALID
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_BRESP[1]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_BRESP[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_BID[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_in_V_BUSER[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port in_V_offset_dout[1]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port in_V_offset_dout[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design image_filter_hostmem_m_axi has unconnected port I_ARSIZE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1458.270 ; gain = 148.539 ; free physical = 17537 ; free virtual = 74970
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1458.270 ; gain = 148.539 ; free physical = 17543 ; free virtual = 74976
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1867.387 ; gain = 1.000 ; free physical = 17219 ; free virtual = 74652
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:33 . Memory (MB): peak = 1867.387 ; gain = 557.656 ; free physical = 17341 ; free virtual = 74774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:33 . Memory (MB): peak = 1867.387 ; gain = 557.656 ; free physical = 17341 ; free virtual = 74774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:33 . Memory (MB): peak = 1867.387 ; gain = 557.656 ; free physical = 17342 ; free virtual = 74775
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'image_filter_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:2361]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1379]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_428_reg' and it is trimmed from '43' to '32' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:419]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_297_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:381]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_206_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:294]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_187_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor.v:181]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_345_reg' and it is trimmed from '43' to '32' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:389]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_228_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:351]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d3_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:87]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w11_d3_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColoeOg.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColofYi.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColofYi.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/start_for_CvtColofYi.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'image_filter_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:35 . Memory (MB): peak = 1867.387 ; gain = 557.656 ; free physical = 17330 ; free virtual = 74763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 13    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               67 Bit    Registers := 3     
	               64 Bit    Registers := 7     
	               36 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 45    
	               30 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 140   
+---Multipliers : 
	                11x32  Multipliers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 34    
	   5 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 198   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module image_filter_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module image_filter_hostmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module image_filter_hostmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module image_filter_hostmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_hostmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module Block_Mat_exit418_pr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Array2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                11x32  Multipliers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2Array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                11x32  Multipliers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module fifo_w32_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w11_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_CvtColoeOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_CvtColofYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_filter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_resp/pout_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:2361]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element buff_rdata/usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/pout_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_hostmem_m_axi.v:1379]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:885]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_428_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:419]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:885]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:885]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:419]
WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_297_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Array2Mat.v:381]
DSP Report: Generating DSP r_V_fu_341_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP r_V_fu_341_p2.
DSP Report: register A is absorbed into DSP r_V_fu_341_p2.
DSP Report: operator r_V_fu_341_p2 is absorbed into DSP r_V_fu_341_p2.
DSP Report: operator r_V_fu_341_p2 is absorbed into DSP r_V_fu_341_p2.
DSP Report: Generating DSP r_V_reg_428_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP r_V_reg_428_reg.
DSP Report: register A is absorbed into DSP r_V_reg_428_reg.
DSP Report: register r_V_reg_428_reg is absorbed into DSP r_V_reg_428_reg.
DSP Report: operator r_V_fu_341_p2 is absorbed into DSP r_V_reg_428_reg.
DSP Report: operator r_V_fu_341_p2 is absorbed into DSP r_V_reg_428_reg.
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_376_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:350]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_tmp_10_reg_376_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:309]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_371_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:352]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_tmp_9_reg_371_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:311]
WARNING: [Synth 8-6014] Unused sequential element r_V_4_i_i_reg_386_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:188]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_dEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/image_filter_mac_dEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_206_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor_1.v:294]
DSP Report: Generating DSP image_filter_mul_bkb_U25/image_filter_mul_bkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator image_filter_mul_bkb_U25/image_filter_mul_bkb_DSP48_0_U/in00 is absorbed into DSP image_filter_mul_bkb_U25/image_filter_mul_bkb_DSP48_0_U/in00.
DSP Report: Generating DSP image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/p, operation Mode is: C'+(A:0x74bc6)*B''.
DSP Report: register B is absorbed into DSP image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: register B is absorbed into DSP image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: register r_V_4_i_i_reg_386_reg is absorbed into DSP image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: operator image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/p is absorbed into DSP image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: operator image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/m is absorbed into DSP image_filter_mac_cud_U26/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: Generating DSP image_filter_mac_dEe_U27/image_filter_mac_dEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register B is absorbed into DSP image_filter_mac_dEe_U27/image_filter_mac_dEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP image_filter_mac_dEe_U27/image_filter_mac_dEe_DSP48_2_U/p.
DSP Report: operator image_filter_mac_dEe_U27/image_filter_mac_dEe_DSP48_2_U/p is absorbed into DSP image_filter_mac_dEe_U27/image_filter_mac_dEe_DSP48_2_U/p.
DSP Report: operator image_filter_mac_dEe_U27/image_filter_mac_dEe_DSP48_2_U/m is absorbed into DSP image_filter_mac_dEe_U27/image_filter_mac_dEe_DSP48_2_U/p.
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_187_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/CvtColor.v:181]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:799]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_345_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:389]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:799]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:799]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:389]
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_228_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/Mat2Array.v:351]
DSP Report: Generating DSP r_V_fu_272_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP r_V_fu_272_p2.
DSP Report: register A is absorbed into DSP r_V_fu_272_p2.
DSP Report: operator r_V_fu_272_p2 is absorbed into DSP r_V_fu_272_p2.
DSP Report: operator r_V_fu_272_p2 is absorbed into DSP r_V_fu_272_p2.
DSP Report: Generating DSP r_V_reg_345_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP r_V_reg_345_reg.
DSP Report: register A is absorbed into DSP r_V_reg_345_reg.
DSP Report: register r_V_reg_345_reg is absorbed into DSP r_V_reg_345_reg.
DSP Report: operator r_V_fu_272_p2 is absorbed into DSP r_V_reg_345_reg.
DSP Report: operator r_V_fu_272_p2 is absorbed into DSP r_V_reg_345_reg.
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:87]
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/784f/hdl/verilog/fifo_w32_d4_A.v:87]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_image_filter_0_0 has port m_axi_hostmem_WSTRB[4] driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_39' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_22' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_21' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_20' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_19' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_18' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_17' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_16' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_14' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_13' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_12' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_10' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_9' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_8' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_7' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_6' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_4' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_3' (FDE) to 'inst/Array2Mat_U0/i_23'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_42' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_25' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_24' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_23' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_22' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_21' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_20' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_19' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_18' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_17' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_16' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_14' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_13' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_10' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_9' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_8' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_7' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_6' (FDE) to 'inst/Mat2Array_U0/i_26'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_38' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_37' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_36' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_35' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_34' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_33' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_32' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_31' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_30' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_29' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_28' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_27' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_26' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_25' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Array2Mat_U0/i_24' (FDE) to 'inst/Array2Mat_U0/row_V_reg_423_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Array2Mat_U0/i_23)
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_41' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_40' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_39' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_38' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_37' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_36' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_35' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_34' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_33' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_32' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_31' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_30' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_29' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_28' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2Array_U0/i_27' (FDE) to 'inst/Mat2Array_U0/row_V_reg_340_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2Array_U0/i_26)
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Array2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit418_pr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit418_pr_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2Array_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_end_buf_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_end_buf_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[65]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[64]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[63]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[62]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[61]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[60]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[59]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[58]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[57]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[56]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[29]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[28]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[27]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[26]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[25]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[24]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[65]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[64]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[63]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[62]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[61]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[60]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[59]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[58]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[57]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[56]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[29]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[28]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[27]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[26]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[25]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[24]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[63]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[62]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[61]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[60]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[59]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[58]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[57]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[56]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[29]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[28]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[27]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[26]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[25]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.data_buf_reg[24]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[29]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[28]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[27]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[26]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[25]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[24]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[31]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[30]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[29]) is unused and will be removed from module image_filter_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[28]) is unused and will be removed from module image_filter_hostmem_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[6]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[7]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[4]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[6]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[7]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[4]' (FDRE) to 'inst/image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:46 . Memory (MB): peak = 1867.387 ; gain = 557.656 ; free physical = 17288 ; free virtual = 74722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|image_filter_hostmem_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|image_filter_hostmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Array2Mat                    | A2*B2              | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Array2Mat                    | (PCIN>>17)+A2*B2   | 16     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|image_filter_mul_bkb_DSP48_0 | A*B                | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CvtColor_1                   | C'+(A:0x74bc6)*B'' | 20     | 9      | 29     | -      | 29     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|CvtColor_1                   | C+(A:0x259168)*B'' | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|Mat2Array                    | A2*B2              | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Mat2Array                    | (PCIN>>17)+A2*B2   | 16     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:02:07 . Memory (MB): peak = 1867.387 ; gain = 557.656 ; free physical = 17101 ; free virtual = 74535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:09 . Memory (MB): peak = 1867.387 ; gain = 557.656 ; free physical = 17092 ; free virtual = 74526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|image_filter_hostmem_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|image_filter_hostmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/image_filter_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_filter_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:02:11 . Memory (MB): peak = 1903.867 ; gain = 594.137 ; free physical = 17086 ; free virtual = 74520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1903.871 ; gain = 594.141 ; free physical = 17084 ; free virtual = 74518
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1903.871 ; gain = 594.141 ; free physical = 17084 ; free virtual = 74518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:02:13 . Memory (MB): peak = 1903.871 ; gain = 594.141 ; free physical = 17084 ; free virtual = 74518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:02:13 . Memory (MB): peak = 1903.871 ; gain = 594.141 ; free physical = 17084 ; free virtual = 74518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:02:13 . Memory (MB): peak = 1903.871 ; gain = 594.141 ; free physical = 17084 ; free virtual = 74518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:02:13 . Memory (MB): peak = 1903.871 ; gain = 594.141 ; free physical = 17084 ; free virtual = 74518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|image_filter | Mat2Array_U0/ap_CS_fsm_reg[8] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 8      | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[4] | 8      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3] | 4      | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[3] | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[2] | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   152|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |LUT1      |   107|
|8     |LUT2      |   364|
|9     |LUT3      |   367|
|10    |LUT4      |   611|
|11    |LUT5      |   162|
|12    |LUT6      |   404|
|13    |MUXF7     |     2|
|14    |RAMB18E1  |     1|
|15    |RAMB36E1  |     1|
|16    |SRL16E    |   308|
|17    |FDRE      |  2775|
|18    |FDSE      |    63|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------------------------------+------+
|      |Instance                               |Module                                               |Cells |
+------+---------------------------------------+-----------------------------------------------------+------+
|1     |top                                    |                                                     |  5324|
|2     |  inst                                 |image_filter                                         |  5324|
|3     |    Block_Mat_exit418_pr_U0            |Block_Mat_exit418_pr                                 |     1|
|4     |    Array2Mat_U0                       |Array2Mat                                            |   398|
|5     |    CvtColor_1_U0                      |CvtColor_1                                           |   293|
|6     |      image_filter_mac_cud_U26         |image_filter_mac_cud                                 |     2|
|7     |        image_filter_mac_cud_DSP48_1_U |image_filter_mac_cud_DSP48_1                         |     2|
|8     |      image_filter_mac_dEe_U27         |image_filter_mac_dEe                                 |     6|
|9     |        image_filter_mac_dEe_DSP48_2_U |image_filter_mac_dEe_DSP48_2                         |     6|
|10    |      image_filter_mul_bkb_U25         |image_filter_mul_bkb                                 |    23|
|11    |        image_filter_mul_bkb_DSP48_0_U |image_filter_mul_bkb_DSP48_0                         |    23|
|12    |    CvtColor_U0                        |CvtColor                                             |   217|
|13    |    Mat2Array_U0                       |Mat2Array                                            |   391|
|14    |    cols_cast17_loc_c28_U              |fifo_w11_d3_A                                        |    28|
|15    |      U_fifo_w11_d3_A_ram              |fifo_w11_d3_A_shiftReg                               |    14|
|16    |    cols_cast17_loc_c_U                |fifo_w11_d1_A                                        |    44|
|17    |      U_fifo_w11_d1_A_ram              |fifo_w11_d1_A_shiftReg                               |    34|
|18    |    image_filter_CONTROL_BUS_s_axi_U   |image_filter_CONTROL_BUS_s_axi                       |   389|
|19    |    image_filter_hostmem_m_axi_U       |image_filter_hostmem_m_axi                           |  2505|
|20    |      bus_read                         |image_filter_hostmem_m_axi_read                      |  1301|
|21    |        buff_rdata                     |image_filter_hostmem_m_axi_buffer__parameterized0    |   234|
|22    |        \bus_wide_gen.fifo_burst       |image_filter_hostmem_m_axi_fifo_26                   |   130|
|23    |        fifo_rctl                      |image_filter_hostmem_m_axi_fifo__parameterized1_27   |    21|
|24    |        fifo_rreq                      |image_filter_hostmem_m_axi_fifo__parameterized0_28   |   179|
|25    |        rs_rdata                       |image_filter_hostmem_m_axi_reg_slice__parameterized0 |    81|
|26    |        rs_rreq                        |image_filter_hostmem_m_axi_reg_slice_29              |   193|
|27    |      bus_write                        |image_filter_hostmem_m_axi_write                     |  1182|
|28    |        buff_wdata                     |image_filter_hostmem_m_axi_buffer                    |   179|
|29    |        \bus_wide_gen.fifo_burst       |image_filter_hostmem_m_axi_fifo                      |    94|
|30    |        fifo_resp                      |image_filter_hostmem_m_axi_fifo__parameterized1      |    28|
|31    |        fifo_resp_to_user              |image_filter_hostmem_m_axi_fifo__parameterized2      |    15|
|32    |        fifo_wreq                      |image_filter_hostmem_m_axi_fifo__parameterized0      |   187|
|33    |        rs_wreq                        |image_filter_hostmem_m_axi_reg_slice                 |   194|
|34    |      wreq_throttl                     |image_filter_hostmem_m_axi_throttl                   |    22|
|35    |    img_0_cols_V_c30_U                 |fifo_w32_d1_A                                        |   106|
|36    |      U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg_25                            |    97|
|37    |    img_0_cols_V_c_U                   |fifo_w32_d1_A_0                                      |   107|
|38    |      U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg_24                            |    97|
|39    |    img_0_data_stream_0_U              |fifo_w8_d1_A                                         |    35|
|40    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_23                             |    25|
|41    |    img_0_data_stream_1_U              |fifo_w8_d1_A_1                                       |    37|
|42    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_22                             |    25|
|43    |    img_0_data_stream_2_U              |fifo_w8_d1_A_2                                       |    35|
|44    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_21                             |    25|
|45    |    img_0_rows_V_c29_U                 |fifo_w32_d1_A_3                                      |   106|
|46    |      U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg_20                            |    97|
|47    |    img_0_rows_V_c_U                   |fifo_w32_d1_A_4                                      |   108|
|48    |      U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg_19                            |    97|
|49    |    img_1_cols_V_c_U                   |fifo_w32_d3_A                                        |    50|
|50    |      U_fifo_w32_d3_A_ram              |fifo_w32_d3_A_shiftReg_18                            |    36|
|51    |    img_1_data_stream_0_U              |fifo_w8_d1_A_5                                       |    31|
|52    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_17                             |    24|
|53    |    img_1_rows_V_c_U                   |fifo_w32_d3_A_6                                      |    49|
|54    |      U_fifo_w32_d3_A_ram              |fifo_w32_d3_A_shiftReg                               |    35|
|55    |    img_2_cols_V_c_U                   |fifo_w32_d4_A                                        |    52|
|56    |      U_fifo_w32_d4_A_ram              |fifo_w32_d4_A_shiftReg_16                            |    36|
|57    |    img_2_data_stream_0_U              |fifo_w8_d1_A_7                                       |    35|
|58    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_15                             |    25|
|59    |    img_2_data_stream_1_U              |fifo_w8_d1_A_8                                       |    35|
|60    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_14                             |    25|
|61    |    img_2_data_stream_2_U              |fifo_w8_d1_A_9                                       |    35|
|62    |      U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg                                |    25|
|63    |    img_2_rows_V_c_U                   |fifo_w32_d4_A_10                                     |    52|
|64    |      U_fifo_w32_d4_A_ram              |fifo_w32_d4_A_shiftReg_13                            |    36|
|65    |    in_V_c_U                           |fifo_w32_d1_A_11                                     |   101|
|66    |      U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg                               |    91|
|67    |    out_V_c_U                          |fifo_w32_d4_A_12                                     |    52|
|68    |      U_fifo_w32_d4_A_ram              |fifo_w32_d4_A_shiftReg                               |    34|
|69    |    start_for_CvtColoeOg_U             |start_for_CvtColoeOg                                 |    12|
|70    |    start_for_CvtColofYi_U             |start_for_CvtColofYi                                 |    17|
+------+---------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:02:13 . Memory (MB): peak = 1903.871 ; gain = 594.141 ; free physical = 17084 ; free virtual = 74518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 441 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 1903.871 ; gain = 185.023 ; free physical = 17158 ; free virtual = 74592
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1903.875 ; gain = 594.141 ; free physical = 17166 ; free virtual = 74600
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
249 Infos, 305 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:02:17 . Memory (MB): peak = 1953.895 ; gain = 668.988 ; free physical = 17177 ; free virtual = 74611
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/design_1_image_filter_0_0.dcp' has been generated.
