Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Jun 18 11:01:24 2020
| Host             : DESKTOP-J26TQC9 running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_RB_power_routed.rpt -pb TOP_RB_power_summary_routed.pb -rpx TOP_RB_power_routed.rpx
| Design           : TOP_RB
| Device           : xc7z100ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.728        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.486        |
| Device Static (W)        | 0.242        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.052 |        8 |       --- |             --- |
| Slice Logic              |     0.006 |    25088 |       --- |             --- |
|   LUT as Logic           |     0.004 |     6310 |    277400 |            2.27 |
|   Register               |    <0.001 |    13768 |    554800 |            2.48 |
|   LUT as Shift Register  |    <0.001 |     1415 |    108200 |            1.31 |
|   CARRY4                 |    <0.001 |      295 |     69350 |            0.43 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       24 |    108200 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |      110 |    277400 |            0.04 |
|   Others                 |     0.000 |     1236 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       200 |            0.50 |
| Signals                  |     0.012 |    19875 |       --- |             --- |
| Block RAM                |     0.016 |       30 |       755 |            3.97 |
| MMCM                     |     0.112 |        1 |         8 |           12.50 |
| I/O                      |     0.004 |        5 |       362 |            1.38 |
| GTX                      |     0.284 |        1 |        16 |            6.25 |
| Static Power             |     0.242 |          |           |                 |
| Total                    |     0.728 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.179 |       0.110 |      0.069 |
| Vccaux    |       1.800 |     0.104 |       0.063 |      0.041 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.159 |       0.151 |      0.008 |
| MGTAVtt   |       1.200 |     0.101 |       0.091 |      0.010 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                       | Domain                                                                                                                                         | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK | aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/rxrecclk_from_gtx_i |             6.4 |
| aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK | aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/tx_out_clk          |             6.4 |
| clkfbout                                                                                                                                    | aurora_64b66b_rb/inst/clock_module_i/clkfbout                                                                                                  |             6.4 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                           |            33.0 |
| sync_clk_i                                                                                                                                  | aurora_64b66b_rb/inst/clock_module_i/sync_clk_i                                                                                                |             6.4 |
| user_clk_i                                                                                                                                  | aurora_64b66b_rb/inst/clock_module_i/user_clk_i                                                                                                |            12.8 |
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| TOP_RB                       |     0.486 |
|   aurora_64b66b_rb           |     0.413 |
|     inst                     |     0.413 |
|       aurora_64b66b_0_core_i |     0.300 |
|       clock_module_i         |     0.113 |
|   dbg_hub                    |     0.003 |
|     inst                     |     0.003 |
|       BSCANID.u_xsdbm_id     |     0.003 |
|   ila_1_rx                   |     0.022 |
|     inst                     |     0.022 |
|       ila_core_inst          |     0.022 |
|   ila_1_tx                   |     0.019 |
|     inst                     |     0.019 |
|       ila_core_inst          |     0.019 |
|   ila_RX                     |     0.007 |
|     inst                     |     0.007 |
|       ila_core_inst          |     0.007 |
|   ila_tX                     |     0.007 |
|     inst                     |     0.007 |
|       ila_core_inst          |     0.007 |
+------------------------------+-----------+


