Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Wed Jul 10 20:09:43 2024
| Host             : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command          : report_power -file neorv32_test_setup_diego_power_routed.rpt -pb neorv32_test_setup_diego_power_summary_routed.pb -rpx neorv32_test_setup_diego_power_routed.rpx
| Design           : neorv32_test_setup_diego
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 100.741 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 99.939                            |
| Device Static (W)        | 0.802                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    40.309 |    16906 |       --- |             --- |
|   LUT as Logic           |    35.005 |     7819 |     63400 |           12.33 |
|   CARRY4                 |     4.902 |     1414 |     15850 |            8.92 |
|   Register               |     0.392 |     5121 |    126800 |            4.04 |
|   BUFG                   |     0.007 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |     0.001 |        8 |     63400 |            0.01 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   Others                 |     0.000 |       65 |       --- |             --- |
| Signals                  |    42.687 |    15256 |       --- |             --- |
| Block RAM                |     1.042 |        7 |       135 |            5.19 |
| DSPs                     |     3.985 |       13 |       240 |            5.42 |
| I/O                      |    11.916 |       35 |       210 |           16.67 |
| Static Power             |     0.802 |          |           |                 |
| Total                    |   100.741 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    88.529 |      87.964 |      0.565 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.529 |       0.436 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.371 |       3.367 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.099 |       0.079 |      0.020 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| neorv32_test_setup_diego                                           |    99.939 |
|   UUT                                                              |    67.551 |
|     DISPLAY_INST                                                   |     1.717 |
|       gestion_digsel                                               |     0.593 |
|       separador_de_cifras1                                         |     0.910 |
|     inst_cont                                                      |    65.834 |
|       HALL_INST                                                    |    47.228 |
|       PWM_INST                                                     |     0.741 |
|       gen                                                          |     0.124 |
|       pid_top_inst                                                 |    17.575 |
|       uut1_Filter                                                  |     0.053 |
|       uut2_Filter                                                  |     0.056 |
|       uut3_Filter                                                  |     0.057 |
|   neorv32_top_inst                                                 |    20.232 |
|     core_complex.neorv32_core_bus_switch_inst                      |     0.091 |
|     core_complex.neorv32_cpu_inst                                  |    17.320 |
|       neorv32_cpu_alu_inst                                         |     3.371 |
|       neorv32_cpu_control_inst                                     |     7.852 |
|       neorv32_cpu_lsu_inst                                         |     1.658 |
|       neorv32_cpu_regfile_inst                                     |     4.261 |
|     io_system.neorv32_gpio_inst_true.neorv32_gpio_inst             |     0.003 |
|     io_system.neorv32_mtime_inst_true.neorv32_mtime_inst           |     0.924 |
|     io_system.neorv32_uart0_inst_true.neorv32_uart0_inst           |     0.397 |
|       rx_engine_fifo_inst                                          |     0.003 |
|       tx_engine_fifo_inst                                          |     0.023 |
|     memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst |     0.453 |
|     memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst |     0.878 |
|     neorv32_bus_gateway_inst                                       |     0.098 |
+--------------------------------------------------------------------+-----------+


