#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  9 20:43:00 2022
# Process ID: 7572
# Current directory: D:/FHH/大学/个人/数字电路/prj/project/project_2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent74348 D:\FHH\大学\个人\数字电路\prj\project\project_2_2\project_2_2.xpr
# Log file: D:/FHH/大学/个人/数字电路/prj/project/project_2_2/vivado.log
# Journal file: D:/FHH/大学/个人/数字电路/prj/project/project_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 881.188 ; gain = 76.848
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/xsim.dir/Test_comp_16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  9 20:44:42 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_comp_16_behav -key {Behavioral:sim_1:Functional:Test_comp_16} -tclbatch {Test_comp_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_comp_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_comp_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 901.766 ; gain = 9.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 20:47:23 2022...
