$date
	Tue Mar 30 19:26:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module ex03_test $end
$var wire 1 ! outT $end
$var reg 1 " inT1 $end
$var reg 1 # inT2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
0!
0#
0"
#20
1#
#30
1!
0#
1"
#40
1#
#50
