{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750928661689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750928661689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 05:04:21 2025 " "Processing started: Thu Jun 26 05:04:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750928661689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750928661689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750928661690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750928661993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/lpm_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/lpm_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_datapath-rtl " "Found design unit 1: lpm_datapath-rtl" {  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662287 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_datapath " "Found entity 1: lpm_datapath" {  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-rtl " "Found design unit 1: ALU_control-rtl" {  } { { "../RTL/ALU_control.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/ALU_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662290 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../RTL/ALU_control.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/ALU_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "../RTL/control.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662292 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../RTL/control.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "../RTL/controlLogicUnit.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/controlLogicUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662295 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "../RTL/controlLogicUnit.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMem-rtl " "Found design unit 1: dataMem-rtl" {  } { { "../RTL/dataMem.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662296 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "../RTL/dataMem.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/instructionmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/instructionmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMem-rtl " "Found design unit 1: instructionMem-rtl" {  } { { "../RTL/instructionMem.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/instructionMem.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662299 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "../RTL/instructionMem.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/instructionMem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-rtl " "Found design unit 1: RegFile-rtl" {  } { { "../RTL/RegFile.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662301 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../RTL/RegFile.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/onebitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitALU-structural " "Found design unit 1: oneBitALU-structural" {  } { { "../RTL/oneBitALU.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662304 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitALU " "Found entity 1: oneBitALU" {  } { { "../RTL/oneBitALU.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/onebitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdderSubtractor-rtl " "Found design unit 1: oneBitAdderSubtractor-rtl" {  } { { "../RTL/oneBitAdderSubtractor.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662306 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdderSubtractor " "Found entity 1: oneBitAdderSubtractor" {  } { { "../RTL/oneBitAdderSubtractor.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRegister-rtl " "Found design unit 1: nBitRegister-rtl" {  } { { "../RTL/nbitregister.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662309 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "../RTL/nbitregister.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitmux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux81-structural " "Found design unit 1: nbitmux81-structural" {  } { { "../RTL/nbitmux81.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662310 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux81 " "Found entity 1: nbitmux81" {  } { { "../RTL/nbitmux81.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitmux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux41-structural " "Found design unit 1: nbitmux41-structural" {  } { { "../RTL/nbitmux41.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662313 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux41 " "Found entity 1: nbitmux41" {  } { { "../RTL/nbitmux41.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitmux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux21-structural " "Found design unit 1: nbitmux21-structural" {  } { { "../RTL/nbitmux21.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662316 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux21 " "Found entity 1: nbitmux21" {  } { { "../RTL/nbitmux21.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdderSubtractor-rtl " "Found design unit 1: nBitAdderSubtractor-rtl" {  } { { "../RTL/nBitAdderSubtractor.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662318 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdderSubtractor " "Found entity 1: nBitAdderSubtractor" {  } { { "../RTL/nBitAdderSubtractor.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662318 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 ../RTL/mux41.vhd " "Entity \"mux41\" obtained from \"../RTL/mux41.vhd\" instead of from Quartus II megafunction library" {  } { { "../RTL/mux41.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1750928662320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-structural " "Found design unit 1: mux41-structural" {  } { { "../RTL/mux41.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662320 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "../RTL/mux41.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-structural " "Found design unit 1: mux21-structural" {  } { { "../RTL/mux21.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662323 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../RTL/mux21.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "../RTL/enardFF_2.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662326 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "../RTL/enardFF_2.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/decoder38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/decoder38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder38-rtl " "Found design unit 1: decoder38-rtl" {  } { { "../RTL/decoder38.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662328 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder38 " "Found entity 1: decoder38" {  } { { "../RTL/decoder38.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../RTL/ALU.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../RTL/ALU.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lpm_datapath " "Elaborating entity \"lpm_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750928662430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister nBitRegister:pcReg " "Elaborating entity \"nBitRegister\" for hierarchy \"nBitRegister:pcReg\"" {  } { { "../RTL/lpm_datapath.vhd" "pcReg" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "../RTL/nbitregister.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1750928662465 "|lpm_datapath|nBitRegister:pcReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 nBitRegister:pcReg\|enARdFF_2:\\reg_n_bits:0:b " "Elaborating entity \"enARdFF_2\" for hierarchy \"nBitRegister:pcReg\|enARdFF_2:\\reg_n_bits:0:b\"" {  } { { "../RTL/nbitregister.vhd" "\\reg_n_bits:0:b" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:mem " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:mem\"" {  } { { "../RTL/lpm_datapath.vhd" "mem" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:mem " "Elaborated megafunction instantiation \"LPM_ROM:mem\"" {  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:mem " "Instantiated megafunction \"LPM_ROM:mem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE testInstructionMem.mif " "Parameter \"LPM_FILE\" = \"testInstructionMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE L_ROM " "Parameter \"LPM_TYPE\" = \"L_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662513 ""}  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750928662513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:mem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:mem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:mem\|altrom:srom LPM_ROM:mem " "Elaborated megafunction instantiation \"LPM_ROM:mem\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:mem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:mem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:mem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:mem\|altrom:srom\|altsyncram:rom_block LPM_ROM:mem " "Elaborated megafunction instantiation \"LPM_ROM:mem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:mem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uj11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uj11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uj11 " "Found entity 1: altsyncram_uj11" {  } { { "db/altsyncram_uj11.tdf" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_uj11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928662641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928662641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uj11 LPM_ROM:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated " "Elaborating entity \"altsyncram_uj11\" for hierarchy \"LPM_ROM:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor nBitAdderSubtractor:pcAdd " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"nBitAdderSubtractor:pcAdd\"" {  } { { "../RTL/lpm_datapath.vhd" "pcAdd" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdderSubtractor nBitAdderSubtractor:pcAdd\|oneBitAdderSubtractor:add_0 " "Elaborating entity \"oneBitAdderSubtractor\" for hierarchy \"nBitAdderSubtractor:pcAdd\|oneBitAdderSubtractor:add_0\"" {  } { { "../RTL/nBitAdderSubtractor.vhd" "add_0" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux21 nbitmux21:branchMux " "Elaborating entity \"nbitmux21\" for hierarchy \"nbitmux21:branchMux\"" {  } { { "../RTL/lpm_datapath.vhd" "branchMux" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 nbitmux21:branchMux\|mux21:\\muxloop:0:mux_n " "Elaborating entity \"mux21\" for hierarchy \"nbitmux21:branchMux\|mux21:\\muxloop:0:mux_n\"" {  } { { "../RTL/nbitmux21.vhd" "\\muxloop:0:mux_n" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux21 nbitmux21:writeReg_mux " "Elaborating entity \"nbitmux21\" for hierarchy \"nbitmux21:writeReg_mux\"" {  } { { "../RTL/lpm_datapath.vhd" "writeReg_mux" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:reg_file " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:reg_file\"" {  } { { "../RTL/lpm_datapath.vhd" "reg_file" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder38 RegFile:reg_file\|decoder38:decoder " "Elaborating entity \"decoder38\" for hierarchy \"RegFile:reg_file\|decoder38:decoder\"" {  } { { "../RTL/RegFile.vhd" "decoder" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928662818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux81 RegFile:reg_file\|nbitmux81:read_mux1 " "Elaborating entity \"nbitmux81\" for hierarchy \"RegFile:reg_file\|nbitmux81:read_mux1\"" {  } { { "../RTL/RegFile.vhd" "read_mux1" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux41 RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1 " "Elaborating entity \"nbitmux41\" for hierarchy \"RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1\"" {  } { { "../RTL/nbitmux81.vhd" "mux1" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1\|mux41:\\muxloop:0:mux_n " "Elaborating entity \"mux41\" for hierarchy \"RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1\|mux41:\\muxloop:0:mux_n\"" {  } { { "../RTL/nbitmux41.vhd" "\\muxloop:0:mux_n" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:mips_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:mips_alu\"" {  } { { "../RTL/lpm_datapath.vhd" "mips_alu" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitALU ALU:mips_alu\|oneBitALU:ALU_LSB " "Elaborating entity \"oneBitALU\" for hierarchy \"ALU:mips_alu\|oneBitALU:ALU_LSB\"" {  } { { "../RTL/ALU.vhd" "ALU_LSB" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:dataMem " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:dataMem\"" {  } { { "../RTL/lpm_datapath.vhd" "dataMem" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"LPM_RAM_DQ:dataMem\"" {  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 304 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750928663776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:dataMem " "Instantiated megafunction \"LPM_RAM_DQ:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dataMem.mif " "Parameter \"LPM_FILE\" = \"dataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE L_RAM_DQ " "Parameter \"LPM_TYPE\" = \"L_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663777 ""}  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 304 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750928663777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663796 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 294 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1750928663797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:dataMem\|altram:sram LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"LPM_RAM_DQ:dataMem\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 304 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 304 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ev91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ev91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ev91 " "Found entity 1: altsyncram_ev91" {  } { { "db/altsyncram_ev91.tdf" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_ev91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750928663867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750928663867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ev91 LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_ev91:auto_generated " "Elaborating entity \"altsyncram_ev91\" for hierarchy \"LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_ev91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750928663868 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[19\] " "Synthesized away node \"lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_uj11.tdf" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_uj11.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750928664190 "|lpm_datapath|lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[20\] " "Synthesized away node \"lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_uj11.tdf" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_uj11.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750928664190 "|lpm_datapath|lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[24\] " "Synthesized away node \"lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_uj11.tdf" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_uj11.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750928664190 "|lpm_datapath|lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[25\] " "Synthesized away node \"lpm_rom:mem\|altrom:srom\|altsyncram:rom_block\|altsyncram_uj11:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_uj11.tdf" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_uj11.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750928664190 "|lpm_datapath|lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1750928664190 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1750928664190 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[23\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[22\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[21\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[18\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[17\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[16\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[15\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[14\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[13\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[12\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[11\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[10\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[9\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[8\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:mem\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:mem\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1750928664353 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1750928664353 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[26\] OpCode\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[26\]\" to the node \"OpCode\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[27\] OpCode\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[27\]\" to the node \"OpCode\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[28\] OpCode\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[28\]\" to the node \"OpCode\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[29\] OpCode\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[29\]\" to the node \"OpCode\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[30\] OpCode\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[30\]\" to the node \"OpCode\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[31\] OpCode\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[31\]\" to the node \"OpCode\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[0\] FuncCode\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[0\]\" to the node \"FuncCode\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[1\] FuncCode\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[1\]\" to the node \"FuncCode\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[2\] FuncCode\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[2\]\" to the node \"FuncCode\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[3\] FuncCode\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[3\]\" to the node \"FuncCode\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[4\] FuncCode\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[4\]\" to the node \"FuncCode\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:mem\|otri\[5\] FuncCode\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:mem\|otri\[5\]\" to the node \"FuncCode\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1750928664867 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1750928664867 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:mem\|otri\[0\] nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:2:addrn\|carryFromBi " "Converted the fan-out from the tri-state buffer \"lpm_rom:mem\|otri\[0\]\" to the node \"nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:2:addrn\|carryFromBi\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1750928664868 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:mem\|otri\[1\] nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:3:addrn\|carryFromBi " "Converted the fan-out from the tri-state buffer \"lpm_rom:mem\|otri\[1\]\" to the node \"nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:3:addrn\|carryFromBi\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1750928664868 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:mem\|otri\[2\] nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:4:addrn\|o_Sum " "Converted the fan-out from the tri-state buffer \"lpm_rom:mem\|otri\[2\]\" to the node \"nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:4:addrn\|o_Sum\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1750928664868 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:mem\|otri\[3\] nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:5:addrn\|o_Sum " "Converted the fan-out from the tri-state buffer \"lpm_rom:mem\|otri\[3\]\" to the node \"nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:5:addrn\|o_Sum\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1750928664868 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:mem\|otri\[4\] nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:6:addrn\|o_Sum " "Converted the fan-out from the tri-state buffer \"lpm_rom:mem\|otri\[4\]\" to the node \"nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:6:addrn\|o_Sum\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1750928664868 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:mem\|otri\[5\] nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:7:addrn\|o_Sum " "Converted the fan-out from the tri-state buffer \"lpm_rom:mem\|otri\[5\]\" to the node \"nBitAdderSubtractor:branchAdd\|oneBitAdderSubtractor:\\loop_add:7:addrn\|o_Sum\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1750928664868 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1750928664868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750928665115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750928666273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750928666273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "945 " "Implemented 945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750928666403 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750928666403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "858 " "Implemented 858 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750928666403 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1750928666403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750928666403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750928666440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 26 05:04:26 2025 " "Processing ended: Thu Jun 26 05:04:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750928666440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750928666440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750928666440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750928666440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750928667766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750928667767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 05:04:27 2025 " "Processing started: Thu Jun 26 05:04:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750928667767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750928667767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750928667767 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750928667852 ""}
{ "Info" "0" "" "Project  = SingleCycleMIPS" {  } {  } 0 0 "Project  = SingleCycleMIPS" 0 0 "Fitter" 0 0 1750928667852 ""}
{ "Info" "0" "" "Revision = SingleCycleMIPS" {  } {  } 0 0 "Revision = SingleCycleMIPS" 0 0 "Fitter" 0 0 1750928667852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1750928667919 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleMIPS EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleMIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750928667927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750928667958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750928667958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750928667958 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750928668072 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750928668080 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750928668435 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750928668435 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 3200 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750928668437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 3202 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750928668437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 3204 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750928668437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 3206 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750928668437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 3208 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750928668437 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1750928668437 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750928668438 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1750928668444 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[0\] " "Pin OpCode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OpCode[0] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[1\] " "Pin OpCode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OpCode[1] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[2\] " "Pin OpCode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OpCode[2] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[3\] " "Pin OpCode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OpCode[3] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[4\] " "Pin OpCode\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OpCode[4] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[5\] " "Pin OpCode\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OpCode[5] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FuncCode\[0\] " "Pin FuncCode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FuncCode[0] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FuncCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FuncCode\[1\] " "Pin FuncCode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FuncCode[1] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FuncCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FuncCode\[2\] " "Pin FuncCode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FuncCode[2] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FuncCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FuncCode\[3\] " "Pin FuncCode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FuncCode[3] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FuncCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FuncCode\[4\] " "Pin FuncCode\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FuncCode[4] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FuncCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FuncCode\[5\] " "Pin FuncCode\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { FuncCode[5] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FuncCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero " "Pin Zero not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Zero } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[1\] " "Pin ALUControl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[1] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[0\] " "Pin ALUControl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[0] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[3\] " "Pin ALUControl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[3] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrc " "Pin ALUSrc not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrc } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[2\] " "Pin ALUControl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[2] } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg " "Pin MemToReg not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemToReg } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemToReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst " "Pin RegDst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegDst } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegWrite } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Jump " "Pin Jump not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Jump } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Jump } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BranchNotEq " "Pin BranchNotEq not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BranchNotEq } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BranchNotEq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch " "Pin Branch not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Branch } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite " "Pin MemWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemWrite } } } { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 1252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750928669274 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1750928669274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleMIPS.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750928669490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750928669490 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750928669497 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1750928669497 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750928669498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1750928669542 ""}  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 3189 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1750928669542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1750928669542 ""}  } { { "../RTL/lpm_datapath.vhd" "" { Text "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 3191 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1750928669542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750928669811 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750928669812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750928669812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750928669813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750928669815 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750928669815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750928669815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750928669816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750928669834 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1750928669835 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750928669835 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 2.5V 12 13 0 " "Number of I/O pins in group: 25 (unused VREF, 2.5V VCCIO, 12 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1750928669837 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1750928669837 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750928669837 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750928669838 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1750928669838 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750928669838 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750928669897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750928673647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750928673889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750928673898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750928677296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750928677296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750928677555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1750928679852 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750928679852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750928681442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1750928681443 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750928681443 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1750928681473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750928681526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750928681816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750928681860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750928682124 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750928682423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/output_files/SingleCycleMIPS.fit.smsg " "Generated suppressed messages file C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/output_files/SingleCycleMIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750928683189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5172 " "Peak virtual memory: 5172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750928683568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 26 05:04:43 2025 " "Processing ended: Thu Jun 26 05:04:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750928683568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750928683568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750928683568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750928683568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750928684706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750928684707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 05:04:44 2025 " "Processing started: Thu Jun 26 05:04:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750928684707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750928684707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750928684707 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750928687017 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750928687083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750928687696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 26 05:04:47 2025 " "Processing ended: Thu Jun 26 05:04:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750928687696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750928687696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750928687696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750928687696 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750928688271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750928688963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750928688964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 05:04:48 2025 " "Processing started: Thu Jun 26 05:04:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750928688964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750928688964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_sta SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750928688964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1750928689056 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750928689204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1750928689205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1750928689241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1750928689241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleMIPS.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1750928689468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1750928689469 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689471 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689471 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1750928689735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689735 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1750928689736 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1750928689752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750928689816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750928689816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.038 " "Worst-case setup slack is -22.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.038           -3736.801 clk  " "  -22.038           -3736.801 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928689820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk  " "    0.387               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928689826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750928689831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750928689835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -318.686 clk  " "   -3.000            -318.686 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928689839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928689839 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750928690007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1750928690025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1750928690377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750928690442 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750928690442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.315 " "Worst-case setup slack is -20.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.315           -3437.357 clk  " "  -20.315           -3437.357 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928690448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928690455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750928690461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750928690466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -318.378 clk  " "   -3.000            -318.378 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928690471 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750928690633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690739 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750928690740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750928690740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.108 " "Worst-case setup slack is -10.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.108           -1679.100 clk  " "  -10.108           -1679.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928690746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk  " "    0.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928690754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750928690759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750928690765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -260.626 clk  " "   -3.000            -260.626 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750928690771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750928690771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750928691166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750928691168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750928691253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 26 05:04:51 2025 " "Processing ended: Thu Jun 26 05:04:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750928691253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750928691253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750928691253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750928691253 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus II Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750928691879 ""}
