// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ProxGS_HH_
#define _ProxGS_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fft_top_2D.h"
#include "ProxGS_fmul_32ns_hbi.h"
#include "ProxGS_fdiv_32ns_ibs.h"
#include "ProxGS_sitofp_32njbC.h"
#include "ProxGS_fptrunc_64kbM.h"
#include "ProxGS_fpext_32nslbW.h"
#include "ProxGS_fcmp_32ns_mb6.h"
#include "ProxGS_dadd_64ns_ncg.h"
#include "ProxGS_dmul_64ns_ocq.h"
#include "ProxGS_ddiv_64ns_pcA.h"
#include "ProxGS_tmp_M_real.h"
#include "ProxGS_fft_resultfYi.h"

namespace ap_rtl {

struct ProxGS : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > x_io_V_address0;
    sc_out< sc_logic > x_io_V_ce0;
    sc_out< sc_logic > x_io_V_we0;
    sc_out< sc_lv<8> > x_io_V_d0;
    sc_in< sc_lv<8> > x_io_V_q0;
    sc_out< sc_lv<14> > coe_a_M_real_address0;
    sc_out< sc_logic > coe_a_M_real_ce0;
    sc_in< sc_lv<32> > coe_a_M_real_q0;
    sc_out< sc_lv<14> > coe_a_M_imag_address0;
    sc_out< sc_logic > coe_a_M_imag_ce0;
    sc_in< sc_lv<32> > coe_a_M_imag_q0;
    sc_out< sc_lv<14> > coe_b_address0;
    sc_out< sc_logic > coe_b_ce0;
    sc_in< sc_lv<32> > coe_b_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const5;
    sc_signal< sc_lv<5> > ap_var_for_const4;


    // Module declarations
    ProxGS(sc_module_name name);
    SC_HAS_PROCESS(ProxGS);

    ~ProxGS();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    ProxGS_tmp_M_real* tmp_M_real_U;
    ProxGS_tmp_M_real* tmp_M_imag_U;
    ProxGS_fft_resultfYi* fft_result_M_real_U;
    ProxGS_fft_resultfYi* fft_result_M_imag_U;
    fft_top_2D* grp_fft_top_2D_fu_452;
    ProxGS_fmul_32ns_hbi<1,4,32,32,32>* ProxGS_fmul_32ns_hbi_U26;
    ProxGS_fmul_32ns_hbi<1,4,32,32,32>* ProxGS_fmul_32ns_hbi_U27;
    ProxGS_fmul_32ns_hbi<1,4,32,32,32>* ProxGS_fmul_32ns_hbi_U28;
    ProxGS_fmul_32ns_hbi<1,4,32,32,32>* ProxGS_fmul_32ns_hbi_U29;
    ProxGS_fdiv_32ns_ibs<1,16,32,32,32>* ProxGS_fdiv_32ns_ibs_U30;
    ProxGS_sitofp_32njbC<1,6,32,32>* ProxGS_sitofp_32njbC_U31;
    ProxGS_fptrunc_64kbM<1,2,64,32>* ProxGS_fptrunc_64kbM_U32;
    ProxGS_fptrunc_64kbM<1,2,64,32>* ProxGS_fptrunc_64kbM_U33;
    ProxGS_fpext_32nslbW<1,2,32,64>* ProxGS_fpext_32nslbW_U34;
    ProxGS_fpext_32nslbW<1,2,32,64>* ProxGS_fpext_32nslbW_U35;
    ProxGS_fpext_32nslbW<1,2,32,64>* ProxGS_fpext_32nslbW_U36;
    ProxGS_fpext_32nslbW<1,2,32,64>* ProxGS_fpext_32nslbW_U37;
    ProxGS_fpext_32nslbW<1,2,32,64>* ProxGS_fpext_32nslbW_U38;
    ProxGS_fcmp_32ns_mb6<1,2,32,32,1>* ProxGS_fcmp_32ns_mb6_U39;
    ProxGS_dadd_64ns_ncg<1,5,64,64,64>* ProxGS_dadd_64ns_ncg_U40;
    ProxGS_dadd_64ns_ncg<1,5,64,64,64>* ProxGS_dadd_64ns_ncg_U41;
    ProxGS_dmul_64ns_ocq<1,6,64,64,64>* ProxGS_dmul_64ns_ocq_U42;
    ProxGS_dmul_64ns_ocq<1,6,64,64,64>* ProxGS_dmul_64ns_ocq_U43;
    ProxGS_ddiv_64ns_pcA<1,31,64,64,64>* ProxGS_ddiv_64ns_pcA_U44;
    ProxGS_ddiv_64ns_pcA<1,31,64,64,64>* ProxGS_ddiv_64ns_pcA_U45;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten_reg_329;
    sc_signal< sc_lv<8> > y_0_i_reg_340;
    sc_signal< sc_lv<8> > x_0_i_reg_351;
    sc_signal< sc_lv<15> > indvar_flatten11_reg_362;
    sc_signal< sc_lv<8> > y_0_reg_373;
    sc_signal< sc_lv<8> > x_0_reg_384;
    sc_signal< sc_lv<15> > indvar_flatten23_reg_419;
    sc_signal< sc_lv<8> > y_0_i12_reg_430;
    sc_signal< sc_lv<8> > x_0_i13_reg_441;
    sc_signal< sc_lv<32> > grp_fu_463_p2;
    sc_signal< sc_lv<32> > reg_548;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state53_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state54_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state56_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state57_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state58_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state59_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state60_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state61_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state62_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state63_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state64_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state65_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state66_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state67_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state68_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state69_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state70_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state71_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state72_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state73_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state74_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state75_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state76_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state77_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state78_pp1_stage0_iter45;
    sc_signal< bool > ap_block_state79_pp1_stage0_iter46;
    sc_signal< bool > ap_block_state80_pp1_stage0_iter47;
    sc_signal< bool > ap_block_state81_pp1_stage0_iter48;
    sc_signal< bool > ap_block_state82_pp1_stage0_iter49;
    sc_signal< bool > ap_block_state83_pp1_stage0_iter50;
    sc_signal< bool > ap_block_state84_pp1_stage0_iter51;
    sc_signal< bool > ap_block_state85_pp1_stage0_iter52;
    sc_signal< bool > ap_block_state86_pp1_stage0_iter53;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter7_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter7_reg;
    sc_signal< bool > ap_block_state89_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state90_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state91_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state92_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state93_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state94_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state95_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state96_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state97_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state98_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state99_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state100_pp2_stage0_iter11;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter4_reg;
    sc_signal< sc_lv<32> > grp_fu_468_p2;
    sc_signal< sc_lv<32> > reg_554;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter8_reg;
    sc_signal< sc_lv<7> > add_ln13_fu_559_p2;
    sc_signal< sc_lv<7> > add_ln13_reg_1046;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > add_ln13_1_fu_565_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > add_ln13_2_fu_597_p2;
    sc_signal< sc_lv<7> > add_ln13_2_reg_1062;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > add_ln13_3_fu_603_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln13_2_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_ln13_3_fu_629_p2;
    sc_signal< sc_lv<1> > icmp_ln54_fu_635_p2;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter24;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1080_pp0_iter23_reg;
    sc_signal< sc_lv<15> > add_ln54_fu_641_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > select_ln59_2_fu_667_p3;
    sc_signal< sc_lv<8> > select_ln59_2_reg_1089;
    sc_signal< sc_lv<64> > zext_ln555_2_fu_697_p1;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln555_2_reg_1094_pp0_iter23_reg;
    sc_signal< sc_lv<8> > x_1_fu_703_p2;
    sc_signal< sc_lv<8> > x_io_V_load_reg_1109;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > grp_fu_490_p1;
    sc_signal< sc_lv<32> > tmp_i_reg_1119;
    sc_signal< sc_lv<32> > grp_fu_485_p2;
    sc_signal< sc_lv<32> > p_r_assign_1_reg_1124;
    sc_signal< sc_lv<1> > icmp_ln26_fu_713_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter47_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter48_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter49_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter50_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter51_reg;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1129_pp1_iter52_reg;
    sc_signal< sc_lv<15> > add_ln26_fu_719_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<8> > select_ln32_1_fu_745_p3;
    sc_signal< sc_lv<8> > select_ln32_1_reg_1138;
    sc_signal< sc_lv<14> > coe_a_M_real_addr_reg_1143;
    sc_signal< sc_lv<14> > coe_a_M_real_addr_reg_1143_pp1_iter1_reg;
    sc_signal< sc_lv<14> > coe_a_M_real_addr_reg_1143_pp1_iter2_reg;
    sc_signal< sc_lv<14> > coe_a_M_imag_addr_reg_1148;
    sc_signal< sc_lv<14> > coe_a_M_imag_addr_reg_1148_pp1_iter1_reg;
    sc_signal< sc_lv<14> > coe_a_M_imag_addr_reg_1148_pp1_iter2_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter1_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter2_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter3_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter4_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter5_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter6_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter7_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter8_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter9_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter10_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter11_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter12_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter13_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter14_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter15_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter16_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter17_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter18_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter19_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter20_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter21_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter22_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter23_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter24_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter25_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter26_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter27_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter28_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter29_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter30_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter31_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter32_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter33_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter34_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter35_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter36_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter37_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter38_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter39_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter40_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter41_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter42_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter43_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter44_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter45_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter46_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter47_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter48_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter49_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter50_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter51_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_1158_pp1_iter52_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter1_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter2_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter3_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter4_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter5_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter6_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter7_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter8_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter9_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter10_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter11_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter12_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter13_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter14_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter15_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter16_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter17_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter18_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter19_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter20_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter21_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter22_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter23_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter24_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter25_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter26_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter27_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter28_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter29_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter30_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter31_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter32_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter33_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter34_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter35_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter36_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter37_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter38_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter39_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter40_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter41_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter42_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter43_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter44_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter45_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter46_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter47_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter48_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter49_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter50_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter51_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_1164_pp1_iter52_reg;
    sc_signal< sc_lv<8> > x_fu_784_p2;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter2_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter3_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter4_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter5_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter6_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter7_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter8_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter9_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter10_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter11_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter12_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_1175_pp1_iter13_reg;
    sc_signal< sc_lv<1> > and_ln32_fu_825_p2;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter3_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter4_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter5_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter6_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter8_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter9_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter10_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter11_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter12_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter13_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter14_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter15_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter16_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter17_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter18_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter19_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter20_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter21_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter22_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter23_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter24_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter25_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter26_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter27_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter28_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter29_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter30_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter31_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter32_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter33_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter34_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter35_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter36_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter37_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter38_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter39_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter40_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter41_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter42_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter43_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter44_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter45_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter46_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter47_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter48_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter49_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter50_reg;
    sc_signal< sc_lv<1> > and_ln32_reg_1182_pp1_iter51_reg;
    sc_signal< sc_lv<32> > fft_result_M_real_q0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<32> > fft_result_M_imag_q0;
    sc_signal< sc_lv<64> > grp_fu_499_p1;
    sc_signal< sc_lv<64> > tmp_5_reg_1196;
    sc_signal< sc_lv<32> > coe_a_M_real_load_reg_1201;
    sc_signal< sc_lv<64> > grp_fu_503_p1;
    sc_signal< sc_lv<64> > tmp_2_reg_1206;
    sc_signal< sc_lv<32> > coe_a_M_imag_load_reg_1211;
    sc_signal< sc_lv<64> > grp_fu_530_p2;
    sc_signal< sc_lv<64> > tmp_6_reg_1216;
    sc_signal< sc_lv<64> > grp_fu_507_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_1221;
    sc_signal< sc_lv<64> > grp_fu_535_p2;
    sc_signal< sc_lv<64> > tmp_3_reg_1226;
    sc_signal< sc_lv<64> > grp_fu_510_p1;
    sc_signal< sc_lv<64> > tmp_11_reg_1231;
    sc_signal< sc_lv<64> > grp_fu_522_p2;
    sc_signal< sc_lv<64> > tmp_9_reg_1236;
    sc_signal< sc_lv<64> > grp_fu_513_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_1241;
    sc_signal< sc_lv<64> > grp_fu_526_p2;
    sc_signal< sc_lv<64> > tmp_12_reg_1247;
    sc_signal< sc_lv<64> > grp_fu_540_p2;
    sc_signal< sc_lv<64> > tmp_1_reg_1252;
    sc_signal< sc_lv<64> > grp_fu_544_p2;
    sc_signal< sc_lv<64> > tmp_13_reg_1257;
    sc_signal< sc_lv<32> > grp_fu_493_p1;
    sc_signal< sc_lv<32> > input_data_re_reg_1262;
    sc_signal< sc_lv<32> > grp_fu_496_p1;
    sc_signal< sc_lv<32> > input_data_im_reg_1267;
    sc_signal< sc_lv<32> > grp_fu_473_p2;
    sc_signal< sc_lv<32> > grp_fu_478_p2;
    sc_signal< sc_lv<1> > icmp_ln68_fu_831_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1282_pp2_iter10_reg;
    sc_signal< sc_lv<15> > add_ln68_fu_837_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > select_ln75_1_fu_863_p3;
    sc_signal< sc_lv<8> > select_ln75_1_reg_1291;
    sc_signal< sc_lv<64> > zext_ln321_1_fu_893_p1;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln321_1_reg_1296_pp2_iter10_reg;
    sc_signal< sc_lv<8> > x_2_fu_898_p2;
    sc_signal< sc_lv<32> > tmp_M_real_q0;
    sc_signal< sc_lv<32> > tmp_M_real_load_reg_1311;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > p_Result_s_reg_1316;
    sc_signal< sc_lv<8> > select_ln1312_fu_1026_p3;
    sc_signal< sc_lv<8> > select_ln1312_reg_1321;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_ap_ready;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_ap_done;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter53;
    sc_signal< sc_logic > ap_CS_fsm_state88;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state89;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_lv<14> > tmp_M_real_address0;
    sc_signal< sc_logic > tmp_M_real_ce0;
    sc_signal< sc_logic > tmp_M_real_we0;
    sc_signal< sc_lv<32> > tmp_M_real_d0;
    sc_signal< sc_lv<14> > tmp_M_imag_address0;
    sc_signal< sc_logic > tmp_M_imag_ce0;
    sc_signal< sc_logic > tmp_M_imag_we0;
    sc_signal< sc_lv<32> > tmp_M_imag_d0;
    sc_signal< sc_lv<32> > tmp_M_imag_q0;
    sc_signal< sc_lv<14> > fft_result_M_real_address0;
    sc_signal< sc_logic > fft_result_M_real_ce0;
    sc_signal< sc_logic > fft_result_M_real_we0;
    sc_signal< sc_lv<32> > fft_result_M_real_d0;
    sc_signal< sc_logic > fft_result_M_real_ce1;
    sc_signal< sc_logic > fft_result_M_real_we1;
    sc_signal< sc_lv<14> > fft_result_M_imag_address0;
    sc_signal< sc_logic > fft_result_M_imag_ce0;
    sc_signal< sc_logic > fft_result_M_imag_we0;
    sc_signal< sc_lv<32> > fft_result_M_imag_d0;
    sc_signal< sc_logic > fft_result_M_imag_ce1;
    sc_signal< sc_logic > fft_result_M_imag_we1;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_ap_start;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_ap_idle;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_direction;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_452_in_M_real_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_in_M_real_ce0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_452_in_M_real_q0;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_452_in_M_imag_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_in_M_imag_ce0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_452_in_M_imag_q0;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_452_out_M_real_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_out_M_real_ce0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_out_M_real_we0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_452_out_M_real_d0;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_452_out_M_imag_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_out_M_imag_ce0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_out_M_imag_we0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_452_out_M_imag_d0;
    sc_signal< sc_lv<7> > phi_ln13_reg_283;
    sc_signal< sc_lv<1> > icmp_ln13_fu_585_p2;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_591_p2;
    sc_signal< sc_lv<7> > phi_ln13_1_reg_295;
    sc_signal< sc_lv<7> > phi_ln13_2_reg_306;
    sc_signal< sc_lv<7> > phi_ln13_3_reg_318;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i_phi_fu_344_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_phi_fu_377_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter0_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter1_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter2_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter3_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter4_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter5_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter6_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter7_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter8_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter9_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter10_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter11_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter12_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter13_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter14_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter15_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter16_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter17_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter18_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter19_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter20_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter21_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter22_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter23_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter24_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter25_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter26_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter27_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter28_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter29_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter30_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter31_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter32_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter33_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter34_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter35_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter36_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter37_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter38_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter39_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter40_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter41_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter42_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter43_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter44_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter45_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter46_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter47_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter48_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter49_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter50_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter51_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter52_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter53_phi_ln41_reg_395;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter0_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter1_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter2_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter3_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter4_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter5_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter6_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter7_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter8_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter9_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter10_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter11_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter12_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter13_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter14_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter15_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter16_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter17_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter18_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter19_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter20_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter21_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter22_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter23_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter24_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter25_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter26_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter27_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter28_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter29_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter30_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter31_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter32_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter33_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter34_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter35_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter36_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter37_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter38_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter39_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter40_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter41_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter42_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter43_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter44_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter45_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter46_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter47_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter48_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter49_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter50_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter51_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter52_phi_ln41_1_reg_407;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter53_phi_ln41_1_reg_407;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i12_phi_fu_434_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_452_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state87;
    sc_signal< sc_lv<64> > zext_ln1027_fu_579_p1;
    sc_signal< sc_lv<64> > zext_ln1027_1_fu_617_p1;
    sc_signal< sc_lv<64> > zext_ln1044_1_fu_775_p1;
    sc_signal< sc_lv<32> > grp_fu_463_p0;
    sc_signal< sc_lv<32> > grp_fu_463_p1;
    sc_signal< sc_lv<32> > grp_fu_468_p0;
    sc_signal< sc_lv<32> > grp_fu_468_p1;
    sc_signal< sc_lv<32> > grp_fu_490_p0;
    sc_signal< sc_lv<14> > tmp_fu_571_p3;
    sc_signal< sc_lv<14> > tmp_16_fu_609_p3;
    sc_signal< sc_lv<1> > icmp_ln56_fu_653_p2;
    sc_signal< sc_lv<8> > y_1_fu_647_p2;
    sc_signal< sc_lv<15> > tmp_17_fu_675_p3;
    sc_signal< sc_lv<8> > select_ln59_1_fu_659_p3;
    sc_signal< sc_lv<16> > zext_ln555_1_fu_687_p1;
    sc_signal< sc_lv<16> > zext_ln57_fu_683_p1;
    sc_signal< sc_lv<16> > add_ln555_fu_691_p2;
    sc_signal< sc_lv<1> > icmp_ln28_fu_731_p2;
    sc_signal< sc_lv<8> > y_fu_725_p2;
    sc_signal< sc_lv<15> > tmp_18_fu_753_p3;
    sc_signal< sc_lv<8> > select_ln32_fu_737_p3;
    sc_signal< sc_lv<16> > zext_ln29_fu_761_p1;
    sc_signal< sc_lv<16> > zext_ln1044_fu_765_p1;
    sc_signal< sc_lv<16> > add_ln1044_fu_769_p2;
    sc_signal< sc_lv<32> > bitcast_ln32_fu_790_p1;
    sc_signal< sc_lv<8> > tmp_14_fu_793_p4;
    sc_signal< sc_lv<23> > trunc_ln32_fu_803_p1;
    sc_signal< sc_lv<1> > icmp_ln32_1_fu_813_p2;
    sc_signal< sc_lv<1> > icmp_ln32_fu_807_p2;
    sc_signal< sc_lv<1> > or_ln32_fu_819_p2;
    sc_signal< sc_lv<1> > grp_fu_516_p2;
    sc_signal< sc_lv<1> > icmp_ln70_fu_849_p2;
    sc_signal< sc_lv<8> > y_2_fu_843_p2;
    sc_signal< sc_lv<15> > tmp_19_fu_871_p3;
    sc_signal< sc_lv<8> > select_ln75_fu_855_p3;
    sc_signal< sc_lv<16> > zext_ln71_fu_879_p1;
    sc_signal< sc_lv<16> > zext_ln321_fu_883_p1;
    sc_signal< sc_lv<16> > add_ln321_fu_887_p2;
    sc_signal< sc_lv<32> > p_Val2_s_fu_904_p1;
    sc_signal< sc_lv<23> > tmp_V_1_fu_926_p1;
    sc_signal< sc_lv<25> > mantissa_V_fu_930_p4;
    sc_signal< sc_lv<8> > tmp_V_fu_916_p4;
    sc_signal< sc_lv<9> > zext_ln339_fu_944_p1;
    sc_signal< sc_lv<9> > add_ln339_fu_948_p2;
    sc_signal< sc_lv<8> > sub_ln1311_fu_962_p2;
    sc_signal< sc_lv<1> > isNeg_fu_954_p3;
    sc_signal< sc_lv<9> > sext_ln1311_fu_968_p1;
    sc_signal< sc_lv<9> > ush_fu_972_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_980_p1;
    sc_signal< sc_lv<25> > sext_ln1311_2_fu_984_p1;
    sc_signal< sc_lv<79> > zext_ln682_fu_940_p1;
    sc_signal< sc_lv<79> > zext_ln1287_fu_988_p1;
    sc_signal< sc_lv<25> > r_V_fu_992_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1004_p3;
    sc_signal< sc_lv<79> > r_V_1_fu_998_p2;
    sc_signal< sc_lv<8> > zext_ln59_fu_1012_p1;
    sc_signal< sc_lv<8> > tmp_20_fu_1016_p4;
    sc_signal< sc_lv<8> > sub_ln59_fu_1034_p2;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state101;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_state31;
    static const sc_lv<13> ap_ST_fsm_state32;
    static const sc_lv<13> ap_ST_fsm_pp1_stage0;
    static const sc_lv<13> ap_ST_fsm_state87;
    static const sc_lv<13> ap_ST_fsm_state88;
    static const sc_lv<13> ap_ST_fsm_pp2_stage0;
    static const sc_lv<13> ap_ST_fsm_state101;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_3D23D70A;
    static const sc_lv<32> ap_const_lv32_48000000;
    static const sc_lv<32> ap_const_lv32_3C000000;
    static const sc_lv<32> ap_const_lv32_37000000;
    static const sc_lv<32> ap_const_lv32_437F0000;
    static const sc_lv<64> ap_const_lv64_406FE00000000000;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1044_fu_769_p2();
    void thread_add_ln13_1_fu_565_p2();
    void thread_add_ln13_2_fu_597_p2();
    void thread_add_ln13_3_fu_603_p2();
    void thread_add_ln13_fu_559_p2();
    void thread_add_ln26_fu_719_p2();
    void thread_add_ln321_fu_887_p2();
    void thread_add_ln339_fu_948_p2();
    void thread_add_ln54_fu_641_p2();
    void thread_add_ln555_fu_691_p2();
    void thread_add_ln68_fu_837_p2();
    void thread_and_ln32_fu_825_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state101();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state87();
    void thread_ap_CS_fsm_state88();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state100_pp2_stage0_iter11();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state11_pp0_stage0_iter5();
    void thread_ap_block_state12_pp0_stage0_iter6();
    void thread_ap_block_state13_pp0_stage0_iter7();
    void thread_ap_block_state14_pp0_stage0_iter8();
    void thread_ap_block_state15_pp0_stage0_iter9();
    void thread_ap_block_state16_pp0_stage0_iter10();
    void thread_ap_block_state17_pp0_stage0_iter11();
    void thread_ap_block_state18_pp0_stage0_iter12();
    void thread_ap_block_state19_pp0_stage0_iter13();
    void thread_ap_block_state20_pp0_stage0_iter14();
    void thread_ap_block_state21_pp0_stage0_iter15();
    void thread_ap_block_state22_pp0_stage0_iter16();
    void thread_ap_block_state23_pp0_stage0_iter17();
    void thread_ap_block_state24_pp0_stage0_iter18();
    void thread_ap_block_state25_pp0_stage0_iter19();
    void thread_ap_block_state26_pp0_stage0_iter20();
    void thread_ap_block_state27_pp0_stage0_iter21();
    void thread_ap_block_state28_pp0_stage0_iter22();
    void thread_ap_block_state29_pp0_stage0_iter23();
    void thread_ap_block_state30_pp0_stage0_iter24();
    void thread_ap_block_state33_pp1_stage0_iter0();
    void thread_ap_block_state34_pp1_stage0_iter1();
    void thread_ap_block_state35_pp1_stage0_iter2();
    void thread_ap_block_state36_pp1_stage0_iter3();
    void thread_ap_block_state37_pp1_stage0_iter4();
    void thread_ap_block_state38_pp1_stage0_iter5();
    void thread_ap_block_state39_pp1_stage0_iter6();
    void thread_ap_block_state40_pp1_stage0_iter7();
    void thread_ap_block_state41_pp1_stage0_iter8();
    void thread_ap_block_state42_pp1_stage0_iter9();
    void thread_ap_block_state43_pp1_stage0_iter10();
    void thread_ap_block_state44_pp1_stage0_iter11();
    void thread_ap_block_state45_pp1_stage0_iter12();
    void thread_ap_block_state46_pp1_stage0_iter13();
    void thread_ap_block_state47_pp1_stage0_iter14();
    void thread_ap_block_state48_pp1_stage0_iter15();
    void thread_ap_block_state49_pp1_stage0_iter16();
    void thread_ap_block_state50_pp1_stage0_iter17();
    void thread_ap_block_state51_pp1_stage0_iter18();
    void thread_ap_block_state52_pp1_stage0_iter19();
    void thread_ap_block_state53_pp1_stage0_iter20();
    void thread_ap_block_state54_pp1_stage0_iter21();
    void thread_ap_block_state55_pp1_stage0_iter22();
    void thread_ap_block_state56_pp1_stage0_iter23();
    void thread_ap_block_state57_pp1_stage0_iter24();
    void thread_ap_block_state58_pp1_stage0_iter25();
    void thread_ap_block_state59_pp1_stage0_iter26();
    void thread_ap_block_state60_pp1_stage0_iter27();
    void thread_ap_block_state61_pp1_stage0_iter28();
    void thread_ap_block_state62_pp1_stage0_iter29();
    void thread_ap_block_state63_pp1_stage0_iter30();
    void thread_ap_block_state64_pp1_stage0_iter31();
    void thread_ap_block_state65_pp1_stage0_iter32();
    void thread_ap_block_state66_pp1_stage0_iter33();
    void thread_ap_block_state67_pp1_stage0_iter34();
    void thread_ap_block_state68_pp1_stage0_iter35();
    void thread_ap_block_state69_pp1_stage0_iter36();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state70_pp1_stage0_iter37();
    void thread_ap_block_state71_pp1_stage0_iter38();
    void thread_ap_block_state72_pp1_stage0_iter39();
    void thread_ap_block_state73_pp1_stage0_iter40();
    void thread_ap_block_state74_pp1_stage0_iter41();
    void thread_ap_block_state75_pp1_stage0_iter42();
    void thread_ap_block_state76_pp1_stage0_iter43();
    void thread_ap_block_state77_pp1_stage0_iter44();
    void thread_ap_block_state78_pp1_stage0_iter45();
    void thread_ap_block_state79_pp1_stage0_iter46();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state80_pp1_stage0_iter47();
    void thread_ap_block_state81_pp1_stage0_iter48();
    void thread_ap_block_state82_pp1_stage0_iter49();
    void thread_ap_block_state83_pp1_stage0_iter50();
    void thread_ap_block_state84_pp1_stage0_iter51();
    void thread_ap_block_state85_pp1_stage0_iter52();
    void thread_ap_block_state86_pp1_stage0_iter53();
    void thread_ap_block_state89_pp2_stage0_iter0();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state90_pp2_stage0_iter1();
    void thread_ap_block_state91_pp2_stage0_iter2();
    void thread_ap_block_state92_pp2_stage0_iter3();
    void thread_ap_block_state93_pp2_stage0_iter4();
    void thread_ap_block_state94_pp2_stage0_iter5();
    void thread_ap_block_state95_pp2_stage0_iter6();
    void thread_ap_block_state96_pp2_stage0_iter7();
    void thread_ap_block_state97_pp2_stage0_iter8();
    void thread_ap_block_state98_pp2_stage0_iter9();
    void thread_ap_block_state99_pp2_stage0_iter10();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_condition_pp1_exit_iter0_state33();
    void thread_ap_condition_pp2_exit_iter0_state89();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_y_0_i12_phi_fu_434_p4();
    void thread_ap_phi_mux_y_0_i_phi_fu_344_p4();
    void thread_ap_phi_mux_y_0_phi_fu_377_p4();
    void thread_ap_phi_reg_pp1_iter0_phi_ln41_1_reg_407();
    void thread_ap_phi_reg_pp1_iter0_phi_ln41_reg_395();
    void thread_ap_ready();
    void thread_bitcast_ln32_fu_790_p1();
    void thread_coe_a_M_imag_address0();
    void thread_coe_a_M_imag_ce0();
    void thread_coe_a_M_real_address0();
    void thread_coe_a_M_real_ce0();
    void thread_coe_b_address0();
    void thread_coe_b_ce0();
    void thread_fft_result_M_imag_address0();
    void thread_fft_result_M_imag_ce0();
    void thread_fft_result_M_imag_ce1();
    void thread_fft_result_M_imag_d0();
    void thread_fft_result_M_imag_we0();
    void thread_fft_result_M_imag_we1();
    void thread_fft_result_M_real_address0();
    void thread_fft_result_M_real_ce0();
    void thread_fft_result_M_real_ce1();
    void thread_fft_result_M_real_d0();
    void thread_fft_result_M_real_we0();
    void thread_fft_result_M_real_we1();
    void thread_grp_fft_top_2D_fu_452_ap_start();
    void thread_grp_fft_top_2D_fu_452_direction();
    void thread_grp_fft_top_2D_fu_452_in_M_imag_q0();
    void thread_grp_fft_top_2D_fu_452_in_M_real_q0();
    void thread_grp_fu_463_p0();
    void thread_grp_fu_463_p1();
    void thread_grp_fu_468_p0();
    void thread_grp_fu_468_p1();
    void thread_grp_fu_490_p0();
    void thread_icmp_ln13_1_fu_591_p2();
    void thread_icmp_ln13_2_fu_623_p2();
    void thread_icmp_ln13_3_fu_629_p2();
    void thread_icmp_ln13_fu_585_p2();
    void thread_icmp_ln26_fu_713_p2();
    void thread_icmp_ln28_fu_731_p2();
    void thread_icmp_ln32_1_fu_813_p2();
    void thread_icmp_ln32_fu_807_p2();
    void thread_icmp_ln54_fu_635_p2();
    void thread_icmp_ln56_fu_653_p2();
    void thread_icmp_ln68_fu_831_p2();
    void thread_icmp_ln70_fu_849_p2();
    void thread_isNeg_fu_954_p3();
    void thread_mantissa_V_fu_930_p4();
    void thread_or_ln32_fu_819_p2();
    void thread_p_Val2_s_fu_904_p1();
    void thread_r_V_1_fu_998_p2();
    void thread_r_V_fu_992_p2();
    void thread_select_ln1312_fu_1026_p3();
    void thread_select_ln32_1_fu_745_p3();
    void thread_select_ln32_fu_737_p3();
    void thread_select_ln59_1_fu_659_p3();
    void thread_select_ln59_2_fu_667_p3();
    void thread_select_ln75_1_fu_863_p3();
    void thread_select_ln75_fu_855_p3();
    void thread_sext_ln1311_1_fu_980_p1();
    void thread_sext_ln1311_2_fu_984_p1();
    void thread_sext_ln1311_fu_968_p1();
    void thread_sub_ln1311_fu_962_p2();
    void thread_sub_ln59_fu_1034_p2();
    void thread_tmp_14_fu_793_p4();
    void thread_tmp_16_fu_609_p3();
    void thread_tmp_17_fu_675_p3();
    void thread_tmp_18_fu_753_p3();
    void thread_tmp_19_fu_871_p3();
    void thread_tmp_20_fu_1016_p4();
    void thread_tmp_23_fu_1004_p3();
    void thread_tmp_M_imag_address0();
    void thread_tmp_M_imag_ce0();
    void thread_tmp_M_imag_d0();
    void thread_tmp_M_imag_we0();
    void thread_tmp_M_real_address0();
    void thread_tmp_M_real_ce0();
    void thread_tmp_M_real_d0();
    void thread_tmp_M_real_we0();
    void thread_tmp_V_1_fu_926_p1();
    void thread_tmp_V_fu_916_p4();
    void thread_tmp_fu_571_p3();
    void thread_trunc_ln32_fu_803_p1();
    void thread_ush_fu_972_p3();
    void thread_x_1_fu_703_p2();
    void thread_x_2_fu_898_p2();
    void thread_x_fu_784_p2();
    void thread_x_io_V_address0();
    void thread_x_io_V_ce0();
    void thread_x_io_V_d0();
    void thread_x_io_V_we0();
    void thread_y_1_fu_647_p2();
    void thread_y_2_fu_843_p2();
    void thread_y_fu_725_p2();
    void thread_zext_ln1027_1_fu_617_p1();
    void thread_zext_ln1027_fu_579_p1();
    void thread_zext_ln1044_1_fu_775_p1();
    void thread_zext_ln1044_fu_765_p1();
    void thread_zext_ln1287_fu_988_p1();
    void thread_zext_ln29_fu_761_p1();
    void thread_zext_ln321_1_fu_893_p1();
    void thread_zext_ln321_fu_883_p1();
    void thread_zext_ln339_fu_944_p1();
    void thread_zext_ln555_1_fu_687_p1();
    void thread_zext_ln555_2_fu_697_p1();
    void thread_zext_ln57_fu_683_p1();
    void thread_zext_ln59_fu_1012_p1();
    void thread_zext_ln682_fu_940_p1();
    void thread_zext_ln71_fu_879_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
