{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1467640316471 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_CAMERA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE2_115_CAMERA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467640316529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467640316648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467640316648 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] -108.0 degrees -105.0 degrees " "Can't achieve requested value -108.0 degrees for clock output sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] of parameter phase shift -- achieved value of -105.0 degrees" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1467640316781 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1467640316781 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] 2 1 -105 -2917 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1467640316781 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1467640316781 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1112 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1467640316781 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1467640316781 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467640316911 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467640317341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467640317341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467640317341 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1467640317341 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 4157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467640317348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 4159 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467640317348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 4161 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467640317348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 4163 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467640317348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 4165 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467640317348 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1467640317348 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1467640317352 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467640317362 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aij1 " "Entity dcfifo_aij1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1467640319633 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ihj1 " "Entity dcfifo_ihj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1467640319633 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1467640319633 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D5M_VGA.SDC " "Reading SDC File: 'DE2_115_D5M_VGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1467640319653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D5M_VGA.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115_D5M_VGA.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1467640319654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D5M_VGA.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_D5M_VGA.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319655 ""}  } { { "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1467640319655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D5M_VGA.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115_D5M_VGA.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1467640319655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D5M_VGA.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_D5M_VGA.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319656 ""}  } { { "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_D5M_VGA.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1467640319656 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319659 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319659 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319659 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319659 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1467640319659 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1467640319660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1_IN\[0\] " "Node: GPIO_1_IN\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467640319668 "|DE2_115_CAMERA|GPIO_1_IN[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAW2RGB:u4\|dval_ctrl " "Node: RAW2RGB:u4\|dval_ctrl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467640319668 "|DE2_115_CAMERA|RAW2RGB:u4|dval_ctrl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1467640319669 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1467640319692 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1467640319698 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  25.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467640319698 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1467640319698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319994 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 31 2 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C3 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319994 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 31 2 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C0 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319995 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 31 2 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C2 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319995 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 31 2 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_1_IN\[0\]~input (placed in PIN T9 (CLK12, DIFFCLK_7n)) " "Automatically promoted node GPIO_1_IN\[0\]~input (placed in PIN T9 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319995 ""}  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 101 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 4147 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/I2C_Controller.v" 60 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1919 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467640319996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/I2C_CCD_Config.v" 66 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 2039 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467640319996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467640319996 ""}  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/I2C_CCD_Config.v" 66 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|mLENGTH\[7\]~0 " "Destination node Sdram_Control:u7\|mLENGTH\[7\]~0" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/Sdram_Control/Sdram_Control.v" 489 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|mLENGTH[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1805 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467640319996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/Reset_Delay.v" 46 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1942 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467640319996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467640319996 ""}  } { { "v/Reset_Delay.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/Reset_Delay.v" 46 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1292 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467640319997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1_D\[15\]~output " "Destination node GPIO_1_D\[15\]~output" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[15]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 3206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467640319997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~1 " "Destination node Reset_Delay:u2\|oRST_1~1" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/Reset_Delay.v" 47 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1982 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467640319997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467640319997 ""}  } { { "v/Reset_Delay.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/Reset_Delay.v" 47 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467640319997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1467640321149 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467640321156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467640321156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467640321168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467640321177 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1467640321183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1467640321184 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467640321190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1467640322332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1467640322339 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467640322339 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 295 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 96 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1467640322537 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[2\] GPIO_1_D\[14\]~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"GPIO_1_D\[14\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 295 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1467640322539 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[4\] GPIO_0_D\[0\]~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"GPIO_0_D\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 295 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1467640322539 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467640322596 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1467640322596 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467640322600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467640325163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467640326198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467640326237 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467640329904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467640329905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467640331155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1467640334596 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467640334596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467640337422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1467640337427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467640337427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.22 " "Total time spent on timing analysis during the Fitter is 3.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1467640337532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467640337656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467640338356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467640338485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467640339117 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467640340437 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1467640341732 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently disabled " "Pin GPIO_1_D\[28\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently enabled " "Pin GPIO_0_D\[0\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently enabled " "Pin GPIO_0_D\[1\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[1] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently enabled " "Pin GPIO_0_D\[2\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[2] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently enabled " "Pin GPIO_0_D\[3\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[3] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently enabled " "Pin GPIO_0_D\[4\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[4] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently enabled " "Pin GPIO_0_D\[5\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[5] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently enabled " "Pin GPIO_0_D\[6\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[6] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently enabled " "Pin GPIO_0_D\[7\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[7] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently enabled " "Pin GPIO_0_D\[8\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently enabled " "Pin GPIO_0_D\[9\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently enabled " "Pin GPIO_0_D\[10\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently enabled " "Pin GPIO_0_D\[11\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently enabled " "Pin GPIO_0_D\[12\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently enabled " "Pin GPIO_0_D\[13\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently enabled " "Pin GPIO_0_D\[14\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently enabled " "Pin GPIO_0_D\[15\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently enabled " "Pin GPIO_0_D\[16\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently enabled " "Pin GPIO_0_D\[17\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently enabled " "Pin GPIO_0_D\[18\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently enabled " "Pin GPIO_0_D\[19\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently enabled " "Pin GPIO_0_D\[20\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently enabled " "Pin GPIO_0_D\[21\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently enabled " "Pin GPIO_0_D\[22\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently enabled " "Pin GPIO_0_D\[23\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently enabled " "Pin GPIO_0_D\[24\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently enabled " "Pin GPIO_0_D\[25\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently enabled " "Pin GPIO_0_D\[26\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently enabled " "Pin GPIO_0_D\[27\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently enabled " "Pin GPIO_0_D\[28\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 100 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently enabled " "Pin GPIO_1_D\[14\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently enabled " "Pin GPIO_1_D\[15\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently enabled " "Pin GPIO_1_D\[17\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently enabled " "Pin GPIO_1_D\[22\] has a permanently enabled output enable" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.v" 102 0 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1467640341777 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1467640341777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.fit.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/d5m_de0nano/DE2_115_CAMERA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467640342223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467640343429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:52:23 2016 " "Processing ended: Mon Jul 04 15:52:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467640343429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467640343429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467640343429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467640343429 ""}
