// Seed: 279525870
module module_0 (
    output wor id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11
    , id_35,
    output tri0 id_12,
    input wand id_13,
    input wor id_14,
    input supply1 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wor id_18,
    input tri1 id_19,
    input wor id_20,
    output supply1 id_21,
    input wor id_22,
    input tri1 id_23,
    output tri1 id_24,
    input tri id_25,
    input wor id_26,
    input tri id_27,
    input supply1 id_28,
    input wor id_29,
    input uwire id_30
    , id_36,
    input supply1 id_31,
    input wor id_32,
    input tri1 id_33
    , id_37
);
  wire id_38;
endmodule
macromodule module_1 (
    output wire id_0,
    input supply0 id_1,
    output supply0 id_2
    , id_5,
    input tri1 id_3
);
  wire id_6;
  assign id_5 = 1 ^ id_3;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
