# Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os)

.model ugv_pwm_ctrl
.inputs clk dir0 dir1 rst sel0 sel1
.outputs in1 in2 in3 in4 pwm_out_left pwm_out_right
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt CLOCK_CELL I_PAD=clk O_CLK=$auto$clkbufmap.cc:252:execute$1427.C
.cname $auto$clkbufmap.cc:252:execute$1427.clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8"
.subckt GMUX_IP IP=$auto$clkbufmap.cc:252:execute$1427.C IS0=$false IZ=$auto$clkbufmap.cc:247:execute$1426
.cname $auto$clkbufmap.cc:252:execute$1427.gmux
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8"
.subckt CLOCK_CELL I_PAD=rst O_CLK=$auto$clkbufmap.cc:252:execute$1432.C
.cname $auto$clkbufmap.cc:252:execute$1432.clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8"
.subckt GMUX_IP IP=$auto$clkbufmap.cc:252:execute$1432.C IS0=$false IZ=$auto$clkbufmap.cc:247:execute$1431
.cname $auto$clkbufmap.cc:252:execute$1432.gmux
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8"
.subckt BIDIR_CELL I_DAT=in4_LUT2_O.XSL I_EN=$true I_PAD_$inp=dir0 O_EN=$false
.cname $iopadmap$ugv_pwm_ctrl.dir0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=in4_LUT2_O.XAB I_EN=$true I_PAD_$inp=dir1 O_EN=$false
.cname $iopadmap$ugv_pwm_ctrl.dir1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=in4_LUT2_O.XSL O_EN=$true O_PAD_$out=in1
.cname $iopadmap$ugv_pwm_ctrl.in1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$in2 O_EN=$true O_PAD_$out=in2
.cname $iopadmap$ugv_pwm_ctrl.in2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$in3 O_EN=$true O_PAD_$out=in3
.cname $iopadmap$ugv_pwm_ctrl.in3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$in4 O_EN=$true O_PAD_$out=in4
.cname $iopadmap$ugv_pwm_ctrl.in4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$pwm_out_left O_EN=$true O_PAD_$out=pwm_out_left
.cname $iopadmap$ugv_pwm_ctrl.pwm_out_left
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$pwm_out_left O_EN=$true O_PAD_$out=pwm_out_right
.cname $iopadmap$ugv_pwm_ctrl.pwm_out_right
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=sel1_LUT3_I0.XSL I_EN=$true I_PAD_$inp=sel0 O_EN=$false
.cname $iopadmap$ugv_pwm_ctrl.sel0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=sel1_LUT3_I0.XB2 I_EN=$true I_PAD_$inp=sel1 O_EN=$false
.cname $iopadmap$ugv_pwm_ctrl.sel1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=in4_LUT2_O.XSL XB1=$false XB2=$false XSL=in4_LUT2_O.XAB XZ=$iopadmap$in2
.cname in2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=in4_LUT2_O.XAB XB1=$true XB2=$false XSL=in4_LUT2_O.XSL XZ=$iopadmap$in3
.cname in3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=in4_LUT2_O.XAB XB1=$false XB2=$true XSL=in4_LUT2_O.XSL XZ=$iopadmap$in4
.cname in4_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=sel0_LUT4_I0_I3_LUT2_I1_O(7) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel1_LUT3_I0.XAB
.cname pwm_counter_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=sel0_LUT4_I0_I3_LUT2_I1_O(6) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL
.cname pwm_counter_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=sel0_LUT4_I0_I3_LUT2_I1_O(5) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel0_LUT4_I0_I3_LUT3_I2_1.XB2
.cname pwm_counter_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=sel0_LUT4_I0_I3_LUT2_I1_O(4) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel0_LUT4_I0_I3_LUT3_I2_1.XSL
.cname pwm_counter_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=sel0_LUT4_I0_I3_LUT2_I1_O(3) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel0_LUT4_I0_I3_LUT4_O.BB2
.cname pwm_counter_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=sel0_LUT4_I0_I3_LUT2_I1_O(2) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel0_LUT4_I0_I3_LUT4_O.TSL
.cname pwm_counter_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=sel0_LUT4_I0_I3_LUT2_I1_O(1) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel0_LUT4_I0_I3_LUT4_O.TAB
.cname pwm_counter_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1426 QD=pwm_counter_dffc_Q_7_D(0) QEN=$true QRT=$auto$clkbufmap.cc:247:execute$1431 QST=$false QZ=sel0_LUT4_I0_I3_LUT4_O.TBS
.cname pwm_counter_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/rps/ugv/pwm.v:51.5-56.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=sel0_LUT4_I0_I3_LUT4_O.TBS FZ=pwm_counter_dffc_Q_7_D(0)
.cname pwm_counter_dffc_Q_7_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=pwm_out_left_LUT3_O_I0 XA2=pwm_out_left_LUT3_O_I0 XAB=pwm_out_left_LUT3_O_I2 XB1=$false XB2=pwm_out_left_LUT3_O_I0 XSL=pwm_out_left_LUT3_O_I1 XZ=$iopadmap$pwm_out_left
.cname pwm_out_left_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=pwm_out_left_LUT3_O_I2_LUT3_O_I0 XA2=pwm_out_left_LUT3_O_I2_LUT3_O_I0 XAB=pwm_out_left_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=pwm_out_left_LUT3_O_I2_LUT3_O_I0 XSL=pwm_out_left_LUT3_O_I2_LUT3_O_I1 XZ=pwm_out_left_LUT3_O_I2
.cname pwm_out_left_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL XB1=$false XB2=$true XSL=sel1_LUT3_I0.XAB XZ=pwm_out_left_LUT3_O_I2_LUT3_O_I0
.cname pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=sel0_LUT4_I0_I3_LUT4_O.TSL XB1=$false XB2=$true XSL=sel0_LUT4_I0_I3_LUT4_O.BB2 XZ=pwm_out_left_LUT3_O_I2_LUT3_O_I1
.cname pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=sel0_LUT4_I0_I3_LUT3_I2_1.XSL XB1=$false XB2=$false XSL=sel0_LUT4_I0_I3_LUT3_I2_1.XB2 XZ=pwm_out_left_LUT3_O_I2_LUT3_O_I2
.cname pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=sel1_LUT3_I0.XSL BA2=sel1_LUT3_I0.XSL BAB=sel0_LUT4_I0_I3_LUT3_I2_1.XSL BB1=sel1_LUT3_I0.XSL BB2=$false BSL=sel0_LUT4_I0_I3_LUT3_I2_1.XB2 CZ=pwm_out_left_LUT3_O_I1 TA1=sel1_LUT3_I0.XSL TA2=sel1_LUT3_I0.XSL TAB=sel0_LUT4_I0_I3_LUT3_I2_1.XSL TB1=sel1_LUT3_I0.XSL TB2=sel1_LUT3_I0.XSL TBS=sel0_LUT4_I0_I3_LUT3_I2_1.XAB TSL=sel0_LUT4_I0_I3_LUT3_I2_1.XB2
.cname sel0_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=sel0_LUT4_I0_I3_LUT3_I2_1.XAB XB1=$true XB2=$false XSL=sel0_LUT4_I0_I3_LUT3_I2_1.XSL XZ=sel0_LUT4_I0_I3_LUT2_I1_O(4)
.cname sel0_LUT4_I0_I3_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=sel0_LUT4_I0_I3_LUT3_I2_O XB1=$true XB2=$false XSL=sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL XZ=sel0_LUT4_I0_I3_LUT2_I1_O(6)
.cname sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XAB XB1=$true XB2=$false XSL=sel0_LUT4_I0_I3_LUT4_O.TSL XZ=sel0_LUT4_I0_I3_LUT2_I1_O(2)
.cname sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=sel0_LUT4_I0_I3_LUT4_O.TBS XB1=$false XB2=$true XSL=sel0_LUT4_I0_I3_LUT4_O.TAB XZ=sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XAB
.cname sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=sel0_LUT4_I0_I3_LUT4_O.TBS XB1=$true XB2=$false XSL=sel0_LUT4_I0_I3_LUT4_O.TAB XZ=sel0_LUT4_I0_I3_LUT2_I1_O(1)
.cname sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=sel1_LUT3_I0.XAB XA2=sel1_LUT3_I0.XAB XAB=sel0_LUT4_I0_I3_LUT3_I2_O XB1=sel1_LUT3_I0.XAB XB2=sel1_LUT3_I0.XAB XSL=sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL XZ=sel0_LUT4_I0_I3_LUT2_I1_O(7)
.cname sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=sel0_LUT4_I0_I3_LUT4_O.BB2 XA2=sel0_LUT4_I0_I3_LUT4_O.BB2 XAB=sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XAB XB1=sel0_LUT4_I0_I3_LUT4_O.BB2 XB2=sel0_LUT4_I0_I3_LUT4_O.BB2 XSL=sel0_LUT4_I0_I3_LUT4_O.TSL XZ=sel0_LUT4_I0_I3_LUT2_I1_O(3)
.cname sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=sel0_LUT4_I0_I3_LUT3_I2_1.XAB XB1=$false XB2=sel0_LUT4_I0_I3_LUT3_I2_1.XB2 XSL=sel0_LUT4_I0_I3_LUT3_I2_1.XSL XZ=sel0_LUT4_I0_I3_LUT3_I2_O
.cname sel0_LUT4_I0_I3_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=sel0_LUT4_I0_I3_LUT3_I2_1.XB2 XA2=sel0_LUT4_I0_I3_LUT3_I2_1.XB2 XAB=sel0_LUT4_I0_I3_LUT3_I2_1.XAB XB1=sel0_LUT4_I0_I3_LUT3_I2_1.XB2 XB2=sel0_LUT4_I0_I3_LUT3_I2_1.XB2 XSL=sel0_LUT4_I0_I3_LUT3_I2_1.XSL XZ=sel0_LUT4_I0_I3_LUT2_I1_O(5)
.cname sel0_LUT4_I0_I3_LUT3_I2_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=sel0_LUT4_I0_I3_LUT4_O.TAB BB1=$false BB2=sel0_LUT4_I0_I3_LUT4_O.BB2 BSL=sel0_LUT4_I0_I3_LUT4_O.TSL CZ=sel0_LUT4_I0_I3_LUT3_I2_1.XAB TA1=$false TA2=$false TAB=sel0_LUT4_I0_I3_LUT4_O.TAB TB1=$false TB2=$false TBS=sel0_LUT4_I0_I3_LUT4_O.TBS TSL=sel0_LUT4_I0_I3_LUT4_O.TSL
.cname sel0_LUT4_I0_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=sel1_LUT3_I0.XB2 XA2=$false XAB=sel1_LUT3_I0.XAB XB1=sel1_LUT3_I0.XB2 XB2=sel1_LUT3_I0.XB2 XSL=sel1_LUT3_I0.XSL XZ=pwm_out_left_LUT3_O_I0
.cname sel1_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.names $false in2_LUT2_O.I0
1 1
.names $false in2_LUT2_O.I1
1 1
.names $false in2_LUT2_O.O
1 1
.names $false in2_LUT2_O.XA1
1 1
.names $true in2_LUT2_O.XA2
1 1
.names in4_LUT2_O.XSL in2_LUT2_O.XAB
1 1
.names $false in2_LUT2_O.XB1
1 1
.names $false in2_LUT2_O.XB2
1 1
.names in4_LUT2_O.XAB in2_LUT2_O.XSL
1 1
.names $false in3_LUT2_O.I0
1 1
.names $false in3_LUT2_O.I1
1 1
.names $false in3_LUT2_O.O
1 1
.names $false in3_LUT2_O.XA1
1 1
.names $true in3_LUT2_O.XA2
1 1
.names in4_LUT2_O.XAB in3_LUT2_O.XAB
1 1
.names $true in3_LUT2_O.XB1
1 1
.names $false in3_LUT2_O.XB2
1 1
.names in4_LUT2_O.XSL in3_LUT2_O.XSL
1 1
.names $false in4_LUT2_O.I0
1 1
.names $false in4_LUT2_O.I1
1 1
.names $false in4_LUT2_O.O
1 1
.names $false in4_LUT2_O.XA1
1 1
.names $false in4_LUT2_O.XA2
1 1
.names $false in4_LUT2_O.XB1
1 1
.names $true in4_LUT2_O.XB2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TBS pwm_counter(0)
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TAB pwm_counter(1)
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TSL pwm_counter(2)
1 1
.names sel0_LUT4_I0_I3_LUT4_O.BB2 pwm_counter(3)
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XSL pwm_counter(4)
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 pwm_counter(5)
1 1
.names sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL pwm_counter(6)
1 1
.names sel1_LUT3_I0.XAB pwm_counter(7)
1 1
.names $false pwm_counter_dffc_Q_7_D_LUT1_O.I0
1 1
.names $false pwm_counter_dffc_Q_7_D_LUT1_O.O
1 1
.names $false pwm_out_left_LUT3_O.I0
1 1
.names $false pwm_out_left_LUT3_O.I1
1 1
.names $false pwm_out_left_LUT3_O.I2
1 1
.names $false pwm_out_left_LUT3_O.O
1 1
.names pwm_out_left_LUT3_O_I0 pwm_out_left_LUT3_O.XA1
1 1
.names pwm_out_left_LUT3_O_I0 pwm_out_left_LUT3_O.XA2
1 1
.names pwm_out_left_LUT3_O_I2 pwm_out_left_LUT3_O.XAB
1 1
.names $false pwm_out_left_LUT3_O.XB1
1 1
.names pwm_out_left_LUT3_O_I0 pwm_out_left_LUT3_O.XB2
1 1
.names pwm_out_left_LUT3_O_I1 pwm_out_left_LUT3_O.XSL
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O.I0
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O.I1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O.I2
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O.O
1 1
.names pwm_out_left_LUT3_O_I2_LUT3_O_I0 pwm_out_left_LUT3_O_I2_LUT3_O.XA1
1 1
.names pwm_out_left_LUT3_O_I2_LUT3_O_I0 pwm_out_left_LUT3_O_I2_LUT3_O.XA2
1 1
.names pwm_out_left_LUT3_O_I2_LUT3_O_I2 pwm_out_left_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O.XB1
1 1
.names pwm_out_left_LUT3_O_I2_LUT3_O_I0 pwm_out_left_LUT3_O_I2_LUT3_O.XB2
1 1
.names pwm_out_left_LUT3_O_I2_LUT3_O_I1 pwm_out_left_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names sel1_LUT3_I0.XAB pwm_out_left_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TSL pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.BB2 pwm_out_left_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $true pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XSL pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 pwm_out_left_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names sel1_LUT3_I0.XSL sel0_LUT4_I0.BA1
1 1
.names sel1_LUT3_I0.XSL sel0_LUT4_I0.BA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XSL sel0_LUT4_I0.BAB
1 1
.names sel1_LUT3_I0.XSL sel0_LUT4_I0.BB1
1 1
.names $false sel0_LUT4_I0.BB2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 sel0_LUT4_I0.BSL
1 1
.names $false sel0_LUT4_I0.I0
1 1
.names $false sel0_LUT4_I0.I1
1 1
.names $false sel0_LUT4_I0.I2
1 1
.names $false sel0_LUT4_I0.I3
1 1
.names $false sel0_LUT4_I0.O
1 1
.names sel1_LUT3_I0.XSL sel0_LUT4_I0.TA1
1 1
.names sel1_LUT3_I0.XSL sel0_LUT4_I0.TA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XSL sel0_LUT4_I0.TAB
1 1
.names sel1_LUT3_I0.XSL sel0_LUT4_I0.TB1
1 1
.names sel1_LUT3_I0.XSL sel0_LUT4_I0.TB2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XAB sel0_LUT4_I0.TBS
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 sel0_LUT4_I0.TSL
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XAB sel0_LUT4_I0_I3
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1.O
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1.XA1
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1.XA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XAB sel0_LUT4_I0_I3_LUT2_I1.XAB
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1.XB1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1.XB2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XSL sel0_LUT4_I0_I3_LUT2_I1.XSL
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.O
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XA1
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_O sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XAB
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XB1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XB2
1 1
.names sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XSL sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O.XSL
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.O
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XA1
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XA2
1 1
.names sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XAB
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XB1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XB2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TSL sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1.XSL
1 1
.names sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.O
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.XA1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.XA2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TBS sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.XAB
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.XB1
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.XB2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_1_I1_LUT2_O.XSL
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.O
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XA1
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XA2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TBS sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XAB
1 1
.names $true sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XB1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XB2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT2_O_2.XSL
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.I2
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.O
1 1
.names sel1_LUT3_I0.XAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XA1
1 1
.names sel1_LUT3_I0.XAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_O sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XAB
1 1
.names sel1_LUT3_I0.XAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XB1
1 1
.names sel1_LUT3_I0.XAB sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O.XB2
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.I2
1 1
.names $false sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.O
1 1
.names sel0_LUT4_I0_I3_LUT4_O.BB2 sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XA1
1 1
.names sel0_LUT4_I0_I3_LUT4_O.BB2 sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XA2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.BB2 sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XB1
1 1
.names sel0_LUT4_I0_I3_LUT4_O.BB2 sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XB2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TSL sel0_LUT4_I0_I3_LUT2_I1_O_LUT3_O_1.XSL
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2.I2
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2.O
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2.XA1
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2.XA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XAB sel0_LUT4_I0_I3_LUT3_I2.XAB
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2.XB1
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 sel0_LUT4_I0_I3_LUT3_I2.XB2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XSL sel0_LUT4_I0_I3_LUT3_I2.XSL
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2_1.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2_1.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2_1.I2
1 1
.names $false sel0_LUT4_I0_I3_LUT3_I2_1.O
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 sel0_LUT4_I0_I3_LUT3_I2_1.XA1
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 sel0_LUT4_I0_I3_LUT3_I2_1.XA2
1 1
.names sel0_LUT4_I0_I3_LUT3_I2_1.XB2 sel0_LUT4_I0_I3_LUT3_I2_1.XB1
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.BA1
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.BA2
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TAB sel0_LUT4_I0_I3_LUT4_O.BAB
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.BB1
1 1
.names sel0_LUT4_I0_I3_LUT4_O.TSL sel0_LUT4_I0_I3_LUT4_O.BSL
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.I0
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.I1
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.I2
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.I3
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.O
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.TA1
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.TA2
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.TB1
1 1
.names $false sel0_LUT4_I0_I3_LUT4_O.TB2
1 1
.names $false sel1_LUT3_I0.I0
1 1
.names $false sel1_LUT3_I0.I1
1 1
.names $false sel1_LUT3_I0.I2
1 1
.names $false sel1_LUT3_I0.O
1 1
.names sel1_LUT3_I0.XB2 sel1_LUT3_I0.XA1
1 1
.names $false sel1_LUT3_I0.XA2
1 1
.names sel1_LUT3_I0.XB2 sel1_LUT3_I0.XB1
1 1
.end
