Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar  9 16:57:25 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      8 |            3 |
|     10 |            2 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            1 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------+-----------------------------------------+------------------+----------------+
|                   Clock Signal                  |               Enable Signal               |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------+-----------------------------------------+------------------+----------------+
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[4]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[5]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[6]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[0]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[1]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[2]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[3]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/p_0_in[7]           |                                         |                1 |              2 |
|  CLK_IN_BUFG                                    |                                           | uart_module0/uart_rx0/clear             |                1 |              8 |
|  CLK_IN_BUFG                                    | uart_module0/uart_rx0/state[3]_i_1__0_n_0 | uart_module0/uart_rx0/clear             |                1 |              8 |
| ~uart_module0/uart_tx0/state_reg[0]_0           | tx_active_IBUF                            | tx_index0                               |                1 |              8 |
|  CLK_IN_BUFG                                    |                                           |                                         |                3 |             10 |
|  CLK_IN_BUFG                                    | uart_module0/uart_tx0/state               | uart_module0/uart_tx0/tx_data_snapshot0 |                3 |             10 |
|  CLK_IN_BUFG                                    | uart_module0/uart_tx0/tx_data_snapshot0   |                                         |                1 |             14 |
| ~uart_module0/uart_rx0/rx_busy_signal_reg_n_0   |                                           |                                         |                3 |             16 |
|  clock_generator0/clock_module_TE02770/clk_BUFG |                                           |                                         |                3 |             18 |
+-------------------------------------------------+-------------------------------------------+-----------------------------------------+------------------+----------------+


