{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710151396024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710151396024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 11:03:15 2024 " "Processing started: Mon Mar 11 11:03:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710151396024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151396024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151396025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710151396349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710151396349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2c_master.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403061 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2c_master.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/codec_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403062 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/codec_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-struct " "Found design unit 1: synthi_top-struct" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403063 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403070 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/modulo_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403070 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/modulo_divider.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-infra_arch " "Found design unit 1: infrastructure-infra_arch" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/infrastructure.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403071 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/infrastructure.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403077 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403088 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-uart_arch " "Found design unit 1: uart_top-uart_arch" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403101 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_controller_fsm.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403112 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_controller_fsm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/shiftreg_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403123 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/output_register.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403137 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/output_register.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403151 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/bit_counter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403152 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/bit_counter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/baud_tick.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403152 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/baud_tick.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710151403152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151403152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710151403196 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT synthi_top.vhd(48) " "VHDL Signal Declaration warning at synthi_top.vhd(48): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403206 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_BCLK synthi_top.vhd(49) " "VHDL Signal Declaration warning at synthi_top.vhd(49): used implicit default value for signal \"AUD_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRCK synthi_top.vhd(50) " "VHDL Signal Declaration warning at synthi_top.vhd(50): used implicit default value for signal \"AUD_DACLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_ADCLRCK synthi_top.vhd(51) " "VHDL Signal Declaration warning at synthi_top.vhd(51): used implicit default value for signal \"AUD_ADCLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_1 synthi_top.vhd(60) " "VHDL Signal Declaration warning at synthi_top.vhd(60): used implicit default value for signal \"LEDR_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_2 synthi_top.vhd(61) " "VHDL Signal Declaration warning at synthi_top.vhd(61): used implicit default value for signal \"LEDR_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_3 synthi_top.vhd(62) " "VHDL Signal Declaration warning at synthi_top.vhd(62): used implicit default value for signal \"LEDR_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_4 synthi_top.vhd(63) " "VHDL Signal Declaration warning at synthi_top.vhd(63): used implicit default value for signal \"LEDR_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_5 synthi_top.vhd(64) " "VHDL Signal Declaration warning at synthi_top.vhd(64): used implicit default value for signal \"LEDR_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_6 synthi_top.vhd(65) " "VHDL Signal Declaration warning at synthi_top.vhd(65): used implicit default value for signal \"LEDR_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_7 synthi_top.vhd(66) " "VHDL Signal Declaration warning at synthi_top.vhd(66): used implicit default value for signal \"LEDR_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_8 synthi_top.vhd(67) " "VHDL Signal Declaration warning at synthi_top.vhd(67): used implicit default value for signal \"LEDR_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_9 synthi_top.vhd(68) " "VHDL Signal Declaration warning at synthi_top.vhd(68): used implicit default value for signal \"LEDR_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710151403207 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/synthi_top.vhd" "infrastructure_1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151403208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/infrastructure.vhd" "modulo_divider_1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/infrastructure.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151403221 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width modulo_divider.vhd(32) " "VHDL Signal Declaration warning at modulo_divider.vhd(32): used explicit default value for signal \"width\" because signal was never assigned a value" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/modulo_divider.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710151403230 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_sync infrastructure:infrastructure_1\|clock_sync:clock_sync_1 " "Elaborating entity \"clock_sync\" for hierarchy \"infrastructure:infrastructure_1\|clock_sync:clock_sync_1\"" {  } { { "../source/infrastructure.vhd" "clock_sync_1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/infrastructure.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151403232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_checker infrastructure:infrastructure_1\|signal_checker:signal_checker_1 " "Elaborating entity \"signal_checker\" for hierarchy \"infrastructure:infrastructure_1\|signal_checker:signal_checker_1\"" {  } { { "../source/infrastructure.vhd" "signal_checker_1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/infrastructure.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_1\"" {  } { { "../source/synthi_top.vhd" "uart_top_1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flanken_detekt_vhdl uart_top:uart_top_1\|flanken_detekt_vhdl:flanken_detekt_vhdl_inst1 " "Elaborating entity \"flanken_detekt_vhdl\" for hierarchy \"uart_top:uart_top_1\|flanken_detekt_vhdl:flanken_detekt_vhdl_inst1\"" {  } { { "../source/uart_top.vhd" "flanken_detekt_vhdl_inst1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_hex2sevseg uart_top:uart_top_1\|vhdl_hex2sevseg:vhdl_hex2sevseg_inst1 " "Elaborating entity \"vhdl_hex2sevseg\" for hierarchy \"uart_top:uart_top_1\|vhdl_hex2sevseg:vhdl_hex2sevseg_inst1\"" {  } { { "../source/uart_top.vhd" "vhdl_hex2sevseg_inst1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick uart_top:uart_top_1\|baud_tick:baud_tick_inst1 " "Elaborating entity \"baud_tick\" for hierarchy \"uart_top:uart_top_1\|baud_tick:baud_tick_inst1\"" {  } { { "../source/uart_top.vhd" "baud_tick_inst1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter uart_top:uart_top_1\|bit_counter:bit_counter_inst1 " "Elaborating entity \"bit_counter\" for hierarchy \"uart_top:uart_top_1\|bit_counter:bit_counter_inst1\"" {  } { { "../source/uart_top.vhd" "bit_counter_inst1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller_fsm uart_top:uart_top_1\|uart_controller_fsm:uart_controller_fsm_inst1 " "Elaborating entity \"uart_controller_fsm\" for hierarchy \"uart_top:uart_top_1\|uart_controller_fsm:uart_controller_fsm_inst1\"" {  } { { "../source/uart_top.vhd" "uart_controller_fsm_inst1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_uart uart_top:uart_top_1\|shiftreg_uart:shiftreg_uart_inst1 " "Elaborating entity \"shiftreg_uart\" for hierarchy \"uart_top:uart_top_1\|shiftreg_uart:shiftreg_uart_inst1\"" {  } { { "../source/uart_top.vhd" "shiftreg_uart_inst1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register uart_top:uart_top_1\|output_register:output_register_inst1 " "Elaborating entity \"output_register\" for hierarchy \"uart_top:uart_top_1\|output_register:output_register_inst1\"" {  } { { "../source/uart_top.vhd" "output_register_inst1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/synthi_top.vhd" "codec_controller_1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/synthi_top.vhd" "i2c_master_1" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151404350 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2c_master.vhd" 301 -1 0 } } { "../source/signal_checker.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/signal_checker.vhd" 36 -1 0 } } { "../source/i2c_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2c_master.vhd" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710151404791 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710151404791 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|AUD_ADCLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_1 GND " "Pin \"LEDR_1\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_2 GND " "Pin \"LEDR_2\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_3 GND " "Pin \"LEDR_3\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_4 GND " "Pin \"LEDR_4\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_5 GND " "Pin \"LEDR_5\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_6 GND " "Pin \"LEDR_6\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_7 GND " "Pin \"LEDR_7\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_8 GND " "Pin \"LEDR_8\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_9 GND " "Pin \"LEDR_9\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710151404840 "|synthi_top|LEDR_9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710151404840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710151404880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710151405386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710151405386 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_1 " "No output dependent on input pin \"KEY_1\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|KEY_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RXD " "No output dependent on input pin \"USB_RXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|USB_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_RXD " "No output dependent on input pin \"BT_RXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|BT_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_TXD " "No output dependent on input pin \"BT_TXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|BT_TXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_RST_N " "No output dependent on input pin \"BT_RST_N\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|BT_RST_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710151405448 "|synthi_top|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710151405448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710151405449 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710151405449 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1710151405449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710151405449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710151405449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710151405469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 11:03:25 2024 " "Processing ended: Mon Mar 11 11:03:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710151405469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710151405469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710151405469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710151405469 ""}
