{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731456539764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731456539765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:08:59 2024 " "Processing started: Tue Nov 12 18:08:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731456539765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456539765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456539765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731456540092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731456540092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/components.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 repeater " "Found entity 1: repeater" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544986 ""} { "Info" "ISGN_ENTITY_NAME" "2 torch " "Found entity 2: torch" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/components.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456544986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sevseg_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sevseg_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg_dec " "Found entity 1: sevseg_dec" {  } { { "Verilog/sevseg_dec.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/sevseg_dec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456544987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456544989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "Verilog/clk_div.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456544990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk " "Found entity 1: fclk" {  } { { "fclk.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456544992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk/fclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk/fclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk_0002 " "Found entity 1: fclk_0002" {  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456544993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456544995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456544995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731456545029 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_seg top.v(6) " "Output port \"o_seg\" at top.v(6) has no driver" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731456545030 "|top"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_switches 1 10 " "Ignored chip_pin synthesis attribute for port \"i_switches\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 10 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 3 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1731456545031 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_buttons 1 4 " "Ignored chip_pin synthesis attribute for port \"i_buttons\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 4 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1731456545031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fclk fclk:fclk " "Elaborating entity \"fclk\" for hierarchy \"fclk:fclk\"" {  } { { "Verilog/top.v" "fclk" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fclk_0002 fclk:fclk\|fclk_0002:fclk_inst " "Elaborating entity \"fclk_0002\" for hierarchy \"fclk:fclk\|fclk_0002:fclk_inst\"" {  } { { "fclk.v" "fclk_inst" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\"" {  } { { "fclk/fclk_0002.v" "altera_pll_i" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545061 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731456545062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\"" {  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545063 ""}  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731456545063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramtest ramtest:test " "Elaborating entity \"ramtest\" for hierarchy \"ramtest:test\"" {  } { { "Verilog/top.v" "test" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramtest:test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\"" {  } { { "ramtest.v" "altsyncram_component" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramtest:test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramtest:test\|altsyncram:altsyncram_component\"" {  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramtest:test\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramtest:test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456545094 ""}  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731456545094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nn1 " "Found entity 1: altsyncram_2nn1" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456545129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456545129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nn1 ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated " "Elaborating entity \"altsyncram_2nn1\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456545157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456545157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_2nn1.tdf" "decode3" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456545184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456545184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_2nn1.tdf" "rden_decode" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456545211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456545211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_2nn1.tdf" "mux2" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545212 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a8 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a9 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a10 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a11 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a12 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a13 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a14 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a15 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a16 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a17 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a18 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a19 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a20 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a21 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a22 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a23 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a24 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a25 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a26 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a27 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a28 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a29 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a30 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a31 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a32 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a33 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a34 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a35 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a36 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a37 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a38 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a39 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a40 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a41 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a42 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a43 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a44 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a45 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a46 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a47 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a48 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a49 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a50 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a51 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a52 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a53 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a54 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a55 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a56 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a57 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a58 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a59 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a60 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a61 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a62 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a63 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545266 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731456545266 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731456545266 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "13 " "Ignored 13 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "13 " "Ignored 13 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1731456545335 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1731456545335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731456545427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[8\] GND " "Pin \"o_LEDs\[8\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[9\] GND " "Pin \"o_LEDs\[9\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_LEDs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[0\] GND " "Pin \"o_seg\[0\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[1\] GND " "Pin \"o_seg\[1\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[2\] GND " "Pin \"o_seg\[2\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[3\] GND " "Pin \"o_seg\[3\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[4\] GND " "Pin \"o_seg\[4\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[5\] GND " "Pin \"o_seg\[5\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[6\] GND " "Pin \"o_seg\[6\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456545438 "|top|o_seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731456545438 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731456545552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456545552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[2\] " "No output dependent on input pin \"i_buttons\[2\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545592 "|top|i_buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[3\] " "No output dependent on input pin \"i_buttons\[3\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456545592 "|top|i_buttons[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731456545592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731456545592 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731456545592 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731456545592 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731456545592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731456545592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731456545606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:09:05 2024 " "Processing ended: Tue Nov 12 18:09:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731456545606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731456545606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731456545606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456545606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731456546596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731456546596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:09:06 2024 " "Processing started: Tue Nov 12 18:09:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731456546596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731456546596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731456546596 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731456546676 ""}
{ "Info" "0" "" "Project  = FPGA-MCHPRS" {  } {  } 0 0 "Project  = FPGA-MCHPRS" 0 0 "Fitter" 0 0 1731456546677 ""}
{ "Info" "0" "" "Revision = FPGA-MCHPRS" {  } {  } 0 0 "Revision = FPGA-MCHPRS" 0 0 "Fitter" 0 0 1731456546677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731456546752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731456546752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA-MCHPRS 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGA-MCHPRS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731456546757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731456546784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731456546784 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1731456546846 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731456547066 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731456547086 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731456547166 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731456547168 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1731456552871 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 8 global CLKCTRL_G6 " "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 8 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731456552920 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731456552920 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731456552921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA-MCHPRS.sdc " "Synopsys Design Constraints File file not found: 'FPGA-MCHPRS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731456553521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731456553521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731456553522 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1731456553522 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456553522 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456553522 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456553522 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1731456553522 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731456553523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731456553523 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731456553523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731456553526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731456553526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731456553526 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731456553526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731456553526 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731456553526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731456553526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731456553526 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731456553526 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1731456553540 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1731456553598 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1731456553610 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1731456553611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1731456553624 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1731456553885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731456553928 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731456553928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731456553928 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731456553928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731456553928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731456553929 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731456553929 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731456553951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731456557061 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1731456557172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731456559851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731456563178 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731456563588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731456563588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731456564689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731456566963 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731456566963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731456567130 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1731456567130 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731456567130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731456567133 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731456567815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731456567844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731456568057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731456568057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731456568254 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731456569534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/FPGA-MCHPRS.fit.smsg " "Generated suppressed messages file C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/FPGA-MCHPRS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731456569715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7379 " "Peak virtual memory: 7379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731456570011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:09:30 2024 " "Processing ended: Tue Nov 12 18:09:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731456570011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731456570011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731456570011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731456570011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731456570943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731456570944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:09:30 2024 " "Processing started: Tue Nov 12 18:09:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731456570944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731456570944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731456570944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731456571433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731456574559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731456574774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:09:34 2024 " "Processing ended: Tue Nov 12 18:09:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731456574774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731456574774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731456574774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731456574774 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731456575434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731456575821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731456575821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:09:35 2024 " "Processing started: Tue Nov 12 18:09:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731456575821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731456575821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA-MCHPRS -c FPGA-MCHPRS " "Command: quartus_sta FPGA-MCHPRS -c FPGA-MCHPRS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731456575821 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731456575904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731456576271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731456576271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456576300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456576300 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA-MCHPRS.sdc " "Synopsys Design Constraints File file not found: 'FPGA-MCHPRS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731456576629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456576629 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_clk i_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_clk i_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1731456576629 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1731456576629 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1731456576629 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731456576629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456576629 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1731456576630 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456576630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456576630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456576630 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731456576630 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731456576630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731456576630 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731456576631 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731456576636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.944 " "Worst-case setup slack is 2.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.944               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.944               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456576643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.756 " "Worst-case hold slack is 0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.756               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456576645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456576646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456576648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.278               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 i_clk  " "    9.900               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456576649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456576649 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731456576656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731456576675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731456577372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456577397 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456577397 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456577397 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731456577397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731456577397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.914 " "Worst-case setup slack is 2.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.914               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.914               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456577402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.787 " "Worst-case hold slack is 0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.787               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456577404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456577406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456577408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.262               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 i_clk  " "    9.926               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456577410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456577410 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731456577416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731456577532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731456578108 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456578134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456578134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456578134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731456578134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731456578134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.807 " "Worst-case setup slack is 3.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.807               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.807               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456578136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.454               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456578138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456578140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456578142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.394               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.394               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 i_clk  " "    9.643               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456578143 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731456578149 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456578257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456578257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731456578257 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731456578257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731456578257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.826 " "Worst-case setup slack is 3.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.826               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.826               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456578260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.448               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456578262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456578264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731456578265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.391               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.391               0.000 fclk\|fclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 i_clk  " "    9.632               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731456578267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731456578267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731456579123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731456579123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5262 " "Peak virtual memory: 5262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731456579161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:09:39 2024 " "Processing ended: Tue Nov 12 18:09:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731456579161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731456579161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731456579161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731456579161 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731456579815 ""}
