Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 11 10:49:21 2021
| Host         : HU-DOPX-COM03 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevelModule_control_sets_placed.rpt
| Design       : TopLevelModule
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |              21 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------+---------------------------+------------------+----------------+--------------+
|         Clock Signal        |   Enable Signal   |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------+---------------------------+------------------+----------------+--------------+
|  PREVIOUS_STATE_reg_i_1_n_0 | k1/TRIGGER        |                           |                1 |              1 |         1.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 | a2/E[0]           |                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |                   |                           |                1 |              2 |         2.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 | k1/COUNT          | k1/COUNT[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 |                   | a3/num_reg                |                2 |              6 |         3.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 |                   | k1/DOWNCOUNTER[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 |                   | k1/CODEWORD[7]_i_1_n_0    |                1 |              8 |         8.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 | k1/LED[7]_i_1_n_0 |                           |                3 |              8 |         2.67 |
|  PREVIOUS_STATE_reg_i_1_n_0 | a2/E[0]           | a3/v_count[9]_i_1_n_0     |                3 |              9 |         3.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 |                   |                           |                9 |             10 |         1.11 |
|  PREVIOUS_STATE_reg_i_1_n_0 |                   | a2/h_count[9]_i_1_n_0     |                5 |             10 |         2.00 |
|  PREVIOUS_STATE_reg_i_1_n_0 | k1/read5_out      |                           |                2 |             11 |         5.50 |
|  PREVIOUS_STATE_reg_i_1_n_0 | k1/TRIGGER        | k1/count_reading          |                3 |             12 |         4.00 |
+-----------------------------+-------------------+---------------------------+------------------+----------------+--------------+


