#pragma once
#ifndef DSP_REGS_H
#define DSP_REGS_H
enum DspReg {
  V0VOLL = 0,
  V0VOLR = 1,
  V0PITCHL = 2,
  V0PITCHH = 3,
  V0SRCN = 4,
  V0ADSR1 = 5,
  V0ADSR2 = 6,
  V0GAIN = 7,
  V0ENVX = 8,
  V0OUTX = 9,
  MVOLL = 0xC,
  EFB = 0xD,
  FIR0 = 0xF,
  V1VOLL = 0x10,
  V1VOLR = 0x11,
  V1PL = 0x12,
  V1PH = 0x13,
  V1SRCN = 0x14,
  V1ADSR1 = 0x15,
  V1ADSR2 = 0x16,
  V1GAIN = 0x17,
  V1ENVX = 0x18,
  V1OUTX = 0x19,
  MVOLR = 0x1C,
  FIR1 = 0x1F,
  V2VOLL = 0x20,
  V2VOLR = 0x21,
  V2PL = 0x22,
  V2PH = 0x23,
  V2SRCN = 0x24,
  V2ADSR1 = 0x25,
  V2ADSR2 = 0x26,
  V2GAIN = 0x27,
  V2ENVX = 0x28,
  V2OUTX = 0x29,
  EVOLL = 0x2C,
  PMON = 0x2D,
  FIR2 = 0x2F,
  V3VOLL = 0x30,
  V3VOLR = 0x31,
  V3PL = 0x32,
  V3PH = 0x33,
  V3SRCN = 0x34,
  V3ADSR1 = 0x35,
  V3ADSR2 = 0x36,
  V3GAIN = 0x37,
  V3ENVX = 0x38,
  V3OUTX = 0x39,
  EVOLR = 0x3C,
  NON = 0x3D,
  FIR3 = 0x3F,
  V4VOLL = 0x40,
  V4VOLR = 0x41,
  V4PL = 0x42,
  V4PH = 0x43,
  V4SRCN = 0x44,
  V4ADSR1 = 0x45,
  V4ADSR2 = 0x46,
  V4GAIN = 0x47,
  V4ENVX = 0x48,
  V4OUTX = 0x49,
  KON = 0x4C,
  EON = 0x4D,
  FIR4 = 0x4F,
  V5VOLL = 0x50,
  V5VOLR = 0x51,
  V5PL = 0x52,
  V5PH = 0x53,
  V5SRCN = 0x54,
  V5ADSR1 = 0x55,
  V5ADSR2 = 0x56,
  V5GAIN = 0x57,
  V5ENVX = 0x58,
  V5OUTX = 0x59,
  KOF = 0x5C,

  DIR = 0x5D,
  FIR5 = 0x5F,
  V6VOLL = 0x60,
  V6VOLR = 0x61,
  V6PL = 0x62,
  V6PH = 0x63,
  V6SRCN = 0x64,
  V6ADSR1 = 0x65,
  V6ADSR2 = 0x66,
  V6GAIN = 0x67,
  V6ENVX = 0x68,
  V6OUTX = 0x69,
  FLG = 0x6C,
  ESA = 0x6D,
  FIR6 = 0x6F,
  V7VOLL = 0x70,
  V7VOLR = 0x71,
  V7PL = 0x72,
  V7PH = 0x73,
  V7SRCN = 0x74,
  V7ADSR1 = 0x75,
  V7ADSR2 = 0x76,
  V7GAIN = 0x77,
  V7ENVX = 0x78,
  V7OUTX = 0x79,
  ENDX = 0x7C,
  EDL = 0x7D,
  FIR7 = 0x7F,
};
#endif