{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519426632720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519426632725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:57:12 2018 " "Processing started: Fri Feb 23 16:57:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519426632725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519426632725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c LC3_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c LC3_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519426632725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519426633041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/altera/15.0/Lab6_copy/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/altera/15.0/Lab6_copy/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/altera/15.0/Lab6_copy/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/altera/15.0/Lab6_copy/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/altera/15.0/Lab6_copy/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644504 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(29) " "Verilog HDL warning at datapath.sv(29): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(31) " "Verilog HDL warning at datapath.sv(31): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(32) " "Verilog HDL warning at datapath.sv(32): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(34) " "Verilog HDL warning at datapath.sv(34): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(35) " "Verilog HDL warning at datapath.sv(35): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(36) " "Verilog HDL warning at datapath.sv(36): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(38) " "Verilog HDL warning at datapath.sv(38): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644505 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(39) " "Verilog HDL warning at datapath.sv(39): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(40) " "Verilog HDL warning at datapath.sv(40): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(41) " "Verilog HDL warning at datapath.sv(41): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(42) " "Verilog HDL warning at datapath.sv(42): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(43) " "Verilog HDL warning at datapath.sv(43): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(44) " "Verilog HDL warning at datapath.sv(44): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/altera/15.0/Lab6_copy/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/altera/15.0/Lab6_copy/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519426644508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/altera/15.0/Lab6_copy/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.sv" "" { Text "C:/altera/15.0/Lab6_copy/mux16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519426644510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519426644510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519426644542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644558 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(37) " "Net \"BEN\" at slc3.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[0\] slc3.sv(80) " "Inferred latch for \"MAR\[0\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[1\] slc3.sv(80) " "Inferred latch for \"MAR\[1\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[2\] slc3.sv(80) " "Inferred latch for \"MAR\[2\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[3\] slc3.sv(80) " "Inferred latch for \"MAR\[3\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[4\] slc3.sv(80) " "Inferred latch for \"MAR\[4\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[5\] slc3.sv(80) " "Inferred latch for \"MAR\[5\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[6\] slc3.sv(80) " "Inferred latch for \"MAR\[6\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644561 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[7\] slc3.sv(80) " "Inferred latch for \"MAR\[7\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[8\] slc3.sv(80) " "Inferred latch for \"MAR\[8\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[9\] slc3.sv(80) " "Inferred latch for \"MAR\[9\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[10\] slc3.sv(80) " "Inferred latch for \"MAR\[10\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[11\] slc3.sv(80) " "Inferred latch for \"MAR\[11\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[12\] slc3.sv(80) " "Inferred latch for \"MAR\[12\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[13\] slc3.sv(80) " "Inferred latch for \"MAR\[13\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[14\] slc3.sv(80) " "Inferred latch for \"MAR\[14\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[15\] slc3.sv(80) " "Inferred latch for \"MAR\[15\]\" at slc3.sv(80)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] slc3.sv(79) " "Inferred latch for \"IR\[0\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] slc3.sv(79) " "Inferred latch for \"IR\[1\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] slc3.sv(79) " "Inferred latch for \"IR\[2\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] slc3.sv(79) " "Inferred latch for \"IR\[3\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] slc3.sv(79) " "Inferred latch for \"IR\[4\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] slc3.sv(79) " "Inferred latch for \"IR\[5\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] slc3.sv(79) " "Inferred latch for \"IR\[6\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] slc3.sv(79) " "Inferred latch for \"IR\[7\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] slc3.sv(79) " "Inferred latch for \"IR\[8\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] slc3.sv(79) " "Inferred latch for \"IR\[9\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644562 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] slc3.sv(79) " "Inferred latch for \"IR\[10\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644563 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] slc3.sv(79) " "Inferred latch for \"IR\[11\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644563 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] slc3.sv(79) " "Inferred latch for \"IR\[12\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644563 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] slc3.sv(79) " "Inferred latch for \"IR\[13\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644563 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] slc3.sv(79) " "Inferred latch for \"IR\[14\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644563 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] slc3.sv(79) " "Inferred latch for \"IR\[15\]\" at slc3.sv(79)" {  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519426644563 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 slc3:my_slc\|datapath:d0\|mux16:gateMux " "Elaborating entity \"mux16\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux16:gateMux\"" {  } { { "datapath.sv" "gateMux" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:my_slc\|datapath:d0\|register:PC " "Elaborating entity \"register\" for hierarchy \"slc3:my_slc\|datapath:d0\|register:PC\"" {  } { { "datapath.sv" "PC" { Text "C:/altera/15.0/Lab6_copy/datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/altera/15.0/Lab6_copy/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519426644608 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/altera/15.0/Lab6_copy/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519426644608 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|comb~synth " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1519426644899 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1519426644899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[0\] " "Latch slc3:my_slc\|IR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645244 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[1\] " "Latch slc3:my_slc\|IR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645245 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[2\] " "Latch slc3:my_slc\|IR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645245 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[3\] " "Latch slc3:my_slc\|IR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645245 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[4\] " "Latch slc3:my_slc\|IR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645245 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[5\] " "Latch slc3:my_slc\|IR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645245 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[6\] " "Latch slc3:my_slc\|IR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645245 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[7\] " "Latch slc3:my_slc\|IR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645246 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[8\] " "Latch slc3:my_slc\|IR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645246 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[9\] " "Latch slc3:my_slc\|IR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645246 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[10\] " "Latch slc3:my_slc\|IR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645246 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[11\] " "Latch slc3:my_slc\|IR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645246 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[12\] " "Latch slc3:my_slc\|IR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645246 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[13\] " "Latch slc3:my_slc\|IR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645246 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[14\] " "Latch slc3:my_slc\|IR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645247 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slc3:my_slc\|IR\[15\] " "Latch slc3:my_slc\|IR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slc3:my_slc\|ISDU:state_controller\|State.S_35 " "Ports D and ENA on the latch are fed by the same signal slc3:my_slc\|ISDU:state_controller\|State.S_35" {  } { { "ISDU.sv" "" { Text "C:/altera/15.0/Lab6_copy/ISDU.sv" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1519426645247 ""}  } { { "slc3.sv" "" { Text "C:/altera/15.0/Lab6_copy/slc3.sv" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1519426645247 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[0\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[0\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[1\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[1\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[2\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[2\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[3\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[3\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[4\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[4\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[5\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[5\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[6\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[6\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[7\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[7\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[8\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[8\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[9\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[9\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[10\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[10\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[11\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[11\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[12\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[12\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[13\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[13\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[14\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[14\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[15\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[15\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/altera/15.0/Lab6_copy/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426645294 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1519426645294 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/altera/15.0/Lab6_copy/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519426645298 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519426645298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1519426645414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1519426645912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/Lab6_copy/output_files/LC3_highlevel.map.smsg " "Generated suppressed messages file C:/altera/15.0/Lab6_copy/output_files/LC3_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1519426645971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519426646217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519426646217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "360 " "Implemented 360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519426646299 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519426646299 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1519426646299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519426646299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519426646299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519426646380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:57:26 2018 " "Processing ended: Fri Feb 23 16:57:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519426646380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519426646380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519426646380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519426646380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519426648644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519426648648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:57:28 2018 " "Processing started: Fri Feb 23 16:57:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519426648648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519426648648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab6 -c LC3_highlevel --netlist_type=sgate " "Command: quartus_npp lab6 -c LC3_highlevel --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519426648648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519426648910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:57:28 2018 " "Processing ended: Fri Feb 23 16:57:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519426648910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519426648910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519426648910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519426648910 ""}
