0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/blk_mem_tb.v,1588752780,verilog,,,,blk_mem_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/dist_fifo_tb.v,1588745116,verilog,,,,dist_fifo_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/distri_mem_tb.v,1588752446,verilog,,,,distri_mem_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/edge_tb.v,1588723720,verilog,,,,edge_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/fifo_new_tb.v,1588748127,verilog,,,,fifo_new_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/fifo_tb.v,1588736582,verilog,,,,fifo_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/reg_file_tb.v,1588753998,verilog,,,,reg_file_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1588476253,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/blk_mem_tb.v,,blk_mem_gen_0,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1588737433,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/blk_mem_tb.v,,blk_mem_gen_1,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1588752246,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/blk_mem_tb.v,,blk_mem_gen_2,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1588475769,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/edge.v,,dist_mem_gen_0,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/edge.v,1588756404,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/fifo_dist.v,,edg,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/fifo.v,1588734587,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/fifo_tb.v,,fifo,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/fifo_dist.v,1588744787,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/dist_fifo_tb.v,,fifo_dist,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/fifo_new.v,1588748485,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/fifo_new_tb.v,,fifo_new,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sources_1/new/register_file.v,1589103074,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab2/src/_lab2/_lab2.srcs/sim_1/new/reg_file_tb.v,,register_file,,,,,,,,
