#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17df1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17df330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17ecd10 .functor NOT 1, L_0x1818e60, C4<0>, C4<0>, C4<0>;
L_0x1818bc0 .functor XOR 1, L_0x1818a60, L_0x1818b20, C4<0>, C4<0>;
L_0x1818d50 .functor XOR 1, L_0x1818bc0, L_0x1818c80, C4<0>, C4<0>;
v0x1814020_0 .net *"_ivl_10", 0 0, L_0x1818c80;  1 drivers
v0x1814120_0 .net *"_ivl_12", 0 0, L_0x1818d50;  1 drivers
v0x1814200_0 .net *"_ivl_2", 0 0, L_0x1815fd0;  1 drivers
v0x18142c0_0 .net *"_ivl_4", 0 0, L_0x1818a60;  1 drivers
v0x18143a0_0 .net *"_ivl_6", 0 0, L_0x1818b20;  1 drivers
v0x18144d0_0 .net *"_ivl_8", 0 0, L_0x1818bc0;  1 drivers
v0x18145b0_0 .net "a", 0 0, v0x1810620_0;  1 drivers
v0x1814650_0 .net "b", 0 0, v0x18106c0_0;  1 drivers
v0x18146f0_0 .net "c", 0 0, v0x1810760_0;  1 drivers
v0x1814790_0 .var "clk", 0 0;
v0x1814830_0 .net "d", 0 0, v0x18108a0_0;  1 drivers
v0x18148d0_0 .net "q_dut", 0 0, L_0x1818900;  1 drivers
v0x1814970_0 .net "q_ref", 0 0, L_0x1815010;  1 drivers
v0x1814a10_0 .var/2u "stats1", 159 0;
v0x1814ab0_0 .var/2u "strobe", 0 0;
v0x1814b50_0 .net "tb_match", 0 0, L_0x1818e60;  1 drivers
v0x1814c10_0 .net "tb_mismatch", 0 0, L_0x17ecd10;  1 drivers
v0x1814cd0_0 .net "wavedrom_enable", 0 0, v0x1810990_0;  1 drivers
v0x1814d70_0 .net "wavedrom_title", 511 0, v0x1810a30_0;  1 drivers
L_0x1815fd0 .concat [ 1 0 0 0], L_0x1815010;
L_0x1818a60 .concat [ 1 0 0 0], L_0x1815010;
L_0x1818b20 .concat [ 1 0 0 0], L_0x1818900;
L_0x1818c80 .concat [ 1 0 0 0], L_0x1815010;
L_0x1818e60 .cmp/eeq 1, L_0x1815fd0, L_0x1818d50;
S_0x17df4c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17df330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17caea0 .functor NOT 1, v0x1810620_0, C4<0>, C4<0>, C4<0>;
L_0x17dfc20 .functor XOR 1, L_0x17caea0, v0x18106c0_0, C4<0>, C4<0>;
L_0x17ecd80 .functor XOR 1, L_0x17dfc20, v0x1810760_0, C4<0>, C4<0>;
L_0x1815010 .functor XOR 1, L_0x17ecd80, v0x18108a0_0, C4<0>, C4<0>;
v0x17ecf80_0 .net *"_ivl_0", 0 0, L_0x17caea0;  1 drivers
v0x17ed020_0 .net *"_ivl_2", 0 0, L_0x17dfc20;  1 drivers
v0x17caff0_0 .net *"_ivl_4", 0 0, L_0x17ecd80;  1 drivers
v0x17cb090_0 .net "a", 0 0, v0x1810620_0;  alias, 1 drivers
v0x180f9e0_0 .net "b", 0 0, v0x18106c0_0;  alias, 1 drivers
v0x180faf0_0 .net "c", 0 0, v0x1810760_0;  alias, 1 drivers
v0x180fbb0_0 .net "d", 0 0, v0x18108a0_0;  alias, 1 drivers
v0x180fc70_0 .net "q", 0 0, L_0x1815010;  alias, 1 drivers
S_0x180fdd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17df330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1810620_0 .var "a", 0 0;
v0x18106c0_0 .var "b", 0 0;
v0x1810760_0 .var "c", 0 0;
v0x1810800_0 .net "clk", 0 0, v0x1814790_0;  1 drivers
v0x18108a0_0 .var "d", 0 0;
v0x1810990_0 .var "wavedrom_enable", 0 0;
v0x1810a30_0 .var "wavedrom_title", 511 0;
E_0x17da100/0 .event negedge, v0x1810800_0;
E_0x17da100/1 .event posedge, v0x1810800_0;
E_0x17da100 .event/or E_0x17da100/0, E_0x17da100/1;
E_0x17da350 .event posedge, v0x1810800_0;
E_0x17c39f0 .event negedge, v0x1810800_0;
S_0x1810120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x180fdd0;
 .timescale -12 -12;
v0x1810320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1810420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x180fdd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1810b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17df330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1815140 .functor NOT 1, v0x1810620_0, C4<0>, C4<0>, C4<0>;
L_0x18151b0 .functor NOT 1, v0x18106c0_0, C4<0>, C4<0>, C4<0>;
L_0x1815240 .functor AND 1, L_0x1815140, L_0x18151b0, C4<1>, C4<1>;
L_0x1815300 .functor NOT 1, v0x1810760_0, C4<0>, C4<0>, C4<0>;
L_0x18153a0 .functor AND 1, L_0x1815240, L_0x1815300, C4<1>, C4<1>;
L_0x18154b0 .functor NOT 1, v0x18108a0_0, C4<0>, C4<0>, C4<0>;
L_0x1815560 .functor AND 1, L_0x18153a0, L_0x18154b0, C4<1>, C4<1>;
L_0x1815670 .functor NOT 1, v0x1810620_0, C4<0>, C4<0>, C4<0>;
L_0x1815730 .functor NOT 1, v0x18106c0_0, C4<0>, C4<0>, C4<0>;
L_0x18157a0 .functor AND 1, L_0x1815670, L_0x1815730, C4<1>, C4<1>;
L_0x1815910 .functor AND 1, L_0x18157a0, v0x1810760_0, C4<1>, C4<1>;
L_0x1815980 .functor AND 1, L_0x1815910, v0x18108a0_0, C4<1>, C4<1>;
L_0x1815ab0 .functor OR 1, L_0x1815560, L_0x1815980, C4<0>, C4<0>;
L_0x1815bc0 .functor NOT 1, v0x1810620_0, C4<0>, C4<0>, C4<0>;
L_0x1815a40 .functor AND 1, L_0x1815bc0, v0x18106c0_0, C4<1>, C4<1>;
L_0x1815d00 .functor NOT 1, v0x1810760_0, C4<0>, C4<0>, C4<0>;
L_0x1815e00 .functor AND 1, L_0x1815a40, L_0x1815d00, C4<1>, C4<1>;
L_0x1815f10 .functor AND 1, L_0x1815e00, v0x18108a0_0, C4<1>, C4<1>;
L_0x1816070 .functor OR 1, L_0x1815ab0, L_0x1815f10, C4<0>, C4<0>;
L_0x1816180 .functor NOT 1, v0x1810620_0, C4<0>, C4<0>, C4<0>;
L_0x18163b0 .functor AND 1, L_0x1816180, v0x18106c0_0, C4<1>, C4<1>;
L_0x1816580 .functor AND 1, L_0x18163b0, v0x1810760_0, C4<1>, C4<1>;
L_0x1816810 .functor NOT 1, v0x18108a0_0, C4<0>, C4<0>, C4<0>;
L_0x1816990 .functor AND 1, L_0x1816580, L_0x1816810, C4<1>, C4<1>;
L_0x1816b70 .functor OR 1, L_0x1816070, L_0x1816990, C4<0>, C4<0>;
L_0x1816c80 .functor NOT 1, v0x18106c0_0, C4<0>, C4<0>, C4<0>;
L_0x1816dd0 .functor AND 1, v0x1810620_0, L_0x1816c80, C4<1>, C4<1>;
L_0x1816e90 .functor NOT 1, v0x1810760_0, C4<0>, C4<0>, C4<0>;
L_0x1816ff0 .functor AND 1, L_0x1816dd0, L_0x1816e90, C4<1>, C4<1>;
L_0x1817100 .functor AND 1, L_0x1816ff0, v0x18108a0_0, C4<1>, C4<1>;
L_0x18172c0 .functor OR 1, L_0x1816b70, L_0x1817100, C4<0>, C4<0>;
L_0x18173d0 .functor NOT 1, v0x18106c0_0, C4<0>, C4<0>, C4<0>;
L_0x1817550 .functor AND 1, v0x1810620_0, L_0x18173d0, C4<1>, C4<1>;
L_0x1817610 .functor AND 1, L_0x1817550, v0x1810760_0, C4<1>, C4<1>;
L_0x18177f0 .functor NOT 1, v0x18108a0_0, C4<0>, C4<0>, C4<0>;
L_0x1817860 .functor AND 1, L_0x1817610, L_0x18177f0, C4<1>, C4<1>;
L_0x1817aa0 .functor OR 1, L_0x18172c0, L_0x1817860, C4<0>, C4<0>;
L_0x1817bb0 .functor AND 1, v0x1810620_0, v0x18106c0_0, C4<1>, C4<1>;
L_0x1817d60 .functor NOT 1, v0x1810760_0, C4<0>, C4<0>, C4<0>;
L_0x1817dd0 .functor AND 1, L_0x1817bb0, L_0x1817d60, C4<1>, C4<1>;
L_0x1818030 .functor NOT 1, v0x18108a0_0, C4<0>, C4<0>, C4<0>;
L_0x18180a0 .functor AND 1, L_0x1817dd0, L_0x1818030, C4<1>, C4<1>;
L_0x1818310 .functor OR 1, L_0x1817aa0, L_0x18180a0, C4<0>, C4<0>;
L_0x1818420 .functor AND 1, v0x1810620_0, v0x18106c0_0, C4<1>, C4<1>;
L_0x1818600 .functor AND 1, L_0x1818420, v0x1810760_0, C4<1>, C4<1>;
L_0x18186c0 .functor AND 1, L_0x1818600, v0x18108a0_0, C4<1>, C4<1>;
L_0x1818900 .functor OR 1, L_0x1818310, L_0x18186c0, C4<0>, C4<0>;
v0x1810e80_0 .net *"_ivl_0", 0 0, L_0x1815140;  1 drivers
v0x1810f60_0 .net *"_ivl_10", 0 0, L_0x18154b0;  1 drivers
v0x1811040_0 .net *"_ivl_12", 0 0, L_0x1815560;  1 drivers
v0x1811130_0 .net *"_ivl_14", 0 0, L_0x1815670;  1 drivers
v0x1811210_0 .net *"_ivl_16", 0 0, L_0x1815730;  1 drivers
v0x1811340_0 .net *"_ivl_18", 0 0, L_0x18157a0;  1 drivers
v0x1811420_0 .net *"_ivl_2", 0 0, L_0x18151b0;  1 drivers
v0x1811500_0 .net *"_ivl_20", 0 0, L_0x1815910;  1 drivers
v0x18115e0_0 .net *"_ivl_22", 0 0, L_0x1815980;  1 drivers
v0x18116c0_0 .net *"_ivl_24", 0 0, L_0x1815ab0;  1 drivers
v0x18117a0_0 .net *"_ivl_26", 0 0, L_0x1815bc0;  1 drivers
v0x1811880_0 .net *"_ivl_28", 0 0, L_0x1815a40;  1 drivers
v0x1811960_0 .net *"_ivl_30", 0 0, L_0x1815d00;  1 drivers
v0x1811a40_0 .net *"_ivl_32", 0 0, L_0x1815e00;  1 drivers
v0x1811b20_0 .net *"_ivl_34", 0 0, L_0x1815f10;  1 drivers
v0x1811c00_0 .net *"_ivl_36", 0 0, L_0x1816070;  1 drivers
v0x1811ce0_0 .net *"_ivl_38", 0 0, L_0x1816180;  1 drivers
v0x1811dc0_0 .net *"_ivl_4", 0 0, L_0x1815240;  1 drivers
v0x1811ea0_0 .net *"_ivl_40", 0 0, L_0x18163b0;  1 drivers
v0x1811f80_0 .net *"_ivl_42", 0 0, L_0x1816580;  1 drivers
v0x1812060_0 .net *"_ivl_44", 0 0, L_0x1816810;  1 drivers
v0x1812140_0 .net *"_ivl_46", 0 0, L_0x1816990;  1 drivers
v0x1812220_0 .net *"_ivl_48", 0 0, L_0x1816b70;  1 drivers
v0x1812300_0 .net *"_ivl_50", 0 0, L_0x1816c80;  1 drivers
v0x18123e0_0 .net *"_ivl_52", 0 0, L_0x1816dd0;  1 drivers
v0x18124c0_0 .net *"_ivl_54", 0 0, L_0x1816e90;  1 drivers
v0x18125a0_0 .net *"_ivl_56", 0 0, L_0x1816ff0;  1 drivers
v0x1812680_0 .net *"_ivl_58", 0 0, L_0x1817100;  1 drivers
v0x1812760_0 .net *"_ivl_6", 0 0, L_0x1815300;  1 drivers
v0x1812840_0 .net *"_ivl_60", 0 0, L_0x18172c0;  1 drivers
v0x1812920_0 .net *"_ivl_62", 0 0, L_0x18173d0;  1 drivers
v0x1812a00_0 .net *"_ivl_64", 0 0, L_0x1817550;  1 drivers
v0x1812ae0_0 .net *"_ivl_66", 0 0, L_0x1817610;  1 drivers
v0x1812dd0_0 .net *"_ivl_68", 0 0, L_0x18177f0;  1 drivers
v0x1812eb0_0 .net *"_ivl_70", 0 0, L_0x1817860;  1 drivers
v0x1812f90_0 .net *"_ivl_72", 0 0, L_0x1817aa0;  1 drivers
v0x1813070_0 .net *"_ivl_74", 0 0, L_0x1817bb0;  1 drivers
v0x1813150_0 .net *"_ivl_76", 0 0, L_0x1817d60;  1 drivers
v0x1813230_0 .net *"_ivl_78", 0 0, L_0x1817dd0;  1 drivers
v0x1813310_0 .net *"_ivl_8", 0 0, L_0x18153a0;  1 drivers
v0x18133f0_0 .net *"_ivl_80", 0 0, L_0x1818030;  1 drivers
v0x18134d0_0 .net *"_ivl_82", 0 0, L_0x18180a0;  1 drivers
v0x18135b0_0 .net *"_ivl_84", 0 0, L_0x1818310;  1 drivers
v0x1813690_0 .net *"_ivl_86", 0 0, L_0x1818420;  1 drivers
v0x1813770_0 .net *"_ivl_88", 0 0, L_0x1818600;  1 drivers
v0x1813850_0 .net *"_ivl_90", 0 0, L_0x18186c0;  1 drivers
v0x1813930_0 .net "a", 0 0, v0x1810620_0;  alias, 1 drivers
v0x18139d0_0 .net "b", 0 0, v0x18106c0_0;  alias, 1 drivers
v0x1813ac0_0 .net "c", 0 0, v0x1810760_0;  alias, 1 drivers
v0x1813bb0_0 .net "d", 0 0, v0x18108a0_0;  alias, 1 drivers
v0x1813ca0_0 .net "q", 0 0, L_0x1818900;  alias, 1 drivers
S_0x1813e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17df330;
 .timescale -12 -12;
E_0x17d9ea0 .event anyedge, v0x1814ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1814ab0_0;
    %nor/r;
    %assign/vec4 v0x1814ab0_0, 0;
    %wait E_0x17d9ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x180fdd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18108a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1810760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18106c0_0, 0;
    %assign/vec4 v0x1810620_0, 0;
    %wait E_0x17c39f0;
    %wait E_0x17da350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18108a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1810760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18106c0_0, 0;
    %assign/vec4 v0x1810620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17da100;
    %load/vec4 v0x1810620_0;
    %load/vec4 v0x18106c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1810760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18108a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18108a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1810760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18106c0_0, 0;
    %assign/vec4 v0x1810620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1810420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17da100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18108a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1810760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18106c0_0, 0;
    %assign/vec4 v0x1810620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17df330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1814790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1814ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17df330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1814790_0;
    %inv;
    %store/vec4 v0x1814790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17df330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1810800_0, v0x1814c10_0, v0x18145b0_0, v0x1814650_0, v0x18146f0_0, v0x1814830_0, v0x1814970_0, v0x18148d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17df330;
T_7 ;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17df330;
T_8 ;
    %wait E_0x17da100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814a10_0, 4, 32;
    %load/vec4 v0x1814b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1814970_0;
    %load/vec4 v0x1814970_0;
    %load/vec4 v0x18148d0_0;
    %xor;
    %load/vec4 v0x1814970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1814a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response28/top_module.sv";
