$date
	Wed Jan 14 09:21:48 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testfull $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
0!
0(
0&
0'
0%
0$
0#
#15
1!
1%
#25
1&
0%
1$
#35
1"
0!
1(
1%
#45
0"
1!
0(
0%
0$
1#
#55
1"
0!
1(
1%
#65
0(
0&
1'
0%
1$
#75
1!
1%
#85
