INFO-FLOW: Workspace Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport opened at Mon Mar 21 15:15:46 -0400 2022
Command     open_solution done; 0.262 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 3.123 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.108 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.248 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.159 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.422 sec.
Command         ap_source done; 0.441 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.947 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.145 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 4.44 sec.
Execute     create_clock -period 4 
Execute       config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/hls_realfft_test.cpp 
Execute       is_xip Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/hls_realfft_test.cpp 
Execute       is_encrypted Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/xfft2real.cpp 
Execute       is_xip Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/xfft2real.cpp 
Execute       is_encrypted Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp 
Execute       is_xip Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 7.999 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 34.341 sec.
Execute     open_solution IPXACTExport 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport opened at Mon Mar 21 15:16:25 -0400 2022
Execute       config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.134 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.213 sec.
Command       ap_source done; 0.216 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.135 sec.
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.224 sec.
Command           ap_source done; 0.234 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.56 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 0.853 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.583 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.133 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.237 sec.
Command         ap_source done; 0.248 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.568 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.829 sec.
Execute     create_clock -period 4 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'real2xfft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling real2xfft.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted real2xfft.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "real2xfft.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E real2xfft.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp
Command         clang done; 3.956 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.879 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp"  -o "Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/useless.bc
Command         clang done; 3.319 sec.
INFO-FLOW: Done: GCC PP time: 9.2 seconds per iteration
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 -directive=Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/.systemc_flag -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.289 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 -directive=Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/all.directive.json -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.271 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-dataflow-lawyer.real2xfft.pp.0.cpp.diag.yml Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-dataflow-lawyer.real2xfft.pp.0.cpp.out.log 2> Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-dataflow-lawyer.real2xfft.pp.0.cpp.err.log 
Command         ap_eval done; 1.48 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: real2xfft.cpp:74:1
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ./sliding_win.h:65:38
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./sliding_win.h:74:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./sliding_win.h:82:1
Execute         send_msg_by_id WARNING @200-471@%s%s 4 real2xfft.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file real2xfft.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/tidy-3.1.real2xfft.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/tidy-3.1.real2xfft.pp.0.cpp.out.log 2> Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/tidy-3.1.real2xfft.pp.0.cpp.err.log 
Command           ap_eval done; 1.551 sec.
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-legacy-rewriter.real2xfft.pp.0.cpp.out.log 2> Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-legacy-rewriter.real2xfft.pp.0.cpp.err.log 
Command           ap_eval done; 1.469 sec.
Command         tidy_31 done; 3.116 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.88 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.bc
Command         clang done; 2.703 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.g.bc -hls-opt -except-internalize hls_real2xfft -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g 
Command         llvm-ld done; 5.369 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:01:13 . Memory (MB): peak = 934.746 ; gain = 863.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:01:13 . Memory (MB): peak = 934.746 ; gain = 863.047
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.pp.bc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.846 sec.
Execute           llvm-ld Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.541 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_real2xfft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.0.bc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'sliding_win_1in2out<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>' into 'hls_real2xfft' (real2xfft.cpp:71).
Command           transform done; 2.466 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:01:20 . Memory (MB): peak = 934.746 ; gain = 863.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.1.bc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.525 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.2.prechk.bc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.187 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:21 . Memory (MB): peak = 934.746 ; gain = 863.047
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.1.bc to Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.bc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'dout.V.data' (real2xfft.cpp:61) into a 32-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'sliding_win_output' (./sliding_win.h:83) in function 'hls_real2xfft' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'apply_win_fn' (./window_fn.h:69) in function 'hls_window_fn::window_fn<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 1024, (hls_window_fn::win_fn_t)2, 2>' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'data2window'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'windowed'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'nodelay.i'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'delayed.i'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'coeff_tab1'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-721] Changing loop 'Loop_sliding_win_delay_proc' (./sliding_win.h:75) to a process function for dataflow in function 'hls_real2xfft'.
INFO: [XFORM 203-721] Changing loop 'Loop_sliding_win_output_proc' (./sliding_win.h:83) to a process function for dataflow in function 'hls_real2xfft'.
INFO: [XFORM 203-721] Changing loop 'Loop_real2xfft_output_proc' (real2xfft.cpp:75) to a process function for dataflow in function 'hls_real2xfft'.
WARNING: [XFORM 203-713] All the elements of global array 'delayed.i.0'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'delayed.i.1'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'nodelay.i.0'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'nodelay.i.1'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_real2xfft', detected/extracted 4 process function(s): 
	 'Loop_sliding_win_delay_proc31'
	 'Loop_sliding_win_output_proc'
	 'hls_window_fn::window_fn<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 1024, (hls_window_fn::win_fn_t)2, 2>'
	 'Loop_real2xfft_output_proc32'.
WARNING: [XFORM 203-124] Array  'delayed.i.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'delayed.i.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'nodelay.i.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'nodelay.i.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
Command           transform done; 1.544 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.tmp.bc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.423 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:23 . Memory (MB): peak = 934.746 ; gain = 863.047
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.2.bc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls_window_fn::window_fn<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 1024, (hls_window_fn::win_fn_t)2, 2>' to 'window_fn' (./window_fn.h:69:33)
WARNING: [XFORM 203-631] Renaming function 'Loop_sliding_win_output_proc' to 'Loop_sliding_win_out' (./sliding_win.h:83:29)
WARNING: [XFORM 203-631] Renaming function 'Loop_sliding_win_delay_proc31' to 'Loop_sliding_win_del' (./sliding_win.h:75:33)
WARNING: [XFORM 203-631] Renaming function 'Loop_real2xfft_output_proc32' to 'Loop_real2xfft_outpu' (real2xfft.cpp:75:30)
INFO: [XFORM 203-531] Rewinding loop 'apply_win_fn' (./window_fn.h:69) in function 'window_fn'.
INFO: [XFORM 203-531] Rewinding loop 'sliding_win_output' (./sliding_win.h:83) in function 'Loop_sliding_win_out'.
INFO: [XFORM 203-531] Rewinding loop 'sliding_win_delay' (./sliding_win.h:75) in function 'Loop_sliding_win_del'.
INFO: [XFORM 203-531] Rewinding loop 'real2xfft_output' (real2xfft.cpp:75) in function 'Loop_real2xfft_outpu'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'apply_win_fn' in function 'window_fn'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'sliding_win_output' in function 'Loop_sliding_win_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'sliding_win_delay' in function 'Loop_sliding_win_del'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'real2xfft_output' in function 'Loop_real2xfft_outpu'.
Command           transform done; 1.082 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:24 . Memory (MB): peak = 934.746 ; gain = 863.047
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 10.785 sec.
Command       elaborate done; 39.879 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_real2xfft' ...
Execute         ap_set_top_model hls_real2xfft 
Execute         get_model_list hls_real2xfft -filter all-wo-channel -topdown 
Execute         preproc_iomode -model hls_real2xfft 
Execute         preproc_iomode -model Loop_real2xfft_outpu 
Execute         preproc_iomode -model window_fn 
Execute         preproc_iomode -model Loop_sliding_win_out 
Execute         preproc_iomode -model Loop_sliding_win_del 
Execute         get_model_list hls_real2xfft -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: Configuring Module : Loop_sliding_win_del ...
Execute         set_default_model Loop_sliding_win_del 
Execute         apply_spec_resource_limit Loop_sliding_win_del 
INFO-FLOW: Configuring Module : Loop_sliding_win_out ...
Execute         set_default_model Loop_sliding_win_out 
Execute         apply_spec_resource_limit Loop_sliding_win_out 
INFO-FLOW: Configuring Module : window_fn ...
Execute         set_default_model window_fn 
Execute         apply_spec_resource_limit window_fn 
INFO-FLOW: Configuring Module : Loop_real2xfft_outpu ...
Execute         set_default_model Loop_real2xfft_outpu 
Execute         apply_spec_resource_limit Loop_real2xfft_outpu 
INFO-FLOW: Configuring Module : hls_real2xfft ...
Execute         set_default_model hls_real2xfft 
Execute         apply_spec_resource_limit hls_real2xfft 
INFO-FLOW: Model list for preprocess: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: Preprocessing Module: Loop_sliding_win_del ...
Execute         set_default_model Loop_sliding_win_del 
Execute         cdfg_preprocess -model Loop_sliding_win_del 
Execute         rtl_gen_preprocess Loop_sliding_win_del 
INFO-FLOW: Preprocessing Module: Loop_sliding_win_out ...
Execute         set_default_model Loop_sliding_win_out 
Execute         cdfg_preprocess -model Loop_sliding_win_out 
Execute         rtl_gen_preprocess Loop_sliding_win_out 
INFO-FLOW: Preprocessing Module: window_fn ...
Execute         set_default_model window_fn 
Execute         cdfg_preprocess -model window_fn 
Execute         rtl_gen_preprocess window_fn 
INFO-FLOW: Preprocessing Module: Loop_real2xfft_outpu ...
Execute         set_default_model Loop_real2xfft_outpu 
Execute         cdfg_preprocess -model Loop_real2xfft_outpu 
Execute         rtl_gen_preprocess Loop_real2xfft_outpu 
INFO-FLOW: Preprocessing Module: hls_real2xfft ...
Execute         set_default_model hls_real2xfft 
Execute         cdfg_preprocess -model hls_real2xfft 
Execute         rtl_gen_preprocess hls_real2xfft 
INFO-FLOW: Model list for synthesis: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sliding_win_del' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_sliding_win_del 
Execute         schedule -model Loop_sliding_win_del 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sliding_win_delay'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.459 sec.
INFO: [HLS 200-111]  Elapsed time: 85 seconds; current allocated memory: 292.673 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.sched.adb -f 
Command         db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling Loop_sliding_win_del.
Execute         set_default_model Loop_sliding_win_del 
Execute         bind -model Loop_sliding_win_del 
BIND OPTION: model=Loop_sliding_win_del
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 292.834 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.verbose.bind.rpt 
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.bind.adb -f 
Command         db_write done; 0.161 sec.
INFO-FLOW: Finish binding Loop_sliding_win_del.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sliding_win_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_sliding_win_out 
Execute         schedule -model Loop_sliding_win_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sliding_win_output'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln83', ./sliding_win.h:83->real2xfft.cpp:71)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.533 sec.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 292.967 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.sched.adb -f 
Command         db_write done; 0.174 sec.
INFO-FLOW: Finish scheduling Loop_sliding_win_out.
Execute         set_default_model Loop_sliding_win_out 
Execute         bind -model Loop_sliding_win_out 
BIND OPTION: model=Loop_sliding_win_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 293.159 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.verbose.bind.rpt 
Command         syn_report done; 0.143 sec.
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.bind.adb -f 
Command         db_write done; 0.294 sec.
INFO-FLOW: Finish binding Loop_sliding_win_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_fn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model window_fn 
Execute         schedule -model window_fn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'apply_win_fn'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69', ./window_fn.h:69)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'window_fn' consists of the following:
	'mul' operation of DSP[32] ('mul_ln1118', ./window_fn.h:72) [32]  (3.89 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 293.353 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.verbose.sched.rpt 
Command         syn_report done; 0.104 sec.
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.sched.adb -f 
Command         db_write done; 0.254 sec.
INFO-FLOW: Finish scheduling window_fn.
Execute         set_default_model window_fn 
Execute         bind -model window_fn 
BIND OPTION: model=window_fn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 293.553 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.verbose.bind.rpt 
Command         syn_report done; 0.164 sec.
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.bind.adb -f 
Command         db_write done; 0.275 sec.
INFO-FLOW: Finish binding window_fn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_real2xfft_outpu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_real2xfft_outpu 
Execute         schedule -model Loop_real2xfft_outpu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real2xfft_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.276 sec.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 293.630 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling Loop_real2xfft_outpu.
Execute         set_default_model Loop_real2xfft_outpu 
Execute         bind -model Loop_real2xfft_outpu 
BIND OPTION: model=Loop_real2xfft_outpu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.284 sec.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 293.796 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.verbose.bind.rpt 
Command         syn_report done; 0.451 sec.
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.bind.adb -f 
Command         db_write done; 0.193 sec.
INFO-FLOW: Finish binding Loop_real2xfft_outpu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_real2xfft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hls_real2xfft 
Execute         schedule -model hls_real2xfft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 293.909 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.sched.adb -f 
Command         db_write done; 0.535 sec.
INFO-FLOW: Finish scheduling hls_real2xfft.
Execute         set_default_model hls_real2xfft 
Execute         bind -model hls_real2xfft 
BIND OPTION: model=hls_real2xfft
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.231 sec.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 294.253 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.verbose.bind.rpt 
Command         syn_report done; 0.223 sec.
Execute         db_write -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.bind.adb -f 
Command         db_write done; 0.356 sec.
INFO-FLOW: Finish binding hls_real2xfft.
Execute         get_model_list hls_real2xfft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_sliding_win_del 
Execute         rtl_gen_preprocess Loop_sliding_win_out 
Execute         rtl_gen_preprocess window_fn 
Execute         rtl_gen_preprocess Loop_real2xfft_outpu 
Execute         rtl_gen_preprocess hls_real2xfft 
INFO-FLOW: Model list for RTL generation: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sliding_win_del' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_sliding_win_del -vendor xilinx -mg_file Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_sliding_win_del_delay_line_Array_V' to 'Loop_sliding_win_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sliding_win_del'.
Command         create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 294.568 MB.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_sliding_win_del -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/Loop_sliding_win_del -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Execute         gen_rtl Loop_sliding_win_del -style xilinx -f -lang vhdl -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/Loop_sliding_win_del 
Execute         gen_rtl Loop_sliding_win_del -style xilinx -f -lang vlog -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/Loop_sliding_win_del 
Execute         syn_report -csynth -model Loop_sliding_win_del -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_del_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_sliding_win_del -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_del_csynth.xml 
Execute         syn_report -verbosereport -model Loop_sliding_win_del -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.verbose.rpt 
Command         syn_report done; 0.165 sec.
Execute         db_write -model Loop_sliding_win_del -f -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.adb 
Command         db_write done; 0.196 sec.
Execute         gen_tb_info Loop_sliding_win_del -p Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sliding_win_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_sliding_win_out -vendor xilinx -mg_file Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sliding_win_out'.
INFO: [HLS 200-111]  Elapsed time: 1.313 seconds; current allocated memory: 295.355 MB.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_sliding_win_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/Loop_sliding_win_out -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Command         gen_rtl done; 0.104 sec.
Execute         gen_rtl Loop_sliding_win_out -style xilinx -f -lang vhdl -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/Loop_sliding_win_out 
Execute         gen_rtl Loop_sliding_win_out -style xilinx -f -lang vlog -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/Loop_sliding_win_out 
Execute         syn_report -csynth -model Loop_sliding_win_out -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_out_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_sliding_win_out -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_out_csynth.xml 
Execute         syn_report -verbosereport -model Loop_sliding_win_out -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.verbose.rpt 
Command         syn_report done; 0.237 sec.
Execute         db_write -model Loop_sliding_win_out -f -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.adb 
Command         db_write done; 0.562 sec.
Execute         gen_tb_info Loop_sliding_win_out -p Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_fn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model window_fn -vendor xilinx -mg_file Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'window_fn_coeff_tab1_0' to 'window_fn_coeff_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'window_fn_coeff_tab1_1' to 'window_fn_coeff_tdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_real2xfft_mul_mul_16s_15ns_31_3_1' to 'hls_real2xfft_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_real2xfft_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_fn'.
Command         create_rtl_model done; 0.211 sec.
INFO: [HLS 200-111]  Elapsed time: 2.028 seconds; current allocated memory: 296.277 MB.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl window_fn -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/window_fn -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Command         gen_rtl done; 0.135 sec.
Execute         gen_rtl window_fn -style xilinx -f -lang vhdl -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/window_fn 
Execute         gen_rtl window_fn -style xilinx -f -lang vlog -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/window_fn 
Execute         syn_report -csynth -model window_fn -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/window_fn_csynth.rpt 
Execute         syn_report -rtlxml -model window_fn -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/window_fn_csynth.xml 
Execute         syn_report -verbosereport -model window_fn -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.verbose.rpt 
Command         syn_report done; 0.255 sec.
Execute         db_write -model window_fn -f -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.adb 
Command         db_write done; 0.439 sec.
Execute         gen_tb_info window_fn -p Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_real2xfft_outpu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_real2xfft_outpu -vendor xilinx -mg_file Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_real2xfft_outpu'.
INFO: [HLS 200-111]  Elapsed time: 1.978 seconds; current allocated memory: 297.049 MB.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_real2xfft_outpu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/Loop_real2xfft_outpu -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Command         gen_rtl done; 0.106 sec.
Execute         gen_rtl Loop_real2xfft_outpu -style xilinx -f -lang vhdl -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/Loop_real2xfft_outpu 
Execute         gen_rtl Loop_real2xfft_outpu -style xilinx -f -lang vlog -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/Loop_real2xfft_outpu 
Execute         syn_report -csynth -model Loop_real2xfft_outpu -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_real2xfft_outpu_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_real2xfft_outpu -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_real2xfft_outpu_csynth.xml 
Execute         syn_report -verbosereport -model Loop_real2xfft_outpu -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Loop_real2xfft_outpu -f -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info Loop_real2xfft_outpu -p Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_real2xfft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Command         get_config_rtl done; 0.111 sec.
Execute         create_rtl_model hls_real2xfft -vendor xilinx -mg_file Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_real2xfft/din_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_real2xfft/dout_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_real2xfft/dout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_real2xfft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_sliding_win_out_U0' to 'start_for_Loop_slfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_window_fn_U0' to 'start_for_window_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_real2xfft_outpu_U0' to 'start_for_Loop_rehbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_real2xfft'.
Command         create_rtl_model done; 0.528 sec.
INFO: [HLS 200-111]  Elapsed time: 1.853 seconds; current allocated memory: 297.881 MB.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl hls_real2xfft -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/hls_real2xfft -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Command         gen_rtl done; 0.206 sec.
Execute         gen_rtl hls_real2xfft -istop -style xilinx -f -lang vhdl -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/hls_real2xfft 
Command         gen_rtl done; 0.253 sec.
Execute         gen_rtl hls_real2xfft -istop -style xilinx -f -lang vlog -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/hls_real2xfft 
Execute         syn_report -csynth -model hls_real2xfft -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/hls_real2xfft_csynth.rpt 
Execute         syn_report -rtlxml -model hls_real2xfft -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/hls_real2xfft_csynth.xml 
Execute         syn_report -verbosereport -model hls_real2xfft -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.verbose.rpt 
Command         syn_report done; 0.405 sec.
Execute         db_write -model hls_real2xfft -f -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.adb 
Command         db_write done; 0.584 sec.
Execute         gen_tb_info hls_real2xfft -p Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft 
Execute         export_constraint_db -f -tool general -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute         syn_report -designview -model hls_real2xfft -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.design.xml 
Command         syn_report done; 0.2 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model hls_real2xfft -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model hls_real2xfft -o Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks hls_real2xfft 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain hls_real2xfft 
INFO-FLOW: Model list for RTL component generation: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: Handling components in module [Loop_sliding_win_del] ... 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
INFO-FLOW: Found component Loop_sliding_win_bkb.
INFO-FLOW: Append model Loop_sliding_win_bkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Loop_sliding_win_out] ... 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
INFO-FLOW: Handling components in module [window_fn] ... 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
INFO-FLOW: Found component hls_real2xfft_muleOg.
INFO-FLOW: Append model hls_real2xfft_muleOg
INFO-FLOW: Found component window_fn_coeff_tcud.
INFO-FLOW: Append model window_fn_coeff_tcud
INFO-FLOW: Found component window_fn_coeff_tdEe.
INFO-FLOW: Append model window_fn_coeff_tdEe
INFO-FLOW: Handling components in module [Loop_real2xfft_outpu] ... 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [hls_real2xfft] ... 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d256_A.
INFO-FLOW: Append model fifo_w16_d256_A
INFO-FLOW: Found component fifo_w16_d256_A.
INFO-FLOW: Append model fifo_w16_d256_A
INFO-FLOW: Found component fifo_w16_d512_A.
INFO-FLOW: Append model fifo_w16_d512_A
INFO-FLOW: Found component fifo_w16_d512_A.
INFO-FLOW: Append model fifo_w16_d512_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_Loop_slfYi.
INFO-FLOW: Append model start_for_Loop_slfYi
INFO-FLOW: Found component start_for_window_g8j.
INFO-FLOW: Append model start_for_window_g8j
INFO-FLOW: Found component start_for_Loop_rehbi.
INFO-FLOW: Append model start_for_Loop_rehbi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_sliding_win_del
INFO-FLOW: Append model Loop_sliding_win_out
INFO-FLOW: Append model window_fn
INFO-FLOW: Append model Loop_real2xfft_outpu
INFO-FLOW: Append model hls_real2xfft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Loop_sliding_win_bkb regslice_core hls_real2xfft_muleOg window_fn_coeff_tcud window_fn_coeff_tdEe regslice_core fifo_w16_d256_A fifo_w16_d256_A fifo_w16_d512_A fifo_w16_d512_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_Loop_slfYi start_for_window_g8j start_for_Loop_rehbi regslice_core Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: To file: write model Loop_sliding_win_bkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model hls_real2xfft_muleOg
INFO-FLOW: To file: write model window_fn_coeff_tcud
INFO-FLOW: To file: write model window_fn_coeff_tdEe
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d256_A
INFO-FLOW: To file: write model fifo_w16_d256_A
INFO-FLOW: To file: write model fifo_w16_d512_A
INFO-FLOW: To file: write model fifo_w16_d512_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_Loop_slfYi
INFO-FLOW: To file: write model start_for_window_g8j
INFO-FLOW: To file: write model start_for_Loop_rehbi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_sliding_win_del
INFO-FLOW: To file: write model Loop_sliding_win_out
INFO-FLOW: To file: write model window_fn
INFO-FLOW: To file: write model Loop_real2xfft_outpu
INFO-FLOW: To file: write model hls_real2xfft
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model hls_real2xfft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 257.07 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.133 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.212 sec.
Command         ap_source done; 0.215 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Command         ap_source done; 0.233 sec.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'window_fn_coeff_tcud_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'window_fn_coeff_tdEe_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.801 sec.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'delayed_i_0_channel_U(fifo_w16_d256_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'delayed_i_1_channel_U(fifo_w16_d256_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'nodelay_i_0_channel_U(fifo_w16_d512_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'nodelay_i_1_channel_U(fifo_w16_d512_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data2window_1_channe_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data2window_0_channe_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'windowed_0_channel_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'windowed_1_channel_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_slfYi_U(start_for_Loop_slfYi)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_window_g8j_U(start_for_window_g8j)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_rehbi_U(start_for_Loop_rehbi)' using Shift Registers.
Command         ap_source done; 2.902 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.135 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.212 sec.
Command         ap_source done; 0.214 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_real2xfft xml_exists=0
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.101 sec.
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.422 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=23 #gSsdmPorts=8
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.dataonly.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute         sc_get_clocks hls_real2xfft 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.tbgen.tcl 
Execute         source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:02:11 . Memory (MB): peak = 934.746 ; gain = 863.047
INFO: [VHDL 208-304] Generating VHDL RTL for hls_real2xfft.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_real2xfft.
Command       autosyn done; 47.059 sec.
Command     csynth_design done; 87.03 sec.
Execute     cosim_design -trace_level all -rtl verilog 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.137 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.212 sec.
Command       ap_source done; 0.214 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       is_encrypted Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/hls_realfft_test.cpp 
Execute       is_encrypted Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/xfft2real.cpp 
Execute       is_encrypted Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/hls_realfft_test.cpp Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 4.099 sec.
Execute       tidy_31 xilinx-tb31-process Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 5.97 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/xfft2real.cpp Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 4.032 sec.
Execute       tidy_31 xilinx-tb31-process Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 4.534 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 2.786 sec.
Execute       tidy_31 xilinx-tb31-process Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 2.788 sec.
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 9.939 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 53.748 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command     cosim_design done; 138.995 sec.
Execute     export_design 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:CMD: export_design_wrap: 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -sdx-target none
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.136 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.208 sec.
Command       ap_source done; 0.211 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.137 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.214 sec.
Command       ap_source done; 0.217 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.457 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_real2xfft
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_real2xfft
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.225 sec.
Command       ap_source done; 0.227 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/impl/ip/pack.bat
Command     export_design done; 36.582 sec.
Execute     open_project be_vhls_prj 
INFO: [HLS 200-10] Creating and opening project 'Z:/FPGA/HLS_tutorials/CH9/Using_IP_with_IPI/lab1/hls_designs/be_vhls_prj'.
Command     open_project done; 0.103 sec.
Execute     set_top hls_xfft2real 
Execute     add_files xfft2real.cpp 
INFO: [HLS 200-10] Adding design file 'xfft2real.cpp' to the project
Execute       is_xip xfft2real.cpp 
Command       is_xip done; 0.231 sec.
Command     add_files done; 0.567 sec.
Execute     add_files -tb real2xfft.cpp 
INFO: [HLS 200-10] Adding test bench file 'real2xfft.cpp' to the project
Command     add_files done; 0.24 sec.
Execute     add_files -tb hls_realfft_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'hls_realfft_test.cpp' to the project
Execute     open_solution IPXACTExport 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport opened at Wed Mar 30 12:53:45 -0400 2022
Execute       config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.23 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.164 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.374 sec.
Command       ap_source done; 0.382 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command         ap_part_info done; 1.563 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.138 sec.
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.212 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.417 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.238 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 3.198 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.133 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.203 sec.
Command         ap_source done; 0.205 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.378 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.601 sec.
Execute     create_clock -period 4 
Execute     csim_design -clean 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/hls_realfft_test.cpp 
Execute       is_xip Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/hls_realfft_test.cpp 
Execute       is_encrypted Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/xfft2real.cpp 
Execute       is_xip Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/xfft2real.cpp 
Execute       is_encrypted Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/real2xfft.cpp 
Execute       is_xip Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/real2xfft.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 7.595 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 29.535 sec.
Execute     open_solution IPXACTExport 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport opened at Wed Mar 30 12:54:19 -0400 2022
Execute       config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.132 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.201 sec.
Command       ap_source done; 0.203 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.132 sec.
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.199 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.386 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 0.635 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.174 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.139 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.209 sec.
Command         ap_source done; 0.211 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.399 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.623 sec.
Execute     create_clock -period 4 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'real2xfft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling real2xfft.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted real2xfft.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "real2xfft.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E real2xfft.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp
Command         clang done; 3.259 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.909 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp"  -o "Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/useless.bc
Command         clang done; 3.353 sec.
INFO-FLOW: Done: GCC PP time: 8.5 seconds per iteration
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 -directive=Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/.systemc_flag -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.322 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 -directive=Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/all.directive.json -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.317 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-dataflow-lawyer.real2xfft.pp.0.cpp.diag.yml Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-dataflow-lawyer.real2xfft.pp.0.cpp.out.log 2> Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-dataflow-lawyer.real2xfft.pp.0.cpp.err.log 
Command         ap_eval done; 1.545 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: real2xfft.cpp:74:1
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ./sliding_win.h:65:38
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./sliding_win.h:74:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./sliding_win.h:82:1
Execute         send_msg_by_id WARNING @200-471@%s%s 4 real2xfft.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file real2xfft.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/tidy-3.1.real2xfft.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/tidy-3.1.real2xfft.pp.0.cpp.out.log 2> Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/tidy-3.1.real2xfft.pp.0.cpp.err.log 
Command           ap_eval done; 1.502 sec.
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-legacy-rewriter.real2xfft.pp.0.cpp.out.log 2> Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/xilinx-legacy-rewriter.real2xfft.pp.0.cpp.err.log 
Command           ap_eval done; 1.507 sec.
Command         tidy_31 done; 3.096 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.757 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.bc
Command         clang done; 2.664 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/real2xfft.g.bc -hls-opt -except-internalize hls_real2xfft -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g 
Command         llvm-ld done; 5.282 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 955.801 ; gain = 862.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 955.801 ; gain = 862.562
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.pp.bc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.798 sec.
Execute           llvm-ld Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.347 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_real2xfft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.0.bc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'sliding_win_1in2out<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1024>' into 'hls_real2xfft' (real2xfft.cpp:71).
Command           transform done; 2.536 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 955.801 ; gain = 862.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.1.bc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.416 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.2.prechk.bc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:12 . Memory (MB): peak = 955.801 ; gain = 862.562
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.g.1.bc to Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.bc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'dout.V.data' (real2xfft.cpp:61) into a 32-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'sliding_win_output' (./sliding_win.h:83) in function 'hls_real2xfft' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'apply_win_fn' (./window_fn.h:69) in function 'hls_window_fn::window_fn<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 1024, (hls_window_fn::win_fn_t)2, 2>' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'data2window'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'windowed'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'nodelay.i'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'delayed.i'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'coeff_tab1'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-721] Changing loop 'Loop_sliding_win_delay_proc' (./sliding_win.h:75) to a process function for dataflow in function 'hls_real2xfft'.
INFO: [XFORM 203-721] Changing loop 'Loop_sliding_win_output_proc' (./sliding_win.h:83) to a process function for dataflow in function 'hls_real2xfft'.
INFO: [XFORM 203-721] Changing loop 'Loop_real2xfft_output_proc' (real2xfft.cpp:75) to a process function for dataflow in function 'hls_real2xfft'.
WARNING: [XFORM 203-713] All the elements of global array 'delayed.i.0'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'delayed.i.1'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'nodelay.i.0'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'nodelay.i.1'  should be updated in process function 'Loop_sliding_win_delay_proc31', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_real2xfft', detected/extracted 4 process function(s): 
	 'Loop_sliding_win_delay_proc31'
	 'Loop_sliding_win_output_proc'
	 'hls_window_fn::window_fn<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 1024, (hls_window_fn::win_fn_t)2, 2>'
	 'Loop_real2xfft_output_proc32'.
WARNING: [XFORM 203-124] Array  'delayed.i.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'delayed.i.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'nodelay.i.0' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'nodelay.i.1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
Command           transform done; 1.149 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.1.tmp.bc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.419 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:14 . Memory (MB): peak = 955.801 ; gain = 862.562
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.2.bc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls_window_fn::window_fn<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 1024, (hls_window_fn::win_fn_t)2, 2>' to 'window_fn' (./window_fn.h:69:33)
WARNING: [XFORM 203-631] Renaming function 'Loop_sliding_win_output_proc' to 'Loop_sliding_win_out' (./sliding_win.h:83:29)
WARNING: [XFORM 203-631] Renaming function 'Loop_sliding_win_delay_proc31' to 'Loop_sliding_win_del' (./sliding_win.h:75:33)
WARNING: [XFORM 203-631] Renaming function 'Loop_real2xfft_output_proc32' to 'Loop_real2xfft_outpu' (real2xfft.cpp:75:30)
INFO: [XFORM 203-531] Rewinding loop 'apply_win_fn' (./window_fn.h:69) in function 'window_fn'.
INFO: [XFORM 203-531] Rewinding loop 'sliding_win_output' (./sliding_win.h:83) in function 'Loop_sliding_win_out'.
INFO: [XFORM 203-531] Rewinding loop 'sliding_win_delay' (./sliding_win.h:75) in function 'Loop_sliding_win_del'.
INFO: [XFORM 203-531] Rewinding loop 'real2xfft_output' (real2xfft.cpp:75) in function 'Loop_real2xfft_outpu'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'apply_win_fn' in function 'window_fn'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'sliding_win_output' in function 'Loop_sliding_win_out'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'sliding_win_delay' in function 'Loop_sliding_win_del'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'real2xfft_output' in function 'Loop_real2xfft_outpu'.
Command           transform done; 1.045 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:15 . Memory (MB): peak = 955.801 ; gain = 862.562
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.323 sec.
Command       elaborate done; 38.143 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_real2xfft' ...
Execute         ap_set_top_model hls_real2xfft 
Execute         get_model_list hls_real2xfft -filter all-wo-channel -topdown 
Execute         preproc_iomode -model hls_real2xfft 
Execute         preproc_iomode -model Loop_real2xfft_outpu 
Execute         preproc_iomode -model window_fn 
Execute         preproc_iomode -model Loop_sliding_win_out 
Execute         preproc_iomode -model Loop_sliding_win_del 
Execute         get_model_list hls_real2xfft -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: Configuring Module : Loop_sliding_win_del ...
Execute         set_default_model Loop_sliding_win_del 
Execute         apply_spec_resource_limit Loop_sliding_win_del 
INFO-FLOW: Configuring Module : Loop_sliding_win_out ...
Execute         set_default_model Loop_sliding_win_out 
Execute         apply_spec_resource_limit Loop_sliding_win_out 
INFO-FLOW: Configuring Module : window_fn ...
Execute         set_default_model window_fn 
Execute         apply_spec_resource_limit window_fn 
INFO-FLOW: Configuring Module : Loop_real2xfft_outpu ...
Execute         set_default_model Loop_real2xfft_outpu 
Execute         apply_spec_resource_limit Loop_real2xfft_outpu 
INFO-FLOW: Configuring Module : hls_real2xfft ...
Execute         set_default_model hls_real2xfft 
Execute         apply_spec_resource_limit hls_real2xfft 
INFO-FLOW: Model list for preprocess: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: Preprocessing Module: Loop_sliding_win_del ...
Execute         set_default_model Loop_sliding_win_del 
Execute         cdfg_preprocess -model Loop_sliding_win_del 
Execute         rtl_gen_preprocess Loop_sliding_win_del 
INFO-FLOW: Preprocessing Module: Loop_sliding_win_out ...
Execute         set_default_model Loop_sliding_win_out 
Execute         cdfg_preprocess -model Loop_sliding_win_out 
Execute         rtl_gen_preprocess Loop_sliding_win_out 
INFO-FLOW: Preprocessing Module: window_fn ...
Execute         set_default_model window_fn 
Execute         cdfg_preprocess -model window_fn 
Execute         rtl_gen_preprocess window_fn 
INFO-FLOW: Preprocessing Module: Loop_real2xfft_outpu ...
Execute         set_default_model Loop_real2xfft_outpu 
Execute         cdfg_preprocess -model Loop_real2xfft_outpu 
Execute         rtl_gen_preprocess Loop_real2xfft_outpu 
INFO-FLOW: Preprocessing Module: hls_real2xfft ...
Execute         set_default_model hls_real2xfft 
Execute         cdfg_preprocess -model hls_real2xfft 
Execute         rtl_gen_preprocess hls_real2xfft 
INFO-FLOW: Model list for synthesis: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sliding_win_del' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_sliding_win_del 
Execute         schedule -model Loop_sliding_win_del 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sliding_win_delay'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.413 sec.
INFO: [HLS 200-111]  Elapsed time: 75.333 seconds; current allocated memory: 292.894 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.sched.adb -f 
Command         db_write done; 0.107 sec.
INFO-FLOW: Finish scheduling Loop_sliding_win_del.
Execute         set_default_model Loop_sliding_win_del 
Execute         bind -model Loop_sliding_win_del 
BIND OPTION: model=Loop_sliding_win_del
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 293.055 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.verbose.bind.rpt 
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.bind.adb -f 
Command         db_write done; 0.146 sec.
INFO-FLOW: Finish binding Loop_sliding_win_del.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sliding_win_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_sliding_win_out 
Execute         schedule -model Loop_sliding_win_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sliding_win_output'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln83', ./sliding_win.h:83->real2xfft.cpp:71)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.517 sec.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 293.173 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.sched.adb -f 
Command         db_write done; 0.128 sec.
INFO-FLOW: Finish scheduling Loop_sliding_win_out.
Execute         set_default_model Loop_sliding_win_out 
Execute         bind -model Loop_sliding_win_out 
BIND OPTION: model=Loop_sliding_win_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 293.365 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.verbose.bind.rpt 
Command         syn_report done; 0.105 sec.
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.bind.adb -f 
Command         db_write done; 0.158 sec.
INFO-FLOW: Finish binding Loop_sliding_win_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_fn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model window_fn 
Execute         schedule -model window_fn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'apply_win_fn'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69', ./window_fn.h:69)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'window_fn' consists of the following:
	'mul' operation of DSP[32] ('mul_ln1118', ./window_fn.h:72) [32]  (3.89 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.476 sec.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 293.559 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.sched.adb -f 
Command         db_write done; 0.142 sec.
INFO-FLOW: Finish scheduling window_fn.
Execute         set_default_model window_fn 
Execute         bind -model window_fn 
BIND OPTION: model=window_fn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 293.759 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.verbose.bind.rpt 
Command         syn_report done; 0.197 sec.
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.bind.adb -f 
Command         db_write done; 0.179 sec.
INFO-FLOW: Finish binding window_fn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_real2xfft_outpu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_real2xfft_outpu 
Execute         schedule -model Loop_real2xfft_outpu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real2xfft_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.253 sec.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 293.820 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_real2xfft_outpu.
Execute         set_default_model Loop_real2xfft_outpu 
Execute         bind -model Loop_real2xfft_outpu 
BIND OPTION: model=Loop_real2xfft_outpu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 293.987 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.verbose.bind.rpt 
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.bind.adb -f 
Command         db_write done; 0.105 sec.
INFO-FLOW: Finish binding Loop_real2xfft_outpu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_real2xfft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hls_real2xfft 
Execute         schedule -model hls_real2xfft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 294.099 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.verbose.sched.rpt 
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.sched.adb -f 
Command         db_write done; 0.158 sec.
INFO-FLOW: Finish scheduling hls_real2xfft.
Execute         set_default_model hls_real2xfft 
Execute         bind -model hls_real2xfft 
BIND OPTION: model=hls_real2xfft
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 294.444 MB.
Execute         syn_report -verbosereport -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.verbose.bind.rpt 
Command         syn_report done; 0.168 sec.
Execute         db_write -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.bind.adb -f 
Command         db_write done; 0.239 sec.
INFO-FLOW: Finish binding hls_real2xfft.
Execute         get_model_list hls_real2xfft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_sliding_win_del 
Execute         rtl_gen_preprocess Loop_sliding_win_out 
Execute         rtl_gen_preprocess window_fn 
Execute         rtl_gen_preprocess Loop_real2xfft_outpu 
Execute         rtl_gen_preprocess hls_real2xfft 
INFO-FLOW: Model list for RTL generation: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sliding_win_del' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_sliding_win_del -vendor xilinx -mg_file Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_sliding_win_del_delay_line_Array_V' to 'Loop_sliding_win_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sliding_win_del'.
Command         create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 294.758 MB.
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_sliding_win_del -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/Loop_sliding_win_del -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Execute         gen_rtl Loop_sliding_win_del -style xilinx -f -lang vhdl -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/Loop_sliding_win_del 
Execute         gen_rtl Loop_sliding_win_del -style xilinx -f -lang vlog -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/Loop_sliding_win_del 
Execute         syn_report -csynth -model Loop_sliding_win_del -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_del_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_sliding_win_del -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_del_csynth.xml 
Execute         syn_report -verbosereport -model Loop_sliding_win_del -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.verbose.rpt 
Command         syn_report done; 0.111 sec.
Execute         db_write -model Loop_sliding_win_del -f -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.adb 
Command         db_write done; 0.153 sec.
Execute         gen_tb_info Loop_sliding_win_del -p Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sliding_win_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_sliding_win_out -vendor xilinx -mg_file Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sliding_win_out'.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 295.561 MB.
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_sliding_win_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/Loop_sliding_win_out -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Execute         gen_rtl Loop_sliding_win_out -style xilinx -f -lang vhdl -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/Loop_sliding_win_out 
Execute         gen_rtl Loop_sliding_win_out -style xilinx -f -lang vlog -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/Loop_sliding_win_out 
Execute         syn_report -csynth -model Loop_sliding_win_out -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_out_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_sliding_win_out -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_sliding_win_out_csynth.xml 
Execute         syn_report -verbosereport -model Loop_sliding_win_out -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.verbose.rpt 
Command         syn_report done; 0.124 sec.
Execute         db_write -model Loop_sliding_win_out -f -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.adb 
Command         db_write done; 0.191 sec.
Execute         gen_tb_info Loop_sliding_win_out -p Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_fn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model window_fn -vendor xilinx -mg_file Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'window_fn_coeff_tab1_0' to 'window_fn_coeff_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'window_fn_coeff_tab1_1' to 'window_fn_coeff_tdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_real2xfft_mul_mul_16s_15ns_31_3_1' to 'hls_real2xfft_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_real2xfft_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_fn'.
Command         create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111]  Elapsed time: 1.284 seconds; current allocated memory: 296.497 MB.
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl window_fn -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/window_fn -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Execute         gen_rtl window_fn -style xilinx -f -lang vhdl -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/window_fn 
Execute         gen_rtl window_fn -style xilinx -f -lang vlog -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/window_fn 
Execute         syn_report -csynth -model window_fn -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/window_fn_csynth.rpt 
Execute         syn_report -rtlxml -model window_fn -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/window_fn_csynth.xml 
Execute         syn_report -verbosereport -model window_fn -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.verbose.rpt 
Command         syn_report done; 0.163 sec.
Execute         db_write -model window_fn -f -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.adb 
Command         db_write done; 0.233 sec.
Execute         gen_tb_info window_fn -p Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_real2xfft_outpu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_real2xfft_outpu -vendor xilinx -mg_file Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_real2xfft_outpu'.
INFO: [HLS 200-111]  Elapsed time: 1.263 seconds; current allocated memory: 297.269 MB.
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_real2xfft_outpu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/Loop_real2xfft_outpu -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Execute         gen_rtl Loop_real2xfft_outpu -style xilinx -f -lang vhdl -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/Loop_real2xfft_outpu 
Execute         gen_rtl Loop_real2xfft_outpu -style xilinx -f -lang vlog -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/Loop_real2xfft_outpu 
Execute         syn_report -csynth -model Loop_real2xfft_outpu -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_real2xfft_outpu_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_real2xfft_outpu -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/Loop_real2xfft_outpu_csynth.xml 
Execute         syn_report -verbosereport -model Loop_real2xfft_outpu -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.verbose.rpt 
Execute         db_write -model Loop_real2xfft_outpu -f -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.adb 
Command         db_write done; 0.167 sec.
Execute         gen_tb_info Loop_real2xfft_outpu -p Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_real2xfft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model hls_real2xfft -vendor xilinx -mg_file Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_real2xfft/din_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_real2xfft/dout_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_real2xfft/dout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_real2xfft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_sliding_win_out_U0' to 'start_for_Loop_slfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_window_fn_U0' to 'start_for_window_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_real2xfft_outpu_U0' to 'start_for_Loop_rehbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_real2xfft'.
Command         create_rtl_model done; 0.316 sec.
INFO: [HLS 200-111]  Elapsed time: 1.237 seconds; current allocated memory: 298.100 MB.
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         gen_rtl hls_real2xfft -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/systemc/hls_real2xfft -synmodules Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft 
Execute         gen_rtl hls_real2xfft -istop -style xilinx -f -lang vhdl -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/vhdl/hls_real2xfft 
Execute         gen_rtl hls_real2xfft -istop -style xilinx -f -lang vlog -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/verilog/hls_real2xfft 
Execute         syn_report -csynth -model hls_real2xfft -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/hls_real2xfft_csynth.rpt 
Execute         syn_report -rtlxml -model hls_real2xfft -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/syn/report/hls_real2xfft_csynth.xml 
Execute         syn_report -verbosereport -model hls_real2xfft -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.verbose.rpt 
Command         syn_report done; 0.199 sec.
Execute         db_write -model hls_real2xfft -f -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.adb 
Command         db_write done; 0.326 sec.
Execute         gen_tb_info hls_real2xfft -p Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft 
Execute         export_constraint_db -f -tool general -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute         syn_report -designview -model hls_real2xfft -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.design.xml 
Command         syn_report done; 0.155 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model hls_real2xfft -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model hls_real2xfft -o Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks hls_real2xfft 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain hls_real2xfft 
INFO-FLOW: Model list for RTL component generation: Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: Handling components in module [Loop_sliding_win_del] ... 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
INFO-FLOW: Found component Loop_sliding_win_bkb.
INFO-FLOW: Append model Loop_sliding_win_bkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Loop_sliding_win_out] ... 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
INFO-FLOW: Handling components in module [window_fn] ... 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
INFO-FLOW: Found component hls_real2xfft_muleOg.
INFO-FLOW: Append model hls_real2xfft_muleOg
INFO-FLOW: Found component window_fn_coeff_tcud.
INFO-FLOW: Append model window_fn_coeff_tcud
INFO-FLOW: Found component window_fn_coeff_tdEe.
INFO-FLOW: Append model window_fn_coeff_tdEe
INFO-FLOW: Handling components in module [Loop_real2xfft_outpu] ... 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [hls_real2xfft] ... 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d256_A.
INFO-FLOW: Append model fifo_w16_d256_A
INFO-FLOW: Found component fifo_w16_d256_A.
INFO-FLOW: Append model fifo_w16_d256_A
INFO-FLOW: Found component fifo_w16_d512_A.
INFO-FLOW: Append model fifo_w16_d512_A
INFO-FLOW: Found component fifo_w16_d512_A.
INFO-FLOW: Append model fifo_w16_d512_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_Loop_slfYi.
INFO-FLOW: Append model start_for_Loop_slfYi
INFO-FLOW: Found component start_for_window_g8j.
INFO-FLOW: Append model start_for_window_g8j
INFO-FLOW: Found component start_for_Loop_rehbi.
INFO-FLOW: Append model start_for_Loop_rehbi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_sliding_win_del
INFO-FLOW: Append model Loop_sliding_win_out
INFO-FLOW: Append model window_fn
INFO-FLOW: Append model Loop_real2xfft_outpu
INFO-FLOW: Append model hls_real2xfft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Loop_sliding_win_bkb regslice_core hls_real2xfft_muleOg window_fn_coeff_tcud window_fn_coeff_tdEe regslice_core fifo_w16_d256_A fifo_w16_d256_A fifo_w16_d512_A fifo_w16_d512_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_Loop_slfYi start_for_window_g8j start_for_Loop_rehbi regslice_core Loop_sliding_win_del Loop_sliding_win_out window_fn Loop_real2xfft_outpu hls_real2xfft
INFO-FLOW: To file: write model Loop_sliding_win_bkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model hls_real2xfft_muleOg
INFO-FLOW: To file: write model window_fn_coeff_tcud
INFO-FLOW: To file: write model window_fn_coeff_tdEe
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d256_A
INFO-FLOW: To file: write model fifo_w16_d256_A
INFO-FLOW: To file: write model fifo_w16_d512_A
INFO-FLOW: To file: write model fifo_w16_d512_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_Loop_slfYi
INFO-FLOW: To file: write model start_for_window_g8j
INFO-FLOW: To file: write model start_for_Loop_rehbi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_sliding_win_del
INFO-FLOW: To file: write model Loop_sliding_win_out
INFO-FLOW: To file: write model window_fn
INFO-FLOW: To file: write model Loop_real2xfft_outpu
INFO-FLOW: To file: write model hls_real2xfft
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model hls_real2xfft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 257.07 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.132 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.208 sec.
Command         ap_source done; 0.211 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Command         ap_source done; 0.175 sec.
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'window_fn_coeff_tcud_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'window_fn_coeff_tdEe_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.763 sec.
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'delayed_i_0_channel_U(fifo_w16_d256_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'delayed_i_1_channel_U(fifo_w16_d256_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'nodelay_i_0_channel_U(fifo_w16_d512_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'nodelay_i_1_channel_U(fifo_w16_d512_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data2window_1_channe_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data2window_0_channe_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'windowed_0_channel_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'windowed_1_channel_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_slfYi_U(start_for_Loop_slfYi)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_window_g8j_U(start_for_window_g8j)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_rehbi_U(start_for_Loop_rehbi)' using Shift Registers.
Command         ap_source done; 2.094 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.136 sec.
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.205 sec.
Command         ap_source done; 0.207 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_real2xfft xml_exists=1
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.527 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=23 #gSsdmPorts=8
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.dataonly.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute         sc_get_clocks hls_real2xfft 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.tbgen.tcl 
Execute         source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:50 . Memory (MB): peak = 955.801 ; gain = 862.562
INFO: [VHDL 208-304] Generating VHDL RTL for hls_real2xfft.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_real2xfft.
Command       autosyn done; 35.035 sec.
Command     csynth_design done; 73.317 sec.
Execute     cosim_design -trace_level all -rtl verilog 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.133 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.207 sec.
Command       ap_source done; 0.209 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       is_encrypted Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/hls_realfft_test.cpp 
Execute       is_encrypted Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/xfft2real.cpp 
Execute       is_encrypted Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/real2xfft.cpp 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/hls_realfft_test.cpp Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.973 sec.
Execute       tidy_31 xilinx-tb31-process Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 5.678 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/xfft2real.cpp Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.976 sec.
Execute       tidy_31 xilinx-tb31-process Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.973 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/real2xfft.cpp Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 2.739 sec.
Execute       tidy_31 xilinx-tb31-process Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 2.615 sec.
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 8.707 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 46.858 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command     cosim_design done; 121.988 sec.
Execute     export_design 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:CMD: export_design_wrap: 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -sdx-target none
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.211 sec.
Command       ap_source done; 0.212 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.136 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.207 sec.
Command       ap_source done; 0.209 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.296 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_del.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_sliding_win_out.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/window_fn.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/Loop_real2xfft_outpu.compgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_real2xfft
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_real2xfft
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.rtl_wrap.cfg.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.constraint.tcl 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/hls_real2xfft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.136 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.213 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/fe_vhls_prj/IPXACTExport/impl/ip/pack.bat
Command     export_design done; 30.4 sec.
Execute     open_project be_vhls_prj 
INFO: [HLS 200-10] Opening project 'Z:/FPGA/project/triad_finder/tom/HLS/hls_designs/be_vhls_prj'.
Execute     set_top hls_xfft2real 
Execute     add_files xfft2real.cpp 
INFO: [HLS 200-10] Adding design file 'xfft2real.cpp' to the project
Execute       is_xip xfft2real.cpp 
Execute     add_files -tb real2xfft.cpp 
INFO: [HLS 200-10] Adding test bench file 'real2xfft.cpp' to the project
Execute     add_files -tb hls_realfft_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'hls_realfft_test.cpp' to the project
Execute     open_solution IPXACTExport 
Execute       cleanup_all 
Execute       cleanup_all 
