library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity sqrt_5 is
	generic(
	N: integer := 32 );
    Port (
        clk    : in  std_logic;
        reset  : in  std_logic;
        start  : in  std_logic;
        A      : in  std_logic_vector(2*N-1 downto 0);
        result : out std_logic_vector(N-1 downto 0);
        done   : out std_logic
    );
end sqrt_5;

architecture Structural of sqrt_5 is
    signal done_sig, start_sig : std_logic;
begin
    -- Datapath
    CU : entity work.ControlUnit
        Port map (
            start   => start,
            clk => clk,
            reset => reset,
            done  => done_sig,
            start_out => start_sig
        );

    -- Control Unit
    Data : entity work.datapath
        Port map (
            A => A,
            clk => clk,
            reset => reset,
            result => result,
            start_in => start_sig,
            done => done_sig
        );
    done <= done_sig;
end Structural;
