{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543051306620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543051306621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 14:51:46 2018 " "Processing started: Sat Nov 24 14:51:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543051306621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051306621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_2_309 -c project_2_309 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_2_309 -c project_2_309" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051306621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543051306835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543051306835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "../satge2.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319873 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "../satge2.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/satge2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "../stage3.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319875 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "../stage3.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-behave " "Found design unit 1: stage6-behave" {  } { { "../stage6.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319878 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "../stage6.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behave " "Found design unit 1: stage5-behave" {  } { { "../stage5.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319881 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "../stage5.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behave " "Found design unit 1: stage4-behave" {  } { { "../stage4.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319884 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "../stage4.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319887 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319891 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file_wrap-behave " "Found design unit 2: reg_file_wrap-behave" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319891 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319891 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_wrap " "Found entity 2: reg_file_wrap" {  } { { "../reg_file.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/reg_file.vhd" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory_wrapper-behave " "Found design unit 2: memory_wrapper-behave" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319894 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319894 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_wrapper " "Found entity 2: memory_wrapper" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd 17 8 " "Found 17 design units, including 8 entities, in source file /media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project " "Found design unit 1: project" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 one_bit_reg-WhatDoYouCare " "Found design unit 2: one_bit_reg-WhatDoYouCare" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 eight_bit_reg-dattebayo " "Found design unit 3: eight_bit_reg-dattebayo" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sxteenbitreg-regis " "Found design unit 4: sxteenbitreg-regis" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 onebitadder-onebit " "Found design unit 5: onebitadder-onebit" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sxteenbitadder-sexteen " "Found design unit 6: sxteenbitadder-sexteen" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sxteenbitsubber-sexteensub " "Found design unit 7: sxteenbitsubber-sexteensub" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 sxteenbitander-sexteenand " "Found design unit 8: sxteenbitander-sexteenand" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alu-finalalu " "Found design unit 9: alu-finalalu" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg " "Found entity 1: one_bit_reg" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "2 eight_bit_reg " "Found entity 2: eight_bit_reg" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "3 sxteenbitreg " "Found entity 3: sxteenbitreg" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "4 onebitadder " "Found entity 4: onebitadder" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "5 sxteenbitadder " "Found entity 5: sxteenbitadder" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "6 sxteenbitsubber " "Found entity 6: sxteenbitsubber" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "7 sxteenbitander " "Found entity 7: sxteenbitander" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543051319897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051319897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stage1 " "Elaborating entity \"stage1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543051319962 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "membw1 stage1.vhd(46) " "VHDL Signal Declaration warning at stage1.vhd(46): used implicit default value for signal \"membw1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543051319964 "|stage1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "membw2 stage1.vhd(46) " "VHDL Signal Declaration warning at stage1.vhd(46): used implicit default value for signal \"membw2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543051319964 "|stage1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 stage1.vhd(47) " "Verilog HDL or VHDL warning at stage1.vhd(47): object \"carry1\" assigned a value but never read" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543051319964 "|stage1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero1 stage1.vhd(47) " "Verilog HDL or VHDL warning at stage1.vhd(47): object \"zero1\" assigned a value but never read" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543051319964 "|stage1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst stage1.vhd(83) " "VHDL Process Statement warning at stage1.vhd(83): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543051319964 "|stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:pc_alu " "Elaborating entity \"alu\" for hierarchy \"alu:pc_alu\"" {  } { { "../stage1.vhd" "pc_alu" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543051319966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxteenbitadder alu:pc_alu\|sxteenbitadder:stbadd " "Elaborating entity \"sxteenbitadder\" for hierarchy \"alu:pc_alu\|sxteenbitadder:stbadd\"" {  } { { "../alu_project.vhd" "stbadd" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543051319968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder alu:pc_alu\|sxteenbitadder:stbadd\|onebitadder:adder0 " "Elaborating entity \"onebitadder\" for hierarchy \"alu:pc_alu\|sxteenbitadder:stbadd\|onebitadder:adder0\"" {  } { { "../alu_project.vhd" "adder0" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543051319970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxteenbitsubber alu:pc_alu\|sxteenbitsubber:stbsub " "Elaborating entity \"sxteenbitsubber\" for hierarchy \"alu:pc_alu\|sxteenbitsubber:stbsub\"" {  } { { "../alu_project.vhd" "stbsub" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543051319978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cd alu_project.vhd(150) " "Verilog HDL or VHDL warning at alu_project.vhd(150): object \"cd\" assigned a value but never read" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543051319979 "|stage1|alu:pc_alu|sxteenbitsubber:stbsub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zd alu_project.vhd(150) " "Verilog HDL or VHDL warning at alu_project.vhd(150): object \"zd\" assigned a value but never read" {  } { { "../alu_project.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543051319979 "|stage1|alu:pc_alu|sxteenbitsubber:stbsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxteenbitander alu:pc_alu\|sxteenbitander:stbnand " "Elaborating entity \"sxteenbitander\" for hierarchy \"alu:pc_alu\|sxteenbitander:stbnand\"" {  } { { "../alu_project.vhd" "stbnand" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/alu_project.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543051320001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:code_mem " "Elaborating entity \"memory\" for hierarchy \"memory:code_mem\"" {  } { { "../stage1.vhd" "code_mem" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543051320003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m20 memory.vhd(23) " "Verilog HDL or VHDL warning at memory.vhd(23): object \"m20\" assigned a value but never read" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543051320005 "|stage1|memory:code_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m21 memory.vhd(23) " "Verilog HDL or VHDL warning at memory.vhd(23): object \"m21\" assigned a value but never read" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543051320005 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[0\] memory.vhd(62) " "Inferred latch for \"membr2\[0\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320005 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[1\] memory.vhd(62) " "Inferred latch for \"membr2\[1\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320005 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[2\] memory.vhd(62) " "Inferred latch for \"membr2\[2\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320005 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[3\] memory.vhd(62) " "Inferred latch for \"membr2\[3\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320005 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[4\] memory.vhd(62) " "Inferred latch for \"membr2\[4\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320006 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[5\] memory.vhd(62) " "Inferred latch for \"membr2\[5\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320006 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[6\] memory.vhd(62) " "Inferred latch for \"membr2\[6\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320006 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr2\[7\] memory.vhd(62) " "Inferred latch for \"membr2\[7\]\" at memory.vhd(62)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320006 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[0\] memory.vhd(51) " "Inferred latch for \"membr1\[0\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320006 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[1\] memory.vhd(51) " "Inferred latch for \"membr1\[1\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320006 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[2\] memory.vhd(51) " "Inferred latch for \"membr1\[2\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320006 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[3\] memory.vhd(51) " "Inferred latch for \"membr1\[3\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320007 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[4\] memory.vhd(51) " "Inferred latch for \"membr1\[4\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320007 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[5\] memory.vhd(51) " "Inferred latch for \"membr1\[5\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320007 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[6\] memory.vhd(51) " "Inferred latch for \"membr1\[6\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320007 "|stage1|memory:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membr1\[7\] memory.vhd(51) " "Inferred latch for \"membr1\[7\]\" at memory.vhd(51)" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320007 "|stage1|memory:code_mem"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr2\[1\] memory:code_mem\|membr2\[0\] " "Duplicate LATCH primitive \"memory:code_mem\|membr2\[1\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[0\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543051320324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr1\[4\] memory:code_mem\|membr2\[6\] " "Duplicate LATCH primitive \"memory:code_mem\|membr1\[4\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[6\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543051320324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr1\[2\] memory:code_mem\|membr2\[7\] " "Duplicate LATCH primitive \"memory:code_mem\|membr1\[2\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[7\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543051320324 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory:code_mem\|membr1\[0\] memory:code_mem\|membr2\[7\] " "Duplicate LATCH primitive \"memory:code_mem\|membr1\[0\]\" merged with LATCH primitive \"memory:code_mem\|membr2\[7\]\"" {  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543051320324 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543051320324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr2\[0\] " "Latch memory:code_mem\|membr2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543051320324 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543051320324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr2\[6\] " "Latch memory:code_mem\|membr2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543051320324 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543051320324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr2\[7\] " "Latch memory:code_mem\|membr2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543051320324 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543051320324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:code_mem\|membr1\[7\] " "Latch memory:code_mem\|membr1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543051320324 ""}  } { { "../memory.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/memory.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543051320324 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[2\] GND " "Pin \"ir\[2\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[3\] GND " "Pin \"ir\[3\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[4\] GND " "Pin \"ir\[4\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[5\] GND " "Pin \"ir\[5\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[9\] GND " "Pin \"ir\[9\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[11\] GND " "Pin \"ir\[11\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[13\] GND " "Pin \"ir\[13\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[14\] GND " "Pin \"ir\[14\]\" is stuck at GND" {  } { { "../stage1.vhd" "" { Text "/media/puneet/New Volume/SEM 5/EE 309 (Microprocessors)/project_2/codes/stage1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543051320343 "|stage1|ir[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543051320343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543051320368 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543051320368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543051320368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543051320368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543051320426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 14:52:00 2018 " "Processing ended: Sat Nov 24 14:52:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543051320426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543051320426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543051320426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543051320426 ""}
