;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	JMZ 30, 9
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-148
	ADD 130, <9
	SUB @127, 106
	SLT 0, -2
	SUB 20, @12
	SLT 10, @30
	DJN <121, 103
	DJN <121, 103
	DJN <121, 103
	DJN 20, <12
	SLT 10, @30
	SUB #72, @200
	SPL 0, <402
	JMN @102, -15
	SLT #270, <1
	SLT 130, 9
	SPL <302, 90
	DJN -1, @-20
	SPL 20, <-202
	SPL 0, <-2
	SPL 812, <18
	SPL 20, <-202
	SPL 20, <-202
	SPL 812, <18
	SPL 20, <-202
	JMP -102, -9
	SUB <10, @12
	JMN @72, #200
	SUB <10, @12
	ADD 3, 21
	SPL @102, -15
	SPL 20, <-202
	SUB <121, 106
	SUB @-127, 100
	SPL 520, <-202
	SPL 0, <-2
	JMZ <3, 0
	SUB #72, @200
	SLT @3, 0
	JMZ @10, #30
	SUB 812, @18
	DJN <121, 103
	SUB #72, @200
	JMZ 30, 9
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
