{'BYTES_AVAIL': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['counter']],
                 'DLines': ['122:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcc9748f50>]},
 'BYTES_FREE': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['BYTES_AVAIL']],
                'DLines': ['123:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcc9b651d0>]},
 'DATA_OUT': {'CDeps': [[[], [], ['counter'], []],
                        [[], [], ['counter'], []],
                        [[], [], ['counter'], []],
                        [[], [], ['counter'], []],
                        [[], [], ['counter'], []],
                        [[], [], ['counter'], []],
                        [[], [], ['counter'], []],
                        [[], [], ['counter'], []],
                        [[], [], ['counter'], []]],
              'CLines': [[None, None, '227:C', None],
                         [None, None, '227:C', None],
                         [None, None, '227:C', None],
                         [None, None, '227:C', None],
                         [None, None, '227:C', None],
                         [None, None, '227:C', None],
                         [None, None, '227:C', None],
                         [None, None, '227:C', None],
                         [None, None, '227:C', None]],
              'Clocked': False,
              'DDeps': [['reg6'],
                        ['reg1'],
                        ['reg2'],
                        ['reg4'],
                        ['reg3'],
                        ['reg0'],
                        [],
                        ['reg7'],
                        ['reg5']],
              'DLines': ['234:D',
                         '229:D',
                         '230:D',
                         '232:D',
                         '231:D',
                         '228:D',
                         '236:D',
                         '235:D',
                         '233:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889910>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc987ef10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889110>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889510>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889310>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc987ecd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889cd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889b10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcc9889710>]},
 'counter': {'CDeps': [[[], [], ['RST']],
                       [[],
                        [],
                        ['RST'],
                        ['EN', 'PUSH_POPn', 'push_ok'],
                        ['EN', 'PUSH_POPn', 'pop_ok']],
                       [[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']]],
             'CLines': [[None, None, '216:C'],
                        [None, None, '216:C', '217:C', '218:C'],
                        [None, None, '216:C', '217:C']],
             'Clocked': True,
             'DDeps': [[], ['counter'], ['counter']],
             'DLines': ['216:D', '218:D', '217:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881e10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc987e690>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc987e250>]},
 'pop_ok': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['counter']],
            'DLines': ['125:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcc9b655d0>]},
 'push_ok': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['counter']],
             'DLines': ['124:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcc9b653d0>]},
 'reg0': {'CDeps': [[[], [], ['RST']],
                    [[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']]],
          'CLines': [[None, None, '133:C'], [None, None, '133:C', '135:C']],
          'Clocked': True,
          'DDeps': [[], ['DATA_IN']],
          'DLines': ['134:D', '136:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65990>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65d10>]},
 'reg1': {'CDeps': [[[], [], ['RST']],
                    [[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']]],
          'CLines': [[None, None, '143:C'], [None, None, '143:C', '145:C']],
          'Clocked': True,
          'DDeps': [[], ['reg0']],
          'DLines': ['144:D', '146:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9b65fd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9390>]},
 'reg2': {'CDeps': [[[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']],
                    [[], [], ['RST']]],
          'CLines': [[None, None, '153:C', '155:C'], [None, None, '153:C']],
          'Clocked': True,
          'DDeps': [['reg1'], []],
          'DLines': ['156:D', '154:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9a10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9690>]},
 'reg3': {'CDeps': [[[], [], ['RST']],
                    [[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']]],
          'CLines': [[None, None, '163:C'], [None, None, '163:C', '165:C']],
          'Clocked': True,
          'DDeps': [[], ['reg2']],
          'DLines': ['164:D', '166:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc94a9d10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c0d0>]},
 'reg4': {'CDeps': [[[], [], ['RST']],
                    [[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']]],
          'CLines': [[None, None, '173:C'], [None, None, '173:C', '175:C']],
          'Clocked': True,
          'DDeps': [[], ['reg3']],
          'DLines': ['174:D', '176:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c3d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988c750>]},
 'reg5': {'CDeps': [[[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']],
                    [[], [], ['RST']]],
          'CLines': [[None, None, '183:C', '185:C'], [None, None, '183:C']],
          'Clocked': True,
          'DDeps': [['reg4'], []],
          'DLines': ['186:D', '184:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988cdd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc988ca50>]},
 'reg6': {'CDeps': [[[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']],
                    [[], [], ['RST']]],
          'CLines': [[None, None, '193:C', '195:C'], [None, None, '193:C']],
          'Clocked': True,
          'DDeps': [['reg5'], []],
          'DLines': ['196:D', '194:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881490>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881110>]},
 'reg7': {'CDeps': [[[], [], ['RST'], ['EN', 'PUSH_POPn', 'push_ok']],
                    [[], [], ['RST']]],
          'CLines': [[None, None, '203:C', '205:C'], [None, None, '203:C']],
          'Clocked': True,
          'DDeps': [['reg6'], []],
          'DLines': ['206:D', '204:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881b10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcc9881790>]}}
