{
  "module_name": "smsc75xx.h",
  "hash_id": "e26fe9e755f6dbbe45bbcc9a6d949d096e6e3916bad1e7849976732b23933630",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/usb/smsc75xx.h",
  "human_readable_source": " \n  \n\n#ifndef _SMSC75XX_H\n#define _SMSC75XX_H\n\n \n#define TX_CMD_A_LSO\t\t\t(0x08000000)\n#define TX_CMD_A_IPE\t\t\t(0x04000000)\n#define TX_CMD_A_TPE\t\t\t(0x02000000)\n#define TX_CMD_A_IVTG\t\t\t(0x01000000)\n#define TX_CMD_A_RVTG\t\t\t(0x00800000)\n#define TX_CMD_A_FCS\t\t\t(0x00400000)\n#define TX_CMD_A_LEN\t\t\t(0x000FFFFF)\n\n#define TX_CMD_B_MSS\t\t\t(0x3FFF0000)\n#define TX_CMD_B_MSS_SHIFT\t\t(16)\n#define TX_MSS_MIN\t\t\t((u16)8)\n#define TX_CMD_B_VTAG\t\t\t(0x0000FFFF)\n\n \n#define RX_CMD_A_ICE\t\t\t(0x80000000)\n#define RX_CMD_A_TCE\t\t\t(0x40000000)\n#define RX_CMD_A_IPV\t\t\t(0x20000000)\n#define RX_CMD_A_PID\t\t\t(0x18000000)\n#define RX_CMD_A_PID_NIP\t\t(0x00000000)\n#define RX_CMD_A_PID_TCP\t\t(0x08000000)\n#define RX_CMD_A_PID_UDP\t\t(0x10000000)\n#define RX_CMD_A_PID_PP\t\t\t(0x18000000)\n#define RX_CMD_A_PFF\t\t\t(0x04000000)\n#define RX_CMD_A_BAM\t\t\t(0x02000000)\n#define RX_CMD_A_MAM\t\t\t(0x01000000)\n#define RX_CMD_A_FVTG\t\t\t(0x00800000)\n#define RX_CMD_A_RED\t\t\t(0x00400000)\n#define RX_CMD_A_RWT\t\t\t(0x00200000)\n#define RX_CMD_A_RUNT\t\t\t(0x00100000)\n#define RX_CMD_A_LONG\t\t\t(0x00080000)\n#define RX_CMD_A_RXE\t\t\t(0x00040000)\n#define RX_CMD_A_DRB\t\t\t(0x00020000)\n#define RX_CMD_A_FCS\t\t\t(0x00010000)\n#define RX_CMD_A_UAM\t\t\t(0x00008000)\n#define RX_CMD_A_LCSM\t\t\t(0x00004000)\n#define RX_CMD_A_LEN\t\t\t(0x00003FFF)\n\n#define RX_CMD_B_CSUM\t\t\t(0xFFFF0000)\n#define RX_CMD_B_CSUM_SHIFT\t\t(16)\n#define RX_CMD_B_VTAG\t\t\t(0x0000FFFF)\n\n \n#define ID_REV\t\t\t\t(0x0000)\n\n#define FPGA_REV\t\t\t(0x0004)\n\n#define BOND_CTL\t\t\t(0x0008)\n\n#define INT_STS\t\t\t\t(0x000C)\n#define INT_STS_RDFO_INT\t\t(0x00400000)\n#define INT_STS_TXE_INT\t\t\t(0x00200000)\n#define INT_STS_MACRTO_INT\t\t(0x00100000)\n#define INT_STS_TX_DIS_INT\t\t(0x00080000)\n#define INT_STS_RX_DIS_INT\t\t(0x00040000)\n#define INT_STS_PHY_INT_\t\t(0x00020000)\n#define INT_STS_MAC_ERR_INT\t\t(0x00008000)\n#define INT_STS_TDFU\t\t\t(0x00004000)\n#define INT_STS_TDFO\t\t\t(0x00002000)\n#define INT_STS_GPIOS\t\t\t(0x00000FFF)\n#define INT_STS_CLEAR_ALL\t\t(0xFFFFFFFF)\n\n#define HW_CFG\t\t\t\t(0x0010)\n#define HW_CFG_SMDET_STS\t\t(0x00008000)\n#define HW_CFG_SMDET_EN\t\t\t(0x00004000)\n#define HW_CFG_EEM\t\t\t(0x00002000)\n#define HW_CFG_RST_PROTECT\t\t(0x00001000)\n#define HW_CFG_PORT_SWAP\t\t(0x00000800)\n#define HW_CFG_PHY_BOOST\t\t(0x00000600)\n#define HW_CFG_PHY_BOOST_NORMAL\t\t(0x00000000)\n#define HW_CFG_PHY_BOOST_4\t\t(0x00002000)\n#define HW_CFG_PHY_BOOST_8\t\t(0x00004000)\n#define HW_CFG_PHY_BOOST_12\t\t(0x00006000)\n#define HW_CFG_LEDB\t\t\t(0x00000100)\n#define HW_CFG_BIR\t\t\t(0x00000080)\n#define HW_CFG_SBP\t\t\t(0x00000040)\n#define HW_CFG_IME\t\t\t(0x00000020)\n#define HW_CFG_MEF\t\t\t(0x00000010)\n#define HW_CFG_ETC\t\t\t(0x00000008)\n#define HW_CFG_BCE\t\t\t(0x00000004)\n#define HW_CFG_LRST\t\t\t(0x00000002)\n#define HW_CFG_SRST\t\t\t(0x00000001)\n\n#define PMT_CTL\t\t\t\t(0x0014)\n#define PMT_CTL_PHY_PWRUP\t\t(0x00000400)\n#define PMT_CTL_RES_CLR_WKP_EN\t\t(0x00000100)\n#define PMT_CTL_DEV_RDY\t\t\t(0x00000080)\n#define PMT_CTL_SUS_MODE\t\t(0x00000060)\n#define PMT_CTL_SUS_MODE_0\t\t(0x00000000)\n#define PMT_CTL_SUS_MODE_1\t\t(0x00000020)\n#define PMT_CTL_SUS_MODE_2\t\t(0x00000040)\n#define PMT_CTL_SUS_MODE_3\t\t(0x00000060)\n#define PMT_CTL_PHY_RST\t\t\t(0x00000010)\n#define PMT_CTL_WOL_EN\t\t\t(0x00000008)\n#define PMT_CTL_ED_EN\t\t\t(0x00000004)\n#define PMT_CTL_WUPS\t\t\t(0x00000003)\n#define PMT_CTL_WUPS_NO\t\t\t(0x00000000)\n#define PMT_CTL_WUPS_ED\t\t\t(0x00000001)\n#define PMT_CTL_WUPS_WOL\t\t(0x00000002)\n#define PMT_CTL_WUPS_MULTI\t\t(0x00000003)\n\n#define LED_GPIO_CFG\t\t\t(0x0018)\n#define LED_GPIO_CFG_LED2_FUN_SEL\t(0x80000000)\n#define LED_GPIO_CFG_LED10_FUN_SEL\t(0x40000000)\n#define LED_GPIO_CFG_LEDGPIO_EN\t\t(0x0000F000)\n#define LED_GPIO_CFG_LEDGPIO_EN_0\t(0x00001000)\n#define LED_GPIO_CFG_LEDGPIO_EN_1\t(0x00002000)\n#define LED_GPIO_CFG_LEDGPIO_EN_2\t(0x00004000)\n#define LED_GPIO_CFG_LEDGPIO_EN_3\t(0x00008000)\n#define LED_GPIO_CFG_GPBUF\t\t(0x00000F00)\n#define LED_GPIO_CFG_GPBUF_0\t\t(0x00000100)\n#define LED_GPIO_CFG_GPBUF_1\t\t(0x00000200)\n#define LED_GPIO_CFG_GPBUF_2\t\t(0x00000400)\n#define LED_GPIO_CFG_GPBUF_3\t\t(0x00000800)\n#define LED_GPIO_CFG_GPDIR\t\t(0x000000F0)\n#define LED_GPIO_CFG_GPDIR_0\t\t(0x00000010)\n#define LED_GPIO_CFG_GPDIR_1\t\t(0x00000020)\n#define LED_GPIO_CFG_GPDIR_2\t\t(0x00000040)\n#define LED_GPIO_CFG_GPDIR_3\t\t(0x00000080)\n#define LED_GPIO_CFG_GPDATA\t\t(0x0000000F)\n#define LED_GPIO_CFG_GPDATA_0\t\t(0x00000001)\n#define LED_GPIO_CFG_GPDATA_1\t\t(0x00000002)\n#define LED_GPIO_CFG_GPDATA_2\t\t(0x00000004)\n#define LED_GPIO_CFG_GPDATA_3\t\t(0x00000008)\n\n#define GPIO_CFG\t\t\t(0x001C)\n#define GPIO_CFG_SHIFT\t\t\t(24)\n#define GPIO_CFG_GPEN\t\t\t(0xFF000000)\n#define GPIO_CFG_GPBUF\t\t\t(0x00FF0000)\n#define GPIO_CFG_GPDIR\t\t\t(0x0000FF00)\n#define GPIO_CFG_GPDATA\t\t\t(0x000000FF)\n\n#define GPIO_WAKE\t\t\t(0x0020)\n#define GPIO_WAKE_PHY_LINKUP_EN\t\t(0x80000000)\n#define GPIO_WAKE_POL\t\t\t(0x0FFF0000)\n#define GPIO_WAKE_POL_SHIFT\t\t(16)\n#define GPIO_WAKE_WK\t\t\t(0x00000FFF)\n\n#define DP_SEL\t\t\t\t(0x0024)\n#define DP_SEL_DPRDY\t\t\t(0x80000000)\n#define DP_SEL_RSEL\t\t\t(0x0000000F)\n#define DP_SEL_URX\t\t\t(0x00000000)\n#define DP_SEL_VHF\t\t\t(0x00000001)\n#define DP_SEL_VHF_HASH_LEN\t\t(16)\n#define DP_SEL_VHF_VLAN_LEN\t\t(128)\n#define DP_SEL_LSO_HEAD\t\t\t(0x00000002)\n#define DP_SEL_FCT_RX\t\t\t(0x00000003)\n#define DP_SEL_FCT_TX\t\t\t(0x00000004)\n#define DP_SEL_DESCRIPTOR\t\t(0x00000005)\n#define DP_SEL_WOL\t\t\t(0x00000006)\n\n#define DP_CMD\t\t\t\t(0x0028)\n#define DP_CMD_WRITE\t\t\t(0x01)\n#define DP_CMD_READ\t\t\t(0x00)\n\n#define DP_ADDR\t\t\t\t(0x002C)\n\n#define DP_DATA\t\t\t\t(0x0030)\n\n#define BURST_CAP\t\t\t(0x0034)\n#define BURST_CAP_MASK\t\t\t(0x0000000F)\n\n#define INT_EP_CTL\t\t\t(0x0038)\n#define INT_EP_CTL_INTEP_ON\t\t(0x80000000)\n#define INT_EP_CTL_RDFO_EN\t\t(0x00400000)\n#define INT_EP_CTL_TXE_EN\t\t(0x00200000)\n#define INT_EP_CTL_MACROTO_EN\t\t(0x00100000)\n#define INT_EP_CTL_TX_DIS_EN\t\t(0x00080000)\n#define INT_EP_CTL_RX_DIS_EN\t\t(0x00040000)\n#define INT_EP_CTL_PHY_EN_\t\t(0x00020000)\n#define INT_EP_CTL_MAC_ERR_EN\t\t(0x00008000)\n#define INT_EP_CTL_TDFU_EN\t\t(0x00004000)\n#define INT_EP_CTL_TDFO_EN\t\t(0x00002000)\n#define INT_EP_CTL_RX_FIFO_EN\t\t(0x00001000)\n#define INT_EP_CTL_GPIOX_EN\t\t(0x00000FFF)\n\n#define BULK_IN_DLY\t\t\t(0x003C)\n#define BULK_IN_DLY_MASK\t\t(0xFFFF)\n\n#define E2P_CMD\t\t\t\t(0x0040)\n#define E2P_CMD_BUSY\t\t\t(0x80000000)\n#define E2P_CMD_MASK\t\t\t(0x70000000)\n#define E2P_CMD_READ\t\t\t(0x00000000)\n#define E2P_CMD_EWDS\t\t\t(0x10000000)\n#define E2P_CMD_EWEN\t\t\t(0x20000000)\n#define E2P_CMD_WRITE\t\t\t(0x30000000)\n#define E2P_CMD_WRAL\t\t\t(0x40000000)\n#define E2P_CMD_ERASE\t\t\t(0x50000000)\n#define E2P_CMD_ERAL\t\t\t(0x60000000)\n#define E2P_CMD_RELOAD\t\t\t(0x70000000)\n#define E2P_CMD_TIMEOUT\t\t\t(0x00000400)\n#define E2P_CMD_LOADED\t\t\t(0x00000200)\n#define E2P_CMD_ADDR\t\t\t(0x000001FF)\n\n#define MAX_EEPROM_SIZE\t\t\t(512)\n\n#define E2P_DATA\t\t\t(0x0044)\n#define E2P_DATA_MASK_\t\t\t(0x000000FF)\n\n#define RFE_CTL\t\t\t\t(0x0060)\n#define RFE_CTL_TCPUDP_CKM\t\t(0x00001000)\n#define RFE_CTL_IP_CKM\t\t\t(0x00000800)\n#define RFE_CTL_AB\t\t\t(0x00000400)\n#define RFE_CTL_AM\t\t\t(0x00000200)\n#define RFE_CTL_AU\t\t\t(0x00000100)\n#define RFE_CTL_VS\t\t\t(0x00000080)\n#define RFE_CTL_UF\t\t\t(0x00000040)\n#define RFE_CTL_VF\t\t\t(0x00000020)\n#define RFE_CTL_SPF\t\t\t(0x00000010)\n#define RFE_CTL_MHF\t\t\t(0x00000008)\n#define RFE_CTL_DHF\t\t\t(0x00000004)\n#define RFE_CTL_DPF\t\t\t(0x00000002)\n#define RFE_CTL_RST_RF\t\t\t(0x00000001)\n\n#define VLAN_TYPE\t\t\t(0x0064)\n#define VLAN_TYPE_MASK\t\t\t(0x0000FFFF)\n\n#define FCT_RX_CTL\t\t\t(0x0090)\n#define FCT_RX_CTL_EN\t\t\t(0x80000000)\n#define FCT_RX_CTL_RST\t\t\t(0x40000000)\n#define FCT_RX_CTL_SBF\t\t\t(0x02000000)\n#define FCT_RX_CTL_OVERFLOW\t\t(0x01000000)\n#define FCT_RX_CTL_FRM_DROP\t\t(0x00800000)\n#define FCT_RX_CTL_RX_NOT_EMPTY\t\t(0x00400000)\n#define FCT_RX_CTL_RX_EMPTY\t\t(0x00200000)\n#define FCT_RX_CTL_RX_DISABLED\t\t(0x00100000)\n#define FCT_RX_CTL_RXUSED\t\t(0x0000FFFF)\n\n#define FCT_TX_CTL\t\t\t(0x0094)\n#define FCT_TX_CTL_EN\t\t\t(0x80000000)\n#define FCT_TX_CTL_RST\t\t\t(0x40000000)\n#define FCT_TX_CTL_TX_NOT_EMPTY\t\t(0x00400000)\n#define FCT_TX_CTL_TX_EMPTY\t\t(0x00200000)\n#define FCT_TX_CTL_TX_DISABLED\t\t(0x00100000)\n#define FCT_TX_CTL_TXUSED\t\t(0x0000FFFF)\n\n#define FCT_RX_FIFO_END\t\t\t(0x0098)\n#define FCT_RX_FIFO_END_MASK\t\t(0x0000007F)\n\n#define FCT_TX_FIFO_END\t\t\t(0x009C)\n#define FCT_TX_FIFO_END_MASK\t\t(0x0000003F)\n\n#define FCT_FLOW\t\t\t(0x00A0)\n#define FCT_FLOW_THRESHOLD_OFF\t\t(0x00007F00)\n#define FCT_FLOW_THRESHOLD_OFF_SHIFT\t(8)\n#define FCT_FLOW_THRESHOLD_ON\t\t(0x0000007F)\n\n \n#define MAC_CR\t\t\t\t(0x100)\n#define MAC_CR_ADP\t\t\t(0x00002000)\n#define MAC_CR_ADD\t\t\t(0x00001000)\n#define MAC_CR_ASD\t\t\t(0x00000800)\n#define MAC_CR_INT_LOOP\t\t\t(0x00000400)\n#define MAC_CR_BOLMT\t\t\t(0x000000C0)\n#define MAC_CR_FDPX\t\t\t(0x00000008)\n#define MAC_CR_CFG\t\t\t(0x00000006)\n#define MAC_CR_CFG_10\t\t\t(0x00000000)\n#define MAC_CR_CFG_100\t\t\t(0x00000002)\n#define MAC_CR_CFG_1000\t\t\t(0x00000004)\n#define MAC_CR_RST\t\t\t(0x00000001)\n\n#define MAC_RX\t\t\t\t(0x104)\n#define MAC_RX_MAX_SIZE\t\t\t(0x3FFF0000)\n#define MAC_RX_MAX_SIZE_SHIFT\t\t(16)\n#define MAC_RX_FCS_STRIP\t\t(0x00000010)\n#define MAC_RX_FSE\t\t\t(0x00000004)\n#define MAC_RX_RXD\t\t\t(0x00000002)\n#define MAC_RX_RXEN\t\t\t(0x00000001)\n\n#define MAC_TX\t\t\t\t(0x108)\n#define MAC_TX_BFCS\t\t\t(0x00000004)\n#define MAC_TX_TXD\t\t\t(0x00000002)\n#define MAC_TX_TXEN\t\t\t(0x00000001)\n\n#define FLOW\t\t\t\t(0x10C)\n#define FLOW_FORCE_FC\t\t\t(0x80000000)\n#define FLOW_TX_FCEN\t\t\t(0x40000000)\n#define FLOW_RX_FCEN\t\t\t(0x20000000)\n#define FLOW_FPF\t\t\t(0x10000000)\n#define FLOW_PAUSE_TIME\t\t\t(0x0000FFFF)\n\n#define RAND_SEED\t\t\t(0x110)\n#define RAND_SEED_MASK\t\t\t(0x0000FFFF)\n\n#define ERR_STS\t\t\t\t(0x114)\n#define ERR_STS_FCS_ERR\t\t\t(0x00000100)\n#define ERR_STS_LFRM_ERR\t\t(0x00000080)\n#define ERR_STS_RUNT_ERR\t\t(0x00000040)\n#define ERR_STS_COLLISION_ERR\t\t(0x00000010)\n#define ERR_STS_ALIGN_ERR\t\t(0x00000008)\n#define ERR_STS_URUN_ERR\t\t(0x00000004)\n\n#define RX_ADDRH\t\t\t(0x118)\n#define RX_ADDRH_MASK\t\t\t(0x0000FFFF)\n\n#define RX_ADDRL\t\t\t(0x11C)\n\n#define MII_ACCESS\t\t\t(0x120)\n#define MII_ACCESS_PHY_ADDR\t\t(0x0000F800)\n#define MII_ACCESS_PHY_ADDR_SHIFT\t(11)\n#define MII_ACCESS_REG_ADDR\t\t(0x000007C0)\n#define MII_ACCESS_REG_ADDR_SHIFT\t(6)\n#define MII_ACCESS_READ\t\t\t(0x00000000)\n#define MII_ACCESS_WRITE\t\t(0x00000002)\n#define MII_ACCESS_BUSY\t\t\t(0x00000001)\n\n#define MII_DATA\t\t\t(0x124)\n#define MII_DATA_MASK\t\t\t(0x0000FFFF)\n\n#define WUCSR\t\t\t\t(0x140)\n#define WUCSR_PFDA_FR\t\t\t(0x00000080)\n#define WUCSR_WUFR\t\t\t(0x00000040)\n#define WUCSR_MPR\t\t\t(0x00000020)\n#define WUCSR_BCAST_FR\t\t\t(0x00000010)\n#define WUCSR_PFDA_EN\t\t\t(0x00000008)\n#define WUCSR_WUEN\t\t\t(0x00000004)\n#define WUCSR_MPEN\t\t\t(0x00000002)\n#define WUCSR_BCST_EN\t\t\t(0x00000001)\n\n#define WUF_CFGX\t\t\t(0x144)\n#define WUF_CFGX_EN\t\t\t(0x80000000)\n#define WUF_CFGX_ATYPE\t\t\t(0x03000000)\n#define WUF_CFGX_ATYPE_UNICAST\t\t(0x00000000)\n#define WUF_CFGX_ATYPE_MULTICAST\t(0x02000000)\n#define WUF_CFGX_ATYPE_ALL\t\t(0x03000000)\n#define WUF_CFGX_PATTERN_OFFSET\t\t(0x007F0000)\n#define WUF_CFGX_PATTERN_OFFSET_SHIFT\t(16)\n#define WUF_CFGX_CRC16\t\t\t(0x0000FFFF)\n#define WUF_NUM\t\t\t\t(8)\n\n#define WUF_MASKX\t\t\t(0x170)\n#define WUF_MASKX_AVALID\t\t(0x80000000)\n#define WUF_MASKX_ATYPE\t\t\t(0x40000000)\n\n#define ADDR_FILTX\t\t\t(0x300)\n#define ADDR_FILTX_FB_VALID\t\t(0x80000000)\n#define ADDR_FILTX_FB_TYPE\t\t(0x40000000)\n#define ADDR_FILTX_FB_ADDRHI\t\t(0x0000FFFF)\n#define ADDR_FILTX_SB_ADDRLO\t\t(0xFFFFFFFF)\n\n#define WUCSR2\t\t\t\t(0x500)\n#define WUCSR2_NS_RCD\t\t\t(0x00000040)\n#define WUCSR2_ARP_RCD\t\t\t(0x00000020)\n#define WUCSR2_TCPSYN_RCD\t\t(0x00000010)\n#define WUCSR2_NS_OFFLOAD\t\t(0x00000004)\n#define WUCSR2_ARP_OFFLOAD\t\t(0x00000002)\n#define WUCSR2_TCPSYN_OFFLOAD\t\t(0x00000001)\n\n#define WOL_FIFO_STS\t\t\t(0x504)\n\n#define IPV6_ADDRX\t\t\t(0x510)\n\n#define IPV4_ADDRX\t\t\t(0x590)\n\n\n \n\n \n#define PHY_MODE_CTRL_STS\t\t(17)\n#define MODE_CTRL_STS_EDPWRDOWN\t\t((u16)0x2000)\n#define MODE_CTRL_STS_ENERGYON\t\t((u16)0x0002)\n\n#define PHY_INT_SRC\t\t\t(29)\n#define PHY_INT_SRC_ENERGY_ON\t\t((u16)0x0080)\n#define PHY_INT_SRC_ANEG_COMP\t\t((u16)0x0040)\n#define PHY_INT_SRC_REMOTE_FAULT\t((u16)0x0020)\n#define PHY_INT_SRC_LINK_DOWN\t\t((u16)0x0010)\n#define PHY_INT_SRC_CLEAR_ALL\t\t((u16)0xffff)\n\n#define PHY_INT_MASK\t\t\t(30)\n#define PHY_INT_MASK_ENERGY_ON\t\t((u16)0x0080)\n#define PHY_INT_MASK_ANEG_COMP\t\t((u16)0x0040)\n#define PHY_INT_MASK_REMOTE_FAULT\t((u16)0x0020)\n#define PHY_INT_MASK_LINK_DOWN\t\t((u16)0x0010)\n#define PHY_INT_MASK_DEFAULT\t\t(PHY_INT_MASK_ANEG_COMP | \\\n\t\t\t\t\t PHY_INT_MASK_LINK_DOWN)\n\n#define PHY_SPECIAL\t\t\t(31)\n#define PHY_SPECIAL_SPD\t\t\t((u16)0x001C)\n#define PHY_SPECIAL_SPD_10HALF\t\t((u16)0x0004)\n#define PHY_SPECIAL_SPD_10FULL\t\t((u16)0x0014)\n#define PHY_SPECIAL_SPD_100HALF\t\t((u16)0x0008)\n#define PHY_SPECIAL_SPD_100FULL\t\t((u16)0x0018)\n\n \n#define USB_VENDOR_REQUEST_WRITE_REGISTER\t0xA0\n#define USB_VENDOR_REQUEST_READ_REGISTER\t0xA1\n#define USB_VENDOR_REQUEST_GET_STATS\t\t0xA2\n\n \n#define INT_ENP_RDFO_INT\t\t((u32)BIT(22))\n#define INT_ENP_TXE_INT\t\t\t((u32)BIT(21))\n#define INT_ENP_TX_DIS_INT\t\t((u32)BIT(19))\n#define INT_ENP_RX_DIS_INT\t\t((u32)BIT(18))\n#define INT_ENP_PHY_INT\t\t\t((u32)BIT(17))\n#define INT_ENP_MAC_ERR_INT\t\t((u32)BIT(15))\n#define INT_ENP_RX_FIFO_DATA_INT\t((u32)BIT(12))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}