---
simd: 'XXXX'
title: Title of SIMD
authors:
  - (fill in with names of authors)
category: Standard
type: Core
status: Draft
created: (fill me in with today's date, YYYY-MM-DD)
feature: (fill in with feature tracking issues once accepted)
supersedes: (optional - fill this in if the SIMD supersedes a previous SIMD)
extends: (optional - fill this in if the SIMD extends the design of a previous
 SIMD)
---

## Summary

A brief summary of what the feature is.

## Motivation

Why are we doing this? What use cases does it support? What is the expected
outcome?

## Alternatives Considered

What alternative designs were considered and what pros/cons does this feature
have relative to them?

## New Terminology

Is there any new terminology introduced with this proposal?

## Detailed Design

Explain the feature as if it was already implemented and you're explaining it
to another Solana core contributor. The generally means:

- Explain the proposed change and how it works
- Where the feature fits in to the runtime, core, or relevant sub-system
- How this feature was/could be implemented
- Interaction with other features
- Edge cases

The key words "MUST", "MUST NOT", "REQUIRED", "SHALL", "SHALL NOT", "SHOULD",
"SHOULD NOT", "RECOMMENDED", "NOT RECOMMENDED", "MAY", and "OPTIONAL" in this
document are to be interpreted as described in [RFC
2119](https://www.ietf.org/rfc/rfc2119.txt) and [RFC
8174](https://www.ietf.org/rfc/rfc8174.txt).

## Impact

How will the implemented proposal impacts dapp developers, validators, and core contributors?

## Security Considerations

What security implications/considerations come with implementing this feature?
Are there any implementation-specific guidance or pitfalls?

## Drawbacks *(Optional)*

Why should we not do this?

## Backwards Compatibility *(Optional)*

Does the feature introduce any breaking changes? All incompatibilities and
consequences should be listed.

## Implicit Function

```
ZeroUpper(x: u64) -> u64 {
  x[32:63] := 0
  return x
}
```

```
ZeroExtend(x: u32) -> u64 {
  y: u64 := 0
  y[0:31] := x
  return y
}
```

```
SignExtend(x: u32) -> u64 {
  y: u64 := 0
  y[0:31] := x

  if x[31] == 1 {
    y[32:63] := 1
  }
  
  return y
}
```

## Instruction Set Table

---

### `ADD32_IMM` - Add 32-Bit Immediate
Opcode: `0x04`

Description: \
Zero upper 32 bits of `dst_reg`, then add `imm` to `dst_reg`.

Input Constraints: \
$\mathtt{dst\_reg} \neq \mathtt{r10}$ \
$\mathtt{off} = 0$

Operation:
```
dst_reg := ZeroUpper(dst_reg) + SignExtend(imm)
```

---
### `ADD64_IMM` - Add 64-Bit Immediate
Opcode: `0x07`

Description: \
Sign extend `imm` to 64 bits, then add this value to `dst_reg`.

Input Constraints: \
$ $

Operation:
```
dst_reg = (uint64_t) ((int64_t) dst_reg + (int32_t) (sign_extend(imm)))
```

---

### `ADDL_IMM` - Additional Immediate
Opcode: `0x00`

Description: \
Provides an additional immediate as required by the `LDQ` instruction.

### `ADD32_IMM` - Add 32-bit Immediate
Opcode: `0x04`

Description: \
Add lower 32 bits of `dst_reg` to `imm`. Sign extend the value to 64-bits. Store in `dst_reg`.

### `JA` - Unconditional Jump 
Opcode: `0x05`

Description: \
Jump unconditionally. Adds `off` to `pc`.

### `ADD64_IMM` - Add 64-bit Immediate
Opcode: `0x07`

Description: \
Add `dst_reg` to signed extended `imm`. Store in `dst_reg`.

### `ADD32_REG` - Add 32-bit Register
Opcode: `0x0c`

Description: \
Add lower 32 bits of `dst_reg` to lower 32 bits of `src_reg`. Store in `dst_reg`.

### `ADD64_REG` - Add 64-bit Register
Opcode: `0x0f`

Description: \
Add `dst_reg` to `src_reg`. Store in `dst_reg`.

### `SUB32_IMM` - Subtract 32-bit Immediate
Opcode: `0x14`

Description: \
Subtract `imm` from lower 32 bits of `dst_reg`. Overwrite upper 32 bits in `dst_reg` 

### `JEQ_IMM` - Jump Unsigned Equality Immediate
Opcode: `0x15`

Description: \

### `SUB64_IMM` - Subtract 64-bit Immediate
Opcode: `0x17`

Description: \

### `LDQ` - Load 64-bit Immediate
Opcode: `0x18`

Description: \

### `SUB32_REG` - Subtract 32-bit Register
Opcode: `0x1c`

Description: \

### `JEQ_REG` -  Jump Equality Register
Opcode: `0x1d`

Description: \

### `SUB64_REG` - Subtract 64-bit Register
Opcode: `0x1f`

Description: \

### `MUL32_IMM` - Multiply 32-bit Immediate
Opcode: `0x24`

Description: \

### `JGT_IMM` - Jump Unsigned Greater-Than Immediate
Opcode: `0x25`

Description: \

### `MUL64_IMM` - Multiply 64-bit Immediate
Opcode: `0x27`

Description: \

### `MUL32_REG` - Multiply 32-bit Register
Opcode: `0x2c`

Description: \

### `JGT_REG` - Jump Unsigned Greater-Than Register
Opcode: `0x2d`

Description: \

### `MUL64_REG` - Multiply 64-bit Register
Opcode: `0x2f`

Description: \

### `DIV32_IMM` - Divide 32-bit Immediate
Opcode: `0x34`

Description: \

### `JGE_IMM` - Jump Unsigned Greater-Or-Equal Immediate
Opcode: `0x35`

Description: \

### `DIV64_IMM` - Divide 64-bit Immediate
Opcode: `0x37`

Description: \

### `DIV32_REG` - Divide 32-bit Register
Opcode: `0x3c`

Description: \

### `JGE_REG` - Jump Unsigned Greater-Or-Equal Register
Opcode: `0x3d`

Description: \

### `DIV64_REG` - Divide 64-bit Register
Opcode: `0x3f`

Description: \

### `OR32_IMM` - Bitwise Or 32-bit Immediate
Opcode: `0x44`

Description: \

### `JSET_IMM` - Jump Signed Equality Immediate
Opcode: `0x45`

Description: \

### `OR64_IMM` - Bitwise Or 64-bit Immediate
Opcode: `0x47`

Description: \

### `OR32_REG` - Bitwise Or 32-bit Register
Opcode: `0x4c`

Description: \

### `JSET_REG` - Jump Signed Equality Register
Opcode: `0x4d`

Description: \

### `OR64_REG` - Bitwise Or 64-bit Register
Opcode: `0x4f`

Description: \

### `AND32_IMM` - Bitwise And 32-bit Immediate
Opcode: `0x54`

Description: \

### `JNE_IMM` - Jump Unsigned Inequality Immediate
Opcode: `0x55`

Description: \

### `AND64_IMM` - Bitwise And 64-bit Immediate
Opcode: `0x57`

Description: \

### `AND32_REG` - Bitwise And 32-bit Register
Opcode: `0x5c`

Description: \

### `JNE_REG` - Jump Unsigned Inequality Register
Opcode: `0x5d`

Description: \

### `AND64_REG` - Bitwise And 64-bit Register
Opcode: `0x5f`

Description: \

### `LDXW` - Load 32-bit Register
Opcode: `0x61`

Description: \

### `STW` - Store 32-bit Immediate
Opcode: `0x62`

Description: \

### `STXW` - Store 32-bit Register
Opcode: `0x63`

Description: \

### `LSH32_IMM` - Left Shift 32-bit Immediate
Opcode: `0x64`

Description: \

### `JSGT_IMM` - Jump Signed Greater-Than Immediate
Opcode: `0x65`

Description: \

### `LSH64_IMM` - Left Shift 64-bit Immediate
Opcode: `0x67`

Description: \

### `LDXH` - Load 16-bit Register
Opcode: `0x69`

Description: \

### `STH` - Store 16-bit Immediate
Opcode: `0x6a`

Description: \

### `STXH` - Store 16-bit Register
Opcode: `0x6b`

Description: \

### `LSH32_REG` - Logical Left Shift 32-bit Register
Opcode: `0x6c`

Description: \

### `JSGT_REG` - Jump Signed Greater-Than Register
Opcode: `0x6d`

Description: \

### `LSH64_REG` - Logical Left Shift 64-bit Register
Opcode: `0x6f`

Description: \

### `LDXB` - Load 8-bit Register
Opcode: `0x71`

Description: \

### `STB` - Store 8-bit Immediate
Opcode: `0x72`

Description: \

### `STXB` - Store 8-bit Register
Opcode: `0x73`

Description: \

### `RSH32_IMM` - Logical Right Shift 32-bit Immediate
Opcode: `0x74`

Description: \

### `JSGE_IMM` - Jump Signed Greater-Or-Equal Immediate
Opcode: `0x75`

Description: \

### `RSH64_IMM` - Logical Right Shift 64-bit Immediate
Opcode: `0x77`

Description: \

### `LDXQ` - Load 64-bit Register
Opcode: `0x79`

Description: \

### `STQ` - Store 64-bit Immediate
Opcode: `0x7a`

Description: \

### `STXQ` - Store 64-bit Register
Opcode: `0x7b`

Description: \

### `RSH32_REG` - Logical Right Shift 32-bit Register
Opcode: `0x7c`

Description: \

### `JSGE_REG` - Jump Signed Greater-Or-Equal Register
Opcode: `0x7d`

Description: \

### `RSH64_REG` - Logical Right Shift 64-bit Immediate
Opcode: `0x7f`

Description: \

### `NEG32` - Negate 32-bit Register
Opcode: `0x84`

Description: \
Perform arithmetic negation on lower 32 bits of `dst_reg`. Sign extend this value to 64-bits and store into `dst_reg`.

### `CALL_IMM` - Call Subroutine Immediate
Opcode: `0x85`

Description: \

### `NEG64` - Negate 64-bit Register
Opcode: `0x87`

Description: \
Perform arithmetic negation on `dst_reg`, store in `dst_reg`.

### `CALL_REG` - Call Subroutine Register
Opcode: `0x8d`

Description: \

### `MOD32_IMM` - Modulo 32-bit Immedite
Opcode: `0x94`

Description: \

### `EXIT` - Exit Subroutine
Opcode: `0x95`

Description: \

### `MOD64_IMM` - Modulo 64-bit Immediate
Opcode: `0x97`

Description: \

### `MOD32_REG` - Modulo 32-bit Register
Opcode: `0x9c`

Description: \

### `MOD64_REG` - Modulo 64-bit Register
Opcode: `0x9f`

Description: \

### `XOR32_IMM` - Bitwise Xor 32-bit Immediate
Opcode: `0xa4`

Description: \

### `JLT_IMM` - Jump Unsigned Less-Than Immediate
Opcode: `0xa5`

Description: \

### `XOR64_IMM` - Bitwise Xor 64-bit Immediate
Opcode: `0xa7`

Description: \

### `XOR32_REG` - Bitwise Xor 32-bit Register
Opcode: `0xac`

Description: \

### `JLT_REG` - Jump Unsigned Less-Than Register
Opcode: `0xad`

Description: \

### `XOR64_REG` - Bitwise Xor 64-bit Register
Opcode: `0xaf`

Description: \
Perform bitwise xor on `src_reg` and `dst_reg`. Store into `dst_reg`.

### `MOV32_IMM` - Move 32-bit Immediate
Opcode: `0xb4`

Description: \

### `JLE_IMM` - Jump Unsigned Less-Or-Equal Immediate
Opcode: `0xb5`

Description: \

### `MOV64_IMM` - Move 64-bit Immediate
Opcode: `0xb7`

Description: \
Sign extend `imm` to 64-bits, store into `dst_reg`.

### `MOV32_REG` - Move 32-bit Register
Opcode: `0xbc`

Description: \

### `JLE_REG` - Jump Unsigned Less-Or-Equal Register
Opcode: `0xbd`

Description: \

### `MOV64_REG` - Move 64-bit Register
Opcode: `0xbf`

Description: \
Move value in `src_reg` into `dst_reg`.

### `ARSH32_IMM` - Arithmetic Right Shift 32-bit Immediate
Opcode: `0xc4`

Description: \

### `JSLT_IMM` - Jump Signed Less-Than Immediate
Opcode: `0xc5`

Description: \

### `ARSH64_IMM` - Arithmetic Right Shift 64-bit Immediate
Opcode: `0xc7`

Description: \

### `ARSH32_REG` - Arithmetic Right Shift 32-bit Register
Opcode: `0xcc`

Description: \

### `JSLT_REG` - Jump Signed Less-Than Register
Opcode: `0xcd`

Description: \

### `ARSH64_REG` - Arithmetic Right Shift 64-bit Register
Opcode: `0xcf`

Description: \
Perform arithmetic right shift of `dst_reg` by `src_reg` bits. Store into `dst_reg`.

### `END_LE` - Convert Little Endian
Opcode: `0xd4`

Description: \

### `JSLE_IMM` - Jump Signed Less-Or-Equal Immediate
Opcode: `0xd5`

Description: \

### `END_BE` - Convert Big Endian
Opcode: `0xdc`

Description: \

### `JSLE_REG` - Jump Signed Less-Or-Equal Immediate
Opcode: `0xdd`

Description: \


---

### `OP_MNEMONIC` - Short Description

Opcode: `0x`

Description: \

Input Constraints: \
$ $

Operation:
```

```