#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000185645bae00 .scope module, "tb_lab5" "tb_lab5" 2 4;
 .timescale -9 -12;
v00000185644d9a40_0 .var "clk", 0 0;
v00000185645bea80_0 .var "clk_2hz", 0 0;
v00000185645beb20_0 .var "cnt_2hz", 20 0;
v00000185645bebc0_0 .var "rst", 0 0;
v00000185645bec60_0 .net "seg_data", 6 0, v00000185644b2e70_0;  1 drivers
v00000185645bed00_0 .var "state", 2 0;
E_00000185645b9510 .event posedge, v00000185644d9a40_0;
E_00000185645b9cd0/0 .event negedge, v00000185645bebc0_0;
E_00000185645b9cd0/1 .event posedge, v00000185645bea80_0;
E_00000185645b9cd0 .event/or E_00000185645b9cd0/0, E_00000185645b9cd0/1;
E_00000185645b9d10/0 .event negedge, v00000185645bebc0_0;
E_00000185645b9d10/1 .event posedge, v00000185644d9a40_0;
E_00000185645b9d10 .event/or E_00000185645b9d10/0, E_00000185645b9d10/1;
S_00000185645be8f0 .scope module, "count" "lab5_cnt0_7" 2 12, 3 1 0, S_00000185645bae00;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "cnt";
    .port_info 1 /OUTPUT 7 "seg_data";
v00000185644b32b0_0 .net "cnt", 2 0, v00000185645bed00_0;  1 drivers
v00000185644b2e70_0 .var "seg_data", 6 0;
E_00000185644e8b80 .event anyedge, v00000185644b32b0_0;
    .scope S_00000185645be8f0;
T_0 ;
    %wait E_00000185644e8b80;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185644b2e70_0, 4, 1;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185644b2e70_0, 4, 1;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185644b2e70_0, 4, 1;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185644b2e70_0, 4, 1;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185644b2e70_0, 4, 1;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185644b2e70_0, 4, 1;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000185644b32b0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185644b2e70_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000185645bae00;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v00000185644d9a40_0;
    %inv;
    %store/vec4 v00000185644d9a40_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000185645bae00;
T_2 ;
    %wait E_00000185645b9d10;
    %load/vec4 v00000185645bebc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v00000185645beb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185645bea80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000185645beb20_0;
    %pad/u 32;
    %cmpi/u 12499, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v00000185645beb20_0, 0;
    %load/vec4 v00000185645bea80_0;
    %inv;
    %assign/vec4 v00000185645bea80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000185645beb20_0;
    %addi 1, 0, 21;
    %assign/vec4 v00000185645beb20_0, 0;
    %load/vec4 v00000185645bea80_0;
    %assign/vec4 v00000185645bea80_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000185645bae00;
T_3 ;
    %wait E_00000185645b9cd0;
    %load/vec4 v00000185645bebc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000185645bed00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000185645bed00_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000185645bed00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000185645bae00;
T_4 ;
    %wait E_00000185645b9510;
    %delay 250000000, 0;
    %vpi_call 2 42 "$display", $time, "  cnt = %d, output = %b", v00000185645bed00_0, v00000185645bec60_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_00000185645bae00;
T_5 ;
    %vpi_call 2 46 "$dumpfile", "lab5.fsdb" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185644d9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185645bebc0_0, 0, 1;
    %wait E_00000185645b9510;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185645bebc0_0, 0, 1;
    %delay 705032704, 1;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_lab5.v";
    "./lab5.v";
