Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 13:38:27 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_1_timing_summary_routed.rpt -pb system_1_timing_summary_routed.pb -rpx system_1_timing_summary_routed.rpx -warn_on_violation
| Design       : system_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  119         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (334)
5. checking no_input_delay (11)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdd/clk_out_reg/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: cdi/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (334)
--------------------------------------------------
 There are 334 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.586        0.000                      0                   41        0.147        0.000                      0                   41        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.586        0.000                      0                   41        0.147        0.000                      0                   41        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.963%)  route 3.122ns (79.037%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.684     9.033    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[0]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.619    cdd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.963%)  route 3.122ns (79.037%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.684     9.033    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[1]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.619    cdd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.963%)  route 3.122ns (79.037%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.684     9.033    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.619    cdd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.963%)  route 3.122ns (79.037%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.684     9.033    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y16         FDRE (Setup_fdre_C_R)       -0.429    14.619    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.124%)  route 3.092ns (78.876%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.654     9.003    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    cdd/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[16]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    14.591    cdd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.124%)  route 3.092ns (78.876%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.654     9.003    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    cdd/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[17]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    14.591    cdd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.124%)  route 3.092ns (78.876%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.654     9.003    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    cdd/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[18]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    14.591    cdd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.739%)  route 2.981ns (78.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.543     8.892    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    cdd/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[4]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.594    cdd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.739%)  route 2.981ns (78.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.543     8.892    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    cdd/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.594    cdd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.739%)  route 2.981ns (78.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.399    cdd/counter_reg[2]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.523 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.781     7.304    cdd/counter[0]_i_6__2_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.797     8.225    cdd/counter[0]_i_3__2_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.349 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.543     8.892    cdd/counter[0]_i_1__2_n_0
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    cdd/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[6]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.594    cdd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cdd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.440    cdd/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  cdd/counter_reg[18]/Q
                         net (fo=3, routed)           0.065     1.646    cdd/counter_reg[18]
    SLICE_X49Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.691 r  cdd/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.691    cdd/clk_out_i_1__0_n_0
    SLICE_X49Y20         FDRE                                         r  cdd/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    cdd/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  cdd/clk_out_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.091     1.544    cdd/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cdi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdi/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    cdi/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cdi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  cdi/counter_reg[0]/Q
                         net (fo=1, routed)           0.156     1.743    cdi/counter_reg[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.788 r  cdi/clk_out_i_1/O
                         net (fo=2, routed)           0.000     1.788    cdi/clk_out_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  cdi/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    cdi/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cdi/counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    cdi/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.718    cdd/counter_reg[2]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  cdd/counter_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.829    cdd/counter_reg[0]_i_2__2_n_5
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    cdd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cdd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    cdd/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cdd/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.718    cdd/counter_reg[6]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  cdd/counter_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.829    cdd/counter_reg[4]_i_1__2_n_5
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    cdd/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[6]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    cdd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cdd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.440    cdd/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cdd/counter_reg[18]/Q
                         net (fo=3, routed)           0.144     1.725    cdd/counter_reg[18]
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  cdd/counter_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.836    cdd/counter_reg[16]_i_1__2_n_5
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    cdd/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  cdd/counter_reg[18]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    cdd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cdd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    cdd/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  cdd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cdd/counter_reg[14]/Q
                         net (fo=3, routed)           0.145     1.727    cdd/counter_reg[14]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  cdd/counter_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.838    cdd/counter_reg[12]_i_1__2_n_5
    SLICE_X48Y19         FDRE                                         r  cdd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    cdd/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  cdd/counter_reg[14]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    cdd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cdd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    cdd/clk_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  cdd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cdd/counter_reg[10]/Q
                         net (fo=3, routed)           0.146     1.729    cdd/counter_reg[10]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  cdd/counter_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.840    cdd/counter_reg[8]_i_1__2_n_5
    SLICE_X48Y18         FDRE                                         r  cdd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    cdd/clk_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  cdd/counter_reg[10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    cdd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.718    cdd/counter_reg[2]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.862 r  cdd/counter_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.862    cdd/counter_reg[0]_i_2__2_n_4
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    cdd/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cdd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    cdd/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cdd/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.718    cdd/counter_reg[6]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.862 r  cdd/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.862    cdd/counter_reg[4]_i_1__2_n_4
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    cdd/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  cdd/counter_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    cdd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cdi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdi/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.144%)  route 0.217ns (53.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    cdi/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cdi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  cdi/counter_reg[0]/Q
                         net (fo=1, routed)           0.156     1.743    cdi/counter_reg[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.788 r  cdi/clk_out_i_1/O
                         net (fo=2, routed)           0.061     1.849    cdi/clk_out_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cdi/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    cdi/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cdi/clk_out_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.070     1.529    cdi/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y20   cdd/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   cdd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   cdd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   cdd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   cdd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   cdd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   cdd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   cdd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   cdd/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   cdd/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   cdd/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   cdd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   cdd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   cdd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   cdd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   cdd/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   cdd/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   cdd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   cdd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   cdd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   cdd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   cdd/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           355 Endpoints
Min Delay           355 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack/sp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 4.468ns (48.884%)  route 4.672ns (51.116%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  stack/sp_reg[0]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  stack/sp_reg[0]/Q
                         net (fo=28, routed)          1.165     1.621    stack/digits[0][0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.154     1.775 r  stack/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.003     2.778    stack/sel0[0]
    SLICE_X53Y24         LUT4 (Prop_lut4_I1_O)        0.327     3.105 r  stack/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.505     5.609    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.141 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.141    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/sp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.696ns (52.203%)  route 4.300ns (47.797%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  stack/sp_reg[0]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  stack/sp_reg[0]/Q
                         net (fo=28, routed)          1.165     1.621    stack/digits[0][0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.154     1.775 r  stack/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.003     2.778    stack/sel0[0]
    SLICE_X53Y24         LUT4 (Prop_lut4_I3_O)        0.355     3.133 r  stack/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.132     5.265    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.996 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.996    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/sp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.707ns (52.579%)  route 4.245ns (47.421%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  stack/sp_reg[0]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  stack/sp_reg[0]/Q
                         net (fo=28, routed)          1.165     1.621    stack/digits[0][0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.154     1.775 r  stack/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.778     2.553    stack/sel0[0]
    SLICE_X53Y24         LUT4 (Prop_lut4_I2_O)        0.353     2.906 r  stack/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.302     5.208    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.952 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.952    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/sp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.730ns  (logic 4.448ns (50.950%)  route 4.282ns (49.050%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  stack/sp_reg[0]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  stack/sp_reg[0]/Q
                         net (fo=28, routed)          1.165     1.621    stack/digits[0][0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.154     1.775 r  stack/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.003     2.778    stack/sel0[0]
    SLICE_X53Y24         LUT4 (Prop_lut4_I2_O)        0.327     3.105 r  stack/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.114     5.219    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.730 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.730    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/sp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.646ns  (logic 4.579ns (52.963%)  route 4.067ns (47.037%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE                         0.000     0.000 r  stack/sp_reg[2]/C
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stack/sp_reg[2]/Q
                         net (fo=27, routed)          1.026     1.445    stack/digits[0][2]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.296     1.741 r  stack/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.420    stack/sel0[2]
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.152     2.572 r  stack/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.362     4.934    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     8.646 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.646    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/sp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.528ns  (logic 4.472ns (52.442%)  route 4.056ns (47.558%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  stack/sp_reg[0]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  stack/sp_reg[0]/Q
                         net (fo=28, routed)          1.165     1.621    stack/digits[0][0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.154     1.775 f  stack/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.778     2.553    stack/sel0[0]
    SLICE_X53Y24         LUT4 (Prop_lut4_I1_O)        0.327     2.880 r  stack/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.113     4.993    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.528 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.528    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/sp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 4.359ns (51.872%)  route 4.044ns (48.128%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE                         0.000     0.000 r  stack/sp_reg[2]/C
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stack/sp_reg[2]/Q
                         net (fo=27, routed)          1.026     1.445    stack/digits[0][2]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.296     1.741 r  stack/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.420    stack/sel0[2]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124     2.544 r  stack/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.340     4.883    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.403 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.403    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/overflow_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 3.977ns (49.820%)  route 4.006ns (50.180%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE                         0.000     0.000 r  stack/overflow_reg/C
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  stack/overflow_reg/Q
                         net (fo=12, routed)          4.006     4.462    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.984 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.984    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.991ns (62.825%)  route 2.953ns (37.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.953     4.415    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.944 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.944    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.412ns  (logic 4.397ns (59.318%)  route 3.016ns (40.682%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[1]/C
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line31/q_reg[1]/Q
                         net (fo=9, routed)           0.697     1.215    nolabel_line31/Q[1]
    SLICE_X52Y25         LUT2 (Prop_lut2_I0_O)        0.152     1.367 r  nolabel_line31/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.318     3.686    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.412 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.412    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack/ram/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE                         0.000     0.000 r  stack/ram/data_out_reg[0]/C
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  stack/ram/data_out_reg[0]/Q
                         net (fo=1, routed)           0.116     0.264    stack/data_out[0]
    SLICE_X53Y24         FDRE                                         r  stack/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE                         0.000     0.000 r  stack/ram/data_out_reg[1]/C
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  stack/ram/data_out_reg[1]/Q
                         net (fo=1, routed)           0.101     0.265    stack/data_out[1]
    SLICE_X50Y24         FDRE                                         r  stack/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  pbD/sp/in_prev_reg/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pbD/sp/in_prev_reg/Q
                         net (fo=1, routed)           0.053     0.181    pbD/db/in_prev
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.099     0.280 r  pbD/db/out_i_1__1/O
                         net (fo=1, routed)           0.000     0.280    pbD/sp/out_reg_1
    SLICE_X53Y20         FDRE                                         r  pbD/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/db/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/db/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  pbD/db/counter_reg[20]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbD/db/counter_reg[20]/Q
                         net (fo=3, routed)           0.111     0.252    pbD/db/counter_reg[20]
    SLICE_X50Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.297 r  pbD/db/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.297    pbD/db/btn_out_i_1__1_n_0
    SLICE_X50Y20         FDRE                                         r  pbD/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbC/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbC/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE                         0.000     0.000 r  pbC/sp/in_prev_reg/C
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  pbC/sp/in_prev_reg/Q
                         net (fo=1, routed)           0.059     0.207    pbC/db/in_prev
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  pbC/db/out_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    pbC/sp/out_reg_1
    SLICE_X52Y22         FDRE                                         r  pbC/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.148ns (46.551%)  route 0.170ns (53.449%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE                         0.000     0.000 r  stack/ram/data_out_reg[4]/C
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  stack/ram/data_out_reg[4]/Q
                         net (fo=1, routed)           0.170     0.318    stack/data_out[4]
    SLICE_X53Y24         FDRE                                         r  stack/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbC/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbC/sp/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.865%)  route 0.196ns (58.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  pbC/db/btn_out_reg/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbC/db/btn_out_reg/Q
                         net (fo=3, routed)           0.196     0.337    pbC/sp/dbx
    SLICE_X52Y22         FDRE                                         r  pbC/sp/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/sp/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.182%)  route 0.176ns (51.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE                         0.000     0.000 r  pbD/db/btn_out_reg/C
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pbD/db/btn_out_reg/Q
                         net (fo=3, routed)           0.176     0.340    pbD/sp/dbx
    SLICE_X53Y20         FDRE                                         r  pbD/sp/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbU/db/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbU/db/counter_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.421%)  route 0.156ns (45.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE                         0.000     0.000 r  pbU/db/counter_reg[18]/C
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pbU/db/counter_reg[18]/Q
                         net (fo=3, routed)           0.076     0.217    pbU/db/counter_reg[18]
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.262 r  pbU/db/counter[0]_i_1/O
                         net (fo=22, routed)          0.080     0.342    pbU/db/sel
    SLICE_X53Y15         FDRE                                         r  pbU/db/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbU/db/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbU/db/counter_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.421%)  route 0.156ns (45.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE                         0.000     0.000 r  pbU/db/counter_reg[18]/C
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pbU/db/counter_reg[18]/Q
                         net (fo=3, routed)           0.076     0.217    pbU/db/counter_reg[18]
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.262 r  pbU/db/counter[0]_i_1/O
                         net (fo=22, routed)          0.080     0.342    pbU/db/sel
    SLICE_X53Y15         FDRE                                         r  pbU/db/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------





