

================================================================
== Synthesis Summary Report of 'lab3_z2'
================================================================
+ General Information: 
    * Date:           Sat Oct 14 16:10:18 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab3_z2
    * Solution:       sol2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+----------+----------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |    |          |          |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+----------+----------+-----+
    |+ lab3_z2          |     -|  0.34|    49153|  4.915e+05|         -|    49154|      -|        no|     -|   -|  33 (~0%)|  110 (1%)|    -|
    | o VITIS_LOOP_8_1  |     -|  9.00|    49152|  4.915e+05|         3|        -|  16384|        no|     -|   -|         -|         -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| inA_ar    | 16         |
+-----------+------------+

* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| out_ar_address0 | 14       |
| out_ar_d0       | 16       |
| out_ar_q0       | 16       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| inA_ar   | in        | short*   |
| out_ar   | inout     | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+
| Argument | HW Interface    | HW Type   | HW Usage |
+----------+-----------------+-----------+----------+
| inA_ar   | inA_ar          | interface |          |
| out_ar   | out_ar_address0 | port      | offset   |
| out_ar   | out_ar_ce0      | port      |          |
| out_ar   | out_ar_we0      | port      |          |
| out_ar   | out_ar_d0       | port      |          |
| out_ar   | out_ar_q0       | port      |          |
+----------+-----------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------+-----+--------+----------+-----+--------+---------+
| Name               | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------+-----+--------+----------+-----+--------+---------+
| + lab3_z2          | 0   |        |          |     |        |         |
|   add_ln8_fu_81_p2 | -   |        | add_ln8  | add | fabric | 0       |
|   out_ar_d0        | -   |        | add_ln11 | add | fabric | 0       |
+--------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------+-----------------------------------+
| Type      | Options             | Location                          |
+-----------+---------------------+-----------------------------------+
| pipeline  | off                 | ./source/lab3_z2.cpp:9 in lab3_z2 |
| interface | ap_fifo port=inA_ar | DIRECTIVE in lab3_z2, inA_ar      |
+-----------+---------------------+-----------------------------------+


