-- VHDL for IBM SMS ALD page 15.62.04.1
-- Title: E CH REGISTER TRANSFER CTRLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/10/2023 11:25:29 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_62_04_1_E_CH_REGISTER_TRANSFER_CTRLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC:	 in STD_LOGIC;
		MS_X_SYMBOL_OP_MOD_GATED:	 in STD_LOGIC;
		MS_E_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		MS_E_CH_CLOCKED_STROBE_INPUT:	 in STD_LOGIC;
		MS_E_CH_1ST_CHAR_2ND_ADDR:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_21:	 in STD_LOGIC;
		PS_B_CH_NOT_GROUP_MARK_WM:	 in STD_LOGIC;
		PS_EARLY_LAST_GATE_I_O:	 in STD_LOGIC;
		MS_E_CH_RESET_1:	 in STD_LOGIC;
		MS_GATE_CONSOLE_TO_ASSEMBLY:	 in STD_LOGIC;
		PS_E1_REG_FULL:	 in STD_LOGIC;
		PS_E_CH_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		PS_A_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B_OR_S:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_21:	 in STD_LOGIC;
		MS_E2_REG_FULL:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_1:	 in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_4:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_8:	 in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN:	 in STD_LOGIC;
		PS_UNITS_OR_BODY_LATCH:	 in STD_LOGIC;
		PS_SET_E1_REG:	 out STD_LOGIC;
		MS_SET_E1_REG:	 out STD_LOGIC;
		MS_RES_E2_FULL_AT_F_OR_K_OPS:	 out STD_LOGIC;
		PS_SET_E2_REG:	 out STD_LOGIC;
		PS_SET_E2_REG_DELAYED:	 out STD_LOGIC);
end ALD_15_62_04_1_E_CH_REGISTER_TRANSFER_CTRLS;

architecture behavioral of ALD_15_62_04_1_E_CH_REGISTER_TRANSFER_CTRLS is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_2B_R: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_2C_P: STD_LOGIC;
	signal OUT_2C_B: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_4D_F: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_1E_B: STD_LOGIC;
	signal OUT_5F_D: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_2F_R: STD_LOGIC;
	signal OUT_5G_G: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_3G_B: STD_LOGIC;
	signal OUT_2G_A: STD_LOGIC;
	signal OUT_5H_R: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_1H_P: STD_LOGIC;
	signal OUT_5I_C: STD_LOGIC;
	signal OUT_3I_R: STD_LOGIC;
	signal OUT_2I_B: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_5A_G <= NOT(MS_1401_CARD_PRINT_IN_PROC AND MS_X_SYMBOL_OP_MOD_GATED );
	OUT_5B_D <= NOT(PS_EARLY_LAST_GATE_I_O AND PS_E_CH_OUTPUT_MODE AND PS_E_CYCLE );
	OUT_4B_G <= NOT(OUT_5A_G AND MS_E_CH_2ND_ADDR_TRF );
	OUT_2B_R <= NOT OUT_DOT_4C;
	OUT_4C_C <= NOT(OUT_DOT_5B AND MS_E_CH_CLOCKED_STROBE_INPUT AND OUT_DOT_5D );

	SMS_TAM_2C: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON1 => '1',	-- Pin A
		DCSET => MS_E_CH_RESET_1,	-- Pin C
		ACSET1 => PS_2ND_CLOCK_PULSE_21,	-- Pin D
		DCSFORCE => OUT_2B_R,	-- Pin 6
		GATEOFF2 => '1',	-- Pin K
		ACRESET2 => PS_1ST_CLOCK_PULSE_21,	-- Pin L
		OUTON => OUT_2C_P,
		OUTOFF => OUT_2C_B,
		GATEON2 => OPEN,
		ACSET2 => OPEN,
		DCRESET => OPEN,
		DCRFORCE => OPEN,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN );


	SMS_AEK_1C: entity SMS_AEK
	    port map (
		IN1 => OUT_2C_P,	-- Pin D
		IN2 => OUT_1E_B,	-- Pin E
		OUT1 => OUT_1C_C );

	OUT_5D_G <= NOT(PS_E_CYCLE AND PS_E_CH_OUTPUT_MODE AND MS_E_CH_1ST_CHAR_2ND_ADDR );
	OUT_4D_F <= NOT OUT_2E_D;
	OUT_5E_G <= NOT(PS_B_CH_NOT_GROUP_MARK_WM AND PS_EARLY_LAST_GATE_I_O );
	OUT_4E_C <= NOT(PS_I_CYCLE_1 );
	OUT_3E_E <= NOT(PS_E1_REG_FULL AND PS_E1_REG_FULL AND PS_E1_REG_FULL );
	OUT_2E_D <= NOT OUT_2C_B;
	OUT_1E_B <= NOT MS_GATE_CONSOLE_TO_ASSEMBLY;
	OUT_5F_D <= NOT(PS_E_CH_2_CHAR_ONLY_OP_CODES AND PS_A_CH_NOT_WM_BIT AND PS_LOGIC_GATE_EARLY_B_OR_S );
	OUT_4F_C <= NOT(OUT_DOT_4E AND OUT_DOT_4H AND OUT_DOT_5G );
	OUT_3F_C <= NOT(MS_E2_REG_FULL AND MS_E2_REG_FULL AND MS_E2_REG_FULL );
	OUT_2F_R <= NOT MS_GATE_CONSOLE_TO_ASSEMBLY;
	OUT_5G_G <= NOT(PS_LOGIC_GATE_EARLY_B_OR_S AND PS_I_RING_5_TIME AND PS_I_CYCLE_1 );
	OUT_4G_G <= NOT(PS_M_OR_L_OP_CODES AND OUT_DOT_5H AND PS_PERCENT_OR_COML_AT );

	SMS_TAM_3G: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET1 => PS_2ND_CLOCK_PULSE_21,	-- Pin D
		DCSET => MS_E_CH_RESET_1,	-- Pin C
		GATEON1 => '1',	-- Pin A
		DCSFORCE => OUT_2I_B,	-- Pin 6
		ACRESET2 => PS_1ST_CLOCK_PULSE_21,	-- Pin L
		GATEOFF2 => '1',	-- Pin K
		OUTON => OUT_3G_P,
		OUTOFF => OUT_3G_B,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN,
		DCRFORCE => OPEN,
		GATEON2 => OPEN,
		ACSET2 => OPEN,
		DCRESET => OPEN );


	SMS_AEK_2G: entity SMS_AEK
	    port map (
		IN2 => OUT_2F_R,	-- Pin G
		IN1 => OUT_3G_P,	-- Pin F
		OUT1 => OUT_2G_A );

	OUT_5H_R <= NOT(MS_E_CH_SELECT_UNIT_1 AND MS_E_CH_SELECT_UNIT_4 );
	OUT_4H_E <= NOT(PS_EARLY_LAST_GATE_I_O AND PS_PERCENT_OR_COML_AT );
	OUT_2H_C <= NOT OUT_3G_B;

	SMS_TAM_1H: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET1 => OUT_2H_C,	-- Pin D
		GATEON1 => '1',	-- Pin A
		ACRESET2 => PS_1ST_CLOCK_PULSE_21,	-- Pin L
		DCRESET => MS_E_CH_RESET_1,	-- Pin H
		GATEOFF2 => '1',	-- Pin K
		OUTON => OUT_1H_P,
		OUTOFF => OPEN,
		GATEON2 => OPEN,
		ACSET2 => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN,
		DCSET => OPEN,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN );

	OUT_5I_C <= NOT(PS_UNITS_OR_BODY_LATCH AND PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN );
	OUT_3I_R <= NOT(OUT_2H_C AND OUT_DOT_3F );
	OUT_2I_B <= NOT OUT_3I_R;
	OUT_DOT_5B <= OUT_5B_D OR OUT_4B_G;
	OUT_DOT_4C <= OUT_4C_C OR OUT_4D_F OR OUT_4F_C;
	OUT_DOT_5D <= OUT_5D_G OR OUT_5E_G;
	OUT_DOT_4E <= OUT_4E_C OR OUT_5F_D;
	OUT_DOT_3F <= OUT_3E_E OR OUT_3F_C;
	OUT_DOT_5H <= OUT_5H_R OR PS_E_CH_SELECT_UNIT_8;
	OUT_DOT_5G <= OUT_5G_G OR OUT_4G_G;
	OUT_DOT_4H <= OUT_4H_E OR OUT_5I_C;

	PS_SET_E1_REG <= OUT_1C_C;
	MS_SET_E1_REG <= OUT_2E_D;
	PS_SET_E2_REG <= OUT_2G_A;
	PS_SET_E2_REG_DELAYED <= OUT_1H_P;
	MS_RES_E2_FULL_AT_F_OR_K_OPS <= OUT_DOT_4E;


end;
