#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jan 25 14:22:56 2022
# Process ID: 14252
# Current directory: /home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab
# Command line: vivado
# Log file: /home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/vivado.log
# Journal file: /home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:usb:1.0 - usb_0
Adding component instance block -- xilinx.com:module_ref:ich8:1.0 - ich8_0
Adding component instance block -- xilinx.com:module_ref:ddr:1.0 - ddr_0
Adding component instance block -- xilinx.com:module_ref:gmch:1.0 - gmch_0
Adding component instance block -- xilinx.com:module_ref:processor:1.0 - processor_0
Successfully read diagram <design_1> from BD file </home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 25 17:55:15 2022...
