Rules (214): 
  Network = 14
  Devices (18):
    Port = 54
  Performance = 140
  Program (5):
    Rules = 6
Outcome: Complete
Solutions = 1
::(GREEDY) BEST SOLUTION::
id=25 |tips|=0
alloc_node:
  0.FlightStart: tofino1
  1.Point_Alpha: tofino1
  2.FlightStart: tofino1
  3.Point_Bravo: fpga5
  4.FlightStart: tofino1
alloc_state:
  tip for entry: (soln.25) 0.FlightStart --> 1.Point_Alpha
    proves 0.FlightStart @ tofino1.1
      0.FlightStart <-(0.FlightStart)-{update_checksum <-(PSwitch update_checksum)-{[Data::Prop::PSwitch] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2000000000.000000
      Data::Bound::Latency: 0.000000
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.25) 3.Point_Bravo --> 4.FlightStart
    proves 3.Point_Bravo @ fpga5.1 (reached through tofino1.5 -- fpga5.1)
      3.Point_Bravo <-(3.Point_Bravo)-{}
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2000000000.000000
      Data::Bound::Latency: 0.000000
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.25) 1.Point_Alpha --> 2.FlightStart
    proves 1.Point_Alpha @ tofino1.1
      1.Point_Alpha <-(1.Point_Alpha)-{ipv4_lpm <-(PSwitch ipv4_lpm)-{[Data::Prop::PSwitch] } mark_to_drop <-(PSwitch mark_to_drop)-{[Data::Prop::PSwitch] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2000000000.000000
      Data::Bound::Latency: 0.000000
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.25) 4.FlightStart --> (terminal)
    proves 4.FlightStart @ tofino1.5 (reached through tofino1.5 -- fpga5.1)
      4.FlightStart <-(4.FlightStart)-{update_checksum <-(PSwitch update_checksum)-{[Data::Prop::PSwitch] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2000000000.000000
      Data::Bound::Latency: 0.000000
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.25) 2.FlightStart --> (terminal)
    proves 2.FlightStart @ tofino1.1
      2.FlightStart <-(2.FlightStart)-{update_checksum <-(PSwitch update_checksum)-{[Data::Prop::PSwitch] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2000000000.000000
      Data::Bound::Latency: 0.000000
      Data::Bound::PacketSize: 1100.000000
Global State (Solution):
  Data::Bound::Cost: 12.000000
  Data::Bound::Power: 110.000000
Global State (Nodes):
  tofino1
    Data::Bound::Cost: 12.000000
    Data::Bound::Power: 110.000000
Global State (Links):
  tofino1.2 -- fpga2.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.1 -- fpga1.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.3 -- fpga3.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.4 -- fpga4.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.5 -- fpga5.1
    (=>) Data::Bound::InputRate: 2000000000.000000
    (<=) Data::Bound::InputRate: 2000000000.000000
  tofino1.11 -- cpu1.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.12 -- cpu2.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.13 -- cpu3.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.14 -- cpu4.1
    (=>) Data::Bound::InputRate: 2000000000.000000
  tofino1.15 -- cpu5.1
    (=>) Data::Bound::InputRate: 2000000000.000000
Coarsening:
  0.FlightStart ~ 1.Point_Alpha
  1.Point_Alpha ~ 2.FlightStart

Terminal tips:
  @tofino1 (4.FlightStart): Data::Bound::Latency = 0.000000
  @tofino1 (2.FlightStart): Data::Bound::Latency = 0.000000
Solution state:
  Data::Bound::Cost = 12.000000
  Data::Bound::Power = 110.000000
Node state:
  tofino1:
    Data::Bound::Cost = 12.000000
    Data::Bound::Power = 110.000000

Found idx: -1
