Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:17:11 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_44_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.070ns (32.464%)  route 2.226ns (67.536%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 6.802 - 4.000 ) 
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.167ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.060ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=6511, routed)        2.394     3.331    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X101Y399       FDCE                                         r  Delay1No17_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y399       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.410 r  Delay1No17_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.638     4.048    Delay1No16_instance/Y_reg[33]_0[0]
    SLICE_X106Y408       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     4.148 r  Delay1No16_instance/geqOp_carry_i_16__5/O
                         net (fo=1, routed)           0.013     4.161    Sum7_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X106Y408       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.353 r  Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.379    Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X106Y409       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.394 r  Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.420    Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X106Y410       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.472 r  Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.335     4.807    Delay1No16_instance/CO[0]
    SLICE_X103Y407       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.904 r  Delay1No16_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.210     5.114    Delay1No16_instance/Sum7_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X106Y406       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     5.236 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.059     5.295    Delay1No16_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X106Y406       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.420 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=34, routed)          0.359     5.779    Delay1No17_instance/shiftVal__5[0]
    SLICE_X107Y411       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     5.902 r  Delay1No17_instance/shiftedFracY_d1[27]_i_3__5/O
                         net (fo=4, routed)           0.229     6.131    Delay1No17_instance/Sum7_0_impl_instance/level2[24]
    SLICE_X103Y411       LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.296 r  Delay1No17_instance/shiftedFracY_d1[43]_i_1__5/O
                         net (fo=1, routed)           0.331     6.627    Sum7_0_impl_instance/FPAddSubOp_instance/Y_reg[26]_1
    SLICE_X103Y411       FDRE                                         r  Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=6511, routed)        2.155     6.802    Sum7_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X103Y411       FDRE                                         r  Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.463     7.265    
                         clock uncertainty           -0.035     7.229    
    SLICE_X103Y411       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     7.254    Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          7.254    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  0.627    




