--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf mimas.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4540 paths analyzed, 672 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.731ns.
--------------------------------------------------------------------------------

Paths for end point sfp1/c_14 (SLICE_X15Y22.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp1/c_1 (FF)
  Destination:          sfp1/c_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp1/c_1 to sfp1/c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.BQ      Tcko                  0.430   sfp1/c<3>
                                                       sfp1/c_1
    SLICE_X14Y19.B1      net (fanout=3)        0.739   sfp1/c<1>
    SLICE_X14Y19.COUT    Topcyb                0.448   sfp1/Mcount_c_cy<3>
                                                       sfp1/c<1>_rt
                                                       sfp1/Mcount_c_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.091   sfp1/Mcount_c_cy<7>
                                                       sfp1/Mcount_c_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.091   sfp1/Mcount_c_cy<11>
                                                       sfp1/Mcount_c_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<11>
    SLICE_X14Y22.CMUX    Tcinc                 0.289   sfp1/Mcount_c_cy<15>
                                                       sfp1/Mcount_c_cy<15>
    SLICE_X15Y22.D2      net (fanout=1)        1.208   Result<14>2
    SLICE_X15Y22.CLK     Tas                   0.373   sfp1/c<14>
                                                       sfp1/c_14_rstpot
                                                       sfp1/c_14
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.722ns logic, 1.956ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp1/c_0 (FF)
  Destination:          sfp1/c_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp1/c_0 to sfp1/c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.430   sfp1/c<3>
                                                       sfp1/c_0
    SLICE_X14Y19.A2      net (fanout=3)        0.713   sfp1/c<0>
    SLICE_X14Y19.COUT    Topcya                0.472   sfp1/Mcount_c_cy<3>
                                                       sfp1/Mcount_c_lut<0>_INV_0
                                                       sfp1/Mcount_c_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.091   sfp1/Mcount_c_cy<7>
                                                       sfp1/Mcount_c_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.091   sfp1/Mcount_c_cy<11>
                                                       sfp1/Mcount_c_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<11>
    SLICE_X14Y22.CMUX    Tcinc                 0.289   sfp1/Mcount_c_cy<15>
                                                       sfp1/Mcount_c_cy<15>
    SLICE_X15Y22.D2      net (fanout=1)        1.208   Result<14>2
    SLICE_X15Y22.CLK     Tas                   0.373   sfp1/c<14>
                                                       sfp1/c_14_rstpot
                                                       sfp1/c_14
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (1.746ns logic, 1.930ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp1/c_4 (FF)
  Destination:          sfp1/c_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp1/c_4 to sfp1/c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.430   sfp1/c<7>
                                                       sfp1/c_4
    SLICE_X14Y20.A2      net (fanout=3)        0.720   sfp1/c<4>
    SLICE_X14Y20.COUT    Topcya                0.472   sfp1/Mcount_c_cy<7>
                                                       sfp1/c<4>_rt
                                                       sfp1/Mcount_c_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.091   sfp1/Mcount_c_cy<11>
                                                       sfp1/Mcount_c_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   sfp1/Mcount_c_cy<11>
    SLICE_X14Y22.CMUX    Tcinc                 0.289   sfp1/Mcount_c_cy<15>
                                                       sfp1/Mcount_c_cy<15>
    SLICE_X15Y22.D2      net (fanout=1)        1.208   Result<14>2
    SLICE_X15Y22.CLK     Tas                   0.373   sfp1/c<14>
                                                       sfp1/c_14_rstpot
                                                       sfp1/c_14
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.655ns logic, 1.934ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point sfp3/c_22 (SLICE_X1Y18.D1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp3/c_7 (FF)
  Destination:          sfp3/c_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.643 - 0.731)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp3/c_7 to sfp3/c_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.DQ       Tcko                  0.430   sfp3/c<7>
                                                       sfp3/c_7
    SLICE_X2Y15.A2       net (fanout=3)        0.954   sfp3/c<7>
    SLICE_X2Y15.A        Tilo                  0.235   sfp3/GND_2_o_GND_2_o_equal_2_o<26>21
                                                       sfp3/GND_2_o_GND_2_o_equal_2_o<26>2_1
    SLICE_X1Y18.D1       net (fanout=13)       1.606   sfp3/GND_2_o_GND_2_o_equal_2_o<26>21
    SLICE_X1Y18.CLK      Tas                   0.373   sfp3/c<22>
                                                       sfp3/c_22_rstpot
                                                       sfp3/c_22
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (1.038ns logic, 2.560ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp3/c_6 (FF)
  Destination:          sfp3/c_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.643 - 0.731)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp3/c_6 to sfp3/c_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.CQ       Tcko                  0.430   sfp3/c<7>
                                                       sfp3/c_6
    SLICE_X2Y15.A1       net (fanout=3)        0.784   sfp3/c<6>
    SLICE_X2Y15.A        Tilo                  0.235   sfp3/GND_2_o_GND_2_o_equal_2_o<26>21
                                                       sfp3/GND_2_o_GND_2_o_equal_2_o<26>2_1
    SLICE_X1Y18.D1       net (fanout=13)       1.606   sfp3/GND_2_o_GND_2_o_equal_2_o<26>21
    SLICE_X1Y18.CLK      Tas                   0.373   sfp3/c<22>
                                                       sfp3/c_22_rstpot
                                                       sfp3/c_22
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.038ns logic, 2.390ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp3/c_10 (FF)
  Destination:          sfp3/c_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.215ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.643 - 0.731)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp3/c_10 to sfp3/c_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y15.CQ       Tcko                  0.430   sfp3/c<11>
                                                       sfp3/c_10
    SLICE_X2Y15.A3       net (fanout=3)        0.571   sfp3/c<10>
    SLICE_X2Y15.A        Tilo                  0.235   sfp3/GND_2_o_GND_2_o_equal_2_o<26>21
                                                       sfp3/GND_2_o_GND_2_o_equal_2_o<26>2_1
    SLICE_X1Y18.D1       net (fanout=13)       1.606   sfp3/GND_2_o_GND_2_o_equal_2_o<26>21
    SLICE_X1Y18.CLK      Tas                   0.373   sfp3/c<22>
                                                       sfp3/c_22_rstpot
                                                       sfp3/c_22
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (1.038ns logic, 2.177ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point sfp0/c_0 (SLICE_X7Y7.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp0/c_23 (FF)
  Destination:          sfp0/c_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.320 - 0.346)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp0/c_23 to sfp0/c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.AQ       Tcko                  0.525   sfp0/c<26>
                                                       sfp0/c_23
    SLICE_X4Y11.D1       net (fanout=3)        0.799   sfp0/c<23>
    SLICE_X4Y11.D        Tilo                  0.254   sfp0/r_tx
                                                       sfp0/GND_2_o_GND_2_o_equal_2_o<26>4
    SLICE_X7Y7.A2        net (fanout=15)       1.676   sfp0/GND_2_o_GND_2_o_equal_2_o<26>3
    SLICE_X7Y7.CLK       Tas                   0.373   sfp0/c<3>
                                                       sfp0/c_0_rstpot
                                                       sfp0/c_0
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.152ns logic, 2.475ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp0/c_21 (FF)
  Destination:          sfp0/c_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.320 - 0.346)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp0/c_21 to sfp0/c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.CQ       Tcko                  0.430   sfp0/c<22>
                                                       sfp0/c_21
    SLICE_X4Y11.D2       net (fanout=3)        0.826   sfp0/c<21>
    SLICE_X4Y11.D        Tilo                  0.254   sfp0/r_tx
                                                       sfp0/GND_2_o_GND_2_o_equal_2_o<26>4
    SLICE_X7Y7.A2        net (fanout=15)       1.676   sfp0/GND_2_o_GND_2_o_equal_2_o<26>3
    SLICE_X7Y7.CLK       Tas                   0.373   sfp0/c<3>
                                                       sfp0/c_0_rstpot
                                                       sfp0/c_0
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.057ns logic, 2.502ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sfp0/c_19 (FF)
  Destination:          sfp0/c_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.320 - 0.346)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sfp0/c_19 to sfp0/c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   sfp0/c<22>
                                                       sfp0/c_19
    SLICE_X4Y11.D4       net (fanout=3)        0.713   sfp0/c<19>
    SLICE_X4Y11.D        Tilo                  0.254   sfp0/r_tx
                                                       sfp0/GND_2_o_GND_2_o_equal_2_o<26>4
    SLICE_X7Y7.A2        net (fanout=15)       1.676   sfp0/GND_2_o_GND_2_o_equal_2_o<26>3
    SLICE_X7Y7.CLK       Tas                   0.373   sfp0/c<3>
                                                       sfp0/c_0_rstpot
                                                       sfp0/c_0
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.057ns logic, 2.389ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sfp3/r_tx (SLICE_X2Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sfp3/r_tx (FF)
  Destination:          sfp3/r_tx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sfp3/r_tx to sfp3/r_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.AQ       Tcko                  0.200   sfp3/r_tx
                                                       sfp3/r_tx
    SLICE_X2Y17.A6       net (fanout=2)        0.023   sfp3/r_tx
    SLICE_X2Y17.CLK      Tah         (-Th)    -0.190   sfp3/r_tx
                                                       sfp3/r_tx_rstpot
                                                       sfp3/r_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point sfp2/r_tx (SLICE_X18Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sfp2/r_tx (FF)
  Destination:          sfp2/r_tx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sfp2/r_tx to sfp2/r_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.AQ      Tcko                  0.200   sfp2/r_tx
                                                       sfp2/r_tx
    SLICE_X18Y14.A6      net (fanout=2)        0.027   sfp2/r_tx
    SLICE_X18Y14.CLK     Tah         (-Th)    -0.190   sfp2/r_tx
                                                       sfp2/r_tx_rstpot
                                                       sfp2/r_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point sfp0/r_tx (SLICE_X4Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sfp0/r_tx (FF)
  Destination:          sfp0/r_tx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sfp0/r_tx to sfp0/r_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y11.AQ       Tcko                  0.234   sfp0/r_tx
                                                       sfp0/r_tx
    SLICE_X4Y11.A6       net (fanout=2)        0.027   sfp0/r_tx
    SLICE_X4Y11.CLK      Tah         (-Th)    -0.197   sfp0/r_tx
                                                       sfp0/r_tx_rstpot
                                                       sfp0/r_tx
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_100MHz_BUFGP/BUFG/I0
  Logical resource: CLK_100MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_100MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sfp0/r_tx/CLK
  Logical resource: sfp0/r_tx/CK
  Location pin: SLICE_X4Y11.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sfp0/c<26>/CLK
  Logical resource: sfp0/c_23/CK
  Location pin: SLICE_X4Y12.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    3.731|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4540 paths, 0 nets, and 1053 connections

Design statistics:
   Minimum period:   3.731ns{1}   (Maximum frequency: 268.025MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 30 14:24:04 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



