$date
	Sat Oct 22 19:39:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#362358
b10110 &
b10110 %
1$
b10110 !
1"
#362359
0"
#362362
b1011 &
b1011 %
#362366
b100010 &
b100010 %
#362370
b10001 &
b10001 %
#362374
b110100 &
b110100 %
#362378
b11010 &
b11010 %
#362382
b1101 &
b1101 %
#362386
b101000 &
b101000 %
#362390
b10100 &
b10100 %
#362394
b1010 &
b1010 %
#362398
b101 &
b101 %
#362402
b10000 &
b10000 %
#362406
b1000 &
b1000 %
#362410
b100 &
b100 %
#362414
b10 &
b10 %
#362418
b1 &
b1 %
1#
#362422
b0 &
0#
b0 %
0$
#1397317
b10000 !
1"
#1397318
b10000 &
b10000 %
1$
#1397319
0"
#1397322
b1000 &
b1000 %
#1397326
b100 &
b100 %
#1397330
b10 &
b10 %
#1397334
b1 &
1#
b1 %
#1397338
b0 &
b0 %
0#
0$
#2361345
b110 !
1"
#2361346
b110 &
b110 %
1$
#2361347
0"
#2361350
b11 &
b11 %
#2361354
b1010 &
b1010 %
#2361358
b101 &
b101 %
#2361362
b10000 &
b10000 %
#2361366
b1000 &
b1000 %
#2361370
b100 &
b100 %
#2361374
b10 &
b10 %
#2361378
b1 &
b1 %
1#
#2361382
b0 &
0#
b0 %
0$
#4500012
