// Seed: 2802893961
module module_0 (
    input wor id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri id_9,
    input supply0 id_10,
    output tri1 id_11,
    output uwire id_12,
    output tri1 id_13
);
  logic id_15;
  assign id_12 = id_15;
  assign id_13 = id_7;
  wire [-1 : -1] id_16 = ~id_7;
  assign id_11 = -1 * 1 - 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd38
) (
    input  wire _id_0
    , id_5,
    input  wor  id_1,
    input  tri1 id_2,
    output wand id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3
  );
  logic [id_0 : id_0] id_7;
  logic id_8;
  ;
  nand primCall (id_3, id_2, id_6);
endmodule
