# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rtl.srcs/sources_1/new/fetch.v" \
"../../../../rtl.srcs/sources_1/new/memory.v" \
"../../../../rtl.srcs/sources_1/new/pc.v" \
"../../../../rtl.srcs/sim_1/new/main_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
