################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 19:53:36 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./spyglass-1/lint/lint_functional_rtl/spyglass_reports/auto-verify/Initialized_Sequential_Elements.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : auto-verify(SpyGlass_vL-2016.06)
#     Comment          : CSV File for Initialised Sequential Elements
#
################################################################################
#CrossProbeTag:AV_INITSTATE01_SS_SCH01
#RuleName:Av_initstate01
ID,Sequentail Element Name,Initial Value,Initialization phase,Clock Name,Reset Name
1,SYSTEM_TOP.U0_PULSE_GEN.SYNC_REG,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
2,SYSTEM_TOP.TX_CLK_DIV.counter[6:0],0000000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
3,SYSTEM_TOP.TX_CLK_DIV.div_clk,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
4,SYSTEM_TOP.TX_CLK_DIV.odd_flag_toggle,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
5,SYSTEM_TOP.U0_SYS_CTRL.cs[3:0],0000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
6,SYSTEM_TOP.U0_SYS_CTRL.stored_addr[3:0],0000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
7,SYSTEM_TOP.RST_SYNC_2.sync_rst[0:1],00,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,SYSTEM_TOP.RST
8,SYSTEM_TOP.RST_SYNC_1.sync_rst[0:1],00,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,SYSTEM_TOP.RST
9,SYSTEM_TOP.U0_REG_FILE.regfile[0:127],00000000000000001000000100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
10,SYSTEM_TOP.RX_CLK_DIV.counter[6:0],0000000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
11,SYSTEM_TOP.RX_CLK_DIV.div_clk,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
12,SYSTEM_TOP.RX_CLK_DIV.odd_flag_toggle,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
13,SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0:7],00000000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
14,SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0:7],00000000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
15,SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3:0],0000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
16,SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3:0],0000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
17,SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[0:63],0000000000000000000000000000000000000000000000000000000000000000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
18,SYSTEM_TOP.U0_DATA_SYNC.U0_PULSE_GEN.SYNC_REG,0,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
19,SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0:1],00,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
20,SYSTEM_TOP.U0_UART.U0_RX.samp_inst.samples[2:0],000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
21,SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2:0],000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
22,SYSTEM_TOP.U0_UART.U0_RX.par_chk_inst.par_err,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
23,SYSTEM_TOP.U0_UART.U0_RX.strt_chk_inst.strt_glitch,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
24,SYSTEM_TOP.U0_UART.U0_RX.stp_chk_inst.stp_err,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
25,SYSTEM_TOP.U0_UART.U0_RX.samp_inst.sampled_bit,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
26,SYSTEM_TOP.U0_UART.U0_RX.counter_inst.bit_cnt[3:0],0000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
27,SYSTEM_TOP.U0_UART.U0_RX.counter_inst.edge_cnt[5:0],000000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
28,SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[7:0],00000000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
29,SYSTEM_TOP.U0_UART.U0_TX.U0_FSM.cs[2:0],000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
30,SYSTEM_TOP.U0_UART.U0_TX.U0_SER.counter[2:0],000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
31,SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[7:0],00000000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
32,SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.par_bit,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
33,SYSTEM_TOP.U0_UART.U0_TX.U0_MUX.TX_OUT,1,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
34,SYSTEM_TOP.U0_REG_FILE.RdData[7:0],00000000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
35,SYSTEM_TOP.U0_UART.U0_TX.U0_FSM.busy,0,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
36,SYSTEM_TOP.U0_UART.U0_RX.deser_inst.P_DATA[7:0],00000000,After Primary Set/Reset,SYSTEM_TOP.UART_CLK,NULL
37,SYSTEM_TOP.U0_DATA_SYNC.sync_bus[7:0],00000000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
38,SYSTEM_TOP.U0_DATA_SYNC.enable_pulse,0,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
39,SYSTEM_TOP.U0_REG_FILE.RdData_Valid,0,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
40,SYSTEM_TOP.U0_ALU.ALU_OUT[15:0],0000000000000000,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
41,SYSTEM_TOP.U0_ALU.OUT_VALID,0,After Primary Set/Reset,SYSTEM_TOP.REF_CLK,NULL
42,SYSTEM_TOP.U0_CLK_GATE.Latch,0,After Clock Simulation,NULL,NULL
