Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 10:29:59 2023
| Host         : PTO1011 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_tragaperras_timing_summary_routed.rpt -pb sintesis_tragaperras_timing_summary_routed.pb -rpx sintesis_tragaperras_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_tragaperras
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     33          
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.964        0.000                      0                  190        0.230        0.000                      0                  190        4.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.964        0.000                      0                  190        0.230        0.000                      0                  190        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 2.311ns (45.366%)  route 2.783ns (54.634%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/Q
                         net (fo=2, routed)           0.823     6.417    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3/O
                         net (fo=1, routed)           0.951     7.492    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.616 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_2/O
                         net (fo=28, routed)          1.008     8.624    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/load
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6/O
                         net (fo=1, routed)           0.000     8.748    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.261 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.495 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.495    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.612 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.846 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.846    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.169    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]_i_1_n_6
    SLICE_X54Y32         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.444    14.785    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[25]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDCE (Setup_fdce_C_D)        0.109    15.133    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[25]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 2.311ns (46.462%)  route 2.663ns (53.538%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]/Q
                         net (fo=2, routed)           0.810     6.470    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_7/O
                         net (fo=1, routed)           1.007     7.600    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_7_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.724 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_2/O
                         net (fo=28, routed)          0.837     8.561    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_2_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.685 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.685    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1[0]_i_6_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.198 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.198    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[0]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[4]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[8]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.549    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[12]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[16]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.792    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[20]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.115 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.115    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]_i_1_n_6
    SLICE_X60Y25         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.501    14.842    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.109    15.176    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.207ns (44.227%)  route 2.783ns (55.773%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/Q
                         net (fo=2, routed)           0.823     6.417    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3/O
                         net (fo=1, routed)           0.951     7.492    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.616 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_2/O
                         net (fo=28, routed)          1.008     8.624    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/load
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6/O
                         net (fo=1, routed)           0.000     8.748    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.261 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.495 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.495    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.612 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.846 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.846    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.065 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.065    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]_i_1_n_7
    SLICE_X54Y32         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.444    14.785    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDCE (Setup_fdce_C_D)        0.109    15.133    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.194ns (44.082%)  route 2.783ns (55.918%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/Q
                         net (fo=2, routed)           0.823     6.417    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3/O
                         net (fo=1, routed)           0.951     7.492    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.616 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_2/O
                         net (fo=28, routed)          1.008     8.624    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/load
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6/O
                         net (fo=1, routed)           0.000     8.748    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.261 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.495 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.495    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.612 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.052 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.052    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1_n_6
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.442    14.783    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[21]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDCE (Setup_fdce_C_D)        0.109    15.131    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.186ns (43.992%)  route 2.783ns (56.008%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/Q
                         net (fo=2, routed)           0.823     6.417    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3/O
                         net (fo=1, routed)           0.951     7.492    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.616 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_2/O
                         net (fo=28, routed)          1.008     8.624    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/load
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6/O
                         net (fo=1, routed)           0.000     8.748    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.261 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.495 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.495    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.612 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.044 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.044    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1_n_4
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.442    14.783    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[23]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDCE (Setup_fdce_C_D)        0.109    15.131    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 2.282ns (46.687%)  route 2.606ns (53.313%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[20]/Q
                         net (fo=2, routed)           1.072     6.669    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[20]
    SLICE_X59Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.793 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_i_6/O
                         net (fo=1, routed)           0.804     7.597    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_i_6_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.721 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_i_2/O
                         net (fo=28, routed)          0.721     8.442    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_i_2_n_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.566 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2[0]_i_5/O
                         net (fo=1, routed)           0.000     8.566    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2[0]_i_5_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.116    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[0]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.230    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[4]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.353    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[8]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[12]_i_1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[16]_i_1_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[20]_i_1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.029 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.029    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[24]_i_1_n_6
    SLICE_X61Y28         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.506    14.847    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)        0.062    15.148    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.110ns (43.122%)  route 2.783ns (56.878%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/Q
                         net (fo=2, routed)           0.823     6.417    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3/O
                         net (fo=1, routed)           0.951     7.492    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.616 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_2/O
                         net (fo=28, routed)          1.008     8.624    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/load
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6/O
                         net (fo=1, routed)           0.000     8.748    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.261 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.495 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.495    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.612 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.968 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.968    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1_n_5
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.442    14.783    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[22]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDCE (Setup_fdce_C_D)        0.109    15.131    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.207ns (45.319%)  route 2.663ns (54.681%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]/Q
                         net (fo=2, routed)           0.810     6.470    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[13]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.594 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_7/O
                         net (fo=1, routed)           1.007     7.600    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_7_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.724 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_2/O
                         net (fo=28, routed)          0.837     8.561    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_i_2_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.685 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.685    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1[0]_i_6_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.198 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.198    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[0]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.315    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[4]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[8]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.549    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[12]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[16]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.792    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[20]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.011 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.011    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]_i_1_n_7
    SLICE_X60Y25         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.501    14.842    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.109    15.176    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 2.090ns (42.888%)  route 2.783ns (57.112%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/Q
                         net (fo=2, routed)           0.823     6.417    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3/O
                         net (fo=1, routed)           0.951     7.492    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.616 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_2/O
                         net (fo=28, routed)          1.008     8.624    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/load
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6/O
                         net (fo=1, routed)           0.000     8.748    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.261 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.495 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.495    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.612 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.948 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.948    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]_i_1_n_7
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.442    14.783    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y31         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y31         FDCE (Setup_fdce_C_D)        0.109    15.131    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 2.077ns (42.736%)  route 2.783ns (57.264%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]/Q
                         net (fo=2, routed)           0.823     6.417    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3/O
                         net (fo=1, routed)           0.951     7.492    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.616 f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux0_i_2/O
                         net (fo=28, routed)          1.008     8.624    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/load
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6/O
                         net (fo=1, routed)           0.000     8.748    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.261 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.495 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.495    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[8]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.612 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[12]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.935 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.935    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[16]_i_1_n_6
    SLICE_X54Y30         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.441    14.782    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y30         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[17]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y30         FDCE (Setup_fdce_C_D)        0.109    15.130    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[17]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.342%)  route 0.199ns (51.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.556     1.439    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  debouncerInsts_displayce1/xSync_reg/Q
                         net (fo=25, routed)          0.199     1.779    debouncerInsts_displayce1/xSync
    SLICE_X56Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  debouncerInsts_displayce1/FSM_sequential_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    tragaperrasInsts_displayce/MOD_CONTROLLER/D[0]
    SLICE_X56Y28         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.952    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120     1.594    tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.556     1.439    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X55Y28         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.180     1.761    debouncerInsts_displayce1/state[0]
    SLICE_X55Y28         LUT3 (Prop_lut3_I2_O)        0.042     1.803 r  debouncerInsts_displayce1/FSM_sequential_controller.state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    debouncerInsts_displayce1/state__0[1]
    SLICE_X55Y28         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X55Y28         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y28         FDCE (Hold_fdce_C_D)         0.107     1.546    debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.582     1.465    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg/Q
                         net (fo=5, routed)           0.175     1.804    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg_0
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_i_1/O
                         net (fo=1, routed)           0.000     1.849    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_i_1_n_0
    SLICE_X64Y25         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.850     1.977    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.120     1.585    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.582     1.465    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  displays_inst/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.121     1.728    displays_inst/contador_refresco_reg_n_0_[10]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  displays_inst/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    displays_inst/contador_refresco_reg[8]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  displays_inst/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.850     1.977    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    displays_inst/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.583     1.466    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displays_inst/contador_refresco_reg[6]/Q
                         net (fo=1, routed)           0.121     1.729    displays_inst/contador_refresco_reg_n_0_[6]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  displays_inst/contador_refresco_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    displays_inst/contador_refresco_reg[4]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  displays_inst/contador_refresco_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.851     1.978    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    displays_inst/contador_refresco_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.556     1.439    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X55Y28         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.180     1.761    debouncerInsts_displayce1/state[0]
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.045     1.806 r  debouncerInsts_displayce1/FSM_sequential_controller.state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    debouncerInsts_displayce1/state__0[0]
    SLICE_X55Y28         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X55Y28         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y28         FDCE (Hold_fdce_C_D)         0.091     1.530    debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.554     1.437    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]/Q
                         net (fo=2, routed)           0.148     1.749    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_3/O
                         net (fo=1, routed)           0.000     1.794    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[0]_i_3_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]_i_1_n_4
    SLICE_X54Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.822     1.949    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.134     1.571    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.584     1.467    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]/Q
                         net (fo=2, routed)           0.148     1.779    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1[8]_i_2/O
                         net (fo=1, routed)           0.000     1.824    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1[8]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.888 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[8]_i_1_n_4
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.852     1.979    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.134     1.601    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_display1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.556     1.439    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]/Q
                         net (fo=2, routed)           0.148     1.751    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[4]_i_2/O
                         net (fo=1, routed)           0.000     1.796    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz[4]_i_2_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.860 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[4]_i_1_n_4
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.824     1.951    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y27         FDCE (Hold_fdce_C_D)         0.134     1.573    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce2/timer.count_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce2/timer.count_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.586     1.469    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  debouncerInsts_displayce2/timer.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.633 r  debouncerInsts_displayce2/timer.count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.781    debouncerInsts_displayce2/timer.count_reg[11]
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  debouncerInsts_displayce2/timer.count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.826    debouncerInsts_displayce2/timer.count[8]_i_2__0_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.890 r  debouncerInsts_displayce2/timer.count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    debouncerInsts_displayce2/timer.count_reg[8]_i_1__0_n_4
    SLICE_X60Y30         FDPE                                         r  debouncerInsts_displayce2/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.854     1.981    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  debouncerInsts_displayce2/timer.count_reg[11]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDPE (Hold_fdpe_C_D)         0.134     1.603    debouncerInsts_displayce2/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y26   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y26   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y26   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y26   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y26   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   debouncerInsts_displayce1/timer.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.226ns  (logic 4.536ns (40.409%)  route 6.690ns (59.591%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/Q
                         net (fo=20, routed)          1.473     2.240    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[2]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           1.239     3.603    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[9]
    SLICE_X57Y27         LUT5 (Prop_lut5_I0_O)        0.124     3.727 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.977     7.705    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.226 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.226    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.653ns  (logic 4.522ns (42.451%)  route 6.131ns (57.549%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/Q
                         net (fo=20, routed)          1.473     2.240    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[2]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           1.100     3.464    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[9]
    SLICE_X56Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.588 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.557     7.146    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.653 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.653    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.270ns  (logic 4.519ns (44.003%)  route 5.751ns (55.997%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/Q
                         net (fo=20, routed)          1.266     2.033    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[2]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.157 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.592     2.749    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[8]
    SLICE_X55Y25         LUT5 (Prop_lut5_I0_O)        0.124     2.873 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.892     6.766    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.270 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.270    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 4.520ns (44.364%)  route 5.668ns (55.636%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/Q
                         net (fo=20, routed)          0.967     1.734    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     1.858 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.736     2.594    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.718 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.966     6.683    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.188 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.188    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.184ns  (logic 4.516ns (44.342%)  route 5.668ns (55.658%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/Q
                         net (fo=20, routed)          0.965     1.732    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     1.856 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.851     2.707    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[1]
    SLICE_X55Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.831 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.852     6.683    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    10.184 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.184    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.055ns  (logic 4.533ns (45.082%)  route 5.522ns (54.918%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/Q
                         net (fo=20, routed)          1.266     2.033    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[2]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.157 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.847     3.004    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[8]
    SLICE_X57Y27         LUT5 (Prop_lut5_I0_O)        0.124     3.128 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.409     6.537    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.055 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.055    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.031ns  (logic 4.529ns (45.155%)  route 5.501ns (54.845%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/Q
                         net (fo=20, routed)          0.965     1.732    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     1.856 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.855     2.711    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[1]
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.682     6.516    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.031 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.031    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 4.521ns (46.946%)  route 5.109ns (53.054%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/Q
                         net (fo=20, routed)          0.967     1.734    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     1.858 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.878     2.735    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[0]
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.265     6.124    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.630 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.630    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.627ns  (logic 4.530ns (47.058%)  route 5.097ns (52.942%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/Q
                         net (fo=20, routed)          1.266     2.033    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[2]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.157 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.858     3.015    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[8]
    SLICE_X57Y27         LUT5 (Prop_lut5_I0_O)        0.124     3.139 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.973     6.112    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.627 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.627    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.600ns  (logic 4.516ns (47.043%)  route 5.084ns (52.957%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         LDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/G
    SLICE_X57Y25         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/Q
                         net (fo=20, routed)          0.967     1.734    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[14]_inst_i_1[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     1.858 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ESPERA/leds_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.734     2.592    tragaperrasInsts_displayce/MOD_CONTROLLER/leds[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.716 r  tragaperrasInsts_displayce/MOD_CONTROLLER/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.383     6.099    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.600 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.600    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[13]/C
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[13]/Q
                         net (fo=2, routed)           0.136     0.264    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[13]
    SLICE_X57Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.326%)  route 0.135ns (47.674%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[10]/C
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[10]/Q
                         net (fo=2, routed)           0.135     0.283    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[10]
    SLICE_X56Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.730%)  route 0.189ns (57.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[0]/C
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[0]/Q
                         net (fo=2, routed)           0.189     0.330    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[0]
    SLICE_X55Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.148ns (43.003%)  route 0.196ns (56.997%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[11]/C
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[11]/Q
                         net (fo=2, routed)           0.196     0.344    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[11]
    SLICE_X57Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/PIERDE/FSM_onehot_tmp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/PIERDE/FSM_onehot_tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.707%)  route 0.205ns (59.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/PIERDE/FSM_onehot_tmp_reg[1]/C
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/PIERDE/FSM_onehot_tmp_reg[1]/Q
                         net (fo=4, routed)           0.205     0.346    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/PIERDE/Q[0]
    SLICE_X55Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/PIERDE/FSM_onehot_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[2]/C
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[2]/Q
                         net (fo=2, routed)           0.182     0.346    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[2]
    SLICE_X54Y24         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.694%)  route 0.205ns (59.306%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[8]/C
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[8]/Q
                         net (fo=2, routed)           0.205     0.346    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[8]
    SLICE_X55Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.425%)  route 0.208ns (59.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[5]/C
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[5]
    SLICE_X55Y24         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/Q
                         net (fo=4, routed)           0.167     0.308    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero[1]
    SLICE_X55Y27         LUT3 (Prop_lut3_I0_O)        0.042     0.350 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.350    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero[2]_i_1__1_n_0
    SLICE_X55Y27         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.165%)  route 0.210ns (59.835%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[7]/C
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[7]/Q
                         net (fo=2, routed)           0.210     0.351    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[15]_0[7]
    SLICE_X55Y24         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_GENERADOR_EFECTOS/ATRAER/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.452ns (52.658%)  route 4.002ns (47.342%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.017     6.614    displays_inst/L[19]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.148     6.762 r  displays_inst/display_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.916     7.679    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display[4]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.007 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.069    10.076    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.596 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.596    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 4.436ns (52.902%)  route 3.950ns (47.098%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.017     6.614    displays_inst/L[19]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.148     6.762 r  displays_inst/display_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.835     7.598    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display[4]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.328     7.926 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.097    10.023    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.527 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.527    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.050ns  (logic 4.235ns (52.612%)  route 3.815ns (47.388%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=14, routed)          0.888     6.485    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY2/L[18]
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.609 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY2/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.818     7.428    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY2/display_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.552 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY2/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     9.660    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.192 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.192    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.443ns (55.266%)  route 3.596ns (44.734%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.017     6.614    displays_inst/L[19]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.148     6.762 r  displays_inst/display_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.746     7.509    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display[4]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.328     7.837 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.833     9.669    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.180 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.180    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.953ns  (logic 4.461ns (56.091%)  route 3.492ns (43.909%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.017     6.614    displays_inst/L[19]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.148     6.762 r  displays_inst/display_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.597     7.360    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display[4]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.328     7.688 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.878     9.565    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.095 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.095    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.467ns (57.125%)  route 3.353ns (42.875%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.017     6.614    displays_inst/L[19]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.148     6.762 r  displays_inst/display_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.439     7.202    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display[4]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.328     7.530 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.896     9.426    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.961 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.961    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 4.240ns (55.022%)  route 3.466ns (44.978%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=14, routed)          0.920     6.517    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY2/L[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.641 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY2/display_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.787     7.428    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display[3]
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.552 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_DISPLAY1/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.759     9.311    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.847 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.847    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.961ns  (logic 4.083ns (58.656%)  route 2.878ns (41.344%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.017     6.614    displays_inst/L[19]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.738 r  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     8.599    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.102 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.102    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 4.355ns (63.336%)  route 2.521ns (36.664%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=14, routed)          0.854     6.451    displays_inst/L[18]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.603 r  displays_inst/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     8.270    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    12.017 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.017    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 4.318ns (62.930%)  route 2.544ns (37.070%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.620     5.141    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          0.866     6.463    displays_inst/L[19]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.148     6.611 r  displays_inst/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.289    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    12.003 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.003    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.164ns (36.545%)  route 0.285ns (63.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.553     1.436    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/Q
                         net (fo=15, routed)          0.285     1.885    tragaperrasInsts_displayce/MOD_CONTROLLER/Q[2]
    SLICE_X57Y25         LDCE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.164ns (30.469%)  route 0.374ns (69.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.553     1.436    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/Q
                         net (fo=15, routed)          0.374     1.974    tragaperrasInsts_displayce/MOD_CONTROLLER/Q[2]
    SLICE_X55Y25         LDCE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.206ns (36.565%)  route 0.357ns (63.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.553     1.436    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/Q
                         net (fo=15, routed)          0.238     1.838    tragaperrasInsts_displayce/MOD_CONTROLLER/Q[2]
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.042     1.880 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.000    tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[1]_i_1_n_0
    SLICE_X57Y27         LDCE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.212ns (35.646%)  route 0.383ns (64.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.558     1.441    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/Q
                         net (fo=12, routed)          0.267     1.872    tragaperrasInsts_displayce/MOD_CONTROLLER/Q[1]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.048     1.920 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.036    tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[6]_i_1_n_0
    SLICE_X56Y25         LDCE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.209ns (30.943%)  route 0.466ns (69.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.553     1.436    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/Q
                         net (fo=15, routed)          0.238     1.838    tragaperrasInsts_displayce/MOD_CONTROLLER/Q[2]
    SLICE_X57Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]_i_1/O
                         net (fo=1, routed)           0.228     2.112    tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]_i_1_n_0
    SLICE_X57Y25         LDCE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.209ns (30.006%)  route 0.488ns (69.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.558     1.441    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/Q
                         net (fo=12, routed)          0.283     1.889    tragaperrasInsts_displayce/MOD_CONTROLLER/Q[1]
    SLICE_X57Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.934 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[2]_i_1/O
                         net (fo=1, routed)           0.204     2.138    tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[2]_i_1_n_0
    SLICE_X58Y25         LDCE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.210ns (29.245%)  route 0.508ns (70.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.558     1.441    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[1]/Q
                         net (fo=12, routed)          0.283     1.889    tragaperrasInsts_displayce/MOD_CONTROLLER/Q[1]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.046     1.935 r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]_i_1/O
                         net (fo=1, routed)           0.225     2.159    tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]_i_1_n_0
    SLICE_X57Y25         LDCE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.485ns (71.971%)  route 0.578ns (28.029%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.583     1.466    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          0.244     1.851    displays_inst/L[19]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.047     1.898 r  displays_inst/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.232    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     3.529 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.529    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.390ns (67.282%)  route 0.676ns (32.718%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.583     1.466    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=14, routed)          0.262     1.869    displays_inst/L[18]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.328    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.532 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.532    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.386ns (65.634%)  route 0.726ns (34.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.583     1.466    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          0.333     1.940    displays_inst/L[19]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.985 r  displays_inst/s_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.378    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.578 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.578    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.474ns  (logic 1.451ns (22.416%)  route 5.023ns (77.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         5.023     6.474    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y32         FDPE                                         f  debouncerInsts_displayce2/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.510     4.851    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y32         FDPE                                         r  debouncerInsts_displayce2/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.474ns  (logic 1.451ns (22.416%)  route 5.023ns (77.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         5.023     6.474    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y32         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.510     4.851    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y32         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.474ns  (logic 1.451ns (22.416%)  route 5.023ns (77.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         5.023     6.474    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y32         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.510     4.851    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y32         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[19]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.474ns  (logic 1.451ns (22.416%)  route 5.023ns (77.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         5.023     6.474    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y32         FDPE                                         f  debouncerInsts_displayce2/timer.count_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.510     4.851    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y32         FDPE                                         r  debouncerInsts_displayce2/timer.count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 1.451ns (23.469%)  route 4.732ns (76.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         4.732     6.184    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y31         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.508     4.849    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y31         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 1.451ns (23.469%)  route 4.732ns (76.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         4.732     6.184    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y31         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.508     4.849    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y31         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 1.451ns (23.469%)  route 4.732ns (76.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         4.732     6.184    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y31         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.508     4.849    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y31         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 1.451ns (23.469%)  route 4.732ns (76.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         4.732     6.184    debouncerInsts_displayce2/AR[0]
    SLICE_X60Y31         FDPE                                         f  debouncerInsts_displayce2/timer.count_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.508     4.849    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X60Y31         FDPE                                         r  debouncerInsts_displayce2/timer.count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/FSM_sequential_controller.state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 1.451ns (24.046%)  route 4.584ns (75.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         4.584     6.035    debouncerInsts_displayce2/AR[0]
    SLICE_X61Y30         FDCE                                         f  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.507     4.848    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 1.451ns (24.046%)  route 4.584ns (75.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=173, routed)         4.584     6.035    debouncerInsts_displayce2/AR[0]
    SLICE_X61Y30         FDCE                                         f  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.507     4.848    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.296ns (38.521%)  route 0.472ns (61.479%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/Q
                         net (fo=4, routed)           0.169     0.310    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero[1]
    SLICE_X55Y27         LUT4 (Prop_lut4_I3_O)        0.043     0.353 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/FSM_sequential_STATE[2]_i_2/O
                         net (fo=2, routed)           0.303     0.656    tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.112     0.768 r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.768    tragaperrasInsts_displayce/MOD_CONTROLLER/NEXT_STATE[0]
    SLICE_X56Y28         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.952    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]/C

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.295ns (28.139%)  route 0.753ns (71.861%))
  Logic Levels:           3  (FDCE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE                         0.000     0.000 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/C
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero_reg[1]/Q
                         net (fo=4, routed)           0.169     0.310    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/numero[1]
    SLICE_X55Y27         LUT4 (Prop_lut4_I3_O)        0.043     0.353 r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_CONT_2HZ/FSM_sequential_STATE[2]_i_2/O
                         net (fo=2, routed)           0.361     0.714    tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I0_O)        0.111     0.825 r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE[2]_i_1/O
                         net (fo=1, routed)           0.223     1.048    tragaperrasInsts_displayce/MOD_CONTROLLER/NEXT_STATE[2]
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.821     1.948    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C

Slack:                    inf
  Source:                 boton_inicio
                            (input port)
  Destination:            debouncerInsts_displayce1/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.219ns (15.617%)  route 1.185ns (84.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton_inicio (IN)
                         net (fo=0)                   0.000     0.000    boton_inicio
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_inicio_IBUF_inst/O
                         net (fo=1, routed)           1.185     1.404    debouncerInsts_displayce1/boton_inicio_IBUF
    SLICE_X50Y26         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.822     1.949    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X50Y26         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 boton_fin
                            (input port)
  Destination:            debouncerInsts_displayce2/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.221ns (15.622%)  route 1.191ns (84.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  boton_fin (IN)
                         net (fo=0)                   0.000     0.000    boton_fin
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  boton_fin_IBUF_inst/O
                         net (fo=1, routed)           1.191     1.412    debouncerInsts_displayce2/boton_fin_IBUF
    SLICE_X54Y21         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.952    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/synchronizer.aux1_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.219ns (15.091%)  route 1.234ns (84.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=173, routed)         1.234     1.454    debouncerInsts_displayce1/AR[0]
    SLICE_X50Y26         FDPE                                         f  debouncerInsts_displayce1/synchronizer.aux1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.822     1.949    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X50Y26         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.219ns (13.187%)  route 1.444ns (86.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=173, routed)         1.444     1.664    tragaperrasInsts_displayce/MOD_CONTROLLER/AR[0]
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.821     1.948    tragaperrasInsts_displayce/MOD_CONTROLLER/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/xSync_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.219ns (13.031%)  route 1.464ns (86.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=173, routed)         1.464     1.683    debouncerInsts_displayce2/AR[0]
    SLICE_X56Y24         FDPE                                         f  debouncerInsts_displayce2/xSync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.821     1.948    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X56Y24         FDPE                                         r  debouncerInsts_displayce2/xSync_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.219ns (12.577%)  route 1.525ns (87.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=173, routed)         1.525     1.744    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/AR[0]
    SLICE_X54Y26         FDCE                                         f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.822     1.949    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.219ns (12.577%)  route 1.525ns (87.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=173, routed)         1.525     1.744    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/AR[0]
    SLICE_X54Y26         FDCE                                         f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.822     1.949    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.219ns (12.577%)  route 1.525ns (87.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=173, routed)         1.525     1.744    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/AR[0]
    SLICE_X54Y26         FDCE                                         f  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.822     1.949    tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/cuenta_2Hz_reg[2]/C





