Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/CirciutoTotal_CirciutoTotal_sch_tb_isim_beh.exe -prj C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/CirciutoTotal_CirciutoTotal_sch_tb_beh.prj work.CirciutoTotal_CirciutoTotal_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/Comparador.v" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/ciscuito2p2teste.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/Circuitosaida.v" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/CIrcuitoentradasjuris.v" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/circuito2Parte1.v" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/CirciutoTotal.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/TesteCircuitototal.v" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/Circuito2p2.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/EXcircuito2Parte1.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/EXcircuito2parte2.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/circuito2parte2.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/comparador2bitteste.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/comparadordenumeros.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/ghsdgfsdg.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/pl3.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/teste.vf" into library work
Analyzing Verilog file "C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/teste3.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module INV
Compiling module circuito2Parte1
Compiling module CIrcuitoentradasjuris
Compiling module IBUF
Compiling module OR2
Compiling module ciscuito2p2teste_MUSER_CirciutoT...
Compiling module Circuitosaida
Compiling module Comparador
Compiling module CirciutoTotal
Compiling module CirciutoTotal_CirciutoTotal_sch_...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: O sistema não conseguiu localizar o caminho especificado, "isim\CirciutoTotal_CirciutoTotal_sch_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable C:/Users/Francisco MSI/Documents/Escola/Systemas Digitais/Projeto 1/projeto1 save/extra/extra/CirciutoTotal_CirciutoTotal_sch_tb_isim_beh.exe
Fuse Memory Usage: 28988 KB
Fuse CPU Usage: 624 ms
