|MiniMIPS
clk => clk.IN2
PC[0] => ~NO_FANOUT~
PC[1] => ~NO_FANOUT~
PC[2] => ~NO_FANOUT~
PC[3] => ~NO_FANOUT~
PC[4] => ~NO_FANOUT~
PC[5] => ~NO_FANOUT~
instruction[0] => instruction[0].IN2
instruction[1] => instruction[1].IN2
instruction[2] => instruction[2].IN2
instruction[3] => instruction[3].IN2
instruction[4] => instruction[4].IN2
instruction[5] => instruction[5].IN2
instruction[6] => instruction[6].IN2
instruction[7] => instruction[7].IN2
instruction[8] => instruction[8].IN2
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
result[0] << write_data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] << write_data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] << write_data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] << write_data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] << write_data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] << write_data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] << write_data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] << write_data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] << write_data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] << write_data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] << write_data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] << write_data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] << write_data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] << write_data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] << write_data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] << write_data[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] << write_data[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] << write_data[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] << write_data[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] << write_data[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] << write_data[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] << write_data[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] << write_data[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] << write_data[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] << write_data[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] << write_data[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] << write_data[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] << write_data[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] << write_data[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] << write_data[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] << write_data[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] << write_data[31].DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|Control:control_module
opcode[0] => a6.IN0
opcode[0] => a8.IN0
opcode[0] => a10.IN0
opcode[0] => a12.IN0
opcode[0] => a14.IN0
opcode[0] => a5.IN0
opcode[0] => a7.IN0
opcode[0] => a9.IN0
opcode[0] => a11.IN0
opcode[0] => a13.IN0
opcode[1] => a7.IN1
opcode[1] => a8.IN1
opcode[1] => a11.IN1
opcode[1] => a12.IN1
opcode[1] => a5.IN1
opcode[1] => a6.IN1
opcode[1] => a9.IN1
opcode[1] => a10.IN1
opcode[1] => a13.IN1
opcode[1] => a14.IN1
opcode[2] => a9.IN2
opcode[2] => a10.IN2
opcode[2] => a11.IN2
opcode[2] => a12.IN2
opcode[2] => a5.IN2
opcode[2] => a6.IN2
opcode[2] => a7.IN2
opcode[2] => a8.IN2
opcode[2] => a13.IN2
opcode[2] => a14.IN2
opcode[3] => a13.IN3
opcode[3] => a14.IN3
opcode[3] => a5.IN3
opcode[3] => a6.IN3
opcode[3] => a7.IN3
opcode[3] => a8.IN3
opcode[3] => a9.IN3
opcode[3] => a10.IN3
opcode[3] => a11.IN3
opcode[3] => a12.IN3
ALUOp[0] <= a25.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= a24.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= a23.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= a5.DB_MAX_OUTPUT_PORT_TYPE
AluSrc <= a16.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= a13.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= a18.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= a13.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= a14.DB_MAX_OUTPUT_PORT_TYPE
Branch <= a21.DB_MAX_OUTPUT_PORT_TYPE
BranchNot <= a11.DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|mux_2X1_3bit:mux0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
s => s.IN3
out[0] <= mux_2X1:mux0.port0
out[1] <= mux_2X1:mux1.port0
out[2] <= mux_2X1:mux2.port0


|MiniMIPS|mux_2X1_3bit:mux0|mux_2X1:mux0
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_3bit:mux0|mux_2X1:mux1
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_3bit:mux0|mux_2X1:mux2
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|sign_extend:sign_extender
num[0] => num_extended[0].DATAIN
num[1] => num_extended[1].DATAIN
num[2] => num_extended[2].DATAIN
num[3] => num_extended[3].DATAIN
num[4] => num_extended[4].DATAIN
num[5] => num_extended[5].DATAIN
num[5] => num_extended[6].DATAIN
num[5] => num_extended[7].DATAIN
num[5] => num_extended[8].DATAIN
num[5] => num_extended[9].DATAIN
num[5] => num_extended[10].DATAIN
num[5] => num_extended[11].DATAIN
num[5] => num_extended[12].DATAIN
num[5] => num_extended[13].DATAIN
num[5] => num_extended[14].DATAIN
num[5] => num_extended[15].DATAIN
num[5] => num_extended[16].DATAIN
num[5] => num_extended[17].DATAIN
num[5] => num_extended[18].DATAIN
num[5] => num_extended[19].DATAIN
num[5] => num_extended[20].DATAIN
num[5] => num_extended[21].DATAIN
num[5] => num_extended[22].DATAIN
num[5] => num_extended[23].DATAIN
num[5] => num_extended[24].DATAIN
num[5] => num_extended[25].DATAIN
num[5] => num_extended[26].DATAIN
num[5] => num_extended[27].DATAIN
num[5] => num_extended[28].DATAIN
num[5] => num_extended[29].DATAIN
num[5] => num_extended[30].DATAIN
num[5] => num_extended[31].DATAIN
num_extended[0] <= num[0].DB_MAX_OUTPUT_PORT_TYPE
num_extended[1] <= num[1].DB_MAX_OUTPUT_PORT_TYPE
num_extended[2] <= num[2].DB_MAX_OUTPUT_PORT_TYPE
num_extended[3] <= num[3].DB_MAX_OUTPUT_PORT_TYPE
num_extended[4] <= num[4].DB_MAX_OUTPUT_PORT_TYPE
num_extended[5] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[6] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[7] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[8] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[9] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[10] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[11] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[12] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[13] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[14] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[15] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[16] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[17] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[18] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[19] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[20] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[21] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[22] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[23] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[24] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[25] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[26] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[27] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[28] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[29] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[30] <= num[5].DB_MAX_OUTPUT_PORT_TYPE
num_extended[31] <= num[5].DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|mips_registers:reg_mem
read_data_1[0] <= read_data_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= read_data_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= read_data_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= read_data_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= read_data_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= read_data_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= read_data_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= read_data_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= read_data_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= read_data_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= read_data_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= read_data_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= read_data_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= read_data_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= read_data_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= read_data_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= read_data_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= read_data_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= read_data_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= read_data_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= read_data_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= read_data_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= read_data_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= read_data_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= read_data_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= read_data_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= read_data_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= read_data_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= read_data_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= read_data_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= read_data_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= read_data_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= read_data_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= read_data_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= read_data_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= read_data_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= read_data_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= read_data_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= read_data_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= read_data_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= read_data_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= read_data_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= read_data_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= read_data_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= read_data_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= read_data_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= read_data_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= read_data_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= read_data_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= read_data_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= read_data_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= read_data_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= read_data_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= read_data_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= read_data_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= read_data_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= read_data_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= read_data_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= read_data_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= read_data_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= read_data_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= read_data_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= read_data_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= read_data_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] => registers.data_a[0].DATAIN
write_data[0] => registers.DATAIN
write_data[1] => registers.data_a[1].DATAIN
write_data[1] => registers.DATAIN1
write_data[2] => registers.data_a[2].DATAIN
write_data[2] => registers.DATAIN2
write_data[3] => registers.data_a[3].DATAIN
write_data[3] => registers.DATAIN3
write_data[4] => registers.data_a[4].DATAIN
write_data[4] => registers.DATAIN4
write_data[5] => registers.data_a[5].DATAIN
write_data[5] => registers.DATAIN5
write_data[6] => registers.data_a[6].DATAIN
write_data[6] => registers.DATAIN6
write_data[7] => registers.data_a[7].DATAIN
write_data[7] => registers.DATAIN7
write_data[8] => registers.data_a[8].DATAIN
write_data[8] => registers.DATAIN8
write_data[9] => registers.data_a[9].DATAIN
write_data[9] => registers.DATAIN9
write_data[10] => registers.data_a[10].DATAIN
write_data[10] => registers.DATAIN10
write_data[11] => registers.data_a[11].DATAIN
write_data[11] => registers.DATAIN11
write_data[12] => registers.data_a[12].DATAIN
write_data[12] => registers.DATAIN12
write_data[13] => registers.data_a[13].DATAIN
write_data[13] => registers.DATAIN13
write_data[14] => registers.data_a[14].DATAIN
write_data[14] => registers.DATAIN14
write_data[15] => registers.data_a[15].DATAIN
write_data[15] => registers.DATAIN15
write_data[16] => registers.data_a[16].DATAIN
write_data[16] => registers.DATAIN16
write_data[17] => registers.data_a[17].DATAIN
write_data[17] => registers.DATAIN17
write_data[18] => registers.data_a[18].DATAIN
write_data[18] => registers.DATAIN18
write_data[19] => registers.data_a[19].DATAIN
write_data[19] => registers.DATAIN19
write_data[20] => registers.data_a[20].DATAIN
write_data[20] => registers.DATAIN20
write_data[21] => registers.data_a[21].DATAIN
write_data[21] => registers.DATAIN21
write_data[22] => registers.data_a[22].DATAIN
write_data[22] => registers.DATAIN22
write_data[23] => registers.data_a[23].DATAIN
write_data[23] => registers.DATAIN23
write_data[24] => registers.data_a[24].DATAIN
write_data[24] => registers.DATAIN24
write_data[25] => registers.data_a[25].DATAIN
write_data[25] => registers.DATAIN25
write_data[26] => registers.data_a[26].DATAIN
write_data[26] => registers.DATAIN26
write_data[27] => registers.data_a[27].DATAIN
write_data[27] => registers.DATAIN27
write_data[28] => registers.data_a[28].DATAIN
write_data[28] => registers.DATAIN28
write_data[29] => registers.data_a[29].DATAIN
write_data[29] => registers.DATAIN29
write_data[30] => registers.data_a[30].DATAIN
write_data[30] => registers.DATAIN30
write_data[31] => registers.data_a[31].DATAIN
write_data[31] => registers.DATAIN31
read_reg_1[0] => registers.RADDR
read_reg_1[1] => registers.RADDR1
read_reg_1[2] => registers.RADDR2
read_reg_2[0] => registers.PORTBRADDR
read_reg_2[1] => registers.PORTBRADDR1
read_reg_2[2] => registers.PORTBRADDR2
write_reg[0] => registers.waddr_a[0].DATAIN
write_reg[0] => registers.WADDR
write_reg[1] => registers.waddr_a[1].DATAIN
write_reg[1] => registers.WADDR1
write_reg[2] => registers.waddr_a[2].DATAIN
write_reg[2] => registers.WADDR2
signal_reg_write => registers.we_a.DATAIN
signal_reg_write => registers.WE
clk => registers.we_a.CLK
clk => registers.waddr_a[2].CLK
clk => registers.waddr_a[1].CLK
clk => registers.waddr_a[0].CLK
clk => registers.data_a[31].CLK
clk => registers.data_a[30].CLK
clk => registers.data_a[29].CLK
clk => registers.data_a[28].CLK
clk => registers.data_a[27].CLK
clk => registers.data_a[26].CLK
clk => registers.data_a[25].CLK
clk => registers.data_a[24].CLK
clk => registers.data_a[23].CLK
clk => registers.data_a[22].CLK
clk => registers.data_a[21].CLK
clk => registers.data_a[20].CLK
clk => registers.data_a[19].CLK
clk => registers.data_a[18].CLK
clk => registers.data_a[17].CLK
clk => registers.data_a[16].CLK
clk => registers.data_a[15].CLK
clk => registers.data_a[14].CLK
clk => registers.data_a[13].CLK
clk => registers.data_a[12].CLK
clk => registers.data_a[11].CLK
clk => registers.data_a[10].CLK
clk => registers.data_a[9].CLK
clk => registers.data_a[8].CLK
clk => registers.data_a[7].CLK
clk => registers.data_a[6].CLK
clk => registers.data_a[5].CLK
clk => registers.data_a[4].CLK
clk => registers.data_a[3].CLK
clk => registers.data_a[2].CLK
clk => registers.data_a[1].CLK
clk => registers.data_a[0].CLK
clk => read_data_2[0]~reg0.CLK
clk => read_data_2[1]~reg0.CLK
clk => read_data_2[2]~reg0.CLK
clk => read_data_2[3]~reg0.CLK
clk => read_data_2[4]~reg0.CLK
clk => read_data_2[5]~reg0.CLK
clk => read_data_2[6]~reg0.CLK
clk => read_data_2[7]~reg0.CLK
clk => read_data_2[8]~reg0.CLK
clk => read_data_2[9]~reg0.CLK
clk => read_data_2[10]~reg0.CLK
clk => read_data_2[11]~reg0.CLK
clk => read_data_2[12]~reg0.CLK
clk => read_data_2[13]~reg0.CLK
clk => read_data_2[14]~reg0.CLK
clk => read_data_2[15]~reg0.CLK
clk => read_data_2[16]~reg0.CLK
clk => read_data_2[17]~reg0.CLK
clk => read_data_2[18]~reg0.CLK
clk => read_data_2[19]~reg0.CLK
clk => read_data_2[20]~reg0.CLK
clk => read_data_2[21]~reg0.CLK
clk => read_data_2[22]~reg0.CLK
clk => read_data_2[23]~reg0.CLK
clk => read_data_2[24]~reg0.CLK
clk => read_data_2[25]~reg0.CLK
clk => read_data_2[26]~reg0.CLK
clk => read_data_2[27]~reg0.CLK
clk => read_data_2[28]~reg0.CLK
clk => read_data_2[29]~reg0.CLK
clk => read_data_2[30]~reg0.CLK
clk => read_data_2[31]~reg0.CLK
clk => read_data_1[0]~reg0.CLK
clk => read_data_1[1]~reg0.CLK
clk => read_data_1[2]~reg0.CLK
clk => read_data_1[3]~reg0.CLK
clk => read_data_1[4]~reg0.CLK
clk => read_data_1[5]~reg0.CLK
clk => read_data_1[6]~reg0.CLK
clk => read_data_1[7]~reg0.CLK
clk => read_data_1[8]~reg0.CLK
clk => read_data_1[9]~reg0.CLK
clk => read_data_1[10]~reg0.CLK
clk => read_data_1[11]~reg0.CLK
clk => read_data_1[12]~reg0.CLK
clk => read_data_1[13]~reg0.CLK
clk => read_data_1[14]~reg0.CLK
clk => read_data_1[15]~reg0.CLK
clk => read_data_1[16]~reg0.CLK
clk => read_data_1[17]~reg0.CLK
clk => read_data_1[18]~reg0.CLK
clk => read_data_1[19]~reg0.CLK
clk => read_data_1[20]~reg0.CLK
clk => read_data_1[21]~reg0.CLK
clk => read_data_1[22]~reg0.CLK
clk => read_data_1[23]~reg0.CLK
clk => read_data_1[24]~reg0.CLK
clk => read_data_1[25]~reg0.CLK
clk => read_data_1[26]~reg0.CLK
clk => read_data_1[27]~reg0.CLK
clk => read_data_1[28]~reg0.CLK
clk => read_data_1[29]~reg0.CLK
clk => read_data_1[30]~reg0.CLK
clk => read_data_1[31]~reg0.CLK
clk => registers.CLK0


|MiniMIPS|mux_2X1_32bit:mux4
y[0] <= mux_2X1:bit0.port0
y[1] <= mux_2X1:bit1.port0
y[2] <= mux_2X1:bit2.port0
y[3] <= mux_2X1:bit3.port0
y[4] <= mux_2X1:bit4.port0
y[5] <= mux_2X1:bit5.port0
y[6] <= mux_2X1:bit6.port0
y[7] <= mux_2X1:bit7.port0
y[8] <= mux_2X1:bit8.port0
y[9] <= mux_2X1:bit9.port0
y[10] <= mux_2X1:bit10.port0
y[11] <= mux_2X1:bit11.port0
y[12] <= mux_2X1:bit12.port0
y[13] <= mux_2X1:bit13.port0
y[14] <= mux_2X1:bit14.port0
y[15] <= mux_2X1:bit15.port0
y[16] <= mux_2X1:bit16.port0
y[17] <= mux_2X1:bit17.port0
y[18] <= mux_2X1:bit18.port0
y[19] <= mux_2X1:bit19.port0
y[20] <= mux_2X1:bit20.port0
y[21] <= mux_2X1:bit21.port0
y[22] <= mux_2X1:bit22.port0
y[23] <= mux_2X1:bit23.port0
y[24] <= mux_2X1:bit24.port0
y[25] <= mux_2X1:bit25.port0
y[26] <= mux_2X1:bit26.port0
y[27] <= mux_2X1:bit27.port0
y[28] <= mux_2X1:bit28.port0
y[29] <= mux_2X1:bit29.port0
y[30] <= mux_2X1:bit30.port0
y[31] <= mux_2X1:bit31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s => s.IN32


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit0
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit1
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit2
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit3
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit4
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit5
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit6
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit7
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit8
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit9
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit10
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit11
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit12
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit13
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit14
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit15
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit16
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit17
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit18
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit19
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit20
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit21
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit22
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit23
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit24
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit25
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit26
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit27
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit28
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit29
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit30
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux4|mux_2X1:bit31
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|ALU_control:ALUcontrol
ALUOp[0] => a6.IN0
ALUOp[0] => a21.IN0
ALUOp[1] => a4.IN0
ALUOp[1] => a5.IN0
ALUOp[1] => a8.IN0
ALUOp[1] => a9.IN0
ALUOp[1] => a10.IN0
ALUOp[1] => a12.IN0
ALUOp[1] => a13.IN0
ALUOp[1] => a21.IN1
ALUOp[2] => a6.IN1
ALUOp[2] => a10.IN1
ALUOp[2] => a14.DATAIN
ALUOp[2] => a4.IN1
ALUOp[2] => a5.IN1
ALUOp[2] => a8.IN1
ALUOp[2] => a9.IN1
ALUOp[2] => a21.IN2
ALUOp[2] => a12.IN1
ALUOp[2] => a13.IN1
funcfield[0] => a5.IN2
funcfield[0] => a9.IN2
funcfield[0] => a8.IN2
funcfield[0] => a13.IN2
funcfield[1] => a5.IN3
funcfield[1] => a13.IN3
funcfield[2] => a4.IN2
funcfield[2] => a9.IN3
funcfield[2] => a12.IN2
funcfield[2] => a8.IN3
funcfield[2] => a13.IN4
ALUControlOp[0] <= a7.DB_MAX_OUTPUT_PORT_TYPE
ALUControlOp[1] <= a11.DB_MAX_OUTPUT_PORT_TYPE
ALUControlOp[2] <= a15.DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|_8x3mux:ALU
sum[0] <= Ahmet2[0].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Ahmet2[1].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Ahmet2[2].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Ahmet2[3].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Ahmet2[4].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Ahmet2[5].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Ahmet2[6].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Ahmet2[7].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Ahmet2[8].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Ahmet2[9].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Ahmet2[10].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Ahmet2[11].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Ahmet2[12].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Ahmet2[13].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Ahmet2[14].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Ahmet2[15].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Ahmet2[16].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Ahmet2[17].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Ahmet2[18].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Ahmet2[19].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Ahmet2[20].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Ahmet2[21].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Ahmet2[22].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Ahmet2[23].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Ahmet2[24].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Ahmet2[25].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Ahmet2[26].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Ahmet2[27].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Ahmet2[28].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Ahmet2[29].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Ahmet2[30].g31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Ahmet2[31].g31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN8
a[1] => a[1].IN8
a[2] => a[2].IN8
a[3] => a[3].IN8
a[4] => a[4].IN8
a[5] => a[5].IN8
a[6] => a[6].IN8
a[7] => a[7].IN8
a[8] => a[8].IN8
a[9] => a[9].IN8
a[10] => a[10].IN8
a[11] => a[11].IN8
a[12] => a[12].IN8
a[13] => a[13].IN8
a[14] => a[14].IN8
a[15] => a[15].IN8
a[16] => a[16].IN8
a[17] => a[17].IN8
a[18] => a[18].IN8
a[19] => a[19].IN8
a[20] => a[20].IN8
a[21] => a[21].IN8
a[22] => a[22].IN8
a[23] => a[23].IN8
a[24] => a[24].IN8
a[25] => a[25].IN8
a[26] => a[26].IN8
a[27] => a[27].IN8
a[28] => a[28].IN8
a[29] => a[29].IN8
a[30] => a[30].IN8
a[31] => a[31].IN8
b[0] => b[0].IN8
b[1] => b[1].IN8
b[2] => b[2].IN8
b[3] => b[3].IN8
b[4] => b[4].IN8
b[5] => b[5].IN8
b[6] => b[6].IN8
b[7] => b[7].IN8
b[8] => b[8].IN8
b[9] => b[9].IN8
b[10] => b[10].IN8
b[11] => b[11].IN8
b[12] => b[12].IN8
b[13] => b[13].IN8
b[14] => b[14].IN8
b[15] => b[15].IN8
b[16] => b[16].IN8
b[17] => b[17].IN8
b[18] => b[18].IN8
b[19] => b[19].IN8
b[20] => b[20].IN8
b[21] => b[21].IN8
b[22] => b[22].IN8
b[23] => b[23].IN8
b[24] => b[24].IN8
b[25] => b[25].IN8
b[26] => b[26].IN8
b[27] => b[27].IN8
b[28] => b[28].IN8
b[29] => b[29].IN8
b[30] => b[30].IN8
b[31] => b[31].IN8
select[0] => Ahmet1[0].g24.IN1
select[0] => Ahmet1[0].g26.IN1
select[0] => Ahmet1[0].g28.IN1
select[0] => Ahmet1[0].g30.IN1
select[0] => Ahmet1[1].g24.IN1
select[0] => Ahmet1[1].g26.IN1
select[0] => Ahmet1[1].g28.IN1
select[0] => Ahmet1[1].g30.IN1
select[0] => Ahmet1[2].g24.IN1
select[0] => Ahmet1[2].g26.IN1
select[0] => Ahmet1[2].g28.IN1
select[0] => Ahmet1[2].g30.IN1
select[0] => Ahmet1[3].g24.IN1
select[0] => Ahmet1[3].g26.IN1
select[0] => Ahmet1[3].g28.IN1
select[0] => Ahmet1[3].g30.IN1
select[0] => Ahmet1[4].g24.IN1
select[0] => Ahmet1[4].g26.IN1
select[0] => Ahmet1[4].g28.IN1
select[0] => Ahmet1[4].g30.IN1
select[0] => Ahmet1[5].g24.IN1
select[0] => Ahmet1[5].g26.IN1
select[0] => Ahmet1[5].g28.IN1
select[0] => Ahmet1[5].g30.IN1
select[0] => Ahmet1[6].g24.IN1
select[0] => Ahmet1[6].g26.IN1
select[0] => Ahmet1[6].g28.IN1
select[0] => Ahmet1[6].g30.IN1
select[0] => Ahmet1[7].g24.IN1
select[0] => Ahmet1[7].g26.IN1
select[0] => Ahmet1[7].g28.IN1
select[0] => Ahmet1[7].g30.IN1
select[0] => Ahmet1[8].g24.IN1
select[0] => Ahmet1[8].g26.IN1
select[0] => Ahmet1[8].g28.IN1
select[0] => Ahmet1[8].g30.IN1
select[0] => Ahmet1[9].g24.IN1
select[0] => Ahmet1[9].g26.IN1
select[0] => Ahmet1[9].g28.IN1
select[0] => Ahmet1[9].g30.IN1
select[0] => Ahmet1[10].g24.IN1
select[0] => Ahmet1[10].g26.IN1
select[0] => Ahmet1[10].g28.IN1
select[0] => Ahmet1[10].g30.IN1
select[0] => Ahmet1[11].g24.IN1
select[0] => Ahmet1[11].g26.IN1
select[0] => Ahmet1[11].g28.IN1
select[0] => Ahmet1[11].g30.IN1
select[0] => Ahmet1[12].g24.IN1
select[0] => Ahmet1[12].g26.IN1
select[0] => Ahmet1[12].g28.IN1
select[0] => Ahmet1[12].g30.IN1
select[0] => Ahmet1[13].g24.IN1
select[0] => Ahmet1[13].g26.IN1
select[0] => Ahmet1[13].g28.IN1
select[0] => Ahmet1[13].g30.IN1
select[0] => Ahmet1[14].g24.IN1
select[0] => Ahmet1[14].g26.IN1
select[0] => Ahmet1[14].g28.IN1
select[0] => Ahmet1[14].g30.IN1
select[0] => Ahmet1[15].g24.IN1
select[0] => Ahmet1[15].g26.IN1
select[0] => Ahmet1[15].g28.IN1
select[0] => Ahmet1[15].g30.IN1
select[0] => Ahmet1[16].g24.IN1
select[0] => Ahmet1[16].g26.IN1
select[0] => Ahmet1[16].g28.IN1
select[0] => Ahmet1[16].g30.IN1
select[0] => Ahmet1[17].g24.IN1
select[0] => Ahmet1[17].g26.IN1
select[0] => Ahmet1[17].g28.IN1
select[0] => Ahmet1[17].g30.IN1
select[0] => Ahmet1[18].g24.IN1
select[0] => Ahmet1[18].g26.IN1
select[0] => Ahmet1[18].g28.IN1
select[0] => Ahmet1[18].g30.IN1
select[0] => Ahmet1[19].g24.IN1
select[0] => Ahmet1[19].g26.IN1
select[0] => Ahmet1[19].g28.IN1
select[0] => Ahmet1[19].g30.IN1
select[0] => Ahmet1[20].g24.IN1
select[0] => Ahmet1[20].g26.IN1
select[0] => Ahmet1[20].g28.IN1
select[0] => Ahmet1[20].g30.IN1
select[0] => Ahmet1[21].g24.IN1
select[0] => Ahmet1[21].g26.IN1
select[0] => Ahmet1[21].g28.IN1
select[0] => Ahmet1[21].g30.IN1
select[0] => Ahmet1[22].g24.IN1
select[0] => Ahmet1[22].g26.IN1
select[0] => Ahmet1[22].g28.IN1
select[0] => Ahmet1[22].g30.IN1
select[0] => Ahmet1[23].g24.IN1
select[0] => Ahmet1[23].g26.IN1
select[0] => Ahmet1[23].g28.IN1
select[0] => Ahmet1[23].g30.IN1
select[0] => Ahmet1[24].g24.IN1
select[0] => Ahmet1[24].g26.IN1
select[0] => Ahmet1[24].g28.IN1
select[0] => Ahmet1[24].g30.IN1
select[0] => Ahmet1[25].g24.IN1
select[0] => Ahmet1[25].g26.IN1
select[0] => Ahmet1[25].g28.IN1
select[0] => Ahmet1[25].g30.IN1
select[0] => Ahmet1[26].g24.IN1
select[0] => Ahmet1[26].g26.IN1
select[0] => Ahmet1[26].g28.IN1
select[0] => Ahmet1[26].g30.IN1
select[0] => Ahmet1[27].g24.IN1
select[0] => Ahmet1[27].g26.IN1
select[0] => Ahmet1[27].g28.IN1
select[0] => Ahmet1[27].g30.IN1
select[0] => Ahmet1[28].g24.IN1
select[0] => Ahmet1[28].g26.IN1
select[0] => Ahmet1[28].g28.IN1
select[0] => Ahmet1[28].g30.IN1
select[0] => Ahmet1[29].g24.IN1
select[0] => Ahmet1[29].g26.IN1
select[0] => Ahmet1[29].g28.IN1
select[0] => Ahmet1[29].g30.IN1
select[0] => Ahmet1[30].g24.IN1
select[0] => Ahmet1[30].g26.IN1
select[0] => Ahmet1[30].g28.IN1
select[0] => Ahmet1[30].g30.IN1
select[0] => Ahmet1[31].g24.IN1
select[0] => Ahmet1[31].g26.IN1
select[0] => Ahmet1[31].g28.IN1
select[0] => Ahmet1[31].g30.IN1
select[0] => Ahmet1[0].g23.IN1
select[0] => Ahmet1[0].g25.IN1
select[0] => Ahmet1[0].g27.IN1
select[0] => Ahmet1[0].g29.IN1
select[0] => Ahmet1[1].g23.IN1
select[0] => Ahmet1[1].g25.IN1
select[0] => Ahmet1[1].g27.IN1
select[0] => Ahmet1[1].g29.IN1
select[0] => Ahmet1[2].g23.IN1
select[0] => Ahmet1[2].g25.IN1
select[0] => Ahmet1[2].g27.IN1
select[0] => Ahmet1[2].g29.IN1
select[0] => Ahmet1[3].g23.IN1
select[0] => Ahmet1[3].g25.IN1
select[0] => Ahmet1[3].g27.IN1
select[0] => Ahmet1[3].g29.IN1
select[0] => Ahmet1[4].g23.IN1
select[0] => Ahmet1[4].g25.IN1
select[0] => Ahmet1[4].g27.IN1
select[0] => Ahmet1[4].g29.IN1
select[0] => Ahmet1[5].g23.IN1
select[0] => Ahmet1[5].g25.IN1
select[0] => Ahmet1[5].g27.IN1
select[0] => Ahmet1[5].g29.IN1
select[0] => Ahmet1[6].g23.IN1
select[0] => Ahmet1[6].g25.IN1
select[0] => Ahmet1[6].g27.IN1
select[0] => Ahmet1[6].g29.IN1
select[0] => Ahmet1[7].g23.IN1
select[0] => Ahmet1[7].g25.IN1
select[0] => Ahmet1[7].g27.IN1
select[0] => Ahmet1[7].g29.IN1
select[0] => Ahmet1[8].g23.IN1
select[0] => Ahmet1[8].g25.IN1
select[0] => Ahmet1[8].g27.IN1
select[0] => Ahmet1[8].g29.IN1
select[0] => Ahmet1[9].g23.IN1
select[0] => Ahmet1[9].g25.IN1
select[0] => Ahmet1[9].g27.IN1
select[0] => Ahmet1[9].g29.IN1
select[0] => Ahmet1[10].g23.IN1
select[0] => Ahmet1[10].g25.IN1
select[0] => Ahmet1[10].g27.IN1
select[0] => Ahmet1[10].g29.IN1
select[0] => Ahmet1[11].g23.IN1
select[0] => Ahmet1[11].g25.IN1
select[0] => Ahmet1[11].g27.IN1
select[0] => Ahmet1[11].g29.IN1
select[0] => Ahmet1[12].g23.IN1
select[0] => Ahmet1[12].g25.IN1
select[0] => Ahmet1[12].g27.IN1
select[0] => Ahmet1[12].g29.IN1
select[0] => Ahmet1[13].g23.IN1
select[0] => Ahmet1[13].g25.IN1
select[0] => Ahmet1[13].g27.IN1
select[0] => Ahmet1[13].g29.IN1
select[0] => Ahmet1[14].g23.IN1
select[0] => Ahmet1[14].g25.IN1
select[0] => Ahmet1[14].g27.IN1
select[0] => Ahmet1[14].g29.IN1
select[0] => Ahmet1[15].g23.IN1
select[0] => Ahmet1[15].g25.IN1
select[0] => Ahmet1[15].g27.IN1
select[0] => Ahmet1[15].g29.IN1
select[0] => Ahmet1[16].g23.IN1
select[0] => Ahmet1[16].g25.IN1
select[0] => Ahmet1[16].g27.IN1
select[0] => Ahmet1[16].g29.IN1
select[0] => Ahmet1[17].g23.IN1
select[0] => Ahmet1[17].g25.IN1
select[0] => Ahmet1[17].g27.IN1
select[0] => Ahmet1[17].g29.IN1
select[0] => Ahmet1[18].g23.IN1
select[0] => Ahmet1[18].g25.IN1
select[0] => Ahmet1[18].g27.IN1
select[0] => Ahmet1[18].g29.IN1
select[0] => Ahmet1[19].g23.IN1
select[0] => Ahmet1[19].g25.IN1
select[0] => Ahmet1[19].g27.IN1
select[0] => Ahmet1[19].g29.IN1
select[0] => Ahmet1[20].g23.IN1
select[0] => Ahmet1[20].g25.IN1
select[0] => Ahmet1[20].g27.IN1
select[0] => Ahmet1[20].g29.IN1
select[0] => Ahmet1[21].g23.IN1
select[0] => Ahmet1[21].g25.IN1
select[0] => Ahmet1[21].g27.IN1
select[0] => Ahmet1[21].g29.IN1
select[0] => Ahmet1[22].g23.IN1
select[0] => Ahmet1[22].g25.IN1
select[0] => Ahmet1[22].g27.IN1
select[0] => Ahmet1[22].g29.IN1
select[0] => Ahmet1[23].g23.IN1
select[0] => Ahmet1[23].g25.IN1
select[0] => Ahmet1[23].g27.IN1
select[0] => Ahmet1[23].g29.IN1
select[0] => Ahmet1[24].g23.IN1
select[0] => Ahmet1[24].g25.IN1
select[0] => Ahmet1[24].g27.IN1
select[0] => Ahmet1[24].g29.IN1
select[0] => Ahmet1[25].g23.IN1
select[0] => Ahmet1[25].g25.IN1
select[0] => Ahmet1[25].g27.IN1
select[0] => Ahmet1[25].g29.IN1
select[0] => Ahmet1[26].g23.IN1
select[0] => Ahmet1[26].g25.IN1
select[0] => Ahmet1[26].g27.IN1
select[0] => Ahmet1[26].g29.IN1
select[0] => Ahmet1[27].g23.IN1
select[0] => Ahmet1[27].g25.IN1
select[0] => Ahmet1[27].g27.IN1
select[0] => Ahmet1[27].g29.IN1
select[0] => Ahmet1[28].g23.IN1
select[0] => Ahmet1[28].g25.IN1
select[0] => Ahmet1[28].g27.IN1
select[0] => Ahmet1[28].g29.IN1
select[0] => Ahmet1[29].g23.IN1
select[0] => Ahmet1[29].g25.IN1
select[0] => Ahmet1[29].g27.IN1
select[0] => Ahmet1[29].g29.IN1
select[0] => Ahmet1[30].g23.IN1
select[0] => Ahmet1[30].g25.IN1
select[0] => Ahmet1[30].g27.IN1
select[0] => Ahmet1[30].g29.IN1
select[0] => Ahmet1[31].g23.IN1
select[0] => Ahmet1[31].g25.IN1
select[0] => Ahmet1[31].g27.IN1
select[0] => Ahmet1[31].g29.IN1
select[1] => Ahmet1[0].g25.IN2
select[1] => Ahmet1[0].g26.IN2
select[1] => Ahmet1[0].g29.IN2
select[1] => Ahmet1[0].g30.IN2
select[1] => Ahmet1[1].g25.IN2
select[1] => Ahmet1[1].g26.IN2
select[1] => Ahmet1[1].g29.IN2
select[1] => Ahmet1[1].g30.IN2
select[1] => Ahmet1[2].g25.IN2
select[1] => Ahmet1[2].g26.IN2
select[1] => Ahmet1[2].g29.IN2
select[1] => Ahmet1[2].g30.IN2
select[1] => Ahmet1[3].g25.IN2
select[1] => Ahmet1[3].g26.IN2
select[1] => Ahmet1[3].g29.IN2
select[1] => Ahmet1[3].g30.IN2
select[1] => Ahmet1[4].g25.IN2
select[1] => Ahmet1[4].g26.IN2
select[1] => Ahmet1[4].g29.IN2
select[1] => Ahmet1[4].g30.IN2
select[1] => Ahmet1[5].g25.IN2
select[1] => Ahmet1[5].g26.IN2
select[1] => Ahmet1[5].g29.IN2
select[1] => Ahmet1[5].g30.IN2
select[1] => Ahmet1[6].g25.IN2
select[1] => Ahmet1[6].g26.IN2
select[1] => Ahmet1[6].g29.IN2
select[1] => Ahmet1[6].g30.IN2
select[1] => Ahmet1[7].g25.IN2
select[1] => Ahmet1[7].g26.IN2
select[1] => Ahmet1[7].g29.IN2
select[1] => Ahmet1[7].g30.IN2
select[1] => Ahmet1[8].g25.IN2
select[1] => Ahmet1[8].g26.IN2
select[1] => Ahmet1[8].g29.IN2
select[1] => Ahmet1[8].g30.IN2
select[1] => Ahmet1[9].g25.IN2
select[1] => Ahmet1[9].g26.IN2
select[1] => Ahmet1[9].g29.IN2
select[1] => Ahmet1[9].g30.IN2
select[1] => Ahmet1[10].g25.IN2
select[1] => Ahmet1[10].g26.IN2
select[1] => Ahmet1[10].g29.IN2
select[1] => Ahmet1[10].g30.IN2
select[1] => Ahmet1[11].g25.IN2
select[1] => Ahmet1[11].g26.IN2
select[1] => Ahmet1[11].g29.IN2
select[1] => Ahmet1[11].g30.IN2
select[1] => Ahmet1[12].g25.IN2
select[1] => Ahmet1[12].g26.IN2
select[1] => Ahmet1[12].g29.IN2
select[1] => Ahmet1[12].g30.IN2
select[1] => Ahmet1[13].g25.IN2
select[1] => Ahmet1[13].g26.IN2
select[1] => Ahmet1[13].g29.IN2
select[1] => Ahmet1[13].g30.IN2
select[1] => Ahmet1[14].g25.IN2
select[1] => Ahmet1[14].g26.IN2
select[1] => Ahmet1[14].g29.IN2
select[1] => Ahmet1[14].g30.IN2
select[1] => Ahmet1[15].g25.IN2
select[1] => Ahmet1[15].g26.IN2
select[1] => Ahmet1[15].g29.IN2
select[1] => Ahmet1[15].g30.IN2
select[1] => Ahmet1[16].g25.IN2
select[1] => Ahmet1[16].g26.IN2
select[1] => Ahmet1[16].g29.IN2
select[1] => Ahmet1[16].g30.IN2
select[1] => Ahmet1[17].g25.IN2
select[1] => Ahmet1[17].g26.IN2
select[1] => Ahmet1[17].g29.IN2
select[1] => Ahmet1[17].g30.IN2
select[1] => Ahmet1[18].g25.IN2
select[1] => Ahmet1[18].g26.IN2
select[1] => Ahmet1[18].g29.IN2
select[1] => Ahmet1[18].g30.IN2
select[1] => Ahmet1[19].g25.IN2
select[1] => Ahmet1[19].g26.IN2
select[1] => Ahmet1[19].g29.IN2
select[1] => Ahmet1[19].g30.IN2
select[1] => Ahmet1[20].g25.IN2
select[1] => Ahmet1[20].g26.IN2
select[1] => Ahmet1[20].g29.IN2
select[1] => Ahmet1[20].g30.IN2
select[1] => Ahmet1[21].g25.IN2
select[1] => Ahmet1[21].g26.IN2
select[1] => Ahmet1[21].g29.IN2
select[1] => Ahmet1[21].g30.IN2
select[1] => Ahmet1[22].g25.IN2
select[1] => Ahmet1[22].g26.IN2
select[1] => Ahmet1[22].g29.IN2
select[1] => Ahmet1[22].g30.IN2
select[1] => Ahmet1[23].g25.IN2
select[1] => Ahmet1[23].g26.IN2
select[1] => Ahmet1[23].g29.IN2
select[1] => Ahmet1[23].g30.IN2
select[1] => Ahmet1[24].g25.IN2
select[1] => Ahmet1[24].g26.IN2
select[1] => Ahmet1[24].g29.IN2
select[1] => Ahmet1[24].g30.IN2
select[1] => Ahmet1[25].g25.IN2
select[1] => Ahmet1[25].g26.IN2
select[1] => Ahmet1[25].g29.IN2
select[1] => Ahmet1[25].g30.IN2
select[1] => Ahmet1[26].g25.IN2
select[1] => Ahmet1[26].g26.IN2
select[1] => Ahmet1[26].g29.IN2
select[1] => Ahmet1[26].g30.IN2
select[1] => Ahmet1[27].g25.IN2
select[1] => Ahmet1[27].g26.IN2
select[1] => Ahmet1[27].g29.IN2
select[1] => Ahmet1[27].g30.IN2
select[1] => Ahmet1[28].g25.IN2
select[1] => Ahmet1[28].g26.IN2
select[1] => Ahmet1[28].g29.IN2
select[1] => Ahmet1[28].g30.IN2
select[1] => Ahmet1[29].g25.IN2
select[1] => Ahmet1[29].g26.IN2
select[1] => Ahmet1[29].g29.IN2
select[1] => Ahmet1[29].g30.IN2
select[1] => Ahmet1[30].g25.IN2
select[1] => Ahmet1[30].g26.IN2
select[1] => Ahmet1[30].g29.IN2
select[1] => Ahmet1[30].g30.IN2
select[1] => Ahmet1[31].g25.IN2
select[1] => Ahmet1[31].g26.IN2
select[1] => Ahmet1[31].g29.IN2
select[1] => Ahmet1[31].g30.IN2
select[1] => Ahmet1[0].g23.IN2
select[1] => Ahmet1[0].g24.IN2
select[1] => Ahmet1[0].g27.IN2
select[1] => Ahmet1[0].g28.IN2
select[1] => Ahmet1[1].g23.IN2
select[1] => Ahmet1[1].g24.IN2
select[1] => Ahmet1[1].g27.IN2
select[1] => Ahmet1[1].g28.IN2
select[1] => Ahmet1[2].g23.IN2
select[1] => Ahmet1[2].g24.IN2
select[1] => Ahmet1[2].g27.IN2
select[1] => Ahmet1[2].g28.IN2
select[1] => Ahmet1[3].g23.IN2
select[1] => Ahmet1[3].g24.IN2
select[1] => Ahmet1[3].g27.IN2
select[1] => Ahmet1[3].g28.IN2
select[1] => Ahmet1[4].g23.IN2
select[1] => Ahmet1[4].g24.IN2
select[1] => Ahmet1[4].g27.IN2
select[1] => Ahmet1[4].g28.IN2
select[1] => Ahmet1[5].g23.IN2
select[1] => Ahmet1[5].g24.IN2
select[1] => Ahmet1[5].g27.IN2
select[1] => Ahmet1[5].g28.IN2
select[1] => Ahmet1[6].g23.IN2
select[1] => Ahmet1[6].g24.IN2
select[1] => Ahmet1[6].g27.IN2
select[1] => Ahmet1[6].g28.IN2
select[1] => Ahmet1[7].g23.IN2
select[1] => Ahmet1[7].g24.IN2
select[1] => Ahmet1[7].g27.IN2
select[1] => Ahmet1[7].g28.IN2
select[1] => Ahmet1[8].g23.IN2
select[1] => Ahmet1[8].g24.IN2
select[1] => Ahmet1[8].g27.IN2
select[1] => Ahmet1[8].g28.IN2
select[1] => Ahmet1[9].g23.IN2
select[1] => Ahmet1[9].g24.IN2
select[1] => Ahmet1[9].g27.IN2
select[1] => Ahmet1[9].g28.IN2
select[1] => Ahmet1[10].g23.IN2
select[1] => Ahmet1[10].g24.IN2
select[1] => Ahmet1[10].g27.IN2
select[1] => Ahmet1[10].g28.IN2
select[1] => Ahmet1[11].g23.IN2
select[1] => Ahmet1[11].g24.IN2
select[1] => Ahmet1[11].g27.IN2
select[1] => Ahmet1[11].g28.IN2
select[1] => Ahmet1[12].g23.IN2
select[1] => Ahmet1[12].g24.IN2
select[1] => Ahmet1[12].g27.IN2
select[1] => Ahmet1[12].g28.IN2
select[1] => Ahmet1[13].g23.IN2
select[1] => Ahmet1[13].g24.IN2
select[1] => Ahmet1[13].g27.IN2
select[1] => Ahmet1[13].g28.IN2
select[1] => Ahmet1[14].g23.IN2
select[1] => Ahmet1[14].g24.IN2
select[1] => Ahmet1[14].g27.IN2
select[1] => Ahmet1[14].g28.IN2
select[1] => Ahmet1[15].g23.IN2
select[1] => Ahmet1[15].g24.IN2
select[1] => Ahmet1[15].g27.IN2
select[1] => Ahmet1[15].g28.IN2
select[1] => Ahmet1[16].g23.IN2
select[1] => Ahmet1[16].g24.IN2
select[1] => Ahmet1[16].g27.IN2
select[1] => Ahmet1[16].g28.IN2
select[1] => Ahmet1[17].g23.IN2
select[1] => Ahmet1[17].g24.IN2
select[1] => Ahmet1[17].g27.IN2
select[1] => Ahmet1[17].g28.IN2
select[1] => Ahmet1[18].g23.IN2
select[1] => Ahmet1[18].g24.IN2
select[1] => Ahmet1[18].g27.IN2
select[1] => Ahmet1[18].g28.IN2
select[1] => Ahmet1[19].g23.IN2
select[1] => Ahmet1[19].g24.IN2
select[1] => Ahmet1[19].g27.IN2
select[1] => Ahmet1[19].g28.IN2
select[1] => Ahmet1[20].g23.IN2
select[1] => Ahmet1[20].g24.IN2
select[1] => Ahmet1[20].g27.IN2
select[1] => Ahmet1[20].g28.IN2
select[1] => Ahmet1[21].g23.IN2
select[1] => Ahmet1[21].g24.IN2
select[1] => Ahmet1[21].g27.IN2
select[1] => Ahmet1[21].g28.IN2
select[1] => Ahmet1[22].g23.IN2
select[1] => Ahmet1[22].g24.IN2
select[1] => Ahmet1[22].g27.IN2
select[1] => Ahmet1[22].g28.IN2
select[1] => Ahmet1[23].g23.IN2
select[1] => Ahmet1[23].g24.IN2
select[1] => Ahmet1[23].g27.IN2
select[1] => Ahmet1[23].g28.IN2
select[1] => Ahmet1[24].g23.IN2
select[1] => Ahmet1[24].g24.IN2
select[1] => Ahmet1[24].g27.IN2
select[1] => Ahmet1[24].g28.IN2
select[1] => Ahmet1[25].g23.IN2
select[1] => Ahmet1[25].g24.IN2
select[1] => Ahmet1[25].g27.IN2
select[1] => Ahmet1[25].g28.IN2
select[1] => Ahmet1[26].g23.IN2
select[1] => Ahmet1[26].g24.IN2
select[1] => Ahmet1[26].g27.IN2
select[1] => Ahmet1[26].g28.IN2
select[1] => Ahmet1[27].g23.IN2
select[1] => Ahmet1[27].g24.IN2
select[1] => Ahmet1[27].g27.IN2
select[1] => Ahmet1[27].g28.IN2
select[1] => Ahmet1[28].g23.IN2
select[1] => Ahmet1[28].g24.IN2
select[1] => Ahmet1[28].g27.IN2
select[1] => Ahmet1[28].g28.IN2
select[1] => Ahmet1[29].g23.IN2
select[1] => Ahmet1[29].g24.IN2
select[1] => Ahmet1[29].g27.IN2
select[1] => Ahmet1[29].g28.IN2
select[1] => Ahmet1[30].g23.IN2
select[1] => Ahmet1[30].g24.IN2
select[1] => Ahmet1[30].g27.IN2
select[1] => Ahmet1[30].g28.IN2
select[1] => Ahmet1[31].g23.IN2
select[1] => Ahmet1[31].g24.IN2
select[1] => Ahmet1[31].g27.IN2
select[1] => Ahmet1[31].g28.IN2
select[2] => Ahmet1[0].g26.IN3
select[2] => Ahmet1[0].g27.IN3
select[2] => Ahmet1[0].g28.IN3
select[2] => Ahmet1[0].g29.IN3
select[2] => Ahmet1[0].g30.IN3
select[2] => Ahmet1[1].g26.IN3
select[2] => Ahmet1[1].g27.IN3
select[2] => Ahmet1[1].g28.IN3
select[2] => Ahmet1[1].g29.IN3
select[2] => Ahmet1[1].g30.IN3
select[2] => Ahmet1[2].g26.IN3
select[2] => Ahmet1[2].g27.IN3
select[2] => Ahmet1[2].g28.IN3
select[2] => Ahmet1[2].g29.IN3
select[2] => Ahmet1[2].g30.IN3
select[2] => Ahmet1[3].g26.IN3
select[2] => Ahmet1[3].g27.IN3
select[2] => Ahmet1[3].g28.IN3
select[2] => Ahmet1[3].g29.IN3
select[2] => Ahmet1[3].g30.IN3
select[2] => Ahmet1[4].g26.IN3
select[2] => Ahmet1[4].g27.IN3
select[2] => Ahmet1[4].g28.IN3
select[2] => Ahmet1[4].g29.IN3
select[2] => Ahmet1[4].g30.IN3
select[2] => Ahmet1[5].g26.IN3
select[2] => Ahmet1[5].g27.IN3
select[2] => Ahmet1[5].g28.IN3
select[2] => Ahmet1[5].g29.IN3
select[2] => Ahmet1[5].g30.IN3
select[2] => Ahmet1[6].g26.IN3
select[2] => Ahmet1[6].g27.IN3
select[2] => Ahmet1[6].g28.IN3
select[2] => Ahmet1[6].g29.IN3
select[2] => Ahmet1[6].g30.IN3
select[2] => Ahmet1[7].g26.IN3
select[2] => Ahmet1[7].g27.IN3
select[2] => Ahmet1[7].g28.IN3
select[2] => Ahmet1[7].g29.IN3
select[2] => Ahmet1[7].g30.IN3
select[2] => Ahmet1[8].g26.IN3
select[2] => Ahmet1[8].g27.IN3
select[2] => Ahmet1[8].g28.IN3
select[2] => Ahmet1[8].g29.IN3
select[2] => Ahmet1[8].g30.IN3
select[2] => Ahmet1[9].g26.IN3
select[2] => Ahmet1[9].g27.IN3
select[2] => Ahmet1[9].g28.IN3
select[2] => Ahmet1[9].g29.IN3
select[2] => Ahmet1[9].g30.IN3
select[2] => Ahmet1[10].g26.IN3
select[2] => Ahmet1[10].g27.IN3
select[2] => Ahmet1[10].g28.IN3
select[2] => Ahmet1[10].g29.IN3
select[2] => Ahmet1[10].g30.IN3
select[2] => Ahmet1[11].g26.IN3
select[2] => Ahmet1[11].g27.IN3
select[2] => Ahmet1[11].g28.IN3
select[2] => Ahmet1[11].g29.IN3
select[2] => Ahmet1[11].g30.IN3
select[2] => Ahmet1[12].g26.IN3
select[2] => Ahmet1[12].g27.IN3
select[2] => Ahmet1[12].g28.IN3
select[2] => Ahmet1[12].g29.IN3
select[2] => Ahmet1[12].g30.IN3
select[2] => Ahmet1[13].g26.IN3
select[2] => Ahmet1[13].g27.IN3
select[2] => Ahmet1[13].g28.IN3
select[2] => Ahmet1[13].g29.IN3
select[2] => Ahmet1[13].g30.IN3
select[2] => Ahmet1[14].g26.IN3
select[2] => Ahmet1[14].g27.IN3
select[2] => Ahmet1[14].g28.IN3
select[2] => Ahmet1[14].g29.IN3
select[2] => Ahmet1[14].g30.IN3
select[2] => Ahmet1[15].g26.IN3
select[2] => Ahmet1[15].g27.IN3
select[2] => Ahmet1[15].g28.IN3
select[2] => Ahmet1[15].g29.IN3
select[2] => Ahmet1[15].g30.IN3
select[2] => Ahmet1[16].g26.IN3
select[2] => Ahmet1[16].g27.IN3
select[2] => Ahmet1[16].g28.IN3
select[2] => Ahmet1[16].g29.IN3
select[2] => Ahmet1[16].g30.IN3
select[2] => Ahmet1[17].g26.IN3
select[2] => Ahmet1[17].g27.IN3
select[2] => Ahmet1[17].g28.IN3
select[2] => Ahmet1[17].g29.IN3
select[2] => Ahmet1[17].g30.IN3
select[2] => Ahmet1[18].g26.IN3
select[2] => Ahmet1[18].g27.IN3
select[2] => Ahmet1[18].g28.IN3
select[2] => Ahmet1[18].g29.IN3
select[2] => Ahmet1[18].g30.IN3
select[2] => Ahmet1[19].g26.IN3
select[2] => Ahmet1[19].g27.IN3
select[2] => Ahmet1[19].g28.IN3
select[2] => Ahmet1[19].g29.IN3
select[2] => Ahmet1[19].g30.IN3
select[2] => Ahmet1[20].g26.IN3
select[2] => Ahmet1[20].g27.IN3
select[2] => Ahmet1[20].g28.IN3
select[2] => Ahmet1[20].g29.IN3
select[2] => Ahmet1[20].g30.IN3
select[2] => Ahmet1[21].g26.IN3
select[2] => Ahmet1[21].g27.IN3
select[2] => Ahmet1[21].g28.IN3
select[2] => Ahmet1[21].g29.IN3
select[2] => Ahmet1[21].g30.IN3
select[2] => Ahmet1[22].g26.IN3
select[2] => Ahmet1[22].g27.IN3
select[2] => Ahmet1[22].g28.IN3
select[2] => Ahmet1[22].g29.IN3
select[2] => Ahmet1[22].g30.IN3
select[2] => Ahmet1[23].g26.IN3
select[2] => Ahmet1[23].g27.IN3
select[2] => Ahmet1[23].g28.IN3
select[2] => Ahmet1[23].g29.IN3
select[2] => Ahmet1[23].g30.IN3
select[2] => Ahmet1[24].g26.IN3
select[2] => Ahmet1[24].g27.IN3
select[2] => Ahmet1[24].g28.IN3
select[2] => Ahmet1[24].g29.IN3
select[2] => Ahmet1[24].g30.IN3
select[2] => Ahmet1[25].g26.IN3
select[2] => Ahmet1[25].g27.IN3
select[2] => Ahmet1[25].g28.IN3
select[2] => Ahmet1[25].g29.IN3
select[2] => Ahmet1[25].g30.IN3
select[2] => Ahmet1[26].g26.IN3
select[2] => Ahmet1[26].g27.IN3
select[2] => Ahmet1[26].g28.IN3
select[2] => Ahmet1[26].g29.IN3
select[2] => Ahmet1[26].g30.IN3
select[2] => Ahmet1[27].g26.IN3
select[2] => Ahmet1[27].g27.IN3
select[2] => Ahmet1[27].g28.IN3
select[2] => Ahmet1[27].g29.IN3
select[2] => Ahmet1[27].g30.IN3
select[2] => Ahmet1[28].g26.IN3
select[2] => Ahmet1[28].g27.IN3
select[2] => Ahmet1[28].g28.IN3
select[2] => Ahmet1[28].g29.IN3
select[2] => Ahmet1[28].g30.IN3
select[2] => Ahmet1[29].g26.IN3
select[2] => Ahmet1[29].g27.IN3
select[2] => Ahmet1[29].g28.IN3
select[2] => Ahmet1[29].g29.IN3
select[2] => Ahmet1[29].g30.IN3
select[2] => Ahmet1[30].g26.IN3
select[2] => Ahmet1[30].g27.IN3
select[2] => Ahmet1[30].g28.IN3
select[2] => Ahmet1[30].g29.IN3
select[2] => Ahmet1[30].g30.IN3
select[2] => Ahmet1[31].g26.IN3
select[2] => Ahmet1[31].g27.IN3
select[2] => Ahmet1[31].g28.IN3
select[2] => Ahmet1[31].g29.IN3
select[2] => Ahmet1[31].g30.IN3
select[2] => Ahmet1[0].g23.IN3
select[2] => Ahmet1[0].g24.IN3
select[2] => Ahmet1[0].g25.IN3
select[2] => Ahmet1[1].g23.IN3
select[2] => Ahmet1[1].g24.IN3
select[2] => Ahmet1[1].g25.IN3
select[2] => Ahmet1[2].g23.IN3
select[2] => Ahmet1[2].g24.IN3
select[2] => Ahmet1[2].g25.IN3
select[2] => Ahmet1[3].g23.IN3
select[2] => Ahmet1[3].g24.IN3
select[2] => Ahmet1[3].g25.IN3
select[2] => Ahmet1[4].g23.IN3
select[2] => Ahmet1[4].g24.IN3
select[2] => Ahmet1[4].g25.IN3
select[2] => Ahmet1[5].g23.IN3
select[2] => Ahmet1[5].g24.IN3
select[2] => Ahmet1[5].g25.IN3
select[2] => Ahmet1[6].g23.IN3
select[2] => Ahmet1[6].g24.IN3
select[2] => Ahmet1[6].g25.IN3
select[2] => Ahmet1[7].g23.IN3
select[2] => Ahmet1[7].g24.IN3
select[2] => Ahmet1[7].g25.IN3
select[2] => Ahmet1[8].g23.IN3
select[2] => Ahmet1[8].g24.IN3
select[2] => Ahmet1[8].g25.IN3
select[2] => Ahmet1[9].g23.IN3
select[2] => Ahmet1[9].g24.IN3
select[2] => Ahmet1[9].g25.IN3
select[2] => Ahmet1[10].g23.IN3
select[2] => Ahmet1[10].g24.IN3
select[2] => Ahmet1[10].g25.IN3
select[2] => Ahmet1[11].g23.IN3
select[2] => Ahmet1[11].g24.IN3
select[2] => Ahmet1[11].g25.IN3
select[2] => Ahmet1[12].g23.IN3
select[2] => Ahmet1[12].g24.IN3
select[2] => Ahmet1[12].g25.IN3
select[2] => Ahmet1[13].g23.IN3
select[2] => Ahmet1[13].g24.IN3
select[2] => Ahmet1[13].g25.IN3
select[2] => Ahmet1[14].g23.IN3
select[2] => Ahmet1[14].g24.IN3
select[2] => Ahmet1[14].g25.IN3
select[2] => Ahmet1[15].g23.IN3
select[2] => Ahmet1[15].g24.IN3
select[2] => Ahmet1[15].g25.IN3
select[2] => Ahmet1[16].g23.IN3
select[2] => Ahmet1[16].g24.IN3
select[2] => Ahmet1[16].g25.IN3
select[2] => Ahmet1[17].g23.IN3
select[2] => Ahmet1[17].g24.IN3
select[2] => Ahmet1[17].g25.IN3
select[2] => Ahmet1[18].g23.IN3
select[2] => Ahmet1[18].g24.IN3
select[2] => Ahmet1[18].g25.IN3
select[2] => Ahmet1[19].g23.IN3
select[2] => Ahmet1[19].g24.IN3
select[2] => Ahmet1[19].g25.IN3
select[2] => Ahmet1[20].g23.IN3
select[2] => Ahmet1[20].g24.IN3
select[2] => Ahmet1[20].g25.IN3
select[2] => Ahmet1[21].g23.IN3
select[2] => Ahmet1[21].g24.IN3
select[2] => Ahmet1[21].g25.IN3
select[2] => Ahmet1[22].g23.IN3
select[2] => Ahmet1[22].g24.IN3
select[2] => Ahmet1[22].g25.IN3
select[2] => Ahmet1[23].g23.IN3
select[2] => Ahmet1[23].g24.IN3
select[2] => Ahmet1[23].g25.IN3
select[2] => Ahmet1[24].g23.IN3
select[2] => Ahmet1[24].g24.IN3
select[2] => Ahmet1[24].g25.IN3
select[2] => Ahmet1[25].g23.IN3
select[2] => Ahmet1[25].g24.IN3
select[2] => Ahmet1[25].g25.IN3
select[2] => Ahmet1[26].g23.IN3
select[2] => Ahmet1[26].g24.IN3
select[2] => Ahmet1[26].g25.IN3
select[2] => Ahmet1[27].g23.IN3
select[2] => Ahmet1[27].g24.IN3
select[2] => Ahmet1[27].g25.IN3
select[2] => Ahmet1[28].g23.IN3
select[2] => Ahmet1[28].g24.IN3
select[2] => Ahmet1[28].g25.IN3
select[2] => Ahmet1[29].g23.IN3
select[2] => Ahmet1[29].g24.IN3
select[2] => Ahmet1[29].g25.IN3
select[2] => Ahmet1[30].g23.IN3
select[2] => Ahmet1[30].g24.IN3
select[2] => Ahmet1[30].g25.IN3
select[2] => Ahmet1[31].g23.IN3
select[2] => Ahmet1[31].g24.IN3
select[2] => Ahmet1[31].g25.IN3


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1
S[0] <= _4bit_adder:_4bit_adder0.port0
S[1] <= _4bit_adder:_4bit_adder0.port0
S[2] <= _4bit_adder:_4bit_adder0.port0
S[3] <= _4bit_adder:_4bit_adder0.port0
S[4] <= _4bit_adder:_4bit_adder1.port0
S[5] <= _4bit_adder:_4bit_adder1.port0
S[6] <= _4bit_adder:_4bit_adder1.port0
S[7] <= _4bit_adder:_4bit_adder1.port0
S[8] <= _4bit_adder:_4bit_adder2.port0
S[9] <= _4bit_adder:_4bit_adder2.port0
S[10] <= _4bit_adder:_4bit_adder2.port0
S[11] <= _4bit_adder:_4bit_adder2.port0
S[12] <= _4bit_adder:_4bit_adder4.port0
S[13] <= _4bit_adder:_4bit_adder4.port0
S[14] <= _4bit_adder:_4bit_adder4.port0
S[15] <= _4bit_adder:_4bit_adder4.port0
S[16] <= _4bit_adder:_4bit_adder5.port0
S[17] <= _4bit_adder:_4bit_adder5.port0
S[18] <= _4bit_adder:_4bit_adder5.port0
S[19] <= _4bit_adder:_4bit_adder5.port0
S[20] <= _4bit_adder:_4bit_adder6.port0
S[21] <= _4bit_adder:_4bit_adder6.port0
S[22] <= _4bit_adder:_4bit_adder6.port0
S[23] <= _4bit_adder:_4bit_adder6.port0
S[24] <= _4bit_adder:_4bit_adder7.port0
S[25] <= _4bit_adder:_4bit_adder7.port0
S[26] <= _4bit_adder:_4bit_adder7.port0
S[27] <= _4bit_adder:_4bit_adder7.port0
S[28] <= _4bit_adder:_4bit_adder8.port0
S[29] <= _4bit_adder:_4bit_adder8.port0
S[30] <= _4bit_adder:_4bit_adder8.port0
S[31] <= _4bit_adder:_4bit_adder8.port0
C <= _4bit_adder:_4bit_adder8.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder1|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder4|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder5|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder6|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder7|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_adder:g1|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_xor:g3
answer[0] <= Ahmet[0].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[1] <= Ahmet[1].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[2] <= Ahmet[2].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[3] <= Ahmet[3].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[4] <= Ahmet[4].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[5] <= Ahmet[5].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[6] <= Ahmet[6].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[7] <= Ahmet[7].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[8] <= Ahmet[8].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[9] <= Ahmet[9].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[10] <= Ahmet[10].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[11] <= Ahmet[11].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[12] <= Ahmet[12].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[13] <= Ahmet[13].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[14] <= Ahmet[14].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[15] <= Ahmet[15].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[16] <= Ahmet[16].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[17] <= Ahmet[17].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[18] <= Ahmet[18].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[19] <= Ahmet[19].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[20] <= Ahmet[20].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[21] <= Ahmet[21].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[22] <= Ahmet[22].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[23] <= Ahmet[23].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[24] <= Ahmet[24].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[25] <= Ahmet[25].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[26] <= Ahmet[26].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[27] <= Ahmet[27].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[28] <= Ahmet[28].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[29] <= Ahmet[29].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[30] <= Ahmet[30].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[31] <= Ahmet[31].andGate1.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Ahmet[0].andGate1.IN0
a[1] => Ahmet[1].andGate1.IN0
a[2] => Ahmet[2].andGate1.IN0
a[3] => Ahmet[3].andGate1.IN0
a[4] => Ahmet[4].andGate1.IN0
a[5] => Ahmet[5].andGate1.IN0
a[6] => Ahmet[6].andGate1.IN0
a[7] => Ahmet[7].andGate1.IN0
a[8] => Ahmet[8].andGate1.IN0
a[9] => Ahmet[9].andGate1.IN0
a[10] => Ahmet[10].andGate1.IN0
a[11] => Ahmet[11].andGate1.IN0
a[12] => Ahmet[12].andGate1.IN0
a[13] => Ahmet[13].andGate1.IN0
a[14] => Ahmet[14].andGate1.IN0
a[15] => Ahmet[15].andGate1.IN0
a[16] => Ahmet[16].andGate1.IN0
a[17] => Ahmet[17].andGate1.IN0
a[18] => Ahmet[18].andGate1.IN0
a[19] => Ahmet[19].andGate1.IN0
a[20] => Ahmet[20].andGate1.IN0
a[21] => Ahmet[21].andGate1.IN0
a[22] => Ahmet[22].andGate1.IN0
a[23] => Ahmet[23].andGate1.IN0
a[24] => Ahmet[24].andGate1.IN0
a[25] => Ahmet[25].andGate1.IN0
a[26] => Ahmet[26].andGate1.IN0
a[27] => Ahmet[27].andGate1.IN0
a[28] => Ahmet[28].andGate1.IN0
a[29] => Ahmet[29].andGate1.IN0
a[30] => Ahmet[30].andGate1.IN0
a[31] => Ahmet[31].andGate1.IN0
b[0] => Ahmet[0].andGate1.IN1
b[1] => Ahmet[1].andGate1.IN1
b[2] => Ahmet[2].andGate1.IN1
b[3] => Ahmet[3].andGate1.IN1
b[4] => Ahmet[4].andGate1.IN1
b[5] => Ahmet[5].andGate1.IN1
b[6] => Ahmet[6].andGate1.IN1
b[7] => Ahmet[7].andGate1.IN1
b[8] => Ahmet[8].andGate1.IN1
b[9] => Ahmet[9].andGate1.IN1
b[10] => Ahmet[10].andGate1.IN1
b[11] => Ahmet[11].andGate1.IN1
b[12] => Ahmet[12].andGate1.IN1
b[13] => Ahmet[13].andGate1.IN1
b[14] => Ahmet[14].andGate1.IN1
b[15] => Ahmet[15].andGate1.IN1
b[16] => Ahmet[16].andGate1.IN1
b[17] => Ahmet[17].andGate1.IN1
b[18] => Ahmet[18].andGate1.IN1
b[19] => Ahmet[19].andGate1.IN1
b[20] => Ahmet[20].andGate1.IN1
b[21] => Ahmet[21].andGate1.IN1
b[22] => Ahmet[22].andGate1.IN1
b[23] => Ahmet[23].andGate1.IN1
b[24] => Ahmet[24].andGate1.IN1
b[25] => Ahmet[25].andGate1.IN1
b[26] => Ahmet[26].andGate1.IN1
b[27] => Ahmet[27].andGate1.IN1
b[28] => Ahmet[28].andGate1.IN1
b[29] => Ahmet[29].andGate1.IN1
b[30] => Ahmet[30].andGate1.IN1
b[31] => Ahmet[31].andGate1.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5
S[0] <= _32bit_adder:subModule.port0
S[1] <= _32bit_adder:subModule.port0
S[2] <= _32bit_adder:subModule.port0
S[3] <= _32bit_adder:subModule.port0
S[4] <= _32bit_adder:subModule.port0
S[5] <= _32bit_adder:subModule.port0
S[6] <= _32bit_adder:subModule.port0
S[7] <= _32bit_adder:subModule.port0
S[8] <= _32bit_adder:subModule.port0
S[9] <= _32bit_adder:subModule.port0
S[10] <= _32bit_adder:subModule.port0
S[11] <= _32bit_adder:subModule.port0
S[12] <= _32bit_adder:subModule.port0
S[13] <= _32bit_adder:subModule.port0
S[14] <= _32bit_adder:subModule.port0
S[15] <= _32bit_adder:subModule.port0
S[16] <= _32bit_adder:subModule.port0
S[17] <= _32bit_adder:subModule.port0
S[18] <= _32bit_adder:subModule.port0
S[19] <= _32bit_adder:subModule.port0
S[20] <= _32bit_adder:subModule.port0
S[21] <= _32bit_adder:subModule.port0
S[22] <= _32bit_adder:subModule.port0
S[23] <= _32bit_adder:subModule.port0
S[24] <= _32bit_adder:subModule.port0
S[25] <= _32bit_adder:subModule.port0
S[26] <= _32bit_adder:subModule.port0
S[27] <= _32bit_adder:subModule.port0
S[28] <= _32bit_adder:subModule.port0
S[29] <= _32bit_adder:subModule.port0
S[30] <= _32bit_adder:subModule.port0
S[31] <= _32bit_adder:subModule.port0
C <= _32bit_adder:subModule.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => tempSub[0].IN1
B[1] => tempSub[1].IN1
B[2] => tempSub[2].IN1
B[3] => tempSub[3].IN1
B[4] => tempSub[4].IN1
B[5] => tempSub[5].IN1
B[6] => tempSub[6].IN1
B[7] => tempSub[7].IN1
B[8] => tempSub[8].IN1
B[9] => tempSub[9].IN1
B[10] => tempSub[10].IN1
B[11] => tempSub[11].IN1
B[12] => tempSub[12].IN1
B[13] => tempSub[13].IN1
B[14] => tempSub[14].IN1
B[15] => tempSub[15].IN1
B[16] => tempSub[16].IN1
B[17] => tempSub[17].IN1
B[18] => tempSub[18].IN1
B[19] => tempSub[19].IN1
B[20] => tempSub[20].IN1
B[21] => tempSub[21].IN1
B[22] => tempSub[22].IN1
B[23] => tempSub[23].IN1
B[24] => tempSub[24].IN1
B[25] => tempSub[25].IN1
B[26] => tempSub[26].IN1
B[27] => tempSub[27].IN1
B[28] => tempSub[28].IN1
B[29] => tempSub[29].IN1
B[30] => tempSub[30].IN1
B[31] => tempSub[31].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule
S[0] <= _4bit_adder:_4bit_adder0.port0
S[1] <= _4bit_adder:_4bit_adder0.port0
S[2] <= _4bit_adder:_4bit_adder0.port0
S[3] <= _4bit_adder:_4bit_adder0.port0
S[4] <= _4bit_adder:_4bit_adder1.port0
S[5] <= _4bit_adder:_4bit_adder1.port0
S[6] <= _4bit_adder:_4bit_adder1.port0
S[7] <= _4bit_adder:_4bit_adder1.port0
S[8] <= _4bit_adder:_4bit_adder2.port0
S[9] <= _4bit_adder:_4bit_adder2.port0
S[10] <= _4bit_adder:_4bit_adder2.port0
S[11] <= _4bit_adder:_4bit_adder2.port0
S[12] <= _4bit_adder:_4bit_adder4.port0
S[13] <= _4bit_adder:_4bit_adder4.port0
S[14] <= _4bit_adder:_4bit_adder4.port0
S[15] <= _4bit_adder:_4bit_adder4.port0
S[16] <= _4bit_adder:_4bit_adder5.port0
S[17] <= _4bit_adder:_4bit_adder5.port0
S[18] <= _4bit_adder:_4bit_adder5.port0
S[19] <= _4bit_adder:_4bit_adder5.port0
S[20] <= _4bit_adder:_4bit_adder6.port0
S[21] <= _4bit_adder:_4bit_adder6.port0
S[22] <= _4bit_adder:_4bit_adder6.port0
S[23] <= _4bit_adder:_4bit_adder6.port0
S[24] <= _4bit_adder:_4bit_adder7.port0
S[25] <= _4bit_adder:_4bit_adder7.port0
S[26] <= _4bit_adder:_4bit_adder7.port0
S[27] <= _4bit_adder:_4bit_adder7.port0
S[28] <= _4bit_adder:_4bit_adder8.port0
S[29] <= _4bit_adder:_4bit_adder8.port0
S[30] <= _4bit_adder:_4bit_adder8.port0
S[31] <= _4bit_adder:_4bit_adder8.port0
C <= _4bit_adder:_4bit_adder8.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_sub:g5|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_or:g7
answer[0] <= Ahmet[0].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[1] <= Ahmet[1].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[2] <= Ahmet[2].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[3] <= Ahmet[3].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[4] <= Ahmet[4].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[5] <= Ahmet[5].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[6] <= Ahmet[6].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[7] <= Ahmet[7].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[8] <= Ahmet[8].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[9] <= Ahmet[9].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[10] <= Ahmet[10].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[11] <= Ahmet[11].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[12] <= Ahmet[12].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[13] <= Ahmet[13].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[14] <= Ahmet[14].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[15] <= Ahmet[15].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[16] <= Ahmet[16].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[17] <= Ahmet[17].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[18] <= Ahmet[18].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[19] <= Ahmet[19].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[20] <= Ahmet[20].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[21] <= Ahmet[21].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[22] <= Ahmet[22].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[23] <= Ahmet[23].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[24] <= Ahmet[24].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[25] <= Ahmet[25].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[26] <= Ahmet[26].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[27] <= Ahmet[27].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[28] <= Ahmet[28].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[29] <= Ahmet[29].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[30] <= Ahmet[30].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[31] <= Ahmet[31].andGate1.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Ahmet[0].andGate1.IN0
a[1] => Ahmet[1].andGate1.IN0
a[2] => Ahmet[2].andGate1.IN0
a[3] => Ahmet[3].andGate1.IN0
a[4] => Ahmet[4].andGate1.IN0
a[5] => Ahmet[5].andGate1.IN0
a[6] => Ahmet[6].andGate1.IN0
a[7] => Ahmet[7].andGate1.IN0
a[8] => Ahmet[8].andGate1.IN0
a[9] => Ahmet[9].andGate1.IN0
a[10] => Ahmet[10].andGate1.IN0
a[11] => Ahmet[11].andGate1.IN0
a[12] => Ahmet[12].andGate1.IN0
a[13] => Ahmet[13].andGate1.IN0
a[14] => Ahmet[14].andGate1.IN0
a[15] => Ahmet[15].andGate1.IN0
a[16] => Ahmet[16].andGate1.IN0
a[17] => Ahmet[17].andGate1.IN0
a[18] => Ahmet[18].andGate1.IN0
a[19] => Ahmet[19].andGate1.IN0
a[20] => Ahmet[20].andGate1.IN0
a[21] => Ahmet[21].andGate1.IN0
a[22] => Ahmet[22].andGate1.IN0
a[23] => Ahmet[23].andGate1.IN0
a[24] => Ahmet[24].andGate1.IN0
a[25] => Ahmet[25].andGate1.IN0
a[26] => Ahmet[26].andGate1.IN0
a[27] => Ahmet[27].andGate1.IN0
a[28] => Ahmet[28].andGate1.IN0
a[29] => Ahmet[29].andGate1.IN0
a[30] => Ahmet[30].andGate1.IN0
a[31] => Ahmet[31].andGate1.IN0
b[0] => Ahmet[0].andGate1.IN1
b[1] => Ahmet[1].andGate1.IN1
b[2] => Ahmet[2].andGate1.IN1
b[3] => Ahmet[3].andGate1.IN1
b[4] => Ahmet[4].andGate1.IN1
b[5] => Ahmet[5].andGate1.IN1
b[6] => Ahmet[6].andGate1.IN1
b[7] => Ahmet[7].andGate1.IN1
b[8] => Ahmet[8].andGate1.IN1
b[9] => Ahmet[9].andGate1.IN1
b[10] => Ahmet[10].andGate1.IN1
b[11] => Ahmet[11].andGate1.IN1
b[12] => Ahmet[12].andGate1.IN1
b[13] => Ahmet[13].andGate1.IN1
b[14] => Ahmet[14].andGate1.IN1
b[15] => Ahmet[15].andGate1.IN1
b[16] => Ahmet[16].andGate1.IN1
b[17] => Ahmet[17].andGate1.IN1
b[18] => Ahmet[18].andGate1.IN1
b[19] => Ahmet[19].andGate1.IN1
b[20] => Ahmet[20].andGate1.IN1
b[21] => Ahmet[21].andGate1.IN1
b[22] => Ahmet[22].andGate1.IN1
b[23] => Ahmet[23].andGate1.IN1
b[24] => Ahmet[24].andGate1.IN1
b[25] => Ahmet[25].andGate1.IN1
b[26] => Ahmet[26].andGate1.IN1
b[27] => Ahmet[27].andGate1.IN1
b[28] => Ahmet[28].andGate1.IN1
b[29] => Ahmet[29].andGate1.IN1
b[30] => Ahmet[30].andGate1.IN1
b[31] => Ahmet[31].andGate1.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9
result[0] <= _32bit_sub:sltModule.port0
result[1] <= _32bit_sub:sltModule.port0
result[2] <= _32bit_sub:sltModule.port0
result[3] <= _32bit_sub:sltModule.port0
result[4] <= _32bit_sub:sltModule.port0
result[5] <= _32bit_sub:sltModule.port0
result[6] <= _32bit_sub:sltModule.port0
result[7] <= _32bit_sub:sltModule.port0
result[8] <= _32bit_sub:sltModule.port0
result[9] <= _32bit_sub:sltModule.port0
result[10] <= _32bit_sub:sltModule.port0
result[11] <= _32bit_sub:sltModule.port0
result[12] <= _32bit_sub:sltModule.port0
result[13] <= _32bit_sub:sltModule.port0
result[14] <= _32bit_sub:sltModule.port0
result[15] <= _32bit_sub:sltModule.port0
result[16] <= _32bit_sub:sltModule.port0
result[17] <= _32bit_sub:sltModule.port0
result[18] <= _32bit_sub:sltModule.port0
result[19] <= _32bit_sub:sltModule.port0
result[20] <= _32bit_sub:sltModule.port0
result[21] <= _32bit_sub:sltModule.port0
result[22] <= _32bit_sub:sltModule.port0
result[23] <= _32bit_sub:sltModule.port0
result[24] <= _32bit_sub:sltModule.port0
result[25] <= _32bit_sub:sltModule.port0
result[26] <= _32bit_sub:sltModule.port0
result[27] <= _32bit_sub:sltModule.port0
result[28] <= _32bit_sub:sltModule.port0
result[29] <= _32bit_sub:sltModule.port0
result[30] <= _32bit_sub:sltModule.port0
result[31] <= _32bit_sub:sltModule.port0
S[0] <= _32bit_sub:sltModule.port0
S[1] <= _32bit_sub:sltModule.port0
S[2] <= _32bit_sub:sltModule.port0
S[3] <= _32bit_sub:sltModule.port0
S[4] <= _32bit_sub:sltModule.port0
S[5] <= _32bit_sub:sltModule.port0
S[6] <= _32bit_sub:sltModule.port0
S[7] <= _32bit_sub:sltModule.port0
S[8] <= _32bit_sub:sltModule.port0
S[9] <= _32bit_sub:sltModule.port0
S[10] <= _32bit_sub:sltModule.port0
S[11] <= _32bit_sub:sltModule.port0
S[12] <= _32bit_sub:sltModule.port0
S[13] <= _32bit_sub:sltModule.port0
S[14] <= _32bit_sub:sltModule.port0
S[15] <= _32bit_sub:sltModule.port0
S[16] <= _32bit_sub:sltModule.port0
S[17] <= _32bit_sub:sltModule.port0
S[18] <= _32bit_sub:sltModule.port0
S[19] <= _32bit_sub:sltModule.port0
S[20] <= _32bit_sub:sltModule.port0
S[21] <= _32bit_sub:sltModule.port0
S[22] <= _32bit_sub:sltModule.port0
S[23] <= _32bit_sub:sltModule.port0
S[24] <= _32bit_sub:sltModule.port0
S[25] <= _32bit_sub:sltModule.port0
S[26] <= _32bit_sub:sltModule.port0
S[27] <= _32bit_sub:sltModule.port0
S[28] <= _32bit_sub:sltModule.port0
S[29] <= _32bit_sub:sltModule.port0
S[30] <= _32bit_sub:sltModule.port0
S[31] <= _32bit_sub:sltModule.port0
C => C.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule
S[0] <= _32bit_adder:subModule.port0
S[1] <= _32bit_adder:subModule.port0
S[2] <= _32bit_adder:subModule.port0
S[3] <= _32bit_adder:subModule.port0
S[4] <= _32bit_adder:subModule.port0
S[5] <= _32bit_adder:subModule.port0
S[6] <= _32bit_adder:subModule.port0
S[7] <= _32bit_adder:subModule.port0
S[8] <= _32bit_adder:subModule.port0
S[9] <= _32bit_adder:subModule.port0
S[10] <= _32bit_adder:subModule.port0
S[11] <= _32bit_adder:subModule.port0
S[12] <= _32bit_adder:subModule.port0
S[13] <= _32bit_adder:subModule.port0
S[14] <= _32bit_adder:subModule.port0
S[15] <= _32bit_adder:subModule.port0
S[16] <= _32bit_adder:subModule.port0
S[17] <= _32bit_adder:subModule.port0
S[18] <= _32bit_adder:subModule.port0
S[19] <= _32bit_adder:subModule.port0
S[20] <= _32bit_adder:subModule.port0
S[21] <= _32bit_adder:subModule.port0
S[22] <= _32bit_adder:subModule.port0
S[23] <= _32bit_adder:subModule.port0
S[24] <= _32bit_adder:subModule.port0
S[25] <= _32bit_adder:subModule.port0
S[26] <= _32bit_adder:subModule.port0
S[27] <= _32bit_adder:subModule.port0
S[28] <= _32bit_adder:subModule.port0
S[29] <= _32bit_adder:subModule.port0
S[30] <= _32bit_adder:subModule.port0
S[31] <= _32bit_adder:subModule.port0
C <= _32bit_adder:subModule.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => tempSub[0].IN1
B[1] => tempSub[1].IN1
B[2] => tempSub[2].IN1
B[3] => tempSub[3].IN1
B[4] => tempSub[4].IN1
B[5] => tempSub[5].IN1
B[6] => tempSub[6].IN1
B[7] => tempSub[7].IN1
B[8] => tempSub[8].IN1
B[9] => tempSub[9].IN1
B[10] => tempSub[10].IN1
B[11] => tempSub[11].IN1
B[12] => tempSub[12].IN1
B[13] => tempSub[13].IN1
B[14] => tempSub[14].IN1
B[15] => tempSub[15].IN1
B[16] => tempSub[16].IN1
B[17] => tempSub[17].IN1
B[18] => tempSub[18].IN1
B[19] => tempSub[19].IN1
B[20] => tempSub[20].IN1
B[21] => tempSub[21].IN1
B[22] => tempSub[22].IN1
B[23] => tempSub[23].IN1
B[24] => tempSub[24].IN1
B[25] => tempSub[25].IN1
B[26] => tempSub[26].IN1
B[27] => tempSub[27].IN1
B[28] => tempSub[28].IN1
B[29] => tempSub[29].IN1
B[30] => tempSub[30].IN1
B[31] => tempSub[31].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule
S[0] <= _4bit_adder:_4bit_adder0.port0
S[1] <= _4bit_adder:_4bit_adder0.port0
S[2] <= _4bit_adder:_4bit_adder0.port0
S[3] <= _4bit_adder:_4bit_adder0.port0
S[4] <= _4bit_adder:_4bit_adder1.port0
S[5] <= _4bit_adder:_4bit_adder1.port0
S[6] <= _4bit_adder:_4bit_adder1.port0
S[7] <= _4bit_adder:_4bit_adder1.port0
S[8] <= _4bit_adder:_4bit_adder2.port0
S[9] <= _4bit_adder:_4bit_adder2.port0
S[10] <= _4bit_adder:_4bit_adder2.port0
S[11] <= _4bit_adder:_4bit_adder2.port0
S[12] <= _4bit_adder:_4bit_adder4.port0
S[13] <= _4bit_adder:_4bit_adder4.port0
S[14] <= _4bit_adder:_4bit_adder4.port0
S[15] <= _4bit_adder:_4bit_adder4.port0
S[16] <= _4bit_adder:_4bit_adder5.port0
S[17] <= _4bit_adder:_4bit_adder5.port0
S[18] <= _4bit_adder:_4bit_adder5.port0
S[19] <= _4bit_adder:_4bit_adder5.port0
S[20] <= _4bit_adder:_4bit_adder6.port0
S[21] <= _4bit_adder:_4bit_adder6.port0
S[22] <= _4bit_adder:_4bit_adder6.port0
S[23] <= _4bit_adder:_4bit_adder6.port0
S[24] <= _4bit_adder:_4bit_adder7.port0
S[25] <= _4bit_adder:_4bit_adder7.port0
S[26] <= _4bit_adder:_4bit_adder7.port0
S[27] <= _4bit_adder:_4bit_adder7.port0
S[28] <= _4bit_adder:_4bit_adder8.port0
S[29] <= _4bit_adder:_4bit_adder8.port0
S[30] <= _4bit_adder:_4bit_adder8.port0
S[31] <= _4bit_adder:_4bit_adder8.port0
C <= _4bit_adder:_4bit_adder8.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder0|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder1|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder2|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder4|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder5|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder6|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder7|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
C <= full_adder:FA3.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C0 => C0.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA0|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA1|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA2|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA2|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:first_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9|_32bit_sub:sltModule|_32bit_adder:subModule|_4bit_adder:_4bit_adder8|full_adder:FA3|half_adder:second_sum
sum <= sum_of_digits.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_of_sum.DB_MAX_OUTPUT_PORT_TYPE
a => sum_of_digits.IN0
a => carry_of_sum.IN0
b => sum_of_digits.IN1
b => carry_of_sum.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_nor:g11
answer[0] <= Ahmet[0].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[1] <= Ahmet[1].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[2] <= Ahmet[2].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[3] <= Ahmet[3].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[4] <= Ahmet[4].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[5] <= Ahmet[5].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[6] <= Ahmet[6].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[7] <= Ahmet[7].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[8] <= Ahmet[8].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[9] <= Ahmet[9].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[10] <= Ahmet[10].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[11] <= Ahmet[11].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[12] <= Ahmet[12].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[13] <= Ahmet[13].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[14] <= Ahmet[14].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[15] <= Ahmet[15].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[16] <= Ahmet[16].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[17] <= Ahmet[17].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[18] <= Ahmet[18].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[19] <= Ahmet[19].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[20] <= Ahmet[20].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[21] <= Ahmet[21].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[22] <= Ahmet[22].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[23] <= Ahmet[23].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[24] <= Ahmet[24].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[25] <= Ahmet[25].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[26] <= Ahmet[26].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[27] <= Ahmet[27].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[28] <= Ahmet[28].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[29] <= Ahmet[29].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[30] <= Ahmet[30].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[31] <= Ahmet[31].andGate1.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Ahmet[0].andGate1.IN0
a[1] => Ahmet[1].andGate1.IN0
a[2] => Ahmet[2].andGate1.IN0
a[3] => Ahmet[3].andGate1.IN0
a[4] => Ahmet[4].andGate1.IN0
a[5] => Ahmet[5].andGate1.IN0
a[6] => Ahmet[6].andGate1.IN0
a[7] => Ahmet[7].andGate1.IN0
a[8] => Ahmet[8].andGate1.IN0
a[9] => Ahmet[9].andGate1.IN0
a[10] => Ahmet[10].andGate1.IN0
a[11] => Ahmet[11].andGate1.IN0
a[12] => Ahmet[12].andGate1.IN0
a[13] => Ahmet[13].andGate1.IN0
a[14] => Ahmet[14].andGate1.IN0
a[15] => Ahmet[15].andGate1.IN0
a[16] => Ahmet[16].andGate1.IN0
a[17] => Ahmet[17].andGate1.IN0
a[18] => Ahmet[18].andGate1.IN0
a[19] => Ahmet[19].andGate1.IN0
a[20] => Ahmet[20].andGate1.IN0
a[21] => Ahmet[21].andGate1.IN0
a[22] => Ahmet[22].andGate1.IN0
a[23] => Ahmet[23].andGate1.IN0
a[24] => Ahmet[24].andGate1.IN0
a[25] => Ahmet[25].andGate1.IN0
a[26] => Ahmet[26].andGate1.IN0
a[27] => Ahmet[27].andGate1.IN0
a[28] => Ahmet[28].andGate1.IN0
a[29] => Ahmet[29].andGate1.IN0
a[30] => Ahmet[30].andGate1.IN0
a[31] => Ahmet[31].andGate1.IN0
b[0] => Ahmet[0].andGate1.IN1
b[1] => Ahmet[1].andGate1.IN1
b[2] => Ahmet[2].andGate1.IN1
b[3] => Ahmet[3].andGate1.IN1
b[4] => Ahmet[4].andGate1.IN1
b[5] => Ahmet[5].andGate1.IN1
b[6] => Ahmet[6].andGate1.IN1
b[7] => Ahmet[7].andGate1.IN1
b[8] => Ahmet[8].andGate1.IN1
b[9] => Ahmet[9].andGate1.IN1
b[10] => Ahmet[10].andGate1.IN1
b[11] => Ahmet[11].andGate1.IN1
b[12] => Ahmet[12].andGate1.IN1
b[13] => Ahmet[13].andGate1.IN1
b[14] => Ahmet[14].andGate1.IN1
b[15] => Ahmet[15].andGate1.IN1
b[16] => Ahmet[16].andGate1.IN1
b[17] => Ahmet[17].andGate1.IN1
b[18] => Ahmet[18].andGate1.IN1
b[19] => Ahmet[19].andGate1.IN1
b[20] => Ahmet[20].andGate1.IN1
b[21] => Ahmet[21].andGate1.IN1
b[22] => Ahmet[22].andGate1.IN1
b[23] => Ahmet[23].andGate1.IN1
b[24] => Ahmet[24].andGate1.IN1
b[25] => Ahmet[25].andGate1.IN1
b[26] => Ahmet[26].andGate1.IN1
b[27] => Ahmet[27].andGate1.IN1
b[28] => Ahmet[28].andGate1.IN1
b[29] => Ahmet[29].andGate1.IN1
b[30] => Ahmet[30].andGate1.IN1
b[31] => Ahmet[31].andGate1.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_and:g13
answer[0] <= Ahmet[0].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[1] <= Ahmet[1].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[2] <= Ahmet[2].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[3] <= Ahmet[3].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[4] <= Ahmet[4].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[5] <= Ahmet[5].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[6] <= Ahmet[6].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[7] <= Ahmet[7].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[8] <= Ahmet[8].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[9] <= Ahmet[9].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[10] <= Ahmet[10].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[11] <= Ahmet[11].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[12] <= Ahmet[12].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[13] <= Ahmet[13].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[14] <= Ahmet[14].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[15] <= Ahmet[15].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[16] <= Ahmet[16].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[17] <= Ahmet[17].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[18] <= Ahmet[18].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[19] <= Ahmet[19].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[20] <= Ahmet[20].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[21] <= Ahmet[21].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[22] <= Ahmet[22].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[23] <= Ahmet[23].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[24] <= Ahmet[24].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[25] <= Ahmet[25].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[26] <= Ahmet[26].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[27] <= Ahmet[27].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[28] <= Ahmet[28].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[29] <= Ahmet[29].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[30] <= Ahmet[30].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[31] <= Ahmet[31].andGate1.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Ahmet[0].andGate1.IN0
a[1] => Ahmet[1].andGate1.IN0
a[2] => Ahmet[2].andGate1.IN0
a[3] => Ahmet[3].andGate1.IN0
a[4] => Ahmet[4].andGate1.IN0
a[5] => Ahmet[5].andGate1.IN0
a[6] => Ahmet[6].andGate1.IN0
a[7] => Ahmet[7].andGate1.IN0
a[8] => Ahmet[8].andGate1.IN0
a[9] => Ahmet[9].andGate1.IN0
a[10] => Ahmet[10].andGate1.IN0
a[11] => Ahmet[11].andGate1.IN0
a[12] => Ahmet[12].andGate1.IN0
a[13] => Ahmet[13].andGate1.IN0
a[14] => Ahmet[14].andGate1.IN0
a[15] => Ahmet[15].andGate1.IN0
a[16] => Ahmet[16].andGate1.IN0
a[17] => Ahmet[17].andGate1.IN0
a[18] => Ahmet[18].andGate1.IN0
a[19] => Ahmet[19].andGate1.IN0
a[20] => Ahmet[20].andGate1.IN0
a[21] => Ahmet[21].andGate1.IN0
a[22] => Ahmet[22].andGate1.IN0
a[23] => Ahmet[23].andGate1.IN0
a[24] => Ahmet[24].andGate1.IN0
a[25] => Ahmet[25].andGate1.IN0
a[26] => Ahmet[26].andGate1.IN0
a[27] => Ahmet[27].andGate1.IN0
a[28] => Ahmet[28].andGate1.IN0
a[29] => Ahmet[29].andGate1.IN0
a[30] => Ahmet[30].andGate1.IN0
a[31] => Ahmet[31].andGate1.IN0
b[0] => Ahmet[0].andGate1.IN1
b[1] => Ahmet[1].andGate1.IN1
b[2] => Ahmet[2].andGate1.IN1
b[3] => Ahmet[3].andGate1.IN1
b[4] => Ahmet[4].andGate1.IN1
b[5] => Ahmet[5].andGate1.IN1
b[6] => Ahmet[6].andGate1.IN1
b[7] => Ahmet[7].andGate1.IN1
b[8] => Ahmet[8].andGate1.IN1
b[9] => Ahmet[9].andGate1.IN1
b[10] => Ahmet[10].andGate1.IN1
b[11] => Ahmet[11].andGate1.IN1
b[12] => Ahmet[12].andGate1.IN1
b[13] => Ahmet[13].andGate1.IN1
b[14] => Ahmet[14].andGate1.IN1
b[15] => Ahmet[15].andGate1.IN1
b[16] => Ahmet[16].andGate1.IN1
b[17] => Ahmet[17].andGate1.IN1
b[18] => Ahmet[18].andGate1.IN1
b[19] => Ahmet[19].andGate1.IN1
b[20] => Ahmet[20].andGate1.IN1
b[21] => Ahmet[21].andGate1.IN1
b[22] => Ahmet[22].andGate1.IN1
b[23] => Ahmet[23].andGate1.IN1
b[24] => Ahmet[24].andGate1.IN1
b[25] => Ahmet[25].andGate1.IN1
b[26] => Ahmet[26].andGate1.IN1
b[27] => Ahmet[27].andGate1.IN1
b[28] => Ahmet[28].andGate1.IN1
b[29] => Ahmet[29].andGate1.IN1
b[30] => Ahmet[30].andGate1.IN1
b[31] => Ahmet[31].andGate1.IN1


|MiniMIPS|_8x3mux:ALU|_32bit_or:g15
answer[0] <= Ahmet[0].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[1] <= Ahmet[1].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[2] <= Ahmet[2].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[3] <= Ahmet[3].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[4] <= Ahmet[4].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[5] <= Ahmet[5].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[6] <= Ahmet[6].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[7] <= Ahmet[7].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[8] <= Ahmet[8].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[9] <= Ahmet[9].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[10] <= Ahmet[10].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[11] <= Ahmet[11].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[12] <= Ahmet[12].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[13] <= Ahmet[13].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[14] <= Ahmet[14].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[15] <= Ahmet[15].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[16] <= Ahmet[16].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[17] <= Ahmet[17].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[18] <= Ahmet[18].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[19] <= Ahmet[19].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[20] <= Ahmet[20].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[21] <= Ahmet[21].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[22] <= Ahmet[22].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[23] <= Ahmet[23].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[24] <= Ahmet[24].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[25] <= Ahmet[25].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[26] <= Ahmet[26].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[27] <= Ahmet[27].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[28] <= Ahmet[28].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[29] <= Ahmet[29].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[30] <= Ahmet[30].andGate1.DB_MAX_OUTPUT_PORT_TYPE
answer[31] <= Ahmet[31].andGate1.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Ahmet[0].andGate1.IN0
a[1] => Ahmet[1].andGate1.IN0
a[2] => Ahmet[2].andGate1.IN0
a[3] => Ahmet[3].andGate1.IN0
a[4] => Ahmet[4].andGate1.IN0
a[5] => Ahmet[5].andGate1.IN0
a[6] => Ahmet[6].andGate1.IN0
a[7] => Ahmet[7].andGate1.IN0
a[8] => Ahmet[8].andGate1.IN0
a[9] => Ahmet[9].andGate1.IN0
a[10] => Ahmet[10].andGate1.IN0
a[11] => Ahmet[11].andGate1.IN0
a[12] => Ahmet[12].andGate1.IN0
a[13] => Ahmet[13].andGate1.IN0
a[14] => Ahmet[14].andGate1.IN0
a[15] => Ahmet[15].andGate1.IN0
a[16] => Ahmet[16].andGate1.IN0
a[17] => Ahmet[17].andGate1.IN0
a[18] => Ahmet[18].andGate1.IN0
a[19] => Ahmet[19].andGate1.IN0
a[20] => Ahmet[20].andGate1.IN0
a[21] => Ahmet[21].andGate1.IN0
a[22] => Ahmet[22].andGate1.IN0
a[23] => Ahmet[23].andGate1.IN0
a[24] => Ahmet[24].andGate1.IN0
a[25] => Ahmet[25].andGate1.IN0
a[26] => Ahmet[26].andGate1.IN0
a[27] => Ahmet[27].andGate1.IN0
a[28] => Ahmet[28].andGate1.IN0
a[29] => Ahmet[29].andGate1.IN0
a[30] => Ahmet[30].andGate1.IN0
a[31] => Ahmet[31].andGate1.IN0
b[0] => Ahmet[0].andGate1.IN1
b[1] => Ahmet[1].andGate1.IN1
b[2] => Ahmet[2].andGate1.IN1
b[3] => Ahmet[3].andGate1.IN1
b[4] => Ahmet[4].andGate1.IN1
b[5] => Ahmet[5].andGate1.IN1
b[6] => Ahmet[6].andGate1.IN1
b[7] => Ahmet[7].andGate1.IN1
b[8] => Ahmet[8].andGate1.IN1
b[9] => Ahmet[9].andGate1.IN1
b[10] => Ahmet[10].andGate1.IN1
b[11] => Ahmet[11].andGate1.IN1
b[12] => Ahmet[12].andGate1.IN1
b[13] => Ahmet[13].andGate1.IN1
b[14] => Ahmet[14].andGate1.IN1
b[15] => Ahmet[15].andGate1.IN1
b[16] => Ahmet[16].andGate1.IN1
b[17] => Ahmet[17].andGate1.IN1
b[18] => Ahmet[18].andGate1.IN1
b[19] => Ahmet[19].andGate1.IN1
b[20] => Ahmet[20].andGate1.IN1
b[21] => Ahmet[21].andGate1.IN1
b[22] => Ahmet[22].andGate1.IN1
b[23] => Ahmet[23].andGate1.IN1
b[24] => Ahmet[24].andGate1.IN1
b[25] => Ahmet[25].andGate1.IN1
b[26] => Ahmet[26].andGate1.IN1
b[27] => Ahmet[27].andGate1.IN1
b[28] => Ahmet[28].andGate1.IN1
b[29] => Ahmet[29].andGate1.IN1
b[30] => Ahmet[30].andGate1.IN1
b[31] => Ahmet[31].andGate1.IN1


|MiniMIPS|data_memory:data_memory
clk => data_mem.we_a.CLK
clk => data_mem.waddr_a[7].CLK
clk => data_mem.waddr_a[6].CLK
clk => data_mem.waddr_a[5].CLK
clk => data_mem.waddr_a[4].CLK
clk => data_mem.waddr_a[3].CLK
clk => data_mem.waddr_a[2].CLK
clk => data_mem.waddr_a[1].CLK
clk => data_mem.waddr_a[0].CLK
clk => data_mem.data_a[31].CLK
clk => data_mem.data_a[30].CLK
clk => data_mem.data_a[29].CLK
clk => data_mem.data_a[28].CLK
clk => data_mem.data_a[27].CLK
clk => data_mem.data_a[26].CLK
clk => data_mem.data_a[25].CLK
clk => data_mem.data_a[24].CLK
clk => data_mem.data_a[23].CLK
clk => data_mem.data_a[22].CLK
clk => data_mem.data_a[21].CLK
clk => data_mem.data_a[20].CLK
clk => data_mem.data_a[19].CLK
clk => data_mem.data_a[18].CLK
clk => data_mem.data_a[17].CLK
clk => data_mem.data_a[16].CLK
clk => data_mem.data_a[15].CLK
clk => data_mem.data_a[14].CLK
clk => data_mem.data_a[13].CLK
clk => data_mem.data_a[12].CLK
clk => data_mem.data_a[11].CLK
clk => data_mem.data_a[10].CLK
clk => data_mem.data_a[9].CLK
clk => data_mem.data_a[8].CLK
clk => data_mem.data_a[7].CLK
clk => data_mem.data_a[6].CLK
clk => data_mem.data_a[5].CLK
clk => data_mem.data_a[4].CLK
clk => data_mem.data_a[3].CLK
clk => data_mem.data_a[2].CLK
clk => data_mem.data_a[1].CLK
clk => data_mem.data_a[0].CLK
clk => read_data[0]~reg0.CLK
clk => read_data[1]~reg0.CLK
clk => read_data[2]~reg0.CLK
clk => read_data[3]~reg0.CLK
clk => read_data[4]~reg0.CLK
clk => read_data[5]~reg0.CLK
clk => read_data[6]~reg0.CLK
clk => read_data[7]~reg0.CLK
clk => read_data[8]~reg0.CLK
clk => read_data[9]~reg0.CLK
clk => read_data[10]~reg0.CLK
clk => read_data[11]~reg0.CLK
clk => read_data[12]~reg0.CLK
clk => read_data[13]~reg0.CLK
clk => read_data[14]~reg0.CLK
clk => read_data[15]~reg0.CLK
clk => read_data[16]~reg0.CLK
clk => read_data[17]~reg0.CLK
clk => read_data[18]~reg0.CLK
clk => read_data[19]~reg0.CLK
clk => read_data[20]~reg0.CLK
clk => read_data[21]~reg0.CLK
clk => read_data[22]~reg0.CLK
clk => read_data[23]~reg0.CLK
clk => read_data[24]~reg0.CLK
clk => read_data[25]~reg0.CLK
clk => read_data[26]~reg0.CLK
clk => read_data[27]~reg0.CLK
clk => read_data[28]~reg0.CLK
clk => read_data[29]~reg0.CLK
clk => read_data[30]~reg0.CLK
clk => read_data[31]~reg0.CLK
clk => data_mem.CLK0
address[0] => data_mem.waddr_a[0].DATAIN
address[0] => data_mem.WADDR
address[0] => data_mem.RADDR
address[1] => data_mem.waddr_a[1].DATAIN
address[1] => data_mem.WADDR1
address[1] => data_mem.RADDR1
address[2] => data_mem.waddr_a[2].DATAIN
address[2] => data_mem.WADDR2
address[2] => data_mem.RADDR2
address[3] => data_mem.waddr_a[3].DATAIN
address[3] => data_mem.WADDR3
address[3] => data_mem.RADDR3
address[4] => data_mem.waddr_a[4].DATAIN
address[4] => data_mem.WADDR4
address[4] => data_mem.RADDR4
address[5] => data_mem.waddr_a[5].DATAIN
address[5] => data_mem.WADDR5
address[5] => data_mem.RADDR5
address[6] => data_mem.waddr_a[6].DATAIN
address[6] => data_mem.WADDR6
address[6] => data_mem.RADDR6
address[7] => data_mem.waddr_a[7].DATAIN
address[7] => data_mem.WADDR7
address[7] => data_mem.RADDR7
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
write_data[0] => data_mem.data_a[0].DATAIN
write_data[0] => data_mem.DATAIN
write_data[1] => data_mem.data_a[1].DATAIN
write_data[1] => data_mem.DATAIN1
write_data[2] => data_mem.data_a[2].DATAIN
write_data[2] => data_mem.DATAIN2
write_data[3] => data_mem.data_a[3].DATAIN
write_data[3] => data_mem.DATAIN3
write_data[4] => data_mem.data_a[4].DATAIN
write_data[4] => data_mem.DATAIN4
write_data[5] => data_mem.data_a[5].DATAIN
write_data[5] => data_mem.DATAIN5
write_data[6] => data_mem.data_a[6].DATAIN
write_data[6] => data_mem.DATAIN6
write_data[7] => data_mem.data_a[7].DATAIN
write_data[7] => data_mem.DATAIN7
write_data[8] => data_mem.data_a[8].DATAIN
write_data[8] => data_mem.DATAIN8
write_data[9] => data_mem.data_a[9].DATAIN
write_data[9] => data_mem.DATAIN9
write_data[10] => data_mem.data_a[10].DATAIN
write_data[10] => data_mem.DATAIN10
write_data[11] => data_mem.data_a[11].DATAIN
write_data[11] => data_mem.DATAIN11
write_data[12] => data_mem.data_a[12].DATAIN
write_data[12] => data_mem.DATAIN12
write_data[13] => data_mem.data_a[13].DATAIN
write_data[13] => data_mem.DATAIN13
write_data[14] => data_mem.data_a[14].DATAIN
write_data[14] => data_mem.DATAIN14
write_data[15] => data_mem.data_a[15].DATAIN
write_data[15] => data_mem.DATAIN15
write_data[16] => data_mem.data_a[16].DATAIN
write_data[16] => data_mem.DATAIN16
write_data[17] => data_mem.data_a[17].DATAIN
write_data[17] => data_mem.DATAIN17
write_data[18] => data_mem.data_a[18].DATAIN
write_data[18] => data_mem.DATAIN18
write_data[19] => data_mem.data_a[19].DATAIN
write_data[19] => data_mem.DATAIN19
write_data[20] => data_mem.data_a[20].DATAIN
write_data[20] => data_mem.DATAIN20
write_data[21] => data_mem.data_a[21].DATAIN
write_data[21] => data_mem.DATAIN21
write_data[22] => data_mem.data_a[22].DATAIN
write_data[22] => data_mem.DATAIN22
write_data[23] => data_mem.data_a[23].DATAIN
write_data[23] => data_mem.DATAIN23
write_data[24] => data_mem.data_a[24].DATAIN
write_data[24] => data_mem.DATAIN24
write_data[25] => data_mem.data_a[25].DATAIN
write_data[25] => data_mem.DATAIN25
write_data[26] => data_mem.data_a[26].DATAIN
write_data[26] => data_mem.DATAIN26
write_data[27] => data_mem.data_a[27].DATAIN
write_data[27] => data_mem.DATAIN27
write_data[28] => data_mem.data_a[28].DATAIN
write_data[28] => data_mem.DATAIN28
write_data[29] => data_mem.data_a[29].DATAIN
write_data[29] => data_mem.DATAIN29
write_data[30] => data_mem.data_a[30].DATAIN
write_data[30] => data_mem.DATAIN30
write_data[31] => data_mem.data_a[31].DATAIN
write_data[31] => data_mem.DATAIN31
mem_read => read_data[0]~reg0.ENA
mem_read => read_data[1]~reg0.ENA
mem_read => read_data[2]~reg0.ENA
mem_read => read_data[3]~reg0.ENA
mem_read => read_data[4]~reg0.ENA
mem_read => read_data[5]~reg0.ENA
mem_read => read_data[6]~reg0.ENA
mem_read => read_data[7]~reg0.ENA
mem_read => read_data[8]~reg0.ENA
mem_read => read_data[9]~reg0.ENA
mem_read => read_data[10]~reg0.ENA
mem_read => read_data[11]~reg0.ENA
mem_read => read_data[12]~reg0.ENA
mem_read => read_data[13]~reg0.ENA
mem_read => read_data[14]~reg0.ENA
mem_read => read_data[15]~reg0.ENA
mem_read => read_data[16]~reg0.ENA
mem_read => read_data[17]~reg0.ENA
mem_read => read_data[18]~reg0.ENA
mem_read => read_data[19]~reg0.ENA
mem_read => read_data[20]~reg0.ENA
mem_read => read_data[21]~reg0.ENA
mem_read => read_data[22]~reg0.ENA
mem_read => read_data[23]~reg0.ENA
mem_read => read_data[24]~reg0.ENA
mem_read => read_data[25]~reg0.ENA
mem_read => read_data[26]~reg0.ENA
mem_read => read_data[27]~reg0.ENA
mem_read => read_data[28]~reg0.ENA
mem_read => read_data[29]~reg0.ENA
mem_read => read_data[30]~reg0.ENA
mem_read => read_data[31]~reg0.ENA
mem_write => data_mem.we_a.DATAIN
mem_write => data_mem.WE
read_data[0] <= read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|mux_2X1_32bit:mux6
y[0] <= mux_2X1:bit0.port0
y[1] <= mux_2X1:bit1.port0
y[2] <= mux_2X1:bit2.port0
y[3] <= mux_2X1:bit3.port0
y[4] <= mux_2X1:bit4.port0
y[5] <= mux_2X1:bit5.port0
y[6] <= mux_2X1:bit6.port0
y[7] <= mux_2X1:bit7.port0
y[8] <= mux_2X1:bit8.port0
y[9] <= mux_2X1:bit9.port0
y[10] <= mux_2X1:bit10.port0
y[11] <= mux_2X1:bit11.port0
y[12] <= mux_2X1:bit12.port0
y[13] <= mux_2X1:bit13.port0
y[14] <= mux_2X1:bit14.port0
y[15] <= mux_2X1:bit15.port0
y[16] <= mux_2X1:bit16.port0
y[17] <= mux_2X1:bit17.port0
y[18] <= mux_2X1:bit18.port0
y[19] <= mux_2X1:bit19.port0
y[20] <= mux_2X1:bit20.port0
y[21] <= mux_2X1:bit21.port0
y[22] <= mux_2X1:bit22.port0
y[23] <= mux_2X1:bit23.port0
y[24] <= mux_2X1:bit24.port0
y[25] <= mux_2X1:bit25.port0
y[26] <= mux_2X1:bit26.port0
y[27] <= mux_2X1:bit27.port0
y[28] <= mux_2X1:bit28.port0
y[29] <= mux_2X1:bit29.port0
y[30] <= mux_2X1:bit30.port0
y[31] <= mux_2X1:bit31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s => s.IN32


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit0
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit1
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit2
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit3
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit4
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit5
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit6
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit7
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit8
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit9
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit10
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit11
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit12
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit13
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit14
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit15
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit16
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit17
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit18
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit19
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit20
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit21
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit22
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit23
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit24
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit25
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit26
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit27
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit28
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit29
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit30
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


|MiniMIPS|mux_2X1_32bit:mux6|mux_2X1:bit31
y <= mux_result.DB_MAX_OUTPUT_PORT_TYPE
a => a_and_s.IN0
b => b_and_s_not.IN0
s => a_and_s.IN1
s => b_and_s_not.IN1


