; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_11(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 10, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = and i32 %12, 127, !dbg !12
  %14 = or disjoint i32 %13, 128, !dbg !12
  %15 = or disjoint i32 %13, 256, !dbg !12
  %16 = or disjoint i32 %13, 384, !dbg !12
  %17 = or disjoint i32 %13, 512, !dbg !12
  %18 = or disjoint i32 %13, 640, !dbg !12
  %19 = or disjoint i32 %13, 768, !dbg !12
  %20 = or disjoint i32 %13, 896, !dbg !12
  %21 = or disjoint i32 %11, %13, !dbg !13
  %22 = or disjoint i32 %11, %14, !dbg !13
  %23 = or disjoint i32 %11, %15, !dbg !13
  %24 = or disjoint i32 %11, %16, !dbg !13
  %25 = or disjoint i32 %11, %17, !dbg !13
  %26 = or disjoint i32 %11, %18, !dbg !13
  %27 = or disjoint i32 %11, %19, !dbg !13
  %28 = or disjoint i32 %11, %20, !dbg !13
  %29 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %30 = icmp slt i32 %29, 256, !dbg !15
  %31 = shl i32 %21, 8, !dbg !16
  %32 = shl i32 %22, 8, !dbg !16
  %33 = shl i32 %23, 8, !dbg !16
  %34 = shl i32 %24, 8, !dbg !16
  %35 = shl i32 %25, 8, !dbg !16
  %36 = shl i32 %26, 8, !dbg !16
  %37 = shl i32 %27, 8, !dbg !16
  %38 = shl i32 %28, 8, !dbg !16
  %39 = add i32 %31, %29, !dbg !17
  %40 = add i32 %32, %29, !dbg !17
  %41 = add i32 %33, %29, !dbg !17
  %42 = add i32 %34, %29, !dbg !17
  %43 = add i32 %35, %29, !dbg !17
  %44 = add i32 %36, %29, !dbg !17
  %45 = add i32 %37, %29, !dbg !17
  %46 = add i32 %38, %29, !dbg !17
  %47 = sext i32 %39 to i64, !dbg !18
  %48 = getelementptr float, ptr addrspace(1) %0, i64 %47, !dbg !18
  %49 = sext i32 %40 to i64, !dbg !18
  %50 = getelementptr float, ptr addrspace(1) %0, i64 %49, !dbg !18
  %51 = sext i32 %41 to i64, !dbg !18
  %52 = getelementptr float, ptr addrspace(1) %0, i64 %51, !dbg !18
  %53 = sext i32 %42 to i64, !dbg !18
  %54 = getelementptr float, ptr addrspace(1) %0, i64 %53, !dbg !18
  %55 = sext i32 %43 to i64, !dbg !18
  %56 = getelementptr float, ptr addrspace(1) %0, i64 %55, !dbg !18
  %57 = sext i32 %44 to i64, !dbg !18
  %58 = getelementptr float, ptr addrspace(1) %0, i64 %57, !dbg !18
  %59 = sext i32 %45 to i64, !dbg !18
  %60 = getelementptr float, ptr addrspace(1) %0, i64 %59, !dbg !18
  %61 = sext i32 %46 to i64, !dbg !18
  %62 = getelementptr float, ptr addrspace(1) %0, i64 %61, !dbg !18
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 %30) #4, !dbg !19
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 %30) #4, !dbg !19
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %52, i1 %30) #4, !dbg !19
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %54, i1 %30) #4, !dbg !19
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %30) #4, !dbg !19
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %30) #4, !dbg !19
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %60, i1 %30) #4, !dbg !19
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %62, i1 %30) #4, !dbg !19
  %71 = getelementptr float, ptr addrspace(1) %1, i64 %47, !dbg !20
  %72 = getelementptr float, ptr addrspace(1) %1, i64 %49, !dbg !20
  %73 = getelementptr float, ptr addrspace(1) %1, i64 %51, !dbg !20
  %74 = getelementptr float, ptr addrspace(1) %1, i64 %53, !dbg !20
  %75 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !20
  %76 = getelementptr float, ptr addrspace(1) %1, i64 %57, !dbg !20
  %77 = getelementptr float, ptr addrspace(1) %1, i64 %59, !dbg !20
  %78 = getelementptr float, ptr addrspace(1) %1, i64 %61, !dbg !20
  %79 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %71, i1 %30) #4, !dbg !21
  %80 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %72, i1 %30) #4, !dbg !21
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %73, i1 %30) #4, !dbg !21
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 %30) #4, !dbg !21
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %30) #4, !dbg !21
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %76, i1 %30) #4, !dbg !21
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 %30) #4, !dbg !21
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 %30) #4, !dbg !21
  %87 = sext i32 %29 to i64, !dbg !22
  %88 = getelementptr float, ptr addrspace(1) %2, i64 %87, !dbg !22
  %89 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %88, i1 %30) #4, !dbg !23
  %90 = getelementptr float, ptr addrspace(1) %3, i64 %87, !dbg !24
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %90, i1 %30) #4, !dbg !25
  %92 = bitcast i32 %91 to float, !dbg !25
  %93 = getelementptr float, ptr addrspace(1) %4, i64 %87, !dbg !26
  %94 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %93, i1 %30) #4, !dbg !27
  %95 = getelementptr float, ptr addrspace(1) %5, i64 %87, !dbg !28
  %96 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %95, i1 %30) #4, !dbg !29
  %97 = fadd float %92, 0x3EE4F8B580000000, !dbg !30
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i = icmp eq i32 %98, 0, !dbg !31
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i = icmp eq i32 %99, 0, !dbg !31
  br i1 %.not.i, label %105, label %100, !dbg !31

100:                                              ; preds = %9
  br i1 %.not1.i, label %103, label %101, !dbg !31

101:                                              ; preds = %100
  %102 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %97) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

103:                                              ; preds = %100
  %104 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %97) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

105:                                              ; preds = %9
  br i1 %.not1.i, label %108, label %106, !dbg !31

106:                                              ; preds = %105
  %107 = tail call float @llvm.nvvm.sqrt.rn.f(float %97) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

108:                                              ; preds = %105
  %109 = tail call float @llvm.nvvm.sqrt.approx.f(float %97) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

__nv_sqrtf.exit:                                  ; preds = %101, %103, %106, %108
  %.0.i = phi float [ %102, %101 ], [ %104, %103 ], [ %107, %106 ], [ %109, %108 ], !dbg !31
  %110 = bitcast i32 %86 to float, !dbg !21
  %111 = bitcast i32 %89 to float, !dbg !23
  %112 = fsub float %110, %111, !dbg !32
  %113 = bitcast i32 %85 to float, !dbg !21
  %114 = fsub float %113, %111, !dbg !32
  %115 = bitcast i32 %84 to float, !dbg !21
  %116 = fsub float %115, %111, !dbg !32
  %117 = bitcast i32 %83 to float, !dbg !21
  %118 = fsub float %117, %111, !dbg !32
  %119 = bitcast i32 %82 to float, !dbg !21
  %120 = fsub float %119, %111, !dbg !32
  %121 = bitcast i32 %81 to float, !dbg !21
  %122 = fsub float %121, %111, !dbg !32
  %123 = bitcast i32 %80 to float, !dbg !21
  %124 = fsub float %123, %111, !dbg !32
  %125 = bitcast i32 %79 to float, !dbg !21
  %126 = fsub float %125, %111, !dbg !32
  %127 = bitcast i32 %96 to float, !dbg !29
  %128 = bitcast i32 %94 to float, !dbg !27
  %129 = bitcast i32 %70 to float, !dbg !19
  %130 = bitcast i32 %69 to float, !dbg !19
  %131 = bitcast i32 %68 to float, !dbg !19
  %132 = bitcast i32 %67 to float, !dbg !19
  %133 = bitcast i32 %66 to float, !dbg !19
  %134 = bitcast i32 %65 to float, !dbg !19
  %135 = bitcast i32 %64 to float, !dbg !19
  %136 = bitcast i32 %63 to float, !dbg !19
  %137 = shl i32 %12, 2, !dbg !12
  %138 = and i32 %137, 508, !dbg !12
  %139 = or disjoint i32 %138, %11, !dbg !13
  %140 = or disjoint i32 %139, 512, !dbg !13
  %141 = sdiv i32 %140, 256, !dbg !33
  %.frozen = freeze i32 %139, !dbg !33
  %142 = sdiv i32 %.frozen, 256, !dbg !33
  %143 = mul i32 %142, 256, !dbg !34
  %.decomposed = sub i32 %.frozen, %143, !dbg !34
  %144 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !35
  %145 = fmul float %126, %144, !dbg !36
  %146 = fmul float %124, %144, !dbg !36
  %147 = fmul float %122, %144, !dbg !36
  %148 = fmul float %120, %144, !dbg !36
  %149 = fmul float %118, %144, !dbg !36
  %150 = fmul float %116, %144, !dbg !36
  %151 = fmul float %114, %144, !dbg !36
  %152 = fmul float %112, %144, !dbg !36
  %153 = fmul float %145, %128, !dbg !37
  %154 = fmul float %146, %128, !dbg !37
  %155 = fmul float %147, %128, !dbg !37
  %156 = fmul float %148, %128, !dbg !37
  %157 = fmul float %149, %128, !dbg !37
  %158 = fmul float %150, %128, !dbg !37
  %159 = fmul float %151, %128, !dbg !37
  %160 = fmul float %152, %128, !dbg !37
  %161 = fadd float %153, %127, !dbg !38
  %162 = fadd float %154, %127, !dbg !38
  %163 = fadd float %155, %127, !dbg !38
  %164 = fadd float %156, %127, !dbg !38
  %165 = fadd float %157, %127, !dbg !38
  %166 = fadd float %158, %127, !dbg !38
  %167 = fadd float %159, %127, !dbg !38
  %168 = fadd float %160, %127, !dbg !38
  %169 = fadd float %161, %136, !dbg !39
  %170 = fadd float %162, %135, !dbg !39
  %171 = fadd float %163, %134, !dbg !39
  %172 = fadd float %164, %133, !dbg !39
  %173 = fadd float %165, %132, !dbg !39
  %174 = fadd float %166, %131, !dbg !39
  %175 = fadd float %167, %130, !dbg !39
  %176 = fadd float %168, %129, !dbg !39
  %177 = shl i32 %29, 8, !dbg !40
  %178 = add i32 %.decomposed, %177, !dbg !41
  %179 = shl i32 %142, 16, !dbg !42
  %180 = shl i32 %141, 16, !dbg !42
  %181 = add i32 %178, %179, !dbg !43
  %182 = add i32 %178, %180, !dbg !43
  %183 = sext i32 %181 to i64, !dbg !44
  %184 = getelementptr float, ptr addrspace(1) %6, i64 %183, !dbg !44
  %185 = sext i32 %182 to i64, !dbg !44
  %186 = getelementptr float, ptr addrspace(1) %6, i64 %185, !dbg !44
  %187 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !45
  %188 = bitcast float %169 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %187, <1 x i32> %188, i1 true) #4, !dbg !45
  %189 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %14, !dbg !45
  %190 = bitcast float %170 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %189, <1 x i32> %190, i1 true) #4, !dbg !45
  %191 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %15, !dbg !45
  %192 = bitcast float %171 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %191, <1 x i32> %192, i1 true) #4, !dbg !45
  %193 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %16, !dbg !45
  %194 = bitcast float %172 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %193, <1 x i32> %194, i1 true) #4, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %195 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %138, !dbg !45
  %196 = load <4 x i32>, ptr addrspace(3) %195, align 16, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %197 = bitcast float %173 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %187, <1 x i32> %197, i1 true) #4, !dbg !45
  %198 = bitcast float %174 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %189, <1 x i32> %198, i1 true) #4, !dbg !45
  %199 = bitcast float %175 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %191, <1 x i32> %199, i1 true) #4, !dbg !45
  %200 = bitcast float %176 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %193, <1 x i32> %200, i1 true) #4, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %201 = load <4 x i32>, ptr addrspace(3) %195, align 16, !dbg !45
  %.extract = extractelement <4 x i32> %196, i64 0, !dbg !45
  %.extract8 = extractelement <4 x i32> %196, i64 1, !dbg !45
  %.extract9 = extractelement <4 x i32> %196, i64 2, !dbg !45
  %.extract10 = extractelement <4 x i32> %196, i64 3, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract8, i32 %.extract9, i32 %.extract10, ptr addrspace(1) %184, i1 %30) #4, !dbg !45
  %.extract11 = extractelement <4 x i32> %201, i64 0, !dbg !45
  %.extract12 = extractelement <4 x i32> %201, i64 1, !dbg !45
  %.extract13 = extractelement <4 x i32> %201, i64 2, !dbg !45
  %.extract14 = extractelement <4 x i32> %201, i64 3, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract11, i32 %.extract12, i32 %.extract13, i32 %.extract14, ptr addrspace(1) %186, i1 %30) #4, !dbg !45
  ret void, !dbg !46
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py", directory: "inductor_cache/4f")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_11, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_11, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_11", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_11", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 27, column: 21, scope: !7)
!16 = !DILocation(line: 32, column: 39, scope: !7)
!17 = !DILocation(line: 32, column: 35, scope: !7)
!18 = !DILocation(line: 32, column: 30, scope: !7)
!19 = !DILocation(line: 32, column: 44, scope: !7)
!20 = !DILocation(line: 33, column: 30, scope: !7)
!21 = !DILocation(line: 33, column: 44, scope: !7)
!22 = !DILocation(line: 34, column: 30, scope: !7)
!23 = !DILocation(line: 34, column: 35, scope: !7)
!24 = !DILocation(line: 35, column: 30, scope: !7)
!25 = !DILocation(line: 35, column: 35, scope: !7)
!26 = !DILocation(line: 36, column: 31, scope: !7)
!27 = !DILocation(line: 36, column: 36, scope: !7)
!28 = !DILocation(line: 37, column: 31, scope: !7)
!29 = !DILocation(line: 37, column: 36, scope: !7)
!30 = !DILocation(line: 40, column: 18, scope: !7)
!31 = !DILocation(line: 41, column: 26, scope: !7)
!32 = !DILocation(line: 38, column: 18, scope: !7)
!33 = !DILocation(line: 31, column: 19, scope: !7)
!34 = !DILocation(line: 30, column: 19, scope: !7)
!35 = !DILocation(line: 43, column: 18, scope: !7)
!36 = !DILocation(line: 46, column: 19, scope: !7)
!37 = !DILocation(line: 47, column: 20, scope: !7)
!38 = !DILocation(line: 48, column: 20, scope: !7)
!39 = !DILocation(line: 49, column: 19, scope: !7)
!40 = !DILocation(line: 50, column: 34, scope: !7)
!41 = !DILocation(line: 50, column: 30, scope: !7)
!42 = !DILocation(line: 50, column: 45, scope: !7)
!43 = !DILocation(line: 50, column: 39, scope: !7)
!44 = !DILocation(line: 50, column: 25, scope: !7)
!45 = !DILocation(line: 50, column: 57, scope: !7)
!46 = !DILocation(line: 50, column: 4, scope: !7)
