{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 16:49:33 2024 " "Info: Processing started: Thu May 30 16:49:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.v(122) " "Warning (10273): Verilog HDL warning at test.v(122): extended using \"x\" or \"z\"" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(363) " "Warning (10268): Verilog HDL information at test.v(363): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 363 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 16 16 " "Info: Found 16 design units, including 16 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_Multi_cycle_Processor " "Info: Found entity 2: Datapath_Multi_cycle_Processor" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Program_Counter " "Info: Found entity 3: Program_Counter" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 60 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Data_Memory " "Info: Found entity 4: Data_Memory" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 73 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Register_File " "Info: Found entity 5: Register_File" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 134 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Info: Found entity 6: alu" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 holding_reg " "Info: Found entity 7: holding_reg" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 222 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 concate " "Info: Found entity 8: concate" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 249 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Sign_Extension " "Info: Found entity 9: Sign_Extension" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 256 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 shift_left_2 " "Info: Found entity 10: shift_left_2" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 263 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 shift_left_2_28bit " "Info: Found entity 11: shift_left_2_28bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 270 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Mux_5_bit " "Info: Found entity 12: Mux_5_bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 276 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Mux_32_bit " "Info: Found entity 13: Mux_32_bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 284 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 Mux4_32_bit " "Info: Found entity 14: Mux4_32_bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 controller " "Info: Found entity 15: controller" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 301 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 ALU_Control " "Info: Found entity 16: ALU_Control" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 653 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] test.v(4) " "Warning (10034): Output port \"LEDR\[17\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] test.v(4) " "Warning (10034): Output port \"LEDR\[16\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15\] test.v(4) " "Warning (10034): Output port \"LEDR\[15\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14\] test.v(4) " "Warning (10034): Output port \"LEDR\[14\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13\] test.v(4) " "Warning (10034): Output port \"LEDR\[13\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[12\] test.v(4) " "Warning (10034): Output port \"LEDR\[12\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[11\] test.v(4) " "Warning (10034): Output port \"LEDR\[11\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10\] test.v(4) " "Warning (10034): Output port \"LEDR\[10\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] test.v(4) " "Warning (10034): Output port \"LEDR\[9\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] test.v(4) " "Warning (10034): Output port \"LEDR\[8\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] test.v(4) " "Warning (10034): Output port \"LEDR\[7\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] test.v(4) " "Warning (10034): Output port \"LEDR\[6\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] test.v(4) " "Warning (10034): Output port \"LEDR\[5\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] test.v(4) " "Warning (10034): Output port \"LEDR\[4\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] test.v(4) " "Warning (10034): Output port \"LEDR\[3\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] test.v(4) " "Warning (10034): Output port \"LEDR\[2\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] test.v(4) " "Warning (10034): Output port \"LEDR\[1\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] test.v(4) " "Warning (10034): Output port \"LEDR\[0\]\" at test.v(4) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[17\] test.v(5) " "Warning (10034): Output port \"LEDG\[17\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[16\] test.v(5) " "Warning (10034): Output port \"LEDG\[16\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[15\] test.v(5) " "Warning (10034): Output port \"LEDG\[15\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[14\] test.v(5) " "Warning (10034): Output port \"LEDG\[14\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[13\] test.v(5) " "Warning (10034): Output port \"LEDG\[13\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[12\] test.v(5) " "Warning (10034): Output port \"LEDG\[12\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[11\] test.v(5) " "Warning (10034): Output port \"LEDG\[11\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[10\] test.v(5) " "Warning (10034): Output port \"LEDG\[10\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[9\] test.v(5) " "Warning (10034): Output port \"LEDG\[9\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] test.v(5) " "Warning (10034): Output port \"LEDG\[8\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] test.v(5) " "Warning (10034): Output port \"LEDG\[7\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] test.v(5) " "Warning (10034): Output port \"LEDG\[6\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] test.v(5) " "Warning (10034): Output port \"LEDG\[5\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] test.v(5) " "Warning (10034): Output port \"LEDG\[4\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] test.v(5) " "Warning (10034): Output port \"LEDG\[3\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] test.v(5) " "Warning (10034): Output port \"LEDG\[2\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] test.v(5) " "Warning (10034): Output port \"LEDG\[1\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] test.v(5) " "Warning (10034): Output port \"LEDG\[0\]\" at test.v(5) has no driver" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Multi_cycle_Processor Datapath_Multi_cycle_Processor:DUT " "Info: Elaborating entity \"Datapath_Multi_cycle_Processor\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\"" {  } { { "test.v" "DUT" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1 " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\"" {  } { { "test.v" "comp1" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_bit Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2 " "Info: Elaborating entity \"Mux_32_bit\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\"" {  } { { "test.v" "comp2" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3 " "Info: Elaborating entity \"Data_Memory\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\"" {  } { { "test.v" "comp3" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "test.v(129) " "Warning (10175): Verilog HDL warning at test.v(129): ignoring unsupported system task" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 129 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_reg Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4 " "Info: Elaborating entity \"holding_reg\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\"" {  } { { "test.v" "comp4" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "test.v(235) " "Error (10122): Verilog HDL Event Control error at test.v(235): mixed single- and double-edge expressions are not supported" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset test.v(237) " "Warning (10235): Verilog HDL Always Construct warning at test.v(237): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_data test.v(243) " "Warning (10235): Verilog HDL Always Construct warning at test.v(243): variable \"input_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "content test.v(235) " "Warning (10240): Verilog HDL Always Construct warning at test.v(235): inferring latch(es) for variable \"content\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[0\] test.v(235) " "Info (10041): Inferred latch for \"content\[0\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[1\] test.v(235) " "Info (10041): Inferred latch for \"content\[1\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[2\] test.v(235) " "Info (10041): Inferred latch for \"content\[2\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[3\] test.v(235) " "Info (10041): Inferred latch for \"content\[3\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[4\] test.v(235) " "Info (10041): Inferred latch for \"content\[4\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[5\] test.v(235) " "Info (10041): Inferred latch for \"content\[5\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[6\] test.v(235) " "Info (10041): Inferred latch for \"content\[6\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[7\] test.v(235) " "Info (10041): Inferred latch for \"content\[7\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[8\] test.v(235) " "Info (10041): Inferred latch for \"content\[8\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[9\] test.v(235) " "Info (10041): Inferred latch for \"content\[9\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[10\] test.v(235) " "Info (10041): Inferred latch for \"content\[10\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[11\] test.v(235) " "Info (10041): Inferred latch for \"content\[11\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[12\] test.v(235) " "Info (10041): Inferred latch for \"content\[12\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[13\] test.v(235) " "Info (10041): Inferred latch for \"content\[13\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[14\] test.v(235) " "Info (10041): Inferred latch for \"content\[14\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[15\] test.v(235) " "Info (10041): Inferred latch for \"content\[15\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[16\] test.v(235) " "Info (10041): Inferred latch for \"content\[16\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[17\] test.v(235) " "Info (10041): Inferred latch for \"content\[17\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[18\] test.v(235) " "Info (10041): Inferred latch for \"content\[18\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[19\] test.v(235) " "Info (10041): Inferred latch for \"content\[19\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[20\] test.v(235) " "Info (10041): Inferred latch for \"content\[20\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[21\] test.v(235) " "Info (10041): Inferred latch for \"content\[21\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[22\] test.v(235) " "Info (10041): Inferred latch for \"content\[22\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[23\] test.v(235) " "Info (10041): Inferred latch for \"content\[23\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[24\] test.v(235) " "Info (10041): Inferred latch for \"content\[24\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[25\] test.v(235) " "Info (10041): Inferred latch for \"content\[25\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[26\] test.v(235) " "Info (10041): Inferred latch for \"content\[26\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[27\] test.v(235) " "Info (10041): Inferred latch for \"content\[27\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[28\] test.v(235) " "Info (10041): Inferred latch for \"content\[28\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[29\] test.v(235) " "Info (10041): Inferred latch for \"content\[29\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[30\] test.v(235) " "Info (10041): Inferred latch for \"content\[30\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "content\[31\] test.v(235) " "Info (10041): Inferred latch for \"content\[31\]\" at test.v(235)" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4 " "Error: Can't elaborate user hierarchy \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\"" {  } { { "test.v" "comp4" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 34 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Year 3/Semester 2/DSD/lab/week7/test/test.map.smsg " "Info: Generated suppressed messages file D:/Year 3/Semester 2/DSD/lab/week7/test/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 40 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 40 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Error: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 30 16:49:33 2024 " "Error: Processing ended: Thu May 30 16:49:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
