// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : de2_s002_blink.v
// Device     : EP4CE115F29C7
// LiteX sha1 : a977adf5
// Date       : 2022-06-18 12:58:10
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module de2_s002_blink (
	output reg  user_led,
	input  wire clk50
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg  [31:0] counter = 32'd0;
wire sys_clk;
wire sys_rst;
wire por_clk;
reg  alteraquartustoolchain_int_rst = 1'd1;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign sys_clk = clk50;
assign por_clk = clk50;
assign sys_rst = alteraquartustoolchain_int_rst;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge por_clk) begin
	alteraquartustoolchain_int_rst <= 1'd0;
end

always @(posedge sys_clk) begin
	counter <= (counter + 1'd1);
	if ((counter == 25'd24999999)) begin
		counter <= 1'd0;
		user_led <= (~user_led);
	end
	if (sys_rst) begin
		user_led <= 1'd0;
		counter <= 32'd0;
	end
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2022-06-18 12:58:10.
//------------------------------------------------------------------------------
