<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE device>
<device
   schemaVersion="1.1"
   xmlns:xi="http://www.w3.org/2001/XInclude"
   xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"
>
   <name>MCF51JU</name>
   <version>0.0</version>
   <description>Freescale Coldfire MCF51JU Family</description>
   <cpu>
      <name>CFV1</name>
      <revision>r1p0</revision>
      <endian>big</endian>
      <mpuPresent>false</mpuPresent>
      <fpuPresent>false</fpuPresent>
      <vtorPresent>true</vtorPresent>
      <nvicPrioBits>0</nvicPrioBits>
      <vendorSystickConfig>false</vendorSystickConfig>
   </cpu>
   <addressUnitBits>8</addressUnitBits>
   <width>32</width>
   <peripherals>
      <xi:include href="peripherals/ADC0_MCF51.svd.xml"/>
      <xi:include href="peripherals/CMP0_MCF51.svd.xml"/>
      <xi:include href="peripherals/CMT_MCF51.svd.xml"/>
      <xi:include href="peripherals/CRC_MCF51.svd.xml"/>
      <xi:include href="peripherals/DAC0_MCF51.svd.xml"/>
      <xi:include href="peripherals/DMA0_MCF51.svd.xml"/>
      <xi:include href="peripherals/FB_MCF51.svd.xml"/>
      <xi:include href="peripherals/FTFL_MCF51.svd.xml"/>
      <xi:include href="peripherals/FTM0_2CH_MCF51.svd.xml"/>
      <xi:include href="peripherals/FTM1_6CH_QDCTRL_MCF51.svd.xml"/>
      <xi:include href="peripherals/PTA_MCF51.svd.xml"/>
      <peripheral derivedFrom="GPIOA"><name>GPIOB</name><baseAddress>0xFFFF8010</baseAddress></peripheral>
      <peripheral derivedFrom="GPIOA"><name>GPIOC</name><baseAddress>0xFFFF8020</baseAddress></peripheral>
      <peripheral derivedFrom="GPIOA"><name>GPIOD</name><baseAddress>0xFFFF8030</baseAddress></peripheral>
      <peripheral derivedFrom="GPIOA"><name>GPIOE</name><baseAddress>0xFFFF8040</baseAddress></peripheral>
      <peripheral derivedFrom="GPIOA"><name>GPIOF</name><baseAddress>0xFFFF8050</baseAddress></peripheral>
      <xi:include href="peripherals/I2C0_MCF51.svd.xml"/>
      <peripheral derivedFrom="I2C0"><name>I2C1</name><baseAddress>0xFFFF81D0</baseAddress></peripheral>
      <peripheral derivedFrom="I2C0"><name>I2C2</name><baseAddress>0xFFFF81E0</baseAddress></peripheral>
      <peripheral derivedFrom="I2C0"><name>I2C3</name><baseAddress>0xFFFF81F0</baseAddress></peripheral>
      <xi:include href="peripherals/I2S0_MCF51.svd.xml"/>
      <xi:include href="peripherals/INTC0_MCF51.svd.xml"/>
      <xi:include href="peripherals/IRQ_MCF51.svd.xml"/>
      <xi:include href="peripherals/LLWU_MCF51.svd.xml"/>
      <xi:include href="peripherals/LPTMR0_MCF51.svd.xml"/>
      <peripheral derivedFrom="LPTMR0"><name>LPTMR1</name><baseAddress>0xFFFF84D0</baseAddress></peripheral>
      <xi:include href="peripherals/MCG_MCF51.svd.xml"/>
      <xi:include href="peripherals/MTIM0_MCF51.svd.xml"/>
      <xi:include href="peripherals/MXC_MCF51.svd.xml"/>
      <xi:include href="peripherals/OSC1_MCF51.svd.xml"/>
      <peripheral derivedFrom="OSC1"><name>OSC2</name><baseAddress>0xFFFF8120</baseAddress></peripheral>
      <xi:include href="peripherals/PCTLA_MCF51.svd.xml"/>
      <peripheral derivedFrom="PCTLA"><name>PCTLB</name><baseAddress>0xFFFF9210</baseAddress></peripheral>
      <peripheral derivedFrom="PCTLA"><name>PCTLC</name><baseAddress>0xFFFF9220</baseAddress></peripheral>
      <peripheral derivedFrom="PCTLA"><name>PCTLD</name><baseAddress>0xFFFF9230</baseAddress></peripheral>
      <peripheral derivedFrom="PCTLA"><name>PCTLE</name><baseAddress>0xFFFF9240</baseAddress></peripheral>
      <peripheral derivedFrom="PCTLA"><name>PCTLF</name><baseAddress>0xFFFF9250</baseAddress></peripheral>
      <xi:include href="peripherals/PDB0_MCF51_1CH_2TRIG_1PO.svd.xml"/>
      <xi:include href="peripherals/PMC_MCF51.svd.xml"/>
      <xi:include href="peripherals/RCM_MCF51.svd.xml"/>
      <xi:include href="peripherals/RFSYS_MCF51.svd.xml"/>
      <xi:include href="peripherals/RGPIO_MCF51.svd.xml"/>
      <xi:include href="peripherals/SIM_MCF51JU.svd.xml"/>
      <xi:include href="peripherals/SMC_MCF51.svd.xml"/>
      <xi:include href="peripherals/SPI0_MCF51_FIFO.svd.xml"/>
      <xi:include href="peripherals/SPI1_MCF51_DMA.svd.xml"/>
      <xi:include href="peripherals/TSI0_MCF51.svd.xml"/>
      <xi:include href="peripherals/UART0_MCF51_C7816.svd.xml"/>
      <peripheral derivedFrom="UART0"><name>UART1</name><baseAddress>0xFFFF8160</baseAddress></peripheral>
      <xi:include href="peripherals/USB0_MCF51.svd.xml"/>
      <xi:include href="peripherals/USBDCD_MCF51_V1.1.svd.xml"/>
      <xi:include href="peripherals/VREF_MCF51.svd.xml"/>
   </peripherals>
   <vendorExtensions>
   <xi:include href="vectorTables/MCF1JU_VectorTable.svd.xml"/>
   </vendorExtensions>
</device>