m255
K4
z2
!s11f vlog 2021.4 2021.10, Oct 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dZ:/github/dvl/code/fpga/sim
vi2c_peripheral
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
<<<<<<< HEAD
Z2 !s110 1710440274
!i10b 1
!s100 7cR4c?UOJN=70aGmKmUf@3
IJT^DzQ:D`hc>gj]NoSL3I2
S1
R0
w1710440090
8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
!i122 53
=======
Z2 !s110 1710438668
!i10b 1
!s100 g[A`A3fSnabOlC7K4gXmz1
I>M0[LnK8_g;T^]W1hZojz1
S1
R0
w1710438664
8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
!i122 37
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
L0 1 133
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2021.4;73
r1
!s85 0
31
<<<<<<< HEAD
Z5 !s108 1710440274.000000
=======
!s108 1710438667.000000
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
!s107 Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv|
!s101 -O0
!i113 1
<<<<<<< HEAD
Z6 o-work work -O0
Z7 tCvgOpt 0
=======
Z5 o-work work -O0
Z6 tCvgOpt 0
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
vi2c_peripheral_tb
R1
R2
!i10b 1
<<<<<<< HEAD
!s100 oY1VkO54T>JC][Y]o[;d80
IhLjlzcHL_T^TaQ3nPm6?<1
S1
R0
w1710440270
8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
!i122 54
L0 5 117
=======
!s100 mT`E2jQ21:bXHRN6zbkiP2
Inf2h08bi2L=5MU4gJJRQi1
S1
R0
w1710438594
8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
!i122 38
L0 5 88
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
R3
R4
r1
!s85 0
31
<<<<<<< HEAD
R5
=======
!s108 1710438668.000000
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
!s107 Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv|
!s101 -O0
!i113 1
<<<<<<< HEAD
R6
R7
=======
R5
R6
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
