*SPEF "IEEE 1481-1999"
*DESIGN "c17"
*DATE "Tue Oct 25 21:36:02 2022"
*VENDOR "SYNOPSYS INC"
*PROGRAM "Synopsys Design Compiler"
*VERSION "S-2021.06-SP5-3"
*DESIGN_FLOW "SYNTHESIS"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1.0 NS
*C_UNIT 0.0010 PF
*R_UNIT 1000.0 KOHM
*L_UNIT 1.0 HENRY

*PORTS

N1 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
N2 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
N3 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
N6 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
N7 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
N22 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
N23 O *L 0.000e+00 *S 0.000e+00 0.000e+00 

*R_NET N0 2.433e-01
*DRIVER NAND2_1:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_0:A 4.575e-03
*END

*R_NET N4 2.433e-01
*DRIVER NAND2_2:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_1:A 4.575e-03
*END

*R_NET N5 2.433e-01
*DRIVER NAND2_3:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_2:A 4.575e-03
*END

*R_NET N8 2.433e-01
*DRIVER NAND2_4:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_3:A 4.575e-03
*END

*R_NET N9 2.433e-01
*DRIVER NAND2_5:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_4:A 4.575e-03
*END

*R_NET N12 2.433e-01
*DRIVER NAND2_6:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_5:A 4.575e-03
*END

*R_NET N1 2.433e-01
*DRIVER N1
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_1:A 4.575e-03
*END

*R_NET N2 2.433e-01
*DRIVER N2
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_3:A 4.575e-03
*END

*R_NET N3 5.436e-01
*DRIVER N3
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC NAND2_2:A 2.285e-02
*RC NAND2_1:B 2.285e-02
*END

*R_NET N6 2.433e-01
*DRIVER N6
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_2:B 4.575e-03
*END

*R_NET N7 2.433e-01
*DRIVER N7
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_4:B 4.575e-03
*END

*R_NET N22 2.433e-01
*DRIVER EXOR1:Z
*CELL GTECH_XOR2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC N22 4.575e-03
*END

*R_NET N23 2.433e-01
*DRIVER I_5:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC N23 4.575e-03
*END

*R_NET N10 5.436e-01
*DRIVER I_0:Z
*CELL GTECH_NOT
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND1:A 2.285e-02
*RC NAND2_5:A 2.285e-02
*END

*R_NET N11 5.436e-01
*DRIVER I_1:Z
*CELL GTECH_NOT
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC NAND2_4:A 2.285e-02
*RC NAND2_3:B 2.285e-02
*END

*R_NET N16 8.629e-01
*DRIVER I_2:Z
*CELL GTECH_NOT
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC AND1:B 5.757e-02
*RC NAND2_6:A 5.757e-02
*RC NAND2_5:B 5.757e-02
*END

*R_NET N19 2.433e-01
*DRIVER I_3:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_6:B 4.575e-03
*END

*R_NET op 2.433e-01
*DRIVER I_4:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC EXOR1:A 4.575e-03
*END

*R_NET AO 1.203e+00
*DRIVER AND1:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC ff4/Q_reg:clocked_on 1.119e-01
*RC ff3/Q_reg:clocked_on 1.119e-01
*RC ff2/Q_reg:clocked_on 1.119e-01
*RC ff1/Q_reg:clocked_on 1.119e-01
*END

*R_NET CO 2.433e-01
*DRIVER B_0:Z
*CELL GTECH_BUF
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC EXOR1:B 4.575e-03
*END

*R_NET QD 2.433e-01
*DRIVER ff4/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC a2:B 4.575e-03
*END

*R_NET QC 5.436e-01
*DRIVER ff3/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC ff4/Q_reg:next_state 2.285e-02
*RC C14:A 2.285e-02
*END

*R_NET QB 8.629e-01
*DRIVER ff2/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC ff3/Q_reg:next_state 5.757e-02
*RC C14:B 5.757e-02
*RC a1:B 5.757e-02
*END

*R_NET QA 8.629e-01
*DRIVER ff1/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC ff2/Q_reg:next_state 5.757e-02
*RC C13:B 5.757e-02
*RC a1:A 5.757e-02
*END

*R_NET and1 2.433e-01
*DRIVER a1:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC a2:A 4.575e-03
*END

*R_NET reset 1.203e+00
*DRIVER a2:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC ff4/Q_reg:clear 1.119e-01
*RC ff3/Q_reg:clear 1.119e-01
*RC ff2/Q_reg:clear 1.119e-01
*RC ff1/Q_reg:clear 1.119e-01
*END

*R_NET N13 2.433e-01
*DRIVER C13:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC B_0:A 4.575e-03
*END

*R_NET N14 2.433e-01
*DRIVER C14:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC C13:A 4.575e-03
*END
