// $Id:$
// This source code including any derived information including but
// not limited by net-lists, fpga bit-streams, and object files is the
// confidential and proprietary property of
// 
// Numascale AS
// Enebakkveien 302A
// NO-1188 Oslo
// Norway
// 
// Any unauthorized use, reproduction or transfer of the information
// provided herein is strictly prohibited.
// 
// Copyright Â© 2008-2011
// Numascale AS Oslo, Norway. 
// All Rights Reserved.
//

#define _GNU_SOURCE 1
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <assert.h>
#include <unistd.h>
#include <inttypes.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <errno.h>
#include <fcntl.h>
#include <sys/mman.h>

#include "dnc-access.h"

#define MCFG_LEN (1ULL<<28)  // MMCFG space is 256MB per node
#define CSR_LEN  (1ULL<<16)  // CSR space is 64KB per node

#define PCI_MMIO_CONF(bus, device, func, reg)                   \
    (((bus) << 20) | ((device) << 15) | ((func) << 12) | (reg))

int cht_config_use_extd_addressing = 0;
int lirq_nest = 0, lirq_print = 0;

u64 dnc_csr_base = DEF_DNC_CSR_BASE;
u64 dnc_csr_lim = DEF_DNC_CSR_LIM;

static int devmemfd = -1;
static inline int getdevmemfd(void)
{
    if (devmemfd < 0)  {
        devmemfd = open("/dev/mem", O_RDWR);
    }
    return devmemfd;
}

static int cfgfd[32][8] = {
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0},
    {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0}, {0,0,0,0,0,0,0,0} };

static int get_config_space(u8 bus, u8 device, u8 func)
{
    char cfgpath[256];

    if (bus != 0)
	return -1;
    if (device > 31)
	return -1;
    if (func > 7)
	return -1;
    if (cfgfd[device][func] > 0)
	return cfgfd[device][func];

    snprintf(cfgpath, 255,
	     "/sys/devices/pci0000:%02x/0000:%02x:%02x.%d/config",
	     bus, bus, device, func);
    cfgpath[255] = '\0';
    cfgfd[device][func] = open(cfgpath, O_RDWR);
    if (cfgfd[device][func] < 0) {
	fprintf(stderr, "*** Unable to open <%s>\n", cfgpath);
	return -1;
    }
    return cfgfd[device][func];
}

static u32 _read_config(u8 bus, u8 dev, u8 func, u16 reg)
{
    int cfg;
    uint32_t val;
    cfg = get_config_space(bus, dev, func);
    if (cfg <= 0)
	return 0xffffffff;
    if (pread64(cfg, &val, 4, reg) != 4)
	return 0xffffffff;
    return val;
}

static void _write_config(u8 bus, u8 dev, u8 func, u16 reg, u32 val)
{
    int cfg;
    cfg = get_config_space(bus, dev, func);
    if (cfg <= 0)
	return;
    assert(pwrite64(cfg, &val, 4, reg) == 4);
}

u32 cht_read_config(u8 node, u8 func, u16 reg)
{
    return _read_config(0, node + 24, func, reg);
}

void cht_write_config(u8 node, u8 func, u16 reg, u32 val)
{
    _write_config(0, node + 24, func, reg, val);
}

u32 cht_read_config_nc(u8 node, u8 func, int neigh, int link, u16 reg)
{
    return cht_read_config(node, func, reg);
}

void cht_write_config_nc(u8 node, u8 func, int neigh, int link, u16 reg, u32 val)
{
    cht_write_config(node, func, reg, val);
}

#if !defined(PAGE_LEN)
#define PAGE_LEN 0x1000ULL
#endif

static void *_map_mem64(u64 addr, u64 len)
{
    static int memfd = -1;
    static struct { uint64_t addr; uint64_t len; char *mem; } maps[16];
    static unsigned int map_next = 0, map_cur = 0;
    
    char *mem = NULL;
    unsigned int i;
    
    if (!len)
        len = PAGE_LEN;
    
    if (memfd < 0) {
        memfd = open("/dev/mem", O_RDWR);
        if (memfd < 0) {
            fprintf(stderr, "Unable to open </dev/mem>\n");
            exit(-1);
        }
    }
    
    for (i = 0; i < map_next; i++) {
        /* XXX: need better overlap check with other maps */
        if ((maps[i].addr == addr) && (maps[i].len == len)) {
            mem = maps[i].mem;
            break;
        }
    }
    if (!mem) {
        if (map_next < sizeof(maps)/sizeof(maps[0])) {
            i = map_next++;
        }
        else {
            i = map_cur;
            map_cur = (map_cur + 1) % 16;
            munmap(maps[i].mem, maps[i].len);
        }
        mem = mmap(NULL, len, PROT_READ|PROT_WRITE, MAP_SHARED, memfd,
                   addr & ~(PAGE_LEN-1));
        if (mem == MAP_FAILED) {
            fprintf(stderr, "Mapping failed! %d\n", errno);
            exit(0);
        }
        maps[i].addr = addr;
        maps[i].len  = len;
        maps[i].mem  = mem;
    }
    return mem + (addr & 0xfff);
}

u32 mem64_read32(u64 addr)
{
    u32 ret;
    asm volatile("mov (%%rdx), %%eax" : "=a"(ret) : "d"(_map_mem64(addr, 0)));
    return ret;
}

void mem64_write32(u64 addr, u32 val)
{
    asm volatile("mov %%eax, (%%rdx)" :: "a"(val), "d"(_map_mem64(addr, 0)));
}

u32 dnc_read_csr(u32 node, u16 csr)
{
    return u32bswap(mem64_read32(DNC_CSR_BASE | (node << 16) | 0x8000 | csr));
}

void dnc_write_csr(u32 node, u16 csr, u32 val)
{
    mem64_write32(DNC_CSR_BASE | (node << 16) | 0x8000 | csr, u32bswap(val));
}


u32 dnc_read_csr_geo(u32 node, u8 bid, u16 csr)
{
    if (csr >= 0x800) {
	printf("*** dnc_write_csr_geo: read from unsupported range: "
	       "%04x#%d @%x\n",
	       node, bid, csr);
	return 0xffffffff;
    }

    return u32bswap(mem64_read32(DNC_CSR_BASE | (node << 16) | (bid << 11) | csr));
}

void dnc_write_csr_geo(u32 node, u8 bid, u16 csr, u32 val)
{
    if (csr >= 0x800) {
	printf("*** dnc_write_csr_geo: write to unsupported range: "
	       "%04x#%d @%x, %08x\n",
	       node, bid, csr, val);
	return;
    }

    mem64_write32(DNC_CSR_BASE | (node << 16) | (bid << 11) | csr, u32bswap(val));
}

u32 dnc_read_conf(u16 node, u8 bus, u8 device, u8 func, u16 reg)
{
    u32 val;
    if (node == 0xfff0) {
        val = _read_config(bus, device, func, reg);
    } else {
        val = mem64_read32(DNC_MCFG_BASE | ((u64)node << 28) | 
                           PCI_MMIO_CONF(bus, device, func, reg));
    }
    return val;
}

void dnc_write_conf(u16 node, u8 bus, u8 device, u8 func, u16 reg, u32 val)
{
    if (node == 0xfff0) {
        _write_config(bus, device, func, reg, val);
    } else {
        mem64_write32(DNC_MCFG_BASE | ((u64)node << 28) | 
                      PCI_MMIO_CONF(bus, device, func, reg), val);
    }
}

void pmio_writeb(u8 offset, u8 val)
{
}

void pmio_writel(u8 offset, u32 val)
{
}

u8 pmio_readb(u8 offset)
{
    return 0xff;
}

u32 pmio_readl(u8 offset)
{
    return 0xffffffff;
}

void pmio_setb(u8 offset, u8 val)
{
}

void pmio_clearb(u8 offset, u8 val)
{
}

void pmio_setl(u8 offset, u32 val)
{
}

void pmio_clearl(u8 offset, u32 val)
{
}

u64 dnc_rdmsr(u32 msr)
{
    int fd;
    u64 val;

    fd = open("/dev/cpu/0/msr", O_RDWR);
    if (fd < 0) {
        fprintf(stderr, "*** Unable to open </dev/cpu/0/msr>\n");
        return 0xffffffffffffffffULL;
    }
    if (pread64(fd, &val, 8, msr) != 8) {
        fprintf(stderr, "*** Unable to read msr.\n");
        close(fd);
        return 0xffffffffffffffffULL;
    }
    close(fd);
    
    return val;
}


void dnc_wrmsr(u32 msr, u64 v)
{
    int fd;

    fd = open("/dev/cpu/0/msr", O_RDWR);
    if (fd < 0) {
        fprintf(stderr, "*** Unable to open </dev/cpu/0/msr>\n");
        return;
    }
    
    if (pwrite64(fd, &v, 8, msr) != 8) {
        fprintf(stderr, "*** Unable to write msr.\n");
    }
    close(fd);
}

#if defined(TEST_ACCESS)

#define MSR_MTRR_DEFAULT_MTYPE 0x000002ff
#define MSR_IORR_BASE0         0xc0010016
#define MSR_IORR_BASE1         0xc0010018
#define MSR_IORR_MASK0         0xc0010017
#define MSR_IORR_MASK1         0xc0010019
#define MSR_TOPMEM             0xc001001a
#define MSR_TOPMEM2            0xc001001d

int main(int argc, char **argv)
{
    u64 val;

    val = dnc_rdmsr(MSR_MTRR_DEFAULT_MTYPE);
    printf("MTRR_DEFAULT_MTYPE : %llx\n", val);
    val = dnc_rdmsr(MSR_IORR_BASE0);
    printf("MSR_IORR_BASE0 : %llx\n", val);
    val = dnc_rdmsr(MSR_IORR_BASE1);
    printf("MSR_IORR_BASE1 : %llx\n", val);
    val = dnc_rdmsr(MSR_IORR_MASK0);
    printf("MSR_IORR_MASK0 : %llx\n", val);
    val = dnc_rdmsr(MSR_IORR_MASK1);
    printf("MSR_IORR_MASK1 : %llx\n", val);
    val = dnc_rdmsr(MSR_TOPMEM);
    printf("MSR_TOPMEM : %llx\n", val);
    val = dnc_rdmsr(MSR_TOPMEM2);
    printf("MSR_TOPMEM2 : %llx\n", val);
    
    return 0;


}
#endif
