//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Shell -- write_cell_library 
// Tool Version:    2022.4 
// Tool Build Date:   Tue Nov 29 21:19:37 GMT 2022 
// ***********************************************************************
// Library Created : Local Time = Fri Jul  7 15:26:44 2023
//                          GMT = Fri Jul  7 22:26:44 2023


library_format_version = 9;

array_delimiter = "[]";


model INTCsupseq_fun003aa_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTCsupseq_fun003aa_0


model INTCsupseq_fun003aa_1
  (MGM_D0, d, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d) ( )
  input (rb) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (d, rb, MGM_D0);
  )
) // end model INTCsupseq_fun003aa_1


model INTCsupseq_fun003aa_N_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTCsupseq_fun003aa_N_IQ_FF_UDP


model INTCsupseq_fun00baa_2
  (MGM_D0, d, rb, s)
(
  model_source = verilog_udp;

  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (rb, mlc_data_net0, MGM_D0);
    primitive = _or mlc_gate1 (d, s, mlc_data_net0);
  )
) // end model INTCsupseq_fun00baa_2


model INTCsupseq_fun043aa_3
  (int2, IQ, den)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (IQ) ( )
  input (den) ( data_in_inv; )
  output (int2) ( )
  (
    primitive = _and mlc_gate0 (IQ, mlc_data_net0, int2);
    primitive = _inv mlc_gate1 (den, mlc_data_net0);
  )
) // end model INTCsupseq_fun043aa_3


model INTCsupseq_fun043aa_4
  (int3, int1, rb, int2)
(
  model_source = verilog_udp;

  input (int1) ( )
  input (rb) ( )
  input (int2) ( )
  output (int3) ( )
  (
    primitive = _and mlc_gate0 (rb, mlc_data_net0, int3);
    primitive = _or mlc_gate1 (int1, int2, mlc_data_net0);
  )
) // end model INTCsupseq_fun043aa_4


model INTCsupseq_fun08baa_5
  (MGM_CLK0, clkb)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clkb) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _inv mlc_gate0 (clkb, MGM_CLK0);
  )
) // end model INTCsupseq_fun08baa_5


model INTCsupseq_fup000aa_6
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTCsupseq_fup000aa_6


model INTCsupseq_fup200aa_7
  (MGM_D1, IQ1, d2, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (IQ1) ( mux_in0; )
  input (d2) ( mux_in1; )
  input (ssb) ( mux_select; )
  output (MGM_D1) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (IQ1, d2, ssb, MGM_D1);
  )
) // end model INTCsupseq_fup200aa_7


model INTCsupseq_fuy003aa_8
  (int1, d, rb, ssb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d) ( )
  input (rb) ( )
  input (ssb) ( )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (d, mlc_data_net0, int1);
    primitive = _and mlc_gate1 (rb, ssb, mlc_data_net0);
  )
) // end model INTCsupseq_fuy003aa_8


model INTCsupseq_fuy003aa_9
  (int3, int1, int2)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (int1) ( )
  input (int2) ( )
  output (int3) ( )
  (
    primitive = _or mlc_gate0 (int1, int2, int3);
  )
) // end model INTCsupseq_fuy003aa_9


model INTCsupseq_fuy043aa_10
  (Din, IQ, d, den,
   rb)
(
  model_source = verilog_udp;

  input (IQ) ( )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  output (Din) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, Din);
    primitive = _inv mlc_gate1 (rb, mlc_inv_net1);
    primitive = _mux mlc_gate3 (mlc_inv_net3, mlc_sel_eq_1_net3, den, mlc_data_net2);
    primitive = _inv mlc_inv_gate3 (IQ, mlc_inv_net3);
    primitive = _inv mlc_gate4 (d, mlc_sel_eq_1_net3);
  )
) // end model INTCsupseq_fuy043aa_10


model INTCsupseq_fuy043aa_11
  (int1, Din, rb)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (Din) ( data_in_inv; )
  input (rb) ( )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, rb, int1);
    primitive = _inv mlc_gate1 (Din, mlc_inv_net1);
  )
) // end model INTCsupseq_fuy043aa_11


model INTCsupseq_fuz210aa_12
  (MGM_D0, d1, si, ssb)
(
  model_source = verilog_udp;

  input (d1) ( )
  input (si) ( )
  input (ssb) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _inv mlc_inv_gate0 (si, mlc_inv_net0);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTCsupseq_fuz210aa_12


model INTCsupseq_fuz210aa_13
  (MGM_D1, IQ1, d2, ssb)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (d2) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_inv_gate0 (IQ1, mlc_inv_net0);
    primitive = _inv mlc_gate1 (d2, mlc_sel_eq_1_net0);
  )
) // end model INTCsupseq_fuz210aa_13


model INTCsupseq_fuz803aa_14
  (MGM_D0, IQ7, ssb, d8,
   rb)
(
  model_source = verilog_udp;

  input (IQ7) ( )
  input (ssb) ( )
  input (d8) ( )
  input (rb) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (IQ7, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _and mlc_gate1 (d8, rb, mlc_sel_eq_1_net0);
  )
) // end model INTCsupseq_fuz803aa_14


model INTCsupseq_fuz803aa_15
  (MGM_D7, d1, rb, si,
   ssb)
(
  model_source = verilog_udp;

  input (d1) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  output (MGM_D7) ( )
  (
    primitive = _mux mlc_gate0 (si, mlc_sel_eq_1_net0, ssb, MGM_D7);
    primitive = _and mlc_gate1 (d1, rb, mlc_sel_eq_1_net0);
  )
) // end model INTCsupseq_fuz803aa_15


model INTCsupseq_fvp00baa_LN_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _inv mlc_reset_not_gate (C, mlc_reset_not_net);
    primitive = _and mlc_set_and_gate (mlc_reset_not_net, P, mlc_set_and_net);
    primitive = _dff mlc_dff (mlc_set_and_net, C, CK, D, Q,  );
  )
) // end model INTCsupseq_fvp00baa_LN_IQ_FF_UDP


model INTCsupseq_lsn003aa_N_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCsupseq_lsn003aa_N_IQ_LATCH_UDP


model INTCsupseq_fun003aa_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_1 inst2 (MGM_D0, d, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ);
  )
) // end model INTCsupseq_fun003aa_func


model INTCsupseq_fun00baa_func
  (clk, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun00baa_2 inst2 (MGM_D0, d, rb, s);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ);
  )
) // end model INTCsupseq_fun00baa_func


model INTCsupseq_fun043aa_func
  (clk, d, den, o,
   rb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int3);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_1 inst4 (int1, d, den);
    instance = INTCsupseq_fun043aa_3 inst5 (int2, IQ, den);
    instance = INTCsupseq_fun043aa_4 inst6 (int3, int1, rb, int2);
    instance = INTCsupseq_fun003aa_0 inst7 (o, IQ);
  )
) // end model INTCsupseq_fun043aa_func


model INTCsupseq_fun08baa_func
  (clkb, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_5 inst1 (MGM_CLK0, clkb);
    instance = INTCsupseq_fun00baa_2 inst2 (MGM_D0, d, rb, s);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ);
  )
) // end model INTCsupseq_fun08baa_func


model INTCsupseq_fup000aa_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fup000aa_6 inst2 (MGM_D0, d, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst5 (so, IQ);
  )
) // end model INTCsupseq_fup000aa_func


model INTCsupseq_fup200aa_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fup000aa_6 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fup200aa_7 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst8 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst9 (so, o2);
  )
) // end model INTCsupseq_fup200aa_func


model INTCsupseq_fup400aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fup000aa_6 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fup200aa_7 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (MGM_CLK2, clk);
    instance = INTCsupseq_fup200aa_7 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun003aa_0 inst10 (MGM_CLK3, clk);
    instance = INTCsupseq_fup200aa_7 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun003aa_0 inst13 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst14 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst15 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst16 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst17 (so, o4);
  )
) // end model INTCsupseq_fup400aa_func


model INTCsupseq_fup800aa_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3,
   notifier4, notifier5, notifier6, notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fup000aa_6 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fup200aa_7 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (MGM_CLK2, clk);
    instance = INTCsupseq_fup200aa_7 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun003aa_0 inst10 (MGM_CLK3, clk);
    instance = INTCsupseq_fup200aa_7 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun003aa_0 inst13 (MGM_CLK4, clk);
    instance = INTCsupseq_fup200aa_7 inst14 (MGM_D4, IQ4, d5, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTCsupseq_fun003aa_0 inst16 (MGM_CLK5, clk);
    instance = INTCsupseq_fup200aa_7 inst17 (MGM_D5, IQ5, d6, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTCsupseq_fun003aa_0 inst19 (MGM_CLK6, clk);
    instance = INTCsupseq_fup200aa_7 inst20 (MGM_D6, IQ6, d7, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTCsupseq_fun003aa_0 inst22 (MGM_CLK7, clk);
    instance = INTCsupseq_fup200aa_7 inst23 (MGM_D7, IQ7, d8, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTCsupseq_fun003aa_0 inst25 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst26 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst27 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst28 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst29 (o5, IQ5);
    instance = INTCsupseq_fun003aa_0 inst30 (o6, IQ6);
    instance = INTCsupseq_fun003aa_0 inst31 (o7, IQ7);
    instance = INTCsupseq_fun003aa_0 inst32 (o8, IQ8);
    instance = INTCsupseq_fun003aa_0 inst33 (so, o8);
  )
) // end model INTCsupseq_fup800aa_func


model INTCsupseq_fuq000aa_func
  (clk, d, o, si,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fup000aa_6 inst2 (MGM_D0, d, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ);
  )
) // end model INTCsupseq_fuq000aa_func


model INTCsupseq_fuy003aa_func
  (clk, d, o, rb,
   si, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int3);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fuy003aa_8 inst4 (int1, d, rb, ssb);
    instance = INTCsupseq_fun043aa_3 inst5 (int2, si, ssb);
    instance = INTCsupseq_fuy003aa_9 inst6 (int3, int1, int2);
    instance = INTCsupseq_fun003aa_0 inst7 (o, IQ);
  )
) // end model INTCsupseq_fuy003aa_func


model INTCsupseq_fuy043aa_func
  (clk, d, den, o,
   rb, si, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int4);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fuy043aa_10 inst4 (Din, IQ, d, den, rb);
    instance = INTCsupseq_fuy043aa_11 inst5 (int1, Din, rb);
    instance = INTCsupseq_fun043aa_3 inst6 (int2, si, ssb);
    instance = INTCsupseq_fun003aa_1 inst7 (int3, int1, ssb);
    instance = INTCsupseq_fuy003aa_9 inst8 (int4, int2, int3);
    instance = INTCsupseq_fun003aa_0 inst9 (o, IQ);
  )
) // end model INTCsupseq_fuy043aa_func


model INTCsupseq_fuz003aa_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int3);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fuy003aa_8 inst4 (int1, d, rb, ssb);
    instance = INTCsupseq_fun043aa_3 inst5 (int2, si, ssb);
    instance = INTCsupseq_fuy003aa_9 inst6 (int3, int1, int2);
    instance = INTCsupseq_fun003aa_0 inst7 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst8 (so, IQ);
  )
) // end model INTCsupseq_fuz003aa_func


model INTCsupseq_fuz00baa_func
  (clk, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int5);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun043aa_3 inst4 (int1, si, ssb);
    instance = INTCsupseq_fuy003aa_9 inst5 (int2, d, s);
    instance = INTCsupseq_fun003aa_1 inst6 (int3, int2, rb);
    instance = INTCsupseq_fun003aa_1 inst7 (int4, int3, ssb);
    instance = INTCsupseq_fuy003aa_9 inst8 (int5, int1, int4);
    instance = INTCsupseq_fun003aa_0 inst9 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst10 (so, IQ);
  )
) // end model INTCsupseq_fuz00baa_func


model INTCsupseq_fuz043aa_func
  (clk, d, den, o,
   rb, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int7);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun043aa_3 inst4 (int1, si, ssb);
    instance = INTCsupseq_fun003aa_1 inst5 (int2, d, den);
    instance = INTCsupseq_fuy043aa_11 inst6 (int3, den, o);
    instance = INTCsupseq_fuy003aa_9 inst7 (int4, int2, int3);
    instance = INTCsupseq_fun003aa_1 inst8 (int5, int4, rb);
    instance = INTCsupseq_fun003aa_1 inst9 (int6, int5, ssb);
    instance = INTCsupseq_fuy003aa_9 inst10 (int7, int1, int6);
    instance = INTCsupseq_fun003aa_0 inst11 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst12 (so, o);
  )
) // end model INTCsupseq_fuz043aa_func


model INTCsupseq_fuz08baa_func
  (clkb, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun08baa_5 inst1 (MGM_CLK0, clkb);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int5);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun043aa_3 inst4 (int1, si, ssb);
    instance = INTCsupseq_fuy003aa_9 inst5 (int2, d, s);
    instance = INTCsupseq_fun003aa_1 inst6 (int3, int2, rb);
    instance = INTCsupseq_fun003aa_1 inst7 (int4, int3, ssb);
    instance = INTCsupseq_fuy003aa_9 inst8 (int5, int1, int4);
    instance = INTCsupseq_fun003aa_0 inst9 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst10 (so, IQ);
  )
) // end model INTCsupseq_fuz08baa_func


model INTCsupseq_fuz203aa_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int3a);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ2, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fun003aa_0 inst5 (MGM_D1, int3);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ1, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier0);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fuy003aa_8 inst7 (int1, d1, rb, ssb);
    instance = INTCsupseq_fuy003aa_8 inst8 (int1a, d2, rb, ssb);
    instance = INTCsupseq_fun043aa_3 inst9 (int2, si, ssb);
    instance = INTCsupseq_fun043aa_3 inst10 (int2a, IQ1, ssb);
    instance = INTCsupseq_fuy003aa_9 inst11 (int3, int1, int2);
    instance = INTCsupseq_fuy003aa_9 inst12 (int3a, int1a, int2a);
    instance = INTCsupseq_fun003aa_0 inst13 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst14 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst15 (so, o2);
  )
) // end model INTCsupseq_fuz203aa_func


model INTCsupseq_fuz210aa_func
  (clk, d1, d2, ob1,
   ob2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fuz210aa_12 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fuz210aa_13 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (ob1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst8 (ob2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst9 (so, ob2);
  )
) // end model INTCsupseq_fuz210aa_func


model INTCsupseq_fuz280aa_func
  (clkb, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun08baa_5 inst1 (MGM_CLK0, clkb);
    instance = INTCsupseq_fup000aa_6 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun08baa_5 inst4 (MGM_CLK1, clkb);
    instance = INTCsupseq_fup200aa_7 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst8 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst9 (so, o2);
  )
) // end model INTCsupseq_fuz280aa_func


model INTCsupseq_fuz403aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int3c);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ4, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fun003aa_0 inst5 (MGM_D1, int3b);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ3, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (MGM_CLK2, clk);
    instance = INTCsupseq_fun003aa_0 inst8 (MGM_D2, int3a);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst9 (IQ2, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier1);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun003aa_0 inst10 (MGM_CLK3, clk);
    instance = INTCsupseq_fun003aa_0 inst11 (MGM_D3, int3);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ1, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier0);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun043aa_3 inst13 (int1, si, ssb);
    instance = INTCsupseq_fun043aa_3 inst14 (int1a, IQ1, ssb);
    instance = INTCsupseq_fun043aa_3 inst15 (int1b, IQ2, ssb);
    instance = INTCsupseq_fun043aa_3 inst16 (int1c, IQ3, ssb);
    instance = INTCsupseq_fuy003aa_8 inst17 (int2, d1, rb, ssb);
    instance = INTCsupseq_fuy003aa_8 inst18 (int2a, d2, rb, ssb);
    instance = INTCsupseq_fuy003aa_8 inst19 (int2b, d3, rb, ssb);
    instance = INTCsupseq_fuy003aa_8 inst20 (int2c, d4, rb, ssb);
    instance = INTCsupseq_fuy003aa_9 inst21 (int3, int1, int2);
    instance = INTCsupseq_fuy003aa_9 inst22 (int3a, int1a, int2a);
    instance = INTCsupseq_fuy003aa_9 inst23 (int3b, int1b, int2b);
    instance = INTCsupseq_fuy003aa_9 inst24 (int3c, int1c, int2c);
    instance = INTCsupseq_fun003aa_0 inst25 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst26 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst27 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst28 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst29 (so, o4);
  )
) // end model INTCsupseq_fuz403aa_func


model INTCsupseq_fuz410aa_func
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fuz210aa_12 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fuz210aa_13 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (MGM_CLK2, clk);
    instance = INTCsupseq_fuz210aa_13 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun003aa_0 inst10 (MGM_CLK3, clk);
    instance = INTCsupseq_fuz210aa_13 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun003aa_0 inst13 (ob1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst14 (ob2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst15 (ob3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst16 (ob4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst17 (so, ob4);
  )
) // end model INTCsupseq_fuz410aa_func


model INTCsupseq_fuz443aa_func
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_D0, int6c);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ4, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fun003aa_0 inst5 (MGM_D1, int6b);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ3, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (MGM_CLK2, clk);
    instance = INTCsupseq_fun003aa_0 inst8 (MGM_D2, int6a);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst9 (IQ2, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier1);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun003aa_0 inst10 (MGM_CLK3, clk);
    instance = INTCsupseq_fun003aa_0 inst11 (MGM_D3, int6);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ1, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier0);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun003aa_1 inst13 (int1, d1, den1);
    instance = INTCsupseq_fun003aa_1 inst14 (int1a, d2, den2);
    instance = INTCsupseq_fun003aa_1 inst15 (int1b, d3, den3);
    instance = INTCsupseq_fun003aa_1 inst16 (int1c, d4, den4);
    instance = INTCsupseq_fun043aa_3 inst17 (int2, IQ1, den1);
    instance = INTCsupseq_fun043aa_3 inst18 (int2a, IQ2, den2);
    instance = INTCsupseq_fun043aa_3 inst19 (int2b, IQ3, den3);
    instance = INTCsupseq_fun043aa_3 inst20 (int2c, IQ4, den4);
    instance = INTCsupseq_fuy003aa_9 inst21 (int3, int1, int2);
    instance = INTCsupseq_fuy003aa_9 inst22 (int3a, int1a, int2a);
    instance = INTCsupseq_fuy003aa_9 inst23 (int3b, int1b, int2b);
    instance = INTCsupseq_fuy003aa_9 inst24 (int3c, int1c, int2c);
    instance = INTCsupseq_fuy003aa_8 inst25 (int4, int3, rb, ssb);
    instance = INTCsupseq_fuy003aa_8 inst26 (int4a, int3a, rb, ssb);
    instance = INTCsupseq_fuy003aa_8 inst27 (int4b, int3b, rb, ssb);
    instance = INTCsupseq_fuy003aa_8 inst28 (int4c, int3c, rb, ssb);
    instance = INTCsupseq_fun043aa_3 inst29 (int5, si, ssb);
    instance = INTCsupseq_fun043aa_3 inst30 (int5a, IQ1, ssb);
    instance = INTCsupseq_fun043aa_3 inst31 (int5b, IQ2, ssb);
    instance = INTCsupseq_fun043aa_3 inst32 (int5c, IQ3, ssb);
    instance = INTCsupseq_fuy003aa_9 inst33 (int6, int4, int5);
    instance = INTCsupseq_fuy003aa_9 inst34 (int6a, int4a, int5a);
    instance = INTCsupseq_fuy003aa_9 inst35 (int6b, int4b, int5b);
    instance = INTCsupseq_fuy003aa_9 inst36 (int6c, int4c, int5c);
    instance = INTCsupseq_fun003aa_0 inst37 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst38 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst39 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst40 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst41 (so, o4);
  )
) // end model INTCsupseq_fuz443aa_func


model INTCsupseq_fuz480aa_func
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun08baa_5 inst1 (MGM_CLK0, clkb);
    instance = INTCsupseq_fup000aa_6 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun08baa_5 inst4 (MGM_CLK1, clkb);
    instance = INTCsupseq_fup200aa_7 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun08baa_5 inst7 (MGM_CLK2, clkb);
    instance = INTCsupseq_fup200aa_7 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun08baa_5 inst10 (MGM_CLK3, clkb);
    instance = INTCsupseq_fup200aa_7 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun003aa_0 inst13 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst14 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst15 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst16 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst17 (so, o4);
  )
) // end model INTCsupseq_fuz480aa_func


model INTCsupseq_fuz803aa_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fuz803aa_14 inst2 (MGM_D0, IQ7, ssb, d8, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst3 (IQ8, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (MGM_CLK1, clk);
    instance = INTCsupseq_fuz803aa_14 inst5 (MGM_D1, IQ6, ssb, d7, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst6 (IQ7, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier6);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst7 (MGM_CLK2, clk);
    instance = INTCsupseq_fuz803aa_14 inst8 (MGM_D2, IQ5, ssb, d6, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst9 (IQ6, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier5);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun003aa_0 inst10 (MGM_CLK3, clk);
    instance = INTCsupseq_fuz803aa_14 inst11 (MGM_D3, IQ4, ssb, d5, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ5, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier4);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun003aa_0 inst13 (MGM_CLK4, clk);
    instance = INTCsupseq_fuz803aa_14 inst14 (MGM_D4, IQ3, ssb, d4, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst15 (IQ4, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier3);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTCsupseq_fun003aa_0 inst16 (MGM_CLK5, clk);
    instance = INTCsupseq_fuz803aa_14 inst17 (MGM_D5, IQ2, ssb, d3, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst18 (IQ3, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier2);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTCsupseq_fun003aa_0 inst19 (MGM_CLK6, clk);
    instance = INTCsupseq_fuz803aa_14 inst20 (MGM_D6, IQ1, ssb, d2, rb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst21 (IQ2, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier1);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTCsupseq_fun003aa_0 inst22 (MGM_CLK7, clk);
    instance = INTCsupseq_fuz803aa_15 inst23 (MGM_D7, d1, rb, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst24 (IQ1, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier0);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTCsupseq_fun003aa_0 inst25 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst26 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst27 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst28 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst29 (o5, IQ5);
    instance = INTCsupseq_fun003aa_0 inst30 (o6, IQ6);
    instance = INTCsupseq_fun003aa_0 inst31 (o7, IQ7);
    instance = INTCsupseq_fun003aa_0 inst32 (o8, IQ8);
    instance = INTCsupseq_fun003aa_0 inst33 (so, o8);
  )
) // end model INTCsupseq_fuz803aa_func


model INTCsupseq_fvp003aa_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun08baa_5 inst2 (MGM_C0, rb);
    instance = INTCsupseq_fup000aa_6 inst3 (MGM_D0, d, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCsupseq_fun003aa_0 inst5 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst6 (so, IQ);
  )
) // end model INTCsupseq_fvp003aa_func


model INTCsupseq_fvp00baa_func
  (clk, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_P0, s);
    instance = INTCsupseq_fun08baa_5 inst3 (MGM_C0, rb);
    instance = INTCsupseq_fup000aa_6 inst4 (MGM_D0, d, si, ssb);
    instance = INTCsupseq_fvp00baa_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTCsupseq_fun003aa_0 inst6 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst7 (so, IQ);
  )
) // end model INTCsupseq_fvp00baa_func


model INTCsupseq_fvp08baa_func
  (clkb, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun08baa_5 inst1 (MGM_CLK0, clkb);
    instance = INTCsupseq_fun003aa_0 inst2 (MGM_P0, s);
    instance = INTCsupseq_fun08baa_5 inst3 (MGM_C0, rb);
    instance = INTCsupseq_fup000aa_6 inst4 (MGM_D0, d, si, ssb);
    instance = INTCsupseq_fvp00baa_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTCsupseq_fun003aa_0 inst6 (o, IQ);
    instance = INTCsupseq_fun003aa_0 inst7 (so, IQ);
  )
) // end model INTCsupseq_fvp08baa_func


model INTCsupseq_fvp203aa_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun08baa_5 inst2 (MGM_C0, rb);
    instance = INTCsupseq_fup000aa_6 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCsupseq_fun003aa_0 inst5 (MGM_CLK1, clk);
    instance = INTCsupseq_fun08baa_5 inst6 (MGM_C1, rb);
    instance = INTCsupseq_fup200aa_7 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst9 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst10 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst11 (so, o2);
  )
) // end model INTCsupseq_fvp203aa_func


model INTCsupseq_fvp403aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun08baa_5 inst2 (MGM_C0, rb);
    instance = INTCsupseq_fup000aa_6 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCsupseq_fun003aa_0 inst5 (MGM_CLK1, clk);
    instance = INTCsupseq_fun08baa_5 inst6 (MGM_C1, rb);
    instance = INTCsupseq_fup200aa_7 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst9 (MGM_CLK2, clk);
    instance = INTCsupseq_fun08baa_5 inst10 (MGM_C2, rb);
    instance = INTCsupseq_fup200aa_7 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCsupseq_fun003aa_0 inst13 (MGM_CLK3, clk);
    instance = INTCsupseq_fun08baa_5 inst14 (MGM_C3, rb);
    instance = INTCsupseq_fup200aa_7 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst17 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst18 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst19 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst20 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst21 (so, o4);
  )
) // end model INTCsupseq_fvp403aa_func


model INTCsupseq_fvp803aa_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun08baa_5 inst2 (MGM_C0, rb);
    instance = INTCsupseq_fup000aa_6 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCsupseq_fun003aa_0 inst5 (MGM_CLK1, clk);
    instance = INTCsupseq_fun08baa_5 inst6 (MGM_C1, rb);
    instance = INTCsupseq_fup200aa_7 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst9 (MGM_CLK2, clk);
    instance = INTCsupseq_fun08baa_5 inst10 (MGM_C2, rb);
    instance = INTCsupseq_fup200aa_7 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCsupseq_fun003aa_0 inst13 (MGM_CLK3, clk);
    instance = INTCsupseq_fun08baa_5 inst14 (MGM_C3, rb);
    instance = INTCsupseq_fup200aa_7 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCsupseq_fun003aa_0 inst17 (MGM_CLK4, clk);
    instance = INTCsupseq_fun08baa_5 inst18 (MGM_C4, rb);
    instance = INTCsupseq_fup200aa_7 inst19 (MGM_D4, IQ4, d5, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst20 (IQ5, MGM_C4, mlc_n4, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    instance = INTCsupseq_fun003aa_0 inst21 (MGM_CLK5, clk);
    instance = INTCsupseq_fun08baa_5 inst22 (MGM_C5, rb);
    instance = INTCsupseq_fup200aa_7 inst23 (MGM_D5, IQ5, d6, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst24 (IQ6, MGM_C5, mlc_n5, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCsupseq_fun003aa_0 inst25 (MGM_CLK6, clk);
    instance = INTCsupseq_fun08baa_5 inst26 (MGM_C6, rb);
    instance = INTCsupseq_fup200aa_7 inst27 (MGM_D6, IQ6, d7, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst28 (IQ7, MGM_C6, mlc_n6, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTCsupseq_fun003aa_0 inst29 (MGM_CLK7, clk);
    instance = INTCsupseq_fun08baa_5 inst30 (MGM_C7, rb);
    instance = INTCsupseq_fup200aa_7 inst31 (MGM_D7, IQ7, d8, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst32 (IQ8, MGM_C7, mlc_n7, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCsupseq_fun003aa_0 inst33 (o1, IQ1);
    instance = INTCsupseq_fun003aa_0 inst34 (o2, IQ2);
    instance = INTCsupseq_fun003aa_0 inst35 (o3, IQ3);
    instance = INTCsupseq_fun003aa_0 inst36 (o4, IQ4);
    instance = INTCsupseq_fun003aa_0 inst37 (o5, IQ5);
    instance = INTCsupseq_fun003aa_0 inst38 (o6, IQ6);
    instance = INTCsupseq_fun003aa_0 inst39 (o7, IQ7);
    instance = INTCsupseq_fun003aa_0 inst40 (o8, IQ8);
    instance = INTCsupseq_fun003aa_0 inst41 (so, o8);
  )
) // end model INTCsupseq_fvp803aa_func


model INTCsupseq_fvq003aa_func
  (clk, d, o, rb,
   si, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_CLK0, clk);
    instance = INTCsupseq_fun08baa_5 inst2 (MGM_C0, rb);
    instance = INTCsupseq_fup000aa_6 inst3 (MGM_D0, d, si, ssb);
    instance = INTCsupseq_fun003aa_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCsupseq_fun003aa_0 inst5 (o, IQ);
  )
) // end model INTCsupseq_fvq003aa_func


model INTCsupseq_lsn003aa_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_EN0, clk);
    instance = INTCsupseq_fun003aa_1 inst2 (MGM_D0, d, rb);
    instance = INTCsupseq_lsn003aa_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ);
  )
) // end model INTCsupseq_lsn003aa_func


model INTCsupseq_lsn008aa_func
  (clk, d, o, s,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (s) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_0 inst1 (MGM_EN0, clk);
    instance = INTCsupseq_fuy003aa_9 inst2 (MGM_D0, d, s);
    instance = INTCsupseq_lsn003aa_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ1);
  )
) // end model INTCsupseq_lsn008aa_func


model INTCsupseq_lsn083aa_func
  (clkb, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_5 inst1 (MGM_EN0, clkb);
    instance = INTCsupseq_fun003aa_1 inst2 (MGM_D0, d, rb);
    instance = INTCsupseq_lsn003aa_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ1);
  )
) // end model INTCsupseq_lsn083aa_func


model INTCsupseq_lsn088aa_func
  (clkb, d, o, s,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (s) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_5 inst1 (MGM_EN0, clkb);
    instance = INTCsupseq_fuy003aa_9 inst2 (MGM_D0, d, s);
    instance = INTCsupseq_lsn003aa_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCsupseq_fun003aa_0 inst4 (o, IQ);
  )
) // end model INTCsupseq_lsn088aa_func


model i0sfun003aa1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy003aa1d02x5, i0sfuy003aa1d03x5, i0sfuz003aa1d02x5, i0sfuy003aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_func i0sfun003aa1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun003aa1d02x5


model i0sfun003aa1d02x6
  (clk, d, o, rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy003aa1d02x5, i0sfuz003aa1d02x5, i0sfuy003aa1d02x6, i0sfuy003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_func i0sfun003aa1d02x6_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun003aa1d02x6


model i0sfun003aa1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy003aa1d03x5, i0sfuz003aa1d03x5, i0sfuy003aa1d03x6, i0sfuz003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_func i0sfun003aa1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun003aa1d03x5


model i0sfun003aa1d03x6
  (clk, d, o, rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy003aa1d03x5, i0sfuy003aa1d03x6, i0sfuz003aa1d03x5, i0sfuz003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_func i0sfun003aa1d03x6_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun003aa1d03x6


model i0sfun003aa1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy003aa1d06x5, i0sfuz003aa1d06x5, i0sfuy003aa1d04x5, i0sfuz003aa1d04x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_func i0sfun003aa1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun003aa1d06x5


model i0sfun003aa1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy003aa1d12x5, i0sfuz003aa1d12x5, i0sfuy003aa1d09x5, i0sfuy003aa1d18x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun003aa_func i0sfun003aa1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun003aa1d12x5


model i0sfun00baa1d02x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz00baa1d02x5, i0sfuz00baa1d02x6, i0sfuz00baa1d03x5, i0sfuz00baa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun00baa_func i0sfun00baa1d02x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun00baa1d02x5


model i0sfun00baa1d02x6
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz00baa1d02x5, i0sfuz00baa1d02x6, i0sfuz00baa1d03x5, i0sfuz00baa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun00baa_func i0sfun00baa1d02x6_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun00baa1d02x6


model i0sfun00baa1d03x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz00baa1d03x5, i0sfuz00baa1d03x6, i0sfuz00baa1d02x5, i0sfuz00baa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun00baa_func i0sfun00baa1d03x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun00baa1d03x5


model i0sfun00baa1d03x6
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz00baa1d03x6, i0sfuz00baa1d03x5, i0sfuz00baa1d02x5, i0sfuz00baa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun00baa_func i0sfun00baa1d03x6_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun00baa1d03x6


model i0sfun00baa1d06x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz00baa1d06x5, i0sfuz00baa1d09x5, i0sfuz00baa1d12x5, i0sfuz00baa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun00baa_func i0sfun00baa1d06x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun00baa1d06x5


model i0sfun00baa1d12x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz00baa1d12x5, i0sfuz00baa1d09x5, i0sfuz00baa1d06x5, i0sfuz00baa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun00baa_func i0sfun00baa1d12x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun00baa1d12x5


model i0sfun043aa1d02x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy043aa1d02x5, i0sfuy043aa1d02x6, i0sfuz043aa1d02x5, i0sfuz043aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun043aa_func i0sfun043aa1d02x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun043aa1d02x5


model i0sfun043aa1d02x6
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy043aa1d02x6, i0sfuy043aa1d02x5, i0sfuz043aa1d02x6, i0sfuz043aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun043aa_func i0sfun043aa1d02x6_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun043aa1d02x6


model i0sfun043aa1d03x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy043aa1d03x6, i0sfuy043aa1d03x5, i0sfuz043aa1d03x5, i0sfuz043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun043aa_func i0sfun043aa1d03x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun043aa1d03x5


model i0sfun043aa1d03x6
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy043aa1d03x6, i0sfuy043aa1d03x5, i0sfuz043aa1d03x6, i0sfuz043aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun043aa_func i0sfun043aa1d03x6_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun043aa1d03x6


model i0sfun043aa1d06x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy043aa1d06x5, i0sfuz043aa1d06x5, i0sfuy043aa1d09x5, i0sfuz043aa1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun043aa_func i0sfun043aa1d06x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun043aa1d06x5


model i0sfun043aa1d12x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuy043aa1d12x5, i0sfuz043aa1d12x5, i0sfuy043aa1d09x5, i0sfuz043aa1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun043aa_func i0sfun043aa1d12x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun043aa1d12x5


model i0sfun08baa1d02x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz08baa1d02x5, i0sfuz08baa1d02x6, i0sfuz08baa1d03x5, i0sfuz08baa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_func i0sfun08baa1d02x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun08baa1d02x5


model i0sfun08baa1d02x6
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz08baa1d02x5, i0sfuz08baa1d02x6, i0sfuz08baa1d03x5, i0sfuz08baa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_func i0sfun08baa1d02x6_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun08baa1d02x6


model i0sfun08baa1d03x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz08baa1d03x5, i0sfuz08baa1d03x6, i0sfuz08baa1d02x5, i0sfuz08baa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_func i0sfun08baa1d03x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun08baa1d03x5


model i0sfun08baa1d03x6
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz08baa1d03x5, i0sfuz08baa1d03x6, i0sfuz08baa1d02x5, i0sfuz08baa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_func i0sfun08baa1d03x6_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun08baa1d03x6


model i0sfun08baa1d06x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz08baa1d06x5, i0sfuz08baa1d09x5, i0sfuz08baa1d12x5, i0sfuz08baa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_func i0sfun08baa1d06x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun08baa1d06x5


model i0sfun08baa1d12x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz08baa1d12x5, i0sfuz08baa1d09x5, i0sfuz08baa1d06x5, i0sfuz08baa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_fun08baa_func i0sfun08baa1d12x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun08baa1d12x5


model i0sfup000aa1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d02x5


model i0sfup000aa1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d03x5


model i0sfup000aa1d04x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d04x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d04x5


model i0sfup000aa1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d06x5


model i0sfup000aa1d09x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d09x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d09x5


model i0sfup000aa1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d12x5


model i0sfup000aa1d18x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d18x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d18x5


model i0sfup000aa1d24x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup000aa_func i0sfup000aa1d24x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfup000aa1d24x5


model i0sfup200aa1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup200aa_func i0sfup200aa1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfup200aa1d02x5


model i0sfup200aa1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup200aa_func i0sfup200aa1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfup200aa1d03x5


model i0sfup200aa1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup200aa_func i0sfup200aa1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfup200aa1d06x5


model i0sfup200aa1d09x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup200aa_func i0sfup200aa1d09x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfup200aa1d09x5


model i0sfup400aa1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup400aa_func i0sfup400aa1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfup400aa1q02x5


model i0sfup400aa1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup400aa_func i0sfup400aa1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfup400aa1q03x5


model i0sfup400aa1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup400aa_func i0sfup400aa1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfup400aa1q06x5


model i0sfup800aa1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup800aa_func i0sfup800aa1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfup800aa1q02x5


model i0sfup800aa1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup800aa_func i0sfup800aa1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfup800aa1q03x5


model i0sfup800aa1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fup800aa_func i0sfup800aa1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfup800aa1q06x5


model i0sfuq000aa1d02x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d02x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d02x5


model i0sfuq000aa1d03x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d03x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d03x5


model i0sfuq000aa1d04x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d04x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d04x5


model i0sfuq000aa1d06x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d06x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d06x5


model i0sfuq000aa1d09x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d09x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d09x5


model i0sfuq000aa1d12x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d12x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d12x5


model i0sfuq000aa1d18x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d18x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d18x5


model i0sfuq000aa1d24x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuq000aa_func i0sfuq000aa1d24x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuq000aa1d24x5


model i0sfuy003aa1d02x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d02x6, i0sfun003aa1d02x5, i0sfun003aa1d03x5, i0sfun003aa1d03x6;
  nonscan_model = i0sfun003aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d02x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d02x5


model i0sfuy003aa1d02x6
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d02x6, i0sfun003aa1d02x5, i0sfun003aa1d03x5, i0sfun003aa1d03x6;
  nonscan_model = i0sfun003aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d02x6_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d02x6


model i0sfuy003aa1d03x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d03x5, i0sfun003aa1d03x6, i0sfun003aa1d02x5, i0sfun003aa1d02x6;
  nonscan_model = i0sfun003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d03x5


model i0sfuy003aa1d03x6
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d03x6, i0sfun003aa1d03x5, i0sfun003aa1d02x5, i0sfun003aa1d02x6;
  nonscan_model = i0sfun003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d03x6_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d03x6


model i0sfuy003aa1d04x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d06x5, i0sfun003aa1d12x5, i0sfun003aa1d03x6, i0sfun003aa1d03x5;
  nonscan_model = i0sfun003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d04x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d04x5


model i0sfuy003aa1d06x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d06x5, i0sfun003aa1d12x5, i0sfun003aa1d03x6, i0sfun003aa1d03x5;
  nonscan_model = i0sfun003aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d06x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d06x5


model i0sfuy003aa1d09x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d12x5, i0sfun003aa1d06x5, i0sfun003aa1d03x6, i0sfun003aa1d03x5;
  nonscan_model = i0sfun003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d09x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d09x5


model i0sfuy003aa1d12x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d12x5, i0sfun003aa1d06x5, i0sfun003aa1d03x6, i0sfun003aa1d03x5;
  nonscan_model = i0sfun003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d12x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d12x5


model i0sfuy003aa1d18x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun003aa1d12x5, i0sfun003aa1d06x5, i0sfun003aa1d03x6, i0sfun003aa1d03x5;
  nonscan_model = i0sfun003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy003aa_func i0sfuy003aa1d18x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy003aa1d18x5


model i0sfuy043aa1d02x5
  (clk, d, den, o,
   rb, si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun043aa1d02x6, i0sfun043aa1d02x5, i0sfun043aa1d03x6, i0sfun043aa1d03x5;
  nonscan_model = i0sfun043aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy043aa_func i0sfuy043aa1d02x5_behav_inst (clk, d, den, o_tmp, rb, si,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy043aa1d02x5


model i0sfuy043aa1d02x6
  (clk, d, den, o,
   rb, si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun043aa1d02x6, i0sfun043aa1d02x5, i0sfun043aa1d03x6, i0sfun043aa1d03x5;
  nonscan_model = i0sfun043aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy043aa_func i0sfuy043aa1d02x6_behav_inst (clk, d, den, o_tmp, rb, si,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy043aa1d02x6


model i0sfuy043aa1d03x5
  (clk, d, den, o,
   rb, si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun043aa1d03x6, i0sfun043aa1d03x5, i0sfun043aa1d02x6, i0sfun043aa1d02x5;
  nonscan_model = i0sfun043aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy043aa_func i0sfuy043aa1d03x5_behav_inst (clk, d, den, o_tmp, rb, si,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy043aa1d03x5


model i0sfuy043aa1d03x6
  (clk, d, den, o,
   rb, si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun043aa1d03x6, i0sfun043aa1d03x5, i0sfun043aa1d02x6, i0sfun043aa1d02x5;
  nonscan_model = i0sfun043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy043aa_func i0sfuy043aa1d03x6_behav_inst (clk, d, den, o_tmp, rb, si,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy043aa1d03x6


model i0sfuy043aa1d06x5
  (clk, d, den, o,
   rb, si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun043aa1d06x5, i0sfun043aa1d12x5, i0sfun043aa1d03x6, i0sfun043aa1d03x5;
  nonscan_model = i0sfun043aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy043aa_func i0sfuy043aa1d06x5_behav_inst (clk, d, den, o_tmp, rb, si,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy043aa1d06x5


model i0sfuy043aa1d09x5
  (clk, d, den, o,
   rb, si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun043aa1d12x5, i0sfun043aa1d06x5, i0sfun043aa1d03x6, i0sfun043aa1d03x5;
  nonscan_model = i0sfun043aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy043aa_func i0sfuy043aa1d09x5_behav_inst (clk, d, den, o_tmp, rb, si,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy043aa1d09x5


model i0sfuy043aa1d12x5
  (clk, d, den, o,
   rb, si, ssb)
(
  model_source = verilog_module;
  nonscan_equivalents = i0sfun043aa1d12x5, i0sfun043aa1d06x5, i0sfun043aa1d03x6, i0sfun043aa1d03x5;
  nonscan_model = i0sfun043aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fuy043aa_func i0sfuy043aa1d12x5_behav_inst (clk, d, den, o_tmp, rb, si,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy043aa1d12x5


model i0sfuz003aa1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d02x5


model i0sfuz003aa1d02x6
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d02x6_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d02x6


model i0sfuz003aa1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d03x5


model i0sfuz003aa1d03x6
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d03x6_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d03x6


model i0sfuz003aa1d04x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d04x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d04x5


model i0sfuz003aa1d06x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d06x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d06x5


model i0sfuz003aa1d09x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d09x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d09x5


model i0sfuz003aa1d12x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d12x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d12x5


model i0sfuz003aa1d18x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz003aa_func i0sfuz003aa1d18x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz003aa1d18x5


model i0sfuz00baa1d02x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun00baa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz00baa_func i0sfuz00baa1d02x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz00baa1d02x5


model i0sfuz00baa1d02x6
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun00baa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz00baa_func i0sfuz00baa1d02x6_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz00baa1d02x6


model i0sfuz00baa1d03x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun00baa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz00baa_func i0sfuz00baa1d03x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz00baa1d03x5


model i0sfuz00baa1d03x6
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun00baa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz00baa_func i0sfuz00baa1d03x6_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz00baa1d03x6


model i0sfuz00baa1d06x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun00baa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz00baa_func i0sfuz00baa1d06x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz00baa1d06x5


model i0sfuz00baa1d09x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun00baa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz00baa_func i0sfuz00baa1d09x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz00baa1d09x5


model i0sfuz00baa1d12x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun00baa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz00baa_func i0sfuz00baa1d12x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz00baa1d12x5


model i0sfuz043aa1d02x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun043aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz043aa_func i0sfuz043aa1d02x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz043aa1d02x5


model i0sfuz043aa1d02x6
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun043aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz043aa_func i0sfuz043aa1d02x6_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz043aa1d02x6


model i0sfuz043aa1d03x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun043aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz043aa_func i0sfuz043aa1d03x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz043aa1d03x5


model i0sfuz043aa1d03x6
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz043aa_func i0sfuz043aa1d03x6_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz043aa1d03x6


model i0sfuz043aa1d06x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun043aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz043aa_func i0sfuz043aa1d06x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz043aa1d06x5


model i0sfuz043aa1d09x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun043aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz043aa_func i0sfuz043aa1d09x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz043aa1d09x5


model i0sfuz043aa1d12x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun043aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz043aa_func i0sfuz043aa1d12x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz043aa1d12x5


model i0sfuz08baa1d02x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun08baa1d02x5;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz08baa_func i0sfuz08baa1d02x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz08baa1d02x5


model i0sfuz08baa1d02x6
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun08baa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz08baa_func i0sfuz08baa1d02x6_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz08baa1d02x6


model i0sfuz08baa1d03x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun08baa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz08baa_func i0sfuz08baa1d03x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz08baa1d03x5


model i0sfuz08baa1d03x6
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun08baa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz08baa_func i0sfuz08baa1d03x6_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz08baa1d03x6


model i0sfuz08baa1d06x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun08baa1d06x5;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz08baa_func i0sfuz08baa1d06x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz08baa1d06x5


model i0sfuz08baa1d09x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun08baa1d12x5;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz08baa_func i0sfuz08baa1d09x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz08baa1d09x5


model i0sfuz08baa1d12x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun08baa1d12x5;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( )
  input (s) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz08baa_func i0sfuz08baa1d12x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz08baa1d12x5


model i0sfuz203aa1d02x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz203aa_func i0sfuz203aa1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz203aa1d02x5


model i0sfuz203aa1d02x6
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz203aa_func i0sfuz203aa1d02x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz203aa1d02x6


model i0sfuz203aa1d03x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz203aa_func i0sfuz203aa1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz203aa1d03x5


model i0sfuz203aa1d03x6
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz203aa_func i0sfuz203aa1d03x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz203aa1d03x6


model i0sfuz203aa1d06x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz203aa_func i0sfuz203aa1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz203aa1d06x5


model i0sfuz203aa1d09x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz203aa_func i0sfuz203aa1d09x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz203aa1d09x5


model i0sfuz210aa1d02x5
  (clk, d1, d2, ob1,
   ob2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz210aa_func i0sfuz210aa1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfuz210aa1d02x5


model i0sfuz210aa1d03x5
  (clk, d1, d2, ob1,
   ob2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz210aa_func i0sfuz210aa1d03x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfuz210aa1d03x5


model i0sfuz210aa1d06x5
  (clk, d1, d2, ob1,
   ob2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz210aa_func i0sfuz210aa1d06x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0sfuz210aa1d06x5


model i0sfuz280aa1d02x5
  (clkb, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz280aa_func i0sfuz280aa1d02x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz280aa1d02x5


model i0sfuz280aa1d03x5
  (clkb, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz280aa_func i0sfuz280aa1d03x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz280aa1d03x5


model i0sfuz280aa1d06x5
  (clkb, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz280aa_func i0sfuz280aa1d06x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz280aa1d06x5


model i0sfuz403aa1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz403aa_func i0sfuz403aa1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz403aa1q02x5


model i0sfuz403aa1q02x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz403aa_func i0sfuz403aa1q02x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz403aa1q02x6


model i0sfuz403aa1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz403aa_func i0sfuz403aa1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz403aa1q03x5


model i0sfuz403aa1q03x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz403aa_func i0sfuz403aa1q03x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz403aa1q03x6


model i0sfuz403aa1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz403aa_func i0sfuz403aa1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz403aa1q06x5


model i0sfuz410aa1q02x5
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz410aa_func i0sfuz410aa1q02x5_behav_inst (clk, d1, d2, d3, d4, ob1_tmp,
      ob2_tmp, ob3_tmp, ob4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
    primitive = _wire ob3 (ob3_random_init, ob3);
    primitive = _wire ob3_random_init (ob3_tmp, ob3_random_init);
    primitive = _wire ob4 (ob4_random_init, ob4);
    primitive = _wire ob4_random_init (ob4_tmp, ob4_random_init);
  )
) // end model i0sfuz410aa1q02x5


model i0sfuz410aa1q03x5
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz410aa_func i0sfuz410aa1q03x5_behav_inst (clk, d1, d2, d3, d4, ob1_tmp,
      ob2_tmp, ob3_tmp, ob4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
    primitive = _wire ob3 (ob3_random_init, ob3);
    primitive = _wire ob3_random_init (ob3_tmp, ob3_random_init);
    primitive = _wire ob4 (ob4_random_init, ob4);
    primitive = _wire ob4_random_init (ob4_tmp, ob4_random_init);
  )
) // end model i0sfuz410aa1q03x5


model i0sfuz410aa1q06x5
  (clk, d1, d2, d3,
   d4, ob1, ob2, ob3,
   ob4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob1) ( )
  output (ob2) ( )
  output (ob3) ( )
  output (ob4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz410aa_func i0sfuz410aa1q06x5_behav_inst (clk, d1, d2, d3, d4, ob1_tmp,
      ob2_tmp, ob3_tmp, ob4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
    primitive = _wire ob3 (ob3_random_init, ob3);
    primitive = _wire ob3_random_init (ob3_tmp, ob3_random_init);
    primitive = _wire ob4 (ob4_random_init, ob4);
    primitive = _wire ob4_random_init (ob4_tmp, ob4_random_init);
  )
) // end model i0sfuz410aa1q06x5


model i0sfuz443aa1q02x5
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz443aa_func i0sfuz443aa1q02x5_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz443aa1q02x5


model i0sfuz443aa1q02x6
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz443aa_func i0sfuz443aa1q02x6_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz443aa1q02x6


model i0sfuz443aa1q03x5
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz443aa_func i0sfuz443aa1q03x5_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz443aa1q03x5


model i0sfuz443aa1q03x6
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz443aa_func i0sfuz443aa1q03x6_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz443aa1q03x6


model i0sfuz443aa1q06x5
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz443aa_func i0sfuz443aa1q06x5_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, rb, si, so_tmp, ssb, mlc_n0,
      mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz443aa1q06x5


model i0sfuz480aa1q02x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz480aa_func i0sfuz480aa1q02x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz480aa1q02x5


model i0sfuz480aa1q03x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz480aa_func i0sfuz480aa1q03x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz480aa1q03x5


model i0sfuz480aa1q06x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz480aa_func i0sfuz480aa1q06x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz480aa1q06x5


model i0sfuz803aa1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz803aa_func i0sfuz803aa1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz803aa1q02x5


model i0sfuz803aa1q02x6
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz803aa_func i0sfuz803aa1q02x6_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz803aa1q02x6


model i0sfuz803aa1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz803aa_func i0sfuz803aa1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz803aa1q03x5


model i0sfuz803aa1q03x6
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz803aa_func i0sfuz803aa1q03x6_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz803aa1q03x6


model i0sfuz803aa1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fuz803aa_func i0sfuz803aa1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz803aa1q06x5


model i0sfvp003aa1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp003aa_func i0sfvp003aa1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp003aa1d02x5


model i0sfvp003aa1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp003aa_func i0sfvp003aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp003aa1d03x5


model i0sfvp003aa1d04x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp003aa_func i0sfvp003aa1d04x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp003aa1d04x5


model i0sfvp003aa1d06x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp003aa_func i0sfvp003aa1d06x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp003aa1d06x5


model i0sfvp003aa1d09x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp003aa_func i0sfvp003aa1d09x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp003aa1d09x5


model i0sfvp003aa1d12x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp003aa_func i0sfvp003aa1d12x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp003aa1d12x5


model i0sfvp003aa1d18x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp003aa_func i0sfvp003aa1d18x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp003aa1d18x5


model i0sfvp00baa1d02x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp00baa_func i0sfvp00baa1d02x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp00baa1d02x5


model i0sfvp00baa1d03x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp00baa_func i0sfvp00baa1d03x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp00baa1d03x5


model i0sfvp00baa1d06x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp00baa_func i0sfvp00baa1d06x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp00baa1d06x5


model i0sfvp00baa1d09x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp00baa_func i0sfvp00baa1d09x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp00baa1d09x5


model i0sfvp00baa1d12x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp00baa_func i0sfvp00baa1d12x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp00baa1d12x5


model i0sfvp08baa1d02x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp08baa_func i0sfvp08baa1d02x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp08baa1d02x5


model i0sfvp08baa1d03x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp08baa_func i0sfvp08baa1d03x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp08baa1d03x5


model i0sfvp08baa1d06x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp08baa_func i0sfvp08baa1d06x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp08baa1d06x5


model i0sfvp08baa1d09x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp08baa_func i0sfvp08baa1d09x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp08baa1d09x5


model i0sfvp08baa1d12x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp08baa_func i0sfvp08baa1d12x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvp08baa1d12x5


model i0sfvp203aa1d02x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp203aa_func i0sfvp203aa1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvp203aa1d02x5


model i0sfvp203aa1d03x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp203aa_func i0sfvp203aa1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvp203aa1d03x5


model i0sfvp203aa1d06x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp203aa_func i0sfvp203aa1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvp203aa1d06x5


model i0sfvp203aa1d09x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp203aa_func i0sfvp203aa1d09x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvp203aa1d09x5


model i0sfvp403aa1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp403aa_func i0sfvp403aa1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvp403aa1q02x5


model i0sfvp403aa1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp403aa_func i0sfvp403aa1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvp403aa1q03x5


model i0sfvp403aa1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp403aa_func i0sfvp403aa1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvp403aa1q06x5


model i0sfvp803aa1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp803aa_func i0sfvp803aa1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvp803aa1q02x5


model i0sfvp803aa1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp803aa_func i0sfvp803aa1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvp803aa1q03x5


model i0sfvp803aa1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCsupseq_fvp803aa_func i0sfvp803aa1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvp803aa1q06x5


model i0sfvq003aa1d02x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fvq003aa_func i0sfvq003aa1d02x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvq003aa1d02x5


model i0sfvq003aa1d03x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fvq003aa_func i0sfvq003aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvq003aa1d03x5


model i0sfvq003aa1d04x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fvq003aa_func i0sfvq003aa1d04x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvq003aa1d04x5


model i0sfvq003aa1d06x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fvq003aa_func i0sfvq003aa1d06x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvq003aa1d06x5


model i0sfvq003aa1d09x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fvq003aa_func i0sfvq003aa1d09x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvq003aa1d09x5


model i0sfvq003aa1d12x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fvq003aa_func i0sfvq003aa1d12x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvq003aa1d12x5


model i0sfvq003aa1d18x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCsupseq_fvq003aa_func i0sfvq003aa1d18x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvq003aa1d18x5


model i0slsn003aa1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn003aa_func i0slsn003aa1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn003aa1d02x5


model i0slsn003aa1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn003aa_func i0slsn003aa1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn003aa1d03x5


model i0slsn003aa1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn003aa_func i0slsn003aa1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn003aa1d06x5


model i0slsn003aa1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn003aa_func i0slsn003aa1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn003aa1d12x5


model i0slsn008aa1d02x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn008aa_func i0slsn008aa1d02x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn008aa1d02x5


model i0slsn008aa1d03x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn008aa_func i0slsn008aa1d03x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn008aa1d03x5


model i0slsn008aa1d06x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn008aa_func i0slsn008aa1d06x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn008aa1d06x5


model i0slsn008aa1d09x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn008aa_func i0slsn008aa1d09x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn008aa1d09x5


model i0slsn008aa1d12x5
  (clk, d, o, s)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn008aa_func i0slsn008aa1d12x5_behav_inst (clk, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn008aa1d12x5


model i0slsn083aa1d02x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn083aa_func i0slsn083aa1d02x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn083aa1d02x5


model i0slsn083aa1d03x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn083aa_func i0slsn083aa1d03x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn083aa1d03x5


model i0slsn083aa1d06x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn083aa_func i0slsn083aa1d06x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn083aa1d06x5


model i0slsn083aa1d12x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn083aa_func i0slsn083aa1d12x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn083aa1d12x5


model i0slsn088aa1d02x5
  (clkb, d, o, s)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn088aa_func i0slsn088aa1d02x5_behav_inst (clkb, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn088aa1d02x5


model i0slsn088aa1d03x5
  (clkb, d, o, s)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn088aa_func i0slsn088aa1d03x5_behav_inst (clkb, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn088aa1d03x5


model i0slsn088aa1d06x5
  (clkb, d, o, s)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn088aa_func i0slsn088aa1d06x5_behav_inst (clkb, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn088aa1d06x5


model i0slsn088aa1d12x5
  (clkb, d, o, s)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn088aa_func i0slsn088aa1d12x5_behav_inst (clkb, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn088aa1d12x5


model i0slsn088aa1d15x5
  (clkb, d, o, s)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn088aa_func i0slsn088aa1d15x5_behav_inst (clkb, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn088aa1d15x5


model i0slsn088aa1d18x5
  (clkb, d, o, s)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (s) ( )
  output (o) ( )
  (
    instance = INTCsupseq_lsn088aa_func i0slsn088aa1d18x5_behav_inst (clkb, d, o_tmp, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn088aa1d18x5
