[2025-09-18 02:16:43] START suite=qualcomm_srv trace=srv323_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv323_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3326561 heartbeat IPC: 3.006 cumulative IPC: 3.006 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6152731 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6152731 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6152732 heartbeat IPC: 3.538 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 11957875 heartbeat IPC: 1.723 cumulative IPC: 1.723 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 17953828 heartbeat IPC: 1.668 cumulative IPC: 1.695 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 23820451 heartbeat IPC: 1.705 cumulative IPC: 1.698 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 29565469 heartbeat IPC: 1.741 cumulative IPC: 1.708 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 35489193 heartbeat IPC: 1.688 cumulative IPC: 1.704 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 41060955 heartbeat IPC: 1.795 cumulative IPC: 1.719 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 46903743 heartbeat IPC: 1.712 cumulative IPC: 1.718 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 52693982 heartbeat IPC: 1.727 cumulative IPC: 1.719 (Simulation time: 00 hr 08 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv323_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000023 cycles: 58328107 heartbeat IPC: 1.775 cumulative IPC: 1.725 (Simulation time: 00 hr 09 min 27 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 57652385 cumulative IPC: 1.735 (Simulation time: 00 hr 10 min 24 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 57652385 cumulative IPC: 1.735 (Simulation time: 00 hr 10 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv323_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.735 instructions: 100000004 cycles: 57652385
CPU 0 Branch Prediction Accuracy: 97.06% MPKI: 5.371 Average ROB Occupancy at Mispredict: 86.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00029
BRANCH_INDIRECT: 0.007
BRANCH_CONDITIONAL: 5.362
BRANCH_DIRECT_CALL: 0.00045
BRANCH_INDIRECT_CALL: 0.00144
BRANCH_RETURN: 0.00025


====Backend Stall Breakdown====
ROB_STALL: 810576
LQ_STALL: 0
SQ_STALL: 1279142


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.48837
REPLAY_LOAD: 97.28738
NON_REPLAY_LOAD: 11.45779

== Total ==
ADDR_TRANS: 189810
REPLAY_LOAD: 134062
NON_REPLAY_LOAD: 486704

== Counts ==
ADDR_TRANS: 1161
REPLAY_LOAD: 1378
NON_REPLAY_LOAD: 42478

cpu0->cpu0_STLB TOTAL        ACCESS:     945975 HIT:     903054 MISS:      42921 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     945975 HIT:     903054 MISS:      42921 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 228.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     846075 HIT:     419757 MISS:     426318 MSHR_MERGE:      88187
cpu0->cpu0_L2C LOAD         ACCESS:     467794 HIT:     292927 MISS:     174867 MSHR_MERGE:      23240
cpu0->cpu0_L2C RFO          ACCESS:      65831 HIT:       6872 MISS:      58959 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     126796 HIT:      14380 MISS:     112416 MSHR_MERGE:      64947
cpu0->cpu0_L2C WRITE        ACCESS:      88992 HIT:      88556 MISS:        436 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96662 HIT:      17022 MISS:      79640 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112136 ISSUED:     111761 USEFUL:      24262 USELESS:       2243
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14961748 HIT:   14552757 MISS:     408991 MSHR_MERGE:     127622
cpu0->cpu0_L1I LOAD         ACCESS:   14961748 HIT:   14552757 MISS:     408991 MSHR_MERGE:     127622
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27615509 HIT:   26760596 MISS:     854913 MSHR_MERGE:     490643
cpu0->cpu0_L1D LOAD         ACCESS:   14896461 HIT:   14519483 MISS:     376978 MSHR_MERGE:     190553
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     595930 HIT:     555583 MISS:      40347 MSHR_MERGE:      24995
cpu0->cpu0_L1D WRITE        ACCESS:   12019920 HIT:   11679282 MISS:     340638 MSHR_MERGE:     274807
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103198 HIT:       6248 MISS:      96950 MSHR_MERGE:        288
cpu0->cpu0_L1D PREFETCH REQUESTED:    3462643 ISSUED:     595930 USEFUL:       2244 USELESS:       1390
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12771009 HIT:   12667956 MISS:     103053 MSHR_MERGE:      59239
cpu0->cpu0_ITLB LOAD         ACCESS:   12771009 HIT:   12667956 MISS:     103053 MSHR_MERGE:      59239
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.59 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24915555 HIT:   23594348 MISS:    1321207 MSHR_MERGE:     419046
cpu0->cpu0_DTLB LOAD         ACCESS:   24915555 HIT:   23594348 MISS:    1321207 MSHR_MERGE:     419046
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.34 cycles
cpu0->LLC TOTAL        ACCESS:     416619 HIT:     171174 MISS:     245445 MSHR_MERGE:      13047
cpu0->LLC LOAD         ACCESS:     151627 HIT:      40200 MISS:     111427 MSHR_MERGE:       2145
cpu0->LLC RFO          ACCESS:      58959 HIT:      15279 MISS:      43680 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47469 HIT:       8921 MISS:      38548 MSHR_MERGE:      10902
cpu0->LLC WRITE        ACCESS:      78924 HIT:      78734 MISS:        190 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79640 HIT:      28040 MISS:      51600 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8363
  ROW_BUFFER_MISS:     223755
  AVG DBUS CONGESTED CYCLE: 6.197
Channel 0 WQ ROW_BUFFER_HIT:      10826
  ROW_BUFFER_MISS:      48317
  FULL:          0
Channel 0 REFRESHES ISSUED:       4805

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1034371        11078         7271        25768
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          213          384         2789         7842
  STLB miss resolved @ L2C                0          535         2361         5239        22209
  STLB miss resolved @ LLC                0          772         4168         5128        24390
  STLB miss resolved @ MEM                0         1216         8012        16572        47502

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27940         2034        50653         2593         1276
---------------------------------------------------------------
  STLB miss resolved @ L1D               30            6           60          540          319
  STLB miss resolved @ L2C               18           37           40          148           67
  STLB miss resolved @ LLC               48           26          165         1559          466
  STLB miss resolved @ MEM               20            8           90          994          868
[2025-09-18 02:27:07] END   suite=qualcomm_srv trace=srv323_ap (rc=0)
