Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 98db55df285e45ccaa591cfe9446ec56 --incr --debug typical --relax --mt 16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 16 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLK' [D:/PROGRAM/HDL/powerClock/powerClock.srcs/sim_1/new/mian_test.sv:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLK' [D:/PROGRAM/HDL/powerClock/powerClock.srcs/sim_1/new/mian_test.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLK' [D:/PROGRAM/HDL/powerClock/powerClock.srcs/sim_1/new/mian_test.sv:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.POSEDGE_TO_PULSE
Compiling module xil_defaultlib.LEAPYEAR
Compiling module xil_defaultlib.COUNTER_ADJUST_MAX_MIN
Compiling module xil_defaultlib.COUNTER_ADJUST
Compiling module xil_defaultlib.COUNTER
Compiling module xil_defaultlib.main_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_test_behav
