Vivado Simulator 2017.4
Time resolution is 1 fs
Block Memory Generator module tb_design_1.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_design_1.dut.design_1_i.microblaze_0_local_memory1.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: tb_design_1.dut.design_1_i.mig_7series_0.u_design_1_mig_7series_0_1_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
tb_design_1.sdramddr3_0.reset at time 1675100.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_design_1.sdramddr3_0.cmd_task at time 1740814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_design_1.sdramddr3_0.cmd_task: at time 2143314.0 ps INFO: Load Mode 2
tb_design_1.sdramddr3_0.cmd_task: at time 2143314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
tb_design_1.sdramddr3_0.cmd_task: at time 2143314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
tb_design_1.sdramddr3_0.cmd_task: at time 2143314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 2143314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
tb_design_1.sdramddr3_0.cmd_task: at time 2143314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 3443314.0 ps INFO: Load Mode 3
tb_design_1.sdramddr3_0.cmd_task: at time 3443314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
tb_design_1.sdramddr3_0.cmd_task: at time 3443314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1 Additive Latency = 0
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 4743314.0 ps INFO: Load Mode 1 Qoff = Enabled
tb_design_1.sdramddr3_0.cmd_task: at time 6043314.0 ps INFO: Load Mode 0
tb_design_1.sdramddr3_0.cmd_task: at time 6043314.0 ps INFO: Load Mode 0 Burst Length =  8
tb_design_1.sdramddr3_0.cmd_task: at time 6043314.0 ps INFO: Load Mode 0 Burst Order = Sequential
tb_design_1.sdramddr3_0.cmd_task: at time 6043314.0 ps INFO: Load Mode 0 CAS Latency =           6
tb_design_1.sdramddr3_0.cmd_task: at time 6043314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
tb_design_1.sdramddr3_0.cmd_task: at time 6043314.0 ps INFO: Load Mode 0 Write Recovery =           6
tb_design_1.sdramddr3_0.cmd_task: at time 6043314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
tb_design_1.sdramddr3_0.cmd_task: at time 7343314.0 ps INFO: ZQ        long = 1
tb_design_1.sdramddr3_0.cmd_task: at time 7343314.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 9825100.0 ps
tb_design_1.sdramddr3_0.cmd_task: at time 9923314.0 ps INFO: Activate  bank 0 row 0000
tb_design_1.sdramddr3_0.cmd_task: at time 11223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 11233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11273314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11283314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11293314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11303314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11313314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11323314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11333314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11343314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11353314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 11355100.0 ps
tb_design_1.sdramddr3_0.data_task: at time 11355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11363314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11373314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11383314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 12713314.0 ps INFO: Precharge All
tb_design_1.sdramddr3_0.cmd_task: at time 12713314.0 ps INFO: Precharge bank   0
tb_design_1.sdramddr3_0.cmd_task: at time 14013314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 15313314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 16613314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 17913314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 19213314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 20513314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 21813314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 23113314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 24413314.0 ps INFO: Activate  bank 0 row 0000
tb_design_1.sdramddr3_0.cmd_task: at time 25713314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 25723314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 25727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 25733314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 25734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 25743314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 25744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 25765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 27043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 27053314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 27057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 27063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 27064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 27073314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 27074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 27095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 28373314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 28383314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 28387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 28393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 28394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 28403314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 28404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 28425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 29703314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 29713314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 29717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 29723314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 29724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 29733314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 29734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 29755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 31033314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 31043314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 31047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 31053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 31054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 31063314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 31064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 31085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 32363314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 32373314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 32377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 32383314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 32384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 32393314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 32394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 32415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 33693314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 33703314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 33707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 33713314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 33714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 33723314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 33724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 33745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 35023314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.cmd_task: at time 35033314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 35037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 35043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 35044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.cmd_task: at time 35053314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 35054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
tb_design_1.sdramddr3_0.data_task: at time 35075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 35165100.0 ps
tb_design_1.sdramddr3_0.cmd_task: at time 36353314.0 ps INFO: Precharge All
tb_design_1.sdramddr3_0.cmd_task: at time 36353314.0 ps INFO: Precharge bank   0
tb_design_1.sdramddr3_0.cmd_task: at time 37653314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1 Additive Latency = 0
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 38953314.0 ps INFO: Load Mode 1 Qoff = Enabled
tb_design_1.sdramddr3_0.main: at time 39088314.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39352236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39352236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39352236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39352236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39354736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39354736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39354736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39354736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39357236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39357236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39357236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39357236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39359736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39359736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39359736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39359736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39362236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39362236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39362236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39362236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39482236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39482236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39482236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39482236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39484736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39484736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39484736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39484736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39487236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39487236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39487236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39487236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39489736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39489736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39489736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39489736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39492236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39492236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39492236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39492236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39612236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39612236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39612236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39612236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39614736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39614736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39614736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39614736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39617236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39617236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39617236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39617236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39619736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39619736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39619736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39619736.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39622236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39622236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39622236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39622236.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39742255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39742255.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39742255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39742255.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39744755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39744755.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39744755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39744755.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39747255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39747255.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39747255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39747255.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39749755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39749755.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39749755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39749755.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39752255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39752255.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39752255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39752255.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39872314.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39872314.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39874814.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39874814.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39877314.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39877314.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39879823.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39879823.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39882323.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 39882323.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40002382.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40002382.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40004882.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40004882.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40007382.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40007382.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40009882.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40009882.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40012382.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40012382.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40132441.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40132441.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40134941.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40134941.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40137450.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40137450.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40139950.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40139950.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40142450.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40142450.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40262509.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40262509.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40265009.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40265009.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40267509.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40267509.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40270009.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40270009.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40272509.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40272509.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40392568.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40392568.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40395068.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40395068.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40397577.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40397577.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40400077.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40400077.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40402577.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40402577.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40522636.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40522636.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40525136.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40525136.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40527636.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40527636.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40530136.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40530136.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40532636.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40532636.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40652998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40652998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40655498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40655498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40657998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40657998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40660498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40660498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40662998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40662998.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 40755100.0 ps
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40782998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40782998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40785498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40785498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40787998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40787998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40790498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40790498.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40792998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.dqs_pos_timing_check: at time 40792998.0 ps Write Leveling @ DQS ck = 0
tb_design_1.sdramddr3_0.main: at time 40818314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1 Additive Latency = 0
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 40873314.0 ps INFO: Load Mode 1 Qoff = Enabled
tb_design_1.sdramddr3_0.cmd_task: at time 42173314.0 ps INFO: Load Mode 2
tb_design_1.sdramddr3_0.cmd_task: at time 42173314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
tb_design_1.sdramddr3_0.cmd_task: at time 42173314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
tb_design_1.sdramddr3_0.cmd_task: at time 42173314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 42173314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
tb_design_1.sdramddr3_0.cmd_task: at time 42173314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
tb_design_1.sdramddr3_0.cmd_task: at time 44753314.0 ps INFO: Precharge All
tb_design_1.sdramddr3_0.cmd_task: at time 46053314.0 ps INFO: Refresh  
tb_design_1.sdramddr3_0.cmd_task: at time 47353314.0 ps INFO: Activate  bank 0 row 0000
tb_design_1.sdramddr3_0.cmd_task: at time 48653314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.main: at time 48658314.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
tb_design_1.sdramddr3_0.cmd_task: at time 48663314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 48667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_design_1.sdramddr3_0.data_task: at time 48668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_design_1.sdramddr3_0.data_task: at time 48669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_design_1.sdramddr3_0.data_task: at time 48670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_design_1.sdramddr3_0.data_task: at time 48672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_design_1.sdramddr3_0.data_task: at time 48673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_design_1.sdramddr3_0.cmd_task: at time 48673314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 48674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_design_1.sdramddr3_0.data_task: at time 48675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
tb_design_1.sdramddr3_0.data_task: at time 48677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
tb_design_1.sdramddr3_0.data_task: at time 48678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
tb_design_1.sdramddr3_0.data_task: at time 48679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
tb_design_1.sdramddr3_0.data_task: at time 48680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
tb_design_1.sdramddr3_0.data_task: at time 48682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
tb_design_1.sdramddr3_0.data_task: at time 48683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
tb_design_1.sdramddr3_0.cmd_task: at time 48683314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
tb_design_1.sdramddr3_0.data_task: at time 48684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
tb_design_1.sdramddr3_0.data_task: at time 48685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
tb_design_1.sdramddr3_0.data_task: at time 48687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
tb_design_1.sdramddr3_0.data_task: at time 48688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
tb_design_1.sdramddr3_0.data_task: at time 48689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
tb_design_1.sdramddr3_0.data_task: at time 48690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
tb_design_1.sdramddr3_0.data_task: at time 48692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
tb_design_1.sdramddr3_0.data_task: at time 48693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
tb_design_1.sdramddr3_0.data_task: at time 48694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
tb_design_1.sdramddr3_0.data_task: at time 48695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
tb_design_1.sdramddr3_0.data_task: at time 48697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
tb_design_1.sdramddr3_0.data_task: at time 48698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
tb_design_1.sdramddr3_0.data_task: at time 48699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
tb_design_1.sdramddr3_0.data_task: at time 48700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
tb_design_1.sdramddr3_0.data_task: at time 48702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
tb_design_1.sdramddr3_0.data_task: at time 48703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
tb_design_1.sdramddr3_0.data_task: at time 48704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
tb_design_1.sdramddr3_0.data_task: at time 48705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
tb_design_1.sdramddr3_0.cmd_task: at time 49983314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
tb_design_1.sdramddr3_0.main: at time 49988314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
tb_design_1.sdramddr3_0.data_task: at time 49997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
tb_design_1.sdramddr3_0.data_task: at time 49998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
tb_design_1.sdramddr3_0.data_task: at time 49999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
tb_design_1.sdramddr3_0.data_task: at time 50000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
tb_design_1.sdramddr3_0.data_task: at time 50002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
tb_design_1.sdramddr3_0.data_task: at time 50003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
tb_design_1.sdramddr3_0.data_task: at time 50004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
tb_design_1.sdramddr3_0.data_task: at time 50005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
