/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:54:24 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_xpt_xmemif.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:38p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_XPT_XMEMIF_H__
#define BCHP_XPT_XMEMIF_H__

/***************************************************************************
 *XPT_XMEMIF - XPT XMEMIF Control Registers
 ***************************************************************************/
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF    0x00381000 /* SCB Write Client select register for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF    0x00381004 /* SCB Write Client select register for XCBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB  0x00381008 /* SCB Write Client select register for RAVE CDB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB  0x0038100c /* SCB Write Client select register for RAVE ITB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG       0x00381010 /* SCB Write Client select register for MESSAGE */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF    0x00381014 /* SCB Read Client select register for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE 0x00381018 /* SCB Read Client select register for XCBUFF RAVE */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0 0x0038101c /* SCB Read Client select register for XCBUFF RMX0 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1 0x00381020 /* SCB Read Client select register for XCBUFF RMX1 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG 0x00381024 /* SCB Read Client select register for XCBUFF MSG */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0       0x00381028 /* SCB Read Client select register for Playback0 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1       0x0038102c /* SCB Read Client select register for Playback1 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2       0x00381030 /* SCB Read Client select register for Playback2 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3       0x00381034 /* SCB Read Client select register for Playback3 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4       0x00381038 /* SCB Read Client select register for Playback4 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5       0x0038103c /* SCB Read Client select register for Playback5 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6       0x00381040 /* SCB Read Client select register for Playback6 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7       0x00381044 /* SCB Read Client select register for Playback7 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB      0x00381048 /* SCB Read Client select register for PSUB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE          0x0038104c /* SCB Write Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE          0x00381050 /* SCB Read Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF0          0x00381054 /* TM Control */
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF1          0x00381058 /* TM Control */
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF0          0x0038105c /* TM Control */
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF1          0x00381060 /* TM Control */
#define BCHP_XPT_XMEMIF_WR_DEBUG                 0x00381064 /* Debug and Test register for XMEMIF write */
#define BCHP_XPT_XMEMIF_RD_DEBUG                 0x00381068 /* Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG          0x0038106c /* Interrupt Status Register */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN       0x00381070 /* Interrupt Status Enable Register */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS     0x00381074 /* Ready Accept Status On the Wr XMEM interface */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM   0x00381078 /* Ready Accept Status On the RD XMEM interface */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC   0x0038107c /* Ready Accept Status On the RD XMEM interface */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO            0x00381080 /* DRAM Secured Address Range Low */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI            0x00381084 /* DRAM Secured Address Range High */

/***************************************************************************
 *SCB_WR_ARB_SEL_RSBUFF - SCB Write Client select register for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RSBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RSBUFF :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_SEL_XCBUFF - SCB Write Client select register for XCBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_XCBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_XCBUFF :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_CDB - SCB Write Client select register for RAVE CDB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_ITB - SCB Write Client select register for RAVE ITB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_SEL_MSG - SCB Write Client select register for MESSAGE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_RSBUFF - SCB Read Client select register for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RAVE - SCB Read Client select register for XCBUFF RAVE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RAVE :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RAVE :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RMX0 - SCB Read Client select register for XCBUFF RMX0
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX0 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX0 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RMX1 - SCB Read Client select register for XCBUFF RMX1
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX1 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX1 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_MSG - SCB Read Client select register for XCBUFF MSG
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_MSG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_reserved0_MASK   0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_reserved0_SHIFT  2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_MSG :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB0 - SCB Read Client select register for Playback0
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB1 - SCB Read Client select register for Playback1
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB2 - SCB Read Client select register for Playback2
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB3 - SCB Read Client select register for Playback3
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB3 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB3 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB4 - SCB Read Client select register for Playback4
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB4 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB4 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB5 - SCB Read Client select register for Playback5
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB5 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB5 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB6 - SCB Read Client select register for Playback6
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB6 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB6 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB7 - SCB Read Client select register for Playback7
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB7 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB7 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PSUB - SCB Read Client select register for PSUB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_MODE - SCB Write Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved0 [31:18] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_MASK             0xfffc0000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_SHIFT            18

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_SHIFT    16

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved1 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_SHIFT            10

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_SHIFT    8

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved2 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_SHIFT            2

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_SHIFT    0

/***************************************************************************
 *SCB_RD_ARB_MODE - SCB Read Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved0 [31:18] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_MASK             0xfffc0000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_SHIFT            18

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_SHIFT    16

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved1 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_SHIFT            10

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_SHIFT    8

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved2 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_SHIFT            2

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_SHIFT    0

/***************************************************************************
 *TM_SCB_WR_DBUF0 - TM Control
 ***************************************************************************/
/* XPT_XMEMIF :: TM_SCB_WR_DBUF0 :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF0_reserved0_MASK             0xffffff00
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF0_reserved0_SHIFT            8

/* XPT_XMEMIF :: TM_SCB_WR_DBUF0 :: TM [07:00] */
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF0_TM_MASK                    0x000000ff
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF0_TM_SHIFT                   0

/***************************************************************************
 *TM_SCB_WR_DBUF1 - TM Control
 ***************************************************************************/
/* XPT_XMEMIF :: TM_SCB_WR_DBUF1 :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF1_reserved0_MASK             0xffffff00
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF1_reserved0_SHIFT            8

/* XPT_XMEMIF :: TM_SCB_WR_DBUF1 :: TM [07:00] */
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF1_TM_MASK                    0x000000ff
#define BCHP_XPT_XMEMIF_TM_SCB_WR_DBUF1_TM_SHIFT                   0

/***************************************************************************
 *TM_SCB_RD_DBUF0 - TM Control
 ***************************************************************************/
/* XPT_XMEMIF :: TM_SCB_RD_DBUF0 :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF0_reserved0_MASK             0xffffff00
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF0_reserved0_SHIFT            8

/* XPT_XMEMIF :: TM_SCB_RD_DBUF0 :: TM [07:00] */
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF0_TM_MASK                    0x000000ff
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF0_TM_SHIFT                   0

/***************************************************************************
 *TM_SCB_RD_DBUF1 - TM Control
 ***************************************************************************/
/* XPT_XMEMIF :: TM_SCB_RD_DBUF1 :: reserved0 [31:08] */
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF1_reserved0_MASK             0xffffff00
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF1_reserved0_SHIFT            8

/* XPT_XMEMIF :: TM_SCB_RD_DBUF1 :: TM [07:00] */
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF1_TM_MASK                    0x000000ff
#define BCHP_XPT_XMEMIF_TM_SCB_RD_DBUF1_TM_SHIFT                   0

/***************************************************************************
 *WR_DEBUG - Debug and Test register for XMEMIF write
 ***************************************************************************/
/* XPT_XMEMIF :: WR_DEBUG :: reserved0 [31:05] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_MASK                    0xffffffe0
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_SHIFT                   5

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_ERROR [04:00] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_MASK                0x0000001f
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_SHIFT               0

/***************************************************************************
 *RD_DEBUG - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG :: reserved0 [31:14] */
#define BCHP_XPT_XMEMIF_RD_DEBUG_reserved0_MASK                    0xffffc000
#define BCHP_XPT_XMEMIF_RD_DEBUG_reserved0_SHIFT                   14

/* XPT_XMEMIF :: RD_DEBUG :: RD_LCIF_ERROR [13:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG_RD_LCIF_ERROR_MASK                0x00003fff
#define BCHP_XPT_XMEMIF_RD_DEBUG_RD_LCIF_ERROR_SHIFT               0

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_MASK             0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_SHIFT            2

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_WRITE_ERROR [01:01] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_MASK    0x00000002
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_SHIFT   1

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_READ_ERROR [00:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_MASK     0x00000001
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_SHIFT    0

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_SHIFT         2

/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [01:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK 0x00000003
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT 0

/***************************************************************************
 *WR_RDY_ACCEPT_STATUS - Ready Accept Status On the Wr XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved0 [31:20] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_MASK        0xfff00000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_SHIFT       20

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL0 [19:19] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_MASK       0x00080000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_SHIFT      19

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL1 [18:18] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_MASK       0x00040000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_SHIFT      18

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL2 [17:17] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_MASK       0x00020000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_SHIFT      17

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL3 [16:16] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_MASK       0x00010000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_SHIFT      16

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL4 [15:15] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_MASK       0x00008000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_SHIFT      15

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL0 [14:14] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_MASK      0x00004000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_SHIFT     14

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL1 [13:13] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_MASK      0x00002000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_SHIFT     13

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL2 [12:12] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_MASK      0x00001000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_SHIFT     12

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL3 [11:11] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_MASK      0x00000800
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_SHIFT     11

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL4 [10:10] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_MASK      0x00000400
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_SHIFT     10

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL0 [09:09] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_MASK   0x00000200
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_SHIFT  9

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL1 [08:08] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_MASK   0x00000100
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_SHIFT  8

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL2 [07:07] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_MASK   0x00000080
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_SHIFT  7

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL3 [06:06] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_MASK   0x00000040
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_SHIFT  6

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL4 [05:05] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_MASK   0x00000020
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_SHIFT  5

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL0 [04:04] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_MASK  0x00000010
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_SHIFT 4

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL1 [03:03] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_MASK  0x00000008
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_SHIFT 3

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL2 [02:02] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_MASK  0x00000004
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_SHIFT 2

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL3 [01:01] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_MASK  0x00000002
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_SHIFT 1

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL4 [00:00] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_MASK  0x00000001
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_LCTOXMEM - Ready Accept Status On the RD XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: reserved0 [31:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_reserved0_MASK      0xf0000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_reserved0_SHIFT     28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL0 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL0_MASK     0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL0_SHIFT    27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL1 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL1_MASK     0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL1_SHIFT    26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL2 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL2_MASK     0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL2_SHIFT    25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL3 [24:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL3_MASK     0x01000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL3_SHIFT    24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL4 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL4_MASK     0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL4_SHIFT    23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL5 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL5_MASK     0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL5_SHIFT    22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL6 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL6_MASK     0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL6_SHIFT    21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL7 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL7_MASK     0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL7_SHIFT    20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL8 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL8_MASK     0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL8_SHIFT    19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL9 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL9_MASK     0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL9_SHIFT    18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL10 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL10_MASK    0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL10_SHIFT   17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL11 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL11_MASK    0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL11_SHIFT   16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL12 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL12_MASK    0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL12_SHIFT   15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL13 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL13_MASK    0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL13_SHIFT   14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL0 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL0_MASK    0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL0_SHIFT   13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL1 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL1_MASK    0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL1_SHIFT   12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL2 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL2_MASK    0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL2_SHIFT   11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL3 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL3_MASK    0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL3_SHIFT   10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL4 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL4_MASK    0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL4_SHIFT   9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL5 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL5_MASK    0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL5_SHIFT   8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL6 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL6_MASK    0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL6_SHIFT   7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL7 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL7_MASK    0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL7_SHIFT   6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL8 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL8_MASK    0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL8_SHIFT   5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL9 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL9_MASK    0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL9_SHIFT   4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL10 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL10_MASK   0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL10_SHIFT  3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL11 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL11_MASK   0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL11_SHIFT  2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL12 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL12_MASK   0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL12_SHIFT  1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL13 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL13_MASK   0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL13_SHIFT  0

/***************************************************************************
 *RD_RDY_ACCEPT_XMEMTOLC - Ready Accept Status On the RD XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: reserved0 [31:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_reserved0_MASK      0xf0000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_reserved0_SHIFT     28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL0 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL0_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL0_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL1 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL1_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL1_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL2 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL2_MASK 0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL2_SHIFT 25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL3 [24:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL3_MASK 0x01000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL3_SHIFT 24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL4 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL4_MASK 0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL4_SHIFT 23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL5 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL5_MASK 0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL5_SHIFT 22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL6 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL6_MASK 0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL6_SHIFT 21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL7 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL7_MASK 0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL7_SHIFT 20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL8 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL8_MASK 0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL8_SHIFT 19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL9 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL9_MASK 0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL9_SHIFT 18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL10 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL10_MASK 0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL10_SHIFT 17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL11 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL11_MASK 0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL11_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL12 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL12_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL12_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL13 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL13_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL13_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL0 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL0_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL0_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL1 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL1_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL1_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL2 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL2_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL2_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL3 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL3_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL3_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL4 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL4_MASK 0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL4_SHIFT 9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL5 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL5_MASK 0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL5_SHIFT 8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL6 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL6_MASK 0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL6_SHIFT 7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL7 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL7_MASK 0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL7_SHIFT 6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL8 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL8_MASK 0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL8_SHIFT 5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL9 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL9_MASK 0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL9_SHIFT 4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL10 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL10_MASK 0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL10_SHIFT 3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL11 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL11_MASK 0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL11_SHIFT 2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL12 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL12_MASK 0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL12_SHIFT 1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL13 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL13_MASK 0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL13_SHIFT 0

/***************************************************************************
 *SEC_REGION_LO - DRAM Secured Address Range Low
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_LO :: SEC_REGION_LO [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_LO :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_SHIFT              0

/***************************************************************************
 *SEC_REGION_HI - DRAM Secured Address Range High
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_HI :: SEC_REGION_HI [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_HI :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_SHIFT              0

#endif /* #ifndef BCHP_XPT_XMEMIF_H__ */

/* End of File */
