
main_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018fb4  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001180  080190f8  080190f8  0001a0f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801a278  0801a278  0001b278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801a280  0801a280  0001b280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801a284  0801a284  0001b284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000f0  20000008  0801a288  0001c008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 SYSTEM_DRIVER_CONTEXT 00000011  200000f8  0801a378  0001c0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000914  2000010c  0801a389  0001c10c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000a20  0801a389  0001ca20  2**0
                  ALLOC
 10 .ARM.attributes 00000034  00000000  00000000  0001db5a  2**0
                  CONTENTS, READONLY
 11 MAPPING_TABLE 00000028  20030000  20030000  0001e000  2**2
                  ALLOC
 12 MB_MEM1       000000bc  20030028  20030028  0001e000  2**2
                  ALLOC
 13 .MB_MEM2      00000a76  200300e4  0801a389  0001d0e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 14 .debug_info   00053b77  00000000  00000000  0001db8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008c4b  00000000  00000000  00071705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000042bc  00000000  00000000  0007a350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000271e  00000000  00000000  0007e60c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00030005  00000000  00000000  00080d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004879e  00000000  00000000  000b0d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011bf39  00000000  00000000  000f94cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00008cbb  00000000  00000000  00215406  2**0
                  CONTENTS, READONLY
 22 .iar.rtmodel  00000396  00000000  00000000  0021e0c1  2**0
                  CONTENTS, READONLY
 23 .iar_vfe_header 00000044  00000000  00000000  0021e458  2**2
                  CONTENTS, READONLY
 24 .debug_frame  0000fe8c  00000000  00000000  0021e49c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 00000063  00000000  00000000  0022e328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_types  00003203  00000000  00000000  0022e38b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 27 .debug_macinfo 00000945  00000000  00000000  0023158e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 28 .debug_loc    00008035  00000000  00000000  00231ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 29 .debug_pubnames 00001a87  00000000  00000000  00239f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 30 .debug_ranges 00000048  00000000  00000000  0023b98f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000010c 	.word	0x2000010c
 800015c:	00000000 	.word	0x00000000
 8000160:	080190dc 	.word	0x080190dc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000110 	.word	0x20000110
 800017c:	080190dc 	.word	0x080190dc

08000180 <ZbZclAttrAddSorted>:
 8000180:	b430      	push	{r4, r5}
 8000182:	0002      	movs	r2, r0
 8000184:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8000186:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 800018a:	42a0      	cmp	r0, r4
 800018c:	d001      	beq.n	8000192 <??ZbZclAttrAddSorted_0>
 800018e:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8000190:	e000      	b.n	8000194 <??ZbZclAttrAddSorted_1>

08000192 <??ZbZclAttrAddSorted_0>:
 8000192:	2000      	movs	r0, #0

08000194 <??ZbZclAttrAddSorted_1>:
 8000194:	2800      	cmp	r0, #0
 8000196:	d017      	beq.n	80001c8 <??ZbZclAttrAddSorted_2>
 8000198:	0003      	movs	r3, r0
 800019a:	688c      	ldr	r4, [r1, #8]
 800019c:	8824      	ldrh	r4, [r4, #0]
 800019e:	689d      	ldr	r5, [r3, #8]
 80001a0:	882d      	ldrh	r5, [r5, #0]
 80001a2:	42ac      	cmp	r4, r5
 80001a4:	d207      	bcs.n	80001b6 <??ZbZclAttrAddSorted_3>
 80001a6:	600b      	str	r3, [r1, #0]
 80001a8:	685c      	ldr	r4, [r3, #4]
 80001aa:	604c      	str	r4, [r1, #4]
 80001ac:	680c      	ldr	r4, [r1, #0]
 80001ae:	6061      	str	r1, [r4, #4]
 80001b0:	684c      	ldr	r4, [r1, #4]
 80001b2:	6021      	str	r1, [r4, #0]
 80001b4:	e011      	b.n	80001da <??ZbZclAttrAddSorted_4>

080001b6 <??ZbZclAttrAddSorted_3>:
 80001b6:	6804      	ldr	r4, [r0, #0]
 80001b8:	f112 0524 	adds.w	r5, r2, #36	@ 0x24
 80001bc:	42ac      	cmp	r4, r5
 80001be:	d001      	beq.n	80001c4 <??ZbZclAttrAddSorted_5>
 80001c0:	6800      	ldr	r0, [r0, #0]
 80001c2:	e7e7      	b.n	8000194 <??ZbZclAttrAddSorted_1>

080001c4 <??ZbZclAttrAddSorted_5>:
 80001c4:	2000      	movs	r0, #0
 80001c6:	e7e5      	b.n	8000194 <??ZbZclAttrAddSorted_1>

080001c8 <??ZbZclAttrAddSorted_2>:
 80001c8:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 80001cc:	600c      	str	r4, [r1, #0]
 80001ce:	6a94      	ldr	r4, [r2, #40]	@ 0x28
 80001d0:	604c      	str	r4, [r1, #4]
 80001d2:	680c      	ldr	r4, [r1, #0]
 80001d4:	6061      	str	r1, [r4, #4]
 80001d6:	684c      	ldr	r4, [r1, #4]
 80001d8:	6021      	str	r1, [r4, #0]

080001da <??ZbZclAttrAddSorted_4>:
 80001da:	bc30      	pop	{r4, r5}
 80001dc:	4770      	bx	lr

080001de <ZbZclAttrFind>:
 80001de:	b430      	push	{r4, r5}
 80001e0:	0003      	movs	r3, r0
 80001e2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80001e4:	f113 0224 	adds.w	r2, r3, #36	@ 0x24
 80001e8:	4290      	cmp	r0, r2
 80001ea:	d001      	beq.n	80001f0 <??ZbZclAttrFind_0>
 80001ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80001ee:	e000      	b.n	80001f2 <??ZbZclAttrFind_1>

080001f0 <??ZbZclAttrFind_0>:
 80001f0:	2200      	movs	r2, #0

080001f2 <??ZbZclAttrFind_1>:
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d012      	beq.n	800021c <??ZbZclAttrFind_2>
 80001f6:	0014      	movs	r4, r2
 80001f8:	68a0      	ldr	r0, [r4, #8]
 80001fa:	8800      	ldrh	r0, [r0, #0]
 80001fc:	000d      	movs	r5, r1
 80001fe:	b2ad      	uxth	r5, r5
 8000200:	42a8      	cmp	r0, r5
 8000202:	d005      	beq.n	8000210 <??ZbZclAttrFind_3>
 8000204:	6810      	ldr	r0, [r2, #0]
 8000206:	f113 0524 	adds.w	r5, r3, #36	@ 0x24
 800020a:	42a8      	cmp	r0, r5
 800020c:	d004      	beq.n	8000218 <??ZbZclAttrFind_4>
 800020e:	e001      	b.n	8000214 <??ZbZclAttrFind_5>

08000210 <??ZbZclAttrFind_3>:
 8000210:	0020      	movs	r0, r4
 8000212:	e004      	b.n	800021e <??ZbZclAttrFind_6>

08000214 <??ZbZclAttrFind_5>:
 8000214:	6812      	ldr	r2, [r2, #0]
 8000216:	e7ec      	b.n	80001f2 <??ZbZclAttrFind_1>

08000218 <??ZbZclAttrFind_4>:
 8000218:	2200      	movs	r2, #0
 800021a:	e7ea      	b.n	80001f2 <??ZbZclAttrFind_1>

0800021c <??ZbZclAttrFind_2>:
 800021c:	2000      	movs	r0, #0

0800021e <??ZbZclAttrFind_6>:
 800021e:	bc30      	pop	{r4, r5}
 8000220:	4770      	bx	lr

08000222 <ZbZclAttrHandleDiscover>:
 8000222:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000226:	b09f      	sub	sp, #124	@ 0x7c
 8000228:	0004      	movs	r4, r0
 800022a:	000d      	movs	r5, r1
 800022c:	0016      	movs	r6, r2
 800022e:	2708      	movs	r7, #8
 8000230:	f05f 0800 	movs.w	r8, #0
 8000234:	f10d 0908 	add.w	r9, sp, #8
 8000238:	4642      	mov	r2, r8
 800023a:	0039      	movs	r1, r7
 800023c:	4648      	mov	r0, r9
 800023e:	f007 fd6b 	bl	8007d18 <__aeabi_memset>
 8000242:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8000244:	2803      	cmp	r0, #3
 8000246:	d206      	bcs.n	8000256 <??ZbZclAttrHandleDiscover_0>
 8000248:	2380      	movs	r3, #128	@ 0x80
 800024a:	002a      	movs	r2, r5
 800024c:	0031      	movs	r1, r6
 800024e:	0020      	movs	r0, r4
 8000250:	f013 fa30 	bl	80136b4 <ZbZclSendDefaultResponse>
 8000254:	e070      	b.n	8000338 <??ZbZclAttrHandleDiscover_1>

08000256 <??ZbZclAttrHandleDiscover_0>:
 8000256:	f05f 0800 	movs.w	r8, #0
 800025a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800025c:	4641      	mov	r1, r8
 800025e:	b2c9      	uxtb	r1, r1
 8000260:	4408      	add	r0, r1
 8000262:	f006 ff2e 	bl	80070c2 <pletoh16>
 8000266:	0007      	movs	r7, r0
 8000268:	f118 0802 	adds.w	r8, r8, #2
 800026c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800026e:	4641      	mov	r1, r8
 8000270:	b2c9      	uxtb	r1, r1
 8000272:	5c40      	ldrb	r0, [r0, r1]
 8000274:	f88d 0004 	strb.w	r0, [sp, #4]
 8000278:	f118 0801 	adds.w	r8, r8, #1
 800027c:	2000      	movs	r0, #0
 800027e:	f88d 0008 	strb.w	r0, [sp, #8]
 8000282:	7868      	ldrb	r0, [r5, #1]
 8000284:	f88d 0009 	strb.w	r0, [sp, #9]
 8000288:	78a8      	ldrb	r0, [r5, #2]
 800028a:	2800      	cmp	r0, #0
 800028c:	d101      	bne.n	8000292 <??ZbZclAttrHandleDiscover_2>
 800028e:	2001      	movs	r0, #1
 8000290:	e000      	b.n	8000294 <??ZbZclAttrHandleDiscover_3>

08000292 <??ZbZclAttrHandleDiscover_2>:
 8000292:	2000      	movs	r0, #0

08000294 <??ZbZclAttrHandleDiscover_3>:
 8000294:	f88d 000a 	strb.w	r0, [sp, #10]
 8000298:	2001      	movs	r0, #1
 800029a:	f88d 000b 	strb.w	r0, [sp, #11]
 800029e:	88a8      	ldrh	r0, [r5, #4]
 80002a0:	f8ad 000c 	strh.w	r0, [sp, #12]
 80002a4:	79a8      	ldrb	r0, [r5, #6]
 80002a6:	f88d 000e 	strb.w	r0, [sp, #14]
 80002aa:	200d      	movs	r0, #13
 80002ac:	f88d 000f 	strb.w	r0, [sp, #15]
 80002b0:	2239      	movs	r2, #57	@ 0x39
 80002b2:	a910      	add	r1, sp, #64	@ 0x40
 80002b4:	a802      	add	r0, sp, #8
 80002b6:	f006 f969 	bl	800658c <ZbZclAppendHeader>
 80002ba:	4682      	mov	sl, r0
 80002bc:	f1ba 0f00 	cmp.w	sl, #0
 80002c0:	d506      	bpl.n	80002d0 <??ZbZclAttrHandleDiscover_4>
 80002c2:	2380      	movs	r3, #128	@ 0x80
 80002c4:	002a      	movs	r2, r5
 80002c6:	0031      	movs	r1, r6
 80002c8:	0020      	movs	r0, r4
 80002ca:	f013 f9f3 	bl	80136b4 <ZbZclSendDefaultResponse>
 80002ce:	e033      	b.n	8000338 <??ZbZclAttrHandleDiscover_1>

080002d0 <??ZbZclAttrHandleDiscover_4>:
 80002d0:	f1da 0039 	rsbs	r0, sl, #57	@ 0x39
 80002d4:	9000      	str	r0, [sp, #0]
 80002d6:	a810      	add	r0, sp, #64	@ 0x40
 80002d8:	eb00 030a 	add.w	r3, r0, sl
 80002dc:	aa01      	add	r2, sp, #4
 80002de:	0039      	movs	r1, r7
 80002e0:	b289      	uxth	r1, r1
 80002e2:	0020      	movs	r0, r4
 80002e4:	f000 f82b 	bl	800033e <ZbZclAttrDiscoverGetList>
 80002e8:	4681      	mov	r9, r0
 80002ea:	eb19 090a 	adds.w	r9, r9, sl
 80002ee:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80002f2:	2800      	cmp	r0, #0
 80002f4:	d104      	bne.n	8000300 <??ZbZclAttrHandleDiscover_5>
 80002f6:	0030      	movs	r0, r6
 80002f8:	f012 fdb6 	bl	8012e68 <ZbApsAddrIsBcast>
 80002fc:	2800      	cmp	r0, #0
 80002fe:	d11b      	bne.n	8000338 <??ZbZclAttrHandleDiscover_1>

08000300 <??ZbZclAttrHandleDiscover_5>:
 8000300:	0032      	movs	r2, r6
 8000302:	a904      	add	r1, sp, #16
 8000304:	0020      	movs	r0, r4
 8000306:	f003 fd18 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 800030a:	a804      	add	r0, sp, #16
 800030c:	f116 0110 	adds.w	r1, r6, #16
 8000310:	2210      	movs	r2, #16
 8000312:	f017 f938 	bl	8017586 <__aeabi_memcpy>
 8000316:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 800031a:	f003 fca6 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 800031e:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8000322:	a810      	add	r0, sp, #64	@ 0x40
 8000324:	900a      	str	r0, [sp, #40]	@ 0x28
 8000326:	4648      	mov	r0, r9
 8000328:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 800032c:	2300      	movs	r3, #0
 800032e:	2200      	movs	r2, #0
 8000330:	a904      	add	r1, sp, #16
 8000332:	68a0      	ldr	r0, [r4, #8]
 8000334:	f012 fd1e 	bl	8012d74 <ZbApsdeDataReqCallback>

08000338 <??ZbZclAttrHandleDiscover_1>:
 8000338:	b020      	add	sp, #128	@ 0x80
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800033e <ZbZclAttrDiscoverGetList>:
 800033e:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000342:	0005      	movs	r5, r0
 8000344:	0016      	movs	r6, r2
 8000346:	001f      	movs	r7, r3
 8000348:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 800034c:	f05f 0a00 	movs.w	sl, #0
 8000350:	f05f 0b00 	movs.w	fp, #0
 8000354:	2000      	movs	r0, #0
 8000356:	f807 000b 	strb.w	r0, [r7, fp]
 800035a:	f11b 0b01 	adds.w	fp, fp, #1
 800035e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8000360:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8000364:	4288      	cmp	r0, r1
 8000366:	d001      	beq.n	800036c <??ZbZclAttrDiscoverGetList_0>
 8000368:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 800036a:	e000      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

0800036c <??ZbZclAttrDiscoverGetList_0>:
 800036c:	2400      	movs	r4, #0

0800036e <??ZbZclAttrDiscoverGetList_1>:
 800036e:	2c00      	cmp	r4, #0
 8000370:	d030      	beq.n	80003d4 <??ZbZclAttrDiscoverGetList_2>
 8000372:	46a1      	mov	r9, r4
 8000374:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8000378:	8800      	ldrh	r0, [r0, #0]
 800037a:	f8bd 1000 	ldrh.w	r1, [sp]
 800037e:	4288      	cmp	r0, r1
 8000380:	d31f      	bcc.n	80003c2 <??ZbZclAttrDiscoverGetList_3>

08000382 <??ZbZclAttrDiscoverGetList_4>:
 8000382:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8000386:	8880      	ldrh	r0, [r0, #4]
 8000388:	0400      	lsls	r0, r0, #16
 800038a:	d41a      	bmi.n	80003c2 <??ZbZclAttrDiscoverGetList_3>

0800038c <??ZbZclAttrDiscoverGetList_5>:
 800038c:	4650      	mov	r0, sl
 800038e:	7831      	ldrb	r1, [r6, #0]
 8000390:	b2c0      	uxtb	r0, r0
 8000392:	4288      	cmp	r0, r1
 8000394:	d21e      	bcs.n	80003d4 <??ZbZclAttrDiscoverGetList_2>

08000396 <??ZbZclAttrDiscoverGetList_6>:
 8000396:	f11b 0003 	adds.w	r0, fp, #3
 800039a:	4580      	cmp	r8, r0
 800039c:	d31a      	bcc.n	80003d4 <??ZbZclAttrDiscoverGetList_2>

0800039e <??ZbZclAttrDiscoverGetList_7>:
 800039e:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80003a2:	8801      	ldrh	r1, [r0, #0]
 80003a4:	eb07 000b 	add.w	r0, r7, fp
 80003a8:	f006 fed7 	bl	800715a <putle16>
 80003ac:	f11b 0b02 	adds.w	fp, fp, #2
 80003b0:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80003b4:	7880      	ldrb	r0, [r0, #2]
 80003b6:	f807 000b 	strb.w	r0, [r7, fp]
 80003ba:	f11b 0b01 	adds.w	fp, fp, #1
 80003be:	f11a 0a01 	adds.w	sl, sl, #1

080003c2 <??ZbZclAttrDiscoverGetList_3>:
 80003c2:	6820      	ldr	r0, [r4, #0]
 80003c4:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 80003c8:	4288      	cmp	r0, r1
 80003ca:	d001      	beq.n	80003d0 <??ZbZclAttrDiscoverGetList_8>
 80003cc:	6824      	ldr	r4, [r4, #0]
 80003ce:	e7ce      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

080003d0 <??ZbZclAttrDiscoverGetList_8>:
 80003d0:	2400      	movs	r4, #0
 80003d2:	e7cc      	b.n	800036e <??ZbZclAttrDiscoverGetList_1>

080003d4 <??ZbZclAttrDiscoverGetList_2>:
 80003d4:	2c00      	cmp	r4, #0
 80003d6:	d101      	bne.n	80003dc <??ZbZclAttrDiscoverGetList_9>
 80003d8:	2001      	movs	r0, #1
 80003da:	7038      	strb	r0, [r7, #0]

080003dc <??ZbZclAttrDiscoverGetList_9>:
 80003dc:	f886 a000 	strb.w	sl, [r6]
 80003e0:	4658      	mov	r0, fp
 80003e2:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003e6 <ZbZclAttrRead>:
 80003e6:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	4680      	mov	r8, r0
 80003ee:	0014      	movs	r4, r2
 80003f0:	001d      	movs	r5, r3
 80003f2:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 80003f4:	f8bd 1020 	ldrh.w	r1, [sp, #32]
 80003f8:	4640      	mov	r0, r8
 80003fa:	f7ff fef0 	bl	80001de <ZbZclAttrFind>
 80003fe:	0007      	movs	r7, r0
 8000400:	2f00      	cmp	r7, #0
 8000402:	d101      	bne.n	8000408 <??ZbZclAttrRead_0>
 8000404:	2086      	movs	r0, #134	@ 0x86
 8000406:	e03c      	b.n	8000482 <??ZbZclAttrRead_1>

08000408 <??ZbZclAttrRead_0>:
 8000408:	f89d 004c 	ldrb.w	r0, [sp, #76]	@ 0x4c
 800040c:	2800      	cmp	r0, #0
 800040e:	d005      	beq.n	800041c <??ZbZclAttrRead_2>
 8000410:	68b8      	ldr	r0, [r7, #8]
 8000412:	7900      	ldrb	r0, [r0, #4]
 8000414:	0780      	lsls	r0, r0, #30
 8000416:	d401      	bmi.n	800041c <??ZbZclAttrRead_2>
 8000418:	208c      	movs	r0, #140	@ 0x8c
 800041a:	e032      	b.n	8000482 <??ZbZclAttrRead_1>

0800041c <??ZbZclAttrRead_2>:
 800041c:	2c00      	cmp	r4, #0
 800041e:	d002      	beq.n	8000426 <??ZbZclAttrRead_3>
 8000420:	68b8      	ldr	r0, [r7, #8]
 8000422:	7880      	ldrb	r0, [r0, #2]
 8000424:	7020      	strb	r0, [r4, #0]

08000426 <??ZbZclAttrRead_3>:
 8000426:	2d00      	cmp	r5, #0
 8000428:	d001      	beq.n	800042e <??ZbZclAttrRead_4>
 800042a:	2e00      	cmp	r6, #0
 800042c:	d105      	bne.n	800043a <??ZbZclAttrRead_5>

0800042e <??ZbZclAttrRead_4>:
 800042e:	2c00      	cmp	r4, #0
 8000430:	d001      	beq.n	8000436 <??ZbZclAttrRead_6>
 8000432:	2000      	movs	r0, #0
 8000434:	e025      	b.n	8000482 <??ZbZclAttrRead_1>

08000436 <??ZbZclAttrRead_6>:
 8000436:	2089      	movs	r0, #137	@ 0x89
 8000438:	e023      	b.n	8000482 <??ZbZclAttrRead_1>

0800043a <??ZbZclAttrRead_5>:
 800043a:	68b8      	ldr	r0, [r7, #8]
 800043c:	7900      	ldrb	r0, [r0, #4]
 800043e:	06c0      	lsls	r0, r0, #27
 8000440:	d519      	bpl.n	8000476 <??ZbZclAttrRead_7>
 8000442:	f05f 0920 	movs.w	r9, #32
 8000446:	f05f 0a00 	movs.w	sl, #0
 800044a:	46eb      	mov	fp, sp
 800044c:	4652      	mov	r2, sl
 800044e:	4649      	mov	r1, r9
 8000450:	4658      	mov	r0, fp
 8000452:	f007 fc61 	bl	8007d18 <__aeabi_memset>
 8000456:	68b8      	ldr	r0, [r7, #8]
 8000458:	9000      	str	r0, [sp, #0]
 800045a:	2000      	movs	r0, #0
 800045c:	f88d 0004 	strb.w	r0, [sp, #4]
 8000460:	9502      	str	r5, [sp, #8]
 8000462:	9603      	str	r6, [sp, #12]
 8000464:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 8000468:	9007      	str	r0, [sp, #28]
 800046a:	466a      	mov	r2, sp
 800046c:	0039      	movs	r1, r7
 800046e:	4640      	mov	r0, r8
 8000470:	f001 fce6 	bl	8001e40 <ZbZclAttrCallbackExec>
 8000474:	e005      	b.n	8000482 <??ZbZclAttrRead_1>

08000476 <??ZbZclAttrRead_7>:
 8000476:	0033      	movs	r3, r6
 8000478:	002a      	movs	r2, r5
 800047a:	0039      	movs	r1, r7
 800047c:	4640      	mov	r0, r8
 800047e:	f000 f803 	bl	8000488 <ZbZclAttrDefaultRead>

08000482 <??ZbZclAttrRead_1>:
 8000482:	b009      	add	sp, #36	@ 0x24
 8000484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000488 <ZbZclAttrDefaultRead>:
 8000488:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800048c:	0005      	movs	r5, r0
 800048e:	000e      	movs	r6, r1
 8000490:	0017      	movs	r7, r2
 8000492:	001c      	movs	r4, r3
 8000494:	f05f 0800 	movs.w	r8, #0
 8000498:	f05f 0900 	movs.w	r9, #0
 800049c:	68b0      	ldr	r0, [r6, #8]
 800049e:	7880      	ldrb	r0, [r0, #2]
 80004a0:	2808      	cmp	r0, #8
 80004a2:	d065      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004a4:	2809      	cmp	r0, #9
 80004a6:	d06b      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004a8:	280a      	cmp	r0, #10
 80004aa:	d071      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004ac:	280b      	cmp	r0, #11
 80004ae:	d077      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004b0:	280c      	cmp	r0, #12
 80004b2:	d07d      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004b4:	280d      	cmp	r0, #13
 80004b6:	f000 8083 	beq.w	80005c0 <??ZbZclAttrDefaultRead_5>
 80004ba:	280e      	cmp	r0, #14
 80004bc:	f000 8088 	beq.w	80005d0 <??ZbZclAttrDefaultRead_6>
 80004c0:	280f      	cmp	r0, #15
 80004c2:	f000 808d 	beq.w	80005e0 <??ZbZclAttrDefaultRead_7>
 80004c6:	2810      	cmp	r0, #16
 80004c8:	d052      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ca:	2818      	cmp	r0, #24
 80004cc:	d050      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ce:	2819      	cmp	r0, #25
 80004d0:	d056      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004d2:	281a      	cmp	r0, #26
 80004d4:	d05c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004d6:	281b      	cmp	r0, #27
 80004d8:	d062      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004da:	281c      	cmp	r0, #28
 80004dc:	d068      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004de:	281d      	cmp	r0, #29
 80004e0:	d06e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 80004e2:	281e      	cmp	r0, #30
 80004e4:	d074      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 80004e6:	281f      	cmp	r0, #31
 80004e8:	d07a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 80004ea:	2820      	cmp	r0, #32
 80004ec:	d040      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 80004ee:	2821      	cmp	r0, #33	@ 0x21
 80004f0:	d046      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 80004f2:	2822      	cmp	r0, #34	@ 0x22
 80004f4:	d04c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 80004f6:	2823      	cmp	r0, #35	@ 0x23
 80004f8:	d052      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 80004fa:	2824      	cmp	r0, #36	@ 0x24
 80004fc:	d058      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 80004fe:	2825      	cmp	r0, #37	@ 0x25
 8000500:	d05e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 8000502:	2826      	cmp	r0, #38	@ 0x26
 8000504:	d064      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 8000506:	2827      	cmp	r0, #39	@ 0x27
 8000508:	d06a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800050a:	2828      	cmp	r0, #40	@ 0x28
 800050c:	d030      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 800050e:	2829      	cmp	r0, #41	@ 0x29
 8000510:	d036      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000512:	282a      	cmp	r0, #42	@ 0x2a
 8000514:	d03c      	beq.n	8000590 <??ZbZclAttrDefaultRead_2>
 8000516:	282b      	cmp	r0, #43	@ 0x2b
 8000518:	d042      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800051a:	282c      	cmp	r0, #44	@ 0x2c
 800051c:	d048      	beq.n	80005b0 <??ZbZclAttrDefaultRead_4>
 800051e:	282d      	cmp	r0, #45	@ 0x2d
 8000520:	d04e      	beq.n	80005c0 <??ZbZclAttrDefaultRead_5>
 8000522:	282e      	cmp	r0, #46	@ 0x2e
 8000524:	d054      	beq.n	80005d0 <??ZbZclAttrDefaultRead_6>
 8000526:	282f      	cmp	r0, #47	@ 0x2f
 8000528:	d05a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800052a:	2830      	cmp	r0, #48	@ 0x30
 800052c:	d020      	beq.n	8000570 <??ZbZclAttrDefaultRead_0>
 800052e:	2831      	cmp	r0, #49	@ 0x31
 8000530:	d026      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000532:	2838      	cmp	r0, #56	@ 0x38
 8000534:	d024      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000536:	2839      	cmp	r0, #57	@ 0x39
 8000538:	d032      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800053a:	283a      	cmp	r0, #58	@ 0x3a
 800053c:	d050      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800053e:	2841      	cmp	r0, #65	@ 0x41
 8000540:	d05e      	beq.n	8000600 <??ZbZclAttrDefaultRead_8>
 8000542:	2842      	cmp	r0, #66	@ 0x42
 8000544:	d05c      	beq.n	8000600 <??ZbZclAttrDefaultRead_8>
 8000546:	2843      	cmp	r0, #67	@ 0x43
 8000548:	d071      	beq.n	800062e <??ZbZclAttrDefaultRead_9>
 800054a:	2844      	cmp	r0, #68	@ 0x44
 800054c:	d06f      	beq.n	800062e <??ZbZclAttrDefaultRead_9>
 800054e:	28e0      	cmp	r0, #224	@ 0xe0
 8000550:	d026      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000552:	28e1      	cmp	r0, #225	@ 0xe1
 8000554:	d024      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000556:	28e2      	cmp	r0, #226	@ 0xe2
 8000558:	d022      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 800055a:	28e8      	cmp	r0, #232	@ 0xe8
 800055c:	d010      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 800055e:	28e9      	cmp	r0, #233	@ 0xe9
 8000560:	d00e      	beq.n	8000580 <??ZbZclAttrDefaultRead_1>
 8000562:	28ea      	cmp	r0, #234	@ 0xea
 8000564:	d01c      	beq.n	80005a0 <??ZbZclAttrDefaultRead_3>
 8000566:	28f0      	cmp	r0, #240	@ 0xf0
 8000568:	d03a      	beq.n	80005e0 <??ZbZclAttrDefaultRead_7>
 800056a:	28f1      	cmp	r0, #241	@ 0xf1
 800056c:	d040      	beq.n	80005f0 <??ZbZclAttrDefaultRead_10>
 800056e:	e078      	b.n	8000662 <??ZbZclAttrDefaultRead_11>

08000570 <??ZbZclAttrDefaultRead_0>:
 8000570:	2c00      	cmp	r4, #0
 8000572:	d102      	bne.n	800057a <??ZbZclAttrDefaultRead_12>
 8000574:	2089      	movs	r0, #137	@ 0x89
 8000576:	4681      	mov	r9, r0
 8000578:	e075      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800057a <??ZbZclAttrDefaultRead_12>:
 800057a:	2001      	movs	r0, #1
 800057c:	4680      	mov	r8, r0
 800057e:	e072      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000580 <??ZbZclAttrDefaultRead_1>:
 8000580:	2c02      	cmp	r4, #2
 8000582:	d202      	bcs.n	800058a <??ZbZclAttrDefaultRead_14>
 8000584:	2089      	movs	r0, #137	@ 0x89
 8000586:	4681      	mov	r9, r0
 8000588:	e06d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800058a <??ZbZclAttrDefaultRead_14>:
 800058a:	2002      	movs	r0, #2
 800058c:	4680      	mov	r8, r0
 800058e:	e06a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000590 <??ZbZclAttrDefaultRead_2>:
 8000590:	2c03      	cmp	r4, #3
 8000592:	d202      	bcs.n	800059a <??ZbZclAttrDefaultRead_15>
 8000594:	2089      	movs	r0, #137	@ 0x89
 8000596:	4681      	mov	r9, r0
 8000598:	e065      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800059a <??ZbZclAttrDefaultRead_15>:
 800059a:	2003      	movs	r0, #3
 800059c:	4680      	mov	r8, r0
 800059e:	e062      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005a0 <??ZbZclAttrDefaultRead_3>:
 80005a0:	2c04      	cmp	r4, #4
 80005a2:	d202      	bcs.n	80005aa <??ZbZclAttrDefaultRead_16>
 80005a4:	2089      	movs	r0, #137	@ 0x89
 80005a6:	4681      	mov	r9, r0
 80005a8:	e05d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005aa <??ZbZclAttrDefaultRead_16>:
 80005aa:	2004      	movs	r0, #4
 80005ac:	4680      	mov	r8, r0
 80005ae:	e05a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005b0 <??ZbZclAttrDefaultRead_4>:
 80005b0:	2c05      	cmp	r4, #5
 80005b2:	d202      	bcs.n	80005ba <??ZbZclAttrDefaultRead_17>
 80005b4:	2089      	movs	r0, #137	@ 0x89
 80005b6:	4681      	mov	r9, r0
 80005b8:	e055      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ba <??ZbZclAttrDefaultRead_17>:
 80005ba:	2005      	movs	r0, #5
 80005bc:	4680      	mov	r8, r0
 80005be:	e052      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005c0 <??ZbZclAttrDefaultRead_5>:
 80005c0:	2c06      	cmp	r4, #6
 80005c2:	d202      	bcs.n	80005ca <??ZbZclAttrDefaultRead_18>
 80005c4:	2089      	movs	r0, #137	@ 0x89
 80005c6:	4681      	mov	r9, r0
 80005c8:	e04d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ca <??ZbZclAttrDefaultRead_18>:
 80005ca:	2006      	movs	r0, #6
 80005cc:	4680      	mov	r8, r0
 80005ce:	e04a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005d0 <??ZbZclAttrDefaultRead_6>:
 80005d0:	2c07      	cmp	r4, #7
 80005d2:	d202      	bcs.n	80005da <??ZbZclAttrDefaultRead_19>
 80005d4:	2089      	movs	r0, #137	@ 0x89
 80005d6:	4681      	mov	r9, r0
 80005d8:	e045      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005da <??ZbZclAttrDefaultRead_19>:
 80005da:	2007      	movs	r0, #7
 80005dc:	4680      	mov	r8, r0
 80005de:	e042      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005e0 <??ZbZclAttrDefaultRead_7>:
 80005e0:	2c08      	cmp	r4, #8
 80005e2:	d202      	bcs.n	80005ea <??ZbZclAttrDefaultRead_20>
 80005e4:	2089      	movs	r0, #137	@ 0x89
 80005e6:	4681      	mov	r9, r0
 80005e8:	e03d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005ea <??ZbZclAttrDefaultRead_20>:
 80005ea:	2008      	movs	r0, #8
 80005ec:	4680      	mov	r8, r0
 80005ee:	e03a      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005f0 <??ZbZclAttrDefaultRead_10>:
 80005f0:	2c10      	cmp	r4, #16
 80005f2:	d202      	bcs.n	80005fa <??ZbZclAttrDefaultRead_21>
 80005f4:	2089      	movs	r0, #137	@ 0x89
 80005f6:	4681      	mov	r9, r0
 80005f8:	e035      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

080005fa <??ZbZclAttrDefaultRead_21>:
 80005fa:	2010      	movs	r0, #16
 80005fc:	4680      	mov	r8, r0
 80005fe:	e032      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000600 <??ZbZclAttrDefaultRead_8>:
 8000600:	2c00      	cmp	r4, #0
 8000602:	d102      	bne.n	800060a <??ZbZclAttrDefaultRead_22>
 8000604:	2089      	movs	r0, #137	@ 0x89
 8000606:	4681      	mov	r9, r0
 8000608:	e02d      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800060a <??ZbZclAttrDefaultRead_22>:
 800060a:	68f0      	ldr	r0, [r6, #12]
 800060c:	7800      	ldrb	r0, [r0, #0]
 800060e:	0001      	movs	r1, r0
 8000610:	b2c9      	uxtb	r1, r1
 8000612:	29ff      	cmp	r1, #255	@ 0xff
 8000614:	d101      	bne.n	800061a <??ZbZclAttrDefaultRead_23>
 8000616:	2100      	movs	r1, #0
 8000618:	0008      	movs	r0, r1

0800061a <??ZbZclAttrDefaultRead_23>:
 800061a:	0001      	movs	r1, r0
 800061c:	b2c9      	uxtb	r1, r1
 800061e:	1c49      	adds	r1, r1, #1
 8000620:	4688      	mov	r8, r1
 8000622:	4544      	cmp	r4, r8
 8000624:	d202      	bcs.n	800062c <??ZbZclAttrDefaultRead_24>
 8000626:	2189      	movs	r1, #137	@ 0x89
 8000628:	4689      	mov	r9, r1
 800062a:	e01c      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800062c <??ZbZclAttrDefaultRead_24>:
 800062c:	e01b      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

0800062e <??ZbZclAttrDefaultRead_9>:
 800062e:	2c00      	cmp	r4, #0
 8000630:	d102      	bne.n	8000638 <??ZbZclAttrDefaultRead_25>
 8000632:	2089      	movs	r0, #137	@ 0x89
 8000634:	4681      	mov	r9, r0
 8000636:	e016      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000638 <??ZbZclAttrDefaultRead_25>:
 8000638:	68f0      	ldr	r0, [r6, #12]
 800063a:	f006 fd42 	bl	80070c2 <pletoh16>
 800063e:	0001      	movs	r1, r0
 8000640:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000644:	b289      	uxth	r1, r1
 8000646:	4291      	cmp	r1, r2
 8000648:	d101      	bne.n	800064e <??ZbZclAttrDefaultRead_26>
 800064a:	2100      	movs	r1, #0
 800064c:	0008      	movs	r0, r1

0800064e <??ZbZclAttrDefaultRead_26>:
 800064e:	0001      	movs	r1, r0
 8000650:	b289      	uxth	r1, r1
 8000652:	1c89      	adds	r1, r1, #2
 8000654:	4688      	mov	r8, r1
 8000656:	4544      	cmp	r4, r8
 8000658:	d202      	bcs.n	8000660 <??ZbZclAttrDefaultRead_27>
 800065a:	2189      	movs	r1, #137	@ 0x89
 800065c:	4689      	mov	r9, r1
 800065e:	e002      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000660 <??ZbZclAttrDefaultRead_27>:
 8000660:	e001      	b.n	8000666 <??ZbZclAttrDefaultRead_13>

08000662 <??ZbZclAttrDefaultRead_11>:
 8000662:	2086      	movs	r0, #134	@ 0x86
 8000664:	4681      	mov	r9, r0

08000666 <??ZbZclAttrDefaultRead_13>:
 8000666:	4648      	mov	r0, r9
 8000668:	b2c0      	uxtb	r0, r0
 800066a:	2800      	cmp	r0, #0
 800066c:	d109      	bne.n	8000682 <??ZbZclAttrDefaultRead_28>
 800066e:	f8cd 8000 	str.w	r8, [sp]
 8000672:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 8000676:	46bb      	mov	fp, r7
 8000678:	9a00      	ldr	r2, [sp, #0]
 800067a:	4651      	mov	r1, sl
 800067c:	4658      	mov	r0, fp
 800067e:	f016 ff82 	bl	8017586 <__aeabi_memcpy>

08000682 <??ZbZclAttrDefaultRead_28>:
 8000682:	4648      	mov	r0, r9
 8000684:	b2c0      	uxtb	r0, r0
 8000686:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800068a <ZbZclAttrWrite>:
 800068a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800068e:	b096      	sub	sp, #88	@ 0x58
 8000690:	4680      	mov	r8, r0
 8000692:	4699      	mov	r9, r3
 8000694:	f8dd a088 	ldr.w	sl, [sp, #136]	@ 0x88
 8000698:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800069a:	f8bd 1060 	ldrh.w	r1, [sp, #96]	@ 0x60
 800069e:	4640      	mov	r0, r8
 80006a0:	f7ff fd9d 	bl	80001de <ZbZclAttrFind>
 80006a4:	0006      	movs	r6, r0
 80006a6:	2e00      	cmp	r6, #0
 80006a8:	d101      	bne.n	80006ae <??ZbZclAttrWrite_0>
 80006aa:	2086      	movs	r0, #134	@ 0x86
 80006ac:	e0a2      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006ae <??ZbZclAttrWrite_0>:
 80006ae:	68b0      	ldr	r0, [r6, #8]
 80006b0:	7900      	ldrb	r0, [r0, #4]
 80006b2:	f010 0001 	ands.w	r0, r0, #1
 80006b6:	b2c0      	uxtb	r0, r0
 80006b8:	2800      	cmp	r0, #0
 80006ba:	d105      	bne.n	80006c8 <??ZbZclAttrWrite_2>
 80006bc:	0038      	movs	r0, r7
 80006be:	b280      	uxth	r0, r0
 80006c0:	0780      	lsls	r0, r0, #30
 80006c2:	d401      	bmi.n	80006c8 <??ZbZclAttrWrite_2>
 80006c4:	2088      	movs	r0, #136	@ 0x88
 80006c6:	e095      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006c8 <??ZbZclAttrWrite_2>:
 80006c8:	2300      	movs	r3, #0
 80006ca:	4652      	mov	r2, sl
 80006cc:	4649      	mov	r1, r9
 80006ce:	68b0      	ldr	r0, [r6, #8]
 80006d0:	7880      	ldrb	r0, [r0, #2]
 80006d2:	f000 fcb0 	bl	8001036 <ZbZclAttrParseLength>
 80006d6:	9005      	str	r0, [sp, #20]
 80006d8:	9805      	ldr	r0, [sp, #20]
 80006da:	2800      	cmp	r0, #0
 80006dc:	d501      	bpl.n	80006e2 <??ZbZclAttrWrite_3>
 80006de:	2087      	movs	r0, #135	@ 0x87
 80006e0:	e088      	b.n	80007f4 <??ZbZclAttrWrite_1>

080006e2 <??ZbZclAttrWrite_3>:
 80006e2:	68b0      	ldr	r0, [r6, #8]
 80006e4:	7880      	ldrb	r0, [r0, #2]
 80006e6:	f000 ff83 	bl	80015f0 <ZbZclAttrIsInteger>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	d026      	beq.n	800073c <??ZbZclAttrWrite_4>
 80006ee:	aa04      	add	r2, sp, #16
 80006f0:	4649      	mov	r1, r9
 80006f2:	68b0      	ldr	r0, [r6, #8]
 80006f4:	7880      	ldrb	r0, [r0, #2]
 80006f6:	f000 fe4d 	bl	8001394 <ZbZclParseInteger>
 80006fa:	0004      	movs	r4, r0
 80006fc:	000d      	movs	r5, r1
 80006fe:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8000702:	2800      	cmp	r0, #0
 8000704:	d002      	beq.n	800070c <??ZbZclAttrWrite_5>
 8000706:	f89d 0010 	ldrb.w	r0, [sp, #16]
 800070a:	e073      	b.n	80007f4 <??ZbZclAttrWrite_1>

0800070c <??ZbZclAttrWrite_5>:
 800070c:	68b0      	ldr	r0, [r6, #8]
 800070e:	e9d0 0106 	ldrd	r0, r1, [r0, #24]
 8000712:	f008 f8cd 	bl	80088b0 <__aeabi_d2lz>
 8000716:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800071a:	68b0      	ldr	r0, [r6, #8]
 800071c:	e9d0 0104 	ldrd	r0, r1, [r0, #16]
 8000720:	f008 f8c6 	bl	80088b0 <__aeabi_d2lz>
 8000724:	e9cd 0100 	strd	r0, r1, [sp]
 8000728:	68b0      	ldr	r0, [r6, #8]
 800072a:	7882      	ldrb	r2, [r0, #2]
 800072c:	0020      	movs	r0, r4
 800072e:	0029      	movs	r1, r5
 8000730:	f000 ff74 	bl	800161c <ZbZclAttrIntegerRangeCheck>
 8000734:	2800      	cmp	r0, #0
 8000736:	d101      	bne.n	800073c <??ZbZclAttrWrite_4>
 8000738:	2087      	movs	r0, #135	@ 0x87
 800073a:	e05b      	b.n	80007f4 <??ZbZclAttrWrite_1>

0800073c <??ZbZclAttrWrite_4>:
 800073c:	68b0      	ldr	r0, [r6, #8]
 800073e:	7900      	ldrb	r0, [r0, #4]
 8000740:	0680      	lsls	r0, r0, #26
 8000742:	d522      	bpl.n	800078a <??ZbZclAttrWrite_6>
 8000744:	2420      	movs	r4, #32
 8000746:	2500      	movs	r5, #0
 8000748:	f10d 0b18 	add.w	fp, sp, #24
 800074c:	002a      	movs	r2, r5
 800074e:	0021      	movs	r1, r4
 8000750:	4658      	mov	r0, fp
 8000752:	f007 fae1 	bl	8007d18 <__aeabi_memset>
 8000756:	68b0      	ldr	r0, [r6, #8]
 8000758:	9006      	str	r0, [sp, #24]
 800075a:	2001      	movs	r0, #1
 800075c:	f88d 001c 	strb.w	r0, [sp, #28]
 8000760:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8000762:	900c      	str	r0, [sp, #48]	@ 0x30
 8000764:	f8cd 9020 	str.w	r9, [sp, #32]
 8000768:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800076c:	f8ad 7028 	strh.w	r7, [sp, #40]	@ 0x28
 8000770:	68f0      	ldr	r0, [r6, #12]
 8000772:	900b      	str	r0, [sp, #44]	@ 0x2c
 8000774:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 8000778:	900d      	str	r0, [sp, #52]	@ 0x34
 800077a:	aa06      	add	r2, sp, #24
 800077c:	0031      	movs	r1, r6
 800077e:	4640      	mov	r0, r8
 8000780:	f001 fb5e 	bl	8001e40 <ZbZclAttrCallbackExec>
 8000784:	f88d 0010 	strb.w	r0, [sp, #16]
 8000788:	e028      	b.n	80007dc <??ZbZclAttrWrite_7>

0800078a <??ZbZclAttrWrite_6>:
 800078a:	003b      	movs	r3, r7
 800078c:	b29b      	uxth	r3, r3
 800078e:	464a      	mov	r2, r9
 8000790:	0031      	movs	r1, r6
 8000792:	4640      	mov	r0, r8
 8000794:	f000 f85e 	bl	8000854 <ZbZclAttrDefaultWrite>
 8000798:	f88d 0010 	strb.w	r0, [sp, #16]
 800079c:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007a0:	2800      	cmp	r0, #0
 80007a2:	d11b      	bne.n	80007dc <??ZbZclAttrWrite_7>
 80007a4:	68b0      	ldr	r0, [r6, #8]
 80007a6:	7900      	ldrb	r0, [r0, #4]
 80007a8:	0640      	lsls	r0, r0, #25
 80007aa:	d517      	bpl.n	80007dc <??ZbZclAttrWrite_7>
 80007ac:	2420      	movs	r4, #32
 80007ae:	2500      	movs	r5, #0
 80007b0:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 80007b4:	002a      	movs	r2, r5
 80007b6:	0021      	movs	r1, r4
 80007b8:	4658      	mov	r0, fp
 80007ba:	f007 faad 	bl	8007d18 <__aeabi_memset>
 80007be:	68b0      	ldr	r0, [r6, #8]
 80007c0:	900e      	str	r0, [sp, #56]	@ 0x38
 80007c2:	2002      	movs	r0, #2
 80007c4:	f88d 003c 	strb.w	r0, [sp, #60]	@ 0x3c
 80007c8:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80007ca:	9014      	str	r0, [sp, #80]	@ 0x50
 80007cc:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 80007d0:	9015      	str	r0, [sp, #84]	@ 0x54
 80007d2:	aa0e      	add	r2, sp, #56	@ 0x38
 80007d4:	0031      	movs	r1, r6
 80007d6:	4640      	mov	r0, r8
 80007d8:	f001 fb32 	bl	8001e40 <ZbZclAttrCallbackExec>

080007dc <??ZbZclAttrWrite_7>:
 80007dc:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007e0:	2800      	cmp	r0, #0
 80007e2:	d002      	beq.n	80007ea <??ZbZclAttrWrite_8>
 80007e4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80007e8:	e004      	b.n	80007f4 <??ZbZclAttrWrite_1>

080007ea <??ZbZclAttrWrite_8>:
 80007ea:	0031      	movs	r1, r6
 80007ec:	4640      	mov	r0, r8
 80007ee:	f000 f804 	bl	80007fa <ZbZclAttrPostWrite>
 80007f2:	2000      	movs	r0, #0

080007f4 <??ZbZclAttrWrite_1>:
 80007f4:	b019      	add	sp, #100	@ 0x64
 80007f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080007fa <ZbZclAttrPostWrite>:
 80007fa:	b538      	push	{r3, r4, r5, lr}
 80007fc:	0005      	movs	r5, r0
 80007fe:	000c      	movs	r4, r1
 8000800:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8000802:	2800      	cmp	r0, #0
 8000804:	d004      	beq.n	8000810 <??ZbZclAttrPostWrite_0>
 8000806:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800080a:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 800080c:	f012 fd70 	bl	80132f0 <ZbTimerReset>

08000810 <??ZbZclAttrPostWrite_0>:
 8000810:	2c00      	cmp	r4, #0
 8000812:	d005      	beq.n	8000820 <??ZbZclAttrPostWrite_1>
 8000814:	2200      	movs	r2, #0
 8000816:	68a0      	ldr	r0, [r4, #8]
 8000818:	8801      	ldrh	r1, [r0, #0]
 800081a:	0028      	movs	r0, r5
 800081c:	f001 ffcb 	bl	80027b6 <zcl_attr_reporting_check>

08000820 <??ZbZclAttrPostWrite_1>:
 8000820:	bd31      	pop	{r0, r4, r5, pc}

08000822 <ZbZclAttrPersist>:
 8000822:	b570      	push	{r4, r5, r6, lr}
 8000824:	0005      	movs	r5, r0
 8000826:	000e      	movs	r6, r1
 8000828:	0031      	movs	r1, r6
 800082a:	b289      	uxth	r1, r1
 800082c:	0028      	movs	r0, r5
 800082e:	f7ff fcd6 	bl	80001de <ZbZclAttrFind>
 8000832:	0004      	movs	r4, r0
 8000834:	2c00      	cmp	r4, #0
 8000836:	d101      	bne.n	800083c <??ZbZclAttrPersist_0>
 8000838:	2000      	movs	r0, #0
 800083a:	e00a      	b.n	8000852 <??ZbZclAttrPersist_1>

0800083c <??ZbZclAttrPersist_0>:
 800083c:	68a0      	ldr	r0, [r4, #8]
 800083e:	7900      	ldrb	r0, [r0, #4]
 8000840:	0740      	lsls	r0, r0, #29
 8000842:	d401      	bmi.n	8000848 <??ZbZclAttrPersist_2>
 8000844:	2000      	movs	r0, #0
 8000846:	e004      	b.n	8000852 <??ZbZclAttrPersist_1>

08000848 <??ZbZclAttrPersist_2>:
 8000848:	0021      	movs	r1, r4
 800084a:	0028      	movs	r0, r5
 800084c:	f7ff ffd5 	bl	80007fa <ZbZclAttrPostWrite>
 8000850:	2001      	movs	r0, #1

08000852 <??ZbZclAttrPersist_1>:
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <ZbZclAttrDefaultWrite>:
 8000854:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000858:	0006      	movs	r6, r0
 800085a:	000f      	movs	r7, r1
 800085c:	0014      	movs	r4, r2
 800085e:	4698      	mov	r8, r3
 8000860:	2500      	movs	r5, #0
 8000862:	f05f 0900 	movs.w	r9, #0
 8000866:	2c00      	cmp	r4, #0
 8000868:	d101      	bne.n	800086e <??ZbZclAttrDefaultWrite_0>
 800086a:	2001      	movs	r0, #1
 800086c:	e0d6      	b.n	8000a1c <??ZbZclAttrDefaultWrite_1>

0800086e <??ZbZclAttrDefaultWrite_0>:
 800086e:	68b8      	ldr	r0, [r7, #8]
 8000870:	7880      	ldrb	r0, [r0, #2]
 8000872:	2808      	cmp	r0, #8
 8000874:	d062      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 8000876:	2809      	cmp	r0, #9
 8000878:	d063      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800087a:	280a      	cmp	r0, #10
 800087c:	d064      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 800087e:	280b      	cmp	r0, #11
 8000880:	d065      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000882:	280c      	cmp	r0, #12
 8000884:	d066      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 8000886:	280d      	cmp	r0, #13
 8000888:	d067      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 800088a:	280e      	cmp	r0, #14
 800088c:	d068      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 800088e:	280f      	cmp	r0, #15
 8000890:	d069      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 8000892:	2810      	cmp	r0, #16
 8000894:	d052      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 8000896:	2818      	cmp	r0, #24
 8000898:	d050      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 800089a:	2819      	cmp	r0, #25
 800089c:	d051      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800089e:	281a      	cmp	r0, #26
 80008a0:	d052      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008a2:	281b      	cmp	r0, #27
 80008a4:	d053      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008a6:	281c      	cmp	r0, #28
 80008a8:	d054      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008aa:	281d      	cmp	r0, #29
 80008ac:	d055      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ae:	281e      	cmp	r0, #30
 80008b0:	d056      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008b2:	281f      	cmp	r0, #31
 80008b4:	d057      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008b6:	2820      	cmp	r0, #32
 80008b8:	d040      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008ba:	2821      	cmp	r0, #33	@ 0x21
 80008bc:	d041      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008be:	2822      	cmp	r0, #34	@ 0x22
 80008c0:	d042      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008c2:	2823      	cmp	r0, #35	@ 0x23
 80008c4:	d043      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008c6:	2824      	cmp	r0, #36	@ 0x24
 80008c8:	d044      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008ca:	2825      	cmp	r0, #37	@ 0x25
 80008cc:	d045      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ce:	2826      	cmp	r0, #38	@ 0x26
 80008d0:	d046      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008d2:	2827      	cmp	r0, #39	@ 0x27
 80008d4:	d047      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008d6:	2828      	cmp	r0, #40	@ 0x28
 80008d8:	d030      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008da:	2829      	cmp	r0, #41	@ 0x29
 80008dc:	d031      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008de:	282a      	cmp	r0, #42	@ 0x2a
 80008e0:	d032      	beq.n	8000948 <??ZbZclAttrDefaultWrite_4>
 80008e2:	282b      	cmp	r0, #43	@ 0x2b
 80008e4:	d033      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 80008e6:	282c      	cmp	r0, #44	@ 0x2c
 80008e8:	d034      	beq.n	8000954 <??ZbZclAttrDefaultWrite_6>
 80008ea:	282d      	cmp	r0, #45	@ 0x2d
 80008ec:	d035      	beq.n	800095a <??ZbZclAttrDefaultWrite_7>
 80008ee:	282e      	cmp	r0, #46	@ 0x2e
 80008f0:	d036      	beq.n	8000960 <??ZbZclAttrDefaultWrite_8>
 80008f2:	282f      	cmp	r0, #47	@ 0x2f
 80008f4:	d037      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 80008f6:	2830      	cmp	r0, #48	@ 0x30
 80008f8:	d020      	beq.n	800093c <??ZbZclAttrDefaultWrite_2>
 80008fa:	2831      	cmp	r0, #49	@ 0x31
 80008fc:	d021      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 80008fe:	2838      	cmp	r0, #56	@ 0x38
 8000900:	d01f      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 8000902:	2839      	cmp	r0, #57	@ 0x39
 8000904:	d023      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000906:	283a      	cmp	r0, #58	@ 0x3a
 8000908:	d02d      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 800090a:	2841      	cmp	r0, #65	@ 0x41
 800090c:	d031      	beq.n	8000972 <??ZbZclAttrDefaultWrite_10>
 800090e:	2842      	cmp	r0, #66	@ 0x42
 8000910:	d02f      	beq.n	8000972 <??ZbZclAttrDefaultWrite_10>
 8000912:	2843      	cmp	r0, #67	@ 0x43
 8000914:	d049      	beq.n	80009aa <??ZbZclAttrDefaultWrite_11>
 8000916:	2844      	cmp	r0, #68	@ 0x44
 8000918:	d047      	beq.n	80009aa <??ZbZclAttrDefaultWrite_11>
 800091a:	28e0      	cmp	r0, #224	@ 0xe0
 800091c:	d017      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 800091e:	28e1      	cmp	r0, #225	@ 0xe1
 8000920:	d015      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000922:	28e2      	cmp	r0, #226	@ 0xe2
 8000924:	d013      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000926:	28e8      	cmp	r0, #232	@ 0xe8
 8000928:	d00b      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800092a:	28e9      	cmp	r0, #233	@ 0xe9
 800092c:	d009      	beq.n	8000942 <??ZbZclAttrDefaultWrite_3>
 800092e:	28ea      	cmp	r0, #234	@ 0xea
 8000930:	d00d      	beq.n	800094e <??ZbZclAttrDefaultWrite_5>
 8000932:	28f0      	cmp	r0, #240	@ 0xf0
 8000934:	d017      	beq.n	8000966 <??ZbZclAttrDefaultWrite_9>
 8000936:	28f1      	cmp	r0, #241	@ 0xf1
 8000938:	d018      	beq.n	800096c <??ZbZclAttrDefaultWrite_12>
 800093a:	e058      	b.n	80009ee <??ZbZclAttrDefaultWrite_13>

0800093c <??ZbZclAttrDefaultWrite_2>:
 800093c:	2001      	movs	r0, #1
 800093e:	0005      	movs	r5, r0
 8000940:	e057      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000942 <??ZbZclAttrDefaultWrite_3>:
 8000942:	2002      	movs	r0, #2
 8000944:	0005      	movs	r5, r0
 8000946:	e054      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000948 <??ZbZclAttrDefaultWrite_4>:
 8000948:	2003      	movs	r0, #3
 800094a:	0005      	movs	r5, r0
 800094c:	e051      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800094e <??ZbZclAttrDefaultWrite_5>:
 800094e:	2004      	movs	r0, #4
 8000950:	0005      	movs	r5, r0
 8000952:	e04e      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000954 <??ZbZclAttrDefaultWrite_6>:
 8000954:	2005      	movs	r0, #5
 8000956:	0005      	movs	r5, r0
 8000958:	e04b      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800095a <??ZbZclAttrDefaultWrite_7>:
 800095a:	2006      	movs	r0, #6
 800095c:	0005      	movs	r5, r0
 800095e:	e048      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000960 <??ZbZclAttrDefaultWrite_8>:
 8000960:	2007      	movs	r0, #7
 8000962:	0005      	movs	r5, r0
 8000964:	e045      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000966 <??ZbZclAttrDefaultWrite_9>:
 8000966:	2008      	movs	r0, #8
 8000968:	0005      	movs	r5, r0
 800096a:	e042      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800096c <??ZbZclAttrDefaultWrite_12>:
 800096c:	2010      	movs	r0, #16
 800096e:	0005      	movs	r5, r0
 8000970:	e03f      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000972 <??ZbZclAttrDefaultWrite_10>:
 8000972:	6938      	ldr	r0, [r7, #16]
 8000974:	2800      	cmp	r0, #0
 8000976:	d102      	bne.n	800097e <??ZbZclAttrDefaultWrite_15>
 8000978:	2089      	movs	r0, #137	@ 0x89
 800097a:	4681      	mov	r9, r0
 800097c:	e039      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

0800097e <??ZbZclAttrDefaultWrite_15>:
 800097e:	7820      	ldrb	r0, [r4, #0]
 8000980:	0001      	movs	r1, r0
 8000982:	b2c9      	uxtb	r1, r1
 8000984:	29ff      	cmp	r1, #255	@ 0xff
 8000986:	d105      	bne.n	8000994 <??ZbZclAttrDefaultWrite_16>
 8000988:	21ff      	movs	r1, #255	@ 0xff
 800098a:	68fa      	ldr	r2, [r7, #12]
 800098c:	7011      	strb	r1, [r2, #0]
 800098e:	2100      	movs	r1, #0
 8000990:	000d      	movs	r5, r1
 8000992:	e02e      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

08000994 <??ZbZclAttrDefaultWrite_16>:
 8000994:	0001      	movs	r1, r0
 8000996:	b2c9      	uxtb	r1, r1
 8000998:	1c49      	adds	r1, r1, #1
 800099a:	000d      	movs	r5, r1
 800099c:	6939      	ldr	r1, [r7, #16]
 800099e:	42a9      	cmp	r1, r5
 80009a0:	d202      	bcs.n	80009a8 <??ZbZclAttrDefaultWrite_17>
 80009a2:	2189      	movs	r1, #137	@ 0x89
 80009a4:	4689      	mov	r9, r1
 80009a6:	e024      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009a8 <??ZbZclAttrDefaultWrite_17>:
 80009a8:	e023      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009aa <??ZbZclAttrDefaultWrite_11>:
 80009aa:	6938      	ldr	r0, [r7, #16]
 80009ac:	2802      	cmp	r0, #2
 80009ae:	d202      	bcs.n	80009b6 <??ZbZclAttrDefaultWrite_18>
 80009b0:	2089      	movs	r0, #137	@ 0x89
 80009b2:	4681      	mov	r9, r0
 80009b4:	e01d      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009b6 <??ZbZclAttrDefaultWrite_18>:
 80009b6:	0020      	movs	r0, r4
 80009b8:	f006 fb83 	bl	80070c2 <pletoh16>
 80009bc:	4682      	mov	sl, r0
 80009be:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80009c2:	4650      	mov	r0, sl
 80009c4:	000a      	movs	r2, r1
 80009c6:	b280      	uxth	r0, r0
 80009c8:	4290      	cmp	r0, r2
 80009ca:	d105      	bne.n	80009d8 <??ZbZclAttrDefaultWrite_19>
 80009cc:	68f8      	ldr	r0, [r7, #12]
 80009ce:	f006 fbc4 	bl	800715a <putle16>
 80009d2:	2000      	movs	r0, #0
 80009d4:	0005      	movs	r5, r0
 80009d6:	e00c      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009d8 <??ZbZclAttrDefaultWrite_19>:
 80009d8:	4650      	mov	r0, sl
 80009da:	b280      	uxth	r0, r0
 80009dc:	1c80      	adds	r0, r0, #2
 80009de:	0005      	movs	r5, r0
 80009e0:	6938      	ldr	r0, [r7, #16]
 80009e2:	42a8      	cmp	r0, r5
 80009e4:	d202      	bcs.n	80009ec <??ZbZclAttrDefaultWrite_20>
 80009e6:	2089      	movs	r0, #137	@ 0x89
 80009e8:	4681      	mov	r9, r0
 80009ea:	e002      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009ec <??ZbZclAttrDefaultWrite_20>:
 80009ec:	e001      	b.n	80009f2 <??ZbZclAttrDefaultWrite_14>

080009ee <??ZbZclAttrDefaultWrite_13>:
 80009ee:	2086      	movs	r0, #134	@ 0x86
 80009f0:	4681      	mov	r9, r0

080009f2 <??ZbZclAttrDefaultWrite_14>:
 80009f2:	4648      	mov	r0, r9
 80009f4:	b2c0      	uxtb	r0, r0
 80009f6:	2800      	cmp	r0, #0
 80009f8:	d10e      	bne.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 80009fa:	4640      	mov	r0, r8
 80009fc:	b280      	uxth	r0, r0
 80009fe:	07c0      	lsls	r0, r0, #31
 8000a00:	d40a      	bmi.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 8000a02:	2d00      	cmp	r5, #0
 8000a04:	d008      	beq.n	8000a18 <??ZbZclAttrDefaultWrite_21>
 8000a06:	9500      	str	r5, [sp, #0]
 8000a08:	46a2      	mov	sl, r4
 8000a0a:	f8d7 b00c 	ldr.w	fp, [r7, #12]
 8000a0e:	9a00      	ldr	r2, [sp, #0]
 8000a10:	4651      	mov	r1, sl
 8000a12:	4658      	mov	r0, fp
 8000a14:	f016 fdb7 	bl	8017586 <__aeabi_memcpy>

08000a18 <??ZbZclAttrDefaultWrite_21>:
 8000a18:	4648      	mov	r0, r9
 8000a1a:	b2c0      	uxtb	r0, r0

08000a1c <??ZbZclAttrDefaultWrite_1>:
 8000a1c:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000a20 <ZbZclAttrDefaultValue>:
 8000a20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a24:	0004      	movs	r4, r0
 8000a26:	4688      	mov	r8, r1
 8000a28:	0015      	movs	r5, r2
 8000a2a:	2600      	movs	r6, #0
 8000a2c:	f05f 37ff 	movs.w	r7, #4294967295
 8000a30:	0020      	movs	r0, r4
 8000a32:	b2c0      	uxtb	r0, r0
 8000a34:	2800      	cmp	r0, #0
 8000a36:	f000 80a1 	beq.w	8000b7c <??ZbZclAttrDefaultValue_0>
 8000a3a:	2808      	cmp	r0, #8
 8000a3c:	f000 80e7 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000a40:	2809      	cmp	r0, #9
 8000a42:	f000 80da 	beq.w	8000bfa <??ZbZclAttrDefaultValue_2>
 8000a46:	280a      	cmp	r0, #10
 8000a48:	f000 80cd 	beq.w	8000be6 <??ZbZclAttrDefaultValue_3>
 8000a4c:	280b      	cmp	r0, #11
 8000a4e:	f000 80c0 	beq.w	8000bd2 <??ZbZclAttrDefaultValue_4>
 8000a52:	280c      	cmp	r0, #12
 8000a54:	f000 80b3 	beq.w	8000bbe <??ZbZclAttrDefaultValue_5>
 8000a58:	280d      	cmp	r0, #13
 8000a5a:	f000 80a6 	beq.w	8000baa <??ZbZclAttrDefaultValue_6>
 8000a5e:	280e      	cmp	r0, #14
 8000a60:	f000 8099 	beq.w	8000b96 <??ZbZclAttrDefaultValue_7>
 8000a64:	280f      	cmp	r0, #15
 8000a66:	f000 808c 	beq.w	8000b82 <??ZbZclAttrDefaultValue_8>
 8000a6a:	2810      	cmp	r0, #16
 8000a6c:	f000 80db 	beq.w	8000c26 <??ZbZclAttrDefaultValue_9>
 8000a70:	2818      	cmp	r0, #24
 8000a72:	f000 8126 	beq.w	8000cc2 <??ZbZclAttrDefaultValue_10>
 8000a76:	2819      	cmp	r0, #25
 8000a78:	f000 8119 	beq.w	8000cae <??ZbZclAttrDefaultValue_11>
 8000a7c:	281a      	cmp	r0, #26
 8000a7e:	f000 810c 	beq.w	8000c9a <??ZbZclAttrDefaultValue_12>
 8000a82:	281b      	cmp	r0, #27
 8000a84:	f000 80ff 	beq.w	8000c86 <??ZbZclAttrDefaultValue_13>
 8000a88:	281c      	cmp	r0, #28
 8000a8a:	f000 80f2 	beq.w	8000c72 <??ZbZclAttrDefaultValue_14>
 8000a8e:	281d      	cmp	r0, #29
 8000a90:	f000 80e5 	beq.w	8000c5e <??ZbZclAttrDefaultValue_15>
 8000a94:	281e      	cmp	r0, #30
 8000a96:	f000 80d8 	beq.w	8000c4a <??ZbZclAttrDefaultValue_16>
 8000a9a:	281f      	cmp	r0, #31
 8000a9c:	f000 80cb 	beq.w	8000c36 <??ZbZclAttrDefaultValue_17>
 8000aa0:	2820      	cmp	r0, #32
 8000aa2:	f000 80b4 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000aa6:	2821      	cmp	r0, #33	@ 0x21
 8000aa8:	f000 80a7 	beq.w	8000bfa <??ZbZclAttrDefaultValue_2>
 8000aac:	2822      	cmp	r0, #34	@ 0x22
 8000aae:	f000 809a 	beq.w	8000be6 <??ZbZclAttrDefaultValue_3>
 8000ab2:	2823      	cmp	r0, #35	@ 0x23
 8000ab4:	f000 808d 	beq.w	8000bd2 <??ZbZclAttrDefaultValue_4>
 8000ab8:	2824      	cmp	r0, #36	@ 0x24
 8000aba:	f000 8080 	beq.w	8000bbe <??ZbZclAttrDefaultValue_5>
 8000abe:	2825      	cmp	r0, #37	@ 0x25
 8000ac0:	d073      	beq.n	8000baa <??ZbZclAttrDefaultValue_6>
 8000ac2:	2826      	cmp	r0, #38	@ 0x26
 8000ac4:	d067      	beq.n	8000b96 <??ZbZclAttrDefaultValue_7>
 8000ac6:	2827      	cmp	r0, #39	@ 0x27
 8000ac8:	d05b      	beq.n	8000b82 <??ZbZclAttrDefaultValue_8>
 8000aca:	2828      	cmp	r0, #40	@ 0x28
 8000acc:	f000 814b 	beq.w	8000d66 <??ZbZclAttrDefaultValue_18>
 8000ad0:	2829      	cmp	r0, #41	@ 0x29
 8000ad2:	f000 813e 	beq.w	8000d52 <??ZbZclAttrDefaultValue_19>
 8000ad6:	282a      	cmp	r0, #42	@ 0x2a
 8000ad8:	f000 8131 	beq.w	8000d3e <??ZbZclAttrDefaultValue_20>
 8000adc:	282b      	cmp	r0, #43	@ 0x2b
 8000ade:	f000 8124 	beq.w	8000d2a <??ZbZclAttrDefaultValue_21>
 8000ae2:	282c      	cmp	r0, #44	@ 0x2c
 8000ae4:	f000 8117 	beq.w	8000d16 <??ZbZclAttrDefaultValue_22>
 8000ae8:	282d      	cmp	r0, #45	@ 0x2d
 8000aea:	f000 810a 	beq.w	8000d02 <??ZbZclAttrDefaultValue_23>
 8000aee:	282e      	cmp	r0, #46	@ 0x2e
 8000af0:	f000 80fd 	beq.w	8000cee <??ZbZclAttrDefaultValue_24>
 8000af4:	282f      	cmp	r0, #47	@ 0x2f
 8000af6:	f000 80f0 	beq.w	8000cda <??ZbZclAttrDefaultValue_25>
 8000afa:	2830      	cmp	r0, #48	@ 0x30
 8000afc:	f000 8087 	beq.w	8000c0e <??ZbZclAttrDefaultValue_1>
 8000b00:	2831      	cmp	r0, #49	@ 0x31
 8000b02:	d07a      	beq.n	8000bfa <??ZbZclAttrDefaultValue_2>
 8000b04:	2838      	cmp	r0, #56	@ 0x38
 8000b06:	f000 813a 	beq.w	8000d7e <??ZbZclAttrDefaultValue_26>
 8000b0a:	2839      	cmp	r0, #57	@ 0x39
 8000b0c:	f000 8142 	beq.w	8000d94 <??ZbZclAttrDefaultValue_27>
 8000b10:	283a      	cmp	r0, #58	@ 0x3a
 8000b12:	f000 8149 	beq.w	8000da8 <??ZbZclAttrDefaultValue_28>
 8000b16:	2841      	cmp	r0, #65	@ 0x41
 8000b18:	f000 8152 	beq.w	8000dc0 <??ZbZclAttrDefaultValue_29>
 8000b1c:	2842      	cmp	r0, #66	@ 0x42
 8000b1e:	f000 8159 	beq.w	8000dd4 <??ZbZclAttrDefaultValue_30>
 8000b22:	2843      	cmp	r0, #67	@ 0x43
 8000b24:	f000 8160 	beq.w	8000de8 <??ZbZclAttrDefaultValue_31>
 8000b28:	2844      	cmp	r0, #68	@ 0x44
 8000b2a:	f000 8168 	beq.w	8000dfe <??ZbZclAttrDefaultValue_32>
 8000b2e:	2848      	cmp	r0, #72	@ 0x48
 8000b30:	f000 818b 	beq.w	8000e4a <??ZbZclAttrDefaultValue_33>
 8000b34:	284c      	cmp	r0, #76	@ 0x4c
 8000b36:	f000 8192 	beq.w	8000e5e <??ZbZclAttrDefaultValue_34>
 8000b3a:	2850      	cmp	r0, #80	@ 0x50
 8000b3c:	f000 8199 	beq.w	8000e72 <??ZbZclAttrDefaultValue_35>
 8000b40:	2851      	cmp	r0, #81	@ 0x51
 8000b42:	f000 81a0 	beq.w	8000e86 <??ZbZclAttrDefaultValue_36>
 8000b46:	28e0      	cmp	r0, #224	@ 0xe0
 8000b48:	f000 81a7 	beq.w	8000e9a <??ZbZclAttrDefaultValue_37>
 8000b4c:	28e1      	cmp	r0, #225	@ 0xe1
 8000b4e:	f000 81ae 	beq.w	8000eae <??ZbZclAttrDefaultValue_38>
 8000b52:	28e2      	cmp	r0, #226	@ 0xe2
 8000b54:	f000 81b5 	beq.w	8000ec2 <??ZbZclAttrDefaultValue_39>
 8000b58:	28e8      	cmp	r0, #232	@ 0xe8
 8000b5a:	f000 81bc 	beq.w	8000ed6 <??ZbZclAttrDefaultValue_40>
 8000b5e:	28e9      	cmp	r0, #233	@ 0xe9
 8000b60:	f000 81c3 	beq.w	8000eea <??ZbZclAttrDefaultValue_41>
 8000b64:	28ea      	cmp	r0, #234	@ 0xea
 8000b66:	f000 81ca 	beq.w	8000efe <??ZbZclAttrDefaultValue_42>
 8000b6a:	28f0      	cmp	r0, #240	@ 0xf0
 8000b6c:	f000 8152 	beq.w	8000e14 <??ZbZclAttrDefaultValue_43>
 8000b70:	28f1      	cmp	r0, #241	@ 0xf1
 8000b72:	f000 815b 	beq.w	8000e2c <??ZbZclAttrDefaultValue_44>
 8000b76:	28ff      	cmp	r0, #255	@ 0xff
 8000b78:	f040 81cb 	bne.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b7c <??ZbZclAttrDefaultValue_0>:
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	0007      	movs	r7, r0
 8000b80:	e1c7      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000b82 <??ZbZclAttrDefaultValue_8>:
 8000b82:	1c70      	adds	r0, r6, #1
 8000b84:	4285      	cmp	r5, r0
 8000b86:	f0c0 81c4 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b8a <??ZbZclAttrDefaultValue_47>:
 8000b8a:	20ff      	movs	r0, #255	@ 0xff
 8000b8c:	f888 0000 	strb.w	r0, [r8]
 8000b90:	f118 0801 	adds.w	r8, r8, #1
 8000b94:	1c76      	adds	r6, r6, #1

08000b96 <??ZbZclAttrDefaultValue_7>:
 8000b96:	1c70      	adds	r0, r6, #1
 8000b98:	4285      	cmp	r5, r0
 8000b9a:	f0c0 81ba 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000b9e <??ZbZclAttrDefaultValue_48>:
 8000b9e:	20ff      	movs	r0, #255	@ 0xff
 8000ba0:	f888 0000 	strb.w	r0, [r8]
 8000ba4:	f118 0801 	adds.w	r8, r8, #1
 8000ba8:	1c76      	adds	r6, r6, #1

08000baa <??ZbZclAttrDefaultValue_6>:
 8000baa:	1c70      	adds	r0, r6, #1
 8000bac:	4285      	cmp	r5, r0
 8000bae:	f0c0 81b0 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bb2 <??ZbZclAttrDefaultValue_49>:
 8000bb2:	20ff      	movs	r0, #255	@ 0xff
 8000bb4:	f888 0000 	strb.w	r0, [r8]
 8000bb8:	f118 0801 	adds.w	r8, r8, #1
 8000bbc:	1c76      	adds	r6, r6, #1

08000bbe <??ZbZclAttrDefaultValue_5>:
 8000bbe:	1c70      	adds	r0, r6, #1
 8000bc0:	4285      	cmp	r5, r0
 8000bc2:	f0c0 81a6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bc6 <??ZbZclAttrDefaultValue_50>:
 8000bc6:	20ff      	movs	r0, #255	@ 0xff
 8000bc8:	f888 0000 	strb.w	r0, [r8]
 8000bcc:	f118 0801 	adds.w	r8, r8, #1
 8000bd0:	1c76      	adds	r6, r6, #1

08000bd2 <??ZbZclAttrDefaultValue_4>:
 8000bd2:	1c70      	adds	r0, r6, #1
 8000bd4:	4285      	cmp	r5, r0
 8000bd6:	f0c0 819c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bda <??ZbZclAttrDefaultValue_51>:
 8000bda:	20ff      	movs	r0, #255	@ 0xff
 8000bdc:	f888 0000 	strb.w	r0, [r8]
 8000be0:	f118 0801 	adds.w	r8, r8, #1
 8000be4:	1c76      	adds	r6, r6, #1

08000be6 <??ZbZclAttrDefaultValue_3>:
 8000be6:	1c70      	adds	r0, r6, #1
 8000be8:	4285      	cmp	r5, r0
 8000bea:	f0c0 8192 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000bee <??ZbZclAttrDefaultValue_52>:
 8000bee:	20ff      	movs	r0, #255	@ 0xff
 8000bf0:	f888 0000 	strb.w	r0, [r8]
 8000bf4:	f118 0801 	adds.w	r8, r8, #1
 8000bf8:	1c76      	adds	r6, r6, #1

08000bfa <??ZbZclAttrDefaultValue_2>:
 8000bfa:	1c70      	adds	r0, r6, #1
 8000bfc:	4285      	cmp	r5, r0
 8000bfe:	f0c0 8188 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c02 <??ZbZclAttrDefaultValue_53>:
 8000c02:	20ff      	movs	r0, #255	@ 0xff
 8000c04:	f888 0000 	strb.w	r0, [r8]
 8000c08:	f118 0801 	adds.w	r8, r8, #1
 8000c0c:	1c76      	adds	r6, r6, #1

08000c0e <??ZbZclAttrDefaultValue_1>:
 8000c0e:	1c70      	adds	r0, r6, #1
 8000c10:	4285      	cmp	r5, r0
 8000c12:	f0c0 817e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c16 <??ZbZclAttrDefaultValue_54>:
 8000c16:	20ff      	movs	r0, #255	@ 0xff
 8000c18:	f888 0000 	strb.w	r0, [r8]
 8000c1c:	f118 0801 	adds.w	r8, r8, #1
 8000c20:	1c76      	adds	r6, r6, #1
 8000c22:	0037      	movs	r7, r6
 8000c24:	e175      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000c26 <??ZbZclAttrDefaultValue_9>:
 8000c26:	2000      	movs	r0, #0
 8000c28:	f888 0000 	strb.w	r0, [r8]
 8000c2c:	f118 0801 	adds.w	r8, r8, #1
 8000c30:	2001      	movs	r0, #1
 8000c32:	0007      	movs	r7, r0
 8000c34:	e16d      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000c36 <??ZbZclAttrDefaultValue_17>:
 8000c36:	1c70      	adds	r0, r6, #1
 8000c38:	4285      	cmp	r5, r0
 8000c3a:	f0c0 816a 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c3e <??ZbZclAttrDefaultValue_55>:
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f888 0000 	strb.w	r0, [r8]
 8000c44:	f118 0801 	adds.w	r8, r8, #1
 8000c48:	1c76      	adds	r6, r6, #1

08000c4a <??ZbZclAttrDefaultValue_16>:
 8000c4a:	1c70      	adds	r0, r6, #1
 8000c4c:	4285      	cmp	r5, r0
 8000c4e:	f0c0 8160 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c52 <??ZbZclAttrDefaultValue_56>:
 8000c52:	2000      	movs	r0, #0
 8000c54:	f888 0000 	strb.w	r0, [r8]
 8000c58:	f118 0801 	adds.w	r8, r8, #1
 8000c5c:	1c76      	adds	r6, r6, #1

08000c5e <??ZbZclAttrDefaultValue_15>:
 8000c5e:	1c70      	adds	r0, r6, #1
 8000c60:	4285      	cmp	r5, r0
 8000c62:	f0c0 8156 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c66 <??ZbZclAttrDefaultValue_57>:
 8000c66:	2000      	movs	r0, #0
 8000c68:	f888 0000 	strb.w	r0, [r8]
 8000c6c:	f118 0801 	adds.w	r8, r8, #1
 8000c70:	1c76      	adds	r6, r6, #1

08000c72 <??ZbZclAttrDefaultValue_14>:
 8000c72:	1c70      	adds	r0, r6, #1
 8000c74:	4285      	cmp	r5, r0
 8000c76:	f0c0 814c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c7a <??ZbZclAttrDefaultValue_58>:
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f888 0000 	strb.w	r0, [r8]
 8000c80:	f118 0801 	adds.w	r8, r8, #1
 8000c84:	1c76      	adds	r6, r6, #1

08000c86 <??ZbZclAttrDefaultValue_13>:
 8000c86:	1c70      	adds	r0, r6, #1
 8000c88:	4285      	cmp	r5, r0
 8000c8a:	f0c0 8142 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000c8e <??ZbZclAttrDefaultValue_59>:
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f888 0000 	strb.w	r0, [r8]
 8000c94:	f118 0801 	adds.w	r8, r8, #1
 8000c98:	1c76      	adds	r6, r6, #1

08000c9a <??ZbZclAttrDefaultValue_12>:
 8000c9a:	1c70      	adds	r0, r6, #1
 8000c9c:	4285      	cmp	r5, r0
 8000c9e:	f0c0 8138 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000ca2 <??ZbZclAttrDefaultValue_60>:
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f888 0000 	strb.w	r0, [r8]
 8000ca8:	f118 0801 	adds.w	r8, r8, #1
 8000cac:	1c76      	adds	r6, r6, #1

08000cae <??ZbZclAttrDefaultValue_11>:
 8000cae:	1c70      	adds	r0, r6, #1
 8000cb0:	4285      	cmp	r5, r0
 8000cb2:	f0c0 812e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cb6 <??ZbZclAttrDefaultValue_61>:
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f888 0000 	strb.w	r0, [r8]
 8000cbc:	f118 0801 	adds.w	r8, r8, #1
 8000cc0:	1c76      	adds	r6, r6, #1

08000cc2 <??ZbZclAttrDefaultValue_10>:
 8000cc2:	1c70      	adds	r0, r6, #1
 8000cc4:	4285      	cmp	r5, r0
 8000cc6:	f0c0 8124 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cca <??ZbZclAttrDefaultValue_62>:
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f888 0000 	strb.w	r0, [r8]
 8000cd0:	f118 0801 	adds.w	r8, r8, #1
 8000cd4:	1c76      	adds	r6, r6, #1
 8000cd6:	0037      	movs	r7, r6
 8000cd8:	e11b      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000cda <??ZbZclAttrDefaultValue_25>:
 8000cda:	1c70      	adds	r0, r6, #1
 8000cdc:	4285      	cmp	r5, r0
 8000cde:	f0c0 8118 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000ce2 <??ZbZclAttrDefaultValue_63>:
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f888 0000 	strb.w	r0, [r8]
 8000ce8:	f118 0801 	adds.w	r8, r8, #1
 8000cec:	1c76      	adds	r6, r6, #1

08000cee <??ZbZclAttrDefaultValue_24>:
 8000cee:	1c70      	adds	r0, r6, #1
 8000cf0:	4285      	cmp	r5, r0
 8000cf2:	f0c0 810e 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000cf6 <??ZbZclAttrDefaultValue_64>:
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f888 0000 	strb.w	r0, [r8]
 8000cfc:	f118 0801 	adds.w	r8, r8, #1
 8000d00:	1c76      	adds	r6, r6, #1

08000d02 <??ZbZclAttrDefaultValue_23>:
 8000d02:	1c70      	adds	r0, r6, #1
 8000d04:	4285      	cmp	r5, r0
 8000d06:	f0c0 8104 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d0a <??ZbZclAttrDefaultValue_65>:
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f888 0000 	strb.w	r0, [r8]
 8000d10:	f118 0801 	adds.w	r8, r8, #1
 8000d14:	1c76      	adds	r6, r6, #1

08000d16 <??ZbZclAttrDefaultValue_22>:
 8000d16:	1c70      	adds	r0, r6, #1
 8000d18:	4285      	cmp	r5, r0
 8000d1a:	f0c0 80fa 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d1e <??ZbZclAttrDefaultValue_66>:
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f888 0000 	strb.w	r0, [r8]
 8000d24:	f118 0801 	adds.w	r8, r8, #1
 8000d28:	1c76      	adds	r6, r6, #1

08000d2a <??ZbZclAttrDefaultValue_21>:
 8000d2a:	1c70      	adds	r0, r6, #1
 8000d2c:	4285      	cmp	r5, r0
 8000d2e:	f0c0 80f0 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d32 <??ZbZclAttrDefaultValue_67>:
 8000d32:	2000      	movs	r0, #0
 8000d34:	f888 0000 	strb.w	r0, [r8]
 8000d38:	f118 0801 	adds.w	r8, r8, #1
 8000d3c:	1c76      	adds	r6, r6, #1

08000d3e <??ZbZclAttrDefaultValue_20>:
 8000d3e:	1c70      	adds	r0, r6, #1
 8000d40:	4285      	cmp	r5, r0
 8000d42:	f0c0 80e6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d46 <??ZbZclAttrDefaultValue_68>:
 8000d46:	2000      	movs	r0, #0
 8000d48:	f888 0000 	strb.w	r0, [r8]
 8000d4c:	f118 0801 	adds.w	r8, r8, #1
 8000d50:	1c76      	adds	r6, r6, #1

08000d52 <??ZbZclAttrDefaultValue_19>:
 8000d52:	1c70      	adds	r0, r6, #1
 8000d54:	4285      	cmp	r5, r0
 8000d56:	f0c0 80dc 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d5a <??ZbZclAttrDefaultValue_69>:
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	f888 0000 	strb.w	r0, [r8]
 8000d60:	f118 0801 	adds.w	r8, r8, #1
 8000d64:	1c76      	adds	r6, r6, #1

08000d66 <??ZbZclAttrDefaultValue_18>:
 8000d66:	1c70      	adds	r0, r6, #1
 8000d68:	4285      	cmp	r5, r0
 8000d6a:	f0c0 80d2 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d6e <??ZbZclAttrDefaultValue_70>:
 8000d6e:	2080      	movs	r0, #128	@ 0x80
 8000d70:	f888 0000 	strb.w	r0, [r8]
 8000d74:	f118 0801 	adds.w	r8, r8, #1
 8000d78:	1c76      	adds	r6, r6, #1
 8000d7a:	0037      	movs	r7, r6
 8000d7c:	e0c9      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000d7e <??ZbZclAttrDefaultValue_26>:
 8000d7e:	2d02      	cmp	r5, #2
 8000d80:	f0c0 80c7 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d84 <??ZbZclAttrDefaultValue_71>:
 8000d84:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8000d88:	4640      	mov	r0, r8
 8000d8a:	f006 f9e6 	bl	800715a <putle16>
 8000d8e:	2002      	movs	r0, #2
 8000d90:	0007      	movs	r7, r0
 8000d92:	e0be      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000d94 <??ZbZclAttrDefaultValue_27>:
 8000d94:	2d04      	cmp	r5, #4
 8000d96:	f0c0 80bc 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000d9a <??ZbZclAttrDefaultValue_72>:
 8000d9a:	495f      	ldr	r1, [pc, #380]	@ (8000f18 <??DataTable1>)
 8000d9c:	4640      	mov	r0, r8
 8000d9e:	f006 f9ee 	bl	800717e <putle32>
 8000da2:	2004      	movs	r0, #4
 8000da4:	0007      	movs	r7, r0
 8000da6:	e0b4      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000da8 <??ZbZclAttrDefaultValue_28>:
 8000da8:	2d08      	cmp	r5, #8
 8000daa:	f0c0 80b2 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dae <??ZbZclAttrDefaultValue_73>:
 8000dae:	f07f 0201 	mvns.w	r2, #1
 8000db2:	4b5a      	ldr	r3, [pc, #360]	@ (8000f1c <??DataTable1_1>)
 8000db4:	4640      	mov	r0, r8
 8000db6:	f006 fa15 	bl	80071e4 <putle64>
 8000dba:	2008      	movs	r0, #8
 8000dbc:	0007      	movs	r7, r0
 8000dbe:	e0a8      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dc0 <??ZbZclAttrDefaultValue_29>:
 8000dc0:	2d02      	cmp	r5, #2
 8000dc2:	f0c0 80a6 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dc6 <??ZbZclAttrDefaultValue_74>:
 8000dc6:	21ff      	movs	r1, #255	@ 0xff
 8000dc8:	4640      	mov	r0, r8
 8000dca:	f006 f9c6 	bl	800715a <putle16>
 8000dce:	2002      	movs	r0, #2
 8000dd0:	0007      	movs	r7, r0
 8000dd2:	e09e      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dd4 <??ZbZclAttrDefaultValue_30>:
 8000dd4:	2d02      	cmp	r5, #2
 8000dd6:	f0c0 809c 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dda <??ZbZclAttrDefaultValue_75>:
 8000dda:	21ff      	movs	r1, #255	@ 0xff
 8000ddc:	4640      	mov	r0, r8
 8000dde:	f006 f9bc 	bl	800715a <putle16>
 8000de2:	2002      	movs	r0, #2
 8000de4:	0007      	movs	r7, r0
 8000de6:	e094      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000de8 <??ZbZclAttrDefaultValue_31>:
 8000de8:	2d04      	cmp	r5, #4
 8000dea:	f0c0 8092 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000dee <??ZbZclAttrDefaultValue_76>:
 8000dee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000df2:	4640      	mov	r0, r8
 8000df4:	f006 f9c3 	bl	800717e <putle32>
 8000df8:	2004      	movs	r0, #4
 8000dfa:	0007      	movs	r7, r0
 8000dfc:	e089      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000dfe <??ZbZclAttrDefaultValue_32>:
 8000dfe:	2d04      	cmp	r5, #4
 8000e00:	f0c0 8087 	bcc.w	8000f12 <??ZbZclAttrDefaultValue_45>

08000e04 <??ZbZclAttrDefaultValue_77>:
 8000e04:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e08:	4640      	mov	r0, r8
 8000e0a:	f006 f9b8 	bl	800717e <putle32>
 8000e0e:	2004      	movs	r0, #4
 8000e10:	0007      	movs	r7, r0
 8000e12:	e07e      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e14 <??ZbZclAttrDefaultValue_43>:
 8000e14:	2d08      	cmp	r5, #8
 8000e16:	d37c      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e18 <??ZbZclAttrDefaultValue_78>:
 8000e18:	f05f 32ff 	movs.w	r2, #4294967295
 8000e1c:	f05f 33ff 	movs.w	r3, #4294967295
 8000e20:	4640      	mov	r0, r8
 8000e22:	f006 f9df 	bl	80071e4 <putle64>
 8000e26:	2008      	movs	r0, #8
 8000e28:	0007      	movs	r7, r0
 8000e2a:	e072      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e2c <??ZbZclAttrDefaultValue_44>:
 8000e2c:	2d10      	cmp	r5, #16
 8000e2e:	d370      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e30 <??ZbZclAttrDefaultValue_79>:
 8000e30:	f05f 0910 	movs.w	r9, #16
 8000e34:	f05f 0a00 	movs.w	sl, #0
 8000e38:	46c3      	mov	fp, r8
 8000e3a:	4652      	mov	r2, sl
 8000e3c:	4649      	mov	r1, r9
 8000e3e:	4658      	mov	r0, fp
 8000e40:	f006 ff6a 	bl	8007d18 <__aeabi_memset>
 8000e44:	2010      	movs	r0, #16
 8000e46:	0007      	movs	r7, r0
 8000e48:	e063      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e4a <??ZbZclAttrDefaultValue_33>:
 8000e4a:	2d02      	cmp	r5, #2
 8000e4c:	d361      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e4e <??ZbZclAttrDefaultValue_80>:
 8000e4e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e52:	4640      	mov	r0, r8
 8000e54:	f006 f981 	bl	800715a <putle16>
 8000e58:	2002      	movs	r0, #2
 8000e5a:	0007      	movs	r7, r0
 8000e5c:	e059      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e5e <??ZbZclAttrDefaultValue_34>:
 8000e5e:	2d02      	cmp	r5, #2
 8000e60:	d357      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e62 <??ZbZclAttrDefaultValue_81>:
 8000e62:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e66:	4640      	mov	r0, r8
 8000e68:	f006 f977 	bl	800715a <putle16>
 8000e6c:	2002      	movs	r0, #2
 8000e6e:	0007      	movs	r7, r0
 8000e70:	e04f      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e72 <??ZbZclAttrDefaultValue_35>:
 8000e72:	2d02      	cmp	r5, #2
 8000e74:	d34d      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e76 <??ZbZclAttrDefaultValue_82>:
 8000e76:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e7a:	4640      	mov	r0, r8
 8000e7c:	f006 f96d 	bl	800715a <putle16>
 8000e80:	2002      	movs	r0, #2
 8000e82:	0007      	movs	r7, r0
 8000e84:	e045      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e86 <??ZbZclAttrDefaultValue_36>:
 8000e86:	2d02      	cmp	r5, #2
 8000e88:	d343      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e8a <??ZbZclAttrDefaultValue_83>:
 8000e8a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000e8e:	4640      	mov	r0, r8
 8000e90:	f006 f963 	bl	800715a <putle16>
 8000e94:	2002      	movs	r0, #2
 8000e96:	0007      	movs	r7, r0
 8000e98:	e03b      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e9a <??ZbZclAttrDefaultValue_37>:
 8000e9a:	2d04      	cmp	r5, #4
 8000e9c:	d339      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000e9e <??ZbZclAttrDefaultValue_84>:
 8000e9e:	f05f 31ff 	movs.w	r1, #4294967295
 8000ea2:	4640      	mov	r0, r8
 8000ea4:	f006 f96b 	bl	800717e <putle32>
 8000ea8:	2004      	movs	r0, #4
 8000eaa:	0007      	movs	r7, r0
 8000eac:	e031      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eae <??ZbZclAttrDefaultValue_38>:
 8000eae:	2d04      	cmp	r5, #4
 8000eb0:	d32f      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eb2 <??ZbZclAttrDefaultValue_85>:
 8000eb2:	f05f 31ff 	movs.w	r1, #4294967295
 8000eb6:	4640      	mov	r0, r8
 8000eb8:	f006 f961 	bl	800717e <putle32>
 8000ebc:	2004      	movs	r0, #4
 8000ebe:	0007      	movs	r7, r0
 8000ec0:	e027      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ec2 <??ZbZclAttrDefaultValue_39>:
 8000ec2:	2d04      	cmp	r5, #4
 8000ec4:	d325      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ec6 <??ZbZclAttrDefaultValue_86>:
 8000ec6:	f05f 31ff 	movs.w	r1, #4294967295
 8000eca:	4640      	mov	r0, r8
 8000ecc:	f006 f957 	bl	800717e <putle32>
 8000ed0:	2004      	movs	r0, #4
 8000ed2:	0007      	movs	r7, r0
 8000ed4:	e01d      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000ed6 <??ZbZclAttrDefaultValue_40>:
 8000ed6:	2d02      	cmp	r5, #2
 8000ed8:	d31b      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eda <??ZbZclAttrDefaultValue_87>:
 8000eda:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ede:	4640      	mov	r0, r8
 8000ee0:	f006 f93b 	bl	800715a <putle16>
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	0007      	movs	r7, r0
 8000ee8:	e013      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eea <??ZbZclAttrDefaultValue_41>:
 8000eea:	2d02      	cmp	r5, #2
 8000eec:	d311      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000eee <??ZbZclAttrDefaultValue_88>:
 8000eee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ef2:	4640      	mov	r0, r8
 8000ef4:	f006 f931 	bl	800715a <putle16>
 8000ef8:	2002      	movs	r0, #2
 8000efa:	0007      	movs	r7, r0
 8000efc:	e009      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000efe <??ZbZclAttrDefaultValue_42>:
 8000efe:	2d04      	cmp	r5, #4
 8000f00:	d307      	bcc.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000f02 <??ZbZclAttrDefaultValue_89>:
 8000f02:	f05f 31ff 	movs.w	r1, #4294967295
 8000f06:	4640      	mov	r0, r8
 8000f08:	f006 f939 	bl	800717e <putle32>
 8000f0c:	2004      	movs	r0, #4
 8000f0e:	0007      	movs	r7, r0
 8000f10:	e7ff      	b.n	8000f12 <??ZbZclAttrDefaultValue_45>

08000f12 <??ZbZclAttrDefaultValue_45>:
 8000f12:	0038      	movs	r0, r7
 8000f14:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000f18 <??DataTable1>:
 8000f18:	fffe 00ff                                   ....

08000f1c <??DataTable1_1>:
 8000f1c:	ffff 001f                                   ....

08000f20 <ZbZclAttrTypeLength>:
 8000f20:	0001      	movs	r1, r0
 8000f22:	0008      	movs	r0, r1
 8000f24:	b2c0      	uxtb	r0, r0
 8000f26:	2800      	cmp	r0, #0
 8000f28:	f000 8081 	beq.w	800102e <??ZbZclAttrTypeLength_0>
 8000f2c:	2808      	cmp	r0, #8
 8000f2e:	d06c      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f30:	2809      	cmp	r0, #9
 8000f32:	d06c      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f34:	280a      	cmp	r0, #10
 8000f36:	d06c      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f38:	280b      	cmp	r0, #11
 8000f3a:	d06c      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f3c:	280c      	cmp	r0, #12
 8000f3e:	d06c      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f40:	280d      	cmp	r0, #13
 8000f42:	d06c      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f44:	280e      	cmp	r0, #14
 8000f46:	d06c      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f48:	280f      	cmp	r0, #15
 8000f4a:	d06c      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f4c:	2810      	cmp	r0, #16
 8000f4e:	d05c      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f50:	2818      	cmp	r0, #24
 8000f52:	d05a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f54:	2819      	cmp	r0, #25
 8000f56:	d05a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f58:	281a      	cmp	r0, #26
 8000f5a:	d05a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f5c:	281b      	cmp	r0, #27
 8000f5e:	d05a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f60:	281c      	cmp	r0, #28
 8000f62:	d05a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f64:	281d      	cmp	r0, #29
 8000f66:	d05a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f68:	281e      	cmp	r0, #30
 8000f6a:	d05a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f6c:	281f      	cmp	r0, #31
 8000f6e:	d05a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f70:	2820      	cmp	r0, #32
 8000f72:	d04a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f74:	2821      	cmp	r0, #33	@ 0x21
 8000f76:	d04a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f78:	2822      	cmp	r0, #34	@ 0x22
 8000f7a:	d04a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f7c:	2823      	cmp	r0, #35	@ 0x23
 8000f7e:	d04a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000f80:	2824      	cmp	r0, #36	@ 0x24
 8000f82:	d04a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000f84:	2825      	cmp	r0, #37	@ 0x25
 8000f86:	d04a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000f88:	2826      	cmp	r0, #38	@ 0x26
 8000f8a:	d04a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000f8c:	2827      	cmp	r0, #39	@ 0x27
 8000f8e:	d04a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000f90:	2828      	cmp	r0, #40	@ 0x28
 8000f92:	d03a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000f94:	2829      	cmp	r0, #41	@ 0x29
 8000f96:	d03a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000f98:	282a      	cmp	r0, #42	@ 0x2a
 8000f9a:	d03a      	beq.n	8001012 <??ZbZclAttrTypeLength_3>
 8000f9c:	282b      	cmp	r0, #43	@ 0x2b
 8000f9e:	d03a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fa0:	282c      	cmp	r0, #44	@ 0x2c
 8000fa2:	d03a      	beq.n	800101a <??ZbZclAttrTypeLength_5>
 8000fa4:	282d      	cmp	r0, #45	@ 0x2d
 8000fa6:	d03a      	beq.n	800101e <??ZbZclAttrTypeLength_6>
 8000fa8:	282e      	cmp	r0, #46	@ 0x2e
 8000faa:	d03a      	beq.n	8001022 <??ZbZclAttrTypeLength_7>
 8000fac:	282f      	cmp	r0, #47	@ 0x2f
 8000fae:	d03a      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000fb0:	2830      	cmp	r0, #48	@ 0x30
 8000fb2:	d02a      	beq.n	800100a <??ZbZclAttrTypeLength_1>
 8000fb4:	2831      	cmp	r0, #49	@ 0x31
 8000fb6:	d02a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000fb8:	2838      	cmp	r0, #56	@ 0x38
 8000fba:	d028      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000fbc:	2839      	cmp	r0, #57	@ 0x39
 8000fbe:	d02a      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fc0:	283a      	cmp	r0, #58	@ 0x3a
 8000fc2:	d030      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8000fc4:	2841      	cmp	r0, #65	@ 0x41
 8000fc6:	d032      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fc8:	2842      	cmp	r0, #66	@ 0x42
 8000fca:	d030      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fcc:	2843      	cmp	r0, #67	@ 0x43
 8000fce:	d02e      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd0:	2844      	cmp	r0, #68	@ 0x44
 8000fd2:	d02c      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd4:	2848      	cmp	r0, #72	@ 0x48
 8000fd6:	d02a      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fd8:	284c      	cmp	r0, #76	@ 0x4c
 8000fda:	d028      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fdc:	2850      	cmp	r0, #80	@ 0x50
 8000fde:	d026      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fe0:	2851      	cmp	r0, #81	@ 0x51
 8000fe2:	d024      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8000fe4:	28e0      	cmp	r0, #224	@ 0xe0
 8000fe6:	d016      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fe8:	28e1      	cmp	r0, #225	@ 0xe1
 8000fea:	d014      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000fec:	28e2      	cmp	r0, #226	@ 0xe2
 8000fee:	d012      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000ff0:	28e8      	cmp	r0, #232	@ 0xe8
 8000ff2:	d00c      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000ff4:	28e9      	cmp	r0, #233	@ 0xe9
 8000ff6:	d00a      	beq.n	800100e <??ZbZclAttrTypeLength_2>
 8000ff8:	28ea      	cmp	r0, #234	@ 0xea
 8000ffa:	d00c      	beq.n	8001016 <??ZbZclAttrTypeLength_4>
 8000ffc:	28f0      	cmp	r0, #240	@ 0xf0
 8000ffe:	d012      	beq.n	8001026 <??ZbZclAttrTypeLength_8>
 8001000:	28f1      	cmp	r0, #241	@ 0xf1
 8001002:	d012      	beq.n	800102a <??ZbZclAttrTypeLength_9>
 8001004:	28ff      	cmp	r0, #255	@ 0xff
 8001006:	d012      	beq.n	800102e <??ZbZclAttrTypeLength_0>
 8001008:	e013      	b.n	8001032 <??ZbZclAttrTypeLength_10>

0800100a <??ZbZclAttrTypeLength_1>:
 800100a:	2001      	movs	r0, #1
 800100c:	e012      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800100e <??ZbZclAttrTypeLength_2>:
 800100e:	2002      	movs	r0, #2
 8001010:	e010      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001012 <??ZbZclAttrTypeLength_3>:
 8001012:	2003      	movs	r0, #3
 8001014:	e00e      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001016 <??ZbZclAttrTypeLength_4>:
 8001016:	2004      	movs	r0, #4
 8001018:	e00c      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800101a <??ZbZclAttrTypeLength_5>:
 800101a:	2005      	movs	r0, #5
 800101c:	e00a      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800101e <??ZbZclAttrTypeLength_6>:
 800101e:	2006      	movs	r0, #6
 8001020:	e008      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001022 <??ZbZclAttrTypeLength_7>:
 8001022:	2007      	movs	r0, #7
 8001024:	e006      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001026 <??ZbZclAttrTypeLength_8>:
 8001026:	2008      	movs	r0, #8
 8001028:	e004      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800102a <??ZbZclAttrTypeLength_9>:
 800102a:	2010      	movs	r0, #16
 800102c:	e002      	b.n	8001034 <??ZbZclAttrTypeLength_11>

0800102e <??ZbZclAttrTypeLength_0>:
 800102e:	2000      	movs	r0, #0
 8001030:	e000      	b.n	8001034 <??ZbZclAttrTypeLength_11>

08001032 <??ZbZclAttrTypeLength_10>:
 8001032:	2000      	movs	r0, #0

08001034 <??ZbZclAttrTypeLength_11>:
 8001034:	4770      	bx	lr

08001036 <ZbZclAttrParseLength>:
 8001036:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800103a:	0006      	movs	r6, r0
 800103c:	000c      	movs	r4, r1
 800103e:	0015      	movs	r5, r2
 8001040:	001f      	movs	r7, r3
 8001042:	0038      	movs	r0, r7
 8001044:	b2c0      	uxtb	r0, r0
 8001046:	280f      	cmp	r0, #15
 8001048:	d302      	bcc.n	8001050 <??ZbZclAttrParseLength_0>
 800104a:	f05f 30ff 	movs.w	r0, #4294967295
 800104e:	e0a1      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001050 <??ZbZclAttrParseLength_0>:
 8001050:	0030      	movs	r0, r6
 8001052:	b2c0      	uxtb	r0, r0
 8001054:	f7ff ff64 	bl	8000f20 <ZbZclAttrTypeLength>
 8001058:	0001      	movs	r1, r0
 800105a:	2901      	cmp	r1, #1
 800105c:	db06      	blt.n	800106c <??ZbZclAttrParseLength_2>
 800105e:	428d      	cmp	r5, r1
 8001060:	d202      	bcs.n	8001068 <??ZbZclAttrParseLength_3>
 8001062:	f05f 30ff 	movs.w	r0, #4294967295
 8001066:	e095      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001068 <??ZbZclAttrParseLength_3>:
 8001068:	0008      	movs	r0, r1
 800106a:	e093      	b.n	8001194 <??ZbZclAttrParseLength_1>

0800106c <??ZbZclAttrParseLength_2>:
 800106c:	2c00      	cmp	r4, #0
 800106e:	d101      	bne.n	8001074 <??ZbZclAttrParseLength_4>
 8001070:	0028      	movs	r0, r5
 8001072:	e08f      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001074 <??ZbZclAttrParseLength_4>:
 8001074:	f05f 39ff 	movs.w	r9, #4294967295
 8001078:	0030      	movs	r0, r6
 800107a:	b2c0      	uxtb	r0, r0
 800107c:	3841      	subs	r0, #65	@ 0x41
 800107e:	2801      	cmp	r0, #1
 8001080:	d90a      	bls.n	8001098 <??ZbZclAttrParseLength_5>
 8001082:	1e80      	subs	r0, r0, #2
 8001084:	2801      	cmp	r0, #1
 8001086:	d914      	bls.n	80010b2 <??ZbZclAttrParseLength_6>
 8001088:	1f40      	subs	r0, r0, #5
 800108a:	d027      	beq.n	80010dc <??ZbZclAttrParseLength_7>
 800108c:	1f00      	subs	r0, r0, #4
 800108e:	d04b      	beq.n	8001128 <??ZbZclAttrParseLength_8>
 8001090:	1f00      	subs	r0, r0, #4
 8001092:	2801      	cmp	r0, #1
 8001094:	d922      	bls.n	80010dc <??ZbZclAttrParseLength_7>
 8001096:	e074      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001098 <??ZbZclAttrParseLength_5>:
 8001098:	2d00      	cmp	r5, #0
 800109a:	d072      	beq.n	8001182 <??ZbZclAttrParseLength_10>

0800109c <??ZbZclAttrParseLength_11>:
 800109c:	7820      	ldrb	r0, [r4, #0]
 800109e:	28ff      	cmp	r0, #255	@ 0xff
 80010a0:	d102      	bne.n	80010a8 <??ZbZclAttrParseLength_12>
 80010a2:	f05f 0901 	movs.w	r9, #1
 80010a6:	e003      	b.n	80010b0 <??ZbZclAttrParseLength_13>

080010a8 <??ZbZclAttrParseLength_12>:
 80010a8:	f894 9000 	ldrb.w	r9, [r4]
 80010ac:	f119 0901 	adds.w	r9, r9, #1

080010b0 <??ZbZclAttrParseLength_13>:
 80010b0:	e067      	b.n	8001182 <??ZbZclAttrParseLength_10>

080010b2 <??ZbZclAttrParseLength_6>:
 80010b2:	2d02      	cmp	r5, #2
 80010b4:	d365      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

080010b6 <??ZbZclAttrParseLength_14>:
 80010b6:	0020      	movs	r0, r4
 80010b8:	f006 f803 	bl	80070c2 <pletoh16>
 80010bc:	4680      	mov	r8, r0
 80010be:	4640      	mov	r0, r8
 80010c0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80010c4:	b280      	uxth	r0, r0
 80010c6:	4288      	cmp	r0, r1
 80010c8:	d102      	bne.n	80010d0 <??ZbZclAttrParseLength_15>
 80010ca:	f05f 0902 	movs.w	r9, #2
 80010ce:	e004      	b.n	80010da <??ZbZclAttrParseLength_16>

080010d0 <??ZbZclAttrParseLength_15>:
 80010d0:	46c1      	mov	r9, r8
 80010d2:	fa1f f989 	uxth.w	r9, r9
 80010d6:	f119 0902 	adds.w	r9, r9, #2

080010da <??ZbZclAttrParseLength_16>:
 80010da:	e052      	b.n	8001182 <??ZbZclAttrParseLength_10>

080010dc <??ZbZclAttrParseLength_7>:
 80010dc:	2d03      	cmp	r5, #3
 80010de:	d350      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

080010e0 <??ZbZclAttrParseLength_17>:
 80010e0:	7820      	ldrb	r0, [r4, #0]
 80010e2:	4683      	mov	fp, r0
 80010e4:	1c60      	adds	r0, r4, #1
 80010e6:	f005 ffec 	bl	80070c2 <pletoh16>
 80010ea:	4680      	mov	r8, r0
 80010ec:	2003      	movs	r0, #3
 80010ee:	4681      	mov	r9, r0

080010f0 <??ZbZclAttrParseLength_18>:
 80010f0:	4640      	mov	r0, r8
 80010f2:	b280      	uxth	r0, r0
 80010f4:	2800      	cmp	r0, #0
 80010f6:	d016      	beq.n	8001126 <??ZbZclAttrParseLength_19>
 80010f8:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 80010fc:	4640      	mov	r0, r8
 80010fe:	b280      	uxth	r0, r0
 8001100:	4550      	cmp	r0, sl
 8001102:	d010      	beq.n	8001126 <??ZbZclAttrParseLength_19>
 8001104:	1c7b      	adds	r3, r7, #1
 8001106:	b2db      	uxtb	r3, r3
 8001108:	ebb5 0209 	subs.w	r2, r5, r9
 800110c:	eb04 0109 	add.w	r1, r4, r9
 8001110:	4658      	mov	r0, fp
 8001112:	b2c0      	uxtb	r0, r0
 8001114:	f7ff ff8f 	bl	8001036 <ZbZclAttrParseLength>
 8001118:	2800      	cmp	r0, #0
 800111a:	d43b      	bmi.n	8001194 <??ZbZclAttrParseLength_1>

0800111c <??ZbZclAttrParseLength_20>:
 800111c:	eb10 0909 	adds.w	r9, r0, r9
 8001120:	eb1a 0808 	adds.w	r8, sl, r8
 8001124:	e7e4      	b.n	80010f0 <??ZbZclAttrParseLength_18>

08001126 <??ZbZclAttrParseLength_19>:
 8001126:	e02c      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001128 <??ZbZclAttrParseLength_8>:
 8001128:	2d02      	cmp	r5, #2
 800112a:	d32a      	bcc.n	8001182 <??ZbZclAttrParseLength_10>

0800112c <??ZbZclAttrParseLength_21>:
 800112c:	0020      	movs	r0, r4
 800112e:	f005 ffc8 	bl	80070c2 <pletoh16>
 8001132:	4680      	mov	r8, r0
 8001134:	2002      	movs	r0, #2
 8001136:	4681      	mov	r9, r0

08001138 <??ZbZclAttrParseLength_22>:
 8001138:	4640      	mov	r0, r8
 800113a:	b280      	uxth	r0, r0
 800113c:	2800      	cmp	r0, #0
 800113e:	d01f      	beq.n	8001180 <??ZbZclAttrParseLength_23>
 8001140:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8001144:	4640      	mov	r0, r8
 8001146:	b280      	uxth	r0, r0
 8001148:	4550      	cmp	r0, sl
 800114a:	d019      	beq.n	8001180 <??ZbZclAttrParseLength_23>
 800114c:	f119 0001 	adds.w	r0, r9, #1
 8001150:	4285      	cmp	r5, r0
 8001152:	d315      	bcc.n	8001180 <??ZbZclAttrParseLength_23>

08001154 <??ZbZclAttrParseLength_24>:
 8001154:	f814 0009 	ldrb.w	r0, [r4, r9]
 8001158:	4683      	mov	fp, r0
 800115a:	f119 0901 	adds.w	r9, r9, #1
 800115e:	1c7b      	adds	r3, r7, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	ebb5 0209 	subs.w	r2, r5, r9
 8001166:	eb04 0109 	add.w	r1, r4, r9
 800116a:	4658      	mov	r0, fp
 800116c:	b2c0      	uxtb	r0, r0
 800116e:	f7ff ff62 	bl	8001036 <ZbZclAttrParseLength>
 8001172:	2800      	cmp	r0, #0
 8001174:	d404      	bmi.n	8001180 <??ZbZclAttrParseLength_23>

08001176 <??ZbZclAttrParseLength_25>:
 8001176:	eb10 0909 	adds.w	r9, r0, r9
 800117a:	eb1a 0808 	adds.w	r8, sl, r8
 800117e:	e7db      	b.n	8001138 <??ZbZclAttrParseLength_22>

08001180 <??ZbZclAttrParseLength_23>:
 8001180:	e7ff      	b.n	8001182 <??ZbZclAttrParseLength_10>

08001182 <??ZbZclAttrParseLength_10>:
 8001182:	f1b9 0f00 	cmp.w	r9, #0
 8001186:	d401      	bmi.n	800118c <??ZbZclAttrParseLength_26>
 8001188:	454d      	cmp	r5, r9
 800118a:	d202      	bcs.n	8001192 <??ZbZclAttrParseLength_27>

0800118c <??ZbZclAttrParseLength_26>:
 800118c:	f05f 30ff 	movs.w	r0, #4294967295
 8001190:	e000      	b.n	8001194 <??ZbZclAttrParseLength_1>

08001192 <??ZbZclAttrParseLength_27>:
 8001192:	4648      	mov	r0, r9

08001194 <??ZbZclAttrParseLength_1>:
 8001194:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001198 <ZbZclAttrIsAnalog>:
 8001198:	0001      	movs	r1, r0
 800119a:	0008      	movs	r0, r1
 800119c:	b2c0      	uxtb	r0, r0
 800119e:	2820      	cmp	r0, #32
 80011a0:	db05      	blt.n	80011ae <??ZbZclAttrIsAnalog_0>
 80011a2:	0008      	movs	r0, r1
 80011a4:	b2c0      	uxtb	r0, r0
 80011a6:	2828      	cmp	r0, #40	@ 0x28
 80011a8:	da01      	bge.n	80011ae <??ZbZclAttrIsAnalog_0>
 80011aa:	2001      	movs	r0, #1
 80011ac:	e026      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011ae <??ZbZclAttrIsAnalog_0>:
 80011ae:	0008      	movs	r0, r1
 80011b0:	b2c0      	uxtb	r0, r0
 80011b2:	2828      	cmp	r0, #40	@ 0x28
 80011b4:	db05      	blt.n	80011c2 <??ZbZclAttrIsAnalog_2>
 80011b6:	0008      	movs	r0, r1
 80011b8:	b2c0      	uxtb	r0, r0
 80011ba:	2830      	cmp	r0, #48	@ 0x30
 80011bc:	da01      	bge.n	80011c2 <??ZbZclAttrIsAnalog_2>
 80011be:	2001      	movs	r0, #1
 80011c0:	e01c      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011c2 <??ZbZclAttrIsAnalog_2>:
 80011c2:	0008      	movs	r0, r1
 80011c4:	b2c0      	uxtb	r0, r0
 80011c6:	2838      	cmp	r0, #56	@ 0x38
 80011c8:	d007      	beq.n	80011da <??ZbZclAttrIsAnalog_3>
 80011ca:	0008      	movs	r0, r1
 80011cc:	b2c0      	uxtb	r0, r0
 80011ce:	2839      	cmp	r0, #57	@ 0x39
 80011d0:	d003      	beq.n	80011da <??ZbZclAttrIsAnalog_3>
 80011d2:	0008      	movs	r0, r1
 80011d4:	b2c0      	uxtb	r0, r0
 80011d6:	283a      	cmp	r0, #58	@ 0x3a
 80011d8:	d101      	bne.n	80011de <??ZbZclAttrIsAnalog_4>

080011da <??ZbZclAttrIsAnalog_3>:
 80011da:	2001      	movs	r0, #1
 80011dc:	e00e      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011de <??ZbZclAttrIsAnalog_4>:
 80011de:	0008      	movs	r0, r1
 80011e0:	b2c0      	uxtb	r0, r0
 80011e2:	28e0      	cmp	r0, #224	@ 0xe0
 80011e4:	d007      	beq.n	80011f6 <??ZbZclAttrIsAnalog_5>
 80011e6:	0008      	movs	r0, r1
 80011e8:	b2c0      	uxtb	r0, r0
 80011ea:	28e1      	cmp	r0, #225	@ 0xe1
 80011ec:	d003      	beq.n	80011f6 <??ZbZclAttrIsAnalog_5>
 80011ee:	0008      	movs	r0, r1
 80011f0:	b2c0      	uxtb	r0, r0
 80011f2:	28e2      	cmp	r0, #226	@ 0xe2
 80011f4:	d101      	bne.n	80011fa <??ZbZclAttrIsAnalog_6>

080011f6 <??ZbZclAttrIsAnalog_5>:
 80011f6:	2001      	movs	r0, #1
 80011f8:	e000      	b.n	80011fc <??ZbZclAttrIsAnalog_1>

080011fa <??ZbZclAttrIsAnalog_6>:
 80011fa:	2000      	movs	r0, #0

080011fc <??ZbZclAttrIsAnalog_1>:
 80011fc:	4770      	bx	lr
	...

08001200 <ZbZclAppendInteger>:
 8001200:	b4f0      	push	{r4, r5, r6, r7}
 8001202:	0004      	movs	r4, r0
 8001204:	000d      	movs	r5, r1
 8001206:	9904      	ldr	r1, [sp, #16]
 8001208:	2700      	movs	r7, #0
 800120a:	2600      	movs	r6, #0
 800120c:	0010      	movs	r0, r2
 800120e:	b2c0      	uxtb	r0, r0
 8001210:	2808      	cmp	r0, #8
 8001212:	f000 80b2 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001216:	2809      	cmp	r0, #9
 8001218:	f000 80a4 	beq.w	8001364 <??ZbZclAppendInteger_1>
 800121c:	280a      	cmp	r0, #10
 800121e:	f000 8096 	beq.w	800134e <??ZbZclAppendInteger_2>
 8001222:	280b      	cmp	r0, #11
 8001224:	f000 8088 	beq.w	8001338 <??ZbZclAppendInteger_3>
 8001228:	280c      	cmp	r0, #12
 800122a:	d07a      	beq.n	8001322 <??ZbZclAppendInteger_4>
 800122c:	280d      	cmp	r0, #13
 800122e:	d06d      	beq.n	800130c <??ZbZclAppendInteger_5>
 8001230:	280e      	cmp	r0, #14
 8001232:	d060      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 8001234:	280f      	cmp	r0, #15
 8001236:	d053      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001238:	2810      	cmp	r0, #16
 800123a:	d042      	beq.n	80012c2 <??ZbZclAppendInteger_8>
 800123c:	2818      	cmp	r0, #24
 800123e:	f000 809c 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001242:	2819      	cmp	r0, #25
 8001244:	f000 808e 	beq.w	8001364 <??ZbZclAppendInteger_1>
 8001248:	281a      	cmp	r0, #26
 800124a:	f000 8080 	beq.w	800134e <??ZbZclAppendInteger_2>
 800124e:	281b      	cmp	r0, #27
 8001250:	d072      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001252:	281c      	cmp	r0, #28
 8001254:	d065      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001256:	281d      	cmp	r0, #29
 8001258:	d058      	beq.n	800130c <??ZbZclAppendInteger_5>
 800125a:	281e      	cmp	r0, #30
 800125c:	d04b      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 800125e:	281f      	cmp	r0, #31
 8001260:	d03e      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001262:	2820      	cmp	r0, #32
 8001264:	f000 8089 	beq.w	800137a <??ZbZclAppendInteger_0>
 8001268:	2821      	cmp	r0, #33	@ 0x21
 800126a:	d07b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 800126c:	2822      	cmp	r0, #34	@ 0x22
 800126e:	d06e      	beq.n	800134e <??ZbZclAppendInteger_2>
 8001270:	2823      	cmp	r0, #35	@ 0x23
 8001272:	d061      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001274:	2824      	cmp	r0, #36	@ 0x24
 8001276:	d054      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001278:	2825      	cmp	r0, #37	@ 0x25
 800127a:	d047      	beq.n	800130c <??ZbZclAppendInteger_5>
 800127c:	2826      	cmp	r0, #38	@ 0x26
 800127e:	d03a      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 8001280:	2827      	cmp	r0, #39	@ 0x27
 8001282:	d02d      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 8001284:	2828      	cmp	r0, #40	@ 0x28
 8001286:	d078      	beq.n	800137a <??ZbZclAppendInteger_0>
 8001288:	2829      	cmp	r0, #41	@ 0x29
 800128a:	d06b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 800128c:	282a      	cmp	r0, #42	@ 0x2a
 800128e:	d05e      	beq.n	800134e <??ZbZclAppendInteger_2>
 8001290:	282b      	cmp	r0, #43	@ 0x2b
 8001292:	d051      	beq.n	8001338 <??ZbZclAppendInteger_3>
 8001294:	282c      	cmp	r0, #44	@ 0x2c
 8001296:	d044      	beq.n	8001322 <??ZbZclAppendInteger_4>
 8001298:	282d      	cmp	r0, #45	@ 0x2d
 800129a:	d037      	beq.n	800130c <??ZbZclAppendInteger_5>
 800129c:	282e      	cmp	r0, #46	@ 0x2e
 800129e:	d02a      	beq.n	80012f6 <??ZbZclAppendInteger_6>
 80012a0:	282f      	cmp	r0, #47	@ 0x2f
 80012a2:	d01d      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 80012a4:	2830      	cmp	r0, #48	@ 0x30
 80012a6:	d068      	beq.n	800137a <??ZbZclAppendInteger_0>
 80012a8:	2831      	cmp	r0, #49	@ 0x31
 80012aa:	d05b      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012ac:	28e2      	cmp	r0, #226	@ 0xe2
 80012ae:	d043      	beq.n	8001338 <??ZbZclAppendInteger_3>
 80012b0:	28e8      	cmp	r0, #232	@ 0xe8
 80012b2:	d057      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012b4:	28e9      	cmp	r0, #233	@ 0xe9
 80012b6:	d055      	beq.n	8001364 <??ZbZclAppendInteger_1>
 80012b8:	28ea      	cmp	r0, #234	@ 0xea
 80012ba:	d03d      	beq.n	8001338 <??ZbZclAppendInteger_3>
 80012bc:	28f0      	cmp	r0, #240	@ 0xf0
 80012be:	d00f      	beq.n	80012e0 <??ZbZclAppendInteger_7>
 80012c0:	e064      	b.n	800138c <??ZbZclAppendInteger_9>

080012c2 <??ZbZclAppendInteger_8>:
 80012c2:	2900      	cmp	r1, #0
 80012c4:	d102      	bne.n	80012cc <??ZbZclAppendInteger_10>
 80012c6:	f05f 30ff 	movs.w	r0, #4294967295
 80012ca:	e061      	b.n	8001390 <??ZbZclAppendInteger_11>

080012cc <??ZbZclAppendInteger_10>:
 80012cc:	2d00      	cmp	r5, #0
 80012ce:	d101      	bne.n	80012d4 <??ZbZclAppendInteger_12>
 80012d0:	2c00      	cmp	r4, #0
 80012d2:	d001      	beq.n	80012d8 <??ZbZclAppendInteger_13>

080012d4 <??ZbZclAppendInteger_12>:
 80012d4:	2001      	movs	r0, #1
 80012d6:	e000      	b.n	80012da <??ZbZclAppendInteger_14>

080012d8 <??ZbZclAppendInteger_13>:
 80012d8:	2000      	movs	r0, #0

080012da <??ZbZclAppendInteger_14>:
 80012da:	7018      	strb	r0, [r3, #0]
 80012dc:	2001      	movs	r0, #1
 80012de:	e057      	b.n	8001390 <??ZbZclAppendInteger_11>

080012e0 <??ZbZclAppendInteger_7>:
 80012e0:	428f      	cmp	r7, r1
 80012e2:	d302      	bcc.n	80012ea <??ZbZclAppendInteger_15>
 80012e4:	f05f 30ff 	movs.w	r0, #4294967295
 80012e8:	e052      	b.n	8001390 <??ZbZclAppendInteger_11>

080012ea <??ZbZclAppendInteger_15>:
 80012ea:	55dc      	strb	r4, [r3, r7]
 80012ec:	1c7f      	adds	r7, r7, #1
 80012ee:	0a24      	lsrs	r4, r4, #8
 80012f0:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 80012f4:	0a2d      	lsrs	r5, r5, #8

080012f6 <??ZbZclAppendInteger_6>:
 80012f6:	428f      	cmp	r7, r1
 80012f8:	d302      	bcc.n	8001300 <??ZbZclAppendInteger_16>
 80012fa:	f05f 30ff 	movs.w	r0, #4294967295
 80012fe:	e047      	b.n	8001390 <??ZbZclAppendInteger_11>

08001300 <??ZbZclAppendInteger_16>:
 8001300:	55dc      	strb	r4, [r3, r7]
 8001302:	1c7f      	adds	r7, r7, #1
 8001304:	0a24      	lsrs	r4, r4, #8
 8001306:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 800130a:	0a2d      	lsrs	r5, r5, #8

0800130c <??ZbZclAppendInteger_5>:
 800130c:	428f      	cmp	r7, r1
 800130e:	d302      	bcc.n	8001316 <??ZbZclAppendInteger_17>
 8001310:	f05f 30ff 	movs.w	r0, #4294967295
 8001314:	e03c      	b.n	8001390 <??ZbZclAppendInteger_11>

08001316 <??ZbZclAppendInteger_17>:
 8001316:	55dc      	strb	r4, [r3, r7]
 8001318:	1c7f      	adds	r7, r7, #1
 800131a:	0a24      	lsrs	r4, r4, #8
 800131c:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001320:	0a2d      	lsrs	r5, r5, #8

08001322 <??ZbZclAppendInteger_4>:
 8001322:	428f      	cmp	r7, r1
 8001324:	d302      	bcc.n	800132c <??ZbZclAppendInteger_18>
 8001326:	f05f 30ff 	movs.w	r0, #4294967295
 800132a:	e031      	b.n	8001390 <??ZbZclAppendInteger_11>

0800132c <??ZbZclAppendInteger_18>:
 800132c:	55dc      	strb	r4, [r3, r7]
 800132e:	1c7f      	adds	r7, r7, #1
 8001330:	0a24      	lsrs	r4, r4, #8
 8001332:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001336:	0a2d      	lsrs	r5, r5, #8

08001338 <??ZbZclAppendInteger_3>:
 8001338:	428f      	cmp	r7, r1
 800133a:	d302      	bcc.n	8001342 <??ZbZclAppendInteger_19>
 800133c:	f05f 30ff 	movs.w	r0, #4294967295
 8001340:	e026      	b.n	8001390 <??ZbZclAppendInteger_11>

08001342 <??ZbZclAppendInteger_19>:
 8001342:	55dc      	strb	r4, [r3, r7]
 8001344:	1c7f      	adds	r7, r7, #1
 8001346:	0a24      	lsrs	r4, r4, #8
 8001348:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 800134c:	0a2d      	lsrs	r5, r5, #8

0800134e <??ZbZclAppendInteger_2>:
 800134e:	428f      	cmp	r7, r1
 8001350:	d302      	bcc.n	8001358 <??ZbZclAppendInteger_20>
 8001352:	f05f 30ff 	movs.w	r0, #4294967295
 8001356:	e01b      	b.n	8001390 <??ZbZclAppendInteger_11>

08001358 <??ZbZclAppendInteger_20>:
 8001358:	55dc      	strb	r4, [r3, r7]
 800135a:	1c7f      	adds	r7, r7, #1
 800135c:	0a24      	lsrs	r4, r4, #8
 800135e:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001362:	0a2d      	lsrs	r5, r5, #8

08001364 <??ZbZclAppendInteger_1>:
 8001364:	428f      	cmp	r7, r1
 8001366:	d302      	bcc.n	800136e <??ZbZclAppendInteger_21>
 8001368:	f05f 30ff 	movs.w	r0, #4294967295
 800136c:	e010      	b.n	8001390 <??ZbZclAppendInteger_11>

0800136e <??ZbZclAppendInteger_21>:
 800136e:	55dc      	strb	r4, [r3, r7]
 8001370:	1c7f      	adds	r7, r7, #1
 8001372:	0a24      	lsrs	r4, r4, #8
 8001374:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8001378:	0a2d      	lsrs	r5, r5, #8

0800137a <??ZbZclAppendInteger_0>:
 800137a:	428f      	cmp	r7, r1
 800137c:	d302      	bcc.n	8001384 <??ZbZclAppendInteger_22>
 800137e:	f05f 30ff 	movs.w	r0, #4294967295
 8001382:	e005      	b.n	8001390 <??ZbZclAppendInteger_11>

08001384 <??ZbZclAppendInteger_22>:
 8001384:	55dc      	strb	r4, [r3, r7]
 8001386:	1c7f      	adds	r7, r7, #1
 8001388:	0038      	movs	r0, r7
 800138a:	e001      	b.n	8001390 <??ZbZclAppendInteger_11>

0800138c <??ZbZclAppendInteger_9>:
 800138c:	f05f 30ff 	movs.w	r0, #4294967295

08001390 <??ZbZclAppendInteger_11>:
 8001390:	bcf0      	pop	{r4, r5, r6, r7}
 8001392:	4770      	bx	lr

08001394 <ZbZclParseInteger>:
 8001394:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001398:	4683      	mov	fp, r0
 800139a:	000e      	movs	r6, r1
 800139c:	4692      	mov	sl, r2
 800139e:	2700      	movs	r7, #0
 80013a0:	2400      	movs	r4, #0
 80013a2:	2500      	movs	r5, #0
 80013a4:	f05f 0800 	movs.w	r8, #0
 80013a8:	f05f 0900 	movs.w	r9, #0
 80013ac:	4658      	mov	r0, fp
 80013ae:	b2c0      	uxtb	r0, r0
 80013b0:	f000 f91e 	bl	80015f0 <ZbZclAttrIsInteger>
 80013b4:	2800      	cmp	r0, #0
 80013b6:	d105      	bne.n	80013c4 <??ZbZclParseInteger_0>
 80013b8:	208d      	movs	r0, #141	@ 0x8d
 80013ba:	f88a 0000 	strb.w	r0, [sl]
 80013be:	2000      	movs	r0, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	e113      	b.n	80015ec <??ZbZclParseInteger_1>

080013c4 <??ZbZclParseInteger_0>:
 80013c4:	2000      	movs	r0, #0
 80013c6:	f88a 0000 	strb.w	r0, [sl]
 80013ca:	4658      	mov	r0, fp
 80013cc:	b2c0      	uxtb	r0, r0
 80013ce:	2808      	cmp	r0, #8
 80013d0:	f000 8097 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013d4:	2809      	cmp	r0, #9
 80013d6:	f000 808a 	beq.w	80014ee <??ZbZclParseInteger_3>
 80013da:	280a      	cmp	r0, #10
 80013dc:	d07d      	beq.n	80014da <??ZbZclParseInteger_4>
 80013de:	280b      	cmp	r0, #11
 80013e0:	d071      	beq.n	80014c6 <??ZbZclParseInteger_5>
 80013e2:	280c      	cmp	r0, #12
 80013e4:	d065      	beq.n	80014b2 <??ZbZclParseInteger_6>
 80013e6:	280d      	cmp	r0, #13
 80013e8:	d059      	beq.n	800149e <??ZbZclParseInteger_7>
 80013ea:	280e      	cmp	r0, #14
 80013ec:	d04d      	beq.n	800148a <??ZbZclParseInteger_8>
 80013ee:	280f      	cmp	r0, #15
 80013f0:	d046      	beq.n	8001480 <??ZbZclParseInteger_9>
 80013f2:	2810      	cmp	r0, #16
 80013f4:	f000 8085 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013f8:	2818      	cmp	r0, #24
 80013fa:	f000 8082 	beq.w	8001502 <??ZbZclParseInteger_2>
 80013fe:	2819      	cmp	r0, #25
 8001400:	d075      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001402:	281a      	cmp	r0, #26
 8001404:	d069      	beq.n	80014da <??ZbZclParseInteger_4>
 8001406:	281b      	cmp	r0, #27
 8001408:	d05d      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800140a:	281c      	cmp	r0, #28
 800140c:	d051      	beq.n	80014b2 <??ZbZclParseInteger_6>
 800140e:	281d      	cmp	r0, #29
 8001410:	d045      	beq.n	800149e <??ZbZclParseInteger_7>
 8001412:	281e      	cmp	r0, #30
 8001414:	d039      	beq.n	800148a <??ZbZclParseInteger_8>
 8001416:	281f      	cmp	r0, #31
 8001418:	d032      	beq.n	8001480 <??ZbZclParseInteger_9>
 800141a:	2820      	cmp	r0, #32
 800141c:	d071      	beq.n	8001502 <??ZbZclParseInteger_2>
 800141e:	2821      	cmp	r0, #33	@ 0x21
 8001420:	d065      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001422:	2822      	cmp	r0, #34	@ 0x22
 8001424:	d059      	beq.n	80014da <??ZbZclParseInteger_4>
 8001426:	2823      	cmp	r0, #35	@ 0x23
 8001428:	d04d      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800142a:	2824      	cmp	r0, #36	@ 0x24
 800142c:	d041      	beq.n	80014b2 <??ZbZclParseInteger_6>
 800142e:	2825      	cmp	r0, #37	@ 0x25
 8001430:	d035      	beq.n	800149e <??ZbZclParseInteger_7>
 8001432:	2826      	cmp	r0, #38	@ 0x26
 8001434:	d029      	beq.n	800148a <??ZbZclParseInteger_8>
 8001436:	2827      	cmp	r0, #39	@ 0x27
 8001438:	d022      	beq.n	8001480 <??ZbZclParseInteger_9>
 800143a:	2828      	cmp	r0, #40	@ 0x28
 800143c:	f000 80ac 	beq.w	8001598 <??ZbZclParseInteger_10>
 8001440:	2829      	cmp	r0, #41	@ 0x29
 8001442:	f000 809f 	beq.w	8001584 <??ZbZclParseInteger_11>
 8001446:	282a      	cmp	r0, #42	@ 0x2a
 8001448:	f000 8092 	beq.w	8001570 <??ZbZclParseInteger_12>
 800144c:	282b      	cmp	r0, #43	@ 0x2b
 800144e:	f000 8085 	beq.w	800155c <??ZbZclParseInteger_13>
 8001452:	282c      	cmp	r0, #44	@ 0x2c
 8001454:	d078      	beq.n	8001548 <??ZbZclParseInteger_14>
 8001456:	282d      	cmp	r0, #45	@ 0x2d
 8001458:	d06c      	beq.n	8001534 <??ZbZclParseInteger_15>
 800145a:	282e      	cmp	r0, #46	@ 0x2e
 800145c:	d060      	beq.n	8001520 <??ZbZclParseInteger_16>
 800145e:	282f      	cmp	r0, #47	@ 0x2f
 8001460:	d059      	beq.n	8001516 <??ZbZclParseInteger_17>
 8001462:	2830      	cmp	r0, #48	@ 0x30
 8001464:	d04d      	beq.n	8001502 <??ZbZclParseInteger_2>
 8001466:	2831      	cmp	r0, #49	@ 0x31
 8001468:	d041      	beq.n	80014ee <??ZbZclParseInteger_3>
 800146a:	28e2      	cmp	r0, #226	@ 0xe2
 800146c:	d02b      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800146e:	28e8      	cmp	r0, #232	@ 0xe8
 8001470:	d03d      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001472:	28e9      	cmp	r0, #233	@ 0xe9
 8001474:	d03b      	beq.n	80014ee <??ZbZclParseInteger_3>
 8001476:	28ea      	cmp	r0, #234	@ 0xea
 8001478:	d025      	beq.n	80014c6 <??ZbZclParseInteger_5>
 800147a:	28f0      	cmp	r0, #240	@ 0xf0
 800147c:	f040 80b1 	bne.w	80015e2 <??ZbZclParseInteger_18>

08001480 <??ZbZclParseInteger_9>:
 8001480:	5df0      	ldrb	r0, [r6, r7]
 8001482:	2100      	movs	r1, #0
 8001484:	4304      	orrs	r4, r0
 8001486:	430d      	orrs	r5, r1
 8001488:	1c7f      	adds	r7, r7, #1

0800148a <??ZbZclParseInteger_8>:
 800148a:	5df0      	ldrb	r0, [r6, r7]
 800148c:	2100      	movs	r1, #0
 800148e:	003a      	movs	r2, r7
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	00d2      	lsls	r2, r2, #3
 8001494:	f006 fce4 	bl	8007e60 <__aeabi_llsl>
 8001498:	4304      	orrs	r4, r0
 800149a:	430d      	orrs	r5, r1
 800149c:	1c7f      	adds	r7, r7, #1

0800149e <??ZbZclParseInteger_7>:
 800149e:	5df0      	ldrb	r0, [r6, r7]
 80014a0:	2100      	movs	r1, #0
 80014a2:	003a      	movs	r2, r7
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	00d2      	lsls	r2, r2, #3
 80014a8:	f006 fcda 	bl	8007e60 <__aeabi_llsl>
 80014ac:	4304      	orrs	r4, r0
 80014ae:	430d      	orrs	r5, r1
 80014b0:	1c7f      	adds	r7, r7, #1

080014b2 <??ZbZclParseInteger_6>:
 80014b2:	5df0      	ldrb	r0, [r6, r7]
 80014b4:	2100      	movs	r1, #0
 80014b6:	003a      	movs	r2, r7
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	00d2      	lsls	r2, r2, #3
 80014bc:	f006 fcd0 	bl	8007e60 <__aeabi_llsl>
 80014c0:	4304      	orrs	r4, r0
 80014c2:	430d      	orrs	r5, r1
 80014c4:	1c7f      	adds	r7, r7, #1

080014c6 <??ZbZclParseInteger_5>:
 80014c6:	5df0      	ldrb	r0, [r6, r7]
 80014c8:	2100      	movs	r1, #0
 80014ca:	003a      	movs	r2, r7
 80014cc:	b2d2      	uxtb	r2, r2
 80014ce:	00d2      	lsls	r2, r2, #3
 80014d0:	f006 fcc6 	bl	8007e60 <__aeabi_llsl>
 80014d4:	4304      	orrs	r4, r0
 80014d6:	430d      	orrs	r5, r1
 80014d8:	1c7f      	adds	r7, r7, #1

080014da <??ZbZclParseInteger_4>:
 80014da:	5df0      	ldrb	r0, [r6, r7]
 80014dc:	2100      	movs	r1, #0
 80014de:	003a      	movs	r2, r7
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	00d2      	lsls	r2, r2, #3
 80014e4:	f006 fcbc 	bl	8007e60 <__aeabi_llsl>
 80014e8:	4304      	orrs	r4, r0
 80014ea:	430d      	orrs	r5, r1
 80014ec:	1c7f      	adds	r7, r7, #1

080014ee <??ZbZclParseInteger_3>:
 80014ee:	5df0      	ldrb	r0, [r6, r7]
 80014f0:	2100      	movs	r1, #0
 80014f2:	003a      	movs	r2, r7
 80014f4:	b2d2      	uxtb	r2, r2
 80014f6:	00d2      	lsls	r2, r2, #3
 80014f8:	f006 fcb2 	bl	8007e60 <__aeabi_llsl>
 80014fc:	4304      	orrs	r4, r0
 80014fe:	430d      	orrs	r5, r1
 8001500:	1c7f      	adds	r7, r7, #1

08001502 <??ZbZclParseInteger_2>:
 8001502:	5df0      	ldrb	r0, [r6, r7]
 8001504:	2100      	movs	r1, #0
 8001506:	003a      	movs	r2, r7
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	00d2      	lsls	r2, r2, #3
 800150c:	f006 fca8 	bl	8007e60 <__aeabi_llsl>
 8001510:	4320      	orrs	r0, r4
 8001512:	4329      	orrs	r1, r5
 8001514:	e06a      	b.n	80015ec <??ZbZclParseInteger_1>

08001516 <??ZbZclParseInteger_17>:
 8001516:	5df0      	ldrb	r0, [r6, r7]
 8001518:	2100      	movs	r1, #0
 800151a:	4304      	orrs	r4, r0
 800151c:	430d      	orrs	r5, r1
 800151e:	1c7f      	adds	r7, r7, #1

08001520 <??ZbZclParseInteger_16>:
 8001520:	5df0      	ldrb	r0, [r6, r7]
 8001522:	2100      	movs	r1, #0
 8001524:	003a      	movs	r2, r7
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	00d2      	lsls	r2, r2, #3
 800152a:	f006 fc99 	bl	8007e60 <__aeabi_llsl>
 800152e:	4304      	orrs	r4, r0
 8001530:	430d      	orrs	r5, r1
 8001532:	1c7f      	adds	r7, r7, #1

08001534 <??ZbZclParseInteger_15>:
 8001534:	5df0      	ldrb	r0, [r6, r7]
 8001536:	2100      	movs	r1, #0
 8001538:	003a      	movs	r2, r7
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	00d2      	lsls	r2, r2, #3
 800153e:	f006 fc8f 	bl	8007e60 <__aeabi_llsl>
 8001542:	4304      	orrs	r4, r0
 8001544:	430d      	orrs	r5, r1
 8001546:	1c7f      	adds	r7, r7, #1

08001548 <??ZbZclParseInteger_14>:
 8001548:	5df0      	ldrb	r0, [r6, r7]
 800154a:	2100      	movs	r1, #0
 800154c:	003a      	movs	r2, r7
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	00d2      	lsls	r2, r2, #3
 8001552:	f006 fc85 	bl	8007e60 <__aeabi_llsl>
 8001556:	4304      	orrs	r4, r0
 8001558:	430d      	orrs	r5, r1
 800155a:	1c7f      	adds	r7, r7, #1

0800155c <??ZbZclParseInteger_13>:
 800155c:	5df0      	ldrb	r0, [r6, r7]
 800155e:	2100      	movs	r1, #0
 8001560:	003a      	movs	r2, r7
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	00d2      	lsls	r2, r2, #3
 8001566:	f006 fc7b 	bl	8007e60 <__aeabi_llsl>
 800156a:	4304      	orrs	r4, r0
 800156c:	430d      	orrs	r5, r1
 800156e:	1c7f      	adds	r7, r7, #1

08001570 <??ZbZclParseInteger_12>:
 8001570:	5df0      	ldrb	r0, [r6, r7]
 8001572:	2100      	movs	r1, #0
 8001574:	003a      	movs	r2, r7
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	00d2      	lsls	r2, r2, #3
 800157a:	f006 fc71 	bl	8007e60 <__aeabi_llsl>
 800157e:	4304      	orrs	r4, r0
 8001580:	430d      	orrs	r5, r1
 8001582:	1c7f      	adds	r7, r7, #1

08001584 <??ZbZclParseInteger_11>:
 8001584:	5df0      	ldrb	r0, [r6, r7]
 8001586:	2100      	movs	r1, #0
 8001588:	003a      	movs	r2, r7
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	00d2      	lsls	r2, r2, #3
 800158e:	f006 fc67 	bl	8007e60 <__aeabi_llsl>
 8001592:	4304      	orrs	r4, r0
 8001594:	430d      	orrs	r5, r1
 8001596:	1c7f      	adds	r7, r7, #1

08001598 <??ZbZclParseInteger_10>:
 8001598:	5df0      	ldrb	r0, [r6, r7]
 800159a:	2100      	movs	r1, #0
 800159c:	003a      	movs	r2, r7
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	00d2      	lsls	r2, r2, #3
 80015a2:	f006 fc5d 	bl	8007e60 <__aeabi_llsl>
 80015a6:	4320      	orrs	r0, r4
 80015a8:	4329      	orrs	r1, r5
 80015aa:	003a      	movs	r2, r7
 80015ac:	1c57      	adds	r7, r2, #1
 80015ae:	5cb2      	ldrb	r2, [r6, r2]
 80015b0:	0612      	lsls	r2, r2, #24
 80015b2:	d515      	bpl.n	80015e0 <??ZbZclParseInteger_19>
 80015b4:	2f08      	cmp	r7, #8
 80015b6:	d213      	bcs.n	80015e0 <??ZbZclParseInteger_19>
 80015b8:	0004      	movs	r4, r0
 80015ba:	000d      	movs	r5, r1
 80015bc:	2001      	movs	r0, #1
 80015be:	2100      	movs	r1, #0
 80015c0:	f1d7 0208 	rsbs	r2, r7, #8
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	00d2      	lsls	r2, r2, #3
 80015c8:	f006 fc4a 	bl	8007e60 <__aeabi_llsl>
 80015cc:	1e40      	subs	r0, r0, #1
 80015ce:	f171 0100 	sbcs.w	r1, r1, #0
 80015d2:	003a      	movs	r2, r7
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	00d2      	lsls	r2, r2, #3
 80015d8:	f006 fc42 	bl	8007e60 <__aeabi_llsl>
 80015dc:	4320      	orrs	r0, r4
 80015de:	4329      	orrs	r1, r5

080015e0 <??ZbZclParseInteger_19>:
 80015e0:	e004      	b.n	80015ec <??ZbZclParseInteger_1>

080015e2 <??ZbZclParseInteger_18>:
 80015e2:	208d      	movs	r0, #141	@ 0x8d
 80015e4:	f88a 0000 	strb.w	r0, [sl]
 80015e8:	2000      	movs	r0, #0
 80015ea:	2100      	movs	r1, #0

080015ec <??ZbZclParseInteger_1>:
 80015ec:	e8bd 8ff4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080015f0 <ZbZclAttrIsInteger>:
 80015f0:	0001      	movs	r1, r0
 80015f2:	2200      	movs	r2, #0
 80015f4:	0008      	movs	r0, r1
 80015f6:	b2c0      	uxtb	r0, r0
 80015f8:	3808      	subs	r0, #8
 80015fa:	2808      	cmp	r0, #8
 80015fc:	d909      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 80015fe:	3810      	subs	r0, #16
 8001600:	2819      	cmp	r0, #25
 8001602:	d906      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 8001604:	38ca      	subs	r0, #202	@ 0xca
 8001606:	d004      	beq.n	8001612 <??ZbZclAttrIsInteger_0>
 8001608:	1f80      	subs	r0, r0, #6
 800160a:	2802      	cmp	r0, #2
 800160c:	d901      	bls.n	8001612 <??ZbZclAttrIsInteger_0>
 800160e:	3808      	subs	r0, #8
 8001610:	d101      	bne.n	8001616 <??ZbZclAttrIsInteger_1>

08001612 <??ZbZclAttrIsInteger_0>:
 8001612:	2001      	movs	r0, #1
 8001614:	e000      	b.n	8001618 <??ZbZclAttrIsInteger_2>

08001616 <??ZbZclAttrIsInteger_1>:
 8001616:	2000      	movs	r0, #0

08001618 <??ZbZclAttrIsInteger_2>:
 8001618:	b2c0      	uxtb	r0, r0
 800161a:	4770      	bx	lr

0800161c <ZbZclAttrIntegerRangeCheck>:
 800161c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8001620:	0004      	movs	r4, r0
 8001622:	000d      	movs	r5, r1
 8001624:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8001628:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800162c:	0010      	movs	r0, r2
 800162e:	b2c0      	uxtb	r0, r0
 8001630:	2810      	cmp	r0, #16
 8001632:	d045      	beq.n	80016c0 <??ZbZclAttrIntegerRangeCheck_0>
 8001634:	2818      	cmp	r0, #24
 8001636:	d051      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 8001638:	2819      	cmp	r0, #25
 800163a:	d060      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 800163c:	281a      	cmp	r0, #26
 800163e:	d072      	beq.n	8001726 <??ZbZclAttrIntegerRangeCheck_3>
 8001640:	281b      	cmp	r0, #27
 8001642:	f000 8086 	beq.w	8001752 <??ZbZclAttrIntegerRangeCheck_4>
 8001646:	281c      	cmp	r0, #28
 8001648:	f000 8098 	beq.w	800177c <??ZbZclAttrIntegerRangeCheck_5>
 800164c:	281d      	cmp	r0, #29
 800164e:	f000 80a7 	beq.w	80017a0 <??ZbZclAttrIntegerRangeCheck_6>
 8001652:	281e      	cmp	r0, #30
 8001654:	f000 80b9 	beq.w	80017ca <??ZbZclAttrIntegerRangeCheck_7>
 8001658:	281f      	cmp	r0, #31
 800165a:	f000 80cd 	beq.w	80017f8 <??ZbZclAttrIntegerRangeCheck_8>
 800165e:	2820      	cmp	r0, #32
 8001660:	d03c      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 8001662:	2821      	cmp	r0, #33	@ 0x21
 8001664:	d04b      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 8001666:	2822      	cmp	r0, #34	@ 0x22
 8001668:	d05d      	beq.n	8001726 <??ZbZclAttrIntegerRangeCheck_3>
 800166a:	2823      	cmp	r0, #35	@ 0x23
 800166c:	d071      	beq.n	8001752 <??ZbZclAttrIntegerRangeCheck_4>
 800166e:	2824      	cmp	r0, #36	@ 0x24
 8001670:	f000 8084 	beq.w	800177c <??ZbZclAttrIntegerRangeCheck_5>
 8001674:	2825      	cmp	r0, #37	@ 0x25
 8001676:	f000 8093 	beq.w	80017a0 <??ZbZclAttrIntegerRangeCheck_6>
 800167a:	2826      	cmp	r0, #38	@ 0x26
 800167c:	f000 80a5 	beq.w	80017ca <??ZbZclAttrIntegerRangeCheck_7>
 8001680:	2827      	cmp	r0, #39	@ 0x27
 8001682:	f000 80b9 	beq.w	80017f8 <??ZbZclAttrIntegerRangeCheck_8>
 8001686:	2828      	cmp	r0, #40	@ 0x28
 8001688:	f000 80c1 	beq.w	800180e <??ZbZclAttrIntegerRangeCheck_9>
 800168c:	2829      	cmp	r0, #41	@ 0x29
 800168e:	f000 80d9 	beq.w	8001844 <??ZbZclAttrIntegerRangeCheck_10>
 8001692:	282a      	cmp	r0, #42	@ 0x2a
 8001694:	f000 80f0 	beq.w	8001878 <??ZbZclAttrIntegerRangeCheck_11>
 8001698:	282b      	cmp	r0, #43	@ 0x2b
 800169a:	f000 8107 	beq.w	80018ac <??ZbZclAttrIntegerRangeCheck_12>
 800169e:	282c      	cmp	r0, #44	@ 0x2c
 80016a0:	f000 8120 	beq.w	80018e4 <??ZbZclAttrIntegerRangeCheck_13>
 80016a4:	282d      	cmp	r0, #45	@ 0x2d
 80016a6:	f000 8136 	beq.w	8001916 <??ZbZclAttrIntegerRangeCheck_14>
 80016aa:	282e      	cmp	r0, #46	@ 0x2e
 80016ac:	f000 814b 	beq.w	8001946 <??ZbZclAttrIntegerRangeCheck_15>
 80016b0:	282f      	cmp	r0, #47	@ 0x2f
 80016b2:	f000 8160 	beq.w	8001976 <??ZbZclAttrIntegerRangeCheck_16>
 80016b6:	2830      	cmp	r0, #48	@ 0x30
 80016b8:	d010      	beq.n	80016dc <??ZbZclAttrIntegerRangeCheck_1>
 80016ba:	2831      	cmp	r0, #49	@ 0x31
 80016bc:	d01f      	beq.n	80016fe <??ZbZclAttrIntegerRangeCheck_2>
 80016be:	e164      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016c0 <??ZbZclAttrIntegerRangeCheck_0>:
 80016c0:	2d00      	cmp	r5, #0
 80016c2:	d103      	bne.n	80016cc <??ZbZclAttrIntegerRangeCheck_18>
 80016c4:	2cff      	cmp	r4, #255	@ 0xff
 80016c6:	d101      	bne.n	80016cc <??ZbZclAttrIntegerRangeCheck_18>
 80016c8:	2001      	movs	r0, #1
 80016ca:	e176      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016cc <??ZbZclAttrIntegerRangeCheck_18>:
 80016cc:	2d00      	cmp	r5, #0
 80016ce:	db04      	blt.n	80016da <??ZbZclAttrIntegerRangeCheck_20>
 80016d0:	dc01      	bgt.n	80016d6 <??ZbZclAttrIntegerRangeCheck_21>
 80016d2:	2c02      	cmp	r4, #2
 80016d4:	d301      	bcc.n	80016da <??ZbZclAttrIntegerRangeCheck_20>

080016d6 <??ZbZclAttrIntegerRangeCheck_21>:
 80016d6:	2000      	movs	r0, #0
 80016d8:	e16f      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016da <??ZbZclAttrIntegerRangeCheck_20>:
 80016da:	e156      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016dc <??ZbZclAttrIntegerRangeCheck_1>:
 80016dc:	2d00      	cmp	r5, #0
 80016de:	d103      	bne.n	80016e8 <??ZbZclAttrIntegerRangeCheck_23>
 80016e0:	2cff      	cmp	r4, #255	@ 0xff
 80016e2:	d101      	bne.n	80016e8 <??ZbZclAttrIntegerRangeCheck_23>
 80016e4:	2001      	movs	r0, #1
 80016e6:	e168      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016e8 <??ZbZclAttrIntegerRangeCheck_23>:
 80016e8:	2d00      	cmp	r5, #0
 80016ea:	d405      	bmi.n	80016f8 <??ZbZclAttrIntegerRangeCheck_24>
 80016ec:	2d00      	cmp	r5, #0
 80016ee:	db05      	blt.n	80016fc <??ZbZclAttrIntegerRangeCheck_25>
 80016f0:	dc02      	bgt.n	80016f8 <??ZbZclAttrIntegerRangeCheck_24>
 80016f2:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 80016f6:	d301      	bcc.n	80016fc <??ZbZclAttrIntegerRangeCheck_25>

080016f8 <??ZbZclAttrIntegerRangeCheck_24>:
 80016f8:	2000      	movs	r0, #0
 80016fa:	e15e      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080016fc <??ZbZclAttrIntegerRangeCheck_25>:
 80016fc:	e145      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080016fe <??ZbZclAttrIntegerRangeCheck_2>:
 80016fe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001702:	2100      	movs	r1, #0
 8001704:	428d      	cmp	r5, r1
 8001706:	d103      	bne.n	8001710 <??ZbZclAttrIntegerRangeCheck_27>
 8001708:	4284      	cmp	r4, r0
 800170a:	d101      	bne.n	8001710 <??ZbZclAttrIntegerRangeCheck_27>
 800170c:	2001      	movs	r0, #1
 800170e:	e154      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001710 <??ZbZclAttrIntegerRangeCheck_27>:
 8001710:	2d00      	cmp	r5, #0
 8001712:	d405      	bmi.n	8001720 <??ZbZclAttrIntegerRangeCheck_28>
 8001714:	2d00      	cmp	r5, #0
 8001716:	db05      	blt.n	8001724 <??ZbZclAttrIntegerRangeCheck_29>
 8001718:	dc02      	bgt.n	8001720 <??ZbZclAttrIntegerRangeCheck_28>
 800171a:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 800171e:	d301      	bcc.n	8001724 <??ZbZclAttrIntegerRangeCheck_29>

08001720 <??ZbZclAttrIntegerRangeCheck_28>:
 8001720:	2000      	movs	r0, #0
 8001722:	e14a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001724 <??ZbZclAttrIntegerRangeCheck_29>:
 8001724:	e131      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001726 <??ZbZclAttrIntegerRangeCheck_3>:
 8001726:	f07f 407f 	mvns.w	r0, #4278190080	@ 0xff000000
 800172a:	2100      	movs	r1, #0
 800172c:	428d      	cmp	r5, r1
 800172e:	d103      	bne.n	8001738 <??ZbZclAttrIntegerRangeCheck_31>
 8001730:	4284      	cmp	r4, r0
 8001732:	d101      	bne.n	8001738 <??ZbZclAttrIntegerRangeCheck_31>
 8001734:	2001      	movs	r0, #1
 8001736:	e140      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001738 <??ZbZclAttrIntegerRangeCheck_31>:
 8001738:	2d00      	cmp	r5, #0
 800173a:	d407      	bmi.n	800174c <??ZbZclAttrIntegerRangeCheck_32>
 800173c:	f05f 7080 	movs.w	r0, #16777216	@ 0x1000000
 8001740:	2100      	movs	r1, #0
 8001742:	428d      	cmp	r5, r1
 8001744:	db04      	blt.n	8001750 <??ZbZclAttrIntegerRangeCheck_33>
 8001746:	dc01      	bgt.n	800174c <??ZbZclAttrIntegerRangeCheck_32>
 8001748:	4284      	cmp	r4, r0
 800174a:	d301      	bcc.n	8001750 <??ZbZclAttrIntegerRangeCheck_33>

0800174c <??ZbZclAttrIntegerRangeCheck_32>:
 800174c:	2000      	movs	r0, #0
 800174e:	e134      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001750 <??ZbZclAttrIntegerRangeCheck_33>:
 8001750:	e11b      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001752 <??ZbZclAttrIntegerRangeCheck_4>:
 8001752:	f05f 30ff 	movs.w	r0, #4294967295
 8001756:	2100      	movs	r1, #0
 8001758:	428d      	cmp	r5, r1
 800175a:	d103      	bne.n	8001764 <??ZbZclAttrIntegerRangeCheck_35>
 800175c:	4284      	cmp	r4, r0
 800175e:	d101      	bne.n	8001764 <??ZbZclAttrIntegerRangeCheck_35>
 8001760:	2001      	movs	r0, #1
 8001762:	e12a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001764 <??ZbZclAttrIntegerRangeCheck_35>:
 8001764:	2d00      	cmp	r5, #0
 8001766:	d406      	bmi.n	8001776 <??ZbZclAttrIntegerRangeCheck_36>
 8001768:	2000      	movs	r0, #0
 800176a:	2101      	movs	r1, #1
 800176c:	428d      	cmp	r5, r1
 800176e:	db04      	blt.n	800177a <??ZbZclAttrIntegerRangeCheck_37>
 8001770:	dc01      	bgt.n	8001776 <??ZbZclAttrIntegerRangeCheck_36>
 8001772:	4284      	cmp	r4, r0
 8001774:	d301      	bcc.n	800177a <??ZbZclAttrIntegerRangeCheck_37>

08001776 <??ZbZclAttrIntegerRangeCheck_36>:
 8001776:	2000      	movs	r0, #0
 8001778:	e11f      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800177a <??ZbZclAttrIntegerRangeCheck_37>:
 800177a:	e106      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800177c <??ZbZclAttrIntegerRangeCheck_5>:
 800177c:	2dff      	cmp	r5, #255	@ 0xff
 800177e:	d104      	bne.n	800178a <??ZbZclAttrIntegerRangeCheck_39>
 8001780:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001784:	d101      	bne.n	800178a <??ZbZclAttrIntegerRangeCheck_39>
 8001786:	2001      	movs	r0, #1
 8001788:	e117      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800178a <??ZbZclAttrIntegerRangeCheck_39>:
 800178a:	2d00      	cmp	r5, #0
 800178c:	d405      	bmi.n	800179a <??ZbZclAttrIntegerRangeCheck_40>
 800178e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8001792:	db04      	blt.n	800179e <??ZbZclAttrIntegerRangeCheck_41>
 8001794:	dc01      	bgt.n	800179a <??ZbZclAttrIntegerRangeCheck_40>
 8001796:	2c00      	cmp	r4, #0
 8001798:	d301      	bcc.n	800179e <??ZbZclAttrIntegerRangeCheck_41>

0800179a <??ZbZclAttrIntegerRangeCheck_40>:
 800179a:	2000      	movs	r0, #0
 800179c:	e10d      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800179e <??ZbZclAttrIntegerRangeCheck_41>:
 800179e:	e0f4      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017a0 <??ZbZclAttrIntegerRangeCheck_6>:
 80017a0:	f05f 30ff 	movs.w	r0, #4294967295
 80017a4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80017a8:	428d      	cmp	r5, r1
 80017aa:	d103      	bne.n	80017b4 <??ZbZclAttrIntegerRangeCheck_43>
 80017ac:	4284      	cmp	r4, r0
 80017ae:	d101      	bne.n	80017b4 <??ZbZclAttrIntegerRangeCheck_43>
 80017b0:	2001      	movs	r0, #1
 80017b2:	e102      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017b4 <??ZbZclAttrIntegerRangeCheck_43>:
 80017b4:	2d00      	cmp	r5, #0
 80017b6:	d405      	bmi.n	80017c4 <??ZbZclAttrIntegerRangeCheck_44>
 80017b8:	f5b5 3f80 	cmp.w	r5, #65536	@ 0x10000
 80017bc:	db04      	blt.n	80017c8 <??ZbZclAttrIntegerRangeCheck_45>
 80017be:	dc01      	bgt.n	80017c4 <??ZbZclAttrIntegerRangeCheck_44>
 80017c0:	2c00      	cmp	r4, #0
 80017c2:	d301      	bcc.n	80017c8 <??ZbZclAttrIntegerRangeCheck_45>

080017c4 <??ZbZclAttrIntegerRangeCheck_44>:
 80017c4:	2000      	movs	r0, #0
 80017c6:	e0f8      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017c8 <??ZbZclAttrIntegerRangeCheck_45>:
 80017c8:	e0df      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017ca <??ZbZclAttrIntegerRangeCheck_7>:
 80017ca:	f05f 30ff 	movs.w	r0, #4294967295
 80017ce:	f07f 417f 	mvns.w	r1, #4278190080	@ 0xff000000
 80017d2:	428d      	cmp	r5, r1
 80017d4:	d103      	bne.n	80017de <??ZbZclAttrIntegerRangeCheck_47>
 80017d6:	4284      	cmp	r4, r0
 80017d8:	d101      	bne.n	80017de <??ZbZclAttrIntegerRangeCheck_47>
 80017da:	2001      	movs	r0, #1
 80017dc:	e0ed      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017de <??ZbZclAttrIntegerRangeCheck_47>:
 80017de:	2d00      	cmp	r5, #0
 80017e0:	d407      	bmi.n	80017f2 <??ZbZclAttrIntegerRangeCheck_48>
 80017e2:	2000      	movs	r0, #0
 80017e4:	f05f 7180 	movs.w	r1, #16777216	@ 0x1000000
 80017e8:	428d      	cmp	r5, r1
 80017ea:	db04      	blt.n	80017f6 <??ZbZclAttrIntegerRangeCheck_49>
 80017ec:	dc01      	bgt.n	80017f2 <??ZbZclAttrIntegerRangeCheck_48>
 80017ee:	4284      	cmp	r4, r0
 80017f0:	d301      	bcc.n	80017f6 <??ZbZclAttrIntegerRangeCheck_49>

080017f2 <??ZbZclAttrIntegerRangeCheck_48>:
 80017f2:	2000      	movs	r0, #0
 80017f4:	e0e1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080017f6 <??ZbZclAttrIntegerRangeCheck_49>:
 80017f6:	e0c8      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080017f8 <??ZbZclAttrIntegerRangeCheck_8>:
 80017f8:	f05f 30ff 	movs.w	r0, #4294967295
 80017fc:	f05f 31ff 	movs.w	r1, #4294967295
 8001800:	428d      	cmp	r5, r1
 8001802:	d103      	bne.n	800180c <??ZbZclAttrIntegerRangeCheck_51>
 8001804:	4284      	cmp	r4, r0
 8001806:	d101      	bne.n	800180c <??ZbZclAttrIntegerRangeCheck_51>
 8001808:	2001      	movs	r0, #1
 800180a:	e0d6      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800180c <??ZbZclAttrIntegerRangeCheck_51>:
 800180c:	e0bd      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800180e <??ZbZclAttrIntegerRangeCheck_9>:
 800180e:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 8001812:	f05f 31ff 	movs.w	r1, #4294967295
 8001816:	428d      	cmp	r5, r1
 8001818:	d103      	bne.n	8001822 <??ZbZclAttrIntegerRangeCheck_52>
 800181a:	4284      	cmp	r4, r0
 800181c:	d101      	bne.n	8001822 <??ZbZclAttrIntegerRangeCheck_52>
 800181e:	2001      	movs	r0, #1
 8001820:	e0cb      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001822 <??ZbZclAttrIntegerRangeCheck_52>:
 8001822:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 8001826:	f05f 31ff 	movs.w	r1, #4294967295
 800182a:	428d      	cmp	r5, r1
 800182c:	db07      	blt.n	800183e <??ZbZclAttrIntegerRangeCheck_53>
 800182e:	dc01      	bgt.n	8001834 <??ZbZclAttrIntegerRangeCheck_54>
 8001830:	4284      	cmp	r4, r0
 8001832:	d304      	bcc.n	800183e <??ZbZclAttrIntegerRangeCheck_53>

08001834 <??ZbZclAttrIntegerRangeCheck_54>:
 8001834:	2d00      	cmp	r5, #0
 8001836:	db04      	blt.n	8001842 <??ZbZclAttrIntegerRangeCheck_55>
 8001838:	dc01      	bgt.n	800183e <??ZbZclAttrIntegerRangeCheck_53>
 800183a:	2c80      	cmp	r4, #128	@ 0x80
 800183c:	d301      	bcc.n	8001842 <??ZbZclAttrIntegerRangeCheck_55>

0800183e <??ZbZclAttrIntegerRangeCheck_53>:
 800183e:	2000      	movs	r0, #0
 8001840:	e0bb      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001842 <??ZbZclAttrIntegerRangeCheck_55>:
 8001842:	e0a2      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001844 <??ZbZclAttrIntegerRangeCheck_10>:
 8001844:	485e      	ldr	r0, [pc, #376]	@ (80019c0 <??DataTable1>)
 8001846:	f05f 31ff 	movs.w	r1, #4294967295
 800184a:	428d      	cmp	r5, r1
 800184c:	d103      	bne.n	8001856 <??ZbZclAttrIntegerRangeCheck_57>
 800184e:	4284      	cmp	r4, r0
 8001850:	d101      	bne.n	8001856 <??ZbZclAttrIntegerRangeCheck_57>
 8001852:	2001      	movs	r0, #1
 8001854:	e0b1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001856 <??ZbZclAttrIntegerRangeCheck_57>:
 8001856:	485a      	ldr	r0, [pc, #360]	@ (80019c0 <??DataTable1>)
 8001858:	f05f 31ff 	movs.w	r1, #4294967295
 800185c:	428d      	cmp	r5, r1
 800185e:	db08      	blt.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>
 8001860:	dc01      	bgt.n	8001866 <??ZbZclAttrIntegerRangeCheck_59>
 8001862:	4284      	cmp	r4, r0
 8001864:	d305      	bcc.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>

08001866 <??ZbZclAttrIntegerRangeCheck_59>:
 8001866:	2d00      	cmp	r5, #0
 8001868:	db05      	blt.n	8001876 <??ZbZclAttrIntegerRangeCheck_60>
 800186a:	dc02      	bgt.n	8001872 <??ZbZclAttrIntegerRangeCheck_58>
 800186c:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8001870:	d301      	bcc.n	8001876 <??ZbZclAttrIntegerRangeCheck_60>

08001872 <??ZbZclAttrIntegerRangeCheck_58>:
 8001872:	2000      	movs	r0, #0
 8001874:	e0a1      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001876 <??ZbZclAttrIntegerRangeCheck_60>:
 8001876:	e088      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001878 <??ZbZclAttrIntegerRangeCheck_11>:
 8001878:	4852      	ldr	r0, [pc, #328]	@ (80019c4 <??DataTable1_1>)
 800187a:	f05f 31ff 	movs.w	r1, #4294967295
 800187e:	428d      	cmp	r5, r1
 8001880:	d103      	bne.n	800188a <??ZbZclAttrIntegerRangeCheck_62>
 8001882:	4284      	cmp	r4, r0
 8001884:	d101      	bne.n	800188a <??ZbZclAttrIntegerRangeCheck_62>
 8001886:	2001      	movs	r0, #1
 8001888:	e097      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800188a <??ZbZclAttrIntegerRangeCheck_62>:
 800188a:	484e      	ldr	r0, [pc, #312]	@ (80019c4 <??DataTable1_1>)
 800188c:	f05f 31ff 	movs.w	r1, #4294967295
 8001890:	428d      	cmp	r5, r1
 8001892:	db08      	blt.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>
 8001894:	dc01      	bgt.n	800189a <??ZbZclAttrIntegerRangeCheck_64>
 8001896:	4284      	cmp	r4, r0
 8001898:	d305      	bcc.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>

0800189a <??ZbZclAttrIntegerRangeCheck_64>:
 800189a:	2d00      	cmp	r5, #0
 800189c:	db05      	blt.n	80018aa <??ZbZclAttrIntegerRangeCheck_65>
 800189e:	dc02      	bgt.n	80018a6 <??ZbZclAttrIntegerRangeCheck_63>
 80018a0:	f5b4 0f00 	cmp.w	r4, #8388608	@ 0x800000
 80018a4:	d301      	bcc.n	80018aa <??ZbZclAttrIntegerRangeCheck_65>

080018a6 <??ZbZclAttrIntegerRangeCheck_63>:
 80018a6:	2000      	movs	r0, #0
 80018a8:	e087      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018aa <??ZbZclAttrIntegerRangeCheck_65>:
 80018aa:	e06e      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080018ac <??ZbZclAttrIntegerRangeCheck_12>:
 80018ac:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 80018b0:	f05f 31ff 	movs.w	r1, #4294967295
 80018b4:	428d      	cmp	r5, r1
 80018b6:	d103      	bne.n	80018c0 <??ZbZclAttrIntegerRangeCheck_67>
 80018b8:	4284      	cmp	r4, r0
 80018ba:	d101      	bne.n	80018c0 <??ZbZclAttrIntegerRangeCheck_67>
 80018bc:	2001      	movs	r0, #1
 80018be:	e07c      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018c0 <??ZbZclAttrIntegerRangeCheck_67>:
 80018c0:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 80018c4:	f05f 31ff 	movs.w	r1, #4294967295
 80018c8:	428d      	cmp	r5, r1
 80018ca:	db08      	blt.n	80018de <??ZbZclAttrIntegerRangeCheck_68>
 80018cc:	dc01      	bgt.n	80018d2 <??ZbZclAttrIntegerRangeCheck_69>
 80018ce:	4284      	cmp	r4, r0
 80018d0:	d305      	bcc.n	80018de <??ZbZclAttrIntegerRangeCheck_68>

080018d2 <??ZbZclAttrIntegerRangeCheck_69>:
 80018d2:	2d00      	cmp	r5, #0
 80018d4:	db05      	blt.n	80018e2 <??ZbZclAttrIntegerRangeCheck_70>
 80018d6:	dc02      	bgt.n	80018de <??ZbZclAttrIntegerRangeCheck_68>
 80018d8:	f1b4 4f00 	cmp.w	r4, #2147483648	@ 0x80000000
 80018dc:	d301      	bcc.n	80018e2 <??ZbZclAttrIntegerRangeCheck_70>

080018de <??ZbZclAttrIntegerRangeCheck_68>:
 80018de:	2000      	movs	r0, #0
 80018e0:	e06b      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018e2 <??ZbZclAttrIntegerRangeCheck_70>:
 80018e2:	e052      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

080018e4 <??ZbZclAttrIntegerRangeCheck_13>:
 80018e4:	2000      	movs	r0, #0
 80018e6:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 80018ea:	428d      	cmp	r5, r1
 80018ec:	d103      	bne.n	80018f6 <??ZbZclAttrIntegerRangeCheck_72>
 80018ee:	4284      	cmp	r4, r0
 80018f0:	d101      	bne.n	80018f6 <??ZbZclAttrIntegerRangeCheck_72>
 80018f2:	2001      	movs	r0, #1
 80018f4:	e061      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

080018f6 <??ZbZclAttrIntegerRangeCheck_72>:
 80018f6:	2000      	movs	r0, #0
 80018f8:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 80018fc:	428d      	cmp	r5, r1
 80018fe:	db07      	blt.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>
 8001900:	dc01      	bgt.n	8001906 <??ZbZclAttrIntegerRangeCheck_74>
 8001902:	4284      	cmp	r4, r0
 8001904:	d304      	bcc.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>

08001906 <??ZbZclAttrIntegerRangeCheck_74>:
 8001906:	2d80      	cmp	r5, #128	@ 0x80
 8001908:	db04      	blt.n	8001914 <??ZbZclAttrIntegerRangeCheck_75>
 800190a:	dc01      	bgt.n	8001910 <??ZbZclAttrIntegerRangeCheck_73>
 800190c:	2c00      	cmp	r4, #0
 800190e:	d301      	bcc.n	8001914 <??ZbZclAttrIntegerRangeCheck_75>

08001910 <??ZbZclAttrIntegerRangeCheck_73>:
 8001910:	2000      	movs	r0, #0
 8001912:	e052      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001914 <??ZbZclAttrIntegerRangeCheck_75>:
 8001914:	e039      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001916 <??ZbZclAttrIntegerRangeCheck_14>:
 8001916:	2000      	movs	r0, #0
 8001918:	4929      	ldr	r1, [pc, #164]	@ (80019c0 <??DataTable1>)
 800191a:	428d      	cmp	r5, r1
 800191c:	d103      	bne.n	8001926 <??ZbZclAttrIntegerRangeCheck_77>
 800191e:	4284      	cmp	r4, r0
 8001920:	d101      	bne.n	8001926 <??ZbZclAttrIntegerRangeCheck_77>
 8001922:	2001      	movs	r0, #1
 8001924:	e049      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001926 <??ZbZclAttrIntegerRangeCheck_77>:
 8001926:	2000      	movs	r0, #0
 8001928:	4925      	ldr	r1, [pc, #148]	@ (80019c0 <??DataTable1>)
 800192a:	428d      	cmp	r5, r1
 800192c:	db08      	blt.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>
 800192e:	dc01      	bgt.n	8001934 <??ZbZclAttrIntegerRangeCheck_79>
 8001930:	4284      	cmp	r4, r0
 8001932:	d305      	bcc.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>

08001934 <??ZbZclAttrIntegerRangeCheck_79>:
 8001934:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
 8001938:	db04      	blt.n	8001944 <??ZbZclAttrIntegerRangeCheck_80>
 800193a:	dc01      	bgt.n	8001940 <??ZbZclAttrIntegerRangeCheck_78>
 800193c:	2c00      	cmp	r4, #0
 800193e:	d301      	bcc.n	8001944 <??ZbZclAttrIntegerRangeCheck_80>

08001940 <??ZbZclAttrIntegerRangeCheck_78>:
 8001940:	2000      	movs	r0, #0
 8001942:	e03a      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001944 <??ZbZclAttrIntegerRangeCheck_80>:
 8001944:	e021      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001946 <??ZbZclAttrIntegerRangeCheck_15>:
 8001946:	2000      	movs	r0, #0
 8001948:	491e      	ldr	r1, [pc, #120]	@ (80019c4 <??DataTable1_1>)
 800194a:	428d      	cmp	r5, r1
 800194c:	d103      	bne.n	8001956 <??ZbZclAttrIntegerRangeCheck_82>
 800194e:	4284      	cmp	r4, r0
 8001950:	d101      	bne.n	8001956 <??ZbZclAttrIntegerRangeCheck_82>
 8001952:	2001      	movs	r0, #1
 8001954:	e031      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001956 <??ZbZclAttrIntegerRangeCheck_82>:
 8001956:	2000      	movs	r0, #0
 8001958:	491a      	ldr	r1, [pc, #104]	@ (80019c4 <??DataTable1_1>)
 800195a:	428d      	cmp	r5, r1
 800195c:	db08      	blt.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>
 800195e:	dc01      	bgt.n	8001964 <??ZbZclAttrIntegerRangeCheck_84>
 8001960:	4284      	cmp	r4, r0
 8001962:	d305      	bcc.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>

08001964 <??ZbZclAttrIntegerRangeCheck_84>:
 8001964:	f5b5 0f00 	cmp.w	r5, #8388608	@ 0x800000
 8001968:	db04      	blt.n	8001974 <??ZbZclAttrIntegerRangeCheck_85>
 800196a:	dc01      	bgt.n	8001970 <??ZbZclAttrIntegerRangeCheck_83>
 800196c:	2c00      	cmp	r4, #0
 800196e:	d301      	bcc.n	8001974 <??ZbZclAttrIntegerRangeCheck_85>

08001970 <??ZbZclAttrIntegerRangeCheck_83>:
 8001970:	2000      	movs	r0, #0
 8001972:	e022      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001974 <??ZbZclAttrIntegerRangeCheck_85>:
 8001974:	e009      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

08001976 <??ZbZclAttrIntegerRangeCheck_16>:
 8001976:	2000      	movs	r0, #0
 8001978:	f05f 4100 	movs.w	r1, #2147483648	@ 0x80000000
 800197c:	428d      	cmp	r5, r1
 800197e:	d103      	bne.n	8001988 <??ZbZclAttrIntegerRangeCheck_87>
 8001980:	4284      	cmp	r4, r0
 8001982:	d101      	bne.n	8001988 <??ZbZclAttrIntegerRangeCheck_87>
 8001984:	2001      	movs	r0, #1
 8001986:	e018      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

08001988 <??ZbZclAttrIntegerRangeCheck_87>:
 8001988:	e7ff      	b.n	800198a <??ZbZclAttrIntegerRangeCheck_17>

0800198a <??ZbZclAttrIntegerRangeCheck_17>:
 800198a:	ea56 0008 	orrs.w	r0, r6, r8
 800198e:	ea57 0109 	orrs.w	r1, r7, r9
 8001992:	2900      	cmp	r1, #0
 8001994:	d103      	bne.n	800199e <??ZbZclAttrIntegerRangeCheck_88>
 8001996:	2800      	cmp	r0, #0
 8001998:	d101      	bne.n	800199e <??ZbZclAttrIntegerRangeCheck_88>
 800199a:	2001      	movs	r0, #1
 800199c:	e00d      	b.n	80019ba <??ZbZclAttrIntegerRangeCheck_19>

0800199e <??ZbZclAttrIntegerRangeCheck_88>:
 800199e:	42bd      	cmp	r5, r7
 80019a0:	db09      	blt.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>
 80019a2:	dc01      	bgt.n	80019a8 <??ZbZclAttrIntegerRangeCheck_90>
 80019a4:	42b4      	cmp	r4, r6
 80019a6:	d306      	bcc.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>

080019a8 <??ZbZclAttrIntegerRangeCheck_90>:
 80019a8:	45a9      	cmp	r9, r5
 80019aa:	db04      	blt.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>
 80019ac:	dc01      	bgt.n	80019b2 <??ZbZclAttrIntegerRangeCheck_91>
 80019ae:	45a0      	cmp	r8, r4
 80019b0:	d301      	bcc.n	80019b6 <??ZbZclAttrIntegerRangeCheck_89>

080019b2 <??ZbZclAttrIntegerRangeCheck_91>:
 80019b2:	2001      	movs	r0, #1
 80019b4:	e000      	b.n	80019b8 <??ZbZclAttrIntegerRangeCheck_92>

080019b6 <??ZbZclAttrIntegerRangeCheck_89>:
 80019b6:	2000      	movs	r0, #0

080019b8 <??ZbZclAttrIntegerRangeCheck_92>:
 80019b8:	b2c0      	uxtb	r0, r0

080019ba <??ZbZclAttrIntegerRangeCheck_19>:
 80019ba:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80019be:	4770      	bx	lr

080019c0 <??DataTable1>:
 80019c0:	8000 ffff                                   ....

080019c4 <??DataTable1_1>:
 80019c4:	0000 ff80                                   ....

080019c8 <ZbZclAttrIntegerRead>:
 80019c8:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80019cc:	b085      	sub	sp, #20
 80019ce:	0006      	movs	r6, r0
 80019d0:	000f      	movs	r7, r1
 80019d2:	0015      	movs	r5, r2
 80019d4:	001c      	movs	r4, r3
 80019d6:	2000      	movs	r0, #0
 80019d8:	f88d 0009 	strb.w	r0, [sp, #9]
 80019dc:	f05f 0808 	movs.w	r8, #8
 80019e0:	f05f 0900 	movs.w	r9, #0
 80019e4:	f10d 0a0c 	add.w	sl, sp, #12
 80019e8:	464a      	mov	r2, r9
 80019ea:	4641      	mov	r1, r8
 80019ec:	4650      	mov	r0, sl
 80019ee:	f006 f993 	bl	8007d18 <__aeabi_memset>
 80019f2:	2000      	movs	r0, #0
 80019f4:	9001      	str	r0, [sp, #4]
 80019f6:	2008      	movs	r0, #8
 80019f8:	9000      	str	r0, [sp, #0]
 80019fa:	ab03      	add	r3, sp, #12
 80019fc:	f10d 0209 	add.w	r2, sp, #9
 8001a00:	0039      	movs	r1, r7
 8001a02:	b289      	uxth	r1, r1
 8001a04:	0030      	movs	r0, r6
 8001a06:	f7fe fcee 	bl	80003e6 <ZbZclAttrRead>
 8001a0a:	f88d 0008 	strb.w	r0, [sp, #8]
 8001a0e:	2c00      	cmp	r4, #0
 8001a10:	d002      	beq.n	8001a18 <??ZbZclAttrIntegerRead_0>
 8001a12:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a16:	7020      	strb	r0, [r4, #0]

08001a18 <??ZbZclAttrIntegerRead_0>:
 8001a18:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	d002      	beq.n	8001a26 <??ZbZclAttrIntegerRead_1>
 8001a20:	2000      	movs	r0, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	e01a      	b.n	8001a5c <??ZbZclAttrIntegerRead_2>

08001a26 <??ZbZclAttrIntegerRead_1>:
 8001a26:	aa02      	add	r2, sp, #8
 8001a28:	a903      	add	r1, sp, #12
 8001a2a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001a2e:	f7ff fcb1 	bl	8001394 <ZbZclParseInteger>
 8001a32:	0002      	movs	r2, r0
 8001a34:	000b      	movs	r3, r1
 8001a36:	2c00      	cmp	r4, #0
 8001a38:	d002      	beq.n	8001a40 <??ZbZclAttrIntegerRead_3>
 8001a3a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a3e:	7020      	strb	r0, [r4, #0]

08001a40 <??ZbZclAttrIntegerRead_3>:
 8001a40:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001a44:	2800      	cmp	r0, #0
 8001a46:	d002      	beq.n	8001a4e <??ZbZclAttrIntegerRead_4>
 8001a48:	2000      	movs	r0, #0
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	e006      	b.n	8001a5c <??ZbZclAttrIntegerRead_2>

08001a4e <??ZbZclAttrIntegerRead_4>:
 8001a4e:	2d00      	cmp	r5, #0
 8001a50:	d002      	beq.n	8001a58 <??ZbZclAttrIntegerRead_5>
 8001a52:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001a56:	7028      	strb	r0, [r5, #0]

08001a58 <??ZbZclAttrIntegerRead_5>:
 8001a58:	0010      	movs	r0, r2
 8001a5a:	0019      	movs	r1, r3

08001a5c <??ZbZclAttrIntegerRead_2>:
 8001a5c:	b006      	add	sp, #24
 8001a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001a62 <ZbZclAttrIntegerWrite>:
 8001a62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a66:	b087      	sub	sp, #28
 8001a68:	4680      	mov	r8, r0
 8001a6a:	4689      	mov	r9, r1
 8001a6c:	0014      	movs	r4, r2
 8001a6e:	001d      	movs	r5, r3
 8001a70:	f1b8 0f00 	cmp.w	r8, #0
 8001a74:	d101      	bne.n	8001a7a <??ZbZclAttrIntegerWrite_0>
 8001a76:	2087      	movs	r0, #135	@ 0x87
 8001a78:	e042      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001a7a <??ZbZclAttrIntegerWrite_0>:
 8001a7a:	ab04      	add	r3, sp, #16
 8001a7c:	f10d 0211 	add.w	r2, sp, #17
 8001a80:	4649      	mov	r1, r9
 8001a82:	b289      	uxth	r1, r1
 8001a84:	4640      	mov	r0, r8
 8001a86:	f7ff ff9f 	bl	80019c8 <ZbZclAttrIntegerRead>
 8001a8a:	0006      	movs	r6, r0
 8001a8c:	000f      	movs	r7, r1
 8001a8e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001a92:	2800      	cmp	r0, #0
 8001a94:	d002      	beq.n	8001a9c <??ZbZclAttrIntegerWrite_2>
 8001a96:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001a9a:	e031      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001a9c <??ZbZclAttrIntegerWrite_2>:
 8001a9c:	42af      	cmp	r7, r5
 8001a9e:	d103      	bne.n	8001aa8 <??ZbZclAttrIntegerWrite_3>
 8001aa0:	42a6      	cmp	r6, r4
 8001aa2:	d101      	bne.n	8001aa8 <??ZbZclAttrIntegerWrite_3>
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	e02b      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001aa8 <??ZbZclAttrIntegerWrite_3>:
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	e9cd 0100 	strd	r0, r1, [sp]
 8001ab8:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8001abc:	0020      	movs	r0, r4
 8001abe:	0029      	movs	r1, r5
 8001ac0:	f7ff fdac 	bl	800161c <ZbZclAttrIntegerRangeCheck>
 8001ac4:	2800      	cmp	r0, #0
 8001ac6:	d101      	bne.n	8001acc <??ZbZclAttrIntegerWrite_4>
 8001ac8:	2087      	movs	r0, #135	@ 0x87
 8001aca:	e019      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001acc <??ZbZclAttrIntegerWrite_4>:
 8001acc:	0022      	movs	r2, r4
 8001ace:	002b      	movs	r3, r5
 8001ad0:	a805      	add	r0, sp, #20
 8001ad2:	f005 fb87 	bl	80071e4 <putle64>
 8001ad6:	2002      	movs	r0, #2
 8001ad8:	9001      	str	r0, [sp, #4]
 8001ada:	2008      	movs	r0, #8
 8001adc:	9000      	str	r0, [sp, #0]
 8001ade:	ab05      	add	r3, sp, #20
 8001ae0:	464a      	mov	r2, r9
 8001ae2:	b292      	uxth	r2, r2
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4640      	mov	r0, r8
 8001ae8:	f7fe fdcf 	bl	800068a <ZbZclAttrWrite>
 8001aec:	f88d 0010 	strb.w	r0, [sp, #16]
 8001af0:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001af4:	2800      	cmp	r0, #0
 8001af6:	d002      	beq.n	8001afe <??ZbZclAttrIntegerWrite_5>
 8001af8:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001afc:	e000      	b.n	8001b00 <??ZbZclAttrIntegerWrite_1>

08001afe <??ZbZclAttrIntegerWrite_5>:
 8001afe:	2000      	movs	r0, #0

08001b00 <??ZbZclAttrIntegerWrite_1>:
 8001b00:	b007      	add	sp, #28
 8001b02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001b06 <ZbZclAttrIntegerIncrement>:
 8001b06:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	468b      	mov	fp, r1
 8001b0e:	0016      	movs	r6, r2
 8001b10:	001f      	movs	r7, r3
 8001b12:	f05f 0a00 	movs.w	sl, #0
 8001b16:	466b      	mov	r3, sp
 8001b18:	f10d 0201 	add.w	r2, sp, #1
 8001b1c:	4659      	mov	r1, fp
 8001b1e:	b289      	uxth	r1, r1
 8001b20:	9804      	ldr	r0, [sp, #16]
 8001b22:	f7ff ff51 	bl	80019c8 <ZbZclAttrIntegerRead>
 8001b26:	0002      	movs	r2, r0
 8001b28:	000b      	movs	r3, r1
 8001b2a:	f89d 0000 	ldrb.w	r0, [sp]
 8001b2e:	2800      	cmp	r0, #0
 8001b30:	d002      	beq.n	8001b38 <??ZbZclAttrIntegerIncrement_0>
 8001b32:	f89d 0000 	ldrb.w	r0, [sp]
 8001b36:	e03e      	b.n	8001bb6 <??ZbZclAttrIntegerIncrement_1>

08001b38 <??ZbZclAttrIntegerIncrement_0>:
 8001b38:	eb12 0806 	adds.w	r8, r2, r6
 8001b3c:	eb53 0907 	adcs.w	r9, r3, r7
 8001b40:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b44:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8001b48:	f7ff f9ea 	bl	8000f20 <ZbZclAttrTypeLength>
 8001b4c:	9001      	str	r0, [sp, #4]
 8001b4e:	9801      	ldr	r0, [sp, #4]
 8001b50:	2801      	cmp	r0, #1
 8001b52:	d017      	beq.n	8001b84 <??ZbZclAttrIntegerIncrement_2>
 8001b54:	2802      	cmp	r0, #2
 8001b56:	d00b      	beq.n	8001b70 <??ZbZclAttrIntegerIncrement_3>
 8001b58:	2804      	cmp	r0, #4
 8001b5a:	d002      	beq.n	8001b62 <??ZbZclAttrIntegerIncrement_4>
 8001b5c:	2808      	cmp	r0, #8
 8001b5e:	d118      	bne.n	8001b92 <??ZbZclAttrIntegerIncrement_5>

08001b60 <??ZbZclAttrIntegerIncrement_6>:
 8001b60:	e019      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b62 <??ZbZclAttrIntegerIncrement_4>:
 8001b62:	f038 0000 	bics.w	r0, r8, #0
 8001b66:	f039 31ff 	bics.w	r1, r9, #4294967295
 8001b6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b6e:	e012      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b70 <??ZbZclAttrIntegerIncrement_3>:
 8001b70:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001b74:	2100      	movs	r1, #0
 8001b76:	ea18 0000 	ands.w	r0, r8, r0
 8001b7a:	ea19 0101 	ands.w	r1, r9, r1
 8001b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b82:	e008      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b84 <??ZbZclAttrIntegerIncrement_2>:
 8001b84:	f018 00ff 	ands.w	r0, r8, #255	@ 0xff
 8001b88:	f019 0100 	ands.w	r1, r9, #0
 8001b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b90:	e001      	b.n	8001b96 <??ZbZclAttrIntegerIncrement_7>

08001b92 <??ZbZclAttrIntegerIncrement_5>:
 8001b92:	2001      	movs	r0, #1
 8001b94:	4682      	mov	sl, r0

08001b96 <??ZbZclAttrIntegerIncrement_7>:
 8001b96:	4650      	mov	r0, sl
 8001b98:	b2c0      	uxtb	r0, r0
 8001b9a:	2800      	cmp	r0, #0
 8001b9c:	d001      	beq.n	8001ba2 <??ZbZclAttrIntegerIncrement_8>
 8001b9e:	2086      	movs	r0, #134	@ 0x86
 8001ba0:	e009      	b.n	8001bb6 <??ZbZclAttrIntegerIncrement_1>

08001ba2 <??ZbZclAttrIntegerIncrement_8>:
 8001ba2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8001ba6:	0022      	movs	r2, r4
 8001ba8:	002b      	movs	r3, r5
 8001baa:	4659      	mov	r1, fp
 8001bac:	b289      	uxth	r1, r1
 8001bae:	9804      	ldr	r0, [sp, #16]
 8001bb0:	f7ff ff57 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8001bb4:	2000      	movs	r0, #0

08001bb6 <??ZbZclAttrIntegerIncrement_1>:
 8001bb6:	b005      	add	sp, #20
 8001bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001bbc <ZbZclAttrEuiRead>:
 8001bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001bc0:	b084      	sub	sp, #16
 8001bc2:	0005      	movs	r5, r0
 8001bc4:	000e      	movs	r6, r1
 8001bc6:	0014      	movs	r4, r2
 8001bc8:	f05f 0808 	movs.w	r8, #8
 8001bcc:	f05f 0900 	movs.w	r9, #0
 8001bd0:	af02      	add	r7, sp, #8
 8001bd2:	464a      	mov	r2, r9
 8001bd4:	4641      	mov	r1, r8
 8001bd6:	0038      	movs	r0, r7
 8001bd8:	f006 f89e 	bl	8007d18 <__aeabi_memset>
 8001bdc:	2000      	movs	r0, #0
 8001bde:	9001      	str	r0, [sp, #4]
 8001be0:	2008      	movs	r0, #8
 8001be2:	9000      	str	r0, [sp, #0]
 8001be4:	ab02      	add	r3, sp, #8
 8001be6:	2200      	movs	r2, #0
 8001be8:	0031      	movs	r1, r6
 8001bea:	b289      	uxth	r1, r1
 8001bec:	0028      	movs	r0, r5
 8001bee:	f7fe fbfa 	bl	80003e6 <ZbZclAttrRead>
 8001bf2:	0007      	movs	r7, r0
 8001bf4:	2c00      	cmp	r4, #0
 8001bf6:	d000      	beq.n	8001bfa <??ZbZclAttrEuiRead_0>
 8001bf8:	7027      	strb	r7, [r4, #0]

08001bfa <??ZbZclAttrEuiRead_0>:
 8001bfa:	0038      	movs	r0, r7
 8001bfc:	b2c0      	uxtb	r0, r0
 8001bfe:	2800      	cmp	r0, #0
 8001c00:	d002      	beq.n	8001c08 <??ZbZclAttrEuiRead_1>
 8001c02:	2000      	movs	r0, #0
 8001c04:	2100      	movs	r1, #0
 8001c06:	e002      	b.n	8001c0e <??ZbZclAttrEuiRead_2>

08001c08 <??ZbZclAttrEuiRead_1>:
 8001c08:	a802      	add	r0, sp, #8
 8001c0a:	f005 fa98 	bl	800713e <pletoh64>

08001c0e <??ZbZclAttrEuiRead_2>:
 8001c0e:	b005      	add	sp, #20
 8001c10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001c14 <ZbZclAttrEuiWrite>:
 8001c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c18:	b085      	sub	sp, #20
 8001c1a:	4680      	mov	r8, r0
 8001c1c:	4689      	mov	r9, r1
 8001c1e:	0014      	movs	r4, r2
 8001c20:	001d      	movs	r5, r3
 8001c22:	f1b8 0f00 	cmp.w	r8, #0
 8001c26:	d101      	bne.n	8001c2c <??ZbZclAttrEuiWrite_0>
 8001c28:	2087      	movs	r0, #135	@ 0x87
 8001c2a:	e02e      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c2c <??ZbZclAttrEuiWrite_0>:
 8001c2c:	aa02      	add	r2, sp, #8
 8001c2e:	4649      	mov	r1, r9
 8001c30:	b289      	uxth	r1, r1
 8001c32:	4640      	mov	r0, r8
 8001c34:	f7ff ffc2 	bl	8001bbc <ZbZclAttrEuiRead>
 8001c38:	0006      	movs	r6, r0
 8001c3a:	000f      	movs	r7, r1
 8001c3c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c40:	2800      	cmp	r0, #0
 8001c42:	d002      	beq.n	8001c4a <??ZbZclAttrEuiWrite_2>
 8001c44:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c48:	e01f      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c4a <??ZbZclAttrEuiWrite_2>:
 8001c4a:	42af      	cmp	r7, r5
 8001c4c:	d103      	bne.n	8001c56 <??ZbZclAttrEuiWrite_3>
 8001c4e:	42a6      	cmp	r6, r4
 8001c50:	d101      	bne.n	8001c56 <??ZbZclAttrEuiWrite_3>
 8001c52:	2000      	movs	r0, #0
 8001c54:	e019      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c56 <??ZbZclAttrEuiWrite_3>:
 8001c56:	0022      	movs	r2, r4
 8001c58:	002b      	movs	r3, r5
 8001c5a:	a803      	add	r0, sp, #12
 8001c5c:	f005 fac2 	bl	80071e4 <putle64>
 8001c60:	2002      	movs	r0, #2
 8001c62:	9001      	str	r0, [sp, #4]
 8001c64:	2008      	movs	r0, #8
 8001c66:	9000      	str	r0, [sp, #0]
 8001c68:	ab03      	add	r3, sp, #12
 8001c6a:	464a      	mov	r2, r9
 8001c6c:	b292      	uxth	r2, r2
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4640      	mov	r0, r8
 8001c72:	f7fe fd0a 	bl	800068a <ZbZclAttrWrite>
 8001c76:	f88d 0008 	strb.w	r0, [sp, #8]
 8001c7a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c7e:	2800      	cmp	r0, #0
 8001c80:	d002      	beq.n	8001c88 <??ZbZclAttrEuiWrite_4>
 8001c82:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001c86:	e000      	b.n	8001c8a <??ZbZclAttrEuiWrite_1>

08001c88 <??ZbZclAttrEuiWrite_4>:
 8001c88:	2000      	movs	r0, #0

08001c8a <??ZbZclAttrEuiWrite_1>:
 8001c8a:	b005      	add	sp, #20
 8001c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001c90 <ZbZclAttrAppendList>:
 8001c90:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c94:	b089      	sub	sp, #36	@ 0x24
 8001c96:	0007      	movs	r7, r0
 8001c98:	000e      	movs	r6, r1
 8001c9a:	68b8      	ldr	r0, [r7, #8]
 8001c9c:	9008      	str	r0, [sp, #32]
 8001c9e:	2e00      	cmp	r6, #0
 8001ca0:	d002      	beq.n	8001ca8 <??ZbZclAttrAppendList_0>
 8001ca2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d101      	bne.n	8001cac <??ZbZclAttrAppendList_1>

08001ca8 <??ZbZclAttrAppendList_0>:
 8001ca8:	2000      	movs	r0, #0
 8001caa:	e0c6      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001cac <??ZbZclAttrAppendList_1>:
 8001cac:	f05f 0800 	movs.w	r8, #0

08001cb0 <??ZbZclAttrAppendList_3>:
 8001cb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001cb2:	4580      	cmp	r8, r0
 8001cb4:	f080 80bd 	bcs.w	8001e32 <??ZbZclAttrAppendList_4>
 8001cb8:	f05f 0928 	movs.w	r9, #40	@ 0x28
 8001cbc:	fb09 f008 	mul.w	r0, r9, r8
 8001cc0:	4430      	add	r0, r6
 8001cc2:	7900      	ldrb	r0, [r0, #4]
 8001cc4:	f010 0ff0 	tst.w	r0, #240	@ 0xf0
 8001cc8:	d007      	beq.n	8001cda <??ZbZclAttrAppendList_5>
 8001cca:	fb09 f008 	mul.w	r0, r9, r8
 8001cce:	4430      	add	r0, r6
 8001cd0:	68c0      	ldr	r0, [r0, #12]
 8001cd2:	2800      	cmp	r0, #0
 8001cd4:	d101      	bne.n	8001cda <??ZbZclAttrAppendList_5>
 8001cd6:	2001      	movs	r0, #1
 8001cd8:	e0af      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001cda <??ZbZclAttrAppendList_5>:
 8001cda:	fb09 f008 	mul.w	r0, r9, r8
 8001cde:	5a31      	ldrh	r1, [r6, r0]
 8001ce0:	0038      	movs	r0, r7
 8001ce2:	f7fe fa7c 	bl	80001de <ZbZclAttrFind>
 8001ce6:	0005      	movs	r5, r0
 8001ce8:	2d00      	cmp	r5, #0
 8001cea:	d003      	beq.n	8001cf4 <??ZbZclAttrAppendList_6>
 8001cec:	0029      	movs	r1, r5
 8001cee:	0038      	movs	r0, r7
 8001cf0:	f000 f8b6 	bl	8001e60 <ZbZclAttrFreeAttr>

08001cf4 <??ZbZclAttrAppendList_6>:
 8001cf4:	2418      	movs	r4, #24
 8001cf6:	f05f 0a00 	movs.w	sl, #0
 8001cfa:	f10d 0b04 	add.w	fp, sp, #4
 8001cfe:	4652      	mov	r2, sl
 8001d00:	0021      	movs	r1, r4
 8001d02:	4658      	mov	r0, fp
 8001d04:	f006 f808 	bl	8007d18 <__aeabi_memset>
 8001d08:	a801      	add	r0, sp, #4
 8001d0a:	9001      	str	r0, [sp, #4]
 8001d0c:	a801      	add	r0, sp, #4
 8001d0e:	9002      	str	r0, [sp, #8]
 8001d10:	fb09 f008 	mul.w	r0, r9, r8
 8001d14:	4430      	add	r0, r6
 8001d16:	9003      	str	r0, [sp, #12]
 8001d18:	fb09 f008 	mul.w	r0, r9, r8
 8001d1c:	4430      	add	r0, r6
 8001d1e:	7900      	ldrb	r0, [r0, #4]
 8001d20:	0780      	lsls	r0, r0, #30
 8001d22:	d50b      	bpl.n	8001d3c <??ZbZclAttrAppendList_7>
 8001d24:	fb09 f008 	mul.w	r0, r9, r8
 8001d28:	4430      	add	r0, r6
 8001d2a:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8001d2c:	f8ad 001a 	strh.w	r0, [sp, #26]
 8001d30:	fb09 f008 	mul.w	r0, r9, r8
 8001d34:	4430      	add	r0, r6
 8001d36:	8c00      	ldrh	r0, [r0, #32]
 8001d38:	f8ad 0018 	strh.w	r0, [sp, #24]

08001d3c <??ZbZclAttrAppendList_7>:
 8001d3c:	fb09 f008 	mul.w	r0, r9, r8
 8001d40:	4430      	add	r0, r6
 8001d42:	7900      	ldrb	r0, [r0, #4]
 8001d44:	f010 0030 	ands.w	r0, r0, #48	@ 0x30
 8001d48:	2830      	cmp	r0, #48	@ 0x30
 8001d4a:	d108      	bne.n	8001d5e <??ZbZclAttrAppendList_8>
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	9000      	str	r0, [sp, #0]
 8001d50:	fb09 f908 	mul.w	r9, r9, r8
 8001d54:	eb06 0009 	add.w	r0, r6, r9
 8001d58:	6880      	ldr	r0, [r0, #8]
 8001d5a:	9005      	str	r0, [sp, #20]
 8001d5c:	e034      	b.n	8001dc8 <??ZbZclAttrAppendList_9>

08001d5e <??ZbZclAttrAppendList_8>:
 8001d5e:	fb09 f008 	mul.w	r0, r9, r8
 8001d62:	4430      	add	r0, r6
 8001d64:	6880      	ldr	r0, [r0, #8]
 8001d66:	2800      	cmp	r0, #0
 8001d68:	d01f      	beq.n	8001daa <??ZbZclAttrAppendList_10>
 8001d6a:	fb09 f908 	mul.w	r9, r9, r8
 8001d6e:	eb06 0009 	add.w	r0, r6, r9
 8001d72:	6880      	ldr	r0, [r0, #8]
 8001d74:	9005      	str	r0, [sp, #20]
 8001d76:	9803      	ldr	r0, [sp, #12]
 8001d78:	7880      	ldrb	r0, [r0, #2]
 8001d7a:	2841      	cmp	r0, #65	@ 0x41
 8001d7c:	d003      	beq.n	8001d86 <??ZbZclAttrAppendList_11>
 8001d7e:	9803      	ldr	r0, [sp, #12]
 8001d80:	7880      	ldrb	r0, [r0, #2]
 8001d82:	2842      	cmp	r0, #66	@ 0x42
 8001d84:	d103      	bne.n	8001d8e <??ZbZclAttrAppendList_12>

08001d86 <??ZbZclAttrAppendList_11>:
 8001d86:	9805      	ldr	r0, [sp, #20]
 8001d88:	1c40      	adds	r0, r0, #1
 8001d8a:	9005      	str	r0, [sp, #20]
 8001d8c:	e00a      	b.n	8001da4 <??ZbZclAttrAppendList_13>

08001d8e <??ZbZclAttrAppendList_12>:
 8001d8e:	9803      	ldr	r0, [sp, #12]
 8001d90:	7880      	ldrb	r0, [r0, #2]
 8001d92:	2843      	cmp	r0, #67	@ 0x43
 8001d94:	d003      	beq.n	8001d9e <??ZbZclAttrAppendList_14>
 8001d96:	9803      	ldr	r0, [sp, #12]
 8001d98:	7880      	ldrb	r0, [r0, #2]
 8001d9a:	2844      	cmp	r0, #68	@ 0x44
 8001d9c:	d102      	bne.n	8001da4 <??ZbZclAttrAppendList_13>

08001d9e <??ZbZclAttrAppendList_14>:
 8001d9e:	9805      	ldr	r0, [sp, #20]
 8001da0:	1c80      	adds	r0, r0, #2
 8001da2:	9005      	str	r0, [sp, #20]

08001da4 <??ZbZclAttrAppendList_13>:
 8001da4:	9805      	ldr	r0, [sp, #20]
 8001da6:	9000      	str	r0, [sp, #0]
 8001da8:	e00e      	b.n	8001dc8 <??ZbZclAttrAppendList_9>

08001daa <??ZbZclAttrAppendList_10>:
 8001daa:	fb09 f908 	mul.w	r9, r9, r8
 8001dae:	eb06 0009 	add.w	r0, r6, r9
 8001db2:	7880      	ldrb	r0, [r0, #2]
 8001db4:	f7ff f8b4 	bl	8000f20 <ZbZclAttrTypeLength>
 8001db8:	9005      	str	r0, [sp, #20]
 8001dba:	9805      	ldr	r0, [sp, #20]
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d101      	bne.n	8001dc4 <??ZbZclAttrAppendList_15>
 8001dc0:	208d      	movs	r0, #141	@ 0x8d
 8001dc2:	e03a      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001dc4 <??ZbZclAttrAppendList_15>:
 8001dc4:	9805      	ldr	r0, [sp, #20]
 8001dc6:	9000      	str	r0, [sp, #0]

08001dc8 <??ZbZclAttrAppendList_9>:
 8001dc8:	2300      	movs	r3, #0
 8001dca:	a236      	add	r2, pc, #216	@ (adr r2, 8001ea4 <??DataTable1>)
 8001dcc:	9900      	ldr	r1, [sp, #0]
 8001dce:	3118      	adds	r1, #24
 8001dd0:	9808      	ldr	r0, [sp, #32]
 8001dd2:	f011 fdf7 	bl	80139c4 <zb_heap_alloc>
 8001dd6:	0004      	movs	r4, r0
 8001dd8:	2c00      	cmp	r4, #0
 8001dda:	d101      	bne.n	8001de0 <??ZbZclAttrAppendList_16>
 8001ddc:	2089      	movs	r0, #137	@ 0x89
 8001dde:	e02c      	b.n	8001e3a <??ZbZclAttrAppendList_2>

08001de0 <??ZbZclAttrAppendList_16>:
 8001de0:	2518      	movs	r5, #24
 8001de2:	f10d 0904 	add.w	r9, sp, #4
 8001de6:	46a2      	mov	sl, r4
 8001de8:	002a      	movs	r2, r5
 8001dea:	4649      	mov	r1, r9
 8001dec:	4650      	mov	r0, sl
 8001dee:	f015 fbca 	bl	8017586 <__aeabi_memcpy>
 8001df2:	9800      	ldr	r0, [sp, #0]
 8001df4:	2800      	cmp	r0, #0
 8001df6:	d00c      	beq.n	8001e12 <??ZbZclAttrAppendList_17>
 8001df8:	f114 0018 	adds.w	r0, r4, #24
 8001dfc:	60e0      	str	r0, [r4, #12]
 8001dfe:	9800      	ldr	r0, [sp, #0]
 8001e00:	9007      	str	r0, [sp, #28]
 8001e02:	2500      	movs	r5, #0
 8001e04:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8001e08:	002a      	movs	r2, r5
 8001e0a:	9907      	ldr	r1, [sp, #28]
 8001e0c:	4648      	mov	r0, r9
 8001e0e:	f005 ff83 	bl	8007d18 <__aeabi_memset>

08001e12 <??ZbZclAttrAppendList_17>:
 8001e12:	0021      	movs	r1, r4
 8001e14:	0038      	movs	r0, r7
 8001e16:	f7fe f9b3 	bl	8000180 <ZbZclAttrAddSorted>
 8001e1a:	68e0      	ldr	r0, [r4, #12]
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	d005      	beq.n	8001e2c <??ZbZclAttrAppendList_18>
 8001e20:	6922      	ldr	r2, [r4, #16]
 8001e22:	68e1      	ldr	r1, [r4, #12]
 8001e24:	68a0      	ldr	r0, [r4, #8]
 8001e26:	7880      	ldrb	r0, [r0, #2]
 8001e28:	f7fe fdfa 	bl	8000a20 <ZbZclAttrDefaultValue>

08001e2c <??ZbZclAttrAppendList_18>:
 8001e2c:	f118 0801 	adds.w	r8, r8, #1
 8001e30:	e73e      	b.n	8001cb0 <??ZbZclAttrAppendList_3>

08001e32 <??ZbZclAttrAppendList_4>:
 8001e32:	0038      	movs	r0, r7
 8001e34:	f000 ff3a 	bl	8002cac <zcl_reporting_create_default_reports>
 8001e38:	2000      	movs	r0, #0

08001e3a <??ZbZclAttrAppendList_2>:
 8001e3a:	b00b      	add	sp, #44	@ 0x2c
 8001e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001e40 <ZbZclAttrCallbackExec>:
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	0004      	movs	r4, r0
 8001e44:	000d      	movs	r5, r1
 8001e46:	0016      	movs	r6, r2
 8001e48:	68a8      	ldr	r0, [r5, #8]
 8001e4a:	68c0      	ldr	r0, [r0, #12]
 8001e4c:	2800      	cmp	r0, #0
 8001e4e:	d005      	beq.n	8001e5c <??ZbZclAttrCallbackExec_0>
 8001e50:	0031      	movs	r1, r6
 8001e52:	0020      	movs	r0, r4
 8001e54:	68aa      	ldr	r2, [r5, #8]
 8001e56:	68d2      	ldr	r2, [r2, #12]
 8001e58:	4790      	blx	r2
 8001e5a:	e000      	b.n	8001e5e <??ZbZclAttrCallbackExec_1>

08001e5c <??ZbZclAttrCallbackExec_0>:
 8001e5c:	2001      	movs	r0, #1

08001e5e <??ZbZclAttrCallbackExec_1>:
 8001e5e:	bd70      	pop	{r4, r5, r6, pc}

08001e60 <ZbZclAttrFreeAttr>:
 8001e60:	b538      	push	{r3, r4, r5, lr}
 8001e62:	0004      	movs	r4, r0
 8001e64:	000d      	movs	r5, r1
 8001e66:	68a8      	ldr	r0, [r5, #8]
 8001e68:	7900      	ldrb	r0, [r0, #4]
 8001e6a:	0780      	lsls	r0, r0, #30
 8001e6c:	d50b      	bpl.n	8001e86 <??ZbZclAttrFreeAttr_0>
 8001e6e:	2200      	movs	r2, #0
 8001e70:	68a8      	ldr	r0, [r5, #8]
 8001e72:	8801      	ldrh	r1, [r0, #0]
 8001e74:	0020      	movs	r0, r4
 8001e76:	f000 fdfd 	bl	8002a74 <zcl_cluster_attr_report_delete>
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	68a8      	ldr	r0, [r5, #8]
 8001e7e:	8801      	ldrh	r1, [r0, #0]
 8001e80:	0020      	movs	r0, r4
 8001e82:	f000 fdf7 	bl	8002a74 <zcl_cluster_attr_report_delete>

08001e86 <??ZbZclAttrFreeAttr_0>:
 8001e86:	6868      	ldr	r0, [r5, #4]
 8001e88:	6829      	ldr	r1, [r5, #0]
 8001e8a:	6048      	str	r0, [r1, #4]
 8001e8c:	6828      	ldr	r0, [r5, #0]
 8001e8e:	6869      	ldr	r1, [r5, #4]
 8001e90:	6008      	str	r0, [r1, #0]
 8001e92:	602d      	str	r5, [r5, #0]
 8001e94:	606d      	str	r5, [r5, #4]
 8001e96:	2300      	movs	r3, #0
 8001e98:	a202      	add	r2, pc, #8	@ (adr r2, 8001ea4 <??DataTable1>)
 8001e9a:	0029      	movs	r1, r5
 8001e9c:	68a0      	ldr	r0, [r4, #8]
 8001e9e:	f011 fda0 	bl	80139e2 <zb_heap_free>
 8001ea2:	bd31      	pop	{r0, r4, r5, pc}

08001ea4 <??DataTable1>:
 8001ea4:	0000 0000                                   ....

08001ea8 <ZbZclAttrFreeList>:
 8001ea8:	b570      	push	{r4, r5, r6, lr}
 8001eaa:	0005      	movs	r5, r0

08001eac <??ZbZclAttrFreeList_0>:
 8001eac:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8001eae:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8001eb2:	4288      	cmp	r0, r1
 8001eb4:	d001      	beq.n	8001eba <??ZbZclAttrFreeList_1>
 8001eb6:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8001eb8:	e000      	b.n	8001ebc <??ZbZclAttrFreeList_2>

08001eba <??ZbZclAttrFreeList_1>:
 8001eba:	2400      	movs	r4, #0

08001ebc <??ZbZclAttrFreeList_2>:
 8001ebc:	2c00      	cmp	r4, #0
 8001ebe:	d005      	beq.n	8001ecc <??ZbZclAttrFreeList_3>

08001ec0 <??ZbZclAttrFreeList_4>:
 8001ec0:	0026      	movs	r6, r4
 8001ec2:	0031      	movs	r1, r6
 8001ec4:	0028      	movs	r0, r5
 8001ec6:	f7ff ffcb 	bl	8001e60 <ZbZclAttrFreeAttr>
 8001eca:	e7ef      	b.n	8001eac <??ZbZclAttrFreeList_0>

08001ecc <??ZbZclAttrFreeList_3>:
 8001ecc:	bd70      	pop	{r4, r5, r6, pc}
	...

08001ed0 <zcl_reporting_send_conf>:
 8001ed0:	000b      	movs	r3, r1
 8001ed2:	7e02      	ldrb	r2, [r0, #24]
 8001ed4:	2a00      	cmp	r2, #0
 8001ed6:	d004      	beq.n	8001ee2 <??zcl_reporting_send_conf_0>
 8001ed8:	7e02      	ldrb	r2, [r0, #24]
 8001eda:	2aa4      	cmp	r2, #164	@ 0xa4
 8001edc:	d001      	beq.n	8001ee2 <??zcl_reporting_send_conf_0>
 8001ede:	7e02      	ldrb	r2, [r0, #24]
 8001ee0:	2aa3      	cmp	r2, #163	@ 0xa3

08001ee2 <??zcl_reporting_send_conf_0>:
 8001ee2:	4770      	bx	lr

08001ee4 <report_command_timer>:
 8001ee4:	b570      	push	{r4, r5, r6, lr}
 8001ee6:	0004      	movs	r4, r0
 8001ee8:	000d      	movs	r5, r1
 8001eea:	002e      	movs	r6, r5
 8001eec:	f116 0108 	adds.w	r1, r6, #8
 8001ef0:	6830      	ldr	r0, [r6, #0]
 8001ef2:	f000 f852 	bl	8001f9a <zcl_reporting_send_report>
 8001ef6:	6870      	ldr	r0, [r6, #4]
 8001ef8:	f011 f9c6 	bl	8013288 <ZbTimerFree>
 8001efc:	2300      	movs	r3, #0
 8001efe:	a2cf      	add	r2, pc, #828	@ (adr r2, 800223c <??DataTable4>)
 8001f00:	0031      	movs	r1, r6
 8001f02:	6830      	ldr	r0, [r6, #0]
 8001f04:	6880      	ldr	r0, [r0, #8]
 8001f06:	f011 fd6c 	bl	80139e2 <zb_heap_free>
 8001f0a:	bd70      	pop	{r4, r5, r6, pc}

08001f0c <zcl_reporting_queue_report>:
 8001f0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f10:	0006      	movs	r6, r0
 8001f12:	000f      	movs	r7, r1
 8001f14:	0014      	movs	r4, r2
 8001f16:	2c00      	cmp	r4, #0
 8001f18:	d104      	bne.n	8001f24 <??zcl_reporting_queue_report_0>
 8001f1a:	0039      	movs	r1, r7
 8001f1c:	0030      	movs	r0, r6
 8001f1e:	f000 f83c 	bl	8001f9a <zcl_reporting_send_report>
 8001f22:	e037      	b.n	8001f94 <??zcl_reporting_queue_report_1>

08001f24 <??zcl_reporting_queue_report_0>:
 8001f24:	f20f 3814 	addw	r8, pc, #788	@ 0x314
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4642      	mov	r2, r8
 8001f2c:	2198      	movs	r1, #152	@ 0x98
 8001f2e:	68b0      	ldr	r0, [r6, #8]
 8001f30:	f011 fd48 	bl	80139c4 <zb_heap_alloc>
 8001f34:	0005      	movs	r5, r0
 8001f36:	2d00      	cmp	r5, #0
 8001f38:	d101      	bne.n	8001f3e <??zcl_reporting_queue_report_2>
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	e02b      	b.n	8001f96 <??zcl_reporting_queue_report_3>

08001f3e <??zcl_reporting_queue_report_2>:
 8001f3e:	f05f 0998 	movs.w	r9, #152	@ 0x98
 8001f42:	f05f 0a00 	movs.w	sl, #0
 8001f46:	46ab      	mov	fp, r5
 8001f48:	4652      	mov	r2, sl
 8001f4a:	4649      	mov	r1, r9
 8001f4c:	4658      	mov	r0, fp
 8001f4e:	f005 fee3 	bl	8007d18 <__aeabi_memset>
 8001f52:	002a      	movs	r2, r5
 8001f54:	f8df 1c98 	ldr.w	r1, [pc, #3224]	@ 8002bf0 <??DataTable9>
 8001f58:	68b0      	ldr	r0, [r6, #8]
 8001f5a:	f011 f943 	bl	80131e4 <ZbTimerAlloc>
 8001f5e:	6068      	str	r0, [r5, #4]
 8001f60:	6868      	ldr	r0, [r5, #4]
 8001f62:	2800      	cmp	r0, #0
 8001f64:	d107      	bne.n	8001f76 <??zcl_reporting_queue_report_4>
 8001f66:	2300      	movs	r3, #0
 8001f68:	4642      	mov	r2, r8
 8001f6a:	0029      	movs	r1, r5
 8001f6c:	68b0      	ldr	r0, [r6, #8]
 8001f6e:	f011 fd38 	bl	80139e2 <zb_heap_free>
 8001f72:	2000      	movs	r0, #0
 8001f74:	e00f      	b.n	8001f96 <??zcl_reporting_queue_report_3>

08001f76 <??zcl_reporting_queue_report_4>:
 8001f76:	602e      	str	r6, [r5, #0]
 8001f78:	f05f 0890 	movs.w	r8, #144	@ 0x90
 8001f7c:	46b9      	mov	r9, r7
 8001f7e:	f115 0a08 	adds.w	sl, r5, #8
 8001f82:	4642      	mov	r2, r8
 8001f84:	4649      	mov	r1, r9
 8001f86:	4650      	mov	r0, sl
 8001f88:	f015 fafd 	bl	8017586 <__aeabi_memcpy>
 8001f8c:	0021      	movs	r1, r4
 8001f8e:	6868      	ldr	r0, [r5, #4]
 8001f90:	f011 f9ae 	bl	80132f0 <ZbTimerReset>

08001f94 <??zcl_reporting_queue_report_1>:
 8001f94:	2001      	movs	r0, #1

08001f96 <??zcl_reporting_queue_report_3>:
 8001f96:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001f9a <zcl_reporting_send_report>:
 8001f9a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f9e:	b0cc      	sub	sp, #304	@ 0x130
 8001fa0:	0005      	movs	r5, r0
 8001fa2:	000e      	movs	r6, r1
 8001fa4:	2400      	movs	r4, #0
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f88d 0004 	strb.w	r0, [sp, #4]
 8001fac:	8a28      	ldrh	r0, [r5, #16]
 8001fae:	2800      	cmp	r0, #0
 8001fb0:	d001      	beq.n	8001fb6 <??zcl_reporting_send_report_0>
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	e000      	b.n	8001fb8 <??zcl_reporting_send_report_1>

08001fb6 <??zcl_reporting_send_report_0>:
 8001fb6:	2000      	movs	r0, #0

08001fb8 <??zcl_reporting_send_report_1>:
 8001fb8:	f88d 0005 	strb.w	r0, [sp, #5]
 8001fbc:	8a28      	ldrh	r0, [r5, #16]
 8001fbe:	f8ad 0008 	strh.w	r0, [sp, #8]
 8001fc2:	7f28      	ldrb	r0, [r5, #28]
 8001fc4:	2800      	cmp	r0, #0
 8001fc6:	d103      	bne.n	8001fd0 <??zcl_reporting_send_report_2>
 8001fc8:	2001      	movs	r0, #1
 8001fca:	f88d 0006 	strb.w	r0, [sp, #6]
 8001fce:	e002      	b.n	8001fd6 <??zcl_reporting_send_report_3>

08001fd0 <??zcl_reporting_send_report_2>:
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f88d 0006 	strb.w	r0, [sp, #6]

08001fd6 <??zcl_reporting_send_report_3>:
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	f88d 0007 	strb.w	r0, [sp, #7]
 8001fdc:	f011 fae6 	bl	80135ac <ZbZclGetNextSeqnum>
 8001fe0:	f88d 000a 	strb.w	r0, [sp, #10]
 8001fe4:	200a      	movs	r0, #10
 8001fe6:	f88d 000b 	strb.w	r0, [sp, #11]
 8001fea:	2205      	movs	r2, #5
 8001fec:	a903      	add	r1, sp, #12
 8001fee:	a801      	add	r0, sp, #4
 8001ff0:	f004 facc 	bl	800658c <ZbZclAppendHeader>
 8001ff4:	0007      	movs	r7, r0
 8001ff6:	2f01      	cmp	r7, #1
 8001ff8:	f2c0 8093 	blt.w	8002122 <??zcl_reporting_send_report_4>

08001ffc <??zcl_reporting_send_report_5>:
 8001ffc:	a91a      	add	r1, sp, #104	@ 0x68
 8001ffe:	a803      	add	r0, sp, #12
 8002000:	0022      	movs	r2, r4
 8002002:	b2d2      	uxtb	r2, r2
 8002004:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
 8002008:	0038      	movs	r0, r7
 800200a:	b2c0      	uxtb	r0, r0
 800200c:	aa1a      	add	r2, sp, #104	@ 0x68
 800200e:	0023      	movs	r3, r4
 8002010:	b2db      	uxtb	r3, r3
 8002012:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002016:	6050      	str	r0, [r2, #4]
 8002018:	1c64      	adds	r4, r4, #1
 800201a:	2000      	movs	r0, #0
 800201c:	4680      	mov	r8, r0

0800201e <??zcl_reporting_send_report_6>:
 800201e:	f1b8 0f0c 	cmp.w	r8, #12
 8002022:	d22e      	bcs.n	8002082 <??zcl_reporting_send_report_7>
 8002024:	220c      	movs	r2, #12
 8002026:	fb02 f008 	mul.w	r0, r2, r8
 800202a:	4430      	add	r0, r6
 800202c:	7a00      	ldrb	r0, [r0, #8]
 800202e:	2800      	cmp	r0, #0
 8002030:	d027      	beq.n	8002082 <??zcl_reporting_send_report_7>

08002032 <??zcl_reporting_send_report_8>:
 8002032:	fb02 f008 	mul.w	r0, r2, r8
 8002036:	4430      	add	r0, r6
 8002038:	3009      	adds	r0, #9
 800203a:	0023      	movs	r3, r4
 800203c:	b2db      	uxtb	r3, r3
 800203e:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 8002042:	2003      	movs	r0, #3
 8002044:	ab1a      	add	r3, sp, #104	@ 0x68
 8002046:	46a4      	mov	ip, r4
 8002048:	fa5f fc8c 	uxtb.w	ip, ip
 800204c:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8002050:	6058      	str	r0, [r3, #4]
 8002052:	1c64      	adds	r4, r4, #1
 8002054:	fb02 f008 	mul.w	r0, r2, r8
 8002058:	4430      	add	r0, r6
 800205a:	6840      	ldr	r0, [r0, #4]
 800205c:	0023      	movs	r3, r4
 800205e:	b2db      	uxtb	r3, r3
 8002060:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 8002064:	fb02 f208 	mul.w	r2, r2, r8
 8002068:	eb06 0002 	add.w	r0, r6, r2
 800206c:	7a00      	ldrb	r0, [r0, #8]
 800206e:	aa1a      	add	r2, sp, #104	@ 0x68
 8002070:	0023      	movs	r3, r4
 8002072:	b2db      	uxtb	r3, r3
 8002074:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002078:	6050      	str	r0, [r2, #4]
 800207a:	1c64      	adds	r4, r4, #1
 800207c:	f118 0801 	adds.w	r8, r8, #1
 8002080:	e7cd      	b.n	800201e <??zcl_reporting_send_report_6>

08002082 <??zcl_reporting_send_report_7>:
 8002082:	2200      	movs	r2, #0
 8002084:	a906      	add	r1, sp, #24
 8002086:	0028      	movs	r0, r5
 8002088:	f001 fe57 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 800208c:	a806      	add	r0, sp, #24
 800208e:	f8df 1b68 	ldr.w	r1, [pc, #2920]	@ 8002bf8 <??DataTable9_2>
 8002092:	6809      	ldr	r1, [r1, #0]
 8002094:	2210      	movs	r2, #16
 8002096:	f015 fa76 	bl	8017586 <__aeabi_memcpy>
 800209a:	2001      	movs	r0, #1
 800209c:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020a0:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020a4:	f050 0004 	orrs.w	r0, r0, #4
 80020a8:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020ac:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020b0:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 80020b4:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80020b8:	7ca8      	ldrb	r0, [r5, #18]
 80020ba:	28ab      	cmp	r0, #171	@ 0xab
 80020bc:	d005      	beq.n	80020ca <??zcl_reporting_send_report_9>
 80020be:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 80020c2:	f050 0002 	orrs.w	r0, r0, #2
 80020c6:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c

080020ca <??zcl_reporting_send_report_9>:
 80020ca:	2001      	movs	r0, #1
 80020cc:	f88d 003e 	strb.w	r0, [sp, #62]	@ 0x3e
 80020d0:	2000      	movs	r0, #0
 80020d2:	f88d 003f 	strb.w	r0, [sp, #63]	@ 0x3f
 80020d6:	a81a      	add	r0, sp, #104	@ 0x68
 80020d8:	900c      	str	r0, [sp, #48]	@ 0x30
 80020da:	0020      	movs	r0, r4
 80020dc:	b2c0      	uxtb	r0, r0
 80020de:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 80020e2:	68ab      	ldr	r3, [r5, #8]
 80020e4:	f8df 2b14 	ldr.w	r2, [pc, #2836]	@ 8002bfc <??DataTable9_3>
 80020e8:	a906      	add	r1, sp, #24
 80020ea:	68a8      	ldr	r0, [r5, #8]
 80020ec:	f010 fe42 	bl	8012d74 <ZbApsdeDataReqCallback>
 80020f0:	f88d 0000 	strb.w	r0, [sp]
 80020f4:	f89d 0000 	ldrb.w	r0, [sp]
 80020f8:	2800      	cmp	r0, #0
 80020fa:	d012      	beq.n	8002122 <??zcl_reporting_send_report_4>
 80020fc:	f05f 0920 	movs.w	r9, #32
 8002100:	f05f 0a00 	movs.w	sl, #0
 8002104:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 8002108:	4652      	mov	r2, sl
 800210a:	4649      	mov	r1, r9
 800210c:	4658      	mov	r0, fp
 800210e:	f005 fe03 	bl	8007d18 <__aeabi_memset>
 8002112:	f89d 0000 	ldrb.w	r0, [sp]
 8002116:	f88d 0060 	strb.w	r0, [sp, #96]	@ 0x60
 800211a:	68a9      	ldr	r1, [r5, #8]
 800211c:	a812      	add	r0, sp, #72	@ 0x48
 800211e:	f7ff fed7 	bl	8001ed0 <zcl_reporting_send_conf>

08002122 <??zcl_reporting_send_report_4>:
 8002122:	f05f 0900 	movs.w	r9, #0

08002126 <??zcl_reporting_send_report_10>:
 8002126:	f1b9 0f0c 	cmp.w	r9, #12
 800212a:	d21e      	bcs.n	800216a <??zcl_reporting_send_report_11>
 800212c:	f05f 080c 	movs.w	r8, #12
 8002130:	fb08 f009 	mul.w	r0, r8, r9
 8002134:	4430      	add	r0, r6
 8002136:	6840      	ldr	r0, [r0, #4]
 8002138:	2800      	cmp	r0, #0
 800213a:	d016      	beq.n	800216a <??zcl_reporting_send_report_11>

0800213c <??zcl_reporting_send_report_12>:
 800213c:	2300      	movs	r3, #0
 800213e:	a23f      	add	r2, pc, #252	@ (adr r2, 800223c <??DataTable4>)
 8002140:	fb08 f009 	mul.w	r0, r8, r9
 8002144:	4430      	add	r0, r6
 8002146:	6841      	ldr	r1, [r0, #4]
 8002148:	68a8      	ldr	r0, [r5, #8]
 800214a:	f011 fc4a 	bl	80139e2 <zb_heap_free>
 800214e:	2000      	movs	r0, #0
 8002150:	fb08 f109 	mul.w	r1, r8, r9
 8002154:	4431      	add	r1, r6
 8002156:	6048      	str	r0, [r1, #4]
 8002158:	2000      	movs	r0, #0
 800215a:	fb08 f809 	mul.w	r8, r8, r9
 800215e:	eb06 0108 	add.w	r1, r6, r8
 8002162:	7208      	strb	r0, [r1, #8]
 8002164:	f119 0901 	adds.w	r9, r9, #1
 8002168:	e7dd      	b.n	8002126 <??zcl_reporting_send_report_10>

0800216a <??zcl_reporting_send_report_11>:
 800216a:	b04d      	add	sp, #308	@ 0x134
 800216c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002170 <zcl_report_check_time>:
 8002170:	4281      	cmp	r1, r0
 8002172:	d201      	bcs.n	8002178 <??zcl_report_check_time_0>
 8002174:	0008      	movs	r0, r1
 8002176:	e7ff      	b.n	8002178 <??zcl_report_check_time_0>

08002178 <??zcl_report_check_time_0>:
 8002178:	4770      	bx	lr

0800217a <zcl_report_kick>:
 800217a:	b538      	push	{r3, r4, r5, lr}
 800217c:	0004      	movs	r4, r0
 800217e:	000d      	movs	r5, r1
 8002180:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002182:	2800      	cmp	r0, #0
 8002184:	d101      	bne.n	800218a <??zcl_report_kick_0>
 8002186:	2000      	movs	r0, #0
 8002188:	e00d      	b.n	80021a6 <??zcl_report_kick_1>

0800218a <??zcl_report_kick_0>:
 800218a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 800218e:	2800      	cmp	r0, #0
 8002190:	d001      	beq.n	8002196 <??zcl_report_kick_2>
 8002192:	2001      	movs	r0, #1
 8002194:	e007      	b.n	80021a6 <??zcl_report_kick_1>

08002196 <??zcl_report_kick_2>:
 8002196:	2001      	movs	r0, #1
 8002198:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
 800219c:	0029      	movs	r1, r5
 800219e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80021a0:	f011 f8a6 	bl	80132f0 <ZbTimerReset>
 80021a4:	2001      	movs	r0, #1

080021a6 <??zcl_report_kick_1>:
 80021a6:	bd32      	pop	{r1, r4, r5, pc}

080021a8 <ZbZclAttrReportKick>:
 80021a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021aa:	0004      	movs	r4, r0
 80021ac:	000d      	movs	r5, r1
 80021ae:	0016      	movs	r6, r2
 80021b0:	001f      	movs	r7, r3
 80021b2:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80021b4:	2800      	cmp	r0, #0
 80021b6:	d001      	beq.n	80021bc <??ZbZclAttrReportKick_0>
 80021b8:	2001      	movs	r0, #1
 80021ba:	e010      	b.n	80021de <??ZbZclAttrReportKick_1>

080021bc <??ZbZclAttrReportKick_0>:
 80021bc:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
 80021c0:	6426      	str	r6, [r4, #64]	@ 0x40
 80021c2:	6467      	str	r7, [r4, #68]	@ 0x44
 80021c4:	2100      	movs	r1, #0
 80021c6:	0020      	movs	r0, r4
 80021c8:	f7ff ffd7 	bl	800217a <zcl_report_kick>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d105      	bne.n	80021dc <??ZbZclAttrReportKick_2>
 80021d0:	2000      	movs	r0, #0
 80021d2:	6420      	str	r0, [r4, #64]	@ 0x40
 80021d4:	2000      	movs	r0, #0
 80021d6:	6460      	str	r0, [r4, #68]	@ 0x44
 80021d8:	2001      	movs	r0, #1
 80021da:	e000      	b.n	80021de <??ZbZclAttrReportKick_1>

080021dc <??ZbZclAttrReportKick_2>:
 80021dc:	2000      	movs	r0, #0

080021de <??ZbZclAttrReportKick_1>:
 80021de:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080021e0 <zcl_report_append_attr>:
 80021e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021e4:	0004      	movs	r4, r0
 80021e6:	000d      	movs	r5, r1
 80021e8:	0016      	movs	r6, r2
 80021ea:	001f      	movs	r7, r3
 80021ec:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 80021f0:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 80021f4:	2300      	movs	r3, #0
 80021f6:	a211      	add	r2, pc, #68	@ (adr r2, 800223c <??DataTable4>)
 80021f8:	4649      	mov	r1, r9
 80021fa:	0020      	movs	r0, r4
 80021fc:	f011 fbe2 	bl	80139c4 <zb_heap_alloc>
 8002200:	6068      	str	r0, [r5, #4]
 8002202:	6868      	ldr	r0, [r5, #4]
 8002204:	2800      	cmp	r0, #0
 8002206:	d101      	bne.n	800220c <??zcl_report_append_attr_0>
 8002208:	2000      	movs	r0, #0
 800220a:	e014      	b.n	8002236 <??zcl_report_append_attr_1>

0800220c <??zcl_report_append_attr_0>:
 800220c:	f8cd 9000 	str.w	r9, [sp]
 8002210:	46c2      	mov	sl, r8
 8002212:	f8d5 b004 	ldr.w	fp, [r5, #4]
 8002216:	9a00      	ldr	r2, [sp, #0]
 8002218:	4651      	mov	r1, sl
 800221a:	4658      	mov	r0, fp
 800221c:	f015 f9b3 	bl	8017586 <__aeabi_memcpy>
 8002220:	f885 9008 	strb.w	r9, [r5, #8]
 8002224:	802e      	strh	r6, [r5, #0]
 8002226:	0031      	movs	r1, r6
 8002228:	b289      	uxth	r1, r1
 800222a:	f115 0009 	adds.w	r0, r5, #9
 800222e:	f004 ff94 	bl	800715a <putle16>
 8002232:	72ef      	strb	r7, [r5, #11]
 8002234:	2001      	movs	r0, #1

08002236 <??zcl_report_append_attr_1>:
 8002236:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800223c <??DataTable4>:
 800223c:	0000 0000                                   ....

08002240 <zcl_cluster_report_check_timeout>:
 8002240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002244:	0006      	movs	r6, r0
 8002246:	000f      	movs	r7, r1
 8002248:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 800224a:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 800224e:	4288      	cmp	r0, r1
 8002250:	d001      	beq.n	8002256 <??zcl_cluster_report_check_timeout_0>
 8002252:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 8002254:	e000      	b.n	8002258 <??zcl_cluster_report_check_timeout_1>

08002256 <??zcl_cluster_report_check_timeout_0>:
 8002256:	2000      	movs	r0, #0

08002258 <??zcl_cluster_report_check_timeout_1>:
 8002258:	2800      	cmp	r0, #0
 800225a:	d101      	bne.n	8002260 <??zcl_cluster_report_check_timeout_2>
 800225c:	2000      	movs	r0, #0
 800225e:	e042      	b.n	80022e6 <??zcl_cluster_report_check_timeout_3>

08002260 <??zcl_cluster_report_check_timeout_2>:
 8002260:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 8002262:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 8002266:	4288      	cmp	r0, r1
 8002268:	d001      	beq.n	800226e <??zcl_cluster_report_check_timeout_4>
 800226a:	6b35      	ldr	r5, [r6, #48]	@ 0x30
 800226c:	e000      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

0800226e <??zcl_cluster_report_check_timeout_4>:
 800226e:	2500      	movs	r5, #0

08002270 <??zcl_cluster_report_check_timeout_5>:
 8002270:	2d00      	cmp	r5, #0
 8002272:	d037      	beq.n	80022e4 <??zcl_cluster_report_check_timeout_6>
 8002274:	46a8      	mov	r8, r5
 8002276:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 800227a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800227e:	4288      	cmp	r0, r1
 8002280:	d027      	beq.n	80022d2 <??zcl_cluster_report_check_timeout_7>

08002282 <??zcl_cluster_report_check_timeout_8>:
 8002282:	f8b8 0020 	ldrh.w	r0, [r8, #32]
 8002286:	2800      	cmp	r0, #0
 8002288:	d00e      	beq.n	80022a8 <??zcl_cluster_report_check_timeout_9>
 800228a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800228e:	f8b8 9020 	ldrh.w	r9, [r8, #32]
 8002292:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002296:	fb00 1909 	mla	r9, r0, r9, r1
 800229a:	4649      	mov	r1, r9
 800229c:	0038      	movs	r0, r7
 800229e:	f011 f857 	bl	8013350 <ZbTimeoutRemaining>
 80022a2:	0004      	movs	r4, r0
 80022a4:	2c00      	cmp	r4, #0
 80022a6:	d114      	bne.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022a8 <??zcl_cluster_report_check_timeout_9>:
 80022a8:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 80022ac:	2800      	cmp	r0, #0
 80022ae:	d010      	beq.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022b0 <??zcl_cluster_report_check_timeout_10>:
 80022b0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80022b4:	f8b8 9022 	ldrh.w	r9, [r8, #34]	@ 0x22
 80022b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022bc:	fb00 1909 	mla	r9, r0, r9, r1
 80022c0:	4649      	mov	r1, r9
 80022c2:	0038      	movs	r0, r7
 80022c4:	f011 f844 	bl	8013350 <ZbTimeoutRemaining>
 80022c8:	0004      	movs	r4, r0
 80022ca:	2c00      	cmp	r4, #0
 80022cc:	d101      	bne.n	80022d2 <??zcl_cluster_report_check_timeout_7>

080022ce <??zcl_cluster_report_check_timeout_11>:
 80022ce:	2001      	movs	r0, #1
 80022d0:	e009      	b.n	80022e6 <??zcl_cluster_report_check_timeout_3>

080022d2 <??zcl_cluster_report_check_timeout_7>:
 80022d2:	6828      	ldr	r0, [r5, #0]
 80022d4:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 80022d8:	4288      	cmp	r0, r1
 80022da:	d001      	beq.n	80022e0 <??zcl_cluster_report_check_timeout_12>
 80022dc:	682d      	ldr	r5, [r5, #0]
 80022de:	e7c7      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

080022e0 <??zcl_cluster_report_check_timeout_12>:
 80022e0:	2500      	movs	r5, #0
 80022e2:	e7c5      	b.n	8002270 <??zcl_cluster_report_check_timeout_5>

080022e4 <??zcl_cluster_report_check_timeout_6>:
 80022e4:	2000      	movs	r0, #0

080022e6 <??zcl_cluster_report_check_timeout_3>:
 80022e6:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

080022ec <zcl_cluster_reports_timer>:
 80022ec:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022f0:	b081      	sub	sp, #4
 80022f2:	ed2d 8b04 	vpush	{d8-d9}
 80022f6:	b0b0      	sub	sp, #192	@ 0xc0
 80022f8:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 80022fa:	9003      	str	r0, [sp, #12]
 80022fc:	2000      	movs	r0, #0
 80022fe:	9005      	str	r0, [sp, #20]
 8002300:	2000      	movs	r0, #0
 8002302:	9007      	str	r0, [sp, #28]
 8002304:	f8df 08f8 	ldr.w	r0, [pc, #2296]	@ 8002c00 <??DataTable9_4>
 8002308:	9006      	str	r0, [sp, #24]
 800230a:	2000      	movs	r0, #0
 800230c:	f88d 0010 	strb.w	r0, [sp, #16]
 8002310:	f05f 0b00 	movs.w	fp, #0
 8002314:	9803      	ldr	r0, [sp, #12]
 8002316:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800231a:	f88d 000b 	strb.w	r0, [sp, #11]
 800231e:	2000      	movs	r0, #0
 8002320:	f88d 000a 	strb.w	r0, [sp, #10]
 8002324:	2000      	movs	r0, #0
 8002326:	9903      	ldr	r1, [sp, #12]
 8002328:	f881 003d 	strb.w	r0, [r1, #61]	@ 0x3d
 800232c:	2000      	movs	r0, #0
 800232e:	9903      	ldr	r1, [sp, #12]
 8002330:	f881 003c 	strb.w	r0, [r1, #60]	@ 0x3c
 8002334:	9803      	ldr	r0, [sp, #12]
 8002336:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002338:	9903      	ldr	r1, [sp, #12]
 800233a:	3130      	adds	r1, #48	@ 0x30
 800233c:	4288      	cmp	r0, r1
 800233e:	d002      	beq.n	8002346 <??zcl_cluster_reports_timer_1>
 8002340:	9803      	ldr	r0, [sp, #12]
 8002342:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002344:	e000      	b.n	8002348 <??zcl_cluster_reports_timer_2>

08002346 <??zcl_cluster_reports_timer_1>:
 8002346:	2000      	movs	r0, #0

08002348 <??zcl_cluster_reports_timer_2>:
 8002348:	2800      	cmp	r0, #0
 800234a:	f000 81f7 	beq.w	800273c <??zcl_cluster_reports_timer_3>

0800234e <??zcl_cluster_reports_timer_4>:
 800234e:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002350:	f011 f883 	bl	801345a <ZbZclUptime>
 8002354:	9009      	str	r0, [sp, #36]	@ 0x24
 8002356:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002358:	9803      	ldr	r0, [sp, #12]
 800235a:	f7ff ff71 	bl	8002240 <zcl_cluster_report_check_timeout>
 800235e:	2800      	cmp	r0, #0
 8002360:	d004      	beq.n	800236c <??zcl_cluster_reports_timer_5>
 8002362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002364:	f510 707a 	adds.w	r0, r0, #1000	@ 0x3e8
 8002368:	900b      	str	r0, [sp, #44]	@ 0x2c
 800236a:	e001      	b.n	8002370 <??zcl_cluster_reports_timer_6>

0800236c <??zcl_cluster_reports_timer_5>:
 800236c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800236e:	900b      	str	r0, [sp, #44]	@ 0x2c

08002370 <??zcl_cluster_reports_timer_6>:
 8002370:	2490      	movs	r4, #144	@ 0x90
 8002372:	2500      	movs	r5, #0
 8002374:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 8002378:	002a      	movs	r2, r5
 800237a:	0021      	movs	r1, r4
 800237c:	4640      	mov	r0, r8
 800237e:	f005 fccb 	bl	8007d18 <__aeabi_memset>
 8002382:	2000      	movs	r0, #0
 8002384:	4682      	mov	sl, r0
 8002386:	2000      	movs	r0, #0
 8002388:	f88d 0008 	strb.w	r0, [sp, #8]
 800238c:	9803      	ldr	r0, [sp, #12]
 800238e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8002390:	9903      	ldr	r1, [sp, #12]
 8002392:	3130      	adds	r1, #48	@ 0x30
 8002394:	4288      	cmp	r0, r1
 8002396:	d002      	beq.n	800239e <??zcl_cluster_reports_timer_7>
 8002398:	9803      	ldr	r0, [sp, #12]
 800239a:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 800239c:	e000      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

0800239e <??zcl_cluster_reports_timer_7>:
 800239e:	2600      	movs	r6, #0

080023a0 <??zcl_cluster_reports_timer_8>:
 80023a0:	2e00      	cmp	r6, #0
 80023a2:	f000 817b 	beq.w	800269c <??zcl_cluster_reports_timer_9>
 80023a6:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023aa:	f88d 0009 	strb.w	r0, [sp, #9]
 80023ae:	f8df 0850 	ldr.w	r0, [pc, #2128]	@ 8002c00 <??DataTable9_4>
 80023b2:	900a      	str	r0, [sp, #40]	@ 0x28
 80023b4:	0037      	movs	r7, r6
 80023b6:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 80023b8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80023bc:	4288      	cmp	r0, r1
 80023be:	f000 8164 	beq.w	800268a <??zcl_cluster_reports_timer_10>

080023c2 <??zcl_cluster_reports_timer_11>:
 80023c2:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023c6:	2800      	cmp	r0, #0
 80023c8:	d116      	bne.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023ca:	8c38      	ldrh	r0, [r7, #32]
 80023cc:	2800      	cmp	r0, #0
 80023ce:	d013      	beq.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023d0:	6939      	ldr	r1, [r7, #16]
 80023d2:	8c3c      	ldrh	r4, [r7, #32]
 80023d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023d8:	fb00 1404 	mla	r4, r0, r4, r1
 80023dc:	0021      	movs	r1, r4
 80023de:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80023e0:	f010 ffb6 	bl	8013350 <ZbTimeoutRemaining>
 80023e4:	9008      	str	r0, [sp, #32]
 80023e6:	9808      	ldr	r0, [sp, #32]
 80023e8:	2800      	cmp	r0, #0
 80023ea:	d005      	beq.n	80023f8 <??zcl_cluster_reports_timer_12>
 80023ec:	9908      	ldr	r1, [sp, #32]
 80023ee:	9806      	ldr	r0, [sp, #24]
 80023f0:	f7ff febe 	bl	8002170 <zcl_report_check_time>
 80023f4:	9006      	str	r0, [sp, #24]
 80023f6:	e148      	b.n	800268a <??zcl_cluster_reports_timer_10>

080023f8 <??zcl_cluster_reports_timer_12>:
 80023f8:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80023fc:	2800      	cmp	r0, #0
 80023fe:	d115      	bne.n	800242c <??zcl_cluster_reports_timer_13>
 8002400:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8002402:	2800      	cmp	r0, #0
 8002404:	d012      	beq.n	800242c <??zcl_cluster_reports_timer_13>
 8002406:	6939      	ldr	r1, [r7, #16]
 8002408:	8c7c      	ldrh	r4, [r7, #34]	@ 0x22
 800240a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800240e:	fb00 1404 	mla	r4, r0, r4, r1
 8002412:	0021      	movs	r1, r4
 8002414:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8002416:	f010 ff9b 	bl	8013350 <ZbTimeoutRemaining>
 800241a:	900a      	str	r0, [sp, #40]	@ 0x28
 800241c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800241e:	2800      	cmp	r0, #0
 8002420:	d104      	bne.n	800242c <??zcl_cluster_reports_timer_13>
 8002422:	2001      	movs	r0, #1
 8002424:	f88d 0009 	strb.w	r0, [sp, #9]
 8002428:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800242a:	6138      	str	r0, [r7, #16]

0800242c <??zcl_cluster_reports_timer_13>:
 800242c:	9803      	ldr	r0, [sp, #12]
 800242e:	8982      	ldrh	r2, [r0, #12]
 8002430:	9803      	ldr	r0, [sp, #12]
 8002432:	7b81      	ldrb	r1, [r0, #14]
 8002434:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002436:	f010 fdd2 	bl	8012fde <ZbApsBindSrcExists>
 800243a:	2800      	cmp	r0, #0
 800243c:	d105      	bne.n	800244a <??zcl_cluster_reports_timer_14>
 800243e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002440:	9806      	ldr	r0, [sp, #24]
 8002442:	f7ff fe95 	bl	8002170 <zcl_report_check_time>
 8002446:	9006      	str	r0, [sp, #24]
 8002448:	e11f      	b.n	800268a <??zcl_cluster_reports_timer_10>

0800244a <??zcl_cluster_reports_timer_14>:
 800244a:	9805      	ldr	r0, [sp, #20]
 800244c:	2800      	cmp	r0, #0
 800244e:	d10b      	bne.n	8002468 <??zcl_cluster_reports_timer_15>
 8002450:	2300      	movs	r3, #0
 8002452:	a28a      	add	r2, pc, #552	@ (adr r2, 800267c <??zcl_cluster_reports_timer_0>)
 8002454:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002458:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800245a:	f011 fab3 	bl	80139c4 <zb_heap_alloc>
 800245e:	9005      	str	r0, [sp, #20]
 8002460:	9805      	ldr	r0, [sp, #20]
 8002462:	2800      	cmp	r0, #0
 8002464:	f000 816a 	beq.w	800273c <??zcl_cluster_reports_timer_3>

08002468 <??zcl_cluster_reports_timer_15>:
 8002468:	2000      	movs	r0, #0
 800246a:	9001      	str	r0, [sp, #4]
 800246c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002470:	9000      	str	r0, [sp, #0]
 8002472:	9b05      	ldr	r3, [sp, #20]
 8002474:	f10d 0211 	add.w	r2, sp, #17
 8002478:	89b9      	ldrh	r1, [r7, #12]
 800247a:	9803      	ldr	r0, [sp, #12]
 800247c:	f7fd ffb3 	bl	80003e6 <ZbZclAttrRead>
 8002480:	2800      	cmp	r0, #0
 8002482:	d003      	beq.n	800248c <??zcl_cluster_reports_timer_16>
 8002484:	0038      	movs	r0, r7
 8002486:	f000 fb0a 	bl	8002a9e <zcl_reporting_disable>
 800248a:	e094      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

0800248c <??zcl_cluster_reports_timer_16>:
 800248c:	2300      	movs	r3, #0
 800248e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002492:	9905      	ldr	r1, [sp, #20]
 8002494:	f89d 0011 	ldrb.w	r0, [sp, #17]
 8002498:	f7fe fdcd 	bl	8001036 <ZbZclAttrParseLength>
 800249c:	9007      	str	r0, [sp, #28]
 800249e:	9807      	ldr	r0, [sp, #28]
 80024a0:	2800      	cmp	r0, #0
 80024a2:	d503      	bpl.n	80024ac <??zcl_cluster_reports_timer_18>
 80024a4:	0038      	movs	r0, r7
 80024a6:	f000 fafa 	bl	8002a9e <zcl_reporting_disable>
 80024aa:	e084      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

080024ac <??zcl_cluster_reports_timer_18>:
 80024ac:	9807      	ldr	r0, [sp, #28]
 80024ae:	2800      	cmp	r0, #0
 80024b0:	f000 8081 	beq.w	80025b6 <??zcl_cluster_reports_timer_17>

080024b4 <??zcl_cluster_reports_timer_19>:
 80024b4:	7bb8      	ldrb	r0, [r7, #14]
 80024b6:	2838      	cmp	r0, #56	@ 0x38
 80024b8:	db37      	blt.n	800252a <??zcl_cluster_reports_timer_20>
 80024ba:	7bb8      	ldrb	r0, [r7, #14]
 80024bc:	283b      	cmp	r0, #59	@ 0x3b
 80024be:	da34      	bge.n	800252a <??zcl_cluster_reports_timer_20>
 80024c0:	f10d 0201 	add.w	r2, sp, #1
 80024c4:	9905      	ldr	r1, [sp, #20]
 80024c6:	7bb8      	ldrb	r0, [r7, #14]
 80024c8:	f004 ffdb 	bl	8007482 <ZbZclParseFloat>
 80024cc:	eeb0 8a40 	vmov.f32	s16, s0
 80024d0:	eef0 8a60 	vmov.f32	s17, s1
 80024d4:	f89d 0001 	ldrb.w	r0, [sp, #1]
 80024d8:	2800      	cmp	r0, #0
 80024da:	d003      	beq.n	80024e4 <??zcl_cluster_reports_timer_21>
 80024dc:	0038      	movs	r0, r7
 80024de:	f000 fade 	bl	8002a9e <zcl_reporting_disable>
 80024e2:	e068      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

080024e4 <??zcl_cluster_reports_timer_21>:
 80024e4:	ec51 0b18 	vmov	r0, r1, d8
 80024e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024ec:	f005 fcc8 	bl	8007e80 <__aeabi_dsub>
 80024f0:	ec41 0b19 	vmov	d9, r0, r1
 80024f4:	ec51 0b19 	vmov	r0, r1, d9
 80024f8:	2200      	movs	r2, #0
 80024fa:	2300      	movs	r3, #0
 80024fc:	f006 f8d8 	bl	80086b0 <__aeabi_cdcmpeq>
 8002500:	d205      	bcs.n	800250e <??zcl_cluster_reports_timer_22>
 8002502:	ec51 0b19 	vmov	r0, r1, d9
 8002506:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800250a:	ec41 0b19 	vmov	d9, r0, r1

0800250e <??zcl_cluster_reports_timer_22>:
 800250e:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002512:	2800      	cmp	r0, #0
 8002514:	d106      	bne.n	8002524 <??zcl_cluster_reports_timer_23>
 8002516:	ec51 0b19 	vmov	r0, r1, d9
 800251a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800251e:	f006 f8c7 	bl	80086b0 <__aeabi_cdcmpeq>
 8002522:	d348      	bcc.n	80025b6 <??zcl_cluster_reports_timer_17>

08002524 <??zcl_cluster_reports_timer_23>:
 8002524:	ed87 8b06 	vstr	d8, [r7, #24]
 8002528:	e040      	b.n	80025ac <??zcl_cluster_reports_timer_24>

0800252a <??zcl_cluster_reports_timer_20>:
 800252a:	7bb8      	ldrb	r0, [r7, #14]
 800252c:	f7fe fe34 	bl	8001198 <ZbZclAttrIsAnalog>
 8002530:	2800      	cmp	r0, #0
 8002532:	d02b      	beq.n	800258c <??zcl_cluster_reports_timer_25>
 8002534:	466a      	mov	r2, sp
 8002536:	9905      	ldr	r1, [sp, #20]
 8002538:	7bb8      	ldrb	r0, [r7, #14]
 800253a:	f7fe ff2b 	bl	8001394 <ZbZclParseInteger>
 800253e:	0004      	movs	r4, r0
 8002540:	000d      	movs	r5, r1
 8002542:	f89d 0000 	ldrb.w	r0, [sp]
 8002546:	2800      	cmp	r0, #0
 8002548:	d003      	beq.n	8002552 <??zcl_cluster_reports_timer_26>
 800254a:	0038      	movs	r0, r7
 800254c:	f000 faa7 	bl	8002a9e <zcl_reporting_disable>
 8002550:	e031      	b.n	80025b6 <??zcl_cluster_reports_timer_17>

08002552 <??zcl_cluster_reports_timer_26>:
 8002552:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002556:	ebb4 0800 	subs.w	r8, r4, r0
 800255a:	eb75 0901 	sbcs.w	r9, r5, r1
 800255e:	f1b9 0f00 	cmp.w	r9, #0
 8002562:	d503      	bpl.n	800256c <??zcl_cluster_reports_timer_27>
 8002564:	f1d8 0800 	rsbs	r8, r8, #0
 8002568:	eb79 0949 	sbcs.w	r9, r9, r9, lsl #1

0800256c <??zcl_cluster_reports_timer_27>:
 800256c:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002570:	2800      	cmp	r0, #0
 8002572:	d108      	bne.n	8002586 <??zcl_cluster_reports_timer_28>
 8002574:	4640      	mov	r0, r8
 8002576:	4649      	mov	r1, r9
 8002578:	f005 fe0c 	bl	8008194 <__aeabi_l2d>
 800257c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002580:	f006 f896 	bl	80086b0 <__aeabi_cdcmpeq>
 8002584:	d317      	bcc.n	80025b6 <??zcl_cluster_reports_timer_17>

08002586 <??zcl_cluster_reports_timer_28>:
 8002586:	e9c7 4506 	strd	r4, r5, [r7, #24]
 800258a:	e00f      	b.n	80025ac <??zcl_cluster_reports_timer_24>

0800258c <??zcl_cluster_reports_timer_25>:
 800258c:	9a07      	ldr	r2, [sp, #28]
 800258e:	9905      	ldr	r1, [sp, #20]
 8002590:	2000      	movs	r0, #0
 8002592:	f011 fa35 	bl	8013a00 <WpanCrc>
 8002596:	0001      	movs	r1, r0
 8002598:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800259c:	2800      	cmp	r0, #0
 800259e:	d104      	bne.n	80025aa <??zcl_cluster_reports_timer_29>
 80025a0:	8b38      	ldrh	r0, [r7, #24]
 80025a2:	000a      	movs	r2, r1
 80025a4:	b292      	uxth	r2, r2
 80025a6:	4290      	cmp	r0, r2
 80025a8:	d005      	beq.n	80025b6 <??zcl_cluster_reports_timer_17>

080025aa <??zcl_cluster_reports_timer_29>:
 80025aa:	8339      	strh	r1, [r7, #24]

080025ac <??zcl_cluster_reports_timer_24>:
 80025ac:	2001      	movs	r0, #1
 80025ae:	f88d 0009 	strb.w	r0, [sp, #9]
 80025b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80025b4:	6138      	str	r0, [r7, #16]

080025b6 <??zcl_cluster_reports_timer_17>:
 80025b6:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80025ba:	2800      	cmp	r0, #0
 80025bc:	d060      	beq.n	8002680 <??zcl_cluster_reports_timer_30>
 80025be:	9807      	ldr	r0, [sp, #28]
 80025c0:	2800      	cmp	r0, #0
 80025c2:	d05d      	beq.n	8002680 <??zcl_cluster_reports_timer_30>
 80025c4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80025c8:	1c40      	adds	r0, r0, #1
 80025ca:	f88d 0010 	strb.w	r0, [sp, #16]
 80025ce:	4650      	mov	r0, sl
 80025d0:	b2c0      	uxtb	r0, r0
 80025d2:	280c      	cmp	r0, #12
 80025d4:	d007      	beq.n	80025e6 <??zcl_cluster_reports_timer_31>
 80025d6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80025da:	9907      	ldr	r1, [sp, #28]
 80025dc:	fa51 f080 	uxtab	r0, r1, r0
 80025e0:	1cc0      	adds	r0, r0, #3
 80025e2:	2837      	cmp	r0, #55	@ 0x37
 80025e4:	d314      	bcc.n	8002610 <??zcl_cluster_reports_timer_32>

080025e6 <??zcl_cluster_reports_timer_31>:
 80025e6:	465a      	mov	r2, fp
 80025e8:	a90c      	add	r1, sp, #48	@ 0x30
 80025ea:	9803      	ldr	r0, [sp, #12]
 80025ec:	f7ff fc8e 	bl	8001f0c <zcl_reporting_queue_report>
 80025f0:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 80025f4:	2490      	movs	r4, #144	@ 0x90
 80025f6:	2500      	movs	r5, #0
 80025f8:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80025fc:	002a      	movs	r2, r5
 80025fe:	0021      	movs	r1, r4
 8002600:	4640      	mov	r0, r8
 8002602:	f005 fb89 	bl	8007d18 <__aeabi_memset>
 8002606:	2000      	movs	r0, #0
 8002608:	4682      	mov	sl, r0
 800260a:	2000      	movs	r0, #0
 800260c:	f88d 0008 	strb.w	r0, [sp, #8]

08002610 <??zcl_cluster_reports_timer_32>:
 8002610:	9807      	ldr	r0, [sp, #28]
 8002612:	9001      	str	r0, [sp, #4]
 8002614:	9805      	ldr	r0, [sp, #20]
 8002616:	9000      	str	r0, [sp, #0]
 8002618:	7bbb      	ldrb	r3, [r7, #14]
 800261a:	89ba      	ldrh	r2, [r7, #12]
 800261c:	a90c      	add	r1, sp, #48	@ 0x30
 800261e:	4654      	mov	r4, sl
 8002620:	b2e4      	uxtb	r4, r4
 8002622:	200c      	movs	r0, #12
 8002624:	4344      	muls	r4, r0
 8002626:	4421      	add	r1, r4
 8002628:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800262a:	f7ff fdd9 	bl	80021e0 <zcl_report_append_attr>
 800262e:	2800      	cmp	r0, #0
 8002630:	d02b      	beq.n	800268a <??zcl_cluster_reports_timer_10>

08002632 <??zcl_cluster_reports_timer_33>:
 8002632:	f11a 0a01 	adds.w	sl, sl, #1
 8002636:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800263a:	9807      	ldr	r0, [sp, #28]
 800263c:	1841      	adds	r1, r0, r1
 800263e:	1cc9      	adds	r1, r1, #3
 8002640:	f88d 1008 	strb.w	r1, [sp, #8]
 8002644:	8c38      	ldrh	r0, [r7, #32]
 8002646:	2800      	cmp	r0, #0
 8002648:	d005      	beq.n	8002656 <??zcl_cluster_reports_timer_34>
 800264a:	8c39      	ldrh	r1, [r7, #32]
 800264c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002650:	4341      	muls	r1, r0
 8002652:	9108      	str	r1, [sp, #32]
 8002654:	e00b      	b.n	800266e <??zcl_cluster_reports_timer_35>

08002656 <??zcl_cluster_reports_timer_34>:
 8002656:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8002658:	2800      	cmp	r0, #0
 800265a:	d005      	beq.n	8002668 <??zcl_cluster_reports_timer_36>
 800265c:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800265e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002662:	4341      	muls	r1, r0
 8002664:	9108      	str	r1, [sp, #32]
 8002666:	e002      	b.n	800266e <??zcl_cluster_reports_timer_35>

08002668 <??zcl_cluster_reports_timer_36>:
 8002668:	f8df 0594 	ldr.w	r0, [pc, #1428]	@ 8002c00 <??DataTable9_4>
 800266c:	9008      	str	r0, [sp, #32]

0800266e <??zcl_cluster_reports_timer_35>:
 800266e:	9908      	ldr	r1, [sp, #32]
 8002670:	9806      	ldr	r0, [sp, #24]
 8002672:	f7ff fd7d 	bl	8002170 <zcl_report_check_time>
 8002676:	9006      	str	r0, [sp, #24]
 8002678:	e007      	b.n	800268a <??zcl_cluster_reports_timer_10>
 800267a:	bf00      	nop

0800267c <??zcl_cluster_reports_timer_0>:
 800267c:	0000 0000                                   ....

08002680 <??zcl_cluster_reports_timer_30>:
 8002680:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002682:	9806      	ldr	r0, [sp, #24]
 8002684:	f7ff fd74 	bl	8002170 <zcl_report_check_time>
 8002688:	9006      	str	r0, [sp, #24]

0800268a <??zcl_cluster_reports_timer_10>:
 800268a:	6830      	ldr	r0, [r6, #0]
 800268c:	9903      	ldr	r1, [sp, #12]
 800268e:	3130      	adds	r1, #48	@ 0x30
 8002690:	4288      	cmp	r0, r1
 8002692:	d001      	beq.n	8002698 <??zcl_cluster_reports_timer_37>
 8002694:	6836      	ldr	r6, [r6, #0]
 8002696:	e683      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

08002698 <??zcl_cluster_reports_timer_37>:
 8002698:	2600      	movs	r6, #0
 800269a:	e681      	b.n	80023a0 <??zcl_cluster_reports_timer_8>

0800269c <??zcl_cluster_reports_timer_9>:
 800269c:	9805      	ldr	r0, [sp, #20]
 800269e:	2800      	cmp	r0, #0
 80026a0:	d04c      	beq.n	800273c <??zcl_cluster_reports_timer_3>
 80026a2:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80026a6:	2800      	cmp	r0, #0
 80026a8:	d042      	beq.n	8002730 <??zcl_cluster_reports_timer_38>
 80026aa:	2001      	movs	r0, #1
 80026ac:	9007      	str	r0, [sp, #28]
 80026ae:	2001      	movs	r0, #1
 80026b0:	9905      	ldr	r1, [sp, #20]
 80026b2:	7008      	strb	r0, [r1, #0]
 80026b4:	4650      	mov	r0, sl
 80026b6:	b2c0      	uxtb	r0, r0
 80026b8:	280c      	cmp	r0, #12
 80026ba:	d007      	beq.n	80026cc <??zcl_cluster_reports_timer_39>
 80026bc:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80026c0:	9907      	ldr	r1, [sp, #28]
 80026c2:	fa51 f080 	uxtab	r0, r1, r0
 80026c6:	1cc0      	adds	r0, r0, #3
 80026c8:	2837      	cmp	r0, #55	@ 0x37
 80026ca:	d314      	bcc.n	80026f6 <??zcl_cluster_reports_timer_40>

080026cc <??zcl_cluster_reports_timer_39>:
 80026cc:	465a      	mov	r2, fp
 80026ce:	a90c      	add	r1, sp, #48	@ 0x30
 80026d0:	9803      	ldr	r0, [sp, #12]
 80026d2:	f7ff fc1b 	bl	8001f0c <zcl_reporting_queue_report>
 80026d6:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 80026da:	2490      	movs	r4, #144	@ 0x90
 80026dc:	2500      	movs	r5, #0
 80026de:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80026e2:	002a      	movs	r2, r5
 80026e4:	0021      	movs	r1, r4
 80026e6:	4640      	mov	r0, r8
 80026e8:	f005 fb16 	bl	8007d18 <__aeabi_memset>
 80026ec:	2000      	movs	r0, #0
 80026ee:	4682      	mov	sl, r0
 80026f0:	2000      	movs	r0, #0
 80026f2:	f88d 0008 	strb.w	r0, [sp, #8]

080026f6 <??zcl_cluster_reports_timer_40>:
 80026f6:	9807      	ldr	r0, [sp, #28]
 80026f8:	9001      	str	r0, [sp, #4]
 80026fa:	9805      	ldr	r0, [sp, #20]
 80026fc:	9000      	str	r0, [sp, #0]
 80026fe:	2330      	movs	r3, #48	@ 0x30
 8002700:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002704:	a90c      	add	r1, sp, #48	@ 0x30
 8002706:	4654      	mov	r4, sl
 8002708:	b2e4      	uxtb	r4, r4
 800270a:	200c      	movs	r0, #12
 800270c:	4344      	muls	r4, r0
 800270e:	4421      	add	r1, r4
 8002710:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002712:	f7ff fd65 	bl	80021e0 <zcl_report_append_attr>
 8002716:	2800      	cmp	r0, #0
 8002718:	d001      	beq.n	800271e <??zcl_cluster_reports_timer_41>
 800271a:	f11a 0a01 	adds.w	sl, sl, #1

0800271e <??zcl_cluster_reports_timer_41>:
 800271e:	4650      	mov	r0, sl
 8002720:	b2c0      	uxtb	r0, r0
 8002722:	2800      	cmp	r0, #0
 8002724:	d004      	beq.n	8002730 <??zcl_cluster_reports_timer_38>
 8002726:	465a      	mov	r2, fp
 8002728:	a90c      	add	r1, sp, #48	@ 0x30
 800272a:	9803      	ldr	r0, [sp, #12]
 800272c:	f7ff fbee 	bl	8001f0c <zcl_reporting_queue_report>

08002730 <??zcl_cluster_reports_timer_38>:
 8002730:	2300      	movs	r3, #0
 8002732:	a2ba      	add	r2, pc, #744	@ (adr r2, 8002a1c <??DataTable7>)
 8002734:	9905      	ldr	r1, [sp, #20]
 8002736:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002738:	f011 f953 	bl	80139e2 <zb_heap_free>

0800273c <??zcl_cluster_reports_timer_3>:
 800273c:	9806      	ldr	r0, [sp, #24]
 800273e:	28c8      	cmp	r0, #200	@ 0xc8
 8002740:	d201      	bcs.n	8002746 <??zcl_cluster_reports_timer_42>
 8002742:	20c8      	movs	r0, #200	@ 0xc8
 8002744:	9006      	str	r0, [sp, #24]

08002746 <??zcl_cluster_reports_timer_42>:
 8002746:	9803      	ldr	r0, [sp, #12]
 8002748:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 800274a:	2800      	cmp	r0, #0
 800274c:	d00c      	beq.n	8002768 <??zcl_cluster_reports_timer_43>
 800274e:	9803      	ldr	r0, [sp, #12]
 8002750:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002752:	9906      	ldr	r1, [sp, #24]
 8002754:	9803      	ldr	r0, [sp, #12]
 8002756:	9b03      	ldr	r3, [sp, #12]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	4798      	blx	r3
 800275c:	2000      	movs	r0, #0
 800275e:	9903      	ldr	r1, [sp, #12]
 8002760:	6408      	str	r0, [r1, #64]	@ 0x40
 8002762:	2000      	movs	r0, #0
 8002764:	9903      	ldr	r1, [sp, #12]
 8002766:	6448      	str	r0, [r1, #68]	@ 0x44

08002768 <??zcl_cluster_reports_timer_43>:
 8002768:	2301      	movs	r3, #1
 800276a:	f10d 020a 	add.w	r2, sp, #10
 800276e:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002772:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8002774:	f010 fe5c 	bl	8013430 <ZbNwkGet>
 8002778:	2800      	cmp	r0, #0
 800277a:	d002      	beq.n	8002782 <??zcl_cluster_reports_timer_44>
 800277c:	2000      	movs	r0, #0
 800277e:	f88d 000a 	strb.w	r0, [sp, #10]

08002782 <??zcl_cluster_reports_timer_44>:
 8002782:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8002786:	2800      	cmp	r0, #0
 8002788:	d110      	bne.n	80027ac <??zcl_cluster_reports_timer_45>
 800278a:	9803      	ldr	r0, [sp, #12]
 800278c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800278e:	9903      	ldr	r1, [sp, #12]
 8002790:	3130      	adds	r1, #48	@ 0x30
 8002792:	4288      	cmp	r0, r1
 8002794:	d002      	beq.n	800279c <??zcl_cluster_reports_timer_46>
 8002796:	9803      	ldr	r0, [sp, #12]
 8002798:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800279a:	e000      	b.n	800279e <??zcl_cluster_reports_timer_47>

0800279c <??zcl_cluster_reports_timer_46>:
 800279c:	2000      	movs	r0, #0

0800279e <??zcl_cluster_reports_timer_47>:
 800279e:	2800      	cmp	r0, #0
 80027a0:	d004      	beq.n	80027ac <??zcl_cluster_reports_timer_45>
 80027a2:	9906      	ldr	r1, [sp, #24]
 80027a4:	9803      	ldr	r0, [sp, #12]
 80027a6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80027a8:	f010 fda2 	bl	80132f0 <ZbTimerReset>

080027ac <??zcl_cluster_reports_timer_45>:
 80027ac:	b030      	add	sp, #192	@ 0xc0
 80027ae:	ecbd 8b04 	vpop	{d8-d9}
 80027b2:	e8bd 8ff7 	ldmia.w	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080027b6 <zcl_attr_reporting_check>:
 80027b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b8:	0005      	movs	r5, r0
 80027ba:	000e      	movs	r6, r1
 80027bc:	0017      	movs	r7, r2
 80027be:	2000      	movs	r0, #0
 80027c0:	f88d 0000 	strb.w	r0, [sp]
 80027c4:	2301      	movs	r3, #1
 80027c6:	466a      	mov	r2, sp
 80027c8:	f240 410c 	movw	r1, #1036	@ 0x40c
 80027cc:	68a8      	ldr	r0, [r5, #8]
 80027ce:	f010 fe2f 	bl	8013430 <ZbNwkGet>
 80027d2:	2800      	cmp	r0, #0
 80027d4:	d002      	beq.n	80027dc <??zcl_attr_reporting_check_0>
 80027d6:	2000      	movs	r0, #0
 80027d8:	f88d 0000 	strb.w	r0, [sp]

080027dc <??zcl_attr_reporting_check_0>:
 80027dc:	f89d 0000 	ldrb.w	r0, [sp]
 80027e0:	2800      	cmp	r0, #0
 80027e2:	d10d      	bne.n	8002800 <??zcl_attr_reporting_check_1>
 80027e4:	003a      	movs	r2, r7
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	0031      	movs	r1, r6
 80027ea:	b289      	uxth	r1, r1
 80027ec:	0028      	movs	r0, r5
 80027ee:	f000 f81a 	bl	8002826 <zcl_reporting_find>
 80027f2:	0004      	movs	r4, r0
 80027f4:	2c00      	cmp	r4, #0
 80027f6:	d003      	beq.n	8002800 <??zcl_attr_reporting_check_1>
 80027f8:	21c8      	movs	r1, #200	@ 0xc8
 80027fa:	0028      	movs	r0, r5
 80027fc:	f7ff fcbd 	bl	800217a <zcl_report_kick>

08002800 <??zcl_attr_reporting_check_1>:
 8002800:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08002802 <ZbZclReportCleanup>:
 8002802:	b570      	push	{r4, r5, r6, lr}
 8002804:	0005      	movs	r5, r0

08002806 <??ZbZclReportCleanup_0>:
 8002806:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002808:	f115 0130 	adds.w	r1, r5, #48	@ 0x30
 800280c:	4288      	cmp	r0, r1
 800280e:	d001      	beq.n	8002814 <??ZbZclReportCleanup_1>
 8002810:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8002812:	e000      	b.n	8002816 <??ZbZclReportCleanup_2>

08002814 <??ZbZclReportCleanup_1>:
 8002814:	2400      	movs	r4, #0

08002816 <??ZbZclReportCleanup_2>:
 8002816:	2c00      	cmp	r4, #0
 8002818:	d004      	beq.n	8002824 <??ZbZclReportCleanup_3>

0800281a <??ZbZclReportCleanup_4>:
 800281a:	0026      	movs	r6, r4
 800281c:	0030      	movs	r0, r6
 800281e:	f000 f8ff 	bl	8002a20 <zcl_reporting_delete>
 8002822:	e7f0      	b.n	8002806 <??ZbZclReportCleanup_0>

08002824 <??ZbZclReportCleanup_3>:
 8002824:	bd70      	pop	{r4, r5, r6, pc}

08002826 <zcl_reporting_find>:
 8002826:	b470      	push	{r4, r5, r6}
 8002828:	0004      	movs	r4, r0
 800282a:	000b      	movs	r3, r1
 800282c:	0010      	movs	r0, r2
 800282e:	b2c0      	uxtb	r0, r0
 8002830:	2801      	cmp	r0, #1
 8002832:	d101      	bne.n	8002838 <??zcl_reporting_find_0>
 8002834:	2000      	movs	r0, #0
 8002836:	e01c      	b.n	8002872 <??zcl_reporting_find_1>

08002838 <??zcl_reporting_find_0>:
 8002838:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800283a:	f114 0130 	adds.w	r1, r4, #48	@ 0x30
 800283e:	4288      	cmp	r0, r1
 8002840:	d001      	beq.n	8002846 <??zcl_reporting_find_2>
 8002842:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002844:	e000      	b.n	8002848 <??zcl_reporting_find_3>

08002846 <??zcl_reporting_find_2>:
 8002846:	2100      	movs	r1, #0

08002848 <??zcl_reporting_find_3>:
 8002848:	2900      	cmp	r1, #0
 800284a:	d011      	beq.n	8002870 <??zcl_reporting_find_4>
 800284c:	000d      	movs	r5, r1
 800284e:	89a8      	ldrh	r0, [r5, #12]
 8002850:	001e      	movs	r6, r3
 8002852:	b2b6      	uxth	r6, r6
 8002854:	42b0      	cmp	r0, r6
 8002856:	d005      	beq.n	8002864 <??zcl_reporting_find_5>
 8002858:	6808      	ldr	r0, [r1, #0]
 800285a:	f114 0630 	adds.w	r6, r4, #48	@ 0x30
 800285e:	42b0      	cmp	r0, r6
 8002860:	d004      	beq.n	800286c <??zcl_reporting_find_6>
 8002862:	e001      	b.n	8002868 <??zcl_reporting_find_7>

08002864 <??zcl_reporting_find_5>:
 8002864:	0028      	movs	r0, r5
 8002866:	e004      	b.n	8002872 <??zcl_reporting_find_1>

08002868 <??zcl_reporting_find_7>:
 8002868:	6809      	ldr	r1, [r1, #0]
 800286a:	e7ed      	b.n	8002848 <??zcl_reporting_find_3>

0800286c <??zcl_reporting_find_6>:
 800286c:	2100      	movs	r1, #0
 800286e:	e7eb      	b.n	8002848 <??zcl_reporting_find_3>

08002870 <??zcl_reporting_find_4>:
 8002870:	2000      	movs	r0, #0

08002872 <??zcl_reporting_find_1>:
 8002872:	bc70      	pop	{r4, r5, r6}
 8002874:	4770      	bx	lr

08002876 <zcl_reporting_stack_event>:
 8002876:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800287a:	0006      	movs	r6, r0
 800287c:	000f      	movs	r7, r1
 800287e:	4690      	mov	r8, r2
 8002880:	4699      	mov	r9, r3
 8002882:	46ca      	mov	sl, r9
 8002884:	f5b7 4f00 	cmp.w	r7, #32768	@ 0x8000
 8002888:	d001      	beq.n	800288e <??zcl_reporting_stack_event_0>
 800288a:	2000      	movs	r0, #0
 800288c:	e01b      	b.n	80028c6 <??zcl_reporting_stack_event_1>

0800288e <??zcl_reporting_stack_event_0>:
 800288e:	f8da 0030 	ldr.w	r0, [sl, #48]	@ 0x30
 8002892:	f11a 0130 	adds.w	r1, sl, #48	@ 0x30
 8002896:	4288      	cmp	r0, r1
 8002898:	d002      	beq.n	80028a0 <??zcl_reporting_stack_event_2>
 800289a:	f8da 4030 	ldr.w	r4, [sl, #48]	@ 0x30
 800289e:	e000      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028a0 <??zcl_reporting_stack_event_2>:
 80028a0:	2400      	movs	r4, #0

080028a2 <??zcl_reporting_stack_event_3>:
 80028a2:	2c00      	cmp	r4, #0
 80028a4:	d00e      	beq.n	80028c4 <??zcl_reporting_stack_event_4>
 80028a6:	0025      	movs	r5, r4
 80028a8:	2201      	movs	r2, #1
 80028aa:	0029      	movs	r1, r5
 80028ac:	0030      	movs	r0, r6
 80028ae:	f000 f947 	bl	8002b40 <zcl_reporting_reset_defaults>
 80028b2:	6820      	ldr	r0, [r4, #0]
 80028b4:	f11a 0130 	adds.w	r1, sl, #48	@ 0x30
 80028b8:	4288      	cmp	r0, r1
 80028ba:	d001      	beq.n	80028c0 <??zcl_reporting_stack_event_5>
 80028bc:	6824      	ldr	r4, [r4, #0]
 80028be:	e7f0      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028c0 <??zcl_reporting_stack_event_5>:
 80028c0:	2400      	movs	r4, #0
 80028c2:	e7ee      	b.n	80028a2 <??zcl_reporting_stack_event_3>

080028c4 <??zcl_reporting_stack_event_4>:
 80028c4:	2000      	movs	r0, #0

080028c6 <??zcl_reporting_stack_event_1>:
 80028c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080028ca <zcl_reporting_save_curr_val>:
 80028ca:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 80028ce:	0005      	movs	r5, r0
 80028d0:	000e      	movs	r6, r1
 80028d2:	68af      	ldr	r7, [r5, #8]
 80028d4:	f20f 1944 	addw	r9, pc, #324	@ 0x144
 80028d8:	2300      	movs	r3, #0
 80028da:	464a      	mov	r2, r9
 80028dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028e0:	0038      	movs	r0, r7
 80028e2:	f011 f86f 	bl	80139c4 <zb_heap_alloc>
 80028e6:	0004      	movs	r4, r0
 80028e8:	2c00      	cmp	r4, #0
 80028ea:	d101      	bne.n	80028f0 <??zcl_reporting_save_curr_val_0>
 80028ec:	2089      	movs	r0, #137	@ 0x89
 80028ee:	e05d      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

080028f0 <??zcl_reporting_save_curr_val_0>:
 80028f0:	2001      	movs	r0, #1
 80028f2:	9001      	str	r0, [sp, #4]
 80028f4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80028f8:	9000      	str	r0, [sp, #0]
 80028fa:	0023      	movs	r3, r4
 80028fc:	f10d 0209 	add.w	r2, sp, #9
 8002900:	89b1      	ldrh	r1, [r6, #12]
 8002902:	0028      	movs	r0, r5
 8002904:	f7fd fd6f 	bl	80003e6 <ZbZclAttrRead>
 8002908:	f88d 0008 	strb.w	r0, [sp, #8]
 800290c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002910:	2800      	cmp	r0, #0
 8002912:	d002      	beq.n	800291a <??zcl_reporting_save_curr_val_2>
 8002914:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002918:	e048      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

0800291a <??zcl_reporting_save_curr_val_2>:
 800291a:	7bb0      	ldrb	r0, [r6, #14]
 800291c:	f89d 1009 	ldrb.w	r1, [sp, #9]
 8002920:	4288      	cmp	r0, r1
 8002922:	d001      	beq.n	8002928 <??zcl_reporting_save_curr_val_3>
 8002924:	208d      	movs	r0, #141	@ 0x8d
 8002926:	e041      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002928 <??zcl_reporting_save_curr_val_3>:
 8002928:	2300      	movs	r3, #0
 800292a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800292e:	0021      	movs	r1, r4
 8002930:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002934:	f7fe fb7f 	bl	8001036 <ZbZclAttrParseLength>
 8002938:	4680      	mov	r8, r0
 800293a:	f1b8 0f00 	cmp.w	r8, #0
 800293e:	d501      	bpl.n	8002944 <??zcl_reporting_save_curr_val_4>
 8002940:	2089      	movs	r0, #137	@ 0x89
 8002942:	e033      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002944 <??zcl_reporting_save_curr_val_4>:
 8002944:	7bb0      	ldrb	r0, [r6, #14]
 8002946:	f7fe fc27 	bl	8001198 <ZbZclAttrIsAnalog>
 800294a:	2800      	cmp	r0, #0
 800294c:	d106      	bne.n	800295c <??zcl_reporting_save_curr_val_5>
 800294e:	4642      	mov	r2, r8
 8002950:	0021      	movs	r1, r4
 8002952:	2000      	movs	r0, #0
 8002954:	f011 f854 	bl	8013a00 <WpanCrc>
 8002958:	8330      	strh	r0, [r6, #24]
 800295a:	e020      	b.n	800299e <??zcl_reporting_save_curr_val_6>

0800295c <??zcl_reporting_save_curr_val_5>:
 800295c:	7bb0      	ldrb	r0, [r6, #14]
 800295e:	f005 f8b5 	bl	8007acc <ZbZclAttrIsFloat>
 8002962:	2800      	cmp	r0, #0
 8002964:	d00d      	beq.n	8002982 <??zcl_reporting_save_curr_val_7>
 8002966:	aa02      	add	r2, sp, #8
 8002968:	0021      	movs	r1, r4
 800296a:	7bb0      	ldrb	r0, [r6, #14]
 800296c:	f004 fd89 	bl	8007482 <ZbZclParseFloat>
 8002970:	ed86 0b06 	vstr	d0, [r6, #24]
 8002974:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002978:	2800      	cmp	r0, #0
 800297a:	d010      	beq.n	800299e <??zcl_reporting_save_curr_val_6>
 800297c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002980:	e014      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

08002982 <??zcl_reporting_save_curr_val_7>:
 8002982:	aa02      	add	r2, sp, #8
 8002984:	0021      	movs	r1, r4
 8002986:	7bb0      	ldrb	r0, [r6, #14]
 8002988:	f7fe fd04 	bl	8001394 <ZbZclParseInteger>
 800298c:	e9c6 0106 	strd	r0, r1, [r6, #24]
 8002990:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002994:	2800      	cmp	r0, #0
 8002996:	d002      	beq.n	800299e <??zcl_reporting_save_curr_val_6>
 8002998:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800299c:	e006      	b.n	80029ac <??zcl_reporting_save_curr_val_1>

0800299e <??zcl_reporting_save_curr_val_6>:
 800299e:	2300      	movs	r3, #0
 80029a0:	464a      	mov	r2, r9
 80029a2:	0021      	movs	r1, r4
 80029a4:	0038      	movs	r0, r7
 80029a6:	f011 f81c 	bl	80139e2 <zb_heap_free>
 80029aa:	2000      	movs	r0, #0

080029ac <??zcl_reporting_save_curr_val_1>:
 80029ac:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

080029b0 <zcl_reporting_create_new>:
 80029b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029b4:	0006      	movs	r6, r0
 80029b6:	000f      	movs	r7, r1
 80029b8:	f8d6 8008 	ldr.w	r8, [r6, #8]
 80029bc:	2200      	movs	r2, #0
 80029be:	89b9      	ldrh	r1, [r7, #12]
 80029c0:	0030      	movs	r0, r6
 80029c2:	f7ff ff30 	bl	8002826 <zcl_reporting_find>
 80029c6:	0005      	movs	r5, r0
 80029c8:	2d00      	cmp	r5, #0
 80029ca:	d001      	beq.n	80029d0 <??zcl_reporting_create_new_0>
 80029cc:	0028      	movs	r0, r5
 80029ce:	e023      	b.n	8002a18 <??zcl_reporting_create_new_1>

080029d0 <??zcl_reporting_create_new_0>:
 80029d0:	2300      	movs	r3, #0
 80029d2:	a212      	add	r2, pc, #72	@ (adr r2, 8002a1c <??DataTable7>)
 80029d4:	2138      	movs	r1, #56	@ 0x38
 80029d6:	4640      	mov	r0, r8
 80029d8:	f010 fff4 	bl	80139c4 <zb_heap_alloc>
 80029dc:	0004      	movs	r4, r0
 80029de:	2c00      	cmp	r4, #0
 80029e0:	d101      	bne.n	80029e6 <??zcl_reporting_create_new_2>
 80029e2:	2000      	movs	r0, #0
 80029e4:	e018      	b.n	8002a18 <??zcl_reporting_create_new_1>

080029e6 <??zcl_reporting_create_new_2>:
 80029e6:	2538      	movs	r5, #56	@ 0x38
 80029e8:	46b9      	mov	r9, r7
 80029ea:	46a2      	mov	sl, r4
 80029ec:	002a      	movs	r2, r5
 80029ee:	4649      	mov	r1, r9
 80029f0:	4650      	mov	r0, sl
 80029f2:	f014 fdc8 	bl	8017586 <__aeabi_memcpy>
 80029f6:	6024      	str	r4, [r4, #0]
 80029f8:	6064      	str	r4, [r4, #4]
 80029fa:	f116 0030 	adds.w	r0, r6, #48	@ 0x30
 80029fe:	6020      	str	r0, [r4, #0]
 8002a00:	6b70      	ldr	r0, [r6, #52]	@ 0x34
 8002a02:	6060      	str	r0, [r4, #4]
 8002a04:	6820      	ldr	r0, [r4, #0]
 8002a06:	6044      	str	r4, [r0, #4]
 8002a08:	6860      	ldr	r0, [r4, #4]
 8002a0a:	6004      	str	r4, [r0, #0]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	0021      	movs	r1, r4
 8002a10:	4640      	mov	r0, r8
 8002a12:	f000 f895 	bl	8002b40 <zcl_reporting_reset_defaults>
 8002a16:	0020      	movs	r0, r4

08002a18 <??zcl_reporting_create_new_1>:
 8002a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002a1c <??DataTable7>:
 8002a1c:	0000 0000                                   ....

08002a20 <zcl_reporting_delete>:
 8002a20:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002a22:	0004      	movs	r4, r0
 8002a24:	68a5      	ldr	r5, [r4, #8]
 8002a26:	68ae      	ldr	r6, [r5, #8]
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f88d 0000 	strb.w	r0, [sp]
 8002a2e:	6860      	ldr	r0, [r4, #4]
 8002a30:	6821      	ldr	r1, [r4, #0]
 8002a32:	6048      	str	r0, [r1, #4]
 8002a34:	6820      	ldr	r0, [r4, #0]
 8002a36:	6861      	ldr	r1, [r4, #4]
 8002a38:	6008      	str	r0, [r1, #0]
 8002a3a:	6024      	str	r4, [r4, #0]
 8002a3c:	6064      	str	r4, [r4, #4]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	a26c      	add	r2, pc, #432	@ (adr r2, 8002bf4 <??DataTable9_1>)
 8002a42:	0021      	movs	r1, r4
 8002a44:	0030      	movs	r0, r6
 8002a46:	f010 ffcc 	bl	80139e2 <zb_heap_free>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	466a      	mov	r2, sp
 8002a4e:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002a52:	0030      	movs	r0, r6
 8002a54:	f010 fcec 	bl	8013430 <ZbNwkGet>
 8002a58:	2800      	cmp	r0, #0
 8002a5a:	d002      	beq.n	8002a62 <??zcl_reporting_delete_0>
 8002a5c:	2000      	movs	r0, #0
 8002a5e:	f88d 0000 	strb.w	r0, [sp]

08002a62 <??zcl_reporting_delete_0>:
 8002a62:	f89d 0000 	ldrb.w	r0, [sp]
 8002a66:	2800      	cmp	r0, #0
 8002a68:	d103      	bne.n	8002a72 <??zcl_reporting_delete_1>
 8002a6a:	21c8      	movs	r1, #200	@ 0xc8
 8002a6c:	0028      	movs	r0, r5
 8002a6e:	f7ff fb84 	bl	800217a <zcl_report_kick>

08002a72 <??zcl_reporting_delete_1>:
 8002a72:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002a74 <zcl_cluster_attr_report_delete>:
 8002a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a76:	0005      	movs	r5, r0
 8002a78:	000e      	movs	r6, r1
 8002a7a:	0017      	movs	r7, r2
 8002a7c:	003a      	movs	r2, r7
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	0031      	movs	r1, r6
 8002a82:	b289      	uxth	r1, r1
 8002a84:	0028      	movs	r0, r5
 8002a86:	f7ff fece 	bl	8002826 <zcl_reporting_find>
 8002a8a:	0004      	movs	r4, r0
 8002a8c:	2c00      	cmp	r4, #0
 8002a8e:	d101      	bne.n	8002a94 <??zcl_cluster_attr_report_delete_0>
 8002a90:	2000      	movs	r0, #0
 8002a92:	e003      	b.n	8002a9c <??zcl_cluster_attr_report_delete_1>

08002a94 <??zcl_cluster_attr_report_delete_0>:
 8002a94:	0020      	movs	r0, r4
 8002a96:	f7ff ffc3 	bl	8002a20 <zcl_reporting_delete>
 8002a9a:	2001      	movs	r0, #1

08002a9c <??zcl_cluster_attr_report_delete_1>:
 8002a9c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08002a9e <zcl_reporting_disable>:
 8002a9e:	b538      	push	{r3, r4, r5, lr}
 8002aa0:	0004      	movs	r4, r0
 8002aa2:	68a0      	ldr	r0, [r4, #8]
 8002aa4:	6885      	ldr	r5, [r0, #8]
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	f88d 0000 	strb.w	r0, [sp]
 8002aac:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002ab0:	8460      	strh	r0, [r4, #34]	@ 0x22
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	8420      	strh	r0, [r4, #32]
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	466a      	mov	r2, sp
 8002aba:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002abe:	0028      	movs	r0, r5
 8002ac0:	f010 fcb6 	bl	8013430 <ZbNwkGet>
 8002ac4:	2800      	cmp	r0, #0
 8002ac6:	d002      	beq.n	8002ace <??zcl_reporting_disable_0>
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f88d 0000 	strb.w	r0, [sp]

08002ace <??zcl_reporting_disable_0>:
 8002ace:	f89d 0000 	ldrb.w	r0, [sp]
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	d103      	bne.n	8002ade <??zcl_reporting_disable_1>
 8002ad6:	21c8      	movs	r1, #200	@ 0xc8
 8002ad8:	68a0      	ldr	r0, [r4, #8]
 8002ada:	f7ff fb4e 	bl	800217a <zcl_report_kick>

08002ade <??zcl_reporting_disable_1>:
 8002ade:	bd31      	pop	{r0, r4, r5, pc}

08002ae0 <zcl_reporting_check_default_intvl>:
 8002ae0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ae4:	880a      	ldrh	r2, [r1, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d00e      	beq.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002aea:	880a      	ldrh	r2, [r1, #0]
 8002aec:	2a00      	cmp	r2, #0
 8002aee:	d00b      	beq.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002af0:	880a      	ldrh	r2, [r1, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d102      	bne.n	8002afc <??zcl_reporting_check_default_intvl_1>
 8002af6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002afa:	800a      	strh	r2, [r1, #0]

08002afc <??zcl_reporting_check_default_intvl_1>:
 8002afc:	880a      	ldrh	r2, [r1, #0]
 8002afe:	8803      	ldrh	r3, [r0, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d201      	bcs.n	8002b08 <??zcl_reporting_check_default_intvl_0>
 8002b04:	2200      	movs	r2, #0
 8002b06:	8002      	strh	r2, [r0, #0]

08002b08 <??zcl_reporting_check_default_intvl_0>:
 8002b08:	4770      	bx	lr

08002b0a <zcl_reporting_config_attr_defaults>:
 8002b0a:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002b0c:	0004      	movs	r4, r0
 8002b0e:	000d      	movs	r5, r1
 8002b10:	0016      	movs	r6, r2
 8002b12:	8aa8      	ldrh	r0, [r5, #20]
 8002b14:	f8ad 0002 	strh.w	r0, [sp, #2]
 8002b18:	8ae8      	ldrh	r0, [r5, #22]
 8002b1a:	f8ad 0000 	strh.w	r0, [sp]
 8002b1e:	4669      	mov	r1, sp
 8002b20:	f10d 0002 	add.w	r0, sp, #2
 8002b24:	f7ff ffdc 	bl	8002ae0 <zcl_reporting_check_default_intvl>
 8002b28:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8002b2c:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8002b2e:	f8bd 0000 	ldrh.w	r0, [sp]
 8002b32:	84f0      	strh	r0, [r6, #38]	@ 0x26
 8002b34:	2200      	movs	r2, #0
 8002b36:	0031      	movs	r1, r6
 8002b38:	0020      	movs	r0, r4
 8002b3a:	f000 f801 	bl	8002b40 <zcl_reporting_reset_defaults>
 8002b3e:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002b40 <zcl_reporting_reset_defaults>:
 8002b40:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8002b42:	0004      	movs	r4, r0
 8002b44:	000d      	movs	r5, r1
 8002b46:	0016      	movs	r6, r2
 8002b48:	8ca8      	ldrh	r0, [r5, #36]	@ 0x24
 8002b4a:	8428      	strh	r0, [r5, #32]
 8002b4c:	8ce8      	ldrh	r0, [r5, #38]	@ 0x26
 8002b4e:	8468      	strh	r0, [r5, #34]	@ 0x22
 8002b50:	8c28      	ldrh	r0, [r5, #32]
 8002b52:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002b56:	4288      	cmp	r0, r1
 8002b58:	d106      	bne.n	8002b68 <??zcl_reporting_reset_defaults_0>
 8002b5a:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8002b5c:	2800      	cmp	r0, #0
 8002b5e:	d103      	bne.n	8002b68 <??zcl_reporting_reset_defaults_0>
 8002b60:	203d      	movs	r0, #61	@ 0x3d
 8002b62:	8468      	strh	r0, [r5, #34]	@ 0x22
 8002b64:	2000      	movs	r0, #0
 8002b66:	8428      	strh	r0, [r5, #32]

08002b68 <??zcl_reporting_reset_defaults_0>:
 8002b68:	ed95 0b0c 	vldr	d0, [r5, #48]	@ 0x30
 8002b6c:	ed85 0b0a 	vstr	d0, [r5, #40]	@ 0x28
 8002b70:	0020      	movs	r0, r4
 8002b72:	f010 fc72 	bl	801345a <ZbZclUptime>
 8002b76:	6128      	str	r0, [r5, #16]
 8002b78:	0030      	movs	r0, r6
 8002b7a:	b2c0      	uxtb	r0, r0
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d013      	beq.n	8002ba8 <??zcl_reporting_reset_defaults_1>
 8002b80:	2301      	movs	r3, #1
 8002b82:	466a      	mov	r2, sp
 8002b84:	f240 410c 	movw	r1, #1036	@ 0x40c
 8002b88:	0020      	movs	r0, r4
 8002b8a:	f010 fc51 	bl	8013430 <ZbNwkGet>
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d002      	beq.n	8002b98 <??zcl_reporting_reset_defaults_2>
 8002b92:	2000      	movs	r0, #0
 8002b94:	f88d 0000 	strb.w	r0, [sp]

08002b98 <??zcl_reporting_reset_defaults_2>:
 8002b98:	f89d 0000 	ldrb.w	r0, [sp]
 8002b9c:	2800      	cmp	r0, #0
 8002b9e:	d103      	bne.n	8002ba8 <??zcl_reporting_reset_defaults_1>
 8002ba0:	21c8      	movs	r1, #200	@ 0xc8
 8002ba2:	68a8      	ldr	r0, [r5, #8]
 8002ba4:	f7ff fae9 	bl	800217a <zcl_report_kick>

08002ba8 <??zcl_reporting_reset_defaults_1>:
 8002ba8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08002baa <zcl_reporting_epsilon_default>:
 8002baa:	b538      	push	{r3, r4, r5, lr}
 8002bac:	0004      	movs	r4, r0
 8002bae:	000d      	movs	r5, r1
 8002bb0:	0028      	movs	r0, r5
 8002bb2:	b2c0      	uxtb	r0, r0
 8002bb4:	2838      	cmp	r0, #56	@ 0x38
 8002bb6:	db09      	blt.n	8002bcc <??zcl_reporting_epsilon_default_0>
 8002bb8:	0028      	movs	r0, r5
 8002bba:	b2c0      	uxtb	r0, r0
 8002bbc:	283b      	cmp	r0, #59	@ 0x3b
 8002bbe:	da05      	bge.n	8002bcc <??zcl_reporting_epsilon_default_0>
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f8df 1bd0 	ldr.w	r1, [pc, #3024]	@ 8003794 <??DataTable11>
 8002bc6:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8002bca:	e00f      	b.n	8002bec <??zcl_reporting_epsilon_default_1>

08002bcc <??zcl_reporting_epsilon_default_0>:
 8002bcc:	0028      	movs	r0, r5
 8002bce:	b2c0      	uxtb	r0, r0
 8002bd0:	f7fe fae2 	bl	8001198 <ZbZclAttrIsAnalog>
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	d005      	beq.n	8002be4 <??zcl_reporting_epsilon_default_2>
 8002bd8:	2000      	movs	r0, #0
 8002bda:	f8df 1bb8 	ldr.w	r1, [pc, #3000]	@ 8003794 <??DataTable11>
 8002bde:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8002be2:	e003      	b.n	8002bec <??zcl_reporting_epsilon_default_1>

08002be4 <??zcl_reporting_epsilon_default_2>:
 8002be4:	2000      	movs	r0, #0
 8002be6:	2100      	movs	r1, #0
 8002be8:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002bec <??zcl_reporting_epsilon_default_1>:
 8002bec:	bd31      	pop	{r0, r4, r5, pc}
	...

08002bf0 <??DataTable9>:
 8002bf0:	1ee5 0800                                   ....

08002bf4 <??DataTable9_1>:
 8002bf4:	0000 0000                                   ....

08002bf8 <??DataTable9_2>:
 8002bf8:	0014 2000                                   ... 

08002bfc <??DataTable9_3>:
 8002bfc:	1ed1 0800                                   ....

08002c00 <??DataTable9_4>:
 8002c00:	ee80 0036                                   ..6.

08002c04 <zcl_reporting_epsilon_check>:
 8002c04:	b510      	push	{r4, lr}
 8002c06:	0004      	movs	r4, r0
 8002c08:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002c0c:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8002c0e:	4281      	cmp	r1, r0
 8002c10:	d101      	bne.n	8002c16 <??zcl_reporting_epsilon_check_0>
 8002c12:	2001      	movs	r0, #1
 8002c14:	e049      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c16 <??zcl_reporting_epsilon_check_0>:
 8002c16:	8c21      	ldrh	r1, [r4, #32]
 8002c18:	4281      	cmp	r1, r0
 8002c1a:	d104      	bne.n	8002c26 <??zcl_reporting_epsilon_check_2>
 8002c1c:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d101      	bne.n	8002c26 <??zcl_reporting_epsilon_check_2>
 8002c22:	2001      	movs	r0, #1
 8002c24:	e041      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c26 <??zcl_reporting_epsilon_check_2>:
 8002c26:	7ba0      	ldrb	r0, [r4, #14]
 8002c28:	2838      	cmp	r0, #56	@ 0x38
 8002c2a:	db1d      	blt.n	8002c68 <??zcl_reporting_epsilon_check_3>
 8002c2c:	7ba0      	ldrb	r0, [r4, #14]
 8002c2e:	283b      	cmp	r0, #59	@ 0x3b
 8002c30:	da1a      	bge.n	8002c68 <??zcl_reporting_epsilon_check_3>
 8002c32:	8c20      	ldrh	r0, [r4, #32]
 8002c34:	2800      	cmp	r0, #0
 8002c36:	d108      	bne.n	8002c4a <??zcl_reporting_epsilon_check_4>
 8002c38:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	@ 0x28
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	2100      	movs	r1, #0
 8002c40:	f005 fd36 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c44:	d101      	bne.n	8002c4a <??zcl_reporting_epsilon_check_4>
 8002c46:	2000      	movs	r0, #0
 8002c48:	e02f      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c4a <??zcl_reporting_epsilon_check_4>:
 8002c4a:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2300      	movs	r3, #0
 8002c52:	f005 fd2d 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c56:	d205      	bcs.n	8002c64 <??zcl_reporting_epsilon_check_5>
 8002c58:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c5c:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8002c60:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002c64 <??zcl_reporting_epsilon_check_5>:
 8002c64:	2001      	movs	r0, #1
 8002c66:	e020      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c68 <??zcl_reporting_epsilon_check_3>:
 8002c68:	7ba0      	ldrb	r0, [r4, #14]
 8002c6a:	f7fe fa95 	bl	8001198 <ZbZclAttrIsAnalog>
 8002c6e:	2800      	cmp	r0, #0
 8002c70:	d01a      	beq.n	8002ca8 <??zcl_reporting_epsilon_check_6>
 8002c72:	8c20      	ldrh	r0, [r4, #32]
 8002c74:	2800      	cmp	r0, #0
 8002c76:	d108      	bne.n	8002c8a <??zcl_reporting_epsilon_check_7>
 8002c78:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	@ 0x28
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	2100      	movs	r1, #0
 8002c80:	f005 fd16 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c84:	d101      	bne.n	8002c8a <??zcl_reporting_epsilon_check_7>
 8002c86:	2000      	movs	r0, #0
 8002c88:	e00f      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002c8a <??zcl_reporting_epsilon_check_7>:
 8002c8a:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c8e:	2200      	movs	r2, #0
 8002c90:	2300      	movs	r3, #0
 8002c92:	f005 fd0d 	bl	80086b0 <__aeabi_cdcmpeq>
 8002c96:	d205      	bcs.n	8002ca4 <??zcl_reporting_epsilon_check_8>
 8002c98:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8002c9c:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8002ca0:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08002ca4 <??zcl_reporting_epsilon_check_8>:
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	e000      	b.n	8002caa <??zcl_reporting_epsilon_check_1>

08002ca8 <??zcl_reporting_epsilon_check_6>:
 8002ca8:	2001      	movs	r0, #1

08002caa <??zcl_reporting_epsilon_check_1>:
 8002caa:	bd10      	pop	{r4, pc}

08002cac <zcl_reporting_create_default_reports>:
 8002cac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cb0:	b090      	sub	sp, #64	@ 0x40
 8002cb2:	0005      	movs	r5, r0
 8002cb4:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002cb6:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8002cba:	4288      	cmp	r0, r1
 8002cbc:	d001      	beq.n	8002cc2 <??zcl_reporting_create_default_reports_0>
 8002cbe:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8002cc0:	e000      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002cc2 <??zcl_reporting_create_default_reports_0>:
 8002cc2:	2400      	movs	r4, #0

08002cc4 <??zcl_reporting_create_default_reports_1>:
 8002cc4:	2c00      	cmp	r4, #0
 8002cc6:	d054      	beq.n	8002d72 <??zcl_reporting_create_default_reports_2>
 8002cc8:	0026      	movs	r6, r4
 8002cca:	68b0      	ldr	r0, [r6, #8]
 8002ccc:	7900      	ldrb	r0, [r0, #4]
 8002cce:	0780      	lsls	r0, r0, #30
 8002cd0:	d546      	bpl.n	8002d60 <??zcl_reporting_create_default_reports_3>

08002cd2 <??zcl_reporting_create_default_reports_4>:
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	68b0      	ldr	r0, [r6, #8]
 8002cd6:	8801      	ldrh	r1, [r0, #0]
 8002cd8:	0028      	movs	r0, r5
 8002cda:	f7ff fda4 	bl	8002826 <zcl_reporting_find>
 8002cde:	9001      	str	r0, [sp, #4]
 8002ce0:	9801      	ldr	r0, [sp, #4]
 8002ce2:	2800      	cmp	r0, #0
 8002ce4:	d13c      	bne.n	8002d60 <??zcl_reporting_create_default_reports_3>

08002ce6 <??zcl_reporting_create_default_reports_5>:
 8002ce6:	2738      	movs	r7, #56	@ 0x38
 8002ce8:	f05f 0800 	movs.w	r8, #0
 8002cec:	f10d 0908 	add.w	r9, sp, #8
 8002cf0:	4642      	mov	r2, r8
 8002cf2:	0039      	movs	r1, r7
 8002cf4:	4648      	mov	r0, r9
 8002cf6:	f005 f80f 	bl	8007d18 <__aeabi_memset>
 8002cfa:	68b0      	ldr	r0, [r6, #8]
 8002cfc:	8800      	ldrh	r0, [r0, #0]
 8002cfe:	f8ad 0014 	strh.w	r0, [sp, #20]
 8002d02:	9504      	str	r5, [sp, #16]
 8002d04:	68b0      	ldr	r0, [r6, #8]
 8002d06:	7880      	ldrb	r0, [r0, #2]
 8002d08:	f88d 0016 	strb.w	r0, [sp, #22]
 8002d0c:	68b0      	ldr	r0, [r6, #8]
 8002d0e:	7881      	ldrb	r1, [r0, #2]
 8002d10:	a802      	add	r0, sp, #8
 8002d12:	f7ff ff4a 	bl	8002baa <zcl_reporting_epsilon_default>
 8002d16:	f05f 0908 	movs.w	r9, #8
 8002d1a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8002d1e:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 8002d22:	464a      	mov	r2, r9
 8002d24:	4651      	mov	r1, sl
 8002d26:	4658      	mov	r0, fp
 8002d28:	f014 fc2d 	bl	8017586 <__aeabi_memcpy>
 8002d2c:	aa02      	add	r2, sp, #8
 8002d2e:	0031      	movs	r1, r6
 8002d30:	68a8      	ldr	r0, [r5, #8]
 8002d32:	f7ff feea 	bl	8002b0a <zcl_reporting_config_attr_defaults>
 8002d36:	a902      	add	r1, sp, #8
 8002d38:	0028      	movs	r0, r5
 8002d3a:	f7ff fdc6 	bl	80028ca <zcl_reporting_save_curr_val>
 8002d3e:	f88d 0000 	strb.w	r0, [sp]
 8002d42:	f89d 0000 	ldrb.w	r0, [sp]
 8002d46:	2800      	cmp	r0, #0
 8002d48:	d002      	beq.n	8002d50 <??zcl_reporting_create_default_reports_6>
 8002d4a:	f89d 0000 	ldrb.w	r0, [sp]
 8002d4e:	e011      	b.n	8002d74 <??zcl_reporting_create_default_reports_7>

08002d50 <??zcl_reporting_create_default_reports_6>:
 8002d50:	a902      	add	r1, sp, #8
 8002d52:	0028      	movs	r0, r5
 8002d54:	f7ff fe2c 	bl	80029b0 <zcl_reporting_create_new>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d101      	bne.n	8002d60 <??zcl_reporting_create_default_reports_3>
 8002d5c:	2089      	movs	r0, #137	@ 0x89
 8002d5e:	e009      	b.n	8002d74 <??zcl_reporting_create_default_reports_7>

08002d60 <??zcl_reporting_create_default_reports_3>:
 8002d60:	6820      	ldr	r0, [r4, #0]
 8002d62:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8002d66:	4288      	cmp	r0, r1
 8002d68:	d001      	beq.n	8002d6e <??zcl_reporting_create_default_reports_8>
 8002d6a:	6824      	ldr	r4, [r4, #0]
 8002d6c:	e7aa      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002d6e <??zcl_reporting_create_default_reports_8>:
 8002d6e:	2400      	movs	r4, #0
 8002d70:	e7a8      	b.n	8002cc4 <??zcl_reporting_create_default_reports_1>

08002d72 <??zcl_reporting_create_default_reports_2>:
 8002d72:	2000      	movs	r0, #0

08002d74 <??zcl_reporting_create_default_reports_7>:
 8002d74:	b011      	add	sp, #68	@ 0x44
 8002d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002d7a <ZbZclHandleConfigReport>:
 8002d7a:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d7e:	b0c8      	sub	sp, #288	@ 0x120
 8002d80:	0004      	movs	r4, r0
 8002d82:	0015      	movs	r5, r2
 8002d84:	68a0      	ldr	r0, [r4, #8]
 8002d86:	9001      	str	r0, [sp, #4]
 8002d88:	2700      	movs	r7, #0
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f88d 0003 	strb.w	r0, [sp, #3]
 8002d90:	2600      	movs	r6, #0
 8002d92:	2000      	movs	r0, #0
 8002d94:	f88d 0002 	strb.w	r0, [sp, #2]
 8002d98:	f05f 0808 	movs.w	r8, #8
 8002d9c:	f05f 0900 	movs.w	r9, #0
 8002da0:	f10d 0a0c 	add.w	sl, sp, #12
 8002da4:	464a      	mov	r2, r9
 8002da6:	4641      	mov	r1, r8
 8002da8:	4650      	mov	r0, sl
 8002daa:	f004 ffb5 	bl	8007d18 <__aeabi_memset>
 8002dae:	2000      	movs	r0, #0
 8002db0:	f88d 000c 	strb.w	r0, [sp, #12]
 8002db4:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002db6:	7840      	ldrb	r0, [r0, #1]
 8002db8:	f88d 000d 	strb.w	r0, [sp, #13]
 8002dbc:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002dbe:	7880      	ldrb	r0, [r0, #2]
 8002dc0:	2800      	cmp	r0, #0
 8002dc2:	d003      	beq.n	8002dcc <??ZbZclHandleConfigReport_0>
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f88d 000e 	strb.w	r0, [sp, #14]
 8002dca:	e002      	b.n	8002dd2 <??ZbZclHandleConfigReport_1>

08002dcc <??ZbZclHandleConfigReport_0>:
 8002dcc:	2001      	movs	r0, #1
 8002dce:	f88d 000e 	strb.w	r0, [sp, #14]

08002dd2 <??ZbZclHandleConfigReport_1>:
 8002dd2:	2001      	movs	r0, #1
 8002dd4:	f88d 000f 	strb.w	r0, [sp, #15]
 8002dd8:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002dda:	8880      	ldrh	r0, [r0, #4]
 8002ddc:	f8ad 0010 	strh.w	r0, [sp, #16]
 8002de0:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8002de2:	7980      	ldrb	r0, [r0, #6]
 8002de4:	f88d 0012 	strb.w	r0, [sp, #18]
 8002de8:	2007      	movs	r0, #7
 8002dea:	f88d 0013 	strb.w	r0, [sp, #19]
 8002dee:	2205      	movs	r2, #5
 8002df0:	a916      	add	r1, sp, #88	@ 0x58
 8002df2:	a803      	add	r0, sp, #12
 8002df4:	f003 fbca 	bl	800658c <ZbZclAppendHeader>
 8002df8:	9005      	str	r0, [sp, #20]
 8002dfa:	9805      	ldr	r0, [sp, #20]
 8002dfc:	2800      	cmp	r0, #0
 8002dfe:	d506      	bpl.n	8002e0e <??ZbZclHandleConfigReport_2>
 8002e00:	2380      	movs	r3, #128	@ 0x80
 8002e02:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e04:	0029      	movs	r1, r5
 8002e06:	0020      	movs	r0, r4
 8002e08:	f010 fc54 	bl	80136b4 <ZbZclSendDefaultResponse>
 8002e0c:	e236      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e0e <??ZbZclHandleConfigReport_2>:
 8002e0e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e10:	4286      	cmp	r6, r0
 8002e12:	f080 81b4 	bcs.w	800317e <??ZbZclHandleConfigReport_4>
 8002e16:	f05f 0900 	movs.w	r9, #0
 8002e1a:	f05f 0838 	movs.w	r8, #56	@ 0x38
 8002e1e:	f05f 0a00 	movs.w	sl, #0
 8002e22:	f10d 0b18 	add.w	fp, sp, #24
 8002e26:	4652      	mov	r2, sl
 8002e28:	4641      	mov	r1, r8
 8002e2a:	4658      	mov	r0, fp
 8002e2c:	f004 ff74 	bl	8007d18 <__aeabi_memset>
 8002e30:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e32:	1cf1      	adds	r1, r6, #3
 8002e34:	4288      	cmp	r0, r1
 8002e36:	d206      	bcs.n	8002e46 <??ZbZclHandleConfigReport_5>
 8002e38:	2380      	movs	r3, #128	@ 0x80
 8002e3a:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e3c:	0029      	movs	r1, r5
 8002e3e:	0020      	movs	r0, r4
 8002e40:	f010 fc38 	bl	80136b4 <ZbZclSendDefaultResponse>
 8002e44:	e21a      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e46 <??ZbZclHandleConfigReport_5>:
 8002e46:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e48:	5d80      	ldrb	r0, [r0, r6]
 8002e4a:	f88d 0001 	strb.w	r0, [sp, #1]
 8002e4e:	1c76      	adds	r6, r6, #1
 8002e50:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e52:	4430      	add	r0, r6
 8002e54:	f004 f935 	bl	80070c2 <pletoh16>
 8002e58:	f8ad 0024 	strh.w	r0, [sp, #36]	@ 0x24
 8002e5c:	1cb6      	adds	r6, r6, #2
 8002e5e:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8002e62:	2800      	cmp	r0, #0
 8002e64:	f040 8159 	bne.w	800311a <??ZbZclHandleConfigReport_6>
 8002e68:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e6a:	1cb1      	adds	r1, r6, #2
 8002e6c:	4288      	cmp	r0, r1
 8002e6e:	d206      	bcs.n	8002e7e <??ZbZclHandleConfigReport_7>
 8002e70:	2380      	movs	r3, #128	@ 0x80
 8002e72:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8002e74:	0029      	movs	r1, r5
 8002e76:	0020      	movs	r0, r4
 8002e78:	f010 fc1c 	bl	80136b4 <ZbZclSendDefaultResponse>
 8002e7c:	e1fe      	b.n	800327c <??ZbZclHandleConfigReport_3>

08002e7e <??ZbZclHandleConfigReport_7>:
 8002e7e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e80:	1c71      	adds	r1, r6, #1
 8002e82:	4288      	cmp	r0, r1
 8002e84:	f0c0 808f 	bcc.w	8002fa6 <??ZbZclHandleConfigReport_19>

08002e88 <??ZbZclHandleConfigReport_9>:
 8002e88:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e8a:	5d80      	ldrb	r0, [r0, r6]
 8002e8c:	f88d 0026 	strb.w	r0, [sp, #38]	@ 0x26
 8002e90:	1c76      	adds	r6, r6, #1
 8002e92:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002e94:	1cb1      	adds	r1, r6, #2
 8002e96:	4288      	cmp	r0, r1
 8002e98:	f0c0 8085 	bcc.w	8002fa6 <??ZbZclHandleConfigReport_19>

08002e9c <??ZbZclHandleConfigReport_10>:
 8002e9c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002e9e:	4430      	add	r0, r6
 8002ea0:	f004 f90f 	bl	80070c2 <pletoh16>
 8002ea4:	f8ad 0038 	strh.w	r0, [sp, #56]	@ 0x38
 8002ea8:	1cb6      	adds	r6, r6, #2
 8002eaa:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002eac:	1cb1      	adds	r1, r6, #2
 8002eae:	4288      	cmp	r0, r1
 8002eb0:	d379      	bcc.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002eb2 <??ZbZclHandleConfigReport_11>:
 8002eb2:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002eb4:	4430      	add	r0, r6
 8002eb6:	f004 f904 	bl	80070c2 <pletoh16>
 8002eba:	f8ad 003a 	strh.w	r0, [sp, #58]	@ 0x3a
 8002ebe:	1cb6      	adds	r6, r6, #2
 8002ec0:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8002ec2:	1c71      	adds	r1, r6, #1
 8002ec4:	4288      	cmp	r0, r1
 8002ec6:	d36e      	bcc.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002ec8 <??ZbZclHandleConfigReport_12>:
 8002ec8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ecc:	2848      	cmp	r0, #72	@ 0x48
 8002ece:	d00b      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ed0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ed4:	284c      	cmp	r0, #76	@ 0x4c
 8002ed6:	d007      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ed8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002edc:	2850      	cmp	r0, #80	@ 0x50
 8002ede:	d003      	beq.n	8002ee8 <??ZbZclHandleConfigReport_13>
 8002ee0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ee4:	2851      	cmp	r0, #81	@ 0x51
 8002ee6:	d103      	bne.n	8002ef0 <??ZbZclHandleConfigReport_14>

08002ee8 <??ZbZclHandleConfigReport_13>:
 8002ee8:	208c      	movs	r0, #140	@ 0x8c
 8002eea:	f88d 0000 	strb.w	r0, [sp]
 8002eee:	e12e      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002ef0 <??ZbZclHandleConfigReport_14>:
 8002ef0:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002ef4:	2838      	cmp	r0, #56	@ 0x38
 8002ef6:	db29      	blt.n	8002f4c <??ZbZclHandleConfigReport_16>
 8002ef8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002efc:	283b      	cmp	r0, #59	@ 0x3b
 8002efe:	da25      	bge.n	8002f4c <??ZbZclHandleConfigReport_16>
 8002f00:	2300      	movs	r3, #0
 8002f02:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8002f04:	1b92      	subs	r2, r2, r6
 8002f06:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f08:	eb00 0106 	add.w	r1, r0, r6
 8002f0c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f10:	f7fe f891 	bl	8001036 <ZbZclAttrParseLength>
 8002f14:	9002      	str	r0, [sp, #8]
 8002f16:	9802      	ldr	r0, [sp, #8]
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	d503      	bpl.n	8002f24 <??ZbZclHandleConfigReport_17>
 8002f1c:	2085      	movs	r0, #133	@ 0x85
 8002f1e:	f88d 0000 	strb.w	r0, [sp]
 8002f22:	e114      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002f24 <??ZbZclHandleConfigReport_17>:
 8002f24:	466a      	mov	r2, sp
 8002f26:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f28:	eb00 0106 	add.w	r1, r0, r6
 8002f2c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f30:	f004 faa7 	bl	8007482 <ZbZclParseFloat>
 8002f34:	ed8d 0b10 	vstr	d0, [sp, #64]	@ 0x40
 8002f38:	f89d 0000 	ldrb.w	r0, [sp]
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	f040 8106 	bne.w	800314e <??ZbZclHandleConfigReport_15>

08002f42 <??ZbZclHandleConfigReport_18>:
 8002f42:	9802      	ldr	r0, [sp, #8]
 8002f44:	1986      	adds	r6, r0, r6
 8002f46:	2001      	movs	r0, #1
 8002f48:	4681      	mov	r9, r0
 8002f4a:	e02c      	b.n	8002fa6 <??ZbZclHandleConfigReport_19>

08002f4c <??ZbZclHandleConfigReport_16>:
 8002f4c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f50:	f7fe f922 	bl	8001198 <ZbZclAttrIsAnalog>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d026      	beq.n	8002fa6 <??ZbZclHandleConfigReport_19>
 8002f58:	2300      	movs	r3, #0
 8002f5a:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8002f5c:	1b92      	subs	r2, r2, r6
 8002f5e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f60:	eb00 0106 	add.w	r1, r0, r6
 8002f64:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f68:	f7fe f865 	bl	8001036 <ZbZclAttrParseLength>
 8002f6c:	9002      	str	r0, [sp, #8]
 8002f6e:	9802      	ldr	r0, [sp, #8]
 8002f70:	2800      	cmp	r0, #0
 8002f72:	d503      	bpl.n	8002f7c <??ZbZclHandleConfigReport_20>
 8002f74:	2085      	movs	r0, #133	@ 0x85
 8002f76:	f88d 0000 	strb.w	r0, [sp]
 8002f7a:	e0e8      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002f7c <??ZbZclHandleConfigReport_20>:
 8002f7c:	466a      	mov	r2, sp
 8002f7e:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f80:	eb00 0106 	add.w	r1, r0, r6
 8002f84:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8002f88:	f7fe fa04 	bl	8001394 <ZbZclParseInteger>
 8002f8c:	f005 f902 	bl	8008194 <__aeabi_l2d>
 8002f90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002f94:	f89d 0000 	ldrb.w	r0, [sp]
 8002f98:	2800      	cmp	r0, #0
 8002f9a:	f040 80d8 	bne.w	800314e <??ZbZclHandleConfigReport_15>

08002f9e <??ZbZclHandleConfigReport_21>:
 8002f9e:	9802      	ldr	r0, [sp, #8]
 8002fa0:	1986      	adds	r6, r0, r6
 8002fa2:	2001      	movs	r0, #1
 8002fa4:	4681      	mov	r9, r0

08002fa6 <??ZbZclHandleConfigReport_19>:
 8002fa6:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8002faa:	0020      	movs	r0, r4
 8002fac:	f7fd f917 	bl	80001de <ZbZclAttrFind>
 8002fb0:	4682      	mov	sl, r0
 8002fb2:	f1ba 0f00 	cmp.w	sl, #0
 8002fb6:	d103      	bne.n	8002fc0 <??ZbZclHandleConfigReport_22>
 8002fb8:	2086      	movs	r0, #134	@ 0x86
 8002fba:	f88d 0000 	strb.w	r0, [sp]
 8002fbe:	e0c6      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fc0 <??ZbZclHandleConfigReport_22>:
 8002fc0:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002fc4:	8880      	ldrh	r0, [r0, #4]
 8002fc6:	0400      	lsls	r0, r0, #16
 8002fc8:	d503      	bpl.n	8002fd2 <??ZbZclHandleConfigReport_23>
 8002fca:	2086      	movs	r0, #134	@ 0x86
 8002fcc:	f88d 0000 	strb.w	r0, [sp]
 8002fd0:	e0bd      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fd2 <??ZbZclHandleConfigReport_23>:
 8002fd2:	f8da 0008 	ldr.w	r0, [sl, #8]
 8002fd6:	7900      	ldrb	r0, [r0, #4]
 8002fd8:	0780      	lsls	r0, r0, #30
 8002fda:	d403      	bmi.n	8002fe4 <??ZbZclHandleConfigReport_24>
 8002fdc:	208c      	movs	r0, #140	@ 0x8c
 8002fde:	f88d 0000 	strb.w	r0, [sp]
 8002fe2:	e0b4      	b.n	800314e <??ZbZclHandleConfigReport_15>

08002fe4 <??ZbZclHandleConfigReport_24>:
 8002fe4:	f64f 7bff 	movw	fp, #65535	@ 0xffff
 8002fe8:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8002fec:	4558      	cmp	r0, fp
 8002fee:	d101      	bne.n	8002ff4 <??ZbZclHandleConfigReport_25>
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	4681      	mov	r9, r0

08002ff4 <??ZbZclHandleConfigReport_25>:
 8002ff4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8002ff8:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8002ffc:	0020      	movs	r0, r4
 8002ffe:	f7ff fc12 	bl	8002826 <zcl_reporting_find>
 8003002:	4680      	mov	r8, r0
 8003004:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 8003008:	4558      	cmp	r0, fp
 800300a:	d11b      	bne.n	8003044 <??ZbZclHandleConfigReport_26>
 800300c:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8003010:	2800      	cmp	r0, #0
 8003012:	d117      	bne.n	8003044 <??ZbZclHandleConfigReport_26>
 8003014:	2000      	movs	r0, #0
 8003016:	4681      	mov	r9, r0
 8003018:	f1b8 0f00 	cmp.w	r8, #0
 800301c:	d00d      	beq.n	800303a <??ZbZclHandleConfigReport_27>
 800301e:	f8b8 0024 	ldrh.w	r0, [r8, #36]	@ 0x24
 8003022:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8003026:	f8b8 0026 	ldrh.w	r0, [r8, #38]	@ 0x26
 800302a:	f8ad 003e 	strh.w	r0, [sp, #62]	@ 0x3e
 800302e:	2200      	movs	r2, #0
 8003030:	a906      	add	r1, sp, #24
 8003032:	9801      	ldr	r0, [sp, #4]
 8003034:	f7ff fd84 	bl	8002b40 <zcl_reporting_reset_defaults>
 8003038:	e004      	b.n	8003044 <??ZbZclHandleConfigReport_26>

0800303a <??ZbZclHandleConfigReport_27>:
 800303a:	aa06      	add	r2, sp, #24
 800303c:	4651      	mov	r1, sl
 800303e:	9801      	ldr	r0, [sp, #4]
 8003040:	f7ff fd63 	bl	8002b0a <zcl_reporting_config_attr_defaults>

08003044 <??ZbZclHandleConfigReport_26>:
 8003044:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8003048:	f8da 1008 	ldr.w	r1, [sl, #8]
 800304c:	7889      	ldrb	r1, [r1, #2]
 800304e:	4288      	cmp	r0, r1
 8003050:	d003      	beq.n	800305a <??ZbZclHandleConfigReport_28>
 8003052:	208d      	movs	r0, #141	@ 0x8d
 8003054:	f88d 0000 	strb.w	r0, [sp]
 8003058:	e079      	b.n	800314e <??ZbZclHandleConfigReport_15>

0800305a <??ZbZclHandleConfigReport_28>:
 800305a:	f1b8 0f00 	cmp.w	r8, #0
 800305e:	d021      	beq.n	80030a4 <??ZbZclHandleConfigReport_29>
 8003060:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 8003064:	f8a8 0020 	strh.w	r0, [r8, #32]
 8003068:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 800306c:	f8a8 0022 	strh.w	r0, [r8, #34]	@ 0x22
 8003070:	4648      	mov	r0, r9
 8003072:	b2c0      	uxtb	r0, r0
 8003074:	2800      	cmp	r0, #0
 8003076:	d00c      	beq.n	8003092 <??ZbZclHandleConfigReport_30>
 8003078:	a806      	add	r0, sp, #24
 800307a:	f7ff fdc3 	bl	8002c04 <zcl_reporting_epsilon_check>
 800307e:	2800      	cmp	r0, #0
 8003080:	d103      	bne.n	800308a <??ZbZclHandleConfigReport_31>
 8003082:	2085      	movs	r0, #133	@ 0x85
 8003084:	f88d 0000 	strb.w	r0, [sp]
 8003088:	e061      	b.n	800314e <??ZbZclHandleConfigReport_15>

0800308a <??ZbZclHandleConfigReport_31>:
 800308a:	ed9d 0b10 	vldr	d0, [sp, #64]	@ 0x40
 800308e:	ed88 0b0a 	vstr	d0, [r8, #40]	@ 0x28

08003092 <??ZbZclHandleConfigReport_30>:
 8003092:	9801      	ldr	r0, [sp, #4]
 8003094:	f010 f9e1 	bl	801345a <ZbZclUptime>
 8003098:	f8c8 0010 	str.w	r0, [r8, #16]
 800309c:	2001      	movs	r0, #1
 800309e:	f88d 0002 	strb.w	r0, [sp, #2]
 80030a2:	e6b4      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

080030a4 <??ZbZclHandleConfigReport_29>:
 80030a4:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 80030a8:	4558      	cmp	r0, fp
 80030aa:	f43f aeb0 	beq.w	8002e0e <??ZbZclHandleConfigReport_2>

080030ae <??ZbZclHandleConfigReport_32>:
 80030ae:	9408      	str	r4, [sp, #32]
 80030b0:	4648      	mov	r0, r9
 80030b2:	b2c0      	uxtb	r0, r0
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d008      	beq.n	80030ca <??ZbZclHandleConfigReport_33>
 80030b8:	a806      	add	r0, sp, #24
 80030ba:	f7ff fda3 	bl	8002c04 <zcl_reporting_epsilon_check>
 80030be:	2800      	cmp	r0, #0
 80030c0:	d108      	bne.n	80030d4 <??ZbZclHandleConfigReport_34>
 80030c2:	2085      	movs	r0, #133	@ 0x85
 80030c4:	f88d 0000 	strb.w	r0, [sp]
 80030c8:	e041      	b.n	800314e <??ZbZclHandleConfigReport_15>

080030ca <??ZbZclHandleConfigReport_33>:
 80030ca:	f89d 1026 	ldrb.w	r1, [sp, #38]	@ 0x26
 80030ce:	a806      	add	r0, sp, #24
 80030d0:	f7ff fd6b 	bl	8002baa <zcl_reporting_epsilon_default>

080030d4 <??ZbZclHandleConfigReport_34>:
 80030d4:	2008      	movs	r0, #8
 80030d6:	9015      	str	r0, [sp, #84]	@ 0x54
 80030d8:	a810      	add	r0, sp, #64	@ 0x40
 80030da:	9014      	str	r0, [sp, #80]	@ 0x50
 80030dc:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 80030e0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80030e2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80030e4:	4658      	mov	r0, fp
 80030e6:	f014 fa4e 	bl	8017586 <__aeabi_memcpy>
 80030ea:	a906      	add	r1, sp, #24
 80030ec:	0020      	movs	r0, r4
 80030ee:	f7ff fbec 	bl	80028ca <zcl_reporting_save_curr_val>
 80030f2:	f88d 0000 	strb.w	r0, [sp]
 80030f6:	f89d 0000 	ldrb.w	r0, [sp]
 80030fa:	2800      	cmp	r0, #0
 80030fc:	d127      	bne.n	800314e <??ZbZclHandleConfigReport_15>

080030fe <??ZbZclHandleConfigReport_35>:
 80030fe:	a906      	add	r1, sp, #24
 8003100:	0020      	movs	r0, r4
 8003102:	f7ff fc55 	bl	80029b0 <zcl_reporting_create_new>
 8003106:	2800      	cmp	r0, #0
 8003108:	d103      	bne.n	8003112 <??ZbZclHandleConfigReport_36>
 800310a:	2189      	movs	r1, #137	@ 0x89
 800310c:	f88d 1000 	strb.w	r1, [sp]
 8003110:	e01d      	b.n	800314e <??ZbZclHandleConfigReport_15>

08003112 <??ZbZclHandleConfigReport_36>:
 8003112:	2101      	movs	r1, #1
 8003114:	f88d 1002 	strb.w	r1, [sp, #2]
 8003118:	e679      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

0800311a <??ZbZclHandleConfigReport_6>:
 800311a:	f89d 0001 	ldrb.w	r0, [sp, #1]
 800311e:	2801      	cmp	r0, #1
 8003120:	d10e      	bne.n	8003140 <??ZbZclHandleConfigReport_37>
 8003122:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003124:	1cb1      	adds	r1, r6, #2
 8003126:	4288      	cmp	r0, r1
 8003128:	d206      	bcs.n	8003138 <??ZbZclHandleConfigReport_38>
 800312a:	2380      	movs	r3, #128	@ 0x80
 800312c:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 800312e:	0029      	movs	r1, r5
 8003130:	0020      	movs	r0, r4
 8003132:	f010 fabf 	bl	80136b4 <ZbZclSendDefaultResponse>
 8003136:	e0a1      	b.n	800327c <??ZbZclHandleConfigReport_3>

08003138 <??ZbZclHandleConfigReport_38>:
 8003138:	208c      	movs	r0, #140	@ 0x8c
 800313a:	f88d 0000 	strb.w	r0, [sp]
 800313e:	e006      	b.n	800314e <??ZbZclHandleConfigReport_15>

08003140 <??ZbZclHandleConfigReport_37>:
 8003140:	2380      	movs	r3, #128	@ 0x80
 8003142:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8003144:	0029      	movs	r1, r5
 8003146:	0020      	movs	r0, r4
 8003148:	f010 fab4 	bl	80136b4 <ZbZclSendDefaultResponse>
 800314c:	e096      	b.n	800327c <??ZbZclHandleConfigReport_3>

0800314e <??ZbZclHandleConfigReport_15>:
 800314e:	f89d 0000 	ldrb.w	r0, [sp]
 8003152:	f88d 0003 	strb.w	r0, [sp, #3]
 8003156:	1d38      	adds	r0, r7, #4
 8003158:	2837      	cmp	r0, #55	@ 0x37
 800315a:	d210      	bcs.n	800317e <??ZbZclHandleConfigReport_4>

0800315c <??ZbZclHandleConfigReport_39>:
 800315c:	a83a      	add	r0, sp, #232	@ 0xe8
 800315e:	f89d 1000 	ldrb.w	r1, [sp]
 8003162:	55c1      	strb	r1, [r0, r7]
 8003164:	1c7f      	adds	r7, r7, #1
 8003166:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800316a:	55c1      	strb	r1, [r0, r7]
 800316c:	1c7f      	adds	r7, r7, #1
 800316e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8003172:	a83a      	add	r0, sp, #232	@ 0xe8
 8003174:	4438      	add	r0, r7
 8003176:	f003 fff0 	bl	800715a <putle16>
 800317a:	1cbf      	adds	r7, r7, #2
 800317c:	e647      	b.n	8002e0e <??ZbZclHandleConfigReport_2>

0800317e <??ZbZclHandleConfigReport_4>:
 800317e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003182:	2800      	cmp	r0, #0
 8003184:	d105      	bne.n	8003192 <??ZbZclHandleConfigReport_40>
 8003186:	2000      	movs	r0, #0
 8003188:	2100      	movs	r1, #0
 800318a:	aa3a      	add	r2, sp, #232	@ 0xe8
 800318c:	5411      	strb	r1, [r2, r0]
 800318e:	1c40      	adds	r0, r0, #1
 8003190:	0007      	movs	r7, r0

08003192 <??ZbZclHandleConfigReport_40>:
 8003192:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003196:	2800      	cmp	r0, #0
 8003198:	d127      	bne.n	80031ea <??ZbZclHandleConfigReport_41>
 800319a:	f05f 0920 	movs.w	r9, #32
 800319e:	f05f 0800 	movs.w	r8, #0
 80031a2:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 80031a6:	4642      	mov	r2, r8
 80031a8:	4649      	mov	r1, r9
 80031aa:	4650      	mov	r0, sl
 80031ac:	f004 fdb4 	bl	8007d18 <__aeabi_memset>
 80031b0:	9801      	ldr	r0, [sp, #4]
 80031b2:	f00f fcc9 	bl	8012b48 <ZbExtendedAddress>
 80031b6:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 80031ba:	8868      	ldrh	r0, [r5, #2]
 80031bc:	f88d 0068 	strb.w	r0, [sp, #104]	@ 0x68
 80031c0:	89a0      	ldrh	r0, [r4, #12]
 80031c2:	f8ad 006a 	strh.w	r0, [sp, #106]	@ 0x6a
 80031c6:	2003      	movs	r0, #3
 80031c8:	f88d 0070 	strb.w	r0, [sp, #112]	@ 0x70
 80031cc:	8a68      	ldrh	r0, [r5, #18]
 80031ce:	f8ad 0072 	strh.w	r0, [sp, #114]	@ 0x72
 80031d2:	8ae8      	ldrh	r0, [r5, #22]
 80031d4:	f8ad 0076 	strh.w	r0, [sp, #118]	@ 0x76
 80031d8:	e9d5 0106 	ldrd	r0, r1, [r5, #24]
 80031dc:	e9cd 011e 	strd	r0, r1, [sp, #120]	@ 0x78
 80031e0:	aa30      	add	r2, sp, #192	@ 0xc0
 80031e2:	a918      	add	r1, sp, #96	@ 0x60
 80031e4:	9801      	ldr	r0, [sp, #4]
 80031e6:	f00f feca 	bl	8012f7e <ZbApsmeBindReq>

080031ea <??ZbZclHandleConfigReport_41>:
 80031ea:	2200      	movs	r2, #0
 80031ec:	a924      	add	r1, sp, #144	@ 0x90
 80031ee:	0020      	movs	r0, r4
 80031f0:	f000 fda3 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 80031f4:	a824      	add	r0, sp, #144	@ 0x90
 80031f6:	f115 0110 	adds.w	r1, r5, #16
 80031fa:	2210      	movs	r2, #16
 80031fc:	f014 f9c3 	bl	8017586 <__aeabi_memcpy>
 8003200:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003204:	f000 fd31 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8003208:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 800320c:	f8bd 00b4 	ldrh.w	r0, [sp, #180]	@ 0xb4
 8003210:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 8003214:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 8003218:	2001      	movs	r0, #1
 800321a:	f88d 00b6 	strb.w	r0, [sp, #182]	@ 0xb6
 800321e:	2000      	movs	r0, #0
 8003220:	f88d 00b7 	strb.w	r0, [sp, #183]	@ 0xb7
 8003224:	a816      	add	r0, sp, #88	@ 0x58
 8003226:	9020      	str	r0, [sp, #128]	@ 0x80
 8003228:	a820      	add	r0, sp, #128	@ 0x80
 800322a:	9905      	ldr	r1, [sp, #20]
 800322c:	6041      	str	r1, [r0, #4]
 800322e:	a93a      	add	r1, sp, #232	@ 0xe8
 8003230:	6081      	str	r1, [r0, #8]
 8003232:	60c7      	str	r7, [r0, #12]
 8003234:	a820      	add	r0, sp, #128	@ 0x80
 8003236:	902a      	str	r0, [sp, #168]	@ 0xa8
 8003238:	2002      	movs	r0, #2
 800323a:	f8ad 00ac 	strh.w	r0, [sp, #172]	@ 0xac
 800323e:	2300      	movs	r3, #0
 8003240:	2200      	movs	r2, #0
 8003242:	a924      	add	r1, sp, #144	@ 0x90
 8003244:	9801      	ldr	r0, [sp, #4]
 8003246:	f00f fd95 	bl	8012d74 <ZbApsdeDataReqCallback>
 800324a:	f89d 0002 	ldrb.w	r0, [sp, #2]
 800324e:	2800      	cmp	r0, #0
 8003250:	d014      	beq.n	800327c <??ZbZclHandleConfigReport_3>
 8003252:	2301      	movs	r3, #1
 8003254:	f10d 0201 	add.w	r2, sp, #1
 8003258:	f240 410c 	movw	r1, #1036	@ 0x40c
 800325c:	9801      	ldr	r0, [sp, #4]
 800325e:	f010 f8e7 	bl	8013430 <ZbNwkGet>
 8003262:	2800      	cmp	r0, #0
 8003264:	d002      	beq.n	800326c <??ZbZclHandleConfigReport_43>
 8003266:	2000      	movs	r0, #0
 8003268:	f88d 0001 	strb.w	r0, [sp, #1]

0800326c <??ZbZclHandleConfigReport_43>:
 800326c:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8003270:	2800      	cmp	r0, #0
 8003272:	d103      	bne.n	800327c <??ZbZclHandleConfigReport_3>
 8003274:	21c8      	movs	r1, #200	@ 0xc8
 8003276:	0020      	movs	r0, r4
 8003278:	f7fe ff7f 	bl	800217a <zcl_report_kick>

0800327c <??ZbZclHandleConfigReport_3>:
 800327c:	b049      	add	sp, #292	@ 0x124
 800327e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003282 <ZbZclHandleReadReport>:
 8003282:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003286:	b09a      	sub	sp, #104	@ 0x68
 8003288:	4680      	mov	r8, r0
 800328a:	4691      	mov	r9, r2
 800328c:	f05f 0a00 	movs.w	sl, #0
 8003290:	2300      	movs	r3, #0
 8003292:	a28d      	add	r2, pc, #564	@ (adr r2, 80034c8 <??DataTable10>)
 8003294:	f8b8 101a 	ldrh.w	r1, [r8, #26]
 8003298:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800329c:	f010 fb92 	bl	80139c4 <zb_heap_alloc>
 80032a0:	0007      	movs	r7, r0
 80032a2:	2f00      	cmp	r7, #0
 80032a4:	d106      	bne.n	80032b4 <??ZbZclHandleReadReport_0>
 80032a6:	2389      	movs	r3, #137	@ 0x89
 80032a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80032aa:	4649      	mov	r1, r9
 80032ac:	4640      	mov	r0, r8
 80032ae:	f010 fa01 	bl	80136b4 <ZbZclSendDefaultResponse>
 80032b2:	e105      	b.n	80034c0 <??ZbZclHandleReadReport_1>

080032b4 <??ZbZclHandleReadReport_0>:
 80032b4:	2408      	movs	r4, #8
 80032b6:	2500      	movs	r5, #0
 80032b8:	ae01      	add	r6, sp, #4
 80032ba:	002a      	movs	r2, r5
 80032bc:	0021      	movs	r1, r4
 80032be:	0030      	movs	r0, r6
 80032c0:	f004 fd2a 	bl	8007d18 <__aeabi_memset>
 80032c4:	2000      	movs	r0, #0
 80032c6:	f88d 0004 	strb.w	r0, [sp, #4]
 80032ca:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032cc:	7840      	ldrb	r0, [r0, #1]
 80032ce:	f88d 0005 	strb.w	r0, [sp, #5]
 80032d2:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032d4:	7880      	ldrb	r0, [r0, #2]
 80032d6:	2800      	cmp	r0, #0
 80032d8:	d103      	bne.n	80032e2 <??ZbZclHandleReadReport_2>
 80032da:	2001      	movs	r0, #1
 80032dc:	f88d 0006 	strb.w	r0, [sp, #6]
 80032e0:	e002      	b.n	80032e8 <??ZbZclHandleReadReport_3>

080032e2 <??ZbZclHandleReadReport_2>:
 80032e2:	2000      	movs	r0, #0
 80032e4:	f88d 0006 	strb.w	r0, [sp, #6]

080032e8 <??ZbZclHandleReadReport_3>:
 80032e8:	2001      	movs	r0, #1
 80032ea:	f88d 0007 	strb.w	r0, [sp, #7]
 80032ee:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032f0:	8880      	ldrh	r0, [r0, #4]
 80032f2:	f8ad 0008 	strh.w	r0, [sp, #8]
 80032f6:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80032f8:	7980      	ldrb	r0, [r0, #6]
 80032fa:	f88d 000a 	strb.w	r0, [sp, #10]
 80032fe:	2009      	movs	r0, #9
 8003300:	f88d 000b 	strb.w	r0, [sp, #11]
 8003304:	2205      	movs	r2, #5
 8003306:	0039      	movs	r1, r7
 8003308:	a801      	add	r0, sp, #4
 800330a:	f003 f93f 	bl	800658c <ZbZclAppendHeader>
 800330e:	0004      	movs	r4, r0
 8003310:	2c00      	cmp	r4, #0
 8003312:	d506      	bpl.n	8003322 <??ZbZclHandleReadReport_4>
 8003314:	2380      	movs	r3, #128	@ 0x80
 8003316:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8003318:	4649      	mov	r1, r9
 800331a:	4640      	mov	r0, r8
 800331c:	f010 f9ca 	bl	80136b4 <ZbZclSendDefaultResponse>
 8003320:	e0ce      	b.n	80034c0 <??ZbZclHandleReadReport_1>

08003322 <??ZbZclHandleReadReport_4>:
 8003322:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 8003326:	4582      	cmp	sl, r0
 8003328:	f080 80a1 	bcs.w	800346e <??ZbZclHandleReadReport_5>
 800332c:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 8003330:	f11a 0103 	adds.w	r1, sl, #3
 8003334:	4288      	cmp	r0, r1
 8003336:	d206      	bcs.n	8003346 <??ZbZclHandleReadReport_6>
 8003338:	2380      	movs	r3, #128	@ 0x80
 800333a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800333c:	4649      	mov	r1, r9
 800333e:	4640      	mov	r0, r8
 8003340:	f010 f9b8 	bl	80136b4 <ZbZclSendDefaultResponse>
 8003344:	e0bc      	b.n	80034c0 <??ZbZclHandleReadReport_1>

08003346 <??ZbZclHandleReadReport_6>:
 8003346:	4650      	mov	r0, sl
 8003348:	f110 0a01 	adds.w	sl, r0, #1
 800334c:	f8d9 1024 	ldr.w	r1, [r9, #36]	@ 0x24
 8003350:	5c08      	ldrb	r0, [r1, r0]
 8003352:	2800      	cmp	r0, #0
 8003354:	d003      	beq.n	800335e <??ZbZclHandleReadReport_7>
 8003356:	2001      	movs	r0, #1
 8003358:	f88d 0000 	strb.w	r0, [sp]
 800335c:	e002      	b.n	8003364 <??ZbZclHandleReadReport_8>

0800335e <??ZbZclHandleReadReport_7>:
 800335e:	2000      	movs	r0, #0
 8003360:	f88d 0000 	strb.w	r0, [sp]

08003364 <??ZbZclHandleReadReport_8>:
 8003364:	f8d9 0024 	ldr.w	r0, [r9, #36]	@ 0x24
 8003368:	4450      	add	r0, sl
 800336a:	f003 feaa 	bl	80070c2 <pletoh16>
 800336e:	f8ad 0002 	strh.w	r0, [sp, #2]
 8003372:	f11a 0a02 	adds.w	sl, sl, #2
 8003376:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 800337a:	4640      	mov	r0, r8
 800337c:	f7fc ff2f 	bl	80001de <ZbZclAttrFind>
 8003380:	0006      	movs	r6, r0
 8003382:	2e00      	cmp	r6, #0
 8003384:	d102      	bne.n	800338c <??ZbZclHandleReadReport_9>
 8003386:	f05f 0b86 	movs.w	fp, #134	@ 0x86
 800338a:	e05c      	b.n	8003446 <??ZbZclHandleReadReport_10>

0800338c <??ZbZclHandleReadReport_9>:
 800338c:	68b0      	ldr	r0, [r6, #8]
 800338e:	7900      	ldrb	r0, [r0, #4]
 8003390:	0780      	lsls	r0, r0, #30
 8003392:	d402      	bmi.n	800339a <??ZbZclHandleReadReport_11>
 8003394:	f05f 0b8c 	movs.w	fp, #140	@ 0x8c
 8003398:	e055      	b.n	8003446 <??ZbZclHandleReadReport_10>

0800339a <??ZbZclHandleReadReport_11>:
 800339a:	f89d 2000 	ldrb.w	r2, [sp]
 800339e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 80033a2:	4640      	mov	r0, r8
 80033a4:	f7ff fa3f 	bl	8002826 <zcl_reporting_find>
 80033a8:	0005      	movs	r5, r0
 80033aa:	2d00      	cmp	r5, #0
 80033ac:	d102      	bne.n	80033b4 <??ZbZclHandleReadReport_12>
 80033ae:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 80033b2:	e048      	b.n	8003446 <??ZbZclHandleReadReport_10>

080033b4 <??ZbZclHandleReadReport_12>:
 80033b4:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 80033b6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80033ba:	4288      	cmp	r0, r1
 80033bc:	d102      	bne.n	80033c4 <??ZbZclHandleReadReport_13>
 80033be:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 80033c2:	e040      	b.n	8003446 <??ZbZclHandleReadReport_10>

080033c4 <??ZbZclHandleReadReport_13>:
 80033c4:	2020      	movs	r0, #32
 80033c6:	9005      	str	r0, [sp, #20]
 80033c8:	2000      	movs	r0, #0
 80033ca:	9004      	str	r0, [sp, #16]
 80033cc:	f10d 0b18 	add.w	fp, sp, #24
 80033d0:	9a04      	ldr	r2, [sp, #16]
 80033d2:	9905      	ldr	r1, [sp, #20]
 80033d4:	4658      	mov	r0, fp
 80033d6:	f004 fc9f 	bl	8007d18 <__aeabi_memset>
 80033da:	f89d 0000 	ldrb.w	r0, [sp]
 80033de:	2800      	cmp	r0, #0
 80033e0:	d003      	beq.n	80033ea <??ZbZclHandleReadReport_14>
 80033e2:	2001      	movs	r0, #1
 80033e4:	f88d 0018 	strb.w	r0, [sp, #24]
 80033e8:	e002      	b.n	80033f0 <??ZbZclHandleReadReport_15>

080033ea <??ZbZclHandleReadReport_14>:
 80033ea:	2000      	movs	r0, #0
 80033ec:	f88d 0018 	strb.w	r0, [sp, #24]

080033f0 <??ZbZclHandleReadReport_15>:
 80033f0:	89a8      	ldrh	r0, [r5, #12]
 80033f2:	f8ad 001a 	strh.w	r0, [sp, #26]
 80033f6:	7ba8      	ldrb	r0, [r5, #14]
 80033f8:	f88d 001c 	strb.w	r0, [sp, #28]
 80033fc:	8c28      	ldrh	r0, [r5, #32]
 80033fe:	f8ad 001e 	strh.w	r0, [sp, #30]
 8003402:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8003404:	f8ad 0020 	strh.w	r0, [sp, #32]
 8003408:	ed95 0b0a 	vldr	d0, [r5, #40]	@ 0x28
 800340c:	ed8d 0b0a 	vstr	d0, [sp, #40]	@ 0x28
 8003410:	2000      	movs	r0, #0
 8003412:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8003416:	2000      	movs	r0, #0
 8003418:	5538      	strb	r0, [r7, r4]
 800341a:	1c64      	adds	r4, r4, #1
 800341c:	f8b8 201a 	ldrh.w	r2, [r8, #26]
 8003420:	0020      	movs	r0, r4
 8003422:	b280      	uxth	r0, r0
 8003424:	1a12      	subs	r2, r2, r0
 8003426:	eb07 0104 	add.w	r1, r7, r4
 800342a:	a806      	add	r0, sp, #24
 800342c:	f000 f896 	bl	800355c <zcl_append_report_config_record>
 8003430:	9003      	str	r0, [sp, #12]
 8003432:	9803      	ldr	r0, [sp, #12]
 8003434:	2800      	cmp	r0, #0
 8003436:	d503      	bpl.n	8003440 <??ZbZclHandleReadReport_16>
 8003438:	1e64      	subs	r4, r4, #1
 800343a:	f05f 0b01 	movs.w	fp, #1
 800343e:	e002      	b.n	8003446 <??ZbZclHandleReadReport_10>

08003440 <??ZbZclHandleReadReport_16>:
 8003440:	9803      	ldr	r0, [sp, #12]
 8003442:	1904      	adds	r4, r0, r4
 8003444:	e76d      	b.n	8003322 <??ZbZclHandleReadReport_4>

08003446 <??ZbZclHandleReadReport_10>:
 8003446:	f8b8 001a 	ldrh.w	r0, [r8, #26]
 800344a:	1ce1      	adds	r1, r4, #3
 800344c:	4288      	cmp	r0, r1
 800344e:	d30e      	bcc.n	800346e <??ZbZclHandleReadReport_5>

08003450 <??ZbZclHandleReadReport_17>:
 8003450:	f807 b004 	strb.w	fp, [r7, r4]
 8003454:	1c64      	adds	r4, r4, #1
 8003456:	f89d 0000 	ldrb.w	r0, [sp]
 800345a:	5538      	strb	r0, [r7, r4]
 800345c:	1c64      	adds	r4, r4, #1
 800345e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8003462:	eb07 0004 	add.w	r0, r7, r4
 8003466:	f003 fe78 	bl	800715a <putle16>
 800346a:	1ca4      	adds	r4, r4, #2
 800346c:	e759      	b.n	8003322 <??ZbZclHandleReadReport_4>

0800346e <??ZbZclHandleReadReport_5>:
 800346e:	464a      	mov	r2, r9
 8003470:	a90e      	add	r1, sp, #56	@ 0x38
 8003472:	4640      	mov	r0, r8
 8003474:	f000 fc61 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8003478:	a80e      	add	r0, sp, #56	@ 0x38
 800347a:	f119 0110 	adds.w	r1, r9, #16
 800347e:	2210      	movs	r2, #16
 8003480:	f014 f881 	bl	8017586 <__aeabi_memcpy>
 8003484:	f899 002a 	ldrb.w	r0, [r9, #42]	@ 0x2a
 8003488:	f000 fbef 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 800348c:	f8ad 005c 	strh.w	r0, [sp, #92]	@ 0x5c
 8003490:	2001      	movs	r0, #1
 8003492:	f88d 005e 	strb.w	r0, [sp, #94]	@ 0x5e
 8003496:	2000      	movs	r0, #0
 8003498:	f88d 005f 	strb.w	r0, [sp, #95]	@ 0x5f
 800349c:	9714      	str	r7, [sp, #80]	@ 0x50
 800349e:	0020      	movs	r0, r4
 80034a0:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
 80034a4:	2300      	movs	r3, #0
 80034a6:	2200      	movs	r2, #0
 80034a8:	a90e      	add	r1, sp, #56	@ 0x38
 80034aa:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80034ae:	f00f fc61 	bl	8012d74 <ZbApsdeDataReqCallback>
 80034b2:	2300      	movs	r3, #0
 80034b4:	a204      	add	r2, pc, #16	@ (adr r2, 80034c8 <??DataTable10>)
 80034b6:	0039      	movs	r1, r7
 80034b8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80034bc:	f010 fa91 	bl	80139e2 <zb_heap_free>

080034c0 <??ZbZclHandleReadReport_1>:
 80034c0:	b01b      	add	sp, #108	@ 0x6c
 80034c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080034c8 <??DataTable10>:
 80034c8:	0000 0000                                   ....

080034cc <ZbZclHandleReportAttr>:
 80034cc:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d0:	0004      	movs	r4, r0
 80034d2:	000d      	movs	r5, r1
 80034d4:	0016      	movs	r6, r2
 80034d6:	f05f 0a00 	movs.w	sl, #0
 80034da:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80034dc:	2800      	cmp	r0, #0
 80034de:	d03b      	beq.n	8003558 <??ZbZclHandleReportAttr_0>

080034e0 <??ZbZclHandleReportAttr_1>:
 80034e0:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80034e2:	4651      	mov	r1, sl
 80034e4:	b289      	uxth	r1, r1
 80034e6:	1cc9      	adds	r1, r1, #3
 80034e8:	4288      	cmp	r0, r1
 80034ea:	d335      	bcc.n	8003558 <??ZbZclHandleReportAttr_0>

080034ec <??ZbZclHandleReportAttr_3>:
 80034ec:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80034ee:	4651      	mov	r1, sl
 80034f0:	b289      	uxth	r1, r1
 80034f2:	4408      	add	r0, r1
 80034f4:	f003 fde5 	bl	80070c2 <pletoh16>
 80034f8:	0007      	movs	r7, r0
 80034fa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80034fc:	4651      	mov	r1, sl
 80034fe:	b289      	uxth	r1, r1
 8003500:	4408      	add	r0, r1
 8003502:	7880      	ldrb	r0, [r0, #2]
 8003504:	4680      	mov	r8, r0
 8003506:	f11a 0a03 	adds.w	sl, sl, #3
 800350a:	2300      	movs	r3, #0
 800350c:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 800350e:	4650      	mov	r0, sl
 8003510:	b280      	uxth	r0, r0
 8003512:	1a12      	subs	r2, r2, r0
 8003514:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8003516:	4651      	mov	r1, sl
 8003518:	b289      	uxth	r1, r1
 800351a:	4401      	add	r1, r0
 800351c:	4640      	mov	r0, r8
 800351e:	b2c0      	uxtb	r0, r0
 8003520:	f7fd fd89 	bl	8001036 <ZbZclAttrParseLength>
 8003524:	4681      	mov	r9, r0
 8003526:	f1b9 0f00 	cmp.w	r9, #0
 800352a:	d415      	bmi.n	8003558 <??ZbZclHandleReportAttr_0>

0800352c <??ZbZclHandleReportAttr_4>:
 800352c:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800352e:	ebb0 000a 	subs.w	r0, r0, sl
 8003532:	b280      	uxth	r0, r0
 8003534:	9001      	str	r0, [sp, #4]
 8003536:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8003538:	4651      	mov	r1, sl
 800353a:	b289      	uxth	r1, r1
 800353c:	4408      	add	r0, r1
 800353e:	9000      	str	r0, [sp, #0]
 8003540:	4643      	mov	r3, r8
 8003542:	b2db      	uxtb	r3, r3
 8003544:	003a      	movs	r2, r7
 8003546:	b292      	uxth	r2, r2
 8003548:	0031      	movs	r1, r6
 800354a:	0020      	movs	r0, r4
 800354c:	f8d4 c05c 	ldr.w	ip, [r4, #92]	@ 0x5c
 8003550:	47e0      	blx	ip
 8003552:	eb19 0a0a 	adds.w	sl, r9, sl
 8003556:	e7c3      	b.n	80034e0 <??ZbZclHandleReportAttr_1>

08003558 <??ZbZclHandleReportAttr_0>:
 8003558:	e8bd 87f3 	ldmia.w	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, pc}

0800355c <zcl_append_report_config_record>:
 800355c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003560:	0005      	movs	r5, r0
 8003562:	000e      	movs	r6, r1
 8003564:	4690      	mov	r8, r2
 8003566:	2700      	movs	r7, #0
 8003568:	7828      	ldrb	r0, [r5, #0]
 800356a:	2800      	cmp	r0, #0
 800356c:	d003      	beq.n	8003576 <??zcl_append_report_config_record_0>
 800356e:	2801      	cmp	r0, #1
 8003570:	f000 80f4 	beq.w	800375c <??zcl_append_report_config_record_1>
 8003574:	e108      	b.n	8003788 <??zcl_append_report_config_record_2>

08003576 <??zcl_append_report_config_record_0>:
 8003576:	7928      	ldrb	r0, [r5, #4]
 8003578:	f004 faa8 	bl	8007acc <ZbZclAttrIsFloat>
 800357c:	2800      	cmp	r0, #0
 800357e:	d002      	beq.n	8003586 <??zcl_append_report_config_record_3>
 8003580:	2001      	movs	r0, #1
 8003582:	4681      	mov	r9, r0
 8003584:	e009      	b.n	800359a <??zcl_append_report_config_record_4>

08003586 <??zcl_append_report_config_record_3>:
 8003586:	7928      	ldrb	r0, [r5, #4]
 8003588:	f7fd fe06 	bl	8001198 <ZbZclAttrIsAnalog>
 800358c:	2800      	cmp	r0, #0
 800358e:	d002      	beq.n	8003596 <??zcl_append_report_config_record_5>
 8003590:	2001      	movs	r0, #1
 8003592:	4681      	mov	r9, r0
 8003594:	e001      	b.n	800359a <??zcl_append_report_config_record_4>

08003596 <??zcl_append_report_config_record_5>:
 8003596:	2000      	movs	r0, #0
 8003598:	4681      	mov	r9, r0

0800359a <??zcl_append_report_config_record_4>:
 800359a:	f1b8 0f08 	cmp.w	r8, #8
 800359e:	d202      	bcs.n	80035a6 <??zcl_append_report_config_record_6>
 80035a0:	f05f 30ff 	movs.w	r0, #4294967295
 80035a4:	e0f3      	b.n	800378e <??zcl_append_report_config_record_7>

080035a6 <??zcl_append_report_config_record_6>:
 80035a6:	7828      	ldrb	r0, [r5, #0]
 80035a8:	55f0      	strb	r0, [r6, r7]
 80035aa:	1c7f      	adds	r7, r7, #1
 80035ac:	8869      	ldrh	r1, [r5, #2]
 80035ae:	eb06 0007 	add.w	r0, r6, r7
 80035b2:	f003 fdd2 	bl	800715a <putle16>
 80035b6:	1cbf      	adds	r7, r7, #2
 80035b8:	7928      	ldrb	r0, [r5, #4]
 80035ba:	55f0      	strb	r0, [r6, r7]
 80035bc:	1c7f      	adds	r7, r7, #1
 80035be:	88e9      	ldrh	r1, [r5, #6]
 80035c0:	eb06 0007 	add.w	r0, r6, r7
 80035c4:	f003 fdc9 	bl	800715a <putle16>
 80035c8:	1cbf      	adds	r7, r7, #2
 80035ca:	8929      	ldrh	r1, [r5, #8]
 80035cc:	eb06 0007 	add.w	r0, r6, r7
 80035d0:	f003 fdc3 	bl	800715a <putle16>
 80035d4:	1cbf      	adds	r7, r7, #2
 80035d6:	4648      	mov	r0, r9
 80035d8:	b2c0      	uxtb	r0, r0
 80035da:	2800      	cmp	r0, #0
 80035dc:	f000 80bd 	beq.w	800375a <??zcl_append_report_config_record_8>
 80035e0:	7928      	ldrb	r0, [r5, #4]
 80035e2:	f7fd fc9d 	bl	8000f20 <ZbZclAttrTypeLength>
 80035e6:	0004      	movs	r4, r0
 80035e8:	2c00      	cmp	r4, #0
 80035ea:	d101      	bne.n	80035f0 <??zcl_append_report_config_record_9>
 80035ec:	2001      	movs	r0, #1
 80035ee:	e0ce      	b.n	800378e <??zcl_append_report_config_record_7>

080035f0 <??zcl_append_report_config_record_9>:
 80035f0:	2c01      	cmp	r4, #1
 80035f2:	d00e      	beq.n	8003612 <??zcl_append_report_config_record_10>
 80035f4:	f0c0 80af 	bcc.w	8003756 <??zcl_append_report_config_record_11>
 80035f8:	2c03      	cmp	r4, #3
 80035fa:	d02f      	beq.n	800365c <??zcl_append_report_config_record_12>
 80035fc:	d319      	bcc.n	8003632 <??zcl_append_report_config_record_13>
 80035fe:	2c05      	cmp	r4, #5
 8003600:	d054      	beq.n	80036ac <??zcl_append_report_config_record_14>
 8003602:	d33f      	bcc.n	8003684 <??zcl_append_report_config_record_15>
 8003604:	2c07      	cmp	r4, #7
 8003606:	d07c      	beq.n	8003702 <??zcl_append_report_config_record_16>
 8003608:	d365      	bcc.n	80036d6 <??zcl_append_report_config_record_17>
 800360a:	2c08      	cmp	r4, #8
 800360c:	f000 808e 	beq.w	800372c <??zcl_append_report_config_record_18>
 8003610:	e0a1      	b.n	8003756 <??zcl_append_report_config_record_11>

08003612 <??zcl_append_report_config_record_10>:
 8003612:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003616:	2201      	movs	r2, #1
 8003618:	4b5f      	ldr	r3, [pc, #380]	@ (8003798 <??DataTable11_1>)
 800361a:	f005 f841 	bl	80086a0 <__aeabi_cdrcmple>
 800361e:	d801      	bhi.n	8003624 <??zcl_append_report_config_record_19>
 8003620:	2001      	movs	r0, #1
 8003622:	e0b4      	b.n	800378e <??zcl_append_report_config_record_7>

08003624 <??zcl_append_report_config_record_19>:
 8003624:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003628:	f005 f892 	bl	8008750 <__aeabi_d2iz>
 800362c:	55f0      	strb	r0, [r6, r7]
 800362e:	1c7f      	adds	r7, r7, #1
 8003630:	e093      	b.n	800375a <??zcl_append_report_config_record_8>

08003632 <??zcl_append_report_config_record_13>:
 8003632:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003636:	2201      	movs	r2, #1
 8003638:	4b58      	ldr	r3, [pc, #352]	@ (800379c <??DataTable11_2>)
 800363a:	f005 f831 	bl	80086a0 <__aeabi_cdrcmple>
 800363e:	d801      	bhi.n	8003644 <??zcl_append_report_config_record_20>
 8003640:	2001      	movs	r0, #1
 8003642:	e0a4      	b.n	800378e <??zcl_append_report_config_record_7>

08003644 <??zcl_append_report_config_record_20>:
 8003644:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003648:	f005 f882 	bl	8008750 <__aeabi_d2iz>
 800364c:	0001      	movs	r1, r0
 800364e:	b289      	uxth	r1, r1
 8003650:	eb06 0007 	add.w	r0, r6, r7
 8003654:	f003 fd81 	bl	800715a <putle16>
 8003658:	1cbf      	adds	r7, r7, #2
 800365a:	e07e      	b.n	800375a <??zcl_append_report_config_record_8>

0800365c <??zcl_append_report_config_record_12>:
 800365c:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003660:	4a4f      	ldr	r2, [pc, #316]	@ (80037a0 <??DataTable11_3>)
 8003662:	4b50      	ldr	r3, [pc, #320]	@ (80037a4 <??DataTable11_4>)
 8003664:	f005 f81c 	bl	80086a0 <__aeabi_cdrcmple>
 8003668:	d801      	bhi.n	800366e <??zcl_append_report_config_record_21>
 800366a:	2001      	movs	r0, #1
 800366c:	e08f      	b.n	800378e <??zcl_append_report_config_record_7>

0800366e <??zcl_append_report_config_record_21>:
 800366e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003672:	f005 f895 	bl	80087a0 <__aeabi_d2uiz>
 8003676:	0001      	movs	r1, r0
 8003678:	eb06 0007 	add.w	r0, r6, r7
 800367c:	f003 fd73 	bl	8007166 <putle24>
 8003680:	1cff      	adds	r7, r7, #3
 8003682:	e06a      	b.n	800375a <??zcl_append_report_config_record_8>

08003684 <??zcl_append_report_config_record_15>:
 8003684:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003688:	4a47      	ldr	r2, [pc, #284]	@ (80037a8 <??DataTable11_5>)
 800368a:	4b48      	ldr	r3, [pc, #288]	@ (80037ac <??DataTable11_6>)
 800368c:	f005 f808 	bl	80086a0 <__aeabi_cdrcmple>
 8003690:	d801      	bhi.n	8003696 <??zcl_append_report_config_record_22>
 8003692:	2001      	movs	r0, #1
 8003694:	e07b      	b.n	800378e <??zcl_append_report_config_record_7>

08003696 <??zcl_append_report_config_record_22>:
 8003696:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800369a:	f005 f881 	bl	80087a0 <__aeabi_d2uiz>
 800369e:	0001      	movs	r1, r0
 80036a0:	eb06 0007 	add.w	r0, r6, r7
 80036a4:	f003 fd6b 	bl	800717e <putle32>
 80036a8:	1d3f      	adds	r7, r7, #4
 80036aa:	e056      	b.n	800375a <??zcl_append_report_config_record_8>

080036ac <??zcl_append_report_config_record_14>:
 80036ac:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036b0:	4a3f      	ldr	r2, [pc, #252]	@ (80037b0 <??DataTable11_7>)
 80036b2:	4b40      	ldr	r3, [pc, #256]	@ (80037b4 <??DataTable11_8>)
 80036b4:	f004 fff4 	bl	80086a0 <__aeabi_cdrcmple>
 80036b8:	d801      	bhi.n	80036be <??zcl_append_report_config_record_23>
 80036ba:	2001      	movs	r0, #1
 80036bc:	e067      	b.n	800378e <??zcl_append_report_config_record_7>

080036be <??zcl_append_report_config_record_23>:
 80036be:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036c2:	f005 f90d 	bl	80088e0 <__aeabi_d2ulz>
 80036c6:	0002      	movs	r2, r0
 80036c8:	000b      	movs	r3, r1
 80036ca:	eb06 0007 	add.w	r0, r6, r7
 80036ce:	f003 fd61 	bl	8007194 <putle40>
 80036d2:	1d7f      	adds	r7, r7, #5
 80036d4:	e041      	b.n	800375a <??zcl_append_report_config_record_8>

080036d6 <??zcl_append_report_config_record_17>:
 80036d6:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036da:	f07f 021e 	mvns.w	r2, #30
 80036de:	4b36      	ldr	r3, [pc, #216]	@ (80037b8 <??DataTable11_9>)
 80036e0:	f004 ffde 	bl	80086a0 <__aeabi_cdrcmple>
 80036e4:	d801      	bhi.n	80036ea <??zcl_append_report_config_record_24>
 80036e6:	2001      	movs	r0, #1
 80036e8:	e051      	b.n	800378e <??zcl_append_report_config_record_7>

080036ea <??zcl_append_report_config_record_24>:
 80036ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80036ee:	f005 f8f7 	bl	80088e0 <__aeabi_d2ulz>
 80036f2:	0002      	movs	r2, r0
 80036f4:	000b      	movs	r3, r1
 80036f6:	eb06 0007 	add.w	r0, r6, r7
 80036fa:	f003 fd55 	bl	80071a8 <putle48>
 80036fe:	1dbf      	adds	r7, r7, #6
 8003700:	e02b      	b.n	800375a <??zcl_append_report_config_record_8>

08003702 <??zcl_append_report_config_record_16>:
 8003702:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003706:	2201      	movs	r2, #1
 8003708:	4b2c      	ldr	r3, [pc, #176]	@ (80037bc <??DataTable11_10>)
 800370a:	f004 ffc9 	bl	80086a0 <__aeabi_cdrcmple>
 800370e:	d801      	bhi.n	8003714 <??zcl_append_report_config_record_25>
 8003710:	2001      	movs	r0, #1
 8003712:	e03c      	b.n	800378e <??zcl_append_report_config_record_7>

08003714 <??zcl_append_report_config_record_25>:
 8003714:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003718:	f005 f8e2 	bl	80088e0 <__aeabi_d2ulz>
 800371c:	0002      	movs	r2, r0
 800371e:	000b      	movs	r3, r1
 8003720:	eb06 0007 	add.w	r0, r6, r7
 8003724:	f003 fd4f 	bl	80071c6 <putle56>
 8003728:	1dff      	adds	r7, r7, #7
 800372a:	e016      	b.n	800375a <??zcl_append_report_config_record_8>

0800372c <??zcl_append_report_config_record_18>:
 800372c:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003730:	2201      	movs	r2, #1
 8003732:	4b23      	ldr	r3, [pc, #140]	@ (80037c0 <??DataTable11_11>)
 8003734:	f004 ffb4 	bl	80086a0 <__aeabi_cdrcmple>
 8003738:	d801      	bhi.n	800373e <??zcl_append_report_config_record_26>
 800373a:	2001      	movs	r0, #1
 800373c:	e027      	b.n	800378e <??zcl_append_report_config_record_7>

0800373e <??zcl_append_report_config_record_26>:
 800373e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003742:	f005 f8cd 	bl	80088e0 <__aeabi_d2ulz>
 8003746:	0002      	movs	r2, r0
 8003748:	000b      	movs	r3, r1
 800374a:	eb06 0007 	add.w	r0, r6, r7
 800374e:	f003 fd49 	bl	80071e4 <putle64>
 8003752:	3708      	adds	r7, #8
 8003754:	e001      	b.n	800375a <??zcl_append_report_config_record_8>

08003756 <??zcl_append_report_config_record_11>:
 8003756:	2001      	movs	r0, #1
 8003758:	e019      	b.n	800378e <??zcl_append_report_config_record_7>

0800375a <??zcl_append_report_config_record_8>:
 800375a:	e017      	b.n	800378c <??zcl_append_report_config_record_27>

0800375c <??zcl_append_report_config_record_1>:
 800375c:	f1b8 0f08 	cmp.w	r8, #8
 8003760:	d202      	bcs.n	8003768 <??zcl_append_report_config_record_28>
 8003762:	f05f 30ff 	movs.w	r0, #4294967295
 8003766:	e012      	b.n	800378e <??zcl_append_report_config_record_7>

08003768 <??zcl_append_report_config_record_28>:
 8003768:	7828      	ldrb	r0, [r5, #0]
 800376a:	55f0      	strb	r0, [r6, r7]
 800376c:	1c7f      	adds	r7, r7, #1
 800376e:	8869      	ldrh	r1, [r5, #2]
 8003770:	eb06 0007 	add.w	r0, r6, r7
 8003774:	f003 fcf1 	bl	800715a <putle16>
 8003778:	1cbf      	adds	r7, r7, #2
 800377a:	8b29      	ldrh	r1, [r5, #24]
 800377c:	eb06 0007 	add.w	r0, r6, r7
 8003780:	f003 fceb 	bl	800715a <putle16>
 8003784:	1cbf      	adds	r7, r7, #2
 8003786:	e001      	b.n	800378c <??zcl_append_report_config_record_27>

08003788 <??zcl_append_report_config_record_2>:
 8003788:	2001      	movs	r0, #1
 800378a:	e000      	b.n	800378e <??zcl_append_report_config_record_7>

0800378c <??zcl_append_report_config_record_27>:
 800378c:	0038      	movs	r0, r7

0800378e <??zcl_append_report_config_record_7>:
 800378e:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

08003794 <??DataTable11>:
 8003794:	0000 3ff0                                   ...?

08003798 <??DataTable11_1>:
 8003798:	e000 406f                                   ..o@

0800379c <??DataTable11_2>:
 800379c:	ffe0 40ef                                   ...@

080037a0 <??DataTable11_3>:
 80037a0:	0001 e000                                   ....

080037a4 <??DataTable11_4>:
 80037a4:	ffff 416f                                   ..oA

080037a8 <??DataTable11_5>:
 80037a8:	0001 ffe0                                   ....

080037ac <??DataTable11_6>:
 80037ac:	ffff 41ef                                   ...A

080037b0 <??DataTable11_7>:
 80037b0:	e001 ffff                                   ....

080037b4 <??DataTable11_8>:
 80037b4:	ffff 426f                                   ..oB

080037b8 <??DataTable11_9>:
 80037b8:	ffff 42ef                                   ...B

080037bc <??DataTable11_10>:
 80037bc:	0000 4370                                   ..pC

080037c0 <??DataTable11_11>:
 80037c0:	0000 43f0                                   ...C

080037c4 <ZbZclAttrReportConfigReq>:
 80037c4:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c8:	b09b      	sub	sp, #108	@ 0x6c
 80037ca:	0004      	movs	r4, r0
 80037cc:	000d      	movs	r5, r1
 80037ce:	001e      	movs	r6, r3
 80037d0:	2700      	movs	r7, #0
 80037d2:	7c28      	ldrb	r0, [r5, #16]
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d002      	beq.n	80037de <??ZbZclAttrReportConfigReq_0>
 80037d8:	7c28      	ldrb	r0, [r5, #16]
 80037da:	2807      	cmp	r0, #7
 80037dc:	d301      	bcc.n	80037e2 <??ZbZclAttrReportConfigReq_1>

080037de <??ZbZclAttrReportConfigReq_0>:
 80037de:	2001      	movs	r0, #1
 80037e0:	e059      	b.n	8003896 <??ZbZclAttrReportConfigReq_2>

080037e2 <??ZbZclAttrReportConfigReq_1>:
 80037e2:	f05f 0800 	movs.w	r8, #0

080037e6 <??ZbZclAttrReportConfigReq_3>:
 80037e6:	7c28      	ldrb	r0, [r5, #16]
 80037e8:	4580      	cmp	r8, r0
 80037ea:	d215      	bcs.n	8003818 <??ZbZclAttrReportConfigReq_4>
 80037ec:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80037f0:	4428      	add	r0, r5
 80037f2:	f110 0918 	adds.w	r9, r0, #24
 80037f6:	f1d7 0239 	rsbs	r2, r7, #57	@ 0x39
 80037fa:	a80c      	add	r0, sp, #48	@ 0x30
 80037fc:	eb00 0107 	add.w	r1, r0, r7
 8003800:	4648      	mov	r0, r9
 8003802:	f7ff feab 	bl	800355c <zcl_append_report_config_record>
 8003806:	0001      	movs	r1, r0
 8003808:	2901      	cmp	r1, #1
 800380a:	da01      	bge.n	8003810 <??ZbZclAttrReportConfigReq_5>
 800380c:	2001      	movs	r0, #1
 800380e:	e042      	b.n	8003896 <??ZbZclAttrReportConfigReq_2>

08003810 <??ZbZclAttrReportConfigReq_5>:
 8003810:	19cf      	adds	r7, r1, r7
 8003812:	f118 0801 	adds.w	r8, r8, #1
 8003816:	e7e6      	b.n	80037e6 <??ZbZclAttrReportConfigReq_3>

08003818 <??ZbZclAttrReportConfigReq_4>:
 8003818:	f05f 0930 	movs.w	r9, #48	@ 0x30
 800381c:	f05f 0a00 	movs.w	sl, #0
 8003820:	46eb      	mov	fp, sp
 8003822:	4652      	mov	r2, sl
 8003824:	4649      	mov	r1, r9
 8003826:	4658      	mov	r0, fp
 8003828:	f004 fa76 	bl	8007d18 <__aeabi_memset>
 800382c:	2000      	movs	r0, #0
 800382e:	f88d 001a 	strb.w	r0, [sp, #26]
 8003832:	8a20      	ldrh	r0, [r4, #16]
 8003834:	2800      	cmp	r0, #0
 8003836:	d001      	beq.n	800383c <??ZbZclAttrReportConfigReq_6>
 8003838:	2001      	movs	r0, #1
 800383a:	e000      	b.n	800383e <??ZbZclAttrReportConfigReq_7>

0800383c <??ZbZclAttrReportConfigReq_6>:
 800383c:	2000      	movs	r0, #0

0800383e <??ZbZclAttrReportConfigReq_7>:
 800383e:	f88d 001b 	strb.w	r0, [sp, #27]
 8003842:	8a20      	ldrh	r0, [r4, #16]
 8003844:	f8ad 001e 	strh.w	r0, [sp, #30]
 8003848:	2006      	movs	r0, #6
 800384a:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 800384e:	f00f fead 	bl	80135ac <ZbZclGetNextSeqnum>
 8003852:	f88d 0020 	strb.w	r0, [sp, #32]
 8003856:	4668      	mov	r0, sp
 8003858:	0029      	movs	r1, r5
 800385a:	2210      	movs	r2, #16
 800385c:	f013 fe93 	bl	8017586 <__aeabi_memcpy>
 8003860:	8aa0      	ldrh	r0, [r4, #20]
 8003862:	f8ad 0010 	strh.w	r0, [sp, #16]
 8003866:	89a0      	ldrh	r0, [r4, #12]
 8003868:	f8ad 0012 	strh.w	r0, [sp, #18]
 800386c:	7ba0      	ldrb	r0, [r4, #14]
 800386e:	f8ad 0014 	strh.w	r0, [sp, #20]
 8003872:	8ae0      	ldrh	r0, [r4, #22]
 8003874:	f8ad 0016 	strh.w	r0, [sp, #22]
 8003878:	7e20      	ldrb	r0, [r4, #24]
 800387a:	f88d 0018 	strb.w	r0, [sp, #24]
 800387e:	7e60      	ldrb	r0, [r4, #25]
 8003880:	f88d 0019 	strb.w	r0, [sp, #25]
 8003884:	a80c      	add	r0, sp, #48	@ 0x30
 8003886:	9009      	str	r0, [sp, #36]	@ 0x24
 8003888:	970a      	str	r7, [sp, #40]	@ 0x28
 800388a:	0033      	movs	r3, r6
 800388c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800388e:	4669      	mov	r1, sp
 8003890:	68a0      	ldr	r0, [r4, #8]
 8003892:	f00f feb6 	bl	8013602 <ZbZclCommandReq>

08003896 <??ZbZclAttrReportConfigReq_2>:
 8003896:	b01d      	add	sp, #116	@ 0x74
 8003898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800389c <ZbZclAttrReportReadReq>:
 800389c:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a0:	b09b      	sub	sp, #108	@ 0x6c
 80038a2:	0005      	movs	r5, r0
 80038a4:	000e      	movs	r6, r1
 80038a6:	001f      	movs	r7, r3
 80038a8:	2400      	movs	r4, #0
 80038aa:	7c30      	ldrb	r0, [r6, #16]
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d002      	beq.n	80038b6 <??ZbZclAttrReportReadReq_0>
 80038b0:	7c30      	ldrb	r0, [r6, #16]
 80038b2:	2807      	cmp	r0, #7
 80038b4:	d301      	bcc.n	80038ba <??ZbZclAttrReportReadReq_1>

080038b6 <??ZbZclAttrReportReadReq_0>:
 80038b6:	2001      	movs	r0, #1
 80038b8:	e050      	b.n	800395c <??ZbZclAttrReportReadReq_2>

080038ba <??ZbZclAttrReportReadReq_1>:
 80038ba:	f05f 0800 	movs.w	r8, #0

080038be <??ZbZclAttrReportReadReq_3>:
 80038be:	7c30      	ldrb	r0, [r6, #16]
 80038c0:	4580      	cmp	r8, r0
 80038c2:	d217      	bcs.n	80038f4 <??ZbZclAttrReportReadReq_4>
 80038c4:	1ce0      	adds	r0, r4, #3
 80038c6:	283a      	cmp	r0, #58	@ 0x3a
 80038c8:	d301      	bcc.n	80038ce <??ZbZclAttrReportReadReq_5>
 80038ca:	2001      	movs	r0, #1
 80038cc:	e046      	b.n	800395c <??ZbZclAttrReportReadReq_2>

080038ce <??ZbZclAttrReportReadReq_5>:
 80038ce:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80038d2:	4430      	add	r0, r6
 80038d4:	7e00      	ldrb	r0, [r0, #24]
 80038d6:	a90c      	add	r1, sp, #48	@ 0x30
 80038d8:	5508      	strb	r0, [r1, r4]
 80038da:	1c64      	adds	r4, r4, #1
 80038dc:	ea5f 1048 	movs.w	r0, r8, lsl #5
 80038e0:	4430      	add	r0, r6
 80038e2:	8b41      	ldrh	r1, [r0, #26]
 80038e4:	a80c      	add	r0, sp, #48	@ 0x30
 80038e6:	4420      	add	r0, r4
 80038e8:	f003 fc37 	bl	800715a <putle16>
 80038ec:	1ca4      	adds	r4, r4, #2
 80038ee:	f118 0801 	adds.w	r8, r8, #1
 80038f2:	e7e4      	b.n	80038be <??ZbZclAttrReportReadReq_3>

080038f4 <??ZbZclAttrReportReadReq_4>:
 80038f4:	f05f 0930 	movs.w	r9, #48	@ 0x30
 80038f8:	f05f 0a00 	movs.w	sl, #0
 80038fc:	46eb      	mov	fp, sp
 80038fe:	4652      	mov	r2, sl
 8003900:	4649      	mov	r1, r9
 8003902:	4658      	mov	r0, fp
 8003904:	f004 fa08 	bl	8007d18 <__aeabi_memset>
 8003908:	2000      	movs	r0, #0
 800390a:	f88d 001a 	strb.w	r0, [sp, #26]
 800390e:	2008      	movs	r0, #8
 8003910:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 8003914:	f00f fe4a 	bl	80135ac <ZbZclGetNextSeqnum>
 8003918:	f88d 0020 	strb.w	r0, [sp, #32]
 800391c:	4668      	mov	r0, sp
 800391e:	0031      	movs	r1, r6
 8003920:	2210      	movs	r2, #16
 8003922:	f013 fe30 	bl	8017586 <__aeabi_memcpy>
 8003926:	8aa8      	ldrh	r0, [r5, #20]
 8003928:	f8ad 0010 	strh.w	r0, [sp, #16]
 800392c:	89a8      	ldrh	r0, [r5, #12]
 800392e:	f8ad 0012 	strh.w	r0, [sp, #18]
 8003932:	7ba8      	ldrb	r0, [r5, #14]
 8003934:	f8ad 0014 	strh.w	r0, [sp, #20]
 8003938:	8ae8      	ldrh	r0, [r5, #22]
 800393a:	f8ad 0016 	strh.w	r0, [sp, #22]
 800393e:	7e28      	ldrb	r0, [r5, #24]
 8003940:	f88d 0018 	strb.w	r0, [sp, #24]
 8003944:	7e68      	ldrb	r0, [r5, #25]
 8003946:	f88d 0019 	strb.w	r0, [sp, #25]
 800394a:	a80c      	add	r0, sp, #48	@ 0x30
 800394c:	9009      	str	r0, [sp, #36]	@ 0x24
 800394e:	940a      	str	r4, [sp, #40]	@ 0x28
 8003950:	003b      	movs	r3, r7
 8003952:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8003954:	4669      	mov	r1, sp
 8003956:	68a8      	ldr	r0, [r5, #8]
 8003958:	f00f fe53 	bl	8013602 <ZbZclCommandReq>

0800395c <??ZbZclAttrReportReadReq_2>:
 800395c:	b01d      	add	sp, #116	@ 0x74
 800395e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003962 <ZbZclAttrReportConfigDefault>:
 8003962:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003966:	0007      	movs	r7, r0
 8003968:	4688      	mov	r8, r1
 800396a:	4691      	mov	r9, r2
 800396c:	469a      	mov	sl, r3
 800396e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003970:	4641      	mov	r1, r8
 8003972:	b289      	uxth	r1, r1
 8003974:	0038      	movs	r0, r7
 8003976:	f7fc fc32 	bl	80001de <ZbZclAttrFind>
 800397a:	0005      	movs	r5, r0
 800397c:	2d00      	cmp	r5, #0
 800397e:	d101      	bne.n	8003984 <??ZbZclAttrReportConfigDefault_0>
 8003980:	2086      	movs	r0, #134	@ 0x86
 8003982:	e02b      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

08003984 <??ZbZclAttrReportConfigDefault_0>:
 8003984:	68a8      	ldr	r0, [r5, #8]
 8003986:	7900      	ldrb	r0, [r0, #4]
 8003988:	0780      	lsls	r0, r0, #30
 800398a:	d401      	bmi.n	8003990 <??ZbZclAttrReportConfigDefault_2>
 800398c:	208c      	movs	r0, #140	@ 0x8c
 800398e:	e025      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

08003990 <??ZbZclAttrReportConfigDefault_2>:
 8003990:	2200      	movs	r2, #0
 8003992:	4641      	mov	r1, r8
 8003994:	b289      	uxth	r1, r1
 8003996:	0038      	movs	r0, r7
 8003998:	f7fe ff45 	bl	8002826 <zcl_reporting_find>
 800399c:	0006      	movs	r6, r0
 800399e:	2e00      	cmp	r6, #0
 80039a0:	d101      	bne.n	80039a6 <??ZbZclAttrReportConfigDefault_3>
 80039a2:	208b      	movs	r0, #139	@ 0x8b
 80039a4:	e01a      	b.n	80039dc <??ZbZclAttrReportConfigDefault_1>

080039a6 <??ZbZclAttrReportConfigDefault_3>:
 80039a6:	f8ad 9002 	strh.w	r9, [sp, #2]
 80039aa:	f8ad a000 	strh.w	sl, [sp]
 80039ae:	4669      	mov	r1, sp
 80039b0:	f10d 0002 	add.w	r0, sp, #2
 80039b4:	f7ff f894 	bl	8002ae0 <zcl_reporting_check_default_intvl>
 80039b8:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 80039bc:	84b0      	strh	r0, [r6, #36]	@ 0x24
 80039be:	f8bd 0000 	ldrh.w	r0, [sp]
 80039c2:	84f0      	strh	r0, [r6, #38]	@ 0x26
 80039c4:	2c00      	cmp	r4, #0
 80039c6:	d003      	beq.n	80039d0 <??ZbZclAttrReportConfigDefault_4>
 80039c8:	ed94 0b00 	vldr	d0, [r4]
 80039cc:	ed86 0b0c 	vstr	d0, [r6, #48]	@ 0x30

080039d0 <??ZbZclAttrReportConfigDefault_4>:
 80039d0:	2201      	movs	r2, #1
 80039d2:	0031      	movs	r1, r6
 80039d4:	68b8      	ldr	r0, [r7, #8]
 80039d6:	f7ff f8b3 	bl	8002b40 <zcl_reporting_reset_defaults>
 80039da:	2000      	movs	r0, #0

080039dc <??ZbZclAttrReportConfigDefault_1>:
 80039dc:	e8bd 87f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, pc}

080039e0 <ZbZclClusterReportCallbackAttach>:
 80039e0:	65c1      	str	r1, [r0, #92]	@ 0x5c
 80039e2:	4770      	bx	lr

080039e4 <ZbZclBasicClientAlloc>:
 80039e4:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80039e6:	0005      	movs	r5, r0
 80039e8:	000e      	movs	r6, r1
 80039ea:	2001      	movs	r0, #1
 80039ec:	9000      	str	r0, [sp, #0]
 80039ee:	0033      	movs	r3, r6
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2200      	movs	r2, #0
 80039f4:	216c      	movs	r1, #108	@ 0x6c
 80039f6:	0028      	movs	r0, r5
 80039f8:	f000 f9cf 	bl	8003d9a <ZbZclClusterAlloc>
 80039fc:	0004      	movs	r4, r0
 80039fe:	2c00      	cmp	r4, #0
 8003a00:	d101      	bne.n	8003a06 <??ZbZclBasicClientAlloc_0>
 8003a02:	2000      	movs	r0, #0
 8003a04:	e006      	b.n	8003a14 <??ZbZclBasicClientAlloc_1>

08003a06 <??ZbZclBasicClientAlloc_0>:
 8003a06:	f20f 0011 	addw	r0, pc, #17
 8003a0a:	65a0      	str	r0, [r4, #88]	@ 0x58
 8003a0c:	0020      	movs	r0, r4
 8003a0e:	f000 fa54 	bl	8003eba <ZbZclClusterAttach>
 8003a12:	0020      	movs	r0, r4

08003a14 <??ZbZclBasicClientAlloc_1>:
 8003a14:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	...

08003a18 <zcl_basic_client_handle_command>:
 8003a18:	0003      	movs	r3, r0
 8003a1a:	7888      	ldrb	r0, [r1, #2]
 8003a1c:	2801      	cmp	r0, #1
 8003a1e:	d001      	beq.n	8003a24 <??zcl_basic_client_handle_command_0>
 8003a20:	2081      	movs	r0, #129	@ 0x81
 8003a22:	e000      	b.n	8003a26 <??zcl_basic_client_handle_command_1>

08003a24 <??zcl_basic_client_handle_command_0>:
 8003a24:	2081      	movs	r0, #129	@ 0x81

08003a26 <??zcl_basic_client_handle_command_1>:
 8003a26:	4770      	bx	lr

08003a28 <zcl_basic_client_reset_rsp_cb>:
 8003a28:	000a      	movs	r2, r1
 8003a2a:	4770      	bx	lr

08003a2c <ZbZclBasicClientResetReq>:
 8003a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a30:	b088      	sub	sp, #32
 8003a32:	0004      	movs	r4, r0
 8003a34:	000d      	movs	r5, r1
 8003a36:	2620      	movs	r6, #32
 8003a38:	2700      	movs	r7, #0
 8003a3a:	46e8      	mov	r8, sp
 8003a3c:	003a      	movs	r2, r7
 8003a3e:	0031      	movs	r1, r6
 8003a40:	4640      	mov	r0, r8
 8003a42:	f004 f969 	bl	8007d18 <__aeabi_memset>
 8003a46:	4668      	mov	r0, sp
 8003a48:	0029      	movs	r1, r5
 8003a4a:	2210      	movs	r2, #16
 8003a4c:	f013 fd9b 	bl	8017586 <__aeabi_memcpy>
 8003a50:	2000      	movs	r0, #0
 8003a52:	f88d 0010 	strb.w	r0, [sp, #16]
 8003a56:	2000      	movs	r0, #0
 8003a58:	f88d 0011 	strb.w	r0, [sp, #17]
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	9005      	str	r0, [sp, #20]
 8003a60:	2000      	movs	r0, #0
 8003a62:	9006      	str	r0, [sp, #24]
 8003a64:	0023      	movs	r3, r4
 8003a66:	4a04      	ldr	r2, [pc, #16]	@ (8003a78 <??DataTable1>)
 8003a68:	4669      	mov	r1, sp
 8003a6a:	0020      	movs	r0, r4
 8003a6c:	f00f fe5a 	bl	8013724 <ZbZclClusterCommandReq>
 8003a70:	b008      	add	sp, #32
 8003a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003a78 <??DataTable1>:
 8003a78:	3a29 0800                                   ):..

08003a7c <ZbZclClusterGetEndpoint>:
 8003a7c:	7b80      	ldrb	r0, [r0, #14]
 8003a7e:	4770      	bx	lr

08003a80 <ZbZclClusterSetCallbackArg>:
 8003a80:	6541      	str	r1, [r0, #84]	@ 0x54
 8003a82:	4770      	bx	lr

08003a84 <ZbZclClusterSetMfrCode>:
 8003a84:	8201      	strh	r1, [r0, #16]
 8003a86:	4770      	bx	lr

08003a88 <ZbZclClusterGetClusterId>:
 8003a88:	8980      	ldrh	r0, [r0, #12]
 8003a8a:	4770      	bx	lr

08003a8c <ZbZclClusterSetProfileId>:
 8003a8c:	b538      	push	{r3, r4, r5, lr}
 8003a8e:	0004      	movs	r4, r0
 8003a90:	000d      	movs	r5, r1
 8003a92:	82a5      	strh	r5, [r4, #20]
 8003a94:	7ba0      	ldrb	r0, [r4, #14]
 8003a96:	28ff      	cmp	r0, #255	@ 0xff
 8003a98:	d008      	beq.n	8003aac <??ZbZclClusterSetProfileId_0>
 8003a9a:	0020      	movs	r0, r4
 8003a9c:	f00f ff3a 	bl	8013914 <ZbZclClusterUnbind>
 8003aa0:	7f23      	ldrb	r3, [r4, #28]
 8003aa2:	8aa2      	ldrh	r2, [r4, #20]
 8003aa4:	7ba1      	ldrb	r1, [r4, #14]
 8003aa6:	0020      	movs	r0, r4
 8003aa8:	f00f fef1 	bl	801388e <ZbZclClusterBind>

08003aac <??ZbZclClusterSetProfileId_0>:
 8003aac:	bd31      	pop	{r0, r4, r5, pc}

08003aae <ZbZclClusterGetProfileId>:
 8003aae:	b510      	push	{r4, lr}
 8003ab0:	0004      	movs	r4, r0
 8003ab2:	7ba1      	ldrb	r1, [r4, #14]
 8003ab4:	68a0      	ldr	r0, [r4, #8]
 8003ab6:	f00f f9a4 	bl	8012e02 <ZbApsEndpointProfile>
 8003aba:	0001      	movs	r1, r0
 8003abc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ac0:	b289      	uxth	r1, r1
 8003ac2:	4291      	cmp	r1, r2
 8003ac4:	d101      	bne.n	8003aca <??ZbZclClusterGetProfileId_0>
 8003ac6:	8aa1      	ldrh	r1, [r4, #20]
 8003ac8:	0008      	movs	r0, r1

08003aca <??ZbZclClusterGetProfileId_0>:
 8003aca:	b280      	uxth	r0, r0
 8003acc:	bd10      	pop	{r4, pc}

08003ace <ZbZclClusterSetMinSecurity>:
 8003ace:	b430      	push	{r4, r5}
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	7d9a      	ldrb	r2, [r3, #22]
 8003ad6:	f012 0203 	ands.w	r2, r2, #3
 8003ada:	2a01      	cmp	r2, #1
 8003adc:	d101      	bne.n	8003ae2 <??ZbZclClusterSetMinSecurity_0>
 8003ade:	2401      	movs	r4, #1
 8003ae0:	e000      	b.n	8003ae4 <??ZbZclClusterSetMinSecurity_1>

08003ae2 <??ZbZclClusterSetMinSecurity_0>:
 8003ae2:	2400      	movs	r4, #0

08003ae4 <??ZbZclClusterSetMinSecurity_1>:
 8003ae4:	000a      	movs	r2, r1
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	2aab      	cmp	r2, #171	@ 0xab
 8003aea:	d01d      	beq.n	8003b28 <??ZbZclClusterSetMinSecurity_2>
 8003aec:	2aac      	cmp	r2, #172	@ 0xac
 8003aee:	d00f      	beq.n	8003b10 <??ZbZclClusterSetMinSecurity_3>
 8003af0:	2aaf      	cmp	r2, #175	@ 0xaf
 8003af2:	d123      	bne.n	8003b3c <??ZbZclClusterSetMinSecurity_4>

08003af4 <??ZbZclClusterSetMinSecurity_5>:
 8003af4:	8add      	ldrh	r5, [r3, #22]
 8003af6:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8003afa:	4015      	ands	r5, r2
 8003afc:	82dd      	strh	r5, [r3, #22]
 8003afe:	8add      	ldrh	r5, [r3, #22]
 8003b00:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003b04:	4015      	ands	r5, r2
 8003b06:	82dd      	strh	r5, [r3, #22]
 8003b08:	0022      	movs	r2, r4
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	2a00      	cmp	r2, #0

08003b0e <??ZbZclClusterSetMinSecurity_6>:
 8003b0e:	e017      	b.n	8003b40 <??ZbZclClusterSetMinSecurity_7>

08003b10 <??ZbZclClusterSetMinSecurity_3>:
 8003b10:	8ada      	ldrh	r2, [r3, #22]
 8003b12:	f052 0202 	orrs.w	r2, r2, #2
 8003b16:	82da      	strh	r2, [r3, #22]
 8003b18:	8ada      	ldrh	r2, [r3, #22]
 8003b1a:	f052 0201 	orrs.w	r2, r2, #1
 8003b1e:	82da      	strh	r2, [r3, #22]
 8003b20:	0022      	movs	r2, r4
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	2a00      	cmp	r2, #0

08003b26 <??ZbZclClusterSetMinSecurity_8>:
 8003b26:	e00b      	b.n	8003b40 <??ZbZclClusterSetMinSecurity_7>

08003b28 <??ZbZclClusterSetMinSecurity_2>:
 8003b28:	8add      	ldrh	r5, [r3, #22]
 8003b2a:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8003b2e:	4015      	ands	r5, r2
 8003b30:	82dd      	strh	r5, [r3, #22]
 8003b32:	8ada      	ldrh	r2, [r3, #22]
 8003b34:	f052 0201 	orrs.w	r2, r2, #1
 8003b38:	82da      	strh	r2, [r3, #22]
 8003b3a:	e001      	b.n	8003b40 <??ZbZclClusterSetMinSecurity_7>

08003b3c <??ZbZclClusterSetMinSecurity_4>:
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	0010      	movs	r0, r2

08003b40 <??ZbZclClusterSetMinSecurity_7>:
 8003b40:	0002      	movs	r2, r0
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	2a00      	cmp	r2, #0
 8003b46:	d000      	beq.n	8003b4a <??ZbZclClusterSetMinSecurity_9>
 8003b48:	7499      	strb	r1, [r3, #18]

08003b4a <??ZbZclClusterSetMinSecurity_9>:
 8003b4a:	b2c0      	uxtb	r0, r0
 8003b4c:	bc30      	pop	{r4, r5}
 8003b4e:	4770      	bx	lr

08003b50 <ZbZclClusterCheckMinSecurity>:
 8003b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b54:	0004      	movs	r4, r0
 8003b56:	000d      	movs	r5, r1
 8003b58:	0016      	movs	r6, r2
 8003b5a:	2700      	movs	r7, #0
 8003b5c:	7ca0      	ldrb	r0, [r4, #18]
 8003b5e:	28af      	cmp	r0, #175	@ 0xaf
 8003b60:	d102      	bne.n	8003b68 <??ZbZclClusterCheckMinSecurity_0>
 8003b62:	2001      	movs	r0, #1
 8003b64:	0007      	movs	r7, r0
 8003b66:	e073      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003b68 <??ZbZclClusterCheckMinSecurity_0>:
 8003b68:	7ca0      	ldrb	r0, [r4, #18]
 8003b6a:	28ac      	cmp	r0, #172	@ 0xac
 8003b6c:	d10a      	bne.n	8003b84 <??ZbZclClusterCheckMinSecurity_2>
 8003b6e:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b72:	28ac      	cmp	r0, #172	@ 0xac
 8003b74:	d003      	beq.n	8003b7e <??ZbZclClusterCheckMinSecurity_3>
 8003b76:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b7a:	28ab      	cmp	r0, #171	@ 0xab
 8003b7c:	d101      	bne.n	8003b82 <??ZbZclClusterCheckMinSecurity_4>

08003b7e <??ZbZclClusterCheckMinSecurity_3>:
 8003b7e:	2001      	movs	r0, #1
 8003b80:	0007      	movs	r7, r0

08003b82 <??ZbZclClusterCheckMinSecurity_4>:
 8003b82:	e065      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003b84 <??ZbZclClusterCheckMinSecurity_2>:
 8003b84:	7ca0      	ldrb	r0, [r4, #18]
 8003b86:	28ab      	cmp	r0, #171	@ 0xab
 8003b88:	d162      	bne.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>
 8003b8a:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b8e:	28ab      	cmp	r0, #171	@ 0xab
 8003b90:	d102      	bne.n	8003b98 <??ZbZclClusterCheckMinSecurity_6>
 8003b92:	2001      	movs	r0, #1
 8003b94:	0007      	movs	r7, r0
 8003b96:	e05b      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003b98 <??ZbZclClusterCheckMinSecurity_6>:
 8003b98:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8003b9c:	28ac      	cmp	r0, #172	@ 0xac
 8003b9e:	d157      	bne.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003ba0 <??ZbZclClusterCheckMinSecurity_7>:
 8003ba0:	89a0      	ldrh	r0, [r4, #12]
 8003ba2:	2819      	cmp	r0, #25
 8003ba4:	d114      	bne.n	8003bd0 <??ZbZclClusterCheckMinSecurity_8>
 8003ba6:	7f20      	ldrb	r0, [r4, #28]
 8003ba8:	2801      	cmp	r0, #1
 8003baa:	d111      	bne.n	8003bd0 <??ZbZclClusterCheckMinSecurity_8>
 8003bac:	0028      	movs	r0, r5
 8003bae:	f00f f95b 	bl	8012e68 <ZbApsAddrIsBcast>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d00b      	beq.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bb6:	7830      	ldrb	r0, [r6, #0]
 8003bb8:	2801      	cmp	r0, #1
 8003bba:	d108      	bne.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bbc:	78b0      	ldrb	r0, [r6, #2]
 8003bbe:	2801      	cmp	r0, #1
 8003bc0:	d105      	bne.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bc2:	79f0      	ldrb	r0, [r6, #7]
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d102      	bne.n	8003bce <??ZbZclClusterCheckMinSecurity_9>
 8003bc8:	2001      	movs	r0, #1
 8003bca:	0007      	movs	r7, r0
 8003bcc:	e040      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003bce <??ZbZclClusterCheckMinSecurity_9>:
 8003bce:	e03f      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003bd0 <??ZbZclClusterCheckMinSecurity_8>:
 8003bd0:	f240 7802 	movw	r8, #1794	@ 0x702
 8003bd4:	89a0      	ldrh	r0, [r4, #12]
 8003bd6:	4540      	cmp	r0, r8
 8003bd8:	d11a      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bda:	7f20      	ldrb	r0, [r4, #28]
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	d117      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003be0:	7830      	ldrb	r0, [r6, #0]
 8003be2:	2800      	cmp	r0, #0
 8003be4:	d114      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003be6:	79f0      	ldrb	r0, [r6, #7]
 8003be8:	2800      	cmp	r0, #0
 8003bea:	d111      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bec:	78b0      	ldrb	r0, [r6, #2]
 8003bee:	2800      	cmp	r0, #0
 8003bf0:	d10e      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bf2:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003bf4:	2802      	cmp	r0, #2
 8003bf6:	d30b      	bcc.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003bf8:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003bfa:	f003 fa62 	bl	80070c2 <pletoh16>
 8003bfe:	0001      	movs	r1, r0
 8003c00:	f240 3206 	movw	r2, #774	@ 0x306
 8003c04:	b289      	uxth	r1, r1
 8003c06:	4291      	cmp	r1, r2
 8003c08:	d102      	bne.n	8003c10 <??ZbZclClusterCheckMinSecurity_10>
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	000f      	movs	r7, r1
 8003c0e:	e01f      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c10 <??ZbZclClusterCheckMinSecurity_10>:
 8003c10:	89a0      	ldrh	r0, [r4, #12]
 8003c12:	4540      	cmp	r0, r8
 8003c14:	d11b      	bne.n	8003c4e <??ZbZclClusterCheckMinSecurity_11>
 8003c16:	7f20      	ldrb	r0, [r4, #28]
 8003c18:	2801      	cmp	r0, #1
 8003c1a:	d118      	bne.n	8003c4e <??ZbZclClusterCheckMinSecurity_11>
 8003c1c:	7830      	ldrb	r0, [r6, #0]
 8003c1e:	2800      	cmp	r0, #0
 8003c20:	d114      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c22:	79f0      	ldrb	r0, [r6, #7]
 8003c24:	2801      	cmp	r0, #1
 8003c26:	d111      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c28:	78b0      	ldrb	r0, [r6, #2]
 8003c2a:	2801      	cmp	r0, #1
 8003c2c:	d10e      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c2e:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003c30:	2802      	cmp	r0, #2
 8003c32:	d30b      	bcc.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c34:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003c36:	f003 fa44 	bl	80070c2 <pletoh16>
 8003c3a:	0001      	movs	r1, r0
 8003c3c:	f240 3206 	movw	r2, #774	@ 0x306
 8003c40:	b289      	uxth	r1, r1
 8003c42:	4291      	cmp	r1, r2
 8003c44:	d102      	bne.n	8003c4c <??ZbZclClusterCheckMinSecurity_12>
 8003c46:	2101      	movs	r1, #1
 8003c48:	000f      	movs	r7, r1
 8003c4a:	e001      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c4c <??ZbZclClusterCheckMinSecurity_12>:
 8003c4c:	e000      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c4e <??ZbZclClusterCheckMinSecurity_11>:
 8003c4e:	e7ff      	b.n	8003c50 <??ZbZclClusterCheckMinSecurity_1>

08003c50 <??ZbZclClusterCheckMinSecurity_1>:
 8003c50:	0038      	movs	r0, r7
 8003c52:	b2c0      	uxtb	r0, r0
 8003c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003c58 <ZbZclClusterSetTxOptions>:
 8003c58:	05ca      	lsls	r2, r1, #23
 8003c5a:	d400      	bmi.n	8003c5e <??ZbZclClusterSetTxOptions_0>

08003c5c <??ZbZclClusterSetTxOptions_1>:
 8003c5c:	82c1      	strh	r1, [r0, #22]

08003c5e <??ZbZclClusterSetTxOptions_0>:
 8003c5e:	4770      	bx	lr

08003c60 <ZbZclClusterGetTxOptions>:
 8003c60:	8ac0      	ldrh	r0, [r0, #22]
 8003c62:	f64f 61ff 	movw	r1, #65279	@ 0xfeff
 8003c66:	4008      	ands	r0, r1
 8003c68:	4770      	bx	lr

08003c6a <ZbZclTxOptsFromSecurityStatus>:
 8003c6a:	0001      	movs	r1, r0
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f050 0004 	orrs.w	r0, r0, #4
 8003c72:	f050 0008 	orrs.w	r0, r0, #8
 8003c76:	000a      	movs	r2, r1
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	2aab      	cmp	r2, #171	@ 0xab
 8003c7c:	d102      	bne.n	8003c84 <??ZbZclTxOptsFromSecurityStatus_0>
 8003c7e:	f050 0001 	orrs.w	r0, r0, #1
 8003c82:	e007      	b.n	8003c94 <??ZbZclTxOptsFromSecurityStatus_1>

08003c84 <??ZbZclTxOptsFromSecurityStatus_0>:
 8003c84:	000a      	movs	r2, r1
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	2aac      	cmp	r2, #172	@ 0xac
 8003c8a:	d103      	bne.n	8003c94 <??ZbZclTxOptsFromSecurityStatus_1>
 8003c8c:	f050 0001 	orrs.w	r0, r0, #1
 8003c90:	f050 0002 	orrs.w	r0, r0, #2

08003c94 <??ZbZclTxOptsFromSecurityStatus_1>:
 8003c94:	b280      	uxth	r0, r0
 8003c96:	4770      	bx	lr

08003c98 <ZbZclClusterGetDirection>:
 8003c98:	7f00      	ldrb	r0, [r0, #28]
 8003c9a:	4770      	bx	lr

08003c9c <ZbZclClusterGetDirectionStr>:
 8003c9c:	0001      	movs	r1, r0
 8003c9e:	7f08      	ldrb	r0, [r1, #28]
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d003      	beq.n	8003cac <??ZbZclClusterGetDirectionStr_0>
 8003ca4:	2802      	cmp	r0, #2
 8003ca6:	d005      	beq.n	8003cb4 <??ZbZclClusterGetDirectionStr_1>
 8003ca8:	d302      	bcc.n	8003cb0 <??ZbZclClusterGetDirectionStr_2>
 8003caa:	e005      	b.n	8003cb8 <??ZbZclClusterGetDirectionStr_3>

08003cac <??ZbZclClusterGetDirectionStr_0>:
 8003cac:	4803      	ldr	r0, [pc, #12]	@ (8003cbc <??DataTable1>)
 8003cae:	e004      	b.n	8003cba <??ZbZclClusterGetDirectionStr_4>

08003cb0 <??ZbZclClusterGetDirectionStr_2>:
 8003cb0:	4803      	ldr	r0, [pc, #12]	@ (8003cc0 <??DataTable1_1>)
 8003cb2:	e002      	b.n	8003cba <??ZbZclClusterGetDirectionStr_4>

08003cb4 <??ZbZclClusterGetDirectionStr_1>:
 8003cb4:	4803      	ldr	r0, [pc, #12]	@ (8003cc4 <??DataTable1_2>)
 8003cb6:	e000      	b.n	8003cba <??ZbZclClusterGetDirectionStr_4>

08003cb8 <??ZbZclClusterGetDirectionStr_3>:
 8003cb8:	4803      	ldr	r0, [pc, #12]	@ (8003cc8 <??DataTable1_3>)

08003cba <??ZbZclClusterGetDirectionStr_4>:
 8003cba:	4770      	bx	lr

08003cbc <??DataTable1>:
 8003cbc:	9888 0801                                   ....

08003cc0 <??DataTable1_1>:
 8003cc0:	9890 0801                                   ....

08003cc4 <??DataTable1_2>:
 8003cc4:	9898 0801                                   ....

08003cc8 <??DataTable1_3>:
 8003cc8:	98a0 0801                                   ....

08003ccc <ZbZclClusterSetDiscoverRoute>:
 8003ccc:	7601      	strb	r1, [r0, #24]
 8003cce:	4770      	bx	lr

08003cd0 <ZbZclClusterSetRadius>:
 8003cd0:	7641      	strb	r1, [r0, #25]
 8003cd2:	4770      	bx	lr

08003cd4 <ZbZclClusterGetRadius>:
 8003cd4:	7e40      	ldrb	r0, [r0, #25]
 8003cd6:	4770      	bx	lr

08003cd8 <ZbZclClusterSetMaxAsduLength>:
 8003cd8:	b410      	push	{r4}
 8003cda:	0002      	movs	r2, r0
 8003cdc:	000b      	movs	r3, r1
 8003cde:	0018      	movs	r0, r3
 8003ce0:	b280      	uxth	r0, r0
 8003ce2:	f240 74d1 	movw	r4, #2001	@ 0x7d1
 8003ce6:	42a0      	cmp	r0, r4
 8003ce8:	d301      	bcc.n	8003cee <??ZbZclClusterSetMaxAsduLength_0>
 8003cea:	2000      	movs	r0, #0
 8003cec:	e007      	b.n	8003cfe <??ZbZclClusterSetMaxAsduLength_1>

08003cee <??ZbZclClusterSetMaxAsduLength_0>:
 8003cee:	0018      	movs	r0, r3
 8003cf0:	b280      	uxth	r0, r0
 8003cf2:	2839      	cmp	r0, #57	@ 0x39
 8003cf4:	d201      	bcs.n	8003cfa <??ZbZclClusterSetMaxAsduLength_2>
 8003cf6:	2039      	movs	r0, #57	@ 0x39
 8003cf8:	0003      	movs	r3, r0

08003cfa <??ZbZclClusterSetMaxAsduLength_2>:
 8003cfa:	8353      	strh	r3, [r2, #26]
 8003cfc:	2001      	movs	r0, #1

08003cfe <??ZbZclClusterSetMaxAsduLength_1>:
 8003cfe:	bc10      	pop	{r4}
 8003d00:	4770      	bx	lr

08003d02 <ZbZclClusterGetMaxAsduLength>:
 8003d02:	8b40      	ldrh	r0, [r0, #26]
 8003d04:	4770      	bx	lr

08003d06 <ZbZclClusterInitCommandReq>:
 8003d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d0a:	0004      	movs	r4, r0
 8003d0c:	000d      	movs	r5, r1
 8003d0e:	2630      	movs	r6, #48	@ 0x30
 8003d10:	2700      	movs	r7, #0
 8003d12:	46a8      	mov	r8, r5
 8003d14:	003a      	movs	r2, r7
 8003d16:	0031      	movs	r1, r6
 8003d18:	4640      	mov	r0, r8
 8003d1a:	f003 fffd 	bl	8007d18 <__aeabi_memset>
 8003d1e:	8aa0      	ldrh	r0, [r4, #20]
 8003d20:	8228      	strh	r0, [r5, #16]
 8003d22:	89a0      	ldrh	r0, [r4, #12]
 8003d24:	8268      	strh	r0, [r5, #18]
 8003d26:	7ba0      	ldrb	r0, [r4, #14]
 8003d28:	82a8      	strh	r0, [r5, #20]
 8003d2a:	8ae0      	ldrh	r0, [r4, #22]
 8003d2c:	82e8      	strh	r0, [r5, #22]
 8003d2e:	7e20      	ldrb	r0, [r4, #24]
 8003d30:	7628      	strb	r0, [r5, #24]
 8003d32:	7e60      	ldrb	r0, [r4, #25]
 8003d34:	7668      	strb	r0, [r5, #25]
 8003d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003d3a <ZbZclClusterInitApsdeReq>:
 8003d3a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d3e:	0005      	movs	r5, r0
 8003d40:	000e      	movs	r6, r1
 8003d42:	0014      	movs	r4, r2
 8003d44:	2730      	movs	r7, #48	@ 0x30
 8003d46:	f05f 0800 	movs.w	r8, #0
 8003d4a:	46b1      	mov	r9, r6
 8003d4c:	4642      	mov	r2, r8
 8003d4e:	0039      	movs	r1, r7
 8003d50:	4648      	mov	r0, r9
 8003d52:	f003 ffe1 	bl	8007d18 <__aeabi_memset>
 8003d56:	8aa8      	ldrh	r0, [r5, #20]
 8003d58:	8230      	strh	r0, [r6, #16]
 8003d5a:	89a8      	ldrh	r0, [r5, #12]
 8003d5c:	8270      	strh	r0, [r6, #18]
 8003d5e:	7ba8      	ldrb	r0, [r5, #14]
 8003d60:	82b0      	strh	r0, [r6, #20]
 8003d62:	8ae8      	ldrh	r0, [r5, #22]
 8003d64:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8003d66:	7e28      	ldrb	r0, [r5, #24]
 8003d68:	f886 0026 	strb.w	r0, [r6, #38]	@ 0x26
 8003d6c:	7e68      	ldrb	r0, [r5, #25]
 8003d6e:	f886 0027 	strb.w	r0, [r6, #39]	@ 0x27
 8003d72:	2c00      	cmp	r4, #0
 8003d74:	d00b      	beq.n	8003d8e <??ZbZclClusterInitApsdeReq_0>
 8003d76:	8ab0      	ldrh	r0, [r6, #20]
 8003d78:	28ff      	cmp	r0, #255	@ 0xff
 8003d7a:	d101      	bne.n	8003d80 <??ZbZclClusterInitApsdeReq_1>
 8003d7c:	8860      	ldrh	r0, [r4, #2]
 8003d7e:	82b0      	strh	r0, [r6, #20]

08003d80 <??ZbZclClusterInitApsdeReq_1>:
 8003d80:	8c20      	ldrh	r0, [r4, #32]
 8003d82:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003d86:	4288      	cmp	r0, r1
 8003d88:	d001      	beq.n	8003d8e <??ZbZclClusterInitApsdeReq_0>
 8003d8a:	8c20      	ldrh	r0, [r4, #32]
 8003d8c:	8230      	strh	r0, [r6, #16]

08003d8e <??ZbZclClusterInitApsdeReq_0>:
 8003d8e:	e8bd 83f1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, pc}
	...

08003d94 <zcl_cluster_command_dummy>:
 8003d94:	0003      	movs	r3, r0
 8003d96:	20ff      	movs	r0, #255	@ 0xff
 8003d98:	4770      	bx	lr

08003d9a <ZbZclClusterAlloc>:
 8003d9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9e:	0006      	movs	r6, r0
 8003da0:	000f      	movs	r7, r1
 8003da2:	4698      	mov	r8, r3
 8003da4:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8003da6:	2f6c      	cmp	r7, #108	@ 0x6c
 8003da8:	d201      	bcs.n	8003dae <??ZbZclClusterAlloc_0>
 8003daa:	2000      	movs	r0, #0
 8003dac:	e083      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003dae <??ZbZclClusterAlloc_0>:
 8003dae:	f20f 2914 	addw	r9, pc, #532	@ 0x214
 8003db2:	2300      	movs	r3, #0
 8003db4:	464a      	mov	r2, r9
 8003db6:	0039      	movs	r1, r7
 8003db8:	0030      	movs	r0, r6
 8003dba:	f00f fe03 	bl	80139c4 <zb_heap_alloc>
 8003dbe:	0004      	movs	r4, r0
 8003dc0:	2c00      	cmp	r4, #0
 8003dc2:	d101      	bne.n	8003dc8 <??ZbZclClusterAlloc_2>
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	e076      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003dc8 <??ZbZclClusterAlloc_2>:
 8003dc8:	9701      	str	r7, [sp, #4]
 8003dca:	f05f 0a00 	movs.w	sl, #0
 8003dce:	46a3      	mov	fp, r4
 8003dd0:	4652      	mov	r2, sl
 8003dd2:	9901      	ldr	r1, [sp, #4]
 8003dd4:	4658      	mov	r0, fp
 8003dd6:	f003 ff9f 	bl	8007d18 <__aeabi_memset>
 8003dda:	6024      	str	r4, [r4, #0]
 8003ddc:	6064      	str	r4, [r4, #4]
 8003dde:	60a6      	str	r6, [r4, #8]
 8003de0:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8003de4:	81a0      	strh	r0, [r4, #12]
 8003de6:	f884 800e 	strb.w	r8, [r4, #14]
 8003dea:	2000      	movs	r0, #0
 8003dec:	8220      	strh	r0, [r4, #16]
 8003dee:	f44f 7082 	mov.w	r0, #260	@ 0x104
 8003df2:	82a0      	strh	r0, [r4, #20]
 8003df4:	200f      	movs	r0, #15
 8003df6:	82e0      	strh	r0, [r4, #22]
 8003df8:	2001      	movs	r0, #1
 8003dfa:	7620      	strb	r0, [r4, #24]
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	7660      	strb	r0, [r4, #25]
 8003e00:	2039      	movs	r0, #57	@ 0x39
 8003e02:	8360      	strh	r0, [r4, #26]
 8003e04:	7725      	strb	r5, [r4, #28]
 8003e06:	f114 0024 	adds.w	r0, r4, #36	@ 0x24
 8003e0a:	6260      	str	r0, [r4, #36]	@ 0x24
 8003e0c:	f114 0024 	adds.w	r0, r4, #36	@ 0x24
 8003e10:	62a0      	str	r0, [r4, #40]	@ 0x28
 8003e12:	f114 0030 	adds.w	r0, r4, #48	@ 0x30
 8003e16:	6320      	str	r0, [r4, #48]	@ 0x30
 8003e18:	f114 0030 	adds.w	r0, r4, #48	@ 0x30
 8003e1c:	6360      	str	r0, [r4, #52]	@ 0x34
 8003e1e:	9400      	str	r4, [sp, #0]
 8003e20:	f8df 33d4 	ldr.w	r3, [pc, #980]	@ 80041f8 <??DataTable5_1>
 8003e24:	2281      	movs	r2, #129	@ 0x81
 8003e26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e2a:	0030      	movs	r0, r6
 8003e2c:	f00f f91e 	bl	801306c <ZbMsgFilterRegister>
 8003e30:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003e32:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003e34:	2800      	cmp	r0, #0
 8003e36:	d104      	bne.n	8003e42 <??ZbZclClusterAlloc_3>
 8003e38:	0020      	movs	r0, r4
 8003e3a:	f000 f870 	bl	8003f1e <ZbZclClusterFree>
 8003e3e:	2000      	movs	r0, #0
 8003e40:	e039      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003e42 <??ZbZclClusterAlloc_3>:
 8003e42:	0022      	movs	r2, r4
 8003e44:	f8df 13b4 	ldr.w	r1, [pc, #948]	@ 80041fc <??DataTable5_2>
 8003e48:	0030      	movs	r0, r6
 8003e4a:	f00f f9cb 	bl	80131e4 <ZbTimerAlloc>
 8003e4e:	63a0      	str	r0, [r4, #56]	@ 0x38
 8003e50:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003e52:	2800      	cmp	r0, #0
 8003e54:	d104      	bne.n	8003e60 <??ZbZclClusterAlloc_4>
 8003e56:	0020      	movs	r0, r4
 8003e58:	f000 f861 	bl	8003f1e <ZbZclClusterFree>
 8003e5c:	2000      	movs	r0, #0
 8003e5e:	e02a      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003e60 <??ZbZclClusterAlloc_4>:
 8003e60:	0022      	movs	r2, r4
 8003e62:	f20f 1125 	addw	r1, pc, #293	@ 0x125
 8003e66:	0030      	movs	r0, r6
 8003e68:	f00f f9bc 	bl	80131e4 <ZbTimerAlloc>
 8003e6c:	6520      	str	r0, [r4, #80]	@ 0x50
 8003e6e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003e70:	2800      	cmp	r0, #0
 8003e72:	d104      	bne.n	8003e7e <??ZbZclClusterAlloc_5>
 8003e74:	0020      	movs	r0, r4
 8003e76:	f000 f852 	bl	8003f1e <ZbZclClusterFree>
 8003e7a:	2000      	movs	r0, #0
 8003e7c:	e01b      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003e7e <??ZbZclClusterAlloc_5>:
 8003e7e:	21ac      	movs	r1, #172	@ 0xac
 8003e80:	0020      	movs	r0, r4
 8003e82:	f7ff fe24 	bl	8003ace <ZbZclClusterSetMinSecurity>
 8003e86:	2201      	movs	r2, #1
 8003e88:	f8df 1374 	ldr.w	r1, [pc, #884]	@ 8004200 <??DataTable5_3>
 8003e8c:	0020      	movs	r0, r4
 8003e8e:	f7fd feff 	bl	8001c90 <ZbZclAttrAppendList>
 8003e92:	2800      	cmp	r0, #0
 8003e94:	d007      	beq.n	8003ea6 <??ZbZclClusterAlloc_6>
 8003e96:	2300      	movs	r3, #0
 8003e98:	464a      	mov	r2, r9
 8003e9a:	0021      	movs	r1, r4
 8003e9c:	0030      	movs	r0, r6
 8003e9e:	f00f fda0 	bl	80139e2 <zb_heap_free>
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	e007      	b.n	8003eb6 <??ZbZclClusterAlloc_1>

08003ea6 <??ZbZclClusterAlloc_6>:
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8003eae:	0020      	movs	r0, r4
 8003eb0:	f7fd fdd7 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8003eb4:	0020      	movs	r0, r4

08003eb6 <??ZbZclClusterAlloc_1>:
 8003eb6:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003eba <ZbZclClusterAttach>:
 8003eba:	b510      	push	{r4, lr}
 8003ebc:	0004      	movs	r4, r0
 8003ebe:	7ba0      	ldrb	r0, [r4, #14]
 8003ec0:	28ff      	cmp	r0, #255	@ 0xff
 8003ec2:	d104      	bne.n	8003ece <??ZbZclClusterAttach_0>
 8003ec4:	89a0      	ldrh	r0, [r4, #12]
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d001      	beq.n	8003ece <??ZbZclClusterAttach_0>
 8003eca:	89a0      	ldrh	r0, [r4, #12]
 8003ecc:	280a      	cmp	r0, #10

08003ece <??ZbZclClusterAttach_0>:
 8003ece:	7ba0      	ldrb	r0, [r4, #14]
 8003ed0:	28ff      	cmp	r0, #255	@ 0xff
 8003ed2:	d00b      	beq.n	8003eec <??ZbZclClusterAttach_1>
 8003ed4:	7f23      	ldrb	r3, [r4, #28]
 8003ed6:	8aa2      	ldrh	r2, [r4, #20]
 8003ed8:	7ba1      	ldrb	r1, [r4, #14]
 8003eda:	0020      	movs	r0, r4
 8003edc:	f00f fcd7 	bl	801388e <ZbZclClusterBind>
 8003ee0:	0001      	movs	r1, r0
 8003ee2:	b2c9      	uxtb	r1, r1
 8003ee4:	2900      	cmp	r1, #0
 8003ee6:	d001      	beq.n	8003eec <??ZbZclClusterAttach_1>
 8003ee8:	b2c0      	uxtb	r0, r0
 8003eea:	e005      	b.n	8003ef8 <??ZbZclClusterAttach_2>

08003eec <??ZbZclClusterAttach_1>:
 8003eec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	d101      	bne.n	8003ef6 <??ZbZclClusterAttach_3>
 8003ef2:	48c4      	ldr	r0, [pc, #784]	@ (8004204 <??DataTable5_4>)
 8003ef4:	65a0      	str	r0, [r4, #88]	@ 0x58

08003ef6 <??ZbZclClusterAttach_3>:
 8003ef6:	2000      	movs	r0, #0

08003ef8 <??ZbZclClusterAttach_2>:
 8003ef8:	bd10      	pop	{r4, pc}

08003efa <ZbZclClusterDetach>:
 8003efa:	b510      	push	{r4, lr}
 8003efc:	0004      	movs	r4, r0
 8003efe:	68a0      	ldr	r0, [r4, #8]
 8003f00:	2800      	cmp	r0, #0
 8003f02:	d00b      	beq.n	8003f1c <??ZbZclClusterDetach_0>

08003f04 <??ZbZclClusterDetach_1>:
 8003f04:	0020      	movs	r0, r4
 8003f06:	f00f fd05 	bl	8013914 <ZbZclClusterUnbind>
 8003f0a:	0020      	movs	r0, r4
 8003f0c:	f00f fd2e 	bl	801396c <ZbZclClusterRemoveAlarmResetHandler>
 8003f10:	7ba0      	ldrb	r0, [r4, #14]
 8003f12:	28ff      	cmp	r0, #255	@ 0xff
 8003f14:	d002      	beq.n	8003f1c <??ZbZclClusterDetach_0>
 8003f16:	0020      	movs	r0, r4
 8003f18:	f00f fc84 	bl	8013824 <ZbZclClusterEndpointRemove>

08003f1c <??ZbZclClusterDetach_0>:
 8003f1c:	bd10      	pop	{r4, pc}

08003f1e <ZbZclClusterFree>:
 8003f1e:	b538      	push	{r3, r4, r5, lr}
 8003f20:	0005      	movs	r5, r0
 8003f22:	68ac      	ldr	r4, [r5, #8]
 8003f24:	2c00      	cmp	r4, #0
 8003f26:	d02d      	beq.n	8003f84 <??ZbZclClusterFree_0>

08003f28 <??ZbZclClusterFree_1>:
 8003f28:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8003f2a:	2800      	cmp	r0, #0
 8003f2c:	d004      	beq.n	8003f38 <??ZbZclClusterFree_2>
 8003f2e:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8003f30:	f00f f9aa 	bl	8013288 <ZbTimerFree>
 8003f34:	2000      	movs	r0, #0
 8003f36:	6528      	str	r0, [r5, #80]	@ 0x50

08003f38 <??ZbZclClusterFree_2>:
 8003f38:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d004      	beq.n	8003f48 <??ZbZclClusterFree_3>
 8003f3e:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8003f40:	f00f f9a2 	bl	8013288 <ZbTimerFree>
 8003f44:	2000      	movs	r0, #0
 8003f46:	63a8      	str	r0, [r5, #56]	@ 0x38

08003f48 <??ZbZclClusterFree_3>:
 8003f48:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8003f4a:	2800      	cmp	r0, #0
 8003f4c:	d005      	beq.n	8003f5a <??ZbZclClusterFree_4>
 8003f4e:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 8003f50:	0020      	movs	r0, r4
 8003f52:	f00f f8ef 	bl	8013134 <ZbMsgFilterRemove>
 8003f56:	2000      	movs	r0, #0
 8003f58:	62e8      	str	r0, [r5, #44]	@ 0x2c

08003f5a <??ZbZclClusterFree_4>:
 8003f5a:	0028      	movs	r0, r5
 8003f5c:	f7fe fc51 	bl	8002802 <ZbZclReportCleanup>
 8003f60:	0028      	movs	r0, r5
 8003f62:	f7ff ffca 	bl	8003efa <ZbZclClusterDetach>
 8003f66:	0028      	movs	r0, r5
 8003f68:	f7fd ff9e 	bl	8001ea8 <ZbZclAttrFreeList>
 8003f6c:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 8003f6e:	2800      	cmp	r0, #0
 8003f70:	d002      	beq.n	8003f78 <??ZbZclClusterFree_5>
 8003f72:	0028      	movs	r0, r5
 8003f74:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8003f76:	4788      	blx	r1

08003f78 <??ZbZclClusterFree_5>:
 8003f78:	2300      	movs	r3, #0
 8003f7a:	a212      	add	r2, pc, #72	@ (adr r2, 8003fc4 <??DataTable4>)
 8003f7c:	0029      	movs	r1, r5
 8003f7e:	0020      	movs	r0, r4
 8003f80:	f00f fd2f 	bl	80139e2 <zb_heap_free>

08003f84 <??ZbZclClusterFree_0>:
 8003f84:	bd31      	pop	{r0, r4, r5, pc}
	...

08003f88 <zcl_cluster_persist_timer>:
 8003f88:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8003f8a:	0005      	movs	r5, r0
 8003f8c:	000e      	movs	r6, r1
 8003f8e:	0037      	movs	r7, r6
 8003f90:	a902      	add	r1, sp, #8
 8003f92:	0038      	movs	r0, r7
 8003f94:	f000 f818 	bl	8003fc8 <zcl_persist_read_attrs>
 8003f98:	0004      	movs	r4, r0
 8003f9a:	2c00      	cmp	r4, #0
 8003f9c:	d010      	beq.n	8003fc0 <??zcl_cluster_persist_timer_0>
 8003f9e:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8003fa2:	9001      	str	r0, [sp, #4]
 8003fa4:	9400      	str	r4, [sp, #0]
 8003fa6:	7bbb      	ldrb	r3, [r7, #14]
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	7f3a      	ldrb	r2, [r7, #28]
 8003fac:	89b9      	ldrh	r1, [r7, #12]
 8003fae:	68b8      	ldr	r0, [r7, #8]
 8003fb0:	f000 f92a 	bl	8004208 <zcl_persist_send_cache>
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	a203      	add	r2, pc, #12	@ (adr r2, 8003fc4 <??DataTable4>)
 8003fb8:	0021      	movs	r1, r4
 8003fba:	68b8      	ldr	r0, [r7, #8]
 8003fbc:	f00f fd11 	bl	80139e2 <zb_heap_free>

08003fc0 <??zcl_cluster_persist_timer_0>:
 8003fc0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	...

08003fc4 <??DataTable4>:
 8003fc4:	0000 0000                                   ....

08003fc8 <zcl_persist_read_attrs>:
 8003fc8:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fcc:	b08c      	sub	sp, #48	@ 0x30
 8003fce:	0007      	movs	r7, r0
 8003fd0:	f05f 0b00 	movs.w	fp, #0
 8003fd4:	f05f 0900 	movs.w	r9, #0
 8003fd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003fda:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8003fde:	4288      	cmp	r0, r1
 8003fe0:	d001      	beq.n	8003fe6 <??zcl_persist_read_attrs_0>
 8003fe2:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8003fe4:	e000      	b.n	8003fe8 <??zcl_persist_read_attrs_1>

08003fe6 <??zcl_persist_read_attrs_0>:
 8003fe6:	2400      	movs	r4, #0

08003fe8 <??zcl_persist_read_attrs_1>:
 8003fe8:	2c00      	cmp	r4, #0
 8003fea:	d01e      	beq.n	800402a <??zcl_persist_read_attrs_2>
 8003fec:	46a0      	mov	r8, r4
 8003fee:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8003ff2:	7900      	ldrb	r0, [r0, #4]
 8003ff4:	0740      	lsls	r0, r0, #29
 8003ff6:	d50f      	bpl.n	8004018 <??zcl_persist_read_attrs_3>

08003ff8 <??zcl_persist_read_attrs_4>:
 8003ff8:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	d004      	beq.n	800400a <??zcl_persist_read_attrs_5>
 8004000:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8004004:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004008:	d300      	bcc.n	800400c <??zcl_persist_read_attrs_6>

0800400a <??zcl_persist_read_attrs_5>:
 800400a:	e005      	b.n	8004018 <??zcl_persist_read_attrs_3>

0800400c <??zcl_persist_read_attrs_6>:
 800400c:	f119 0904 	adds.w	r9, r9, #4
 8004010:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8004014:	eb10 0909 	adds.w	r9, r0, r9

08004018 <??zcl_persist_read_attrs_3>:
 8004018:	6820      	ldr	r0, [r4, #0]
 800401a:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 800401e:	4288      	cmp	r0, r1
 8004020:	d001      	beq.n	8004026 <??zcl_persist_read_attrs_7>
 8004022:	6824      	ldr	r4, [r4, #0]
 8004024:	e7e0      	b.n	8003fe8 <??zcl_persist_read_attrs_1>

08004026 <??zcl_persist_read_attrs_7>:
 8004026:	2400      	movs	r4, #0
 8004028:	e7de      	b.n	8003fe8 <??zcl_persist_read_attrs_1>

0800402a <??zcl_persist_read_attrs_2>:
 800402a:	4648      	mov	r0, r9
 800402c:	b280      	uxth	r0, r0
 800402e:	2800      	cmp	r0, #0
 8004030:	d101      	bne.n	8004036 <??zcl_persist_read_attrs_8>
 8004032:	2000      	movs	r0, #0
 8004034:	e0db      	b.n	80041ee <??zcl_persist_read_attrs_9>

08004036 <??zcl_persist_read_attrs_8>:
 8004036:	2300      	movs	r3, #0
 8004038:	a26e      	add	r2, pc, #440	@ (adr r2, 80041f4 <??DataTable5>)
 800403a:	4649      	mov	r1, r9
 800403c:	b289      	uxth	r1, r1
 800403e:	68b8      	ldr	r0, [r7, #8]
 8004040:	f00f fcc0 	bl	80139c4 <zb_heap_alloc>
 8004044:	0005      	movs	r5, r0
 8004046:	2d00      	cmp	r5, #0
 8004048:	d101      	bne.n	800404e <??zcl_persist_read_attrs_10>
 800404a:	2000      	movs	r0, #0
 800404c:	e0cf      	b.n	80041ee <??zcl_persist_read_attrs_9>

0800404e <??zcl_persist_read_attrs_10>:
 800404e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004050:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8004054:	4288      	cmp	r0, r1
 8004056:	d001      	beq.n	800405c <??zcl_persist_read_attrs_11>
 8004058:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800405a:	e000      	b.n	800405e <??zcl_persist_read_attrs_12>

0800405c <??zcl_persist_read_attrs_11>:
 800405c:	2400      	movs	r4, #0

0800405e <??zcl_persist_read_attrs_12>:
 800405e:	2c00      	cmp	r4, #0
 8004060:	f000 80c1 	beq.w	80041e6 <??zcl_persist_read_attrs_13>
 8004064:	46a0      	mov	r8, r4
 8004066:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800406a:	7900      	ldrb	r0, [r0, #4]
 800406c:	0740      	lsls	r0, r0, #29
 800406e:	f140 80b1 	bpl.w	80041d4 <??zcl_persist_read_attrs_14>

08004072 <??zcl_persist_read_attrs_15>:
 8004072:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004076:	7900      	ldrb	r0, [r0, #4]
 8004078:	06c0      	lsls	r0, r0, #27
 800407a:	d566      	bpl.n	800414a <??zcl_persist_read_attrs_16>
 800407c:	4658      	mov	r0, fp
 800407e:	b280      	uxth	r0, r0
 8004080:	4428      	add	r0, r5
 8004082:	1d00      	adds	r0, r0, #4
 8004084:	9001      	str	r0, [sp, #4]
 8004086:	4649      	mov	r1, r9
 8004088:	b289      	uxth	r1, r1
 800408a:	4658      	mov	r0, fp
 800408c:	b280      	uxth	r0, r0
 800408e:	1a09      	subs	r1, r1, r0
 8004090:	1f08      	subs	r0, r1, #4
 8004092:	f8ad 0000 	strh.w	r0, [sp]
 8004096:	2020      	movs	r0, #32
 8004098:	9003      	str	r0, [sp, #12]
 800409a:	2000      	movs	r0, #0
 800409c:	9002      	str	r0, [sp, #8]
 800409e:	f10d 0a10 	add.w	sl, sp, #16
 80040a2:	9a02      	ldr	r2, [sp, #8]
 80040a4:	9903      	ldr	r1, [sp, #12]
 80040a6:	4650      	mov	r0, sl
 80040a8:	f003 fe36 	bl	8007d18 <__aeabi_memset>
 80040ac:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80040b0:	9004      	str	r0, [sp, #16]
 80040b2:	2000      	movs	r0, #0
 80040b4:	f88d 0014 	strb.w	r0, [sp, #20]
 80040b8:	9801      	ldr	r0, [sp, #4]
 80040ba:	9006      	str	r0, [sp, #24]
 80040bc:	f8bd 0000 	ldrh.w	r0, [sp]
 80040c0:	9007      	str	r0, [sp, #28]
 80040c2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80040c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80040c6:	aa04      	add	r2, sp, #16
 80040c8:	4641      	mov	r1, r8
 80040ca:	0038      	movs	r0, r7
 80040cc:	f7fd feb8 	bl	8001e40 <ZbZclAttrCallbackExec>
 80040d0:	4682      	mov	sl, r0
 80040d2:	4650      	mov	r0, sl
 80040d4:	b2c0      	uxtb	r0, r0
 80040d6:	2800      	cmp	r0, #0
 80040d8:	d17c      	bne.n	80041d4 <??zcl_persist_read_attrs_14>

080040da <??zcl_persist_read_attrs_17>:
 80040da:	2300      	movs	r3, #0
 80040dc:	f8bd 2000 	ldrh.w	r2, [sp]
 80040e0:	9901      	ldr	r1, [sp, #4]
 80040e2:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80040e6:	7880      	ldrb	r0, [r0, #2]
 80040e8:	f7fc ffa5 	bl	8001036 <ZbZclAttrParseLength>
 80040ec:	0006      	movs	r6, r0
 80040ee:	2e01      	cmp	r6, #1
 80040f0:	db02      	blt.n	80040f8 <??zcl_persist_read_attrs_18>
 80040f2:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
 80040f6:	db00      	blt.n	80040fa <??zcl_persist_read_attrs_19>

080040f8 <??zcl_persist_read_attrs_18>:
 80040f8:	e06c      	b.n	80041d4 <??zcl_persist_read_attrs_14>

080040fa <??zcl_persist_read_attrs_19>:
 80040fa:	4648      	mov	r0, r9
 80040fc:	b280      	uxth	r0, r0
 80040fe:	4659      	mov	r1, fp
 8004100:	b289      	uxth	r1, r1
 8004102:	fa11 f186 	uxtah	r1, r1, r6
 8004106:	1d09      	adds	r1, r1, #4
 8004108:	4288      	cmp	r0, r1
 800410a:	d207      	bcs.n	800411c <??zcl_persist_read_attrs_20>
 800410c:	2300      	movs	r3, #0
 800410e:	a239      	add	r2, pc, #228	@ (adr r2, 80041f4 <??DataTable5>)
 8004110:	0029      	movs	r1, r5
 8004112:	68b8      	ldr	r0, [r7, #8]
 8004114:	f00f fc65 	bl	80139e2 <zb_heap_free>
 8004118:	2000      	movs	r0, #0
 800411a:	e068      	b.n	80041ee <??zcl_persist_read_attrs_9>

0800411c <??zcl_persist_read_attrs_20>:
 800411c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004120:	8801      	ldrh	r1, [r0, #0]
 8004122:	4658      	mov	r0, fp
 8004124:	b280      	uxth	r0, r0
 8004126:	4428      	add	r0, r5
 8004128:	f003 f817 	bl	800715a <putle16>
 800412c:	f11b 0b02 	adds.w	fp, fp, #2
 8004130:	0030      	movs	r0, r6
 8004132:	0001      	movs	r1, r0
 8004134:	b289      	uxth	r1, r1
 8004136:	4658      	mov	r0, fp
 8004138:	b280      	uxth	r0, r0
 800413a:	4428      	add	r0, r5
 800413c:	f003 f80d 	bl	800715a <putle16>
 8004140:	f11b 0b02 	adds.w	fp, fp, #2
 8004144:	eb16 0b0b 	adds.w	fp, r6, fp
 8004148:	e044      	b.n	80041d4 <??zcl_persist_read_attrs_14>

0800414a <??zcl_persist_read_attrs_16>:
 800414a:	2300      	movs	r3, #0
 800414c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8004150:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8004154:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004158:	7880      	ldrb	r0, [r0, #2]
 800415a:	f7fc ff6c 	bl	8001036 <ZbZclAttrParseLength>
 800415e:	0006      	movs	r6, r0
 8004160:	2e01      	cmp	r6, #1
 8004162:	db02      	blt.n	800416a <??zcl_persist_read_attrs_21>
 8004164:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
 8004168:	db00      	blt.n	800416c <??zcl_persist_read_attrs_22>

0800416a <??zcl_persist_read_attrs_21>:
 800416a:	e033      	b.n	80041d4 <??zcl_persist_read_attrs_14>

0800416c <??zcl_persist_read_attrs_22>:
 800416c:	4648      	mov	r0, r9
 800416e:	b280      	uxth	r0, r0
 8004170:	4659      	mov	r1, fp
 8004172:	b289      	uxth	r1, r1
 8004174:	fa11 f186 	uxtah	r1, r1, r6
 8004178:	1d09      	adds	r1, r1, #4
 800417a:	4288      	cmp	r0, r1
 800417c:	d207      	bcs.n	800418e <??zcl_persist_read_attrs_23>
 800417e:	2300      	movs	r3, #0
 8004180:	a21c      	add	r2, pc, #112	@ (adr r2, 80041f4 <??DataTable5>)
 8004182:	0029      	movs	r1, r5
 8004184:	68b8      	ldr	r0, [r7, #8]
 8004186:	f00f fc2c 	bl	80139e2 <zb_heap_free>
 800418a:	2000      	movs	r0, #0
 800418c:	e02f      	b.n	80041ee <??zcl_persist_read_attrs_9>

0800418e <??zcl_persist_read_attrs_23>:
 800418e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004192:	8801      	ldrh	r1, [r0, #0]
 8004194:	4658      	mov	r0, fp
 8004196:	b280      	uxth	r0, r0
 8004198:	4428      	add	r0, r5
 800419a:	f002 ffde 	bl	800715a <putle16>
 800419e:	f11b 0b02 	adds.w	fp, fp, #2
 80041a2:	0030      	movs	r0, r6
 80041a4:	0001      	movs	r1, r0
 80041a6:	b289      	uxth	r1, r1
 80041a8:	4658      	mov	r0, fp
 80041aa:	b280      	uxth	r0, r0
 80041ac:	4428      	add	r0, r5
 80041ae:	f002 ffd4 	bl	800715a <putle16>
 80041b2:	f11b 0b02 	adds.w	fp, fp, #2
 80041b6:	9601      	str	r6, [sp, #4]
 80041b8:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80041bc:	9000      	str	r0, [sp, #0]
 80041be:	4658      	mov	r0, fp
 80041c0:	b280      	uxth	r0, r0
 80041c2:	eb05 0a00 	add.w	sl, r5, r0
 80041c6:	9a01      	ldr	r2, [sp, #4]
 80041c8:	9900      	ldr	r1, [sp, #0]
 80041ca:	4650      	mov	r0, sl
 80041cc:	f013 f9db 	bl	8017586 <__aeabi_memcpy>
 80041d0:	eb16 0b0b 	adds.w	fp, r6, fp

080041d4 <??zcl_persist_read_attrs_14>:
 80041d4:	6820      	ldr	r0, [r4, #0]
 80041d6:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 80041da:	4288      	cmp	r0, r1
 80041dc:	d001      	beq.n	80041e2 <??zcl_persist_read_attrs_24>
 80041de:	6824      	ldr	r4, [r4, #0]
 80041e0:	e73d      	b.n	800405e <??zcl_persist_read_attrs_12>

080041e2 <??zcl_persist_read_attrs_24>:
 80041e2:	2400      	movs	r4, #0
 80041e4:	e73b      	b.n	800405e <??zcl_persist_read_attrs_12>

080041e6 <??zcl_persist_read_attrs_13>:
 80041e6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80041e8:	f8a0 b000 	strh.w	fp, [r0]
 80041ec:	0028      	movs	r0, r5

080041ee <??zcl_persist_read_attrs_9>:
 80041ee:	b00d      	add	sp, #52	@ 0x34
 80041f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080041f4 <??DataTable5>:
 80041f4:	0000 0000                                   ....

080041f8 <??DataTable5_1>:
 80041f8:	2877 0800                                   w(..

080041fc <??DataTable5_2>:
 80041fc:	22ed 0800                                   ."..

08004200 <??DataTable5_3>:
 8004200:	98a8 0801                                   ....

08004204 <??DataTable5_4>:
 8004204:	3d95 0800                                   .=..

08004208 <zcl_persist_send_cache>:
 8004208:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800420c:	b098      	sub	sp, #96	@ 0x60
 800420e:	0005      	movs	r5, r0
 8004210:	001e      	movs	r6, r3
 8004212:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 8004214:	f05f 0900 	movs.w	r9, #0
 8004218:	0030      	movs	r0, r6
 800421a:	b280      	uxth	r0, r0
 800421c:	28ff      	cmp	r0, #255	@ 0xff
 800421e:	d101      	bne.n	8004224 <??zcl_persist_send_cache_0>
 8004220:	2085      	movs	r0, #133	@ 0x85
 8004222:	e0a1      	b.n	8004368 <??zcl_persist_send_cache_1>

08004224 <??zcl_persist_send_cache_0>:
 8004224:	0020      	movs	r0, r4
 8004226:	b280      	uxth	r0, r0
 8004228:	f64f 71fb 	movw	r1, #65531	@ 0xfffb
 800422c:	4288      	cmp	r0, r1
 800422e:	d301      	bcc.n	8004234 <??zcl_persist_send_cache_2>
 8004230:	2089      	movs	r0, #137	@ 0x89
 8004232:	e099      	b.n	8004368 <??zcl_persist_send_cache_1>

08004234 <??zcl_persist_send_cache_2>:
 8004234:	f05f 0a08 	movs.w	sl, #8
 8004238:	f05f 0b00 	movs.w	fp, #0
 800423c:	466f      	mov	r7, sp
 800423e:	465a      	mov	r2, fp
 8004240:	4651      	mov	r1, sl
 8004242:	0038      	movs	r0, r7
 8004244:	f003 fd68 	bl	8007d18 <__aeabi_memset>
 8004248:	2001      	movs	r0, #1
 800424a:	f88d 0000 	strb.w	r0, [sp]
 800424e:	2001      	movs	r0, #1
 8004250:	f88d 0001 	strb.w	r0, [sp, #1]
 8004254:	2000      	movs	r0, #0
 8004256:	f88d 0002 	strb.w	r0, [sp, #2]
 800425a:	2001      	movs	r0, #1
 800425c:	f88d 0003 	strb.w	r0, [sp, #3]
 8004260:	f64f 78fe 	movw	r8, #65534	@ 0xfffe
 8004264:	f8ad 8004 	strh.w	r8, [sp, #4]
 8004268:	f00f f9a0 	bl	80135ac <ZbZclGetNextSeqnum>
 800426c:	f88d 0006 	strb.w	r0, [sp, #6]
 8004270:	2000      	movs	r0, #0
 8004272:	f88d 0007 	strb.w	r0, [sp, #7]
 8004276:	2205      	movs	r2, #5
 8004278:	a904      	add	r1, sp, #16
 800427a:	4668      	mov	r0, sp
 800427c:	f002 f986 	bl	800658c <ZbZclAppendHeader>
 8004280:	0007      	movs	r7, r0
 8004282:	2f00      	cmp	r7, #0
 8004284:	d501      	bpl.n	800428a <??zcl_persist_send_cache_3>
 8004286:	2085      	movs	r0, #133	@ 0x85
 8004288:	e06e      	b.n	8004368 <??zcl_persist_send_cache_1>

0800428a <??zcl_persist_send_cache_3>:
 800428a:	f10d 0a48 	add.w	sl, sp, #72	@ 0x48
 800428e:	a804      	add	r0, sp, #16
 8004290:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 8004294:	a812      	add	r0, sp, #72	@ 0x48
 8004296:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 800429a:	6047      	str	r7, [r0, #4]
 800429c:	f119 0901 	adds.w	r9, r9, #1
 80042a0:	f8bd 1064 	ldrh.w	r1, [sp, #100]	@ 0x64
 80042a4:	a802      	add	r0, sp, #8
 80042a6:	f002 ff58 	bl	800715a <putle16>
 80042aa:	f89d 0068 	ldrb.w	r0, [sp, #104]	@ 0x68
 80042ae:	f88d 000a 	strb.w	r0, [sp, #10]
 80042b2:	a802      	add	r0, sp, #8
 80042b4:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 80042b8:	2003      	movs	r0, #3
 80042ba:	a912      	add	r1, sp, #72	@ 0x48
 80042bc:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 80042c0:	6048      	str	r0, [r1, #4]
 80042c2:	f119 0901 	adds.w	r9, r9, #1
 80042c6:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80042c8:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 80042cc:	0020      	movs	r0, r4
 80042ce:	b280      	uxth	r0, r0
 80042d0:	a912      	add	r1, sp, #72	@ 0x48
 80042d2:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 80042d6:	6048      	str	r0, [r1, #4]
 80042d8:	f119 0901 	adds.w	r9, r9, #1
 80042dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80042e0:	f05f 0a30 	movs.w	sl, #48	@ 0x30
 80042e4:	f05f 0900 	movs.w	r9, #0
 80042e8:	f10d 0b18 	add.w	fp, sp, #24
 80042ec:	464a      	mov	r2, r9
 80042ee:	4651      	mov	r1, sl
 80042f0:	4658      	mov	r0, fp
 80042f2:	f003 fd11 	bl	8007d18 <__aeabi_memset>
 80042f6:	2003      	movs	r0, #3
 80042f8:	f88d 0018 	strb.w	r0, [sp, #24]
 80042fc:	0028      	movs	r0, r5
 80042fe:	f00e fc23 	bl	8012b48 <ZbExtendedAddress>
 8004302:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004306:	20ff      	movs	r0, #255	@ 0xff
 8004308:	f8ad 001a 	strh.w	r0, [sp, #26]
 800430c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8004310:	f8ad 0028 	strh.w	r0, [sp, #40]	@ 0x28
 8004314:	f8ad 802a 	strh.w	r8, [sp, #42]	@ 0x2a
 8004318:	f8ad 602c 	strh.w	r6, [sp, #44]	@ 0x2c
 800431c:	a812      	add	r0, sp, #72	@ 0x48
 800431e:	900c      	str	r0, [sp, #48]	@ 0x30
 8004320:	9803      	ldr	r0, [sp, #12]
 8004322:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8004326:	2000      	movs	r0, #0
 8004328:	f88d 003e 	strb.w	r0, [sp, #62]	@ 0x3e
 800432c:	2000      	movs	r0, #0
 800432e:	f88d 003f 	strb.w	r0, [sp, #63]	@ 0x3f
 8004332:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004336:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 800433a:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 800433e:	f050 0008 	orrs.w	r0, r0, #8
 8004342:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8004346:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 800434a:	f050 0004 	orrs.w	r0, r0, #4
 800434e:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8004352:	2300      	movs	r3, #0
 8004354:	2200      	movs	r2, #0
 8004356:	a906      	add	r1, sp, #24
 8004358:	0028      	movs	r0, r5
 800435a:	f00e fd0b 	bl	8012d74 <ZbApsdeDataReqCallback>
 800435e:	2800      	cmp	r0, #0
 8004360:	d001      	beq.n	8004366 <??zcl_persist_send_cache_4>
 8004362:	2001      	movs	r0, #1
 8004364:	e000      	b.n	8004368 <??zcl_persist_send_cache_1>

08004366 <??zcl_persist_send_cache_4>:
 8004366:	2000      	movs	r0, #0

08004368 <??zcl_persist_send_cache_1>:
 8004368:	b01b      	add	sp, #108	@ 0x6c
 800436a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004370 <zcl_attr_cb>:
 8004370:	b538      	push	{r3, r4, r5, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	0004      	movs	r4, r0
 8004376:	000d      	movs	r5, r1
 8004378:	7928      	ldrb	r0, [r5, #4]
 800437a:	2801      	cmp	r0, #1
 800437c:	d10f      	bne.n	800439e <??zcl_attr_cb_0>
 800437e:	69e8      	ldr	r0, [r5, #28]
 8004380:	9003      	str	r0, [sp, #12]
 8004382:	8a28      	ldrh	r0, [r5, #16]
 8004384:	9002      	str	r0, [sp, #8]
 8004386:	6968      	ldr	r0, [r5, #20]
 8004388:	9001      	str	r0, [sp, #4]
 800438a:	68e8      	ldr	r0, [r5, #12]
 800438c:	9000      	str	r0, [sp, #0]
 800438e:	68ab      	ldr	r3, [r5, #8]
 8004390:	6828      	ldr	r0, [r5, #0]
 8004392:	8802      	ldrh	r2, [r0, #0]
 8004394:	69a9      	ldr	r1, [r5, #24]
 8004396:	0020      	movs	r0, r4
 8004398:	f001 fb71 	bl	8005a7e <zcl_attr_write_cb>
 800439c:	e000      	b.n	80043a0 <??zcl_attr_cb_1>

0800439e <??zcl_attr_cb_0>:
 800439e:	2001      	movs	r0, #1

080043a0 <??zcl_attr_cb_1>:
 80043a0:	b005      	add	sp, #20
 80043a2:	bd30      	pop	{r4, r5, pc}

080043a4 <ZbZclColorServerAlloc>:
 80043a4:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a8:	b082      	sub	sp, #8
 80043aa:	4688      	mov	r8, r1
 80043ac:	0014      	movs	r4, r2
 80043ae:	001d      	movs	r5, r3
 80043b0:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80043b2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80043b6:	2e00      	cmp	r6, #0
 80043b8:	d101      	bne.n	80043be <??ZbZclColorServerAlloc_0>
 80043ba:	2000      	movs	r0, #0
 80043bc:	e167      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043be <??ZbZclColorServerAlloc_0>:
 80043be:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80043c2:	0780      	lsls	r0, r0, #30
 80043c4:	d505      	bpl.n	80043d2 <??ZbZclColorServerAlloc_2>
 80043c6:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80043ca:	07c0      	lsls	r0, r0, #31
 80043cc:	d401      	bmi.n	80043d2 <??ZbZclColorServerAlloc_2>
 80043ce:	2000      	movs	r0, #0
 80043d0:	e15d      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043d2 <??ZbZclColorServerAlloc_2>:
 80043d2:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80043d6:	0700      	lsls	r0, r0, #28
 80043d8:	d401      	bmi.n	80043de <??ZbZclColorServerAlloc_3>
 80043da:	2000      	movs	r0, #0
 80043dc:	e157      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043de <??ZbZclColorServerAlloc_3>:
 80043de:	2c00      	cmp	r4, #0
 80043e0:	d016      	beq.n	8004410 <??ZbZclColorServerAlloc_4>
 80043e2:	0020      	movs	r0, r4
 80043e4:	f7ff fb50 	bl	8003a88 <ZbZclClusterGetClusterId>
 80043e8:	2806      	cmp	r0, #6
 80043ea:	d001      	beq.n	80043f0 <??ZbZclColorServerAlloc_5>
 80043ec:	2000      	movs	r0, #0
 80043ee:	e14e      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043f0 <??ZbZclColorServerAlloc_5>:
 80043f0:	0020      	movs	r0, r4
 80043f2:	f7ff fc51 	bl	8003c98 <ZbZclClusterGetDirection>
 80043f6:	2800      	cmp	r0, #0
 80043f8:	d001      	beq.n	80043fe <??ZbZclColorServerAlloc_6>
 80043fa:	2000      	movs	r0, #0
 80043fc:	e147      	b.n	800468e <??ZbZclColorServerAlloc_1>

080043fe <??ZbZclColorServerAlloc_6>:
 80043fe:	0020      	movs	r0, r4
 8004400:	f7ff fb3c 	bl	8003a7c <ZbZclClusterGetEndpoint>
 8004404:	4641      	mov	r1, r8
 8004406:	b2c9      	uxtb	r1, r1
 8004408:	4288      	cmp	r0, r1
 800440a:	d001      	beq.n	8004410 <??ZbZclColorServerAlloc_4>
 800440c:	2000      	movs	r0, #0
 800440e:	e13e      	b.n	800468e <??ZbZclColorServerAlloc_1>

08004410 <??ZbZclColorServerAlloc_4>:
 8004410:	2000      	movs	r0, #0
 8004412:	9000      	str	r0, [sp, #0]
 8004414:	4643      	mov	r3, r8
 8004416:	b2db      	uxtb	r3, r3
 8004418:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800441c:	21c0      	movs	r1, #192	@ 0xc0
 800441e:	9802      	ldr	r0, [sp, #8]
 8004420:	f7ff fcbb 	bl	8003d9a <ZbZclClusterAlloc>
 8004424:	0007      	movs	r7, r0
 8004426:	2f00      	cmp	r7, #0
 8004428:	d101      	bne.n	800442e <??ZbZclColorServerAlloc_7>
 800442a:	2000      	movs	r0, #0
 800442c:	e12f      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800442e <??ZbZclColorServerAlloc_7>:
 800442e:	2202      	movs	r2, #2
 8004430:	2300      	movs	r3, #0
 8004432:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8004436:	0038      	movs	r0, r7
 8004438:	f7fd fb13 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800443c:	f20f 206d 	addw	r0, pc, #621	@ 0x26d
 8004440:	6638      	str	r0, [r7, #96]	@ 0x60
 8004442:	f20f 4055 	addw	r0, pc, #1109	@ 0x455
 8004446:	6678      	str	r0, [r7, #100]	@ 0x64
 8004448:	f20f 7039 	addw	r0, pc, #1849	@ 0x739
 800444c:	65b8      	str	r0, [r7, #88]	@ 0x58
 800444e:	f05f 0950 	movs.w	r9, #80	@ 0x50
 8004452:	9600      	str	r6, [sp, #0]
 8004454:	f117 0b70 	adds.w	fp, r7, #112	@ 0x70
 8004458:	464a      	mov	r2, r9
 800445a:	9900      	ldr	r1, [sp, #0]
 800445c:	4658      	mov	r0, fp
 800445e:	f013 f892 	bl	8017586 <__aeabi_memcpy>
 8004462:	66fc      	str	r4, [r7, #108]	@ 0x6c
 8004464:	2205      	movs	r2, #5
 8004466:	498b      	ldr	r1, [pc, #556]	@ (8004694 <??DataTable1>)
 8004468:	0038      	movs	r0, r7
 800446a:	f7fd fc11 	bl	8001c90 <ZbZclAttrAppendList>
 800446e:	2800      	cmp	r0, #0
 8004470:	d004      	beq.n	800447c <??ZbZclColorServerAlloc_8>
 8004472:	0038      	movs	r0, r7
 8004474:	f7ff fd53 	bl	8003f1e <ZbZclClusterFree>
 8004478:	2000      	movs	r0, #0
 800447a:	e108      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800447c <??ZbZclColorServerAlloc_8>:
 800447c:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004480:	07c0      	lsls	r0, r0, #31
 8004482:	d50b      	bpl.n	800449c <??ZbZclColorServerAlloc_9>
 8004484:	2202      	movs	r2, #2
 8004486:	4984      	ldr	r1, [pc, #528]	@ (8004698 <??DataTable1_1>)
 8004488:	0038      	movs	r0, r7
 800448a:	f7fd fc01 	bl	8001c90 <ZbZclAttrAppendList>
 800448e:	2800      	cmp	r0, #0
 8004490:	d004      	beq.n	800449c <??ZbZclColorServerAlloc_9>
 8004492:	0038      	movs	r0, r7
 8004494:	f7ff fd43 	bl	8003f1e <ZbZclClusterFree>
 8004498:	2000      	movs	r0, #0
 800449a:	e0f8      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800449c <??ZbZclColorServerAlloc_9>:
 800449c:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80044a0:	0780      	lsls	r0, r0, #30
 80044a2:	d50b      	bpl.n	80044bc <??ZbZclColorServerAlloc_10>
 80044a4:	2201      	movs	r2, #1
 80044a6:	497d      	ldr	r1, [pc, #500]	@ (800469c <??DataTable1_2>)
 80044a8:	0038      	movs	r0, r7
 80044aa:	f7fd fbf1 	bl	8001c90 <ZbZclAttrAppendList>
 80044ae:	2800      	cmp	r0, #0
 80044b0:	d004      	beq.n	80044bc <??ZbZclColorServerAlloc_10>
 80044b2:	0038      	movs	r0, r7
 80044b4:	f7ff fd33 	bl	8003f1e <ZbZclClusterFree>
 80044b8:	2000      	movs	r0, #0
 80044ba:	e0e8      	b.n	800468e <??ZbZclColorServerAlloc_1>

080044bc <??ZbZclColorServerAlloc_10>:
 80044bc:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80044c0:	0700      	lsls	r0, r0, #28
 80044c2:	d50b      	bpl.n	80044dc <??ZbZclColorServerAlloc_11>
 80044c4:	2202      	movs	r2, #2
 80044c6:	4976      	ldr	r1, [pc, #472]	@ (80046a0 <??DataTable1_3>)
 80044c8:	0038      	movs	r0, r7
 80044ca:	f7fd fbe1 	bl	8001c90 <ZbZclAttrAppendList>
 80044ce:	2800      	cmp	r0, #0
 80044d0:	d004      	beq.n	80044dc <??ZbZclColorServerAlloc_11>
 80044d2:	0038      	movs	r0, r7
 80044d4:	f7ff fd23 	bl	8003f1e <ZbZclClusterFree>
 80044d8:	2000      	movs	r0, #0
 80044da:	e0d8      	b.n	800468e <??ZbZclColorServerAlloc_1>

080044dc <??ZbZclColorServerAlloc_11>:
 80044dc:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80044e0:	06c0      	lsls	r0, r0, #27
 80044e2:	d50b      	bpl.n	80044fc <??ZbZclColorServerAlloc_12>
 80044e4:	2205      	movs	r2, #5
 80044e6:	496f      	ldr	r1, [pc, #444]	@ (80046a4 <??DataTable1_4>)
 80044e8:	0038      	movs	r0, r7
 80044ea:	f7fd fbd1 	bl	8001c90 <ZbZclAttrAppendList>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	d004      	beq.n	80044fc <??ZbZclColorServerAlloc_12>
 80044f2:	0038      	movs	r0, r7
 80044f4:	f7ff fd13 	bl	8003f1e <ZbZclClusterFree>
 80044f8:	2000      	movs	r0, #0
 80044fa:	e0c8      	b.n	800468e <??ZbZclColorServerAlloc_1>

080044fc <??ZbZclColorServerAlloc_12>:
 80044fc:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004500:	0740      	lsls	r0, r0, #29
 8004502:	d50b      	bpl.n	800451c <??ZbZclColorServerAlloc_13>
 8004504:	2205      	movs	r2, #5
 8004506:	4968      	ldr	r1, [pc, #416]	@ (80046a8 <??DataTable1_5>)
 8004508:	0038      	movs	r0, r7
 800450a:	f7fd fbc1 	bl	8001c90 <ZbZclAttrAppendList>
 800450e:	2800      	cmp	r0, #0
 8004510:	d004      	beq.n	800451c <??ZbZclColorServerAlloc_13>
 8004512:	0038      	movs	r0, r7
 8004514:	f7ff fd03 	bl	8003f1e <ZbZclClusterFree>
 8004518:	2000      	movs	r0, #0
 800451a:	e0b8      	b.n	800468e <??ZbZclColorServerAlloc_1>

0800451c <??ZbZclColorServerAlloc_13>:
 800451c:	2d00      	cmp	r5, #0
 800451e:	d00b      	beq.n	8004538 <??ZbZclColorServerAlloc_14>
 8004520:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004522:	0029      	movs	r1, r5
 8004524:	0038      	movs	r0, r7
 8004526:	f7fd fbb3 	bl	8001c90 <ZbZclAttrAppendList>
 800452a:	2800      	cmp	r0, #0
 800452c:	d004      	beq.n	8004538 <??ZbZclColorServerAlloc_14>
 800452e:	0038      	movs	r0, r7
 8004530:	f7ff fcf5 	bl	8003f1e <ZbZclClusterFree>
 8004534:	2000      	movs	r0, #0
 8004536:	e0aa      	b.n	800468e <??ZbZclColorServerAlloc_1>

08004538 <??ZbZclColorServerAlloc_14>:
 8004538:	2200      	movs	r2, #0
 800453a:	2300      	movs	r3, #0
 800453c:	210f      	movs	r1, #15
 800453e:	0038      	movs	r0, r7
 8004540:	f7fd fa8f 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004544:	2201      	movs	r2, #1
 8004546:	2300      	movs	r3, #0
 8004548:	2108      	movs	r1, #8
 800454a:	0038      	movs	r0, r7
 800454c:	f7fd fa89 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004550:	f244 090a 	movw	r9, #16394	@ 0x400a
 8004554:	2200      	movs	r2, #0
 8004556:	2300      	movs	r3, #0
 8004558:	4649      	mov	r1, r9
 800455a:	0038      	movs	r0, r7
 800455c:	f7fd fa81 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004560:	2201      	movs	r2, #1
 8004562:	2300      	movs	r3, #0
 8004564:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004568:	0038      	movs	r0, r7
 800456a:	f7fd fa7a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800456e:	2200      	movs	r2, #0
 8004570:	2300      	movs	r3, #0
 8004572:	2110      	movs	r1, #16
 8004574:	0038      	movs	r0, r7
 8004576:	f7fd fa74 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800457a:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 800457e:	07c0      	lsls	r0, r0, #31
 8004580:	d50b      	bpl.n	800459a <??ZbZclColorServerAlloc_15>
 8004582:	2200      	movs	r2, #0
 8004584:	2300      	movs	r3, #0
 8004586:	2100      	movs	r1, #0
 8004588:	0038      	movs	r0, r7
 800458a:	f7fd fa6a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800458e:	2200      	movs	r2, #0
 8004590:	2300      	movs	r3, #0
 8004592:	2101      	movs	r1, #1
 8004594:	0038      	movs	r0, r7
 8004596:	f7fd fa64 	bl	8001a62 <ZbZclAttrIntegerWrite>

0800459a <??ZbZclColorServerAlloc_15>:
 800459a:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 800459e:	0700      	lsls	r0, r0, #28
 80045a0:	d50d      	bpl.n	80045be <??ZbZclColorServerAlloc_16>
 80045a2:	f246 126b 	movw	r2, #24939	@ 0x616b
 80045a6:	2300      	movs	r3, #0
 80045a8:	2103      	movs	r1, #3
 80045aa:	0038      	movs	r0, r7
 80045ac:	f7fd fa59 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045b0:	f246 027d 	movw	r2, #24701	@ 0x607d
 80045b4:	2300      	movs	r3, #0
 80045b6:	2104      	movs	r1, #4
 80045b8:	0038      	movs	r0, r7
 80045ba:	f7fd fa52 	bl	8001a62 <ZbZclAttrIntegerWrite>

080045be <??ZbZclColorServerAlloc_16>:
 80045be:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 80045c2:	06c0      	lsls	r0, r0, #27
 80045c4:	d523      	bpl.n	800460e <??ZbZclColorServerAlloc_17>
 80045c6:	22fa      	movs	r2, #250	@ 0xfa
 80045c8:	2300      	movs	r3, #0
 80045ca:	2107      	movs	r1, #7
 80045cc:	0038      	movs	r0, r7
 80045ce:	f7fd fa48 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045d2:	2200      	movs	r2, #0
 80045d4:	2300      	movs	r3, #0
 80045d6:	f244 010b 	movw	r1, #16395	@ 0x400b
 80045da:	0038      	movs	r0, r7
 80045dc:	f7fd fa41 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045e0:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 80045e4:	2300      	movs	r3, #0
 80045e6:	f244 010c 	movw	r1, #16396	@ 0x400c
 80045ea:	0038      	movs	r0, r7
 80045ec:	f7fd fa39 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045f0:	2200      	movs	r2, #0
 80045f2:	2300      	movs	r3, #0
 80045f4:	f244 010d 	movw	r1, #16397	@ 0x400d
 80045f8:	0038      	movs	r0, r7
 80045fa:	f7fd fa32 	bl	8001a62 <ZbZclAttrIntegerWrite>
 80045fe:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8004602:	2300      	movs	r3, #0
 8004604:	f244 0110 	movw	r1, #16400	@ 0x4010
 8004608:	0038      	movs	r0, r7
 800460a:	f7fd fa2a 	bl	8001a62 <ZbZclAttrIntegerWrite>

0800460e <??ZbZclColorServerAlloc_17>:
 800460e:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004612:	0740      	lsls	r0, r0, #29
 8004614:	d523      	bpl.n	800465e <??ZbZclColorServerAlloc_18>
 8004616:	2200      	movs	r2, #0
 8004618:	2300      	movs	r3, #0
 800461a:	f244 0102 	movw	r1, #16386	@ 0x4002
 800461e:	0038      	movs	r0, r7
 8004620:	f7fd fa1f 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004624:	2219      	movs	r2, #25
 8004626:	2300      	movs	r3, #0
 8004628:	f244 0104 	movw	r1, #16388	@ 0x4004
 800462c:	0038      	movs	r0, r7
 800462e:	f7fd fa18 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004632:	f44f 520c 	mov.w	r2, #8960	@ 0x2300
 8004636:	2300      	movs	r3, #0
 8004638:	f244 0105 	movw	r1, #16389	@ 0x4005
 800463c:	0038      	movs	r0, r7
 800463e:	f7fd fa10 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004642:	2200      	movs	r2, #0
 8004644:	2300      	movs	r3, #0
 8004646:	f244 0103 	movw	r1, #16387	@ 0x4003
 800464a:	0038      	movs	r0, r7
 800464c:	f7fd fa09 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004650:	2200      	movs	r2, #0
 8004652:	2300      	movs	r3, #0
 8004654:	f244 0106 	movw	r1, #16390	@ 0x4006
 8004658:	0038      	movs	r0, r7
 800465a:	f7fd fa02 	bl	8001a62 <ZbZclAttrIntegerWrite>

0800465e <??ZbZclColorServerAlloc_18>:
 800465e:	f896 004c 	ldrb.w	r0, [r6, #76]	@ 0x4c
 8004662:	0780      	lsls	r0, r0, #30
 8004664:	d506      	bpl.n	8004674 <??ZbZclColorServerAlloc_19>
 8004666:	2200      	movs	r2, #0
 8004668:	2300      	movs	r3, #0
 800466a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800466e:	0038      	movs	r0, r7
 8004670:	f7fd f9f7 	bl	8001a62 <ZbZclAttrIntegerWrite>

08004674 <??ZbZclColorServerAlloc_19>:
 8004674:	f8c7 a054 	str.w	sl, [r7, #84]	@ 0x54
 8004678:	f896 204c 	ldrb.w	r2, [r6, #76]	@ 0x4c
 800467c:	2300      	movs	r3, #0
 800467e:	4649      	mov	r1, r9
 8004680:	0038      	movs	r0, r7
 8004682:	f7fd f9ee 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004686:	0038      	movs	r0, r7
 8004688:	f7ff fc17 	bl	8003eba <ZbZclClusterAttach>
 800468c:	0038      	movs	r0, r7

0800468e <??ZbZclColorServerAlloc_1>:
 800468e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004694 <??DataTable1>:
 8004694:	98d0 0801                                   ....

08004698 <??DataTable1_1>:
 8004698:	9998 0801                                   ....

0800469c <??DataTable1_2>:
 800469c:	99e8 0801                                   ....

080046a0 <??DataTable1_3>:
 80046a0:	9a10 0801                                   ....

080046a4 <??DataTable1_4>:
 80046a4:	9a60 0801                                   `...

080046a8 <??DataTable1_5>:
 80046a8:	9b28 0801                                   (...

080046ac <zcl_color_server_get_scene_data>:
 80046ac:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80046b0:	0004      	movs	r4, r0
 80046b2:	000d      	movs	r5, r1
 80046b4:	0016      	movs	r6, r2
 80046b6:	0027      	movs	r7, r4
 80046b8:	f05f 0803 	movs.w	r8, #3
 80046bc:	2000      	movs	r0, #0
 80046be:	9001      	str	r0, [sp, #4]
 80046c0:	2002      	movs	r0, #2
 80046c2:	9000      	str	r0, [sp, #0]
 80046c4:	f10d 030a 	add.w	r3, sp, #10
 80046c8:	2200      	movs	r2, #0
 80046ca:	2103      	movs	r1, #3
 80046cc:	0020      	movs	r0, r4
 80046ce:	f7fb fe8a 	bl	80003e6 <ZbZclAttrRead>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d001      	beq.n	80046da <??zcl_color_server_get_scene_data_0>
 80046d6:	2000      	movs	r0, #0
 80046d8:	e0db      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

080046da <??zcl_color_server_get_scene_data_0>:
 80046da:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 80046de:	4640      	mov	r0, r8
 80046e0:	b2c0      	uxtb	r0, r0
 80046e2:	4428      	add	r0, r5
 80046e4:	f002 fd39 	bl	800715a <putle16>
 80046e8:	f118 0802 	adds.w	r8, r8, #2
 80046ec:	2000      	movs	r0, #0
 80046ee:	9001      	str	r0, [sp, #4]
 80046f0:	2002      	movs	r0, #2
 80046f2:	9000      	str	r0, [sp, #0]
 80046f4:	f10d 030a 	add.w	r3, sp, #10
 80046f8:	2200      	movs	r2, #0
 80046fa:	2104      	movs	r1, #4
 80046fc:	0020      	movs	r0, r4
 80046fe:	f7fb fe72 	bl	80003e6 <ZbZclAttrRead>
 8004702:	2800      	cmp	r0, #0
 8004704:	d001      	beq.n	800470a <??zcl_color_server_get_scene_data_2>
 8004706:	2000      	movs	r0, #0
 8004708:	e0c3      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

0800470a <??zcl_color_server_get_scene_data_2>:
 800470a:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 800470e:	4640      	mov	r0, r8
 8004710:	b2c0      	uxtb	r0, r0
 8004712:	4428      	add	r0, r5
 8004714:	f002 fd21 	bl	800715a <putle16>
 8004718:	f118 0802 	adds.w	r8, r8, #2
 800471c:	f897 00bc 	ldrb.w	r0, [r7, #188]	@ 0xbc
 8004720:	0780      	lsls	r0, r0, #30
 8004722:	d50f      	bpl.n	8004744 <??zcl_color_server_get_scene_data_3>
 8004724:	2000      	movs	r0, #0
 8004726:	9001      	str	r0, [sp, #4]
 8004728:	2002      	movs	r0, #2
 800472a:	9000      	str	r0, [sp, #0]
 800472c:	f10d 030a 	add.w	r3, sp, #10
 8004730:	2200      	movs	r2, #0
 8004732:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004736:	0020      	movs	r0, r4
 8004738:	f7fb fe55 	bl	80003e6 <ZbZclAttrRead>
 800473c:	2800      	cmp	r0, #0
 800473e:	d004      	beq.n	800474a <??zcl_color_server_get_scene_data_4>
 8004740:	2000      	movs	r0, #0
 8004742:	e0a6      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004744 <??zcl_color_server_get_scene_data_3>:
 8004744:	2000      	movs	r0, #0
 8004746:	f8ad 000a 	strh.w	r0, [sp, #10]

0800474a <??zcl_color_server_get_scene_data_4>:
 800474a:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 800474e:	4640      	mov	r0, r8
 8004750:	b2c0      	uxtb	r0, r0
 8004752:	4428      	add	r0, r5
 8004754:	f002 fd01 	bl	800715a <putle16>
 8004758:	f118 0802 	adds.w	r8, r8, #2
 800475c:	2000      	movs	r0, #0
 800475e:	9001      	str	r0, [sp, #4]
 8004760:	2001      	movs	r0, #1
 8004762:	9000      	str	r0, [sp, #0]
 8004764:	ab02      	add	r3, sp, #8
 8004766:	2200      	movs	r2, #0
 8004768:	2101      	movs	r1, #1
 800476a:	0020      	movs	r0, r4
 800476c:	f7fb fe3b 	bl	80003e6 <ZbZclAttrRead>
 8004770:	2800      	cmp	r0, #0
 8004772:	d001      	beq.n	8004778 <??zcl_color_server_get_scene_data_5>
 8004774:	2000      	movs	r0, #0
 8004776:	e08c      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004778 <??zcl_color_server_get_scene_data_5>:
 8004778:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800477c:	4641      	mov	r1, r8
 800477e:	b2c9      	uxtb	r1, r1
 8004780:	5468      	strb	r0, [r5, r1]
 8004782:	f118 0801 	adds.w	r8, r8, #1
 8004786:	f897 00bc 	ldrb.w	r0, [r7, #188]	@ 0xbc
 800478a:	0740      	lsls	r0, r0, #29
 800478c:	d545      	bpl.n	800481a <??zcl_color_server_get_scene_data_6>
 800478e:	2000      	movs	r0, #0
 8004790:	9001      	str	r0, [sp, #4]
 8004792:	2001      	movs	r0, #1
 8004794:	9000      	str	r0, [sp, #0]
 8004796:	ab02      	add	r3, sp, #8
 8004798:	2200      	movs	r2, #0
 800479a:	f244 0102 	movw	r1, #16386	@ 0x4002
 800479e:	0020      	movs	r0, r4
 80047a0:	f7fb fe21 	bl	80003e6 <ZbZclAttrRead>
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d001      	beq.n	80047ac <??zcl_color_server_get_scene_data_7>
 80047a8:	2000      	movs	r0, #0
 80047aa:	e072      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

080047ac <??zcl_color_server_get_scene_data_7>:
 80047ac:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80047b0:	4641      	mov	r1, r8
 80047b2:	b2c9      	uxtb	r1, r1
 80047b4:	5468      	strb	r0, [r5, r1]
 80047b6:	f118 0801 	adds.w	r8, r8, #1
 80047ba:	2000      	movs	r0, #0
 80047bc:	9001      	str	r0, [sp, #4]
 80047be:	2001      	movs	r0, #1
 80047c0:	9000      	str	r0, [sp, #0]
 80047c2:	ab02      	add	r3, sp, #8
 80047c4:	2200      	movs	r2, #0
 80047c6:	f244 0103 	movw	r1, #16387	@ 0x4003
 80047ca:	0020      	movs	r0, r4
 80047cc:	f7fb fe0b 	bl	80003e6 <ZbZclAttrRead>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d001      	beq.n	80047d8 <??zcl_color_server_get_scene_data_8>
 80047d4:	2000      	movs	r0, #0
 80047d6:	e05c      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

080047d8 <??zcl_color_server_get_scene_data_8>:
 80047d8:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80047dc:	4641      	mov	r1, r8
 80047de:	b2c9      	uxtb	r1, r1
 80047e0:	5468      	strb	r0, [r5, r1]
 80047e2:	f118 0801 	adds.w	r8, r8, #1
 80047e6:	2000      	movs	r0, #0
 80047e8:	9001      	str	r0, [sp, #4]
 80047ea:	2002      	movs	r0, #2
 80047ec:	9000      	str	r0, [sp, #0]
 80047ee:	f10d 030a 	add.w	r3, sp, #10
 80047f2:	2200      	movs	r2, #0
 80047f4:	f244 0104 	movw	r1, #16388	@ 0x4004
 80047f8:	0020      	movs	r0, r4
 80047fa:	f7fb fdf4 	bl	80003e6 <ZbZclAttrRead>
 80047fe:	2800      	cmp	r0, #0
 8004800:	d001      	beq.n	8004806 <??zcl_color_server_get_scene_data_9>
 8004802:	2000      	movs	r0, #0
 8004804:	e045      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004806 <??zcl_color_server_get_scene_data_9>:
 8004806:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 800480a:	4640      	mov	r0, r8
 800480c:	b2c0      	uxtb	r0, r0
 800480e:	4428      	add	r0, r5
 8004810:	f002 fca3 	bl	800715a <putle16>
 8004814:	f118 0802 	adds.w	r8, r8, #2
 8004818:	e013      	b.n	8004842 <??zcl_color_server_get_scene_data_10>

0800481a <??zcl_color_server_get_scene_data_6>:
 800481a:	2000      	movs	r0, #0
 800481c:	4641      	mov	r1, r8
 800481e:	b2c9      	uxtb	r1, r1
 8004820:	5468      	strb	r0, [r5, r1]
 8004822:	f118 0801 	adds.w	r8, r8, #1
 8004826:	2000      	movs	r0, #0
 8004828:	4641      	mov	r1, r8
 800482a:	b2c9      	uxtb	r1, r1
 800482c:	5468      	strb	r0, [r5, r1]
 800482e:	f118 0801 	adds.w	r8, r8, #1
 8004832:	2100      	movs	r1, #0
 8004834:	4640      	mov	r0, r8
 8004836:	b2c0      	uxtb	r0, r0
 8004838:	4428      	add	r0, r5
 800483a:	f002 fc8e 	bl	800715a <putle16>
 800483e:	f118 0802 	adds.w	r8, r8, #2

08004842 <??zcl_color_server_get_scene_data_10>:
 8004842:	f897 00bc 	ldrb.w	r0, [r7, #188]	@ 0xbc
 8004846:	06c0      	lsls	r0, r0, #27
 8004848:	d50e      	bpl.n	8004868 <??zcl_color_server_get_scene_data_11>
 800484a:	2000      	movs	r0, #0
 800484c:	9001      	str	r0, [sp, #4]
 800484e:	2002      	movs	r0, #2
 8004850:	9000      	str	r0, [sp, #0]
 8004852:	f10d 030a 	add.w	r3, sp, #10
 8004856:	2200      	movs	r2, #0
 8004858:	2107      	movs	r1, #7
 800485a:	0020      	movs	r0, r4
 800485c:	f7fb fdc3 	bl	80003e6 <ZbZclAttrRead>
 8004860:	2800      	cmp	r0, #0
 8004862:	d004      	beq.n	800486e <??zcl_color_server_get_scene_data_12>
 8004864:	2000      	movs	r0, #0
 8004866:	e014      	b.n	8004892 <??zcl_color_server_get_scene_data_1>

08004868 <??zcl_color_server_get_scene_data_11>:
 8004868:	2000      	movs	r0, #0
 800486a:	f8ad 000a 	strh.w	r0, [sp, #10]

0800486e <??zcl_color_server_get_scene_data_12>:
 800486e:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8004872:	4640      	mov	r0, r8
 8004874:	b2c0      	uxtb	r0, r0
 8004876:	4428      	add	r0, r5
 8004878:	f002 fc6f 	bl	800715a <putle16>
 800487c:	f118 0802 	adds.w	r8, r8, #2
 8004880:	89a1      	ldrh	r1, [r4, #12]
 8004882:	0028      	movs	r0, r5
 8004884:	f002 fc69 	bl	800715a <putle16>
 8004888:	f1b8 0003 	subs.w	r0, r8, #3
 800488c:	70a8      	strb	r0, [r5, #2]
 800488e:	4640      	mov	r0, r8
 8004890:	b2c0      	uxtb	r0, r0

08004892 <??zcl_color_server_get_scene_data_1>:
 8004892:	b004      	add	sp, #16
 8004894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004898 <zcl_color_server_set_scene_data>:
 8004898:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489c:	b08c      	sub	sp, #48	@ 0x30
 800489e:	4680      	mov	r8, r0
 80048a0:	000c      	movs	r4, r1
 80048a2:	001d      	movs	r5, r3
 80048a4:	4646      	mov	r6, r8
 80048a6:	f89d 0030 	ldrb.w	r0, [sp, #48]	@ 0x30
 80048aa:	280d      	cmp	r0, #13
 80048ac:	d001      	beq.n	80048b2 <??zcl_color_server_set_scene_data_0>
 80048ae:	2087      	movs	r0, #135	@ 0x87
 80048b0:	e10b      	b.n	8004aca <??zcl_color_server_set_scene_data_1>

080048b2 <??zcl_color_server_set_scene_data_0>:
 80048b2:	0020      	movs	r0, r4
 80048b4:	f002 fc05 	bl	80070c2 <pletoh16>
 80048b8:	f8ad 001e 	strh.w	r0, [sp, #30]
 80048bc:	1ca0      	adds	r0, r4, #2
 80048be:	f002 fc00 	bl	80070c2 <pletoh16>
 80048c2:	f8ad 001c 	strh.w	r0, [sp, #28]
 80048c6:	1d20      	adds	r0, r4, #4
 80048c8:	f002 fbfb 	bl	80070c2 <pletoh16>
 80048cc:	0007      	movs	r7, r0
 80048ce:	79a0      	ldrb	r0, [r4, #6]
 80048d0:	f88d 000a 	strb.w	r0, [sp, #10]
 80048d4:	79e0      	ldrb	r0, [r4, #7]
 80048d6:	f88d 0009 	strb.w	r0, [sp, #9]
 80048da:	7a20      	ldrb	r0, [r4, #8]
 80048dc:	f88d 0008 	strb.w	r0, [sp, #8]
 80048e0:	f114 0009 	adds.w	r0, r4, #9
 80048e4:	f002 fbed 	bl	80070c2 <pletoh16>
 80048e8:	f8ad 000e 	strh.w	r0, [sp, #14]
 80048ec:	f114 000b 	adds.w	r0, r4, #11
 80048f0:	f002 fbe7 	bl	80070c2 <pletoh16>
 80048f4:	f8ad 000c 	strh.w	r0, [sp, #12]
 80048f8:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 80048fc:	0700      	lsls	r0, r0, #28
 80048fe:	d535      	bpl.n	800496c <??zcl_color_server_set_scene_data_2>
 8004900:	f8d6 008c 	ldr.w	r0, [r6, #140]	@ 0x8c
 8004904:	2800      	cmp	r0, #0
 8004906:	d01d      	beq.n	8004944 <??zcl_color_server_set_scene_data_3>
 8004908:	f05f 0908 	movs.w	r9, #8
 800490c:	f05f 0a00 	movs.w	sl, #0
 8004910:	f10d 0b20 	add.w	fp, sp, #32
 8004914:	4652      	mov	r2, sl
 8004916:	4649      	mov	r1, r9
 8004918:	4658      	mov	r0, fp
 800491a:	f003 f9fd 	bl	8007d18 <__aeabi_memset>
 800491e:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8004922:	f8ad 0020 	strh.w	r0, [sp, #32]
 8004926:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800492a:	f8ad 0022 	strh.w	r0, [sp, #34]	@ 0x22
 800492e:	f8ad 5024 	strh.w	r5, [sp, #36]	@ 0x24
 8004932:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004936:	2200      	movs	r2, #0
 8004938:	a908      	add	r1, sp, #32
 800493a:	4640      	mov	r0, r8
 800493c:	f8d6 c08c 	ldr.w	ip, [r6, #140]	@ 0x8c
 8004940:	47e0      	blx	ip
 8004942:	e013      	b.n	800496c <??zcl_color_server_set_scene_data_2>

08004944 <??zcl_color_server_set_scene_data_3>:
 8004944:	2002      	movs	r0, #2
 8004946:	9001      	str	r0, [sp, #4]
 8004948:	2002      	movs	r0, #2
 800494a:	9000      	str	r0, [sp, #0]
 800494c:	0023      	movs	r3, r4
 800494e:	2203      	movs	r2, #3
 8004950:	2100      	movs	r1, #0
 8004952:	4640      	mov	r0, r8
 8004954:	f7fb fe99 	bl	800068a <ZbZclAttrWrite>
 8004958:	2002      	movs	r0, #2
 800495a:	9001      	str	r0, [sp, #4]
 800495c:	2002      	movs	r0, #2
 800495e:	9000      	str	r0, [sp, #0]
 8004960:	1ca3      	adds	r3, r4, #2
 8004962:	2204      	movs	r2, #4
 8004964:	2100      	movs	r1, #0
 8004966:	4640      	mov	r0, r8
 8004968:	f7fb fe8f 	bl	800068a <ZbZclAttrWrite>

0800496c <??zcl_color_server_set_scene_data_2>:
 800496c:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 8004970:	0780      	lsls	r0, r0, #30
 8004972:	d526      	bpl.n	80049c2 <??zcl_color_server_set_scene_data_4>
 8004974:	f8d6 00a8 	ldr.w	r0, [r6, #168]	@ 0xa8
 8004978:	2800      	cmp	r0, #0
 800497a:	d01a      	beq.n	80049b2 <??zcl_color_server_set_scene_data_5>
 800497c:	f05f 0908 	movs.w	r9, #8
 8004980:	f05f 0a00 	movs.w	sl, #0
 8004984:	46eb      	mov	fp, sp
 8004986:	4652      	mov	r2, sl
 8004988:	4649      	mov	r1, r9
 800498a:	4658      	mov	r0, fp
 800498c:	f003 f9c4 	bl	8007d18 <__aeabi_memset>
 8004990:	f8ad 7000 	strh.w	r7, [sp]
 8004994:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8004998:	f88d 0002 	strb.w	r0, [sp, #2]
 800499c:	f8ad 5004 	strh.w	r5, [sp, #4]
 80049a0:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 80049a4:	2200      	movs	r2, #0
 80049a6:	4669      	mov	r1, sp
 80049a8:	4640      	mov	r0, r8
 80049aa:	f8d6 c0a8 	ldr.w	ip, [r6, #168]	@ 0xa8
 80049ae:	47e0      	blx	ip
 80049b0:	e007      	b.n	80049c2 <??zcl_color_server_set_scene_data_4>

080049b2 <??zcl_color_server_set_scene_data_5>:
 80049b2:	003a      	movs	r2, r7
 80049b4:	b292      	uxth	r2, r2
 80049b6:	2300      	movs	r3, #0
 80049b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049bc:	4640      	mov	r0, r8
 80049be:	f7fd f850 	bl	8001a62 <ZbZclAttrIntegerWrite>

080049c2 <??zcl_color_server_set_scene_data_4>:
 80049c2:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 80049c6:	0740      	lsls	r0, r0, #29
 80049c8:	d555      	bpl.n	8004a76 <??zcl_color_server_set_scene_data_6>
 80049ca:	f8d6 00ac 	ldr.w	r0, [r6, #172]	@ 0xac
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d039      	beq.n	8004a46 <??zcl_color_server_set_scene_data_7>
 80049d2:	f05f 090a 	movs.w	r9, #10
 80049d6:	f05f 0a00 	movs.w	sl, #0
 80049da:	f10d 0b10 	add.w	fp, sp, #16
 80049de:	4652      	mov	r2, sl
 80049e0:	4649      	mov	r1, r9
 80049e2:	4658      	mov	r0, fp
 80049e4:	f003 f998 	bl	8007d18 <__aeabi_memset>
 80049e8:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80049ec:	f050 0001 	orrs.w	r0, r0, #1
 80049f0:	f88d 0010 	strb.w	r0, [sp, #16]
 80049f4:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80049f8:	f050 0002 	orrs.w	r0, r0, #2
 80049fc:	f88d 0010 	strb.w	r0, [sp, #16]
 8004a00:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8004a04:	f050 0004 	orrs.w	r0, r0, #4
 8004a08:	f88d 0010 	strb.w	r0, [sp, #16]
 8004a0c:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8004a10:	f050 0008 	orrs.w	r0, r0, #8
 8004a14:	f88d 0010 	strb.w	r0, [sp, #16]
 8004a18:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8004a1c:	f88d 0011 	strb.w	r0, [sp, #17]
 8004a20:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004a24:	f88d 0012 	strb.w	r0, [sp, #18]
 8004a28:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 8004a2c:	f8ad 0014 	strh.w	r0, [sp, #20]
 8004a30:	f8ad 7016 	strh.w	r7, [sp, #22]
 8004a34:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004a38:	2200      	movs	r2, #0
 8004a3a:	a904      	add	r1, sp, #16
 8004a3c:	4640      	mov	r0, r8
 8004a3e:	f8d6 c0ac 	ldr.w	ip, [r6, #172]	@ 0xac
 8004a42:	47e0      	blx	ip
 8004a44:	e017      	b.n	8004a76 <??zcl_color_server_set_scene_data_6>

08004a46 <??zcl_color_server_set_scene_data_7>:
 8004a46:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	f244 0102 	movw	r1, #16386	@ 0x4002
 8004a50:	4640      	mov	r0, r8
 8004a52:	f7fd f806 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004a56:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f244 0103 	movw	r1, #16387	@ 0x4003
 8004a60:	4640      	mov	r0, r8
 8004a62:	f7fc fffe 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8004a66:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f244 0104 	movw	r1, #16388	@ 0x4004
 8004a70:	4640      	mov	r0, r8
 8004a72:	f7fc fff6 	bl	8001a62 <ZbZclAttrIntegerWrite>

08004a76 <??zcl_color_server_set_scene_data_6>:
 8004a76:	f896 00bc 	ldrb.w	r0, [r6, #188]	@ 0xbc
 8004a7a:	06c0      	lsls	r0, r0, #27
 8004a7c:	d524      	bpl.n	8004ac8 <??zcl_color_server_set_scene_data_8>
 8004a7e:	f8d6 0098 	ldr.w	r0, [r6, #152]	@ 0x98
 8004a82:	2800      	cmp	r0, #0
 8004a84:	d019      	beq.n	8004aba <??zcl_color_server_set_scene_data_9>
 8004a86:	f05f 0906 	movs.w	r9, #6
 8004a8a:	f05f 0a00 	movs.w	sl, #0
 8004a8e:	f10d 0b28 	add.w	fp, sp, #40	@ 0x28
 8004a92:	4652      	mov	r2, sl
 8004a94:	4649      	mov	r1, r9
 8004a96:	4658      	mov	r0, fp
 8004a98:	f003 f93e 	bl	8007d18 <__aeabi_memset>
 8004a9c:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8004aa0:	f8ad 0028 	strh.w	r0, [sp, #40]	@ 0x28
 8004aa4:	f8ad 502a 	strh.w	r5, [sp, #42]	@ 0x2a
 8004aa8:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004aac:	2200      	movs	r2, #0
 8004aae:	a90a      	add	r1, sp, #40	@ 0x28
 8004ab0:	4640      	mov	r0, r8
 8004ab2:	f8d6 c098 	ldr.w	ip, [r6, #152]	@ 0x98
 8004ab6:	47e0      	blx	ip
 8004ab8:	e006      	b.n	8004ac8 <??zcl_color_server_set_scene_data_8>

08004aba <??zcl_color_server_set_scene_data_9>:
 8004aba:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8004abe:	2300      	movs	r3, #0
 8004ac0:	2107      	movs	r1, #7
 8004ac2:	4640      	mov	r0, r8
 8004ac4:	f7fc ffcd 	bl	8001a62 <ZbZclAttrIntegerWrite>

08004ac8 <??zcl_color_server_set_scene_data_8>:
 8004ac8:	2000      	movs	r0, #0

08004aca <??zcl_color_server_set_scene_data_1>:
 8004aca:	b00d      	add	sp, #52	@ 0x34
 8004acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ad0 <zcl_color_options_cmd_allow>:
 8004ad0:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 8004ad4:	0005      	movs	r5, r0
 8004ad6:	000e      	movs	r6, r1
 8004ad8:	0017      	movs	r7, r2
 8004ada:	46a8      	mov	r8, r5
 8004adc:	2000      	movs	r0, #0
 8004ade:	9001      	str	r0, [sp, #4]
 8004ae0:	2001      	movs	r0, #1
 8004ae2:	9000      	str	r0, [sp, #0]
 8004ae4:	ab02      	add	r3, sp, #8
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	210f      	movs	r1, #15
 8004aea:	0028      	movs	r0, r5
 8004aec:	f7fb fc7b 	bl	80003e6 <ZbZclAttrRead>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d001      	beq.n	8004af8 <??zcl_color_options_cmd_allow_0>
 8004af4:	2000      	movs	r0, #0
 8004af6:	e042      	b.n	8004b7e <??zcl_color_options_cmd_allow_1>

08004af8 <??zcl_color_options_cmd_allow_0>:
 8004af8:	f05f 0900 	movs.w	r9, #0

08004afc <??zcl_color_options_cmd_allow_2>:
 8004afc:	4648      	mov	r0, r9
 8004afe:	b2c0      	uxtb	r0, r0
 8004b00:	2808      	cmp	r0, #8
 8004b02:	da1d      	bge.n	8004b40 <??zcl_color_options_cmd_allow_3>
 8004b04:	2001      	movs	r0, #1
 8004b06:	fa10 f009 	lsls.w	r0, r0, r9
 8004b0a:	0004      	movs	r4, r0
 8004b0c:	0030      	movs	r0, r6
 8004b0e:	b2c0      	uxtb	r0, r0
 8004b10:	0021      	movs	r1, r4
 8004b12:	b2c9      	uxtb	r1, r1
 8004b14:	4208      	tst	r0, r1
 8004b16:	d010      	beq.n	8004b3a <??zcl_color_options_cmd_allow_4>

08004b18 <??zcl_color_options_cmd_allow_5>:
 8004b18:	0038      	movs	r0, r7
 8004b1a:	b2c0      	uxtb	r0, r0
 8004b1c:	0021      	movs	r1, r4
 8004b1e:	b2c9      	uxtb	r1, r1
 8004b20:	4208      	tst	r0, r1
 8004b22:	d105      	bne.n	8004b30 <??zcl_color_options_cmd_allow_6>
 8004b24:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004b28:	43a0      	bics	r0, r4
 8004b2a:	f88d 0008 	strb.w	r0, [sp, #8]
 8004b2e:	e004      	b.n	8004b3a <??zcl_color_options_cmd_allow_4>

08004b30 <??zcl_color_options_cmd_allow_6>:
 8004b30:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004b34:	4320      	orrs	r0, r4
 8004b36:	f88d 0008 	strb.w	r0, [sp, #8]

08004b3a <??zcl_color_options_cmd_allow_4>:
 8004b3a:	f119 0901 	adds.w	r9, r9, #1
 8004b3e:	e7dd      	b.n	8004afc <??zcl_color_options_cmd_allow_2>

08004b40 <??zcl_color_options_cmd_allow_3>:
 8004b40:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004b44:	07c0      	lsls	r0, r0, #31
 8004b46:	d419      	bmi.n	8004b7c <??zcl_color_options_cmd_allow_7>
 8004b48:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d015      	beq.n	8004b7c <??zcl_color_options_cmd_allow_7>
 8004b50:	2000      	movs	r0, #0
 8004b52:	9001      	str	r0, [sp, #4]
 8004b54:	2001      	movs	r0, #1
 8004b56:	9000      	str	r0, [sp, #0]
 8004b58:	f10d 0309 	add.w	r3, sp, #9
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2100      	movs	r1, #0
 8004b60:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 8004b64:	f7fb fc3f 	bl	80003e6 <ZbZclAttrRead>
 8004b68:	2800      	cmp	r0, #0
 8004b6a:	d001      	beq.n	8004b70 <??zcl_color_options_cmd_allow_8>
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	e006      	b.n	8004b7e <??zcl_color_options_cmd_allow_1>

08004b70 <??zcl_color_options_cmd_allow_8>:
 8004b70:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8004b74:	2800      	cmp	r0, #0
 8004b76:	d101      	bne.n	8004b7c <??zcl_color_options_cmd_allow_7>
 8004b78:	2000      	movs	r0, #0
 8004b7a:	e000      	b.n	8004b7e <??zcl_color_options_cmd_allow_1>

08004b7c <??zcl_color_options_cmd_allow_7>:
 8004b7c:	2001      	movs	r0, #1

08004b7e <??zcl_color_options_cmd_allow_1>:
 8004b7e:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
	...

08004b84 <zcl_color_server_handle_command>:
 8004b84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b88:	b0b4      	sub	sp, #208	@ 0xd0
 8004b8a:	0004      	movs	r4, r0
 8004b8c:	000d      	movs	r5, r1
 8004b8e:	0016      	movs	r6, r2
 8004b90:	0027      	movs	r7, r4
 8004b92:	f8b6 8028 	ldrh.w	r8, [r6, #40]	@ 0x28
 8004b96:	f05f 0918 	movs.w	r9, #24
 8004b9a:	f05f 0a00 	movs.w	sl, #0
 8004b9e:	f10d 0bb8 	add.w	fp, sp, #184	@ 0xb8
 8004ba2:	4652      	mov	r2, sl
 8004ba4:	4649      	mov	r1, r9
 8004ba6:	4658      	mov	r0, fp
 8004ba8:	f003 f8b6 	bl	8007d18 <__aeabi_memset>
 8004bac:	a82e      	add	r0, sp, #184	@ 0xb8
 8004bae:	f116 0110 	adds.w	r1, r6, #16
 8004bb2:	2210      	movs	r2, #16
 8004bb4:	f012 fce7 	bl	8017586 <__aeabi_memcpy>
 8004bb8:	79a8      	ldrb	r0, [r5, #6]
 8004bba:	f88d 00c8 	strb.w	r0, [sp, #200]	@ 0xc8
 8004bbe:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 8004bc2:	f7ff f852 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8004bc6:	f8ad 00ca 	strh.w	r0, [sp, #202]	@ 0xca
 8004bca:	78a8      	ldrb	r0, [r5, #2]
 8004bcc:	2800      	cmp	r0, #0
 8004bce:	d002      	beq.n	8004bd6 <??zcl_color_server_handle_command_0>
 8004bd0:	2081      	movs	r0, #129	@ 0x81
 8004bd2:	f000 bf51 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004bd6 <??zcl_color_server_handle_command_0>:
 8004bd6:	79e8      	ldrb	r0, [r5, #7]
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	d037      	beq.n	8004c4c <??zcl_color_server_handle_command_2>
 8004bdc:	2801      	cmp	r0, #1
 8004bde:	f000 8093 	beq.w	8004d08 <??zcl_color_server_handle_command_3>
 8004be2:	2802      	cmp	r0, #2
 8004be4:	f000 80f9 	beq.w	8004dda <??zcl_color_server_handle_command_4>
 8004be8:	2803      	cmp	r0, #3
 8004bea:	f000 8156 	beq.w	8004e9a <??zcl_color_server_handle_command_5>
 8004bee:	2804      	cmp	r0, #4
 8004bf0:	f000 81af 	beq.w	8004f52 <??zcl_color_server_handle_command_6>
 8004bf4:	2805      	cmp	r0, #5
 8004bf6:	f000 8214 	beq.w	8005022 <??zcl_color_server_handle_command_7>
 8004bfa:	2806      	cmp	r0, #6
 8004bfc:	f000 8272 	beq.w	80050e4 <??zcl_color_server_handle_command_8>
 8004c00:	2807      	cmp	r0, #7
 8004c02:	f000 82d0 	beq.w	80051a6 <??zcl_color_server_handle_command_9>
 8004c06:	2808      	cmp	r0, #8
 8004c08:	f000 8331 	beq.w	800526e <??zcl_color_server_handle_command_10>
 8004c0c:	2809      	cmp	r0, #9
 8004c0e:	f000 8390 	beq.w	8005332 <??zcl_color_server_handle_command_11>
 8004c12:	280a      	cmp	r0, #10
 8004c14:	f000 83ed 	beq.w	80053f2 <??zcl_color_server_handle_command_12>
 8004c18:	2840      	cmp	r0, #64	@ 0x40
 8004c1a:	f000 8448 	beq.w	80054ae <??zcl_color_server_handle_command_13>
 8004c1e:	2841      	cmp	r0, #65	@ 0x41
 8004c20:	f000 84a5 	beq.w	800556e <??zcl_color_server_handle_command_14>
 8004c24:	2842      	cmp	r0, #66	@ 0x42
 8004c26:	f000 850c 	beq.w	8005642 <??zcl_color_server_handle_command_15>
 8004c2a:	2843      	cmp	r0, #67	@ 0x43
 8004c2c:	f000 856a 	beq.w	8005704 <??zcl_color_server_handle_command_16>
 8004c30:	2844      	cmp	r0, #68	@ 0x44
 8004c32:	f000 85c8 	beq.w	80057c6 <??zcl_color_server_handle_command_17>
 8004c36:	2847      	cmp	r0, #71	@ 0x47
 8004c38:	f000 8612 	beq.w	8005860 <??zcl_color_server_handle_command_18>
 8004c3c:	284b      	cmp	r0, #75	@ 0x4b
 8004c3e:	f000 863e 	beq.w	80058be <??zcl_color_server_handle_command_19>
 8004c42:	284c      	cmp	r0, #76	@ 0x4c
 8004c44:	f000 86ae 	beq.w	80059a4 <??zcl_color_server_handle_command_20>
 8004c48:	f000 bf15 	b.w	8005a76 <??zcl_color_server_handle_command_21>

08004c4c <??zcl_color_server_handle_command_2>:
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	f88d 0014 	strb.w	r0, [sp, #20]
 8004c52:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004c54:	2804      	cmp	r0, #4
 8004c56:	da02      	bge.n	8004c5e <??zcl_color_server_handle_command_22>
 8004c58:	2080      	movs	r0, #128	@ 0x80
 8004c5a:	f000 bf0d 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004c5e <??zcl_color_server_handle_command_22>:
 8004c5e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d102      	bne.n	8004c6a <??zcl_color_server_handle_command_23>
 8004c64:	2081      	movs	r0, #129	@ 0x81
 8004c66:	f000 bf07 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004c6a <??zcl_color_server_handle_command_23>:
 8004c6a:	f05f 0906 	movs.w	r9, #6
 8004c6e:	f05f 0a00 	movs.w	sl, #0
 8004c72:	f10d 0b80 	add.w	fp, sp, #128	@ 0x80
 8004c76:	4652      	mov	r2, sl
 8004c78:	4649      	mov	r1, r9
 8004c7a:	4658      	mov	r0, fp
 8004c7c:	f003 f84c 	bl	8007d18 <__aeabi_memset>
 8004c80:	4640      	mov	r0, r8
 8004c82:	b280      	uxth	r0, r0
 8004c84:	2806      	cmp	r0, #6
 8004c86:	db07      	blt.n	8004c98 <??zcl_color_server_handle_command_24>
 8004c88:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004c8a:	7900      	ldrb	r0, [r0, #4]
 8004c8c:	f88d 0084 	strb.w	r0, [sp, #132]	@ 0x84
 8004c90:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004c92:	7940      	ldrb	r0, [r0, #5]
 8004c94:	f88d 0085 	strb.w	r0, [sp, #133]	@ 0x85

08004c98 <??zcl_color_server_handle_command_24>:
 8004c98:	f89d 2085 	ldrb.w	r2, [sp, #133]	@ 0x85
 8004c9c:	f89d 1084 	ldrb.w	r1, [sp, #132]	@ 0x84
 8004ca0:	0020      	movs	r0, r4
 8004ca2:	f7ff ff15 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	d102      	bne.n	8004cb0 <??zcl_color_server_handle_command_25>
 8004caa:	2070      	movs	r0, #112	@ 0x70
 8004cac:	f000 bee4 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004cb0 <??zcl_color_server_handle_command_25>:
 8004cb0:	2002      	movs	r0, #2
 8004cb2:	9001      	str	r0, [sp, #4]
 8004cb4:	2001      	movs	r0, #1
 8004cb6:	9000      	str	r0, [sp, #0]
 8004cb8:	ab05      	add	r3, sp, #20
 8004cba:	2208      	movs	r2, #8
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	0020      	movs	r0, r4
 8004cc0:	f7fb fce3 	bl	800068a <ZbZclAttrWrite>
 8004cc4:	2002      	movs	r0, #2
 8004cc6:	9001      	str	r0, [sp, #4]
 8004cc8:	2001      	movs	r0, #1
 8004cca:	9000      	str	r0, [sp, #0]
 8004ccc:	ab05      	add	r3, sp, #20
 8004cce:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	0020      	movs	r0, r4
 8004cd6:	f7fb fcd8 	bl	800068a <ZbZclAttrWrite>
 8004cda:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004cdc:	7800      	ldrb	r0, [r0, #0]
 8004cde:	f88d 0080 	strb.w	r0, [sp, #128]	@ 0x80
 8004ce2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004ce4:	7840      	ldrb	r0, [r0, #1]
 8004ce6:	f88d 0081 	strb.w	r0, [sp, #129]	@ 0x81
 8004cea:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004cec:	1c80      	adds	r0, r0, #2
 8004cee:	f002 f9e8 	bl	80070c2 <pletoh16>
 8004cf2:	f8ad 0082 	strh.w	r0, [sp, #130]	@ 0x82
 8004cf6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004cf8:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004cfa:	a920      	add	r1, sp, #128	@ 0x80
 8004cfc:	0020      	movs	r0, r4
 8004cfe:	f8d7 c070 	ldr.w	ip, [r7, #112]	@ 0x70
 8004d02:	47e0      	blx	ip
 8004d04:	f000 beb8 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d08 <??zcl_color_server_handle_command_3>:
 8004d08:	2000      	movs	r0, #0
 8004d0a:	f88d 0013 	strb.w	r0, [sp, #19]
 8004d0e:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004d10:	2802      	cmp	r0, #2
 8004d12:	da02      	bge.n	8004d1a <??zcl_color_server_handle_command_26>
 8004d14:	2080      	movs	r0, #128	@ 0x80
 8004d16:	f000 beaf 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d1a <??zcl_color_server_handle_command_26>:
 8004d1a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	d102      	bne.n	8004d26 <??zcl_color_server_handle_command_27>
 8004d20:	2081      	movs	r0, #129	@ 0x81
 8004d22:	f000 bea9 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d26 <??zcl_color_server_handle_command_27>:
 8004d26:	f05f 0904 	movs.w	r9, #4
 8004d2a:	f05f 0a00 	movs.w	sl, #0
 8004d2e:	f10d 0b24 	add.w	fp, sp, #36	@ 0x24
 8004d32:	4652      	mov	r2, sl
 8004d34:	4649      	mov	r1, r9
 8004d36:	4658      	mov	r0, fp
 8004d38:	f002 ffee 	bl	8007d18 <__aeabi_memset>
 8004d3c:	4640      	mov	r0, r8
 8004d3e:	b280      	uxth	r0, r0
 8004d40:	2804      	cmp	r0, #4
 8004d42:	db07      	blt.n	8004d54 <??zcl_color_server_handle_command_28>
 8004d44:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d46:	7880      	ldrb	r0, [r0, #2]
 8004d48:	f88d 0026 	strb.w	r0, [sp, #38]	@ 0x26
 8004d4c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d4e:	78c0      	ldrb	r0, [r0, #3]
 8004d50:	f88d 0027 	strb.w	r0, [sp, #39]	@ 0x27

08004d54 <??zcl_color_server_handle_command_28>:
 8004d54:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
 8004d58:	f89d 1026 	ldrb.w	r1, [sp, #38]	@ 0x26
 8004d5c:	0020      	movs	r0, r4
 8004d5e:	f7ff feb7 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004d62:	2800      	cmp	r0, #0
 8004d64:	d102      	bne.n	8004d6c <??zcl_color_server_handle_command_29>
 8004d66:	2070      	movs	r0, #112	@ 0x70
 8004d68:	f000 be86 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d6c <??zcl_color_server_handle_command_29>:
 8004d6c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d6e:	7800      	ldrb	r0, [r0, #0]
 8004d70:	f88d 0024 	strb.w	r0, [sp, #36]	@ 0x24
 8004d74:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004d76:	7840      	ldrb	r0, [r0, #1]
 8004d78:	f88d 0025 	strb.w	r0, [sp, #37]	@ 0x25
 8004d7c:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8004d80:	2801      	cmp	r0, #1
 8004d82:	d003      	beq.n	8004d8c <??zcl_color_server_handle_command_30>
 8004d84:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8004d88:	2803      	cmp	r0, #3
 8004d8a:	d106      	bne.n	8004d9a <??zcl_color_server_handle_command_31>

08004d8c <??zcl_color_server_handle_command_30>:
 8004d8c:	f89d 0025 	ldrb.w	r0, [sp, #37]	@ 0x25
 8004d90:	2800      	cmp	r0, #0
 8004d92:	d102      	bne.n	8004d9a <??zcl_color_server_handle_command_31>
 8004d94:	2085      	movs	r0, #133	@ 0x85
 8004d96:	f000 be6f 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004d9a <??zcl_color_server_handle_command_31>:
 8004d9a:	2002      	movs	r0, #2
 8004d9c:	9001      	str	r0, [sp, #4]
 8004d9e:	2001      	movs	r0, #1
 8004da0:	9000      	str	r0, [sp, #0]
 8004da2:	f10d 0313 	add.w	r3, sp, #19
 8004da6:	2208      	movs	r2, #8
 8004da8:	2100      	movs	r1, #0
 8004daa:	0020      	movs	r0, r4
 8004dac:	f7fb fc6d 	bl	800068a <ZbZclAttrWrite>
 8004db0:	2002      	movs	r0, #2
 8004db2:	9001      	str	r0, [sp, #4]
 8004db4:	2001      	movs	r0, #1
 8004db6:	9000      	str	r0, [sp, #0]
 8004db8:	f10d 0313 	add.w	r3, sp, #19
 8004dbc:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004dc0:	2100      	movs	r1, #0
 8004dc2:	0020      	movs	r0, r4
 8004dc4:	f7fb fc61 	bl	800068a <ZbZclAttrWrite>
 8004dc8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004dca:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004dcc:	a909      	add	r1, sp, #36	@ 0x24
 8004dce:	0020      	movs	r0, r4
 8004dd0:	f8d7 c074 	ldr.w	ip, [r7, #116]	@ 0x74
 8004dd4:	47e0      	blx	ip
 8004dd6:	f000 be4f 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004dda <??zcl_color_server_handle_command_4>:
 8004dda:	2000      	movs	r0, #0
 8004ddc:	f88d 0012 	strb.w	r0, [sp, #18]
 8004de0:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004de2:	2804      	cmp	r0, #4
 8004de4:	da02      	bge.n	8004dec <??zcl_color_server_handle_command_32>
 8004de6:	2080      	movs	r0, #128	@ 0x80
 8004de8:	f000 be46 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004dec <??zcl_color_server_handle_command_32>:
 8004dec:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d102      	bne.n	8004df8 <??zcl_color_server_handle_command_33>
 8004df2:	2081      	movs	r0, #129	@ 0x81
 8004df4:	f000 be40 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004df8 <??zcl_color_server_handle_command_33>:
 8004df8:	f05f 0905 	movs.w	r9, #5
 8004dfc:	f05f 0a00 	movs.w	sl, #0
 8004e00:	f10d 0b78 	add.w	fp, sp, #120	@ 0x78
 8004e04:	4652      	mov	r2, sl
 8004e06:	4649      	mov	r1, r9
 8004e08:	4658      	mov	r0, fp
 8004e0a:	f002 ff85 	bl	8007d18 <__aeabi_memset>
 8004e0e:	4640      	mov	r0, r8
 8004e10:	b280      	uxth	r0, r0
 8004e12:	2806      	cmp	r0, #6
 8004e14:	db07      	blt.n	8004e26 <??zcl_color_server_handle_command_34>
 8004e16:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e18:	7900      	ldrb	r0, [r0, #4]
 8004e1a:	f88d 007b 	strb.w	r0, [sp, #123]	@ 0x7b
 8004e1e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e20:	7940      	ldrb	r0, [r0, #5]
 8004e22:	f88d 007c 	strb.w	r0, [sp, #124]	@ 0x7c

08004e26 <??zcl_color_server_handle_command_34>:
 8004e26:	f89d 207c 	ldrb.w	r2, [sp, #124]	@ 0x7c
 8004e2a:	f89d 107b 	ldrb.w	r1, [sp, #123]	@ 0x7b
 8004e2e:	0020      	movs	r0, r4
 8004e30:	f7ff fe4e 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d102      	bne.n	8004e3e <??zcl_color_server_handle_command_35>
 8004e38:	2070      	movs	r0, #112	@ 0x70
 8004e3a:	f000 be1d 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004e3e <??zcl_color_server_handle_command_35>:
 8004e3e:	2002      	movs	r0, #2
 8004e40:	9001      	str	r0, [sp, #4]
 8004e42:	2001      	movs	r0, #1
 8004e44:	9000      	str	r0, [sp, #0]
 8004e46:	f10d 0312 	add.w	r3, sp, #18
 8004e4a:	2208      	movs	r2, #8
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	0020      	movs	r0, r4
 8004e50:	f7fb fc1b 	bl	800068a <ZbZclAttrWrite>
 8004e54:	2002      	movs	r0, #2
 8004e56:	9001      	str	r0, [sp, #4]
 8004e58:	2001      	movs	r0, #1
 8004e5a:	9000      	str	r0, [sp, #0]
 8004e5c:	f10d 0312 	add.w	r3, sp, #18
 8004e60:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004e64:	2100      	movs	r1, #0
 8004e66:	0020      	movs	r0, r4
 8004e68:	f7fb fc0f 	bl	800068a <ZbZclAttrWrite>
 8004e6c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e6e:	7800      	ldrb	r0, [r0, #0]
 8004e70:	f88d 0078 	strb.w	r0, [sp, #120]	@ 0x78
 8004e74:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e76:	7840      	ldrb	r0, [r0, #1]
 8004e78:	f88d 0079 	strb.w	r0, [sp, #121]	@ 0x79
 8004e7c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004e7e:	1c80      	adds	r0, r0, #2
 8004e80:	f002 f91f 	bl	80070c2 <pletoh16>
 8004e84:	f88d 007a 	strb.w	r0, [sp, #122]	@ 0x7a
 8004e88:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004e8a:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004e8c:	a91e      	add	r1, sp, #120	@ 0x78
 8004e8e:	0020      	movs	r0, r4
 8004e90:	f8d7 c078 	ldr.w	ip, [r7, #120]	@ 0x78
 8004e94:	47e0      	blx	ip
 8004e96:	f000 bdef 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004e9a <??zcl_color_server_handle_command_5>:
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	f88d 0011 	strb.w	r0, [sp, #17]
 8004ea0:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004ea2:	2803      	cmp	r0, #3
 8004ea4:	da02      	bge.n	8004eac <??zcl_color_server_handle_command_36>
 8004ea6:	2080      	movs	r0, #128	@ 0x80
 8004ea8:	f000 bde6 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004eac <??zcl_color_server_handle_command_36>:
 8004eac:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	d102      	bne.n	8004eb8 <??zcl_color_server_handle_command_37>
 8004eb2:	2081      	movs	r0, #129	@ 0x81
 8004eb4:	f000 bde0 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004eb8 <??zcl_color_server_handle_command_37>:
 8004eb8:	f05f 0906 	movs.w	r9, #6
 8004ebc:	f05f 0a00 	movs.w	sl, #0
 8004ec0:	f10d 0b94 	add.w	fp, sp, #148	@ 0x94
 8004ec4:	4652      	mov	r2, sl
 8004ec6:	4649      	mov	r1, r9
 8004ec8:	4658      	mov	r0, fp
 8004eca:	f002 ff25 	bl	8007d18 <__aeabi_memset>
 8004ece:	4640      	mov	r0, r8
 8004ed0:	b280      	uxth	r0, r0
 8004ed2:	2805      	cmp	r0, #5
 8004ed4:	db07      	blt.n	8004ee6 <??zcl_color_server_handle_command_38>
 8004ed6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004ed8:	78c0      	ldrb	r0, [r0, #3]
 8004eda:	f88d 0098 	strb.w	r0, [sp, #152]	@ 0x98
 8004ede:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004ee0:	7900      	ldrb	r0, [r0, #4]
 8004ee2:	f88d 0099 	strb.w	r0, [sp, #153]	@ 0x99

08004ee6 <??zcl_color_server_handle_command_38>:
 8004ee6:	f89d 2099 	ldrb.w	r2, [sp, #153]	@ 0x99
 8004eea:	f89d 1098 	ldrb.w	r1, [sp, #152]	@ 0x98
 8004eee:	0020      	movs	r0, r4
 8004ef0:	f7ff fdee 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	d102      	bne.n	8004efe <??zcl_color_server_handle_command_39>
 8004ef8:	2070      	movs	r0, #112	@ 0x70
 8004efa:	f000 bdbd 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004efe <??zcl_color_server_handle_command_39>:
 8004efe:	2002      	movs	r0, #2
 8004f00:	9001      	str	r0, [sp, #4]
 8004f02:	2001      	movs	r0, #1
 8004f04:	9000      	str	r0, [sp, #0]
 8004f06:	f10d 0311 	add.w	r3, sp, #17
 8004f0a:	2208      	movs	r2, #8
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	0020      	movs	r0, r4
 8004f10:	f7fb fbbb 	bl	800068a <ZbZclAttrWrite>
 8004f14:	2002      	movs	r0, #2
 8004f16:	9001      	str	r0, [sp, #4]
 8004f18:	2001      	movs	r0, #1
 8004f1a:	9000      	str	r0, [sp, #0]
 8004f1c:	f10d 0311 	add.w	r3, sp, #17
 8004f20:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004f24:	2100      	movs	r1, #0
 8004f26:	0020      	movs	r0, r4
 8004f28:	f7fb fbaf 	bl	800068a <ZbZclAttrWrite>
 8004f2c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f2e:	7800      	ldrb	r0, [r0, #0]
 8004f30:	f88d 0094 	strb.w	r0, [sp, #148]	@ 0x94
 8004f34:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f36:	1c40      	adds	r0, r0, #1
 8004f38:	f002 f8c3 	bl	80070c2 <pletoh16>
 8004f3c:	f8ad 0096 	strh.w	r0, [sp, #150]	@ 0x96
 8004f40:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004f42:	aa2e      	add	r2, sp, #184	@ 0xb8
 8004f44:	a925      	add	r1, sp, #148	@ 0x94
 8004f46:	0020      	movs	r0, r4
 8004f48:	f8d7 c07c 	ldr.w	ip, [r7, #124]	@ 0x7c
 8004f4c:	47e0      	blx	ip
 8004f4e:	f000 bd93 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004f52 <??zcl_color_server_handle_command_6>:
 8004f52:	2000      	movs	r0, #0
 8004f54:	f88d 0010 	strb.w	r0, [sp, #16]
 8004f58:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8004f5a:	2802      	cmp	r0, #2
 8004f5c:	da02      	bge.n	8004f64 <??zcl_color_server_handle_command_40>
 8004f5e:	2080      	movs	r0, #128	@ 0x80
 8004f60:	f000 bd8a 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004f64 <??zcl_color_server_handle_command_40>:
 8004f64:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	d102      	bne.n	8004f72 <??zcl_color_server_handle_command_41>
 8004f6c:	2081      	movs	r0, #129	@ 0x81
 8004f6e:	f000 bd83 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004f72 <??zcl_color_server_handle_command_41>:
 8004f72:	f05f 0904 	movs.w	r9, #4
 8004f76:	f05f 0a00 	movs.w	sl, #0
 8004f7a:	f10d 0b20 	add.w	fp, sp, #32
 8004f7e:	4652      	mov	r2, sl
 8004f80:	4649      	mov	r1, r9
 8004f82:	4658      	mov	r0, fp
 8004f84:	f002 fec8 	bl	8007d18 <__aeabi_memset>
 8004f88:	4640      	mov	r0, r8
 8004f8a:	b280      	uxth	r0, r0
 8004f8c:	2804      	cmp	r0, #4
 8004f8e:	db07      	blt.n	8004fa0 <??zcl_color_server_handle_command_42>
 8004f90:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f92:	7880      	ldrb	r0, [r0, #2]
 8004f94:	f88d 0022 	strb.w	r0, [sp, #34]	@ 0x22
 8004f98:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004f9a:	78c0      	ldrb	r0, [r0, #3]
 8004f9c:	f88d 0023 	strb.w	r0, [sp, #35]	@ 0x23

08004fa0 <??zcl_color_server_handle_command_42>:
 8004fa0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004fa2:	7800      	ldrb	r0, [r0, #0]
 8004fa4:	f88d 0020 	strb.w	r0, [sp, #32]
 8004fa8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004faa:	7840      	ldrb	r0, [r0, #1]
 8004fac:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 8004fb0:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8004fb4:	2801      	cmp	r0, #1
 8004fb6:	d003      	beq.n	8004fc0 <??zcl_color_server_handle_command_43>
 8004fb8:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8004fbc:	2803      	cmp	r0, #3
 8004fbe:	d106      	bne.n	8004fce <??zcl_color_server_handle_command_44>

08004fc0 <??zcl_color_server_handle_command_43>:
 8004fc0:	f89d 0021 	ldrb.w	r0, [sp, #33]	@ 0x21
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	d102      	bne.n	8004fce <??zcl_color_server_handle_command_44>
 8004fc8:	2085      	movs	r0, #133	@ 0x85
 8004fca:	f000 bd55 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004fce <??zcl_color_server_handle_command_44>:
 8004fce:	f89d 2023 	ldrb.w	r2, [sp, #35]	@ 0x23
 8004fd2:	f89d 1022 	ldrb.w	r1, [sp, #34]	@ 0x22
 8004fd6:	0020      	movs	r0, r4
 8004fd8:	f7ff fd7a 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	d102      	bne.n	8004fe6 <??zcl_color_server_handle_command_45>
 8004fe0:	2070      	movs	r0, #112	@ 0x70
 8004fe2:	f000 bd49 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08004fe6 <??zcl_color_server_handle_command_45>:
 8004fe6:	2002      	movs	r0, #2
 8004fe8:	9001      	str	r0, [sp, #4]
 8004fea:	2001      	movs	r0, #1
 8004fec:	9000      	str	r0, [sp, #0]
 8004fee:	ab04      	add	r3, sp, #16
 8004ff0:	2208      	movs	r2, #8
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	0020      	movs	r0, r4
 8004ff6:	f7fb fb48 	bl	800068a <ZbZclAttrWrite>
 8004ffa:	2002      	movs	r0, #2
 8004ffc:	9001      	str	r0, [sp, #4]
 8004ffe:	2001      	movs	r0, #1
 8005000:	9000      	str	r0, [sp, #0]
 8005002:	ab04      	add	r3, sp, #16
 8005004:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005008:	2100      	movs	r1, #0
 800500a:	0020      	movs	r0, r4
 800500c:	f7fb fb3d 	bl	800068a <ZbZclAttrWrite>
 8005010:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005012:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005014:	a908      	add	r1, sp, #32
 8005016:	0020      	movs	r0, r4
 8005018:	f8d7 c080 	ldr.w	ip, [r7, #128]	@ 0x80
 800501c:	47e0      	blx	ip
 800501e:	f000 bd2b 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005022 <??zcl_color_server_handle_command_7>:
 8005022:	2000      	movs	r0, #0
 8005024:	f88d 000f 	strb.w	r0, [sp, #15]
 8005028:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800502a:	2804      	cmp	r0, #4
 800502c:	da02      	bge.n	8005034 <??zcl_color_server_handle_command_46>
 800502e:	2080      	movs	r0, #128	@ 0x80
 8005030:	f000 bd22 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005034 <??zcl_color_server_handle_command_46>:
 8005034:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8005038:	2800      	cmp	r0, #0
 800503a:	d102      	bne.n	8005042 <??zcl_color_server_handle_command_47>
 800503c:	2081      	movs	r0, #129	@ 0x81
 800503e:	f000 bd1b 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005042 <??zcl_color_server_handle_command_47>:
 8005042:	f05f 0905 	movs.w	r9, #5
 8005046:	f05f 0a00 	movs.w	sl, #0
 800504a:	f10d 0b70 	add.w	fp, sp, #112	@ 0x70
 800504e:	4652      	mov	r2, sl
 8005050:	4649      	mov	r1, r9
 8005052:	4658      	mov	r0, fp
 8005054:	f002 fe60 	bl	8007d18 <__aeabi_memset>
 8005058:	4640      	mov	r0, r8
 800505a:	b280      	uxth	r0, r0
 800505c:	2806      	cmp	r0, #6
 800505e:	db07      	blt.n	8005070 <??zcl_color_server_handle_command_48>
 8005060:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005062:	7900      	ldrb	r0, [r0, #4]
 8005064:	f88d 0073 	strb.w	r0, [sp, #115]	@ 0x73
 8005068:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800506a:	7940      	ldrb	r0, [r0, #5]
 800506c:	f88d 0074 	strb.w	r0, [sp, #116]	@ 0x74

08005070 <??zcl_color_server_handle_command_48>:
 8005070:	f89d 2074 	ldrb.w	r2, [sp, #116]	@ 0x74
 8005074:	f89d 1073 	ldrb.w	r1, [sp, #115]	@ 0x73
 8005078:	0020      	movs	r0, r4
 800507a:	f7ff fd29 	bl	8004ad0 <zcl_color_options_cmd_allow>
 800507e:	2800      	cmp	r0, #0
 8005080:	d102      	bne.n	8005088 <??zcl_color_server_handle_command_49>
 8005082:	2070      	movs	r0, #112	@ 0x70
 8005084:	f000 bcf8 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005088 <??zcl_color_server_handle_command_49>:
 8005088:	2002      	movs	r0, #2
 800508a:	9001      	str	r0, [sp, #4]
 800508c:	2001      	movs	r0, #1
 800508e:	9000      	str	r0, [sp, #0]
 8005090:	f10d 030f 	add.w	r3, sp, #15
 8005094:	2208      	movs	r2, #8
 8005096:	2100      	movs	r1, #0
 8005098:	0020      	movs	r0, r4
 800509a:	f7fb faf6 	bl	800068a <ZbZclAttrWrite>
 800509e:	2002      	movs	r0, #2
 80050a0:	9001      	str	r0, [sp, #4]
 80050a2:	2001      	movs	r0, #1
 80050a4:	9000      	str	r0, [sp, #0]
 80050a6:	f10d 030f 	add.w	r3, sp, #15
 80050aa:	f244 0201 	movw	r2, #16385	@ 0x4001
 80050ae:	2100      	movs	r1, #0
 80050b0:	0020      	movs	r0, r4
 80050b2:	f7fb faea 	bl	800068a <ZbZclAttrWrite>
 80050b6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80050b8:	7800      	ldrb	r0, [r0, #0]
 80050ba:	f88d 0070 	strb.w	r0, [sp, #112]	@ 0x70
 80050be:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80050c0:	7840      	ldrb	r0, [r0, #1]
 80050c2:	f88d 0071 	strb.w	r0, [sp, #113]	@ 0x71
 80050c6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80050c8:	1c80      	adds	r0, r0, #2
 80050ca:	f001 fffa 	bl	80070c2 <pletoh16>
 80050ce:	f88d 0072 	strb.w	r0, [sp, #114]	@ 0x72
 80050d2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80050d4:	aa2e      	add	r2, sp, #184	@ 0xb8
 80050d6:	a91c      	add	r1, sp, #112	@ 0x70
 80050d8:	0020      	movs	r0, r4
 80050da:	f8d7 c084 	ldr.w	ip, [r7, #132]	@ 0x84
 80050de:	47e0      	blx	ip
 80050e0:	f000 bcca 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080050e4 <??zcl_color_server_handle_command_8>:
 80050e4:	2000      	movs	r0, #0
 80050e6:	f88d 000e 	strb.w	r0, [sp, #14]
 80050ea:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80050ec:	2804      	cmp	r0, #4
 80050ee:	da02      	bge.n	80050f6 <??zcl_color_server_handle_command_50>
 80050f0:	2080      	movs	r0, #128	@ 0x80
 80050f2:	f000 bcc1 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080050f6 <??zcl_color_server_handle_command_50>:
 80050f6:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80050fa:	2800      	cmp	r0, #0
 80050fc:	d102      	bne.n	8005104 <??zcl_color_server_handle_command_51>
 80050fe:	2081      	movs	r0, #129	@ 0x81
 8005100:	f000 bcba 	b.w	8005a78 <??zcl_color_server_handle_command_1>

08005104 <??zcl_color_server_handle_command_51>:
 8005104:	f05f 0906 	movs.w	r9, #6
 8005108:	f05f 0a00 	movs.w	sl, #0
 800510c:	f10d 0b68 	add.w	fp, sp, #104	@ 0x68
 8005110:	4652      	mov	r2, sl
 8005112:	4649      	mov	r1, r9
 8005114:	4658      	mov	r0, fp
 8005116:	f002 fdff 	bl	8007d18 <__aeabi_memset>
 800511a:	4640      	mov	r0, r8
 800511c:	b280      	uxth	r0, r0
 800511e:	2806      	cmp	r0, #6
 8005120:	db07      	blt.n	8005132 <??zcl_color_server_handle_command_52>
 8005122:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005124:	7900      	ldrb	r0, [r0, #4]
 8005126:	f88d 006c 	strb.w	r0, [sp, #108]	@ 0x6c
 800512a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800512c:	7940      	ldrb	r0, [r0, #5]
 800512e:	f88d 006d 	strb.w	r0, [sp, #109]	@ 0x6d

08005132 <??zcl_color_server_handle_command_52>:
 8005132:	f89d 206d 	ldrb.w	r2, [sp, #109]	@ 0x6d
 8005136:	f89d 106c 	ldrb.w	r1, [sp, #108]	@ 0x6c
 800513a:	0020      	movs	r0, r4
 800513c:	f7ff fcc8 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005140:	2800      	cmp	r0, #0
 8005142:	d102      	bne.n	800514a <??zcl_color_server_handle_command_53>
 8005144:	2070      	movs	r0, #112	@ 0x70
 8005146:	f000 bc97 	b.w	8005a78 <??zcl_color_server_handle_command_1>

0800514a <??zcl_color_server_handle_command_53>:
 800514a:	2002      	movs	r0, #2
 800514c:	9001      	str	r0, [sp, #4]
 800514e:	2001      	movs	r0, #1
 8005150:	9000      	str	r0, [sp, #0]
 8005152:	f10d 030e 	add.w	r3, sp, #14
 8005156:	2208      	movs	r2, #8
 8005158:	2100      	movs	r1, #0
 800515a:	0020      	movs	r0, r4
 800515c:	f7fb fa95 	bl	800068a <ZbZclAttrWrite>
 8005160:	2002      	movs	r0, #2
 8005162:	9001      	str	r0, [sp, #4]
 8005164:	2001      	movs	r0, #1
 8005166:	9000      	str	r0, [sp, #0]
 8005168:	f10d 030e 	add.w	r3, sp, #14
 800516c:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005170:	2100      	movs	r1, #0
 8005172:	0020      	movs	r0, r4
 8005174:	f7fb fa89 	bl	800068a <ZbZclAttrWrite>
 8005178:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800517a:	7800      	ldrb	r0, [r0, #0]
 800517c:	f88d 0068 	strb.w	r0, [sp, #104]	@ 0x68
 8005180:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005182:	7840      	ldrb	r0, [r0, #1]
 8005184:	f88d 0069 	strb.w	r0, [sp, #105]	@ 0x69
 8005188:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800518a:	1c80      	adds	r0, r0, #2
 800518c:	f001 ff99 	bl	80070c2 <pletoh16>
 8005190:	f8ad 006a 	strh.w	r0, [sp, #106]	@ 0x6a
 8005194:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005196:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005198:	a91a      	add	r1, sp, #104	@ 0x68
 800519a:	0020      	movs	r0, r4
 800519c:	f8d7 c088 	ldr.w	ip, [r7, #136]	@ 0x88
 80051a0:	47e0      	blx	ip
 80051a2:	f000 bc69 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080051a6 <??zcl_color_server_handle_command_9>:
 80051a6:	2001      	movs	r0, #1
 80051a8:	f88d 000d 	strb.w	r0, [sp, #13]
 80051ac:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80051ae:	2806      	cmp	r0, #6
 80051b0:	da02      	bge.n	80051b8 <??zcl_color_server_handle_command_54>
 80051b2:	2080      	movs	r0, #128	@ 0x80
 80051b4:	f000 bc60 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080051b8 <??zcl_color_server_handle_command_54>:
 80051b8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80051bc:	2800      	cmp	r0, #0
 80051be:	d102      	bne.n	80051c6 <??zcl_color_server_handle_command_55>
 80051c0:	2081      	movs	r0, #129	@ 0x81
 80051c2:	f000 bc59 	b.w	8005a78 <??zcl_color_server_handle_command_1>

080051c6 <??zcl_color_server_handle_command_55>:
 80051c6:	f05f 0908 	movs.w	r9, #8
 80051ca:	f05f 0a00 	movs.w	sl, #0
 80051ce:	f10d 0b60 	add.w	fp, sp, #96	@ 0x60
 80051d2:	4652      	mov	r2, sl
 80051d4:	4649      	mov	r1, r9
 80051d6:	4658      	mov	r0, fp
 80051d8:	f002 fd9e 	bl	8007d18 <__aeabi_memset>
 80051dc:	4640      	mov	r0, r8
 80051de:	b280      	uxth	r0, r0
 80051e0:	2808      	cmp	r0, #8
 80051e2:	db07      	blt.n	80051f4 <??zcl_color_server_handle_command_56>
 80051e4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80051e6:	7980      	ldrb	r0, [r0, #6]
 80051e8:	f88d 0066 	strb.w	r0, [sp, #102]	@ 0x66
 80051ec:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80051ee:	79c0      	ldrb	r0, [r0, #7]
 80051f0:	f88d 0067 	strb.w	r0, [sp, #103]	@ 0x67

080051f4 <??zcl_color_server_handle_command_56>:
 80051f4:	f89d 2067 	ldrb.w	r2, [sp, #103]	@ 0x67
 80051f8:	f89d 1066 	ldrb.w	r1, [sp, #102]	@ 0x66
 80051fc:	0020      	movs	r0, r4
 80051fe:	f7ff fc67 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005202:	2800      	cmp	r0, #0
 8005204:	d102      	bne.n	800520c <??zcl_color_server_handle_command_57>
 8005206:	2070      	movs	r0, #112	@ 0x70
 8005208:	f000 bc36 	b.w	8005a78 <??zcl_color_server_handle_command_1>

0800520c <??zcl_color_server_handle_command_57>:
 800520c:	2002      	movs	r0, #2
 800520e:	9001      	str	r0, [sp, #4]
 8005210:	2001      	movs	r0, #1
 8005212:	9000      	str	r0, [sp, #0]
 8005214:	f10d 030d 	add.w	r3, sp, #13
 8005218:	2208      	movs	r2, #8
 800521a:	2100      	movs	r1, #0
 800521c:	0020      	movs	r0, r4
 800521e:	f7fb fa34 	bl	800068a <ZbZclAttrWrite>
 8005222:	2002      	movs	r0, #2
 8005224:	9001      	str	r0, [sp, #4]
 8005226:	2001      	movs	r0, #1
 8005228:	9000      	str	r0, [sp, #0]
 800522a:	f10d 030d 	add.w	r3, sp, #13
 800522e:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005232:	2100      	movs	r1, #0
 8005234:	0020      	movs	r0, r4
 8005236:	f7fb fa28 	bl	800068a <ZbZclAttrWrite>
 800523a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800523c:	f001 ff41 	bl	80070c2 <pletoh16>
 8005240:	f8ad 0060 	strh.w	r0, [sp, #96]	@ 0x60
 8005244:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005246:	1c80      	adds	r0, r0, #2
 8005248:	f001 ff3b 	bl	80070c2 <pletoh16>
 800524c:	f8ad 0062 	strh.w	r0, [sp, #98]	@ 0x62
 8005250:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005252:	1d00      	adds	r0, r0, #4
 8005254:	f001 ff35 	bl	80070c2 <pletoh16>
 8005258:	f8ad 0064 	strh.w	r0, [sp, #100]	@ 0x64
 800525c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800525e:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005260:	a918      	add	r1, sp, #96	@ 0x60
 8005262:	0020      	movs	r0, r4
 8005264:	f8d7 c08c 	ldr.w	ip, [r7, #140]	@ 0x8c
 8005268:	47e0      	blx	ip
 800526a:	f000 bc05 	b.w	8005a78 <??zcl_color_server_handle_command_1>

0800526e <??zcl_color_server_handle_command_10>:
 800526e:	2001      	movs	r0, #1
 8005270:	f88d 000c 	strb.w	r0, [sp, #12]
 8005274:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005276:	2804      	cmp	r0, #4
 8005278:	da01      	bge.n	800527e <??zcl_color_server_handle_command_58>
 800527a:	2080      	movs	r0, #128	@ 0x80
 800527c:	e3fc      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800527e <??zcl_color_server_handle_command_58>:
 800527e:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8005282:	2800      	cmp	r0, #0
 8005284:	d101      	bne.n	800528a <??zcl_color_server_handle_command_59>
 8005286:	2081      	movs	r0, #129	@ 0x81
 8005288:	e3f6      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800528a <??zcl_color_server_handle_command_59>:
 800528a:	f05f 0906 	movs.w	r9, #6
 800528e:	f05f 0a00 	movs.w	sl, #0
 8005292:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 8005296:	4652      	mov	r2, sl
 8005298:	4649      	mov	r1, r9
 800529a:	4658      	mov	r0, fp
 800529c:	f002 fd3c 	bl	8007d18 <__aeabi_memset>
 80052a0:	4640      	mov	r0, r8
 80052a2:	b280      	uxth	r0, r0
 80052a4:	2806      	cmp	r0, #6
 80052a6:	db07      	blt.n	80052b8 <??zcl_color_server_handle_command_60>
 80052a8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052aa:	7900      	ldrb	r0, [r0, #4]
 80052ac:	f88d 003c 	strb.w	r0, [sp, #60]	@ 0x3c
 80052b0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052b2:	7940      	ldrb	r0, [r0, #5]
 80052b4:	f88d 003d 	strb.w	r0, [sp, #61]	@ 0x3d

080052b8 <??zcl_color_server_handle_command_60>:
 80052b8:	f89d 203d 	ldrb.w	r2, [sp, #61]	@ 0x3d
 80052bc:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 80052c0:	0020      	movs	r0, r4
 80052c2:	f7ff fc05 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80052c6:	2800      	cmp	r0, #0
 80052c8:	d101      	bne.n	80052ce <??zcl_color_server_handle_command_61>
 80052ca:	2070      	movs	r0, #112	@ 0x70
 80052cc:	e3d4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080052ce <??zcl_color_server_handle_command_61>:
 80052ce:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052d0:	f001 fef7 	bl	80070c2 <pletoh16>
 80052d4:	f8ad 0038 	strh.w	r0, [sp, #56]	@ 0x38
 80052d8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052da:	1c80      	adds	r0, r0, #2
 80052dc:	f001 fef1 	bl	80070c2 <pletoh16>
 80052e0:	f8ad 003a 	strh.w	r0, [sp, #58]	@ 0x3a
 80052e4:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d105      	bne.n	80052f8 <??zcl_color_server_handle_command_62>
 80052ec:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 80052f0:	2800      	cmp	r0, #0
 80052f2:	d101      	bne.n	80052f8 <??zcl_color_server_handle_command_62>
 80052f4:	2000      	movs	r0, #0
 80052f6:	e3bf      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080052f8 <??zcl_color_server_handle_command_62>:
 80052f8:	2002      	movs	r0, #2
 80052fa:	9001      	str	r0, [sp, #4]
 80052fc:	2001      	movs	r0, #1
 80052fe:	9000      	str	r0, [sp, #0]
 8005300:	ab03      	add	r3, sp, #12
 8005302:	2208      	movs	r2, #8
 8005304:	2100      	movs	r1, #0
 8005306:	0020      	movs	r0, r4
 8005308:	f7fb f9bf 	bl	800068a <ZbZclAttrWrite>
 800530c:	2002      	movs	r0, #2
 800530e:	9001      	str	r0, [sp, #4]
 8005310:	2001      	movs	r0, #1
 8005312:	9000      	str	r0, [sp, #0]
 8005314:	ab03      	add	r3, sp, #12
 8005316:	f244 0201 	movw	r2, #16385	@ 0x4001
 800531a:	2100      	movs	r1, #0
 800531c:	0020      	movs	r0, r4
 800531e:	f7fb f9b4 	bl	800068a <ZbZclAttrWrite>
 8005322:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005324:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005326:	a90e      	add	r1, sp, #56	@ 0x38
 8005328:	0020      	movs	r0, r4
 800532a:	f8d7 c090 	ldr.w	ip, [r7, #144]	@ 0x90
 800532e:	47e0      	blx	ip
 8005330:	e3a2      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005332 <??zcl_color_server_handle_command_11>:
 8005332:	2001      	movs	r0, #1
 8005334:	f88d 000b 	strb.w	r0, [sp, #11]
 8005338:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800533a:	2806      	cmp	r0, #6
 800533c:	da01      	bge.n	8005342 <??zcl_color_server_handle_command_63>
 800533e:	2080      	movs	r0, #128	@ 0x80
 8005340:	e39a      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005342 <??zcl_color_server_handle_command_63>:
 8005342:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8005346:	2800      	cmp	r0, #0
 8005348:	d101      	bne.n	800534e <??zcl_color_server_handle_command_64>
 800534a:	2081      	movs	r0, #129	@ 0x81
 800534c:	e394      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800534e <??zcl_color_server_handle_command_64>:
 800534e:	f05f 0908 	movs.w	r9, #8
 8005352:	f05f 0a00 	movs.w	sl, #0
 8005356:	f10d 0b58 	add.w	fp, sp, #88	@ 0x58
 800535a:	4652      	mov	r2, sl
 800535c:	4649      	mov	r1, r9
 800535e:	4658      	mov	r0, fp
 8005360:	f002 fcda 	bl	8007d18 <__aeabi_memset>
 8005364:	4640      	mov	r0, r8
 8005366:	b280      	uxth	r0, r0
 8005368:	2808      	cmp	r0, #8
 800536a:	db07      	blt.n	800537c <??zcl_color_server_handle_command_65>
 800536c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800536e:	7980      	ldrb	r0, [r0, #6]
 8005370:	f88d 005e 	strb.w	r0, [sp, #94]	@ 0x5e
 8005374:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005376:	79c0      	ldrb	r0, [r0, #7]
 8005378:	f88d 005f 	strb.w	r0, [sp, #95]	@ 0x5f

0800537c <??zcl_color_server_handle_command_65>:
 800537c:	f89d 205f 	ldrb.w	r2, [sp, #95]	@ 0x5f
 8005380:	f89d 105e 	ldrb.w	r1, [sp, #94]	@ 0x5e
 8005384:	0020      	movs	r0, r4
 8005386:	f7ff fba3 	bl	8004ad0 <zcl_color_options_cmd_allow>
 800538a:	2800      	cmp	r0, #0
 800538c:	d101      	bne.n	8005392 <??zcl_color_server_handle_command_66>
 800538e:	2070      	movs	r0, #112	@ 0x70
 8005390:	e372      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005392 <??zcl_color_server_handle_command_66>:
 8005392:	2002      	movs	r0, #2
 8005394:	9001      	str	r0, [sp, #4]
 8005396:	2001      	movs	r0, #1
 8005398:	9000      	str	r0, [sp, #0]
 800539a:	f10d 030b 	add.w	r3, sp, #11
 800539e:	2208      	movs	r2, #8
 80053a0:	2100      	movs	r1, #0
 80053a2:	0020      	movs	r0, r4
 80053a4:	f7fb f971 	bl	800068a <ZbZclAttrWrite>
 80053a8:	2002      	movs	r0, #2
 80053aa:	9001      	str	r0, [sp, #4]
 80053ac:	2001      	movs	r0, #1
 80053ae:	9000      	str	r0, [sp, #0]
 80053b0:	f10d 030b 	add.w	r3, sp, #11
 80053b4:	f244 0201 	movw	r2, #16385	@ 0x4001
 80053b8:	2100      	movs	r1, #0
 80053ba:	0020      	movs	r0, r4
 80053bc:	f7fb f965 	bl	800068a <ZbZclAttrWrite>
 80053c0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80053c2:	f001 fe7e 	bl	80070c2 <pletoh16>
 80053c6:	f8ad 0058 	strh.w	r0, [sp, #88]	@ 0x58
 80053ca:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80053cc:	1c80      	adds	r0, r0, #2
 80053ce:	f001 fe78 	bl	80070c2 <pletoh16>
 80053d2:	f8ad 005a 	strh.w	r0, [sp, #90]	@ 0x5a
 80053d6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80053d8:	1d00      	adds	r0, r0, #4
 80053da:	f001 fe72 	bl	80070c2 <pletoh16>
 80053de:	f8ad 005c 	strh.w	r0, [sp, #92]	@ 0x5c
 80053e2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80053e4:	aa2e      	add	r2, sp, #184	@ 0xb8
 80053e6:	a916      	add	r1, sp, #88	@ 0x58
 80053e8:	0020      	movs	r0, r4
 80053ea:	f8d7 c094 	ldr.w	ip, [r7, #148]	@ 0x94
 80053ee:	47e0      	blx	ip
 80053f0:	e342      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080053f2 <??zcl_color_server_handle_command_12>:
 80053f2:	2002      	movs	r0, #2
 80053f4:	f88d 000a 	strb.w	r0, [sp, #10]
 80053f8:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80053fc:	2800      	cmp	r0, #0
 80053fe:	d101      	bne.n	8005404 <??zcl_color_server_handle_command_67>
 8005400:	2081      	movs	r0, #129	@ 0x81
 8005402:	e339      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005404 <??zcl_color_server_handle_command_67>:
 8005404:	f05f 0906 	movs.w	r9, #6
 8005408:	f05f 0a00 	movs.w	sl, #0
 800540c:	f10d 0b30 	add.w	fp, sp, #48	@ 0x30
 8005410:	4652      	mov	r2, sl
 8005412:	4649      	mov	r1, r9
 8005414:	4658      	mov	r0, fp
 8005416:	f002 fc7f 	bl	8007d18 <__aeabi_memset>
 800541a:	4640      	mov	r0, r8
 800541c:	b280      	uxth	r0, r0
 800541e:	2806      	cmp	r0, #6
 8005420:	db07      	blt.n	8005432 <??zcl_color_server_handle_command_68>
 8005422:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005424:	7900      	ldrb	r0, [r0, #4]
 8005426:	f88d 0034 	strb.w	r0, [sp, #52]	@ 0x34
 800542a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800542c:	7940      	ldrb	r0, [r0, #5]
 800542e:	f88d 0035 	strb.w	r0, [sp, #53]	@ 0x35

08005432 <??zcl_color_server_handle_command_68>:
 8005432:	f89d 2035 	ldrb.w	r2, [sp, #53]	@ 0x35
 8005436:	f89d 1034 	ldrb.w	r1, [sp, #52]	@ 0x34
 800543a:	0020      	movs	r0, r4
 800543c:	f7ff fb48 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005440:	2800      	cmp	r0, #0
 8005442:	d101      	bne.n	8005448 <??zcl_color_server_handle_command_69>
 8005444:	2070      	movs	r0, #112	@ 0x70
 8005446:	e317      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005448 <??zcl_color_server_handle_command_69>:
 8005448:	2002      	movs	r0, #2
 800544a:	9001      	str	r0, [sp, #4]
 800544c:	2001      	movs	r0, #1
 800544e:	9000      	str	r0, [sp, #0]
 8005450:	f10d 030a 	add.w	r3, sp, #10
 8005454:	2208      	movs	r2, #8
 8005456:	2100      	movs	r1, #0
 8005458:	0020      	movs	r0, r4
 800545a:	f7fb f916 	bl	800068a <ZbZclAttrWrite>
 800545e:	2002      	movs	r0, #2
 8005460:	9001      	str	r0, [sp, #4]
 8005462:	2001      	movs	r0, #1
 8005464:	9000      	str	r0, [sp, #0]
 8005466:	f10d 030a 	add.w	r3, sp, #10
 800546a:	f244 0201 	movw	r2, #16385	@ 0x4001
 800546e:	2100      	movs	r1, #0
 8005470:	0020      	movs	r0, r4
 8005472:	f7fb f90a 	bl	800068a <ZbZclAttrWrite>
 8005476:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005478:	f001 fe23 	bl	80070c2 <pletoh16>
 800547c:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8005480:	f8bd 0030 	ldrh.w	r0, [sp, #48]	@ 0x30
 8005484:	f5b0 4f7f 	cmp.w	r0, #65280	@ 0xff00
 8005488:	db03      	blt.n	8005492 <??zcl_color_server_handle_command_70>
 800548a:	f64f 60ff 	movw	r0, #65279	@ 0xfeff
 800548e:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30

08005492 <??zcl_color_server_handle_command_70>:
 8005492:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005494:	1c80      	adds	r0, r0, #2
 8005496:	f001 fe14 	bl	80070c2 <pletoh16>
 800549a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800549e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80054a0:	aa2e      	add	r2, sp, #184	@ 0xb8
 80054a2:	a90c      	add	r1, sp, #48	@ 0x30
 80054a4:	0020      	movs	r0, r4
 80054a6:	f8d7 c098 	ldr.w	ip, [r7, #152]	@ 0x98
 80054aa:	47e0      	blx	ip
 80054ac:	e2e4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080054ae <??zcl_color_server_handle_command_13>:
 80054ae:	2000      	movs	r0, #0
 80054b0:	f88d 001c 	strb.w	r0, [sp, #28]
 80054b4:	2003      	movs	r0, #3
 80054b6:	f88d 001b 	strb.w	r0, [sp, #27]
 80054ba:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80054bc:	2805      	cmp	r0, #5
 80054be:	da01      	bge.n	80054c4 <??zcl_color_server_handle_command_71>
 80054c0:	2080      	movs	r0, #128	@ 0x80
 80054c2:	e2d9      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080054c4 <??zcl_color_server_handle_command_71>:
 80054c4:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80054c8:	2800      	cmp	r0, #0
 80054ca:	d101      	bne.n	80054d0 <??zcl_color_server_handle_command_72>
 80054cc:	2081      	movs	r0, #129	@ 0x81
 80054ce:	e2d3      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080054d0 <??zcl_color_server_handle_command_72>:
 80054d0:	f05f 0908 	movs.w	r9, #8
 80054d4:	f05f 0a00 	movs.w	sl, #0
 80054d8:	f10d 0b50 	add.w	fp, sp, #80	@ 0x50
 80054dc:	4652      	mov	r2, sl
 80054de:	4649      	mov	r1, r9
 80054e0:	4658      	mov	r0, fp
 80054e2:	f002 fc19 	bl	8007d18 <__aeabi_memset>
 80054e6:	4640      	mov	r0, r8
 80054e8:	b280      	uxth	r0, r0
 80054ea:	2807      	cmp	r0, #7
 80054ec:	db07      	blt.n	80054fe <??zcl_color_server_handle_command_73>
 80054ee:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80054f0:	7940      	ldrb	r0, [r0, #5]
 80054f2:	f88d 0056 	strb.w	r0, [sp, #86]	@ 0x56
 80054f6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80054f8:	7980      	ldrb	r0, [r0, #6]
 80054fa:	f88d 0057 	strb.w	r0, [sp, #87]	@ 0x57

080054fe <??zcl_color_server_handle_command_73>:
 80054fe:	f89d 2057 	ldrb.w	r2, [sp, #87]	@ 0x57
 8005502:	f89d 1056 	ldrb.w	r1, [sp, #86]	@ 0x56
 8005506:	0020      	movs	r0, r4
 8005508:	f7ff fae2 	bl	8004ad0 <zcl_color_options_cmd_allow>
 800550c:	2800      	cmp	r0, #0
 800550e:	d101      	bne.n	8005514 <??zcl_color_server_handle_command_74>
 8005510:	2070      	movs	r0, #112	@ 0x70
 8005512:	e2b1      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005514 <??zcl_color_server_handle_command_74>:
 8005514:	2002      	movs	r0, #2
 8005516:	9001      	str	r0, [sp, #4]
 8005518:	2001      	movs	r0, #1
 800551a:	9000      	str	r0, [sp, #0]
 800551c:	ab07      	add	r3, sp, #28
 800551e:	2208      	movs	r2, #8
 8005520:	2100      	movs	r1, #0
 8005522:	0020      	movs	r0, r4
 8005524:	f7fb f8b1 	bl	800068a <ZbZclAttrWrite>
 8005528:	2002      	movs	r0, #2
 800552a:	9001      	str	r0, [sp, #4]
 800552c:	2001      	movs	r0, #1
 800552e:	9000      	str	r0, [sp, #0]
 8005530:	f10d 031b 	add.w	r3, sp, #27
 8005534:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005538:	2100      	movs	r1, #0
 800553a:	0020      	movs	r0, r4
 800553c:	f7fb f8a5 	bl	800068a <ZbZclAttrWrite>
 8005540:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005542:	f001 fdbe 	bl	80070c2 <pletoh16>
 8005546:	f8ad 0050 	strh.w	r0, [sp, #80]	@ 0x50
 800554a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800554c:	7880      	ldrb	r0, [r0, #2]
 800554e:	f88d 0052 	strb.w	r0, [sp, #82]	@ 0x52
 8005552:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005554:	1cc0      	adds	r0, r0, #3
 8005556:	f001 fdb4 	bl	80070c2 <pletoh16>
 800555a:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
 800555e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005560:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005562:	a914      	add	r1, sp, #80	@ 0x50
 8005564:	0020      	movs	r0, r4
 8005566:	f8d7 c09c 	ldr.w	ip, [r7, #156]	@ 0x9c
 800556a:	47e0      	blx	ip
 800556c:	e284      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800556e <??zcl_color_server_handle_command_14>:
 800556e:	2000      	movs	r0, #0
 8005570:	f88d 001a 	strb.w	r0, [sp, #26]
 8005574:	2003      	movs	r0, #3
 8005576:	f88d 0019 	strb.w	r0, [sp, #25]
 800557a:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800557c:	2803      	cmp	r0, #3
 800557e:	da01      	bge.n	8005584 <??zcl_color_server_handle_command_75>
 8005580:	2080      	movs	r0, #128	@ 0x80
 8005582:	e279      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005584 <??zcl_color_server_handle_command_75>:
 8005584:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8005588:	2800      	cmp	r0, #0
 800558a:	d101      	bne.n	8005590 <??zcl_color_server_handle_command_76>
 800558c:	2081      	movs	r0, #129	@ 0x81
 800558e:	e273      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005590 <??zcl_color_server_handle_command_76>:
 8005590:	f05f 0906 	movs.w	r9, #6
 8005594:	f05f 0a00 	movs.w	sl, #0
 8005598:	f10d 0b28 	add.w	fp, sp, #40	@ 0x28
 800559c:	4652      	mov	r2, sl
 800559e:	4649      	mov	r1, r9
 80055a0:	4658      	mov	r0, fp
 80055a2:	f002 fbb9 	bl	8007d18 <__aeabi_memset>
 80055a6:	4640      	mov	r0, r8
 80055a8:	b280      	uxth	r0, r0
 80055aa:	2805      	cmp	r0, #5
 80055ac:	db07      	blt.n	80055be <??zcl_color_server_handle_command_77>
 80055ae:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055b0:	78c0      	ldrb	r0, [r0, #3]
 80055b2:	f88d 002c 	strb.w	r0, [sp, #44]	@ 0x2c
 80055b6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055b8:	7900      	ldrb	r0, [r0, #4]
 80055ba:	f88d 002d 	strb.w	r0, [sp, #45]	@ 0x2d

080055be <??zcl_color_server_handle_command_77>:
 80055be:	f89d 202d 	ldrb.w	r2, [sp, #45]	@ 0x2d
 80055c2:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 80055c6:	0020      	movs	r0, r4
 80055c8:	f7ff fa82 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80055cc:	2800      	cmp	r0, #0
 80055ce:	d101      	bne.n	80055d4 <??zcl_color_server_handle_command_78>
 80055d0:	2070      	movs	r0, #112	@ 0x70
 80055d2:	e251      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080055d4 <??zcl_color_server_handle_command_78>:
 80055d4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055d6:	7800      	ldrb	r0, [r0, #0]
 80055d8:	f88d 0028 	strb.w	r0, [sp, #40]	@ 0x28
 80055dc:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80055de:	1c40      	adds	r0, r0, #1
 80055e0:	f001 fd6f 	bl	80070c2 <pletoh16>
 80055e4:	f8ad 002a 	strh.w	r0, [sp, #42]	@ 0x2a
 80055e8:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 80055ec:	2801      	cmp	r0, #1
 80055ee:	d003      	beq.n	80055f8 <??zcl_color_server_handle_command_79>
 80055f0:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 80055f4:	2803      	cmp	r0, #3
 80055f6:	d105      	bne.n	8005604 <??zcl_color_server_handle_command_80>

080055f8 <??zcl_color_server_handle_command_79>:
 80055f8:	f8bd 002a 	ldrh.w	r0, [sp, #42]	@ 0x2a
 80055fc:	2800      	cmp	r0, #0
 80055fe:	d101      	bne.n	8005604 <??zcl_color_server_handle_command_80>
 8005600:	2085      	movs	r0, #133	@ 0x85
 8005602:	e239      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005604 <??zcl_color_server_handle_command_80>:
 8005604:	2002      	movs	r0, #2
 8005606:	9001      	str	r0, [sp, #4]
 8005608:	2001      	movs	r0, #1
 800560a:	9000      	str	r0, [sp, #0]
 800560c:	f10d 031a 	add.w	r3, sp, #26
 8005610:	2208      	movs	r2, #8
 8005612:	2100      	movs	r1, #0
 8005614:	0020      	movs	r0, r4
 8005616:	f7fb f838 	bl	800068a <ZbZclAttrWrite>
 800561a:	2002      	movs	r0, #2
 800561c:	9001      	str	r0, [sp, #4]
 800561e:	2001      	movs	r0, #1
 8005620:	9000      	str	r0, [sp, #0]
 8005622:	f10d 0319 	add.w	r3, sp, #25
 8005626:	f244 0201 	movw	r2, #16385	@ 0x4001
 800562a:	2100      	movs	r1, #0
 800562c:	0020      	movs	r0, r4
 800562e:	f7fb f82c 	bl	800068a <ZbZclAttrWrite>
 8005632:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005634:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005636:	a90a      	add	r1, sp, #40	@ 0x28
 8005638:	0020      	movs	r0, r4
 800563a:	f8d7 c0a0 	ldr.w	ip, [r7, #160]	@ 0xa0
 800563e:	47e0      	blx	ip
 8005640:	e21a      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005642 <??zcl_color_server_handle_command_15>:
 8005642:	2000      	movs	r0, #0
 8005644:	f88d 0018 	strb.w	r0, [sp, #24]
 8005648:	2003      	movs	r0, #3
 800564a:	f88d 0017 	strb.w	r0, [sp, #23]
 800564e:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005650:	2805      	cmp	r0, #5
 8005652:	da01      	bge.n	8005658 <??zcl_color_server_handle_command_81>
 8005654:	2080      	movs	r0, #128	@ 0x80
 8005656:	e20f      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005658 <??zcl_color_server_handle_command_81>:
 8005658:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800565c:	2800      	cmp	r0, #0
 800565e:	d101      	bne.n	8005664 <??zcl_color_server_handle_command_82>
 8005660:	2081      	movs	r0, #129	@ 0x81
 8005662:	e209      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005664 <??zcl_color_server_handle_command_82>:
 8005664:	f05f 0908 	movs.w	r9, #8
 8005668:	f05f 0a00 	movs.w	sl, #0
 800566c:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 8005670:	4652      	mov	r2, sl
 8005672:	4649      	mov	r1, r9
 8005674:	4658      	mov	r0, fp
 8005676:	f002 fb4f 	bl	8007d18 <__aeabi_memset>
 800567a:	4640      	mov	r0, r8
 800567c:	b280      	uxth	r0, r0
 800567e:	2807      	cmp	r0, #7
 8005680:	db07      	blt.n	8005692 <??zcl_color_server_handle_command_83>
 8005682:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005684:	7940      	ldrb	r0, [r0, #5]
 8005686:	f88d 004e 	strb.w	r0, [sp, #78]	@ 0x4e
 800568a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800568c:	7980      	ldrb	r0, [r0, #6]
 800568e:	f88d 004f 	strb.w	r0, [sp, #79]	@ 0x4f

08005692 <??zcl_color_server_handle_command_83>:
 8005692:	f89d 204f 	ldrb.w	r2, [sp, #79]	@ 0x4f
 8005696:	f89d 104e 	ldrb.w	r1, [sp, #78]	@ 0x4e
 800569a:	0020      	movs	r0, r4
 800569c:	f7ff fa18 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	d101      	bne.n	80056a8 <??zcl_color_server_handle_command_84>
 80056a4:	2070      	movs	r0, #112	@ 0x70
 80056a6:	e1e7      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080056a8 <??zcl_color_server_handle_command_84>:
 80056a8:	2002      	movs	r0, #2
 80056aa:	9001      	str	r0, [sp, #4]
 80056ac:	2001      	movs	r0, #1
 80056ae:	9000      	str	r0, [sp, #0]
 80056b0:	ab06      	add	r3, sp, #24
 80056b2:	2208      	movs	r2, #8
 80056b4:	2100      	movs	r1, #0
 80056b6:	0020      	movs	r0, r4
 80056b8:	f7fa ffe7 	bl	800068a <ZbZclAttrWrite>
 80056bc:	2002      	movs	r0, #2
 80056be:	9001      	str	r0, [sp, #4]
 80056c0:	2001      	movs	r0, #1
 80056c2:	9000      	str	r0, [sp, #0]
 80056c4:	f10d 0317 	add.w	r3, sp, #23
 80056c8:	f244 0201 	movw	r2, #16385	@ 0x4001
 80056cc:	2100      	movs	r1, #0
 80056ce:	0020      	movs	r0, r4
 80056d0:	f7fa ffdb 	bl	800068a <ZbZclAttrWrite>
 80056d4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80056d6:	7800      	ldrb	r0, [r0, #0]
 80056d8:	f88d 0048 	strb.w	r0, [sp, #72]	@ 0x48
 80056dc:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80056de:	1c40      	adds	r0, r0, #1
 80056e0:	f001 fcef 	bl	80070c2 <pletoh16>
 80056e4:	f8ad 004a 	strh.w	r0, [sp, #74]	@ 0x4a
 80056e8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80056ea:	1cc0      	adds	r0, r0, #3
 80056ec:	f001 fce9 	bl	80070c2 <pletoh16>
 80056f0:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
 80056f4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80056f6:	aa2e      	add	r2, sp, #184	@ 0xb8
 80056f8:	a912      	add	r1, sp, #72	@ 0x48
 80056fa:	0020      	movs	r0, r4
 80056fc:	f8d7 c0a4 	ldr.w	ip, [r7, #164]	@ 0xa4
 8005700:	47e0      	blx	ip
 8005702:	e1b9      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005704 <??zcl_color_server_handle_command_16>:
 8005704:	2000      	movs	r0, #0
 8005706:	f88d 0016 	strb.w	r0, [sp, #22]
 800570a:	2003      	movs	r0, #3
 800570c:	f88d 0015 	strb.w	r0, [sp, #21]
 8005710:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005712:	2805      	cmp	r0, #5
 8005714:	da01      	bge.n	800571a <??zcl_color_server_handle_command_85>
 8005716:	2080      	movs	r0, #128	@ 0x80
 8005718:	e1ae      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800571a <??zcl_color_server_handle_command_85>:
 800571a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 800571e:	2800      	cmp	r0, #0
 8005720:	d101      	bne.n	8005726 <??zcl_color_server_handle_command_86>
 8005722:	2081      	movs	r0, #129	@ 0x81
 8005724:	e1a8      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005726 <??zcl_color_server_handle_command_86>:
 8005726:	f05f 0908 	movs.w	r9, #8
 800572a:	f05f 0a00 	movs.w	sl, #0
 800572e:	f10d 0b40 	add.w	fp, sp, #64	@ 0x40
 8005732:	4652      	mov	r2, sl
 8005734:	4649      	mov	r1, r9
 8005736:	4658      	mov	r0, fp
 8005738:	f002 faee 	bl	8007d18 <__aeabi_memset>
 800573c:	4640      	mov	r0, r8
 800573e:	b280      	uxth	r0, r0
 8005740:	2807      	cmp	r0, #7
 8005742:	db07      	blt.n	8005754 <??zcl_color_server_handle_command_87>
 8005744:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005746:	7940      	ldrb	r0, [r0, #5]
 8005748:	f88d 0046 	strb.w	r0, [sp, #70]	@ 0x46
 800574c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800574e:	7980      	ldrb	r0, [r0, #6]
 8005750:	f88d 0047 	strb.w	r0, [sp, #71]	@ 0x47

08005754 <??zcl_color_server_handle_command_87>:
 8005754:	f89d 2047 	ldrb.w	r2, [sp, #71]	@ 0x47
 8005758:	f89d 1046 	ldrb.w	r1, [sp, #70]	@ 0x46
 800575c:	0020      	movs	r0, r4
 800575e:	f7ff f9b7 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005762:	2800      	cmp	r0, #0
 8005764:	d101      	bne.n	800576a <??zcl_color_server_handle_command_88>
 8005766:	2070      	movs	r0, #112	@ 0x70
 8005768:	e186      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800576a <??zcl_color_server_handle_command_88>:
 800576a:	2002      	movs	r0, #2
 800576c:	9001      	str	r0, [sp, #4]
 800576e:	2001      	movs	r0, #1
 8005770:	9000      	str	r0, [sp, #0]
 8005772:	f10d 0316 	add.w	r3, sp, #22
 8005776:	2208      	movs	r2, #8
 8005778:	2100      	movs	r1, #0
 800577a:	0020      	movs	r0, r4
 800577c:	f7fa ff85 	bl	800068a <ZbZclAttrWrite>
 8005780:	2002      	movs	r0, #2
 8005782:	9001      	str	r0, [sp, #4]
 8005784:	2001      	movs	r0, #1
 8005786:	9000      	str	r0, [sp, #0]
 8005788:	f10d 0315 	add.w	r3, sp, #21
 800578c:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005790:	2100      	movs	r1, #0
 8005792:	0020      	movs	r0, r4
 8005794:	f7fa ff79 	bl	800068a <ZbZclAttrWrite>
 8005798:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800579a:	f001 fc92 	bl	80070c2 <pletoh16>
 800579e:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80057a2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80057a4:	7880      	ldrb	r0, [r0, #2]
 80057a6:	f88d 0042 	strb.w	r0, [sp, #66]	@ 0x42
 80057aa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80057ac:	1cc0      	adds	r0, r0, #3
 80057ae:	f001 fc88 	bl	80070c2 <pletoh16>
 80057b2:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 80057b6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80057b8:	aa2e      	add	r2, sp, #184	@ 0xb8
 80057ba:	a910      	add	r1, sp, #64	@ 0x40
 80057bc:	0020      	movs	r0, r4
 80057be:	f8d7 c0a8 	ldr.w	ip, [r7, #168]	@ 0xa8
 80057c2:	47e0      	blx	ip
 80057c4:	e158      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080057c6 <??zcl_color_server_handle_command_17>:
 80057c6:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80057c8:	2807      	cmp	r0, #7
 80057ca:	da01      	bge.n	80057d0 <??zcl_color_server_handle_command_89>
 80057cc:	2080      	movs	r0, #128	@ 0x80
 80057ce:	e153      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080057d0 <??zcl_color_server_handle_command_89>:
 80057d0:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80057d4:	2800      	cmp	r0, #0
 80057d6:	d101      	bne.n	80057dc <??zcl_color_server_handle_command_90>
 80057d8:	2081      	movs	r0, #129	@ 0x81
 80057da:	e14d      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080057dc <??zcl_color_server_handle_command_90>:
 80057dc:	f05f 090a 	movs.w	r9, #10
 80057e0:	f05f 0a00 	movs.w	sl, #0
 80057e4:	f10d 0ba8 	add.w	fp, sp, #168	@ 0xa8
 80057e8:	4652      	mov	r2, sl
 80057ea:	4649      	mov	r1, r9
 80057ec:	4658      	mov	r0, fp
 80057ee:	f002 fa93 	bl	8007d18 <__aeabi_memset>
 80057f2:	4640      	mov	r0, r8
 80057f4:	b280      	uxth	r0, r0
 80057f6:	2809      	cmp	r0, #9
 80057f8:	db07      	blt.n	800580a <??zcl_color_server_handle_command_91>
 80057fa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80057fc:	79c0      	ldrb	r0, [r0, #7]
 80057fe:	f88d 00b0 	strb.w	r0, [sp, #176]	@ 0xb0
 8005802:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005804:	7a00      	ldrb	r0, [r0, #8]
 8005806:	f88d 00b1 	strb.w	r0, [sp, #177]	@ 0xb1

0800580a <??zcl_color_server_handle_command_91>:
 800580a:	f89d 20b1 	ldrb.w	r2, [sp, #177]	@ 0xb1
 800580e:	f89d 10b0 	ldrb.w	r1, [sp, #176]	@ 0xb0
 8005812:	0020      	movs	r0, r4
 8005814:	f7ff f95c 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005818:	2800      	cmp	r0, #0
 800581a:	d101      	bne.n	8005820 <??zcl_color_server_handle_command_92>
 800581c:	2070      	movs	r0, #112	@ 0x70
 800581e:	e12b      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005820 <??zcl_color_server_handle_command_92>:
 8005820:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005822:	7800      	ldrb	r0, [r0, #0]
 8005824:	f88d 00a8 	strb.w	r0, [sp, #168]	@ 0xa8
 8005828:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800582a:	7840      	ldrb	r0, [r0, #1]
 800582c:	f88d 00a9 	strb.w	r0, [sp, #169]	@ 0xa9
 8005830:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005832:	7880      	ldrb	r0, [r0, #2]
 8005834:	f88d 00aa 	strb.w	r0, [sp, #170]	@ 0xaa
 8005838:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800583a:	1cc0      	adds	r0, r0, #3
 800583c:	f001 fc41 	bl	80070c2 <pletoh16>
 8005840:	f8ad 00ac 	strh.w	r0, [sp, #172]	@ 0xac
 8005844:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005846:	1d40      	adds	r0, r0, #5
 8005848:	f001 fc3b 	bl	80070c2 <pletoh16>
 800584c:	f8ad 00ae 	strh.w	r0, [sp, #174]	@ 0xae
 8005850:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005852:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005854:	a92a      	add	r1, sp, #168	@ 0xa8
 8005856:	0020      	movs	r0, r4
 8005858:	f8d7 c0ac 	ldr.w	ip, [r7, #172]	@ 0xac
 800585c:	47e0      	blx	ip
 800585e:	e10b      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005860 <??zcl_color_server_handle_command_18>:
 8005860:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8005864:	2800      	cmp	r0, #0
 8005866:	d101      	bne.n	800586c <??zcl_color_server_handle_command_93>
 8005868:	2081      	movs	r0, #129	@ 0x81
 800586a:	e105      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800586c <??zcl_color_server_handle_command_93>:
 800586c:	f05f 0902 	movs.w	r9, #2
 8005870:	f05f 0a00 	movs.w	sl, #0
 8005874:	46eb      	mov	fp, sp
 8005876:	4652      	mov	r2, sl
 8005878:	4649      	mov	r1, r9
 800587a:	4658      	mov	r0, fp
 800587c:	f002 fa4c 	bl	8007d18 <__aeabi_memset>
 8005880:	4640      	mov	r0, r8
 8005882:	b280      	uxth	r0, r0
 8005884:	2802      	cmp	r0, #2
 8005886:	db07      	blt.n	8005898 <??zcl_color_server_handle_command_94>
 8005888:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800588a:	7800      	ldrb	r0, [r0, #0]
 800588c:	f88d 0000 	strb.w	r0, [sp]
 8005890:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005892:	7840      	ldrb	r0, [r0, #1]
 8005894:	f88d 0001 	strb.w	r0, [sp, #1]

08005898 <??zcl_color_server_handle_command_94>:
 8005898:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800589c:	f89d 1000 	ldrb.w	r1, [sp]
 80058a0:	0020      	movs	r0, r4
 80058a2:	f7ff f915 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80058a6:	2800      	cmp	r0, #0
 80058a8:	d101      	bne.n	80058ae <??zcl_color_server_handle_command_95>
 80058aa:	2070      	movs	r0, #112	@ 0x70
 80058ac:	e0e4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058ae <??zcl_color_server_handle_command_95>:
 80058ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80058b0:	aa2e      	add	r2, sp, #184	@ 0xb8
 80058b2:	4669      	mov	r1, sp
 80058b4:	0020      	movs	r0, r4
 80058b6:	f8d7 c0b0 	ldr.w	ip, [r7, #176]	@ 0xb0
 80058ba:	47e0      	blx	ip
 80058bc:	e0dc      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058be <??zcl_color_server_handle_command_19>:
 80058be:	2002      	movs	r0, #2
 80058c0:	f88d 0009 	strb.w	r0, [sp, #9]
 80058c4:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80058c6:	2807      	cmp	r0, #7
 80058c8:	da01      	bge.n	80058ce <??zcl_color_server_handle_command_96>
 80058ca:	2080      	movs	r0, #128	@ 0x80
 80058cc:	e0d4      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058ce <??zcl_color_server_handle_command_96>:
 80058ce:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80058d2:	2800      	cmp	r0, #0
 80058d4:	d101      	bne.n	80058da <??zcl_color_server_handle_command_97>
 80058d6:	2081      	movs	r0, #129	@ 0x81
 80058d8:	e0ce      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080058da <??zcl_color_server_handle_command_97>:
 80058da:	f05f 090a 	movs.w	r9, #10
 80058de:	f05f 0a00 	movs.w	sl, #0
 80058e2:	f10d 0b88 	add.w	fp, sp, #136	@ 0x88
 80058e6:	4652      	mov	r2, sl
 80058e8:	4649      	mov	r1, r9
 80058ea:	4658      	mov	r0, fp
 80058ec:	f002 fa14 	bl	8007d18 <__aeabi_memset>
 80058f0:	4640      	mov	r0, r8
 80058f2:	b280      	uxth	r0, r0
 80058f4:	2809      	cmp	r0, #9
 80058f6:	db07      	blt.n	8005908 <??zcl_color_server_handle_command_98>
 80058f8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80058fa:	79c0      	ldrb	r0, [r0, #7]
 80058fc:	f88d 0090 	strb.w	r0, [sp, #144]	@ 0x90
 8005900:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005902:	7a00      	ldrb	r0, [r0, #8]
 8005904:	f88d 0091 	strb.w	r0, [sp, #145]	@ 0x91

08005908 <??zcl_color_server_handle_command_98>:
 8005908:	f89d 2091 	ldrb.w	r2, [sp, #145]	@ 0x91
 800590c:	f89d 1090 	ldrb.w	r1, [sp, #144]	@ 0x90
 8005910:	0020      	movs	r0, r4
 8005912:	f7ff f8dd 	bl	8004ad0 <zcl_color_options_cmd_allow>
 8005916:	2800      	cmp	r0, #0
 8005918:	d101      	bne.n	800591e <??zcl_color_server_handle_command_99>
 800591a:	2070      	movs	r0, #112	@ 0x70
 800591c:	e0ac      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800591e <??zcl_color_server_handle_command_99>:
 800591e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005920:	7800      	ldrb	r0, [r0, #0]
 8005922:	f88d 0088 	strb.w	r0, [sp, #136]	@ 0x88
 8005926:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005928:	1c40      	adds	r0, r0, #1
 800592a:	f001 fbca 	bl	80070c2 <pletoh16>
 800592e:	f8ad 008a 	strh.w	r0, [sp, #138]	@ 0x8a
 8005932:	f89d 0088 	ldrb.w	r0, [sp, #136]	@ 0x88
 8005936:	2801      	cmp	r0, #1
 8005938:	d003      	beq.n	8005942 <??zcl_color_server_handle_command_100>
 800593a:	f89d 0088 	ldrb.w	r0, [sp, #136]	@ 0x88
 800593e:	2803      	cmp	r0, #3
 8005940:	d105      	bne.n	800594e <??zcl_color_server_handle_command_101>

08005942 <??zcl_color_server_handle_command_100>:
 8005942:	f8bd 008a 	ldrh.w	r0, [sp, #138]	@ 0x8a
 8005946:	2800      	cmp	r0, #0
 8005948:	d101      	bne.n	800594e <??zcl_color_server_handle_command_101>
 800594a:	2085      	movs	r0, #133	@ 0x85
 800594c:	e094      	b.n	8005a78 <??zcl_color_server_handle_command_1>

0800594e <??zcl_color_server_handle_command_101>:
 800594e:	2002      	movs	r0, #2
 8005950:	9001      	str	r0, [sp, #4]
 8005952:	2001      	movs	r0, #1
 8005954:	9000      	str	r0, [sp, #0]
 8005956:	f10d 0309 	add.w	r3, sp, #9
 800595a:	2208      	movs	r2, #8
 800595c:	2100      	movs	r1, #0
 800595e:	0020      	movs	r0, r4
 8005960:	f7fa fe93 	bl	800068a <ZbZclAttrWrite>
 8005964:	2002      	movs	r0, #2
 8005966:	9001      	str	r0, [sp, #4]
 8005968:	2001      	movs	r0, #1
 800596a:	9000      	str	r0, [sp, #0]
 800596c:	f10d 0309 	add.w	r3, sp, #9
 8005970:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005974:	2100      	movs	r1, #0
 8005976:	0020      	movs	r0, r4
 8005978:	f7fa fe87 	bl	800068a <ZbZclAttrWrite>
 800597c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800597e:	1cc0      	adds	r0, r0, #3
 8005980:	f001 fb9f 	bl	80070c2 <pletoh16>
 8005984:	f8ad 008c 	strh.w	r0, [sp, #140]	@ 0x8c
 8005988:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800598a:	1d40      	adds	r0, r0, #5
 800598c:	f001 fb99 	bl	80070c2 <pletoh16>
 8005990:	f8ad 008e 	strh.w	r0, [sp, #142]	@ 0x8e
 8005994:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005996:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005998:	a922      	add	r1, sp, #136	@ 0x88
 800599a:	0020      	movs	r0, r4
 800599c:	f8d7 c0b4 	ldr.w	ip, [r7, #180]	@ 0xb4
 80059a0:	47e0      	blx	ip
 80059a2:	e069      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080059a4 <??zcl_color_server_handle_command_20>:
 80059a4:	2002      	movs	r0, #2
 80059a6:	f88d 0008 	strb.w	r0, [sp, #8]
 80059aa:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80059ac:	2809      	cmp	r0, #9
 80059ae:	da01      	bge.n	80059b4 <??zcl_color_server_handle_command_102>
 80059b0:	2080      	movs	r0, #128	@ 0x80
 80059b2:	e061      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080059b4 <??zcl_color_server_handle_command_102>:
 80059b4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80059b8:	2800      	cmp	r0, #0
 80059ba:	d101      	bne.n	80059c0 <??zcl_color_server_handle_command_103>
 80059bc:	2081      	movs	r0, #129	@ 0x81
 80059be:	e05b      	b.n	8005a78 <??zcl_color_server_handle_command_1>

080059c0 <??zcl_color_server_handle_command_103>:
 80059c0:	f05f 090c 	movs.w	r9, #12
 80059c4:	f05f 0a00 	movs.w	sl, #0
 80059c8:	f10d 0b9c 	add.w	fp, sp, #156	@ 0x9c
 80059cc:	4652      	mov	r2, sl
 80059ce:	4649      	mov	r1, r9
 80059d0:	4658      	mov	r0, fp
 80059d2:	f002 f9a1 	bl	8007d18 <__aeabi_memset>
 80059d6:	4640      	mov	r0, r8
 80059d8:	b280      	uxth	r0, r0
 80059da:	280b      	cmp	r0, #11
 80059dc:	db07      	blt.n	80059ee <??zcl_color_server_handle_command_104>
 80059de:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80059e0:	7a40      	ldrb	r0, [r0, #9]
 80059e2:	f88d 00a6 	strb.w	r0, [sp, #166]	@ 0xa6
 80059e6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80059e8:	7a80      	ldrb	r0, [r0, #10]
 80059ea:	f88d 00a7 	strb.w	r0, [sp, #167]	@ 0xa7

080059ee <??zcl_color_server_handle_command_104>:
 80059ee:	f89d 20a7 	ldrb.w	r2, [sp, #167]	@ 0xa7
 80059f2:	f89d 10a6 	ldrb.w	r1, [sp, #166]	@ 0xa6
 80059f6:	0020      	movs	r0, r4
 80059f8:	f7ff f86a 	bl	8004ad0 <zcl_color_options_cmd_allow>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	d101      	bne.n	8005a04 <??zcl_color_server_handle_command_105>
 8005a00:	2070      	movs	r0, #112	@ 0x70
 8005a02:	e039      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005a04 <??zcl_color_server_handle_command_105>:
 8005a04:	2002      	movs	r0, #2
 8005a06:	9001      	str	r0, [sp, #4]
 8005a08:	2001      	movs	r0, #1
 8005a0a:	9000      	str	r0, [sp, #0]
 8005a0c:	ab02      	add	r3, sp, #8
 8005a0e:	2208      	movs	r2, #8
 8005a10:	2100      	movs	r1, #0
 8005a12:	0020      	movs	r0, r4
 8005a14:	f7fa fe39 	bl	800068a <ZbZclAttrWrite>
 8005a18:	2002      	movs	r0, #2
 8005a1a:	9001      	str	r0, [sp, #4]
 8005a1c:	2001      	movs	r0, #1
 8005a1e:	9000      	str	r0, [sp, #0]
 8005a20:	ab02      	add	r3, sp, #8
 8005a22:	f244 0201 	movw	r2, #16385	@ 0x4001
 8005a26:	2100      	movs	r1, #0
 8005a28:	0020      	movs	r0, r4
 8005a2a:	f7fa fe2e 	bl	800068a <ZbZclAttrWrite>
 8005a2e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a30:	7800      	ldrb	r0, [r0, #0]
 8005a32:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c
 8005a36:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a38:	1c40      	adds	r0, r0, #1
 8005a3a:	f001 fb42 	bl	80070c2 <pletoh16>
 8005a3e:	f8ad 009e 	strh.w	r0, [sp, #158]	@ 0x9e
 8005a42:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a44:	1cc0      	adds	r0, r0, #3
 8005a46:	f001 fb3c 	bl	80070c2 <pletoh16>
 8005a4a:	f8ad 00a0 	strh.w	r0, [sp, #160]	@ 0xa0
 8005a4e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a50:	1d40      	adds	r0, r0, #5
 8005a52:	f001 fb36 	bl	80070c2 <pletoh16>
 8005a56:	f8ad 00a2 	strh.w	r0, [sp, #162]	@ 0xa2
 8005a5a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005a5c:	1dc0      	adds	r0, r0, #7
 8005a5e:	f001 fb30 	bl	80070c2 <pletoh16>
 8005a62:	f8ad 00a4 	strh.w	r0, [sp, #164]	@ 0xa4
 8005a66:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005a68:	aa2e      	add	r2, sp, #184	@ 0xb8
 8005a6a:	a927      	add	r1, sp, #156	@ 0x9c
 8005a6c:	0020      	movs	r0, r4
 8005a6e:	f8d7 c0b8 	ldr.w	ip, [r7, #184]	@ 0xb8
 8005a72:	47e0      	blx	ip
 8005a74:	e000      	b.n	8005a78 <??zcl_color_server_handle_command_1>

08005a76 <??zcl_color_server_handle_command_21>:
 8005a76:	2081      	movs	r0, #129	@ 0x81

08005a78 <??zcl_color_server_handle_command_1>:
 8005a78:	b035      	add	sp, #212	@ 0xd4
 8005a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005a7e <zcl_attr_write_cb>:
 8005a7e:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	0005      	movs	r5, r0
 8005a86:	0016      	movs	r6, r2
 8005a88:	001f      	movs	r7, r3
 8005a8a:	f8dd 803c 	ldr.w	r8, [sp, #60]	@ 0x3c
 8005a8e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8005a90:	f05f 0900 	movs.w	r9, #0
 8005a94:	0030      	movs	r0, r6
 8005a96:	b280      	uxth	r0, r0
 8005a98:	f244 010d 	movw	r1, #16397	@ 0x400d
 8005a9c:	4288      	cmp	r0, r1
 8005a9e:	d129      	bne.n	8005af4 <??zcl_attr_write_cb_0>
 8005aa0:	0038      	movs	r0, r7
 8005aa2:	f001 fb0e 	bl	80070c2 <pletoh16>
 8005aa6:	f8ad 0000 	strh.w	r0, [sp]
 8005aaa:	2300      	movs	r3, #0
 8005aac:	2200      	movs	r2, #0
 8005aae:	f244 010b 	movw	r1, #16395	@ 0x400b
 8005ab2:	0028      	movs	r0, r5
 8005ab4:	f7fb ff88 	bl	80019c8 <ZbZclAttrIntegerRead>
 8005ab8:	f8ad 0004 	strh.w	r0, [sp, #4]
 8005abc:	2300      	movs	r3, #0
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2107      	movs	r1, #7
 8005ac2:	0028      	movs	r0, r5
 8005ac4:	f7fb ff80 	bl	80019c8 <ZbZclAttrIntegerRead>
 8005ac8:	f8ad 0002 	strh.w	r0, [sp, #2]
 8005acc:	f8bd 0000 	ldrh.w	r0, [sp]
 8005ad0:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8005ad4:	4288      	cmp	r0, r1
 8005ad6:	d305      	bcc.n	8005ae4 <??zcl_attr_write_cb_1>
 8005ad8:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8005adc:	f8bd 1000 	ldrh.w	r1, [sp]
 8005ae0:	4288      	cmp	r0, r1
 8005ae2:	d202      	bcs.n	8005aea <??zcl_attr_write_cb_2>

08005ae4 <??zcl_attr_write_cb_1>:
 8005ae4:	f05f 0a87 	movs.w	sl, #135	@ 0x87
 8005ae8:	e006      	b.n	8005af8 <??zcl_attr_write_cb_3>

08005aea <??zcl_attr_write_cb_2>:
 8005aea:	2002      	movs	r0, #2
 8005aec:	4681      	mov	r9, r0
 8005aee:	f05f 0a00 	movs.w	sl, #0
 8005af2:	e001      	b.n	8005af8 <??zcl_attr_write_cb_3>

08005af4 <??zcl_attr_write_cb_0>:
 8005af4:	f05f 0a86 	movs.w	sl, #134	@ 0x86

08005af8 <??zcl_attr_write_cb_3>:
 8005af8:	0020      	movs	r0, r4
 8005afa:	b280      	uxth	r0, r0
 8005afc:	07c0      	lsls	r0, r0, #31
 8005afe:	d40c      	bmi.n	8005b1a <??zcl_attr_write_cb_4>
 8005b00:	4650      	mov	r0, sl
 8005b02:	b2c0      	uxtb	r0, r0
 8005b04:	2800      	cmp	r0, #0
 8005b06:	d108      	bne.n	8005b1a <??zcl_attr_write_cb_4>
 8005b08:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b0c:	9702      	str	r7, [sp, #8]
 8005b0e:	46c3      	mov	fp, r8
 8005b10:	9a03      	ldr	r2, [sp, #12]
 8005b12:	9902      	ldr	r1, [sp, #8]
 8005b14:	4658      	mov	r0, fp
 8005b16:	f011 fd36 	bl	8017586 <__aeabi_memcpy>

08005b1a <??zcl_attr_write_cb_4>:
 8005b1a:	4650      	mov	r0, sl
 8005b1c:	b2c0      	uxtb	r0, r0
 8005b1e:	b005      	add	sp, #20
 8005b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005b24 <zcl_persist_handle_set>:
 8005b24:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b28:	0004      	movs	r4, r0
 8005b2a:	000d      	movs	r5, r1
 8005b2c:	0016      	movs	r6, r2
 8005b2e:	f05f 0b00 	movs.w	fp, #0

08005b32 <??zcl_persist_handle_set_0>:
 8005b32:	4658      	mov	r0, fp
 8005b34:	0031      	movs	r1, r6
 8005b36:	b280      	uxth	r0, r0
 8005b38:	b289      	uxth	r1, r1
 8005b3a:	4288      	cmp	r0, r1
 8005b3c:	d23c      	bcs.n	8005bb8 <??zcl_persist_handle_set_1>
 8005b3e:	0030      	movs	r0, r6
 8005b40:	b280      	uxth	r0, r0
 8005b42:	4659      	mov	r1, fp
 8005b44:	b289      	uxth	r1, r1
 8005b46:	1d09      	adds	r1, r1, #4
 8005b48:	4288      	cmp	r0, r1
 8005b4a:	d201      	bcs.n	8005b50 <??zcl_persist_handle_set_2>
 8005b4c:	2087      	movs	r0, #135	@ 0x87
 8005b4e:	e034      	b.n	8005bba <??zcl_persist_handle_set_3>

08005b50 <??zcl_persist_handle_set_2>:
 8005b50:	4658      	mov	r0, fp
 8005b52:	b280      	uxth	r0, r0
 8005b54:	4428      	add	r0, r5
 8005b56:	f001 fab4 	bl	80070c2 <pletoh16>
 8005b5a:	0007      	movs	r7, r0
 8005b5c:	f11b 0b02 	adds.w	fp, fp, #2
 8005b60:	4658      	mov	r0, fp
 8005b62:	b280      	uxth	r0, r0
 8005b64:	4428      	add	r0, r5
 8005b66:	f001 faac 	bl	80070c2 <pletoh16>
 8005b6a:	4680      	mov	r8, r0
 8005b6c:	f11b 0b02 	adds.w	fp, fp, #2
 8005b70:	0030      	movs	r0, r6
 8005b72:	b280      	uxth	r0, r0
 8005b74:	4641      	mov	r1, r8
 8005b76:	b289      	uxth	r1, r1
 8005b78:	fa11 f18b 	uxtah	r1, r1, fp
 8005b7c:	4288      	cmp	r0, r1
 8005b7e:	da01      	bge.n	8005b84 <??zcl_persist_handle_set_4>
 8005b80:	2087      	movs	r0, #135	@ 0x87
 8005b82:	e01a      	b.n	8005bba <??zcl_persist_handle_set_3>

08005b84 <??zcl_persist_handle_set_4>:
 8005b84:	4658      	mov	r0, fp
 8005b86:	b280      	uxth	r0, r0
 8005b88:	4428      	add	r0, r5
 8005b8a:	4681      	mov	r9, r0
 8005b8c:	eb18 0b0b 	adds.w	fp, r8, fp
 8005b90:	2006      	movs	r0, #6
 8005b92:	9001      	str	r0, [sp, #4]
 8005b94:	4640      	mov	r0, r8
 8005b96:	b280      	uxth	r0, r0
 8005b98:	9000      	str	r0, [sp, #0]
 8005b9a:	464b      	mov	r3, r9
 8005b9c:	003a      	movs	r2, r7
 8005b9e:	b292      	uxth	r2, r2
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	0020      	movs	r0, r4
 8005ba4:	f7fa fd71 	bl	800068a <ZbZclAttrWrite>
 8005ba8:	4682      	mov	sl, r0
 8005baa:	4650      	mov	r0, sl
 8005bac:	b2c0      	uxtb	r0, r0
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d0bf      	beq.n	8005b32 <??zcl_persist_handle_set_0>
 8005bb2:	4650      	mov	r0, sl
 8005bb4:	b2c0      	uxtb	r0, r0
 8005bb6:	e000      	b.n	8005bba <??zcl_persist_handle_set_3>

08005bb8 <??zcl_persist_handle_set_1>:
 8005bb8:	2000      	movs	r0, #0

08005bba <??zcl_persist_handle_set_3>:
 8005bba:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005bbe <ZbZclHandleReadAttr>:
 8005bbe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc2:	b092      	sub	sp, #72	@ 0x48
 8005bc4:	0005      	movs	r5, r0
 8005bc6:	000e      	movs	r6, r1
 8005bc8:	0017      	movs	r7, r2
 8005bca:	f20f 19a4 	addw	r9, pc, #420	@ 0x1a4
 8005bce:	2300      	movs	r3, #0
 8005bd0:	464a      	mov	r2, r9
 8005bd2:	8b69      	ldrh	r1, [r5, #26]
 8005bd4:	68a8      	ldr	r0, [r5, #8]
 8005bd6:	f00d fef5 	bl	80139c4 <zb_heap_alloc>
 8005bda:	0004      	movs	r4, r0
 8005bdc:	2c00      	cmp	r4, #0
 8005bde:	d106      	bne.n	8005bee <??ZbZclHandleReadAttr_0>
 8005be0:	2389      	movs	r3, #137	@ 0x89
 8005be2:	0032      	movs	r2, r6
 8005be4:	0039      	movs	r1, r7
 8005be6:	0028      	movs	r0, r5
 8005be8:	f00d fd64 	bl	80136b4 <ZbZclSendDefaultResponse>
 8005bec:	e0bd      	b.n	8005d6a <??ZbZclHandleReadAttr_1>

08005bee <??ZbZclHandleReadAttr_0>:
 8005bee:	f05f 0808 	movs.w	r8, #8
 8005bf2:	f05f 0a00 	movs.w	sl, #0
 8005bf6:	f10d 0b0c 	add.w	fp, sp, #12
 8005bfa:	4652      	mov	r2, sl
 8005bfc:	4641      	mov	r1, r8
 8005bfe:	4658      	mov	r0, fp
 8005c00:	f002 f88a 	bl	8007d18 <__aeabi_memset>
 8005c04:	2000      	movs	r0, #0
 8005c06:	f88d 000c 	strb.w	r0, [sp, #12]
 8005c0a:	7870      	ldrb	r0, [r6, #1]
 8005c0c:	f88d 000d 	strb.w	r0, [sp, #13]
 8005c10:	78b0      	ldrb	r0, [r6, #2]
 8005c12:	2800      	cmp	r0, #0
 8005c14:	d101      	bne.n	8005c1a <??ZbZclHandleReadAttr_2>
 8005c16:	2001      	movs	r0, #1
 8005c18:	e000      	b.n	8005c1c <??ZbZclHandleReadAttr_3>

08005c1a <??ZbZclHandleReadAttr_2>:
 8005c1a:	2000      	movs	r0, #0

08005c1c <??ZbZclHandleReadAttr_3>:
 8005c1c:	f88d 000e 	strb.w	r0, [sp, #14]
 8005c20:	2001      	movs	r0, #1
 8005c22:	f88d 000f 	strb.w	r0, [sp, #15]
 8005c26:	88b0      	ldrh	r0, [r6, #4]
 8005c28:	f8ad 0010 	strh.w	r0, [sp, #16]
 8005c2c:	79b0      	ldrb	r0, [r6, #6]
 8005c2e:	f88d 0012 	strb.w	r0, [sp, #18]
 8005c32:	2001      	movs	r0, #1
 8005c34:	f88d 0013 	strb.w	r0, [sp, #19]
 8005c38:	8b6a      	ldrh	r2, [r5, #26]
 8005c3a:	0021      	movs	r1, r4
 8005c3c:	a803      	add	r0, sp, #12
 8005c3e:	f000 fca5 	bl	800658c <ZbZclAppendHeader>
 8005c42:	4680      	mov	r8, r0
 8005c44:	f1b8 0f00 	cmp.w	r8, #0
 8005c48:	d50c      	bpl.n	8005c64 <??ZbZclHandleReadAttr_4>
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	464a      	mov	r2, r9
 8005c4e:	0021      	movs	r1, r4
 8005c50:	68a8      	ldr	r0, [r5, #8]
 8005c52:	f00d fec6 	bl	80139e2 <zb_heap_free>
 8005c56:	2380      	movs	r3, #128	@ 0x80
 8005c58:	0032      	movs	r2, r6
 8005c5a:	0039      	movs	r1, r7
 8005c5c:	0028      	movs	r0, r5
 8005c5e:	f00d fd29 	bl	80136b4 <ZbZclSendDefaultResponse>
 8005c62:	e082      	b.n	8005d6a <??ZbZclHandleReadAttr_1>

08005c64 <??ZbZclHandleReadAttr_4>:
 8005c64:	46c3      	mov	fp, r8

08005c66 <??ZbZclHandleReadAttr_5>:
 8005c66:	8d38      	ldrh	r0, [r7, #40]	@ 0x28
 8005c68:	2802      	cmp	r0, #2
 8005c6a:	d353      	bcc.n	8005d14 <??ZbZclHandleReadAttr_6>

08005c6c <??ZbZclHandleReadAttr_7>:
 8005c6c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c6e:	f001 fa28 	bl	80070c2 <pletoh16>
 8005c72:	f8ad 000a 	strh.w	r0, [sp, #10]
 8005c76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c78:	1c80      	adds	r0, r0, #2
 8005c7a:	6278      	str	r0, [r7, #36]	@ 0x24
 8005c7c:	8d38      	ldrh	r0, [r7, #40]	@ 0x28
 8005c7e:	1e80      	subs	r0, r0, #2
 8005c80:	8538      	strh	r0, [r7, #40]	@ 0x28
 8005c82:	f11b 0004 	adds.w	r0, fp, #4
 8005c86:	8b69      	ldrh	r1, [r5, #26]
 8005c88:	4288      	cmp	r0, r1
 8005c8a:	d243      	bcs.n	8005d14 <??ZbZclHandleReadAttr_6>

08005c8c <??ZbZclHandleReadAttr_8>:
 8005c8c:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8005c90:	eb04 000b 	add.w	r0, r4, fp
 8005c94:	f001 fa61 	bl	800715a <putle16>
 8005c98:	f11b 0b02 	adds.w	fp, fp, #2
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	9001      	str	r0, [sp, #4]
 8005ca0:	8b68      	ldrh	r0, [r5, #26]
 8005ca2:	ebb0 000b 	subs.w	r0, r0, fp
 8005ca6:	1e80      	subs	r0, r0, #2
 8005ca8:	9000      	str	r0, [sp, #0]
 8005caa:	eb04 000b 	add.w	r0, r4, fp
 8005cae:	1c83      	adds	r3, r0, #2
 8005cb0:	aa02      	add	r2, sp, #8
 8005cb2:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8005cb6:	0028      	movs	r0, r5
 8005cb8:	f7fa fb95 	bl	80003e6 <ZbZclAttrRead>
 8005cbc:	4682      	mov	sl, r0
 8005cbe:	f804 a00b 	strb.w	sl, [r4, fp]
 8005cc2:	f11b 0b01 	adds.w	fp, fp, #1
 8005cc6:	4650      	mov	r0, sl
 8005cc8:	b2c0      	uxtb	r0, r0
 8005cca:	2889      	cmp	r0, #137	@ 0x89
 8005ccc:	d022      	beq.n	8005d14 <??ZbZclHandleReadAttr_6>

08005cce <??ZbZclHandleReadAttr_9>:
 8005cce:	4650      	mov	r0, sl
 8005cd0:	b2c0      	uxtb	r0, r0
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d1c7      	bne.n	8005c66 <??ZbZclHandleReadAttr_5>

08005cd6 <??ZbZclHandleReadAttr_10>:
 8005cd6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8005cda:	f804 000b 	strb.w	r0, [r4, fp]
 8005cde:	f11b 0b01 	adds.w	fp, fp, #1
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	8b6a      	ldrh	r2, [r5, #26]
 8005ce6:	ebb2 020b 	subs.w	r2, r2, fp
 8005cea:	eb04 010b 	add.w	r1, r4, fp
 8005cee:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8005cf2:	f7fb f9a0 	bl	8001036 <ZbZclAttrParseLength>
 8005cf6:	4680      	mov	r8, r0
 8005cf8:	f1b8 0f00 	cmp.w	r8, #0
 8005cfc:	d507      	bpl.n	8005d0e <??ZbZclHandleReadAttr_11>
 8005cfe:	f1bb 0b01 	subs.w	fp, fp, #1
 8005d02:	2087      	movs	r0, #135	@ 0x87
 8005d04:	eb04 010b 	add.w	r1, r4, fp
 8005d08:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005d0c:	e7ab      	b.n	8005c66 <??ZbZclHandleReadAttr_5>

08005d0e <??ZbZclHandleReadAttr_11>:
 8005d0e:	eb18 0b0b 	adds.w	fp, r8, fp
 8005d12:	e7a8      	b.n	8005c66 <??ZbZclHandleReadAttr_5>

08005d14 <??ZbZclHandleReadAttr_6>:
 8005d14:	003a      	movs	r2, r7
 8005d16:	a906      	add	r1, sp, #24
 8005d18:	0028      	movs	r0, r5
 8005d1a:	f7fe f80e 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8005d1e:	a806      	add	r0, sp, #24
 8005d20:	f117 0110 	adds.w	r1, r7, #16
 8005d24:	2210      	movs	r2, #16
 8005d26:	f011 fc2e 	bl	8017586 <__aeabi_memcpy>
 8005d2a:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8005d2e:	f7fd ff9c 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8005d32:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8005d36:	7da8      	ldrb	r0, [r5, #22]
 8005d38:	0700      	lsls	r0, r0, #28
 8005d3a:	d406      	bmi.n	8005d4a <??ZbZclHandleReadAttr_12>
 8005d3c:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 8005d40:	f64f 70f7 	movw	r0, #65527	@ 0xfff7
 8005d44:	4001      	ands	r1, r0
 8005d46:	f8ad 103c 	strh.w	r1, [sp, #60]	@ 0x3c

08005d4a <??ZbZclHandleReadAttr_12>:
 8005d4a:	940c      	str	r4, [sp, #48]	@ 0x30
 8005d4c:	4658      	mov	r0, fp
 8005d4e:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8005d52:	2300      	movs	r3, #0
 8005d54:	2200      	movs	r2, #0
 8005d56:	a906      	add	r1, sp, #24
 8005d58:	68a8      	ldr	r0, [r5, #8]
 8005d5a:	f00d f80b 	bl	8012d74 <ZbApsdeDataReqCallback>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	464a      	mov	r2, r9
 8005d62:	0021      	movs	r1, r4
 8005d64:	68a8      	ldr	r0, [r5, #8]
 8005d66:	f00d fe3c 	bl	80139e2 <zb_heap_free>

08005d6a <??ZbZclHandleReadAttr_1>:
 8005d6a:	b013      	add	sp, #76	@ 0x4c
 8005d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005d70 <??DataTable1>:
 8005d70:	0000 0000                                   ....

08005d74 <ZbZclHandleWriteAttr>:
 8005d74:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d78:	b0a3      	sub	sp, #140	@ 0x8c
 8005d7a:	0016      	movs	r6, r2
 8005d7c:	2701      	movs	r7, #1
 8005d7e:	2500      	movs	r5, #0
 8005d80:	2400      	movs	r4, #0
 8005d82:	f05f 0800 	movs.w	r8, #0
 8005d86:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005d88:	79c0      	ldrb	r0, [r0, #7]
 8005d8a:	f88d 000a 	strb.w	r0, [sp, #10]
 8005d8e:	f05f 0900 	movs.w	r9, #0
 8005d92:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8005d96:	2802      	cmp	r0, #2
 8005d98:	d007      	beq.n	8005daa <??ZbZclHandleWriteAttr_0>
 8005d9a:	2803      	cmp	r0, #3
 8005d9c:	d003      	beq.n	8005da6 <??ZbZclHandleWriteAttr_1>
 8005d9e:	2805      	cmp	r0, #5
 8005da0:	f000 80c3 	beq.w	8005f2a <??ZbZclHandleWriteAttr_2>
 8005da4:	e116      	b.n	8005fd4 <??ZbZclHandleWriteAttr_3>

08005da6 <??ZbZclHandleWriteAttr_1>:
 8005da6:	f059 0901 	orrs.w	r9, r9, #1

08005daa <??ZbZclHandleWriteAttr_0>:
 8005daa:	2008      	movs	r0, #8
 8005dac:	9001      	str	r0, [sp, #4]
 8005dae:	2000      	movs	r0, #0
 8005db0:	9000      	str	r0, [sp, #0]
 8005db2:	f10d 0b14 	add.w	fp, sp, #20
 8005db6:	9a00      	ldr	r2, [sp, #0]
 8005db8:	9901      	ldr	r1, [sp, #4]
 8005dba:	4658      	mov	r0, fp
 8005dbc:	f001 ffac 	bl	8007d18 <__aeabi_memset>
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	f88d 0014 	strb.w	r0, [sp, #20]
 8005dc6:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005dc8:	7840      	ldrb	r0, [r0, #1]
 8005dca:	f88d 0015 	strb.w	r0, [sp, #21]
 8005dce:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005dd0:	7880      	ldrb	r0, [r0, #2]
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	d101      	bne.n	8005dda <??ZbZclHandleWriteAttr_4>
 8005dd6:	2001      	movs	r0, #1
 8005dd8:	e000      	b.n	8005ddc <??ZbZclHandleWriteAttr_5>

08005dda <??ZbZclHandleWriteAttr_4>:
 8005dda:	2000      	movs	r0, #0

08005ddc <??ZbZclHandleWriteAttr_5>:
 8005ddc:	f88d 0016 	strb.w	r0, [sp, #22]
 8005de0:	2001      	movs	r0, #1
 8005de2:	f88d 0017 	strb.w	r0, [sp, #23]
 8005de6:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005de8:	8880      	ldrh	r0, [r0, #4]
 8005dea:	f8ad 0018 	strh.w	r0, [sp, #24]
 8005dee:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005df0:	7980      	ldrb	r0, [r0, #6]
 8005df2:	f88d 001a 	strb.w	r0, [sp, #26]
 8005df6:	2004      	movs	r0, #4
 8005df8:	f88d 001b 	strb.w	r0, [sp, #27]
 8005dfc:	2239      	movs	r2, #57	@ 0x39
 8005dfe:	a907      	add	r1, sp, #28
 8005e00:	a805      	add	r0, sp, #20
 8005e02:	f000 fbc3 	bl	800658c <ZbZclAppendHeader>
 8005e06:	0005      	movs	r5, r0
 8005e08:	2d00      	cmp	r5, #0
 8005e0a:	d502      	bpl.n	8005e12 <??ZbZclHandleWriteAttr_6>
 8005e0c:	2080      	movs	r0, #128	@ 0x80
 8005e0e:	4680      	mov	r8, r0
 8005e10:	e0e2      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005e12 <??ZbZclHandleWriteAttr_6>:
 8005e12:	0032      	movs	r2, r6
 8005e14:	a916      	add	r1, sp, #88	@ 0x58
 8005e16:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005e18:	f7fd ff8f 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8005e1c:	a816      	add	r0, sp, #88	@ 0x58
 8005e1e:	f116 0110 	adds.w	r1, r6, #16
 8005e22:	2210      	movs	r2, #16
 8005e24:	f011 fbaf 	bl	8017586 <__aeabi_memcpy>
 8005e28:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 8005e2c:	f7fd ff1d 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8005e30:	f8ad 007c 	strh.w	r0, [sp, #124]	@ 0x7c
 8005e34:	2000      	movs	r0, #0
 8005e36:	4682      	mov	sl, r0
 8005e38:	2080      	movs	r0, #128	@ 0x80
 8005e3a:	0007      	movs	r7, r0
 8005e3c:	2001      	movs	r0, #1
 8005e3e:	f88d 0008 	strb.w	r0, [sp, #8]
 8005e42:	2000      	movs	r0, #0
 8005e44:	0004      	movs	r4, r0

08005e46 <??ZbZclHandleWriteAttr_8>:
 8005e46:	f11a 0003 	adds.w	r0, sl, #3
 8005e4a:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8005e4c:	4288      	cmp	r0, r1
 8005e4e:	d302      	bcc.n	8005e56 <??ZbZclHandleWriteAttr_9>
 8005e50:	2080      	movs	r0, #128	@ 0x80
 8005e52:	0007      	movs	r7, r0
 8005e54:	e05c      	b.n	8005f10 <??ZbZclHandleWriteAttr_10>

08005e56 <??ZbZclHandleWriteAttr_9>:
 8005e56:	1ce8      	adds	r0, r5, #3
 8005e58:	283a      	cmp	r0, #58	@ 0x3a
 8005e5a:	d305      	bcc.n	8005e68 <??ZbZclHandleWriteAttr_11>
 8005e5c:	2001      	movs	r0, #1
 8005e5e:	f88d 0008 	strb.w	r0, [sp, #8]
 8005e62:	2089      	movs	r0, #137	@ 0x89
 8005e64:	0007      	movs	r7, r0
 8005e66:	e053      	b.n	8005f10 <??ZbZclHandleWriteAttr_10>

08005e68 <??ZbZclHandleWriteAttr_11>:
 8005e68:	2000      	movs	r0, #0
 8005e6a:	f88d 0008 	strb.w	r0, [sp, #8]
 8005e6e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005e70:	4450      	add	r0, sl
 8005e72:	f001 f926 	bl	80070c2 <pletoh16>
 8005e76:	f8ad 000c 	strh.w	r0, [sp, #12]
 8005e7a:	f11a 0a02 	adds.w	sl, sl, #2
 8005e7e:	4650      	mov	r0, sl
 8005e80:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 8005e82:	5c09      	ldrb	r1, [r1, r0]
 8005e84:	f88d 1009 	strb.w	r1, [sp, #9]
 8005e88:	4682      	mov	sl, r0
 8005e8a:	f11a 0a01 	adds.w	sl, sl, #1
 8005e8e:	2300      	movs	r3, #0
 8005e90:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 8005e92:	ebb2 020a 	subs.w	r2, r2, sl
 8005e96:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005e98:	eb00 010a 	add.w	r1, r0, sl
 8005e9c:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8005ea0:	f7fb f8c9 	bl	8001036 <ZbZclAttrParseLength>
 8005ea4:	9004      	str	r0, [sp, #16]
 8005ea6:	9804      	ldr	r0, [sp, #16]
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	d50c      	bpl.n	8005ec6 <??ZbZclHandleWriteAttr_12>
 8005eac:	1c64      	adds	r4, r4, #1
 8005eae:	2087      	movs	r0, #135	@ 0x87
 8005eb0:	a907      	add	r1, sp, #28
 8005eb2:	5548      	strb	r0, [r1, r5]
 8005eb4:	1c6d      	adds	r5, r5, #1
 8005eb6:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8005eba:	a807      	add	r0, sp, #28
 8005ebc:	4428      	add	r0, r5
 8005ebe:	f001 f94c 	bl	800715a <putle16>
 8005ec2:	1cad      	adds	r5, r5, #2
 8005ec4:	e024      	b.n	8005f10 <??ZbZclHandleWriteAttr_10>

08005ec6 <??ZbZclHandleWriteAttr_12>:
 8005ec6:	4648      	mov	r0, r9
 8005ec8:	b280      	uxth	r0, r0
 8005eca:	9001      	str	r0, [sp, #4]
 8005ecc:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005ece:	ebb0 000a 	subs.w	r0, r0, sl
 8005ed2:	9000      	str	r0, [sp, #0]
 8005ed4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005ed6:	eb00 030a 	add.w	r3, r0, sl
 8005eda:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8005ede:	f116 0110 	adds.w	r1, r6, #16
 8005ee2:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005ee4:	f7fa fbd1 	bl	800068a <ZbZclAttrWrite>
 8005ee8:	0007      	movs	r7, r0
 8005eea:	9804      	ldr	r0, [sp, #16]
 8005eec:	eb10 0a0a 	adds.w	sl, r0, sl
 8005ef0:	0038      	movs	r0, r7
 8005ef2:	b2c0      	uxtb	r0, r0
 8005ef4:	2800      	cmp	r0, #0
 8005ef6:	d0a6      	beq.n	8005e46 <??ZbZclHandleWriteAttr_8>
 8005ef8:	1c64      	adds	r4, r4, #1
 8005efa:	a807      	add	r0, sp, #28
 8005efc:	5547      	strb	r7, [r0, r5]
 8005efe:	1c6d      	adds	r5, r5, #1
 8005f00:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8005f04:	a807      	add	r0, sp, #28
 8005f06:	4428      	add	r0, r5
 8005f08:	f001 f927 	bl	800715a <putle16>
 8005f0c:	1cad      	adds	r5, r5, #2
 8005f0e:	e79a      	b.n	8005e46 <??ZbZclHandleWriteAttr_8>

08005f10 <??ZbZclHandleWriteAttr_10>:
 8005f10:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8005f14:	2800      	cmp	r0, #0
 8005f16:	d001      	beq.n	8005f1c <??ZbZclHandleWriteAttr_13>
 8005f18:	46b8      	mov	r8, r7
 8005f1a:	e05d      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005f1c <??ZbZclHandleWriteAttr_13>:
 8005f1c:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8005f20:	2802      	cmp	r0, #2
 8005f22:	d001      	beq.n	8005f28 <??ZbZclHandleWriteAttr_14>
 8005f24:	2c00      	cmp	r4, #0
 8005f26:	d000      	beq.n	8005f2a <??ZbZclHandleWriteAttr_2>

08005f28 <??ZbZclHandleWriteAttr_14>:
 8005f28:	e056      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005f2a <??ZbZclHandleWriteAttr_2>:
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	4682      	mov	sl, r0
 8005f2e:	f05f 0b00 	movs.w	fp, #0

08005f32 <??ZbZclHandleWriteAttr_15>:
 8005f32:	f11a 0003 	adds.w	r0, sl, #3
 8005f36:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8005f38:	4288      	cmp	r0, r1
 8005f3a:	d302      	bcc.n	8005f42 <??ZbZclHandleWriteAttr_16>
 8005f3c:	465c      	mov	r4, fp
 8005f3e:	1c64      	adds	r4, r4, #1
 8005f40:	e03b      	b.n	8005fba <??ZbZclHandleWriteAttr_17>

08005f42 <??ZbZclHandleWriteAttr_16>:
 8005f42:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f44:	4450      	add	r0, sl
 8005f46:	f001 f8bc 	bl	80070c2 <pletoh16>
 8005f4a:	f8ad 000c 	strh.w	r0, [sp, #12]
 8005f4e:	f11a 0a02 	adds.w	sl, sl, #2
 8005f52:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f54:	f810 000a 	ldrb.w	r0, [r0, sl]
 8005f58:	f88d 0009 	strb.w	r0, [sp, #9]
 8005f5c:	f11a 0a01 	adds.w	sl, sl, #1
 8005f60:	2300      	movs	r3, #0
 8005f62:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 8005f64:	ebb2 020a 	subs.w	r2, r2, sl
 8005f68:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f6a:	eb00 010a 	add.w	r1, r0, sl
 8005f6e:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8005f72:	f7fb f860 	bl	8001036 <ZbZclAttrParseLength>
 8005f76:	9004      	str	r0, [sp, #16]
 8005f78:	9804      	ldr	r0, [sp, #16]
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	d502      	bpl.n	8005f84 <??ZbZclHandleWriteAttr_18>
 8005f7e:	465c      	mov	r4, fp
 8005f80:	1c64      	adds	r4, r4, #1
 8005f82:	e01a      	b.n	8005fba <??ZbZclHandleWriteAttr_17>

08005f84 <??ZbZclHandleWriteAttr_18>:
 8005f84:	2000      	movs	r0, #0
 8005f86:	9001      	str	r0, [sp, #4]
 8005f88:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8005f8a:	ebb0 000a 	subs.w	r0, r0, sl
 8005f8e:	9000      	str	r0, [sp, #0]
 8005f90:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005f92:	eb00 030a 	add.w	r3, r0, sl
 8005f96:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8005f9a:	f116 0110 	adds.w	r1, r6, #16
 8005f9e:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005fa0:	f7fa fb73 	bl	800068a <ZbZclAttrWrite>
 8005fa4:	0007      	movs	r7, r0
 8005fa6:	0038      	movs	r0, r7
 8005fa8:	b2c0      	uxtb	r0, r0
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d001      	beq.n	8005fb2 <??ZbZclHandleWriteAttr_19>
 8005fae:	f11b 0b01 	adds.w	fp, fp, #1

08005fb2 <??ZbZclHandleWriteAttr_19>:
 8005fb2:	9804      	ldr	r0, [sp, #16]
 8005fb4:	eb10 0a0a 	adds.w	sl, r0, sl
 8005fb8:	e7bb      	b.n	8005f32 <??ZbZclHandleWriteAttr_15>

08005fba <??ZbZclHandleWriteAttr_17>:
 8005fba:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8005fbe:	2803      	cmp	r0, #3
 8005fc0:	d105      	bne.n	8005fce <??ZbZclHandleWriteAttr_20>
 8005fc2:	2c00      	cmp	r4, #0
 8005fc4:	d002      	beq.n	8005fcc <??ZbZclHandleWriteAttr_21>
 8005fc6:	2001      	movs	r0, #1
 8005fc8:	4680      	mov	r8, r0
 8005fca:	e005      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005fcc <??ZbZclHandleWriteAttr_21>:
 8005fcc:	e004      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005fce <??ZbZclHandleWriteAttr_20>:
 8005fce:	20ff      	movs	r0, #255	@ 0xff
 8005fd0:	4680      	mov	r8, r0
 8005fd2:	e001      	b.n	8005fd8 <??ZbZclHandleWriteAttr_7>

08005fd4 <??ZbZclHandleWriteAttr_3>:
 8005fd4:	2081      	movs	r0, #129	@ 0x81
 8005fd6:	4680      	mov	r8, r0

08005fd8 <??ZbZclHandleWriteAttr_7>:
 8005fd8:	4640      	mov	r0, r8
 8005fda:	b2c0      	uxtb	r0, r0
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	d00b      	beq.n	8005ff8 <??ZbZclHandleWriteAttr_22>
 8005fe0:	4640      	mov	r0, r8
 8005fe2:	b2c0      	uxtb	r0, r0
 8005fe4:	28ff      	cmp	r0, #255	@ 0xff
 8005fe6:	d006      	beq.n	8005ff6 <??ZbZclHandleWriteAttr_23>
 8005fe8:	4643      	mov	r3, r8
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005fee:	0031      	movs	r1, r6
 8005ff0:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8005ff2:	f00d fb5f 	bl	80136b4 <ZbZclSendDefaultResponse>

08005ff6 <??ZbZclHandleWriteAttr_23>:
 8005ff6:	e01a      	b.n	800602e <??ZbZclHandleWriteAttr_24>

08005ff8 <??ZbZclHandleWriteAttr_22>:
 8005ff8:	2c00      	cmp	r4, #0
 8005ffa:	d10c      	bne.n	8006016 <??ZbZclHandleWriteAttr_25>
 8005ffc:	2d00      	cmp	r5, #0
 8005ffe:	d106      	bne.n	800600e <??ZbZclHandleWriteAttr_26>
 8006000:	2301      	movs	r3, #1
 8006002:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006004:	0031      	movs	r1, r6
 8006006:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8006008:	f00d fb54 	bl	80136b4 <ZbZclSendDefaultResponse>
 800600c:	e00f      	b.n	800602e <??ZbZclHandleWriteAttr_24>

0800600e <??ZbZclHandleWriteAttr_26>:
 800600e:	2000      	movs	r0, #0
 8006010:	a907      	add	r1, sp, #28
 8006012:	5548      	strb	r0, [r1, r5]
 8006014:	1c6d      	adds	r5, r5, #1

08006016 <??ZbZclHandleWriteAttr_25>:
 8006016:	a807      	add	r0, sp, #28
 8006018:	901c      	str	r0, [sp, #112]	@ 0x70
 800601a:	0028      	movs	r0, r5
 800601c:	f8ad 0074 	strh.w	r0, [sp, #116]	@ 0x74
 8006020:	2300      	movs	r3, #0
 8006022:	2200      	movs	r2, #0
 8006024:	a916      	add	r1, sp, #88	@ 0x58
 8006026:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8006028:	6880      	ldr	r0, [r0, #8]
 800602a:	f00c fea3 	bl	8012d74 <ZbApsdeDataReqCallback>

0800602e <??ZbZclHandleWriteAttr_24>:
 800602e:	b025      	add	sp, #148	@ 0x94
 8006030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006034 <zcl_handle_command>:
 8006034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006038:	0004      	movs	r4, r0
 800603a:	000d      	movs	r5, r1
 800603c:	0016      	movs	r6, r2
 800603e:	79f7      	ldrb	r7, [r6, #7]
 8006040:	8868      	ldrh	r0, [r5, #2]
 8006042:	28ff      	cmp	r0, #255	@ 0xff
 8006044:	d102      	bne.n	800604c <??zcl_handle_command_0>
 8006046:	f05f 0800 	movs.w	r8, #0
 800604a:	e001      	b.n	8006050 <??zcl_handle_command_1>

0800604c <??zcl_handle_command_0>:
 800604c:	f05f 0801 	movs.w	r8, #1

08006050 <??zcl_handle_command_1>:
 8006050:	f115 0110 	adds.w	r1, r5, #16
 8006054:	68a0      	ldr	r0, [r4, #8]
 8006056:	f00c ff2a 	bl	8012eae <ZbApsAddrIsLocal>
 800605a:	2800      	cmp	r0, #0
 800605c:	d121      	bne.n	80060a2 <??zcl_handle_command_2>

0800605e <??zcl_handle_command_3>:
 800605e:	89a0      	ldrh	r0, [r4, #12]
 8006060:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8006064:	d01d      	beq.n	80060a2 <??zcl_handle_command_2>

08006066 <??zcl_handle_command_4>:
 8006066:	0032      	movs	r2, r6
 8006068:	0029      	movs	r1, r5
 800606a:	0020      	movs	r0, r4
 800606c:	f7fd fd70 	bl	8003b50 <ZbZclClusterCheckMinSecurity>
 8006070:	2800      	cmp	r0, #0
 8006072:	d107      	bne.n	8006084 <??zcl_handle_command_5>
 8006074:	2301      	movs	r3, #1
 8006076:	0032      	movs	r2, r6
 8006078:	0029      	movs	r1, r5
 800607a:	0020      	movs	r0, r4
 800607c:	f00d fb1a 	bl	80136b4 <ZbZclSendDefaultResponse>
 8006080:	4640      	mov	r0, r8
 8006082:	e0f7      	b.n	8006274 <??zcl_handle_command_6>

08006084 <??zcl_handle_command_5>:
 8006084:	0032      	movs	r2, r6
 8006086:	0029      	movs	r1, r5
 8006088:	68a0      	ldr	r0, [r4, #8]
 800608a:	f00d f9f9 	bl	8013480 <ZbZclDeviceLogCheckAllow>
 800608e:	2800      	cmp	r0, #0
 8006090:	d107      	bne.n	80060a2 <??zcl_handle_command_2>
 8006092:	2301      	movs	r3, #1
 8006094:	0032      	movs	r2, r6
 8006096:	0029      	movs	r1, r5
 8006098:	0020      	movs	r0, r4
 800609a:	f00d fb0b 	bl	80136b4 <ZbZclSendDefaultResponse>
 800609e:	4640      	mov	r0, r8
 80060a0:	e0e8      	b.n	8006274 <??zcl_handle_command_6>

080060a2 <??zcl_handle_command_2>:
 80060a2:	7830      	ldrb	r0, [r6, #0]
 80060a4:	2801      	cmp	r0, #1
 80060a6:	d13a      	bne.n	800611e <??zcl_handle_command_8>
 80060a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060aa:	2800      	cmp	r0, #0
 80060ac:	d107      	bne.n	80060be <??zcl_handle_command_9>
 80060ae:	2381      	movs	r3, #129	@ 0x81
 80060b0:	0032      	movs	r2, r6
 80060b2:	0029      	movs	r1, r5
 80060b4:	0020      	movs	r0, r4
 80060b6:	f00d fafd 	bl	80136b4 <ZbZclSendDefaultResponse>
 80060ba:	4640      	mov	r0, r8
 80060bc:	e0da      	b.n	8006274 <??zcl_handle_command_6>

080060be <??zcl_handle_command_9>:
 80060be:	7870      	ldrb	r0, [r6, #1]
 80060c0:	2800      	cmp	r0, #0
 80060c2:	d00e      	beq.n	80060e2 <??zcl_handle_command_10>
 80060c4:	8a20      	ldrh	r0, [r4, #16]
 80060c6:	2800      	cmp	r0, #0
 80060c8:	d003      	beq.n	80060d2 <??zcl_handle_command_11>
 80060ca:	8a20      	ldrh	r0, [r4, #16]
 80060cc:	88b1      	ldrh	r1, [r6, #4]
 80060ce:	4288      	cmp	r0, r1
 80060d0:	d012      	beq.n	80060f8 <??zcl_handle_command_12>

080060d2 <??zcl_handle_command_11>:
 80060d2:	2381      	movs	r3, #129	@ 0x81
 80060d4:	0032      	movs	r2, r6
 80060d6:	0029      	movs	r1, r5
 80060d8:	0020      	movs	r0, r4
 80060da:	f00d faeb 	bl	80136b4 <ZbZclSendDefaultResponse>
 80060de:	4640      	mov	r0, r8
 80060e0:	e0c8      	b.n	8006274 <??zcl_handle_command_6>

080060e2 <??zcl_handle_command_10>:
 80060e2:	8a20      	ldrh	r0, [r4, #16]
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d007      	beq.n	80060f8 <??zcl_handle_command_12>
 80060e8:	2381      	movs	r3, #129	@ 0x81
 80060ea:	0032      	movs	r2, r6
 80060ec:	0029      	movs	r1, r5
 80060ee:	0020      	movs	r0, r4
 80060f0:	f00d fae0 	bl	80136b4 <ZbZclSendDefaultResponse>
 80060f4:	4640      	mov	r0, r8
 80060f6:	e0bd      	b.n	8006274 <??zcl_handle_command_6>

080060f8 <??zcl_handle_command_12>:
 80060f8:	002a      	movs	r2, r5
 80060fa:	0031      	movs	r1, r6
 80060fc:	0020      	movs	r0, r4
 80060fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006100:	4798      	blx	r3
 8006102:	4681      	mov	r9, r0
 8006104:	4648      	mov	r0, r9
 8006106:	b2c0      	uxtb	r0, r0
 8006108:	28ff      	cmp	r0, #255	@ 0xff
 800610a:	d006      	beq.n	800611a <??zcl_handle_command_13>
 800610c:	464b      	mov	r3, r9
 800610e:	b2db      	uxtb	r3, r3
 8006110:	0032      	movs	r2, r6
 8006112:	0029      	movs	r1, r5
 8006114:	0020      	movs	r0, r4
 8006116:	f00d facd 	bl	80136b4 <ZbZclSendDefaultResponse>

0800611a <??zcl_handle_command_13>:
 800611a:	4640      	mov	r0, r8
 800611c:	e0aa      	b.n	8006274 <??zcl_handle_command_6>

0800611e <??zcl_handle_command_8>:
 800611e:	7830      	ldrb	r0, [r6, #0]
 8006120:	2800      	cmp	r0, #0
 8006122:	d007      	beq.n	8006134 <??zcl_handle_command_14>
 8006124:	2385      	movs	r3, #133	@ 0x85
 8006126:	0032      	movs	r2, r6
 8006128:	0029      	movs	r1, r5
 800612a:	0020      	movs	r0, r4
 800612c:	f00d fac2 	bl	80136b4 <ZbZclSendDefaultResponse>
 8006130:	4640      	mov	r0, r8
 8006132:	e09f      	b.n	8006274 <??zcl_handle_command_6>

08006134 <??zcl_handle_command_14>:
 8006134:	0038      	movs	r0, r7
 8006136:	b2c0      	uxtb	r0, r0
 8006138:	2800      	cmp	r0, #0
 800613a:	d01c      	beq.n	8006176 <??zcl_handle_command_15>
 800613c:	2801      	cmp	r0, #1
 800613e:	d03f      	beq.n	80061c0 <??zcl_handle_command_16>
 8006140:	2802      	cmp	r0, #2
 8006142:	d01e      	beq.n	8006182 <??zcl_handle_command_17>
 8006144:	2803      	cmp	r0, #3
 8006146:	d01c      	beq.n	8006182 <??zcl_handle_command_17>
 8006148:	2804      	cmp	r0, #4
 800614a:	d039      	beq.n	80061c0 <??zcl_handle_command_16>
 800614c:	2805      	cmp	r0, #5
 800614e:	d018      	beq.n	8006182 <??zcl_handle_command_17>
 8006150:	2806      	cmp	r0, #6
 8006152:	d01c      	beq.n	800618e <??zcl_handle_command_18>
 8006154:	2807      	cmp	r0, #7
 8006156:	d033      	beq.n	80061c0 <??zcl_handle_command_16>
 8006158:	2808      	cmp	r0, #8
 800615a:	d01e      	beq.n	800619a <??zcl_handle_command_19>
 800615c:	2809      	cmp	r0, #9
 800615e:	d02f      	beq.n	80061c0 <??zcl_handle_command_16>
 8006160:	280a      	cmp	r0, #10
 8006162:	d020      	beq.n	80061a6 <??zcl_handle_command_20>
 8006164:	280b      	cmp	r0, #11
 8006166:	d02a      	beq.n	80061be <??zcl_handle_command_21>
 8006168:	280c      	cmp	r0, #12
 800616a:	d022      	beq.n	80061b2 <??zcl_handle_command_22>
 800616c:	280d      	cmp	r0, #13
 800616e:	d027      	beq.n	80061c0 <??zcl_handle_command_16>
 8006170:	2810      	cmp	r0, #16
 8006172:	d025      	beq.n	80061c0 <??zcl_handle_command_16>
 8006174:	e025      	b.n	80061c2 <??zcl_handle_command_23>

08006176 <??zcl_handle_command_15>:
 8006176:	002a      	movs	r2, r5
 8006178:	0031      	movs	r1, r6
 800617a:	0020      	movs	r0, r4
 800617c:	f7ff fd1f 	bl	8005bbe <ZbZclHandleReadAttr>
 8006180:	e077      	b.n	8006272 <??zcl_handle_command_24>

08006182 <??zcl_handle_command_17>:
 8006182:	002a      	movs	r2, r5
 8006184:	0031      	movs	r1, r6
 8006186:	0020      	movs	r0, r4
 8006188:	f7ff fdf4 	bl	8005d74 <ZbZclHandleWriteAttr>
 800618c:	e071      	b.n	8006272 <??zcl_handle_command_24>

0800618e <??zcl_handle_command_18>:
 800618e:	002a      	movs	r2, r5
 8006190:	0031      	movs	r1, r6
 8006192:	0020      	movs	r0, r4
 8006194:	f7fc fdf1 	bl	8002d7a <ZbZclHandleConfigReport>
 8006198:	e06b      	b.n	8006272 <??zcl_handle_command_24>

0800619a <??zcl_handle_command_19>:
 800619a:	002a      	movs	r2, r5
 800619c:	0031      	movs	r1, r6
 800619e:	0020      	movs	r0, r4
 80061a0:	f7fd f86f 	bl	8003282 <ZbZclHandleReadReport>
 80061a4:	e065      	b.n	8006272 <??zcl_handle_command_24>

080061a6 <??zcl_handle_command_20>:
 80061a6:	002a      	movs	r2, r5
 80061a8:	0031      	movs	r1, r6
 80061aa:	0020      	movs	r0, r4
 80061ac:	f7fd f98e 	bl	80034cc <ZbZclHandleReportAttr>
 80061b0:	e05f      	b.n	8006272 <??zcl_handle_command_24>

080061b2 <??zcl_handle_command_22>:
 80061b2:	002a      	movs	r2, r5
 80061b4:	0031      	movs	r1, r6
 80061b6:	0020      	movs	r0, r4
 80061b8:	f7fa f833 	bl	8000222 <ZbZclAttrHandleDiscover>
 80061bc:	e059      	b.n	8006272 <??zcl_handle_command_24>

080061be <??zcl_handle_command_21>:
 80061be:	e058      	b.n	8006272 <??zcl_handle_command_24>

080061c0 <??zcl_handle_command_16>:
 80061c0:	e057      	b.n	8006272 <??zcl_handle_command_24>

080061c2 <??zcl_handle_command_23>:
 80061c2:	7870      	ldrb	r0, [r6, #1]
 80061c4:	2800      	cmp	r0, #0
 80061c6:	d04e      	beq.n	8006266 <??zcl_handle_command_25>
 80061c8:	88b0      	ldrh	r0, [r6, #4]
 80061ca:	f64f 71fe 	movw	r1, #65534	@ 0xfffe
 80061ce:	4288      	cmp	r0, r1
 80061d0:	d141      	bne.n	8006256 <??zcl_handle_command_26>
 80061d2:	f115 0110 	adds.w	r1, r5, #16
 80061d6:	68a0      	ldr	r0, [r4, #8]
 80061d8:	f00c fe69 	bl	8012eae <ZbApsAddrIsLocal>
 80061dc:	2800      	cmp	r0, #0
 80061de:	d107      	bne.n	80061f0 <??zcl_handle_command_27>
 80061e0:	2381      	movs	r3, #129	@ 0x81
 80061e2:	0032      	movs	r2, r6
 80061e4:	0029      	movs	r1, r5
 80061e6:	0020      	movs	r0, r4
 80061e8:	f00d fa64 	bl	80136b4 <ZbZclSendDefaultResponse>
 80061ec:	4640      	mov	r0, r8
 80061ee:	e041      	b.n	8006274 <??zcl_handle_command_6>

080061f0 <??zcl_handle_command_27>:
 80061f0:	0038      	movs	r0, r7
 80061f2:	b2c0      	uxtb	r0, r0
 80061f4:	28f0      	cmp	r0, #240	@ 0xf0
 80061f6:	d108      	bne.n	800620a <??zcl_handle_command_28>
 80061f8:	78b0      	ldrb	r0, [r6, #2]
 80061fa:	2800      	cmp	r0, #0
 80061fc:	d131      	bne.n	8006262 <??zcl_handle_command_29>
 80061fe:	002a      	movs	r2, r5
 8006200:	0031      	movs	r1, r6
 8006202:	0020      	movs	r0, r4
 8006204:	f001 fc6f 	bl	8007ae6 <ZbZclHandleGetSceneData>
 8006208:	e02b      	b.n	8006262 <??zcl_handle_command_29>

0800620a <??zcl_handle_command_28>:
 800620a:	0038      	movs	r0, r7
 800620c:	b2c0      	uxtb	r0, r0
 800620e:	28f1      	cmp	r0, #241	@ 0xf1
 8006210:	d108      	bne.n	8006224 <??zcl_handle_command_30>
 8006212:	78b0      	ldrb	r0, [r6, #2]
 8006214:	2800      	cmp	r0, #0
 8006216:	d124      	bne.n	8006262 <??zcl_handle_command_29>
 8006218:	002a      	movs	r2, r5
 800621a:	0031      	movs	r1, r6
 800621c:	0020      	movs	r0, r4
 800621e:	f001 fce1 	bl	8007be4 <ZbZclHandleSetSceneData>
 8006222:	e01e      	b.n	8006262 <??zcl_handle_command_29>

08006224 <??zcl_handle_command_30>:
 8006224:	0038      	movs	r0, r7
 8006226:	b2c0      	uxtb	r0, r0
 8006228:	28f2      	cmp	r0, #242	@ 0xf2
 800622a:	d10d      	bne.n	8006248 <??zcl_handle_command_31>
 800622c:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 800622e:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8006230:	0020      	movs	r0, r4
 8006232:	f7ff fc77 	bl	8005b24 <zcl_persist_handle_set>
 8006236:	4681      	mov	r9, r0
 8006238:	464b      	mov	r3, r9
 800623a:	b2db      	uxtb	r3, r3
 800623c:	0032      	movs	r2, r6
 800623e:	0029      	movs	r1, r5
 8006240:	0020      	movs	r0, r4
 8006242:	f00d fa37 	bl	80136b4 <ZbZclSendDefaultResponse>
 8006246:	e00c      	b.n	8006262 <??zcl_handle_command_29>

08006248 <??zcl_handle_command_31>:
 8006248:	2381      	movs	r3, #129	@ 0x81
 800624a:	0032      	movs	r2, r6
 800624c:	0029      	movs	r1, r5
 800624e:	0020      	movs	r0, r4
 8006250:	f00d fa30 	bl	80136b4 <ZbZclSendDefaultResponse>
 8006254:	e005      	b.n	8006262 <??zcl_handle_command_29>

08006256 <??zcl_handle_command_26>:
 8006256:	2381      	movs	r3, #129	@ 0x81
 8006258:	0032      	movs	r2, r6
 800625a:	0029      	movs	r1, r5
 800625c:	0020      	movs	r0, r4
 800625e:	f00d fa29 	bl	80136b4 <ZbZclSendDefaultResponse>

08006262 <??zcl_handle_command_29>:
 8006262:	4640      	mov	r0, r8
 8006264:	e006      	b.n	8006274 <??zcl_handle_command_6>

08006266 <??zcl_handle_command_25>:
 8006266:	2381      	movs	r3, #129	@ 0x81
 8006268:	0032      	movs	r2, r6
 800626a:	0029      	movs	r1, r5
 800626c:	0020      	movs	r0, r4
 800626e:	f00d fa21 	bl	80136b4 <ZbZclSendDefaultResponse>

08006272 <??zcl_handle_command_24>:
 8006272:	4640      	mov	r0, r8

08006274 <??zcl_handle_command_6>:
 8006274:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08006278 <zcl_cluster_data_ind>:
 8006278:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800627a:	0004      	movs	r4, r0
 800627c:	000d      	movs	r5, r1
 800627e:	002e      	movs	r6, r5
 8006280:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8006282:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006284:	4668      	mov	r0, sp
 8006286:	f000 f8fe 	bl	8006486 <ZbZclParseHeader>
 800628a:	0007      	movs	r7, r0
 800628c:	2f00      	cmp	r7, #0
 800628e:	d501      	bpl.n	8006294 <??zcl_cluster_data_ind_0>
 8006290:	2000      	movs	r0, #0
 8006292:	e00a      	b.n	80062aa <??zcl_cluster_data_ind_1>

08006294 <??zcl_cluster_data_ind_0>:
 8006294:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006296:	4438      	add	r0, r7
 8006298:	6260      	str	r0, [r4, #36]	@ 0x24
 800629a:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800629c:	1bc0      	subs	r0, r0, r7
 800629e:	8520      	strh	r0, [r4, #40]	@ 0x28
 80062a0:	466a      	mov	r2, sp
 80062a2:	0021      	movs	r1, r4
 80062a4:	0030      	movs	r0, r6
 80062a6:	f7ff fec5 	bl	8006034 <zcl_handle_command>

080062aa <??zcl_cluster_data_ind_1>:
 80062aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080062ac <zcl_cluster_alarm_data_ind>:
 80062ac:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b0:	b098      	sub	sp, #96	@ 0x60
 80062b2:	0004      	movs	r4, r0
 80062b4:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80062b6:	26ff      	movs	r6, #255	@ 0xff
 80062b8:	2700      	movs	r7, #0
 80062ba:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 80062bc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80062be:	a802      	add	r0, sp, #8
 80062c0:	f000 f8e1 	bl	8006486 <ZbZclParseHeader>
 80062c4:	4680      	mov	r8, r0
 80062c6:	f1b8 0f00 	cmp.w	r8, #0
 80062ca:	d501      	bpl.n	80062d0 <??zcl_cluster_alarm_data_ind_0>
 80062cc:	2000      	movs	r0, #0
 80062ce:	e0d7      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062d0 <??zcl_cluster_alarm_data_ind_0>:
 80062d0:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 80062d2:	ebb0 0008 	subs.w	r0, r0, r8
 80062d6:	8520      	strh	r0, [r4, #40]	@ 0x28
 80062d8:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 80062da:	2809      	cmp	r0, #9
 80062dc:	d001      	beq.n	80062e2 <??zcl_cluster_alarm_data_ind_2>
 80062de:	2000      	movs	r0, #0
 80062e0:	e0ce      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062e2 <??zcl_cluster_alarm_data_ind_2>:
 80062e2:	f89d 000a 	ldrb.w	r0, [sp, #10]
 80062e6:	2800      	cmp	r0, #0
 80062e8:	d001      	beq.n	80062ee <??zcl_cluster_alarm_data_ind_3>
 80062ea:	2000      	movs	r0, #0
 80062ec:	e0c8      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062ee <??zcl_cluster_alarm_data_ind_3>:
 80062ee:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80062f2:	2801      	cmp	r0, #1
 80062f4:	d001      	beq.n	80062fa <??zcl_cluster_alarm_data_ind_4>
 80062f6:	2000      	movs	r0, #0
 80062f8:	e0c2      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080062fa <??zcl_cluster_alarm_data_ind_4>:
 80062fa:	f89d 000f 	ldrb.w	r0, [sp, #15]
 80062fe:	2800      	cmp	r0, #0
 8006300:	d002      	beq.n	8006308 <??zcl_cluster_alarm_data_ind_5>
 8006302:	2801      	cmp	r0, #1
 8006304:	d02a      	beq.n	800635c <??zcl_cluster_alarm_data_ind_6>
 8006306:	e03f      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

08006308 <??zcl_cluster_alarm_data_ind_5>:
 8006308:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800630a:	f810 0008 	ldrb.w	r0, [r0, r8]
 800630e:	f88d 0004 	strb.w	r0, [sp, #4]
 8006312:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006314:	4440      	add	r0, r8
 8006316:	1c40      	adds	r0, r0, #1
 8006318:	f000 fed3 	bl	80070c2 <pletoh16>
 800631c:	f8ad 0006 	strh.w	r0, [sp, #6]
 8006320:	f8bd 9006 	ldrh.w	r9, [sp, #6]
 8006324:	0028      	movs	r0, r5
 8006326:	f7fd fbaf 	bl	8003a88 <ZbZclClusterGetClusterId>
 800632a:	4581      	cmp	r9, r0
 800632c:	d12c      	bne.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800632e <??zcl_cluster_alarm_data_ind_9>:
 800632e:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8006330:	2800      	cmp	r0, #0
 8006332:	d104      	bne.n	800633e <??zcl_cluster_alarm_data_ind_10>
 8006334:	2081      	movs	r0, #129	@ 0x81
 8006336:	0006      	movs	r6, r0
 8006338:	2001      	movs	r0, #1
 800633a:	0007      	movs	r7, r0
 800633c:	e024      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800633e <??zcl_cluster_alarm_data_ind_10>:
 800633e:	a802      	add	r0, sp, #8
 8006340:	9000      	str	r0, [sp, #0]
 8006342:	0023      	movs	r3, r4
 8006344:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8006348:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800634c:	0028      	movs	r0, r5
 800634e:	f8d5 c04c 	ldr.w	ip, [r5, #76]	@ 0x4c
 8006352:	47e0      	blx	ip
 8006354:	0006      	movs	r6, r0
 8006356:	2001      	movs	r0, #1
 8006358:	0007      	movs	r7, r0
 800635a:	e015      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800635c <??zcl_cluster_alarm_data_ind_6>:
 800635c:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800635e:	2800      	cmp	r0, #0
 8006360:	d104      	bne.n	800636c <??zcl_cluster_alarm_data_ind_11>
 8006362:	2081      	movs	r0, #129	@ 0x81
 8006364:	0006      	movs	r6, r0
 8006366:	2001      	movs	r0, #1
 8006368:	0007      	movs	r7, r0
 800636a:	e00d      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

0800636c <??zcl_cluster_alarm_data_ind_11>:
 800636c:	a802      	add	r0, sp, #8
 800636e:	9000      	str	r0, [sp, #0]
 8006370:	0023      	movs	r3, r4
 8006372:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006376:	21ff      	movs	r1, #255	@ 0xff
 8006378:	0028      	movs	r0, r5
 800637a:	f8d5 c04c 	ldr.w	ip, [r5, #76]	@ 0x4c
 800637e:	47e0      	blx	ip
 8006380:	0006      	movs	r6, r0
 8006382:	2001      	movs	r0, #1
 8006384:	0007      	movs	r7, r0
 8006386:	e7ff      	b.n	8006388 <??zcl_cluster_alarm_data_ind_7>

08006388 <??zcl_cluster_alarm_data_ind_7>:
 8006388:	0030      	movs	r0, r6
 800638a:	b2c0      	uxtb	r0, r0
 800638c:	28ff      	cmp	r0, #255	@ 0xff
 800638e:	d076      	beq.n	800647e <??zcl_cluster_alarm_data_ind_12>
 8006390:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8006394:	f88d 0000 	strb.w	r0, [sp]
 8006398:	f89d 000f 	ldrb.w	r0, [sp, #15]
 800639c:	f88d 0002 	strb.w	r0, [sp, #2]
 80063a0:	f88d 6003 	strb.w	r6, [sp, #3]
 80063a4:	f05f 0a08 	movs.w	sl, #8
 80063a8:	f05f 0b00 	movs.w	fp, #0
 80063ac:	f10d 0908 	add.w	r9, sp, #8
 80063b0:	465a      	mov	r2, fp
 80063b2:	4651      	mov	r1, sl
 80063b4:	4648      	mov	r0, r9
 80063b6:	f001 fcaf 	bl	8007d18 <__aeabi_memset>
 80063ba:	2000      	movs	r0, #0
 80063bc:	f88d 0008 	strb.w	r0, [sp, #8]
 80063c0:	2000      	movs	r0, #0
 80063c2:	f88d 0009 	strb.w	r0, [sp, #9]
 80063c6:	2001      	movs	r0, #1
 80063c8:	f88d 000a 	strb.w	r0, [sp, #10]
 80063cc:	2001      	movs	r0, #1
 80063ce:	f88d 000b 	strb.w	r0, [sp, #11]
 80063d2:	2000      	movs	r0, #0
 80063d4:	f8ad 000c 	strh.w	r0, [sp, #12]
 80063d8:	f89d 0000 	ldrb.w	r0, [sp]
 80063dc:	f88d 000e 	strb.w	r0, [sp, #14]
 80063e0:	200b      	movs	r0, #11
 80063e2:	f88d 000f 	strb.w	r0, [sp, #15]
 80063e6:	2205      	movs	r2, #5
 80063e8:	a905      	add	r1, sp, #20
 80063ea:	a802      	add	r0, sp, #8
 80063ec:	f000 f8ce 	bl	800658c <ZbZclAppendHeader>
 80063f0:	4681      	mov	r9, r0
 80063f2:	f1b9 0f00 	cmp.w	r9, #0
 80063f6:	d501      	bpl.n	80063fc <??zcl_cluster_alarm_data_ind_13>
 80063f8:	2089      	movs	r0, #137	@ 0x89
 80063fa:	e041      	b.n	8006480 <??zcl_cluster_alarm_data_ind_1>

080063fc <??zcl_cluster_alarm_data_ind_13>:
 80063fc:	a805      	add	r0, sp, #20
 80063fe:	9014      	str	r0, [sp, #80]	@ 0x50
 8006400:	a814      	add	r0, sp, #80	@ 0x50
 8006402:	f8c0 9004 	str.w	r9, [r0, #4]
 8006406:	f10d 0102 	add.w	r1, sp, #2
 800640a:	6081      	str	r1, [r0, #8]
 800640c:	2002      	movs	r0, #2
 800640e:	9017      	str	r0, [sp, #92]	@ 0x5c
 8006410:	2030      	movs	r0, #48	@ 0x30
 8006412:	9004      	str	r0, [sp, #16]
 8006414:	f05f 0a00 	movs.w	sl, #0
 8006418:	f10d 0b20 	add.w	fp, sp, #32
 800641c:	4652      	mov	r2, sl
 800641e:	9904      	ldr	r1, [sp, #16]
 8006420:	4658      	mov	r0, fp
 8006422:	f001 fc79 	bl	8007d18 <__aeabi_memset>
 8006426:	a808      	add	r0, sp, #32
 8006428:	f114 0110 	adds.w	r1, r4, #16
 800642c:	2210      	movs	r2, #16
 800642e:	f011 f8aa 	bl	8017586 <__aeabi_memcpy>
 8006432:	8aa8      	ldrh	r0, [r5, #20]
 8006434:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8006438:	2009      	movs	r0, #9
 800643a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800643e:	7ba8      	ldrb	r0, [r5, #14]
 8006440:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8006444:	a814      	add	r0, sp, #80	@ 0x50
 8006446:	900e      	str	r0, [sp, #56]	@ 0x38
 8006448:	2002      	movs	r0, #2
 800644a:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 800644e:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
 8006452:	f7fd fc0a 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8006456:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 800645a:	f8bd 0044 	ldrh.w	r0, [sp, #68]	@ 0x44
 800645e:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 8006462:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 8006466:	2000      	movs	r0, #0
 8006468:	f88d 0046 	strb.w	r0, [sp, #70]	@ 0x46
 800646c:	2000      	movs	r0, #0
 800646e:	f88d 0047 	strb.w	r0, [sp, #71]	@ 0x47
 8006472:	2300      	movs	r3, #0
 8006474:	2200      	movs	r2, #0
 8006476:	a908      	add	r1, sp, #32
 8006478:	68a8      	ldr	r0, [r5, #8]
 800647a:	f00c fc7b 	bl	8012d74 <ZbApsdeDataReqCallback>

0800647e <??zcl_cluster_alarm_data_ind_12>:
 800647e:	0038      	movs	r0, r7

08006480 <??zcl_cluster_alarm_data_ind_1>:
 8006480:	b019      	add	sp, #100	@ 0x64
 8006482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006486 <ZbZclParseHeader>:
 8006486:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800648a:	0004      	movs	r4, r0
 800648c:	000d      	movs	r5, r1
 800648e:	0016      	movs	r6, r2
 8006490:	2700      	movs	r7, #0
 8006492:	2e03      	cmp	r6, #3
 8006494:	d202      	bcs.n	800649c <??ZbZclParseHeader_0>
 8006496:	f05f 30ff 	movs.w	r0, #4294967295
 800649a:	e035      	b.n	8006508 <??ZbZclParseHeader_1>

0800649c <??ZbZclParseHeader_0>:
 800649c:	f05f 0808 	movs.w	r8, #8
 80064a0:	f05f 0900 	movs.w	r9, #0
 80064a4:	46a2      	mov	sl, r4
 80064a6:	464a      	mov	r2, r9
 80064a8:	4641      	mov	r1, r8
 80064aa:	4650      	mov	r0, sl
 80064ac:	f001 fc34 	bl	8007d18 <__aeabi_memset>
 80064b0:	5de8      	ldrb	r0, [r5, r7]
 80064b2:	f010 0003 	ands.w	r0, r0, #3
 80064b6:	7020      	strb	r0, [r4, #0]
 80064b8:	5de8      	ldrb	r0, [r5, r7]
 80064ba:	b2c0      	uxtb	r0, r0
 80064bc:	0880      	lsrs	r0, r0, #2
 80064be:	f010 0001 	ands.w	r0, r0, #1
 80064c2:	7060      	strb	r0, [r4, #1]
 80064c4:	5de8      	ldrb	r0, [r5, r7]
 80064c6:	b2c0      	uxtb	r0, r0
 80064c8:	08c0      	lsrs	r0, r0, #3
 80064ca:	f010 0001 	ands.w	r0, r0, #1
 80064ce:	70a0      	strb	r0, [r4, #2]
 80064d0:	5de8      	ldrb	r0, [r5, r7]
 80064d2:	b2c0      	uxtb	r0, r0
 80064d4:	0900      	lsrs	r0, r0, #4
 80064d6:	f010 0001 	ands.w	r0, r0, #1
 80064da:	70e0      	strb	r0, [r4, #3]
 80064dc:	1c7f      	adds	r7, r7, #1
 80064de:	7860      	ldrb	r0, [r4, #1]
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d00a      	beq.n	80064fa <??ZbZclParseHeader_2>
 80064e4:	2e05      	cmp	r6, #5
 80064e6:	d202      	bcs.n	80064ee <??ZbZclParseHeader_3>
 80064e8:	f05f 30ff 	movs.w	r0, #4294967295
 80064ec:	e00c      	b.n	8006508 <??ZbZclParseHeader_1>

080064ee <??ZbZclParseHeader_3>:
 80064ee:	eb05 0007 	add.w	r0, r5, r7
 80064f2:	f000 fde6 	bl	80070c2 <pletoh16>
 80064f6:	80a0      	strh	r0, [r4, #4]
 80064f8:	1cbf      	adds	r7, r7, #2

080064fa <??ZbZclParseHeader_2>:
 80064fa:	5de8      	ldrb	r0, [r5, r7]
 80064fc:	71a0      	strb	r0, [r4, #6]
 80064fe:	1c7f      	adds	r7, r7, #1
 8006500:	5de8      	ldrb	r0, [r5, r7]
 8006502:	71e0      	strb	r0, [r4, #7]
 8006504:	1c7f      	adds	r7, r7, #1
 8006506:	0038      	movs	r0, r7

08006508 <??ZbZclParseHeader_1>:
 8006508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800650c <ZbZclPrependHeader>:
 800650c:	b470      	push	{r4, r5, r6}
 800650e:	0003      	movs	r3, r0
 8006510:	2400      	movs	r4, #0
 8006512:	0015      	movs	r5, r2
 8006514:	2600      	movs	r6, #0
 8006516:	7858      	ldrb	r0, [r3, #1]
 8006518:	2800      	cmp	r0, #0
 800651a:	d004      	beq.n	8006526 <??ZbZclPrependHeader_0>
 800651c:	2a05      	cmp	r2, #5
 800651e:	d202      	bcs.n	8006526 <??ZbZclPrependHeader_0>
 8006520:	f05f 30ff 	movs.w	r0, #4294967295
 8006524:	e030      	b.n	8006588 <??ZbZclPrependHeader_1>

08006526 <??ZbZclPrependHeader_0>:
 8006526:	2a03      	cmp	r2, #3
 8006528:	d202      	bcs.n	8006530 <??ZbZclPrependHeader_2>
 800652a:	f05f 30ff 	movs.w	r0, #4294967295
 800652e:	e02b      	b.n	8006588 <??ZbZclPrependHeader_1>

08006530 <??ZbZclPrependHeader_2>:
 8006530:	1e6d      	subs	r5, r5, #1
 8006532:	79d8      	ldrb	r0, [r3, #7]
 8006534:	5548      	strb	r0, [r1, r5]
 8006536:	1c76      	adds	r6, r6, #1
 8006538:	1e6d      	subs	r5, r5, #1
 800653a:	7998      	ldrb	r0, [r3, #6]
 800653c:	5548      	strb	r0, [r1, r5]
 800653e:	1c76      	adds	r6, r6, #1
 8006540:	7858      	ldrb	r0, [r3, #1]
 8006542:	2800      	cmp	r0, #0
 8006544:	d009      	beq.n	800655a <??ZbZclPrependHeader_3>
 8006546:	1e6d      	subs	r5, r5, #1
 8006548:	8898      	ldrh	r0, [r3, #4]
 800654a:	b280      	uxth	r0, r0
 800654c:	0a00      	lsrs	r0, r0, #8
 800654e:	5548      	strb	r0, [r1, r5]
 8006550:	1c76      	adds	r6, r6, #1
 8006552:	1e6d      	subs	r5, r5, #1
 8006554:	8898      	ldrh	r0, [r3, #4]
 8006556:	5548      	strb	r0, [r1, r5]
 8006558:	1c76      	adds	r6, r6, #1

0800655a <??ZbZclPrependHeader_3>:
 800655a:	7818      	ldrb	r0, [r3, #0]
 800655c:	f010 0003 	ands.w	r0, r0, #3
 8006560:	4304      	orrs	r4, r0
 8006562:	7858      	ldrb	r0, [r3, #1]
 8006564:	2800      	cmp	r0, #0
 8006566:	d001      	beq.n	800656c <??ZbZclPrependHeader_4>
 8006568:	f054 0404 	orrs.w	r4, r4, #4

0800656c <??ZbZclPrependHeader_4>:
 800656c:	7898      	ldrb	r0, [r3, #2]
 800656e:	2801      	cmp	r0, #1
 8006570:	d101      	bne.n	8006576 <??ZbZclPrependHeader_5>
 8006572:	f054 0408 	orrs.w	r4, r4, #8

08006576 <??ZbZclPrependHeader_5>:
 8006576:	78d8      	ldrb	r0, [r3, #3]
 8006578:	2801      	cmp	r0, #1
 800657a:	d101      	bne.n	8006580 <??ZbZclPrependHeader_6>
 800657c:	f054 0410 	orrs.w	r4, r4, #16

08006580 <??ZbZclPrependHeader_6>:
 8006580:	1e6d      	subs	r5, r5, #1
 8006582:	554c      	strb	r4, [r1, r5]
 8006584:	1c76      	adds	r6, r6, #1
 8006586:	0030      	movs	r0, r6

08006588 <??ZbZclPrependHeader_1>:
 8006588:	bc70      	pop	{r4, r5, r6}
 800658a:	4770      	bx	lr

0800658c <ZbZclAppendHeader>:
 800658c:	b430      	push	{r4, r5}
 800658e:	0003      	movs	r3, r0
 8006590:	2400      	movs	r4, #0
 8006592:	2500      	movs	r5, #0
 8006594:	7858      	ldrb	r0, [r3, #1]
 8006596:	2800      	cmp	r0, #0
 8006598:	d004      	beq.n	80065a4 <??ZbZclAppendHeader_0>
 800659a:	2a05      	cmp	r2, #5
 800659c:	d202      	bcs.n	80065a4 <??ZbZclAppendHeader_0>
 800659e:	f05f 30ff 	movs.w	r0, #4294967295
 80065a2:	e02b      	b.n	80065fc <??ZbZclAppendHeader_1>

080065a4 <??ZbZclAppendHeader_0>:
 80065a4:	2a03      	cmp	r2, #3
 80065a6:	d202      	bcs.n	80065ae <??ZbZclAppendHeader_2>
 80065a8:	f05f 30ff 	movs.w	r0, #4294967295
 80065ac:	e026      	b.n	80065fc <??ZbZclAppendHeader_1>

080065ae <??ZbZclAppendHeader_2>:
 80065ae:	7818      	ldrb	r0, [r3, #0]
 80065b0:	f010 0003 	ands.w	r0, r0, #3
 80065b4:	4304      	orrs	r4, r0
 80065b6:	7858      	ldrb	r0, [r3, #1]
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d001      	beq.n	80065c0 <??ZbZclAppendHeader_3>
 80065bc:	f054 0404 	orrs.w	r4, r4, #4

080065c0 <??ZbZclAppendHeader_3>:
 80065c0:	7898      	ldrb	r0, [r3, #2]
 80065c2:	2801      	cmp	r0, #1
 80065c4:	d101      	bne.n	80065ca <??ZbZclAppendHeader_4>
 80065c6:	f054 0408 	orrs.w	r4, r4, #8

080065ca <??ZbZclAppendHeader_4>:
 80065ca:	78d8      	ldrb	r0, [r3, #3]
 80065cc:	2801      	cmp	r0, #1
 80065ce:	d101      	bne.n	80065d4 <??ZbZclAppendHeader_5>
 80065d0:	f054 0410 	orrs.w	r4, r4, #16

080065d4 <??ZbZclAppendHeader_5>:
 80065d4:	554c      	strb	r4, [r1, r5]
 80065d6:	1c6d      	adds	r5, r5, #1
 80065d8:	7858      	ldrb	r0, [r3, #1]
 80065da:	2800      	cmp	r0, #0
 80065dc:	d007      	beq.n	80065ee <??ZbZclAppendHeader_6>
 80065de:	8898      	ldrh	r0, [r3, #4]
 80065e0:	5548      	strb	r0, [r1, r5]
 80065e2:	1c6d      	adds	r5, r5, #1
 80065e4:	8898      	ldrh	r0, [r3, #4]
 80065e6:	b280      	uxth	r0, r0
 80065e8:	0a00      	lsrs	r0, r0, #8
 80065ea:	5548      	strb	r0, [r1, r5]
 80065ec:	1c6d      	adds	r5, r5, #1

080065ee <??ZbZclAppendHeader_6>:
 80065ee:	7998      	ldrb	r0, [r3, #6]
 80065f0:	5548      	strb	r0, [r1, r5]
 80065f2:	1c6d      	adds	r5, r5, #1
 80065f4:	79d8      	ldrb	r0, [r3, #7]
 80065f6:	5548      	strb	r0, [r1, r5]
 80065f8:	1c6d      	adds	r5, r5, #1
 80065fa:	0028      	movs	r0, r5

080065fc <??ZbZclAppendHeader_1>:
 80065fc:	bc30      	pop	{r4, r5}
 80065fe:	4770      	bx	lr

08006600 <ZbZclLevelServerAlloc>:
 8006600:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006604:	b082      	sub	sp, #8
 8006606:	000f      	movs	r7, r1
 8006608:	0014      	movs	r4, r2
 800660a:	001d      	movs	r5, r3
 800660c:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8006610:	2c00      	cmp	r4, #0
 8006612:	d016      	beq.n	8006642 <??ZbZclLevelServerAlloc_0>
 8006614:	0020      	movs	r0, r4
 8006616:	f7fd fa37 	bl	8003a88 <ZbZclClusterGetClusterId>
 800661a:	2806      	cmp	r0, #6
 800661c:	d001      	beq.n	8006622 <??ZbZclLevelServerAlloc_1>
 800661e:	2000      	movs	r0, #0
 8006620:	e05a      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

08006622 <??ZbZclLevelServerAlloc_1>:
 8006622:	0020      	movs	r0, r4
 8006624:	f7fd fb38 	bl	8003c98 <ZbZclClusterGetDirection>
 8006628:	2800      	cmp	r0, #0
 800662a:	d001      	beq.n	8006630 <??ZbZclLevelServerAlloc_3>
 800662c:	2000      	movs	r0, #0
 800662e:	e053      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

08006630 <??ZbZclLevelServerAlloc_3>:
 8006630:	0020      	movs	r0, r4
 8006632:	f7fd fa23 	bl	8003a7c <ZbZclClusterGetEndpoint>
 8006636:	0039      	movs	r1, r7
 8006638:	b2c9      	uxtb	r1, r1
 800663a:	4288      	cmp	r0, r1
 800663c:	d001      	beq.n	8006642 <??ZbZclLevelServerAlloc_0>
 800663e:	2000      	movs	r0, #0
 8006640:	e04a      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

08006642 <??ZbZclLevelServerAlloc_0>:
 8006642:	2000      	movs	r0, #0
 8006644:	9000      	str	r0, [sp, #0]
 8006646:	003b      	movs	r3, r7
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2208      	movs	r2, #8
 800664c:	2180      	movs	r1, #128	@ 0x80
 800664e:	9802      	ldr	r0, [sp, #8]
 8006650:	f7fd fba3 	bl	8003d9a <ZbZclClusterAlloc>
 8006654:	0006      	movs	r6, r0
 8006656:	2e00      	cmp	r6, #0
 8006658:	d101      	bne.n	800665e <??ZbZclLevelServerAlloc_4>
 800665a:	2000      	movs	r0, #0
 800665c:	e03c      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

0800665e <??ZbZclLevelServerAlloc_4>:
 800665e:	2202      	movs	r2, #2
 8006660:	2300      	movs	r3, #0
 8006662:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006666:	0030      	movs	r0, r6
 8006668:	f7fb f9fb 	bl	8001a62 <ZbZclAttrIntegerWrite>
 800666c:	f20f 0071 	addw	r0, pc, #113	@ 0x71
 8006670:	6630      	str	r0, [r6, #96]	@ 0x60
 8006672:	f20f 00b1 	addw	r0, pc, #177	@ 0xb1
 8006676:	6670      	str	r0, [r6, #100]	@ 0x64
 8006678:	f20f 10f1 	addw	r0, pc, #497	@ 0x1f1
 800667c:	65b0      	str	r0, [r6, #88]	@ 0x58
 800667e:	2d00      	cmp	r5, #0
 8006680:	d00a      	beq.n	8006698 <??ZbZclLevelServerAlloc_5>
 8006682:	f05f 0910 	movs.w	r9, #16
 8006686:	46aa      	mov	sl, r5
 8006688:	f116 0b70 	adds.w	fp, r6, #112	@ 0x70
 800668c:	464a      	mov	r2, r9
 800668e:	4651      	mov	r1, sl
 8006690:	4658      	mov	r0, fp
 8006692:	f010 ff78 	bl	8017586 <__aeabi_memcpy>
 8006696:	e00a      	b.n	80066ae <??ZbZclLevelServerAlloc_6>

08006698 <??ZbZclLevelServerAlloc_5>:
 8006698:	f05f 0910 	movs.w	r9, #16
 800669c:	f05f 0a00 	movs.w	sl, #0
 80066a0:	f116 0b70 	adds.w	fp, r6, #112	@ 0x70
 80066a4:	4652      	mov	r2, sl
 80066a6:	4649      	mov	r1, r9
 80066a8:	4658      	mov	r0, fp
 80066aa:	f001 fb35 	bl	8007d18 <__aeabi_memset>

080066ae <??ZbZclLevelServerAlloc_6>:
 80066ae:	4641      	mov	r1, r8
 80066b0:	0030      	movs	r0, r6
 80066b2:	f7fd f9e5 	bl	8003a80 <ZbZclClusterSetCallbackArg>
 80066b6:	66f4      	str	r4, [r6, #108]	@ 0x6c
 80066b8:	2202      	movs	r2, #2
 80066ba:	4908      	ldr	r1, [pc, #32]	@ (80066dc <??DataTable0>)
 80066bc:	0030      	movs	r0, r6
 80066be:	f7fb fae7 	bl	8001c90 <ZbZclAttrAppendList>
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d004      	beq.n	80066d0 <??ZbZclLevelServerAlloc_7>
 80066c6:	0030      	movs	r0, r6
 80066c8:	f7fd fc29 	bl	8003f1e <ZbZclClusterFree>
 80066cc:	2000      	movs	r0, #0
 80066ce:	e003      	b.n	80066d8 <??ZbZclLevelServerAlloc_2>

080066d0 <??ZbZclLevelServerAlloc_7>:
 80066d0:	0030      	movs	r0, r6
 80066d2:	f7fd fbf2 	bl	8003eba <ZbZclClusterAttach>
 80066d6:	0030      	movs	r0, r6

080066d8 <??ZbZclLevelServerAlloc_2>:
 80066d8:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080066dc <??DataTable0>:
 80066dc:	9bf0 0801                                   ....

080066e0 <zcl_level_server_get_scene_data>:
 80066e0:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80066e2:	0004      	movs	r4, r0
 80066e4:	000d      	movs	r5, r1
 80066e6:	0016      	movs	r6, r2
 80066e8:	2703      	movs	r7, #3
 80066ea:	2000      	movs	r0, #0
 80066ec:	9001      	str	r0, [sp, #4]
 80066ee:	2001      	movs	r0, #1
 80066f0:	9000      	str	r0, [sp, #0]
 80066f2:	ab02      	add	r3, sp, #8
 80066f4:	2200      	movs	r2, #0
 80066f6:	2100      	movs	r1, #0
 80066f8:	0020      	movs	r0, r4
 80066fa:	f7f9 fe74 	bl	80003e6 <ZbZclAttrRead>
 80066fe:	2800      	cmp	r0, #0
 8006700:	d001      	beq.n	8006706 <??zcl_level_server_get_scene_data_0>
 8006702:	2000      	movs	r0, #0
 8006704:	e00d      	b.n	8006722 <??zcl_level_server_get_scene_data_1>

08006706 <??zcl_level_server_get_scene_data_0>:
 8006706:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800670a:	0039      	movs	r1, r7
 800670c:	b2c9      	uxtb	r1, r1
 800670e:	5468      	strb	r0, [r5, r1]
 8006710:	1c7f      	adds	r7, r7, #1
 8006712:	89a1      	ldrh	r1, [r4, #12]
 8006714:	0028      	movs	r0, r5
 8006716:	f000 fd20 	bl	800715a <putle16>
 800671a:	1ef8      	subs	r0, r7, #3
 800671c:	70a8      	strb	r0, [r5, #2]
 800671e:	0038      	movs	r0, r7
 8006720:	b2c0      	uxtb	r0, r0

08006722 <??zcl_level_server_get_scene_data_1>:
 8006722:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08006724 <zcl_level_server_set_scene_data>:
 8006724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006728:	b085      	sub	sp, #20
 800672a:	4680      	mov	r8, r0
 800672c:	000c      	movs	r4, r1
 800672e:	0015      	movs	r5, r2
 8006730:	001e      	movs	r6, r3
 8006732:	f8cd 8010 	str.w	r8, [sp, #16]
 8006736:	0028      	movs	r0, r5
 8006738:	b2c0      	uxtb	r0, r0
 800673a:	2801      	cmp	r0, #1
 800673c:	d001      	beq.n	8006742 <??zcl_level_server_set_scene_data_0>
 800673e:	2087      	movs	r0, #135	@ 0x87
 8006740:	e037      	b.n	80067b2 <??zcl_level_server_set_scene_data_1>

08006742 <??zcl_level_server_set_scene_data_0>:
 8006742:	7827      	ldrb	r7, [r4, #0]
 8006744:	9804      	ldr	r0, [sp, #16]
 8006746:	6f00      	ldr	r0, [r0, #112]	@ 0x70
 8006748:	2800      	cmp	r0, #0
 800674a:	d02a      	beq.n	80067a2 <??zcl_level_server_set_scene_data_2>
 800674c:	f05f 0906 	movs.w	r9, #6
 8006750:	f05f 0a00 	movs.w	sl, #0
 8006754:	f10d 0b08 	add.w	fp, sp, #8
 8006758:	4652      	mov	r2, sl
 800675a:	4649      	mov	r1, r9
 800675c:	4658      	mov	r0, fp
 800675e:	f001 fadb 	bl	8007d18 <__aeabi_memset>
 8006762:	2000      	movs	r0, #0
 8006764:	f88d 0008 	strb.w	r0, [sp, #8]
 8006768:	f88d 7009 	strb.w	r7, [sp, #9]
 800676c:	2000      	movs	r0, #0
 800676e:	9001      	str	r0, [sp, #4]
 8006770:	2002      	movs	r0, #2
 8006772:	9000      	str	r0, [sp, #0]
 8006774:	f10d 030a 	add.w	r3, sp, #10
 8006778:	2200      	movs	r2, #0
 800677a:	2110      	movs	r1, #16
 800677c:	4640      	mov	r0, r8
 800677e:	f7f9 fe32 	bl	80003e6 <ZbZclAttrRead>
 8006782:	2800      	cmp	r0, #0
 8006784:	d002      	beq.n	800678c <??zcl_level_server_set_scene_data_3>
 8006786:	2000      	movs	r0, #0
 8006788:	f8ad 000a 	strh.w	r0, [sp, #10]

0800678c <??zcl_level_server_set_scene_data_3>:
 800678c:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8006790:	2200      	movs	r2, #0
 8006792:	a902      	add	r1, sp, #8
 8006794:	4640      	mov	r0, r8
 8006796:	f8dd c010 	ldr.w	ip, [sp, #16]
 800679a:	f8dc c070 	ldr.w	ip, [ip, #112]	@ 0x70
 800679e:	47e0      	blx	ip
 80067a0:	e006      	b.n	80067b0 <??zcl_level_server_set_scene_data_4>

080067a2 <??zcl_level_server_set_scene_data_2>:
 80067a2:	003a      	movs	r2, r7
 80067a4:	b2d2      	uxtb	r2, r2
 80067a6:	2300      	movs	r3, #0
 80067a8:	2100      	movs	r1, #0
 80067aa:	4640      	mov	r0, r8
 80067ac:	f7fb f959 	bl	8001a62 <ZbZclAttrIntegerWrite>

080067b0 <??zcl_level_server_set_scene_data_4>:
 80067b0:	2000      	movs	r0, #0

080067b2 <??zcl_level_server_set_scene_data_1>:
 80067b2:	b005      	add	sp, #20
 80067b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080067b8 <zcl_level_options_cmd_allow>:
 80067b8:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 80067bc:	0005      	movs	r5, r0
 80067be:	000e      	movs	r6, r1
 80067c0:	0017      	movs	r7, r2
 80067c2:	46a8      	mov	r8, r5
 80067c4:	2000      	movs	r0, #0
 80067c6:	9001      	str	r0, [sp, #4]
 80067c8:	2001      	movs	r0, #1
 80067ca:	9000      	str	r0, [sp, #0]
 80067cc:	ab02      	add	r3, sp, #8
 80067ce:	2200      	movs	r2, #0
 80067d0:	210f      	movs	r1, #15
 80067d2:	0028      	movs	r0, r5
 80067d4:	f7f9 fe07 	bl	80003e6 <ZbZclAttrRead>
 80067d8:	2800      	cmp	r0, #0
 80067da:	d001      	beq.n	80067e0 <??zcl_level_options_cmd_allow_0>
 80067dc:	2000      	movs	r0, #0
 80067de:	e042      	b.n	8006866 <??zcl_level_options_cmd_allow_1>

080067e0 <??zcl_level_options_cmd_allow_0>:
 80067e0:	f05f 0900 	movs.w	r9, #0

080067e4 <??zcl_level_options_cmd_allow_2>:
 80067e4:	4648      	mov	r0, r9
 80067e6:	b2c0      	uxtb	r0, r0
 80067e8:	2808      	cmp	r0, #8
 80067ea:	da1d      	bge.n	8006828 <??zcl_level_options_cmd_allow_3>
 80067ec:	2001      	movs	r0, #1
 80067ee:	fa10 f009 	lsls.w	r0, r0, r9
 80067f2:	0004      	movs	r4, r0
 80067f4:	0030      	movs	r0, r6
 80067f6:	b2c0      	uxtb	r0, r0
 80067f8:	0021      	movs	r1, r4
 80067fa:	b2c9      	uxtb	r1, r1
 80067fc:	4208      	tst	r0, r1
 80067fe:	d010      	beq.n	8006822 <??zcl_level_options_cmd_allow_4>

08006800 <??zcl_level_options_cmd_allow_5>:
 8006800:	0038      	movs	r0, r7
 8006802:	b2c0      	uxtb	r0, r0
 8006804:	0021      	movs	r1, r4
 8006806:	b2c9      	uxtb	r1, r1
 8006808:	4208      	tst	r0, r1
 800680a:	d105      	bne.n	8006818 <??zcl_level_options_cmd_allow_6>
 800680c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8006810:	43a0      	bics	r0, r4
 8006812:	f88d 0008 	strb.w	r0, [sp, #8]
 8006816:	e004      	b.n	8006822 <??zcl_level_options_cmd_allow_4>

08006818 <??zcl_level_options_cmd_allow_6>:
 8006818:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800681c:	4320      	orrs	r0, r4
 800681e:	f88d 0008 	strb.w	r0, [sp, #8]

08006822 <??zcl_level_options_cmd_allow_4>:
 8006822:	f119 0901 	adds.w	r9, r9, #1
 8006826:	e7dd      	b.n	80067e4 <??zcl_level_options_cmd_allow_2>

08006828 <??zcl_level_options_cmd_allow_3>:
 8006828:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800682c:	07c0      	lsls	r0, r0, #31
 800682e:	d419      	bmi.n	8006864 <??zcl_level_options_cmd_allow_7>
 8006830:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 8006834:	2800      	cmp	r0, #0
 8006836:	d015      	beq.n	8006864 <??zcl_level_options_cmd_allow_7>
 8006838:	2000      	movs	r0, #0
 800683a:	9001      	str	r0, [sp, #4]
 800683c:	2001      	movs	r0, #1
 800683e:	9000      	str	r0, [sp, #0]
 8006840:	f10d 0309 	add.w	r3, sp, #9
 8006844:	2200      	movs	r2, #0
 8006846:	2100      	movs	r1, #0
 8006848:	f8d8 006c 	ldr.w	r0, [r8, #108]	@ 0x6c
 800684c:	f7f9 fdcb 	bl	80003e6 <ZbZclAttrRead>
 8006850:	2800      	cmp	r0, #0
 8006852:	d001      	beq.n	8006858 <??zcl_level_options_cmd_allow_8>
 8006854:	2000      	movs	r0, #0
 8006856:	e006      	b.n	8006866 <??zcl_level_options_cmd_allow_1>

08006858 <??zcl_level_options_cmd_allow_8>:
 8006858:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800685c:	2800      	cmp	r0, #0
 800685e:	d101      	bne.n	8006864 <??zcl_level_options_cmd_allow_7>
 8006860:	2000      	movs	r0, #0
 8006862:	e000      	b.n	8006866 <??zcl_level_options_cmd_allow_1>

08006864 <??zcl_level_options_cmd_allow_7>:
 8006864:	2001      	movs	r0, #1

08006866 <??zcl_level_options_cmd_allow_1>:
 8006866:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
	...

0800686c <zcl_level_server_handle_command>:
 800686c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006870:	b08e      	sub	sp, #56	@ 0x38
 8006872:	0004      	movs	r4, r0
 8006874:	000d      	movs	r5, r1
 8006876:	0016      	movs	r6, r2
 8006878:	0027      	movs	r7, r4
 800687a:	f8b6 8028 	ldrh.w	r8, [r6, #40]	@ 0x28
 800687e:	f05f 0918 	movs.w	r9, #24
 8006882:	f05f 0a00 	movs.w	sl, #0
 8006886:	f10d 0b20 	add.w	fp, sp, #32
 800688a:	4652      	mov	r2, sl
 800688c:	4649      	mov	r1, r9
 800688e:	4658      	mov	r0, fp
 8006890:	f001 fa42 	bl	8007d18 <__aeabi_memset>
 8006894:	a808      	add	r0, sp, #32
 8006896:	f116 0110 	adds.w	r1, r6, #16
 800689a:	2210      	movs	r2, #16
 800689c:	f010 fe73 	bl	8017586 <__aeabi_memcpy>
 80068a0:	79a8      	ldrb	r0, [r5, #6]
 80068a2:	f88d 0030 	strb.w	r0, [sp, #48]	@ 0x30
 80068a6:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 80068aa:	f7fd f9de 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 80068ae:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 80068b2:	78a8      	ldrb	r0, [r5, #2]
 80068b4:	2800      	cmp	r0, #0
 80068b6:	d001      	beq.n	80068bc <??zcl_level_server_handle_command_0>
 80068b8:	2081      	movs	r0, #129	@ 0x81
 80068ba:	e124      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080068bc <??zcl_level_server_handle_command_0>:
 80068bc:	79e8      	ldrb	r0, [r5, #7]
 80068be:	2800      	cmp	r0, #0
 80068c0:	d00f      	beq.n	80068e2 <??zcl_level_server_handle_command_2>
 80068c2:	2802      	cmp	r0, #2
 80068c4:	f000 809b 	beq.w	80069fe <??zcl_level_server_handle_command_3>
 80068c8:	d353      	bcc.n	8006972 <??zcl_level_server_handle_command_4>
 80068ca:	2804      	cmp	r0, #4
 80068cc:	d009      	beq.n	80068e2 <??zcl_level_server_handle_command_2>
 80068ce:	f0c0 80e2 	bcc.w	8006a96 <??zcl_level_server_handle_command_5>
 80068d2:	2806      	cmp	r0, #6
 80068d4:	f000 8093 	beq.w	80069fe <??zcl_level_server_handle_command_3>
 80068d8:	d34b      	bcc.n	8006972 <??zcl_level_server_handle_command_4>
 80068da:	2807      	cmp	r0, #7
 80068dc:	f000 80db 	beq.w	8006a96 <??zcl_level_server_handle_command_5>
 80068e0:	e110      	b.n	8006b04 <??zcl_level_server_handle_command_6>

080068e2 <??zcl_level_server_handle_command_2>:
 80068e2:	4640      	mov	r0, r8
 80068e4:	b280      	uxth	r0, r0
 80068e6:	2803      	cmp	r0, #3
 80068e8:	da01      	bge.n	80068ee <??zcl_level_server_handle_command_7>
 80068ea:	2080      	movs	r0, #128	@ 0x80
 80068ec:	e10b      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080068ee <??zcl_level_server_handle_command_7>:
 80068ee:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d101      	bne.n	80068f8 <??zcl_level_server_handle_command_8>
 80068f4:	2081      	movs	r0, #129	@ 0x81
 80068f6:	e106      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080068f8 <??zcl_level_server_handle_command_8>:
 80068f8:	f05f 0906 	movs.w	r9, #6
 80068fc:	f05f 0a00 	movs.w	sl, #0
 8006900:	f10d 0b14 	add.w	fp, sp, #20
 8006904:	4652      	mov	r2, sl
 8006906:	4649      	mov	r1, r9
 8006908:	4658      	mov	r0, fp
 800690a:	f001 fa05 	bl	8007d18 <__aeabi_memset>
 800690e:	79e8      	ldrb	r0, [r5, #7]
 8006910:	2804      	cmp	r0, #4
 8006912:	d102      	bne.n	800691a <??zcl_level_server_handle_command_9>
 8006914:	2001      	movs	r0, #1
 8006916:	f88d 0014 	strb.w	r0, [sp, #20]

0800691a <??zcl_level_server_handle_command_9>:
 800691a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800691c:	7800      	ldrb	r0, [r0, #0]
 800691e:	f88d 0015 	strb.w	r0, [sp, #21]
 8006922:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006924:	1c40      	adds	r0, r0, #1
 8006926:	f000 fbcc 	bl	80070c2 <pletoh16>
 800692a:	f8ad 0016 	strh.w	r0, [sp, #22]
 800692e:	79e8      	ldrb	r0, [r5, #7]
 8006930:	2800      	cmp	r0, #0
 8006932:	d116      	bne.n	8006962 <??zcl_level_server_handle_command_10>
 8006934:	4640      	mov	r0, r8
 8006936:	b280      	uxth	r0, r0
 8006938:	2805      	cmp	r0, #5
 800693a:	db07      	blt.n	800694c <??zcl_level_server_handle_command_11>
 800693c:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800693e:	78c0      	ldrb	r0, [r0, #3]
 8006940:	f88d 0018 	strb.w	r0, [sp, #24]
 8006944:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006946:	7900      	ldrb	r0, [r0, #4]
 8006948:	f88d 0019 	strb.w	r0, [sp, #25]

0800694c <??zcl_level_server_handle_command_11>:
 800694c:	f89d 2019 	ldrb.w	r2, [sp, #25]
 8006950:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8006954:	0020      	movs	r0, r4
 8006956:	f7ff ff2f 	bl	80067b8 <zcl_level_options_cmd_allow>
 800695a:	2800      	cmp	r0, #0
 800695c:	d101      	bne.n	8006962 <??zcl_level_server_handle_command_10>
 800695e:	2070      	movs	r0, #112	@ 0x70
 8006960:	e0d1      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006962 <??zcl_level_server_handle_command_10>:
 8006962:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006964:	aa08      	add	r2, sp, #32
 8006966:	a905      	add	r1, sp, #20
 8006968:	0020      	movs	r0, r4
 800696a:	f8d7 c070 	ldr.w	ip, [r7, #112]	@ 0x70
 800696e:	47e0      	blx	ip
 8006970:	e0c9      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006972 <??zcl_level_server_handle_command_4>:
 8006972:	4640      	mov	r0, r8
 8006974:	b280      	uxth	r0, r0
 8006976:	2802      	cmp	r0, #2
 8006978:	da01      	bge.n	800697e <??zcl_level_server_handle_command_12>
 800697a:	2080      	movs	r0, #128	@ 0x80
 800697c:	e0c3      	b.n	8006b06 <??zcl_level_server_handle_command_1>

0800697e <??zcl_level_server_handle_command_12>:
 800697e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8006980:	2800      	cmp	r0, #0
 8006982:	d101      	bne.n	8006988 <??zcl_level_server_handle_command_13>
 8006984:	2081      	movs	r0, #129	@ 0x81
 8006986:	e0be      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006988 <??zcl_level_server_handle_command_13>:
 8006988:	f05f 0905 	movs.w	r9, #5
 800698c:	f05f 0a00 	movs.w	sl, #0
 8006990:	f10d 0b0c 	add.w	fp, sp, #12
 8006994:	4652      	mov	r2, sl
 8006996:	4649      	mov	r1, r9
 8006998:	4658      	mov	r0, fp
 800699a:	f001 f9bd 	bl	8007d18 <__aeabi_memset>
 800699e:	79e8      	ldrb	r0, [r5, #7]
 80069a0:	2805      	cmp	r0, #5
 80069a2:	d102      	bne.n	80069aa <??zcl_level_server_handle_command_14>
 80069a4:	2001      	movs	r0, #1
 80069a6:	f88d 000c 	strb.w	r0, [sp, #12]

080069aa <??zcl_level_server_handle_command_14>:
 80069aa:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069ac:	7800      	ldrb	r0, [r0, #0]
 80069ae:	f88d 000d 	strb.w	r0, [sp, #13]
 80069b2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069b4:	7840      	ldrb	r0, [r0, #1]
 80069b6:	f88d 000e 	strb.w	r0, [sp, #14]
 80069ba:	79e8      	ldrb	r0, [r5, #7]
 80069bc:	2801      	cmp	r0, #1
 80069be:	d116      	bne.n	80069ee <??zcl_level_server_handle_command_15>
 80069c0:	4640      	mov	r0, r8
 80069c2:	b280      	uxth	r0, r0
 80069c4:	2804      	cmp	r0, #4
 80069c6:	db07      	blt.n	80069d8 <??zcl_level_server_handle_command_16>
 80069c8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069ca:	7880      	ldrb	r0, [r0, #2]
 80069cc:	f88d 000f 	strb.w	r0, [sp, #15]
 80069d0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80069d2:	78c0      	ldrb	r0, [r0, #3]
 80069d4:	f88d 0010 	strb.w	r0, [sp, #16]

080069d8 <??zcl_level_server_handle_command_16>:
 80069d8:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80069dc:	f89d 100f 	ldrb.w	r1, [sp, #15]
 80069e0:	0020      	movs	r0, r4
 80069e2:	f7ff fee9 	bl	80067b8 <zcl_level_options_cmd_allow>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	d101      	bne.n	80069ee <??zcl_level_server_handle_command_15>
 80069ea:	2070      	movs	r0, #112	@ 0x70
 80069ec:	e08b      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080069ee <??zcl_level_server_handle_command_15>:
 80069ee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80069f0:	aa08      	add	r2, sp, #32
 80069f2:	a903      	add	r1, sp, #12
 80069f4:	0020      	movs	r0, r4
 80069f6:	f8d7 c074 	ldr.w	ip, [r7, #116]	@ 0x74
 80069fa:	47e0      	blx	ip
 80069fc:	e083      	b.n	8006b06 <??zcl_level_server_handle_command_1>

080069fe <??zcl_level_server_handle_command_3>:
 80069fe:	4640      	mov	r0, r8
 8006a00:	b280      	uxth	r0, r0
 8006a02:	2804      	cmp	r0, #4
 8006a04:	da01      	bge.n	8006a0a <??zcl_level_server_handle_command_17>
 8006a06:	2080      	movs	r0, #128	@ 0x80
 8006a08:	e07d      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a0a <??zcl_level_server_handle_command_17>:
 8006a0a:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	d101      	bne.n	8006a14 <??zcl_level_server_handle_command_18>
 8006a10:	2081      	movs	r0, #129	@ 0x81
 8006a12:	e078      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a14 <??zcl_level_server_handle_command_18>:
 8006a14:	f05f 0908 	movs.w	r9, #8
 8006a18:	f05f 0a00 	movs.w	sl, #0
 8006a1c:	f10d 0b04 	add.w	fp, sp, #4
 8006a20:	4652      	mov	r2, sl
 8006a22:	4649      	mov	r1, r9
 8006a24:	4658      	mov	r0, fp
 8006a26:	f001 f977 	bl	8007d18 <__aeabi_memset>
 8006a2a:	79e8      	ldrb	r0, [r5, #7]
 8006a2c:	2806      	cmp	r0, #6
 8006a2e:	d102      	bne.n	8006a36 <??zcl_level_server_handle_command_19>
 8006a30:	2001      	movs	r0, #1
 8006a32:	f88d 0004 	strb.w	r0, [sp, #4]

08006a36 <??zcl_level_server_handle_command_19>:
 8006a36:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a38:	7800      	ldrb	r0, [r0, #0]
 8006a3a:	f88d 0005 	strb.w	r0, [sp, #5]
 8006a3e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a40:	7840      	ldrb	r0, [r0, #1]
 8006a42:	f88d 0006 	strb.w	r0, [sp, #6]
 8006a46:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a48:	1c80      	adds	r0, r0, #2
 8006a4a:	f000 fb3a 	bl	80070c2 <pletoh16>
 8006a4e:	f8ad 0008 	strh.w	r0, [sp, #8]
 8006a52:	79e8      	ldrb	r0, [r5, #7]
 8006a54:	2802      	cmp	r0, #2
 8006a56:	d116      	bne.n	8006a86 <??zcl_level_server_handle_command_20>
 8006a58:	4640      	mov	r0, r8
 8006a5a:	b280      	uxth	r0, r0
 8006a5c:	2806      	cmp	r0, #6
 8006a5e:	db07      	blt.n	8006a70 <??zcl_level_server_handle_command_21>
 8006a60:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a62:	7900      	ldrb	r0, [r0, #4]
 8006a64:	f88d 000a 	strb.w	r0, [sp, #10]
 8006a68:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006a6a:	7940      	ldrb	r0, [r0, #5]
 8006a6c:	f88d 000b 	strb.w	r0, [sp, #11]

08006a70 <??zcl_level_server_handle_command_21>:
 8006a70:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8006a74:	f89d 100a 	ldrb.w	r1, [sp, #10]
 8006a78:	0020      	movs	r0, r4
 8006a7a:	f7ff fe9d 	bl	80067b8 <zcl_level_options_cmd_allow>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d101      	bne.n	8006a86 <??zcl_level_server_handle_command_20>
 8006a82:	2070      	movs	r0, #112	@ 0x70
 8006a84:	e03f      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a86 <??zcl_level_server_handle_command_20>:
 8006a86:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006a88:	aa08      	add	r2, sp, #32
 8006a8a:	a901      	add	r1, sp, #4
 8006a8c:	0020      	movs	r0, r4
 8006a8e:	f8d7 c078 	ldr.w	ip, [r7, #120]	@ 0x78
 8006a92:	47e0      	blx	ip
 8006a94:	e037      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006a96 <??zcl_level_server_handle_command_5>:
 8006a96:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d101      	bne.n	8006aa0 <??zcl_level_server_handle_command_22>
 8006a9c:	2081      	movs	r0, #129	@ 0x81
 8006a9e:	e032      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006aa0 <??zcl_level_server_handle_command_22>:
 8006aa0:	f05f 0903 	movs.w	r9, #3
 8006aa4:	f05f 0a00 	movs.w	sl, #0
 8006aa8:	46eb      	mov	fp, sp
 8006aaa:	4652      	mov	r2, sl
 8006aac:	4649      	mov	r1, r9
 8006aae:	4658      	mov	r0, fp
 8006ab0:	f001 f932 	bl	8007d18 <__aeabi_memset>
 8006ab4:	79e8      	ldrb	r0, [r5, #7]
 8006ab6:	2807      	cmp	r0, #7
 8006ab8:	d102      	bne.n	8006ac0 <??zcl_level_server_handle_command_23>
 8006aba:	2001      	movs	r0, #1
 8006abc:	f88d 0000 	strb.w	r0, [sp]

08006ac0 <??zcl_level_server_handle_command_23>:
 8006ac0:	79e8      	ldrb	r0, [r5, #7]
 8006ac2:	2803      	cmp	r0, #3
 8006ac4:	d116      	bne.n	8006af4 <??zcl_level_server_handle_command_24>
 8006ac6:	4640      	mov	r0, r8
 8006ac8:	b280      	uxth	r0, r0
 8006aca:	2802      	cmp	r0, #2
 8006acc:	db07      	blt.n	8006ade <??zcl_level_server_handle_command_25>
 8006ace:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006ad0:	7800      	ldrb	r0, [r0, #0]
 8006ad2:	f88d 0001 	strb.w	r0, [sp, #1]
 8006ad6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8006ad8:	7840      	ldrb	r0, [r0, #1]
 8006ada:	f88d 0002 	strb.w	r0, [sp, #2]

08006ade <??zcl_level_server_handle_command_25>:
 8006ade:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8006ae2:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8006ae6:	0020      	movs	r0, r4
 8006ae8:	f7ff fe66 	bl	80067b8 <zcl_level_options_cmd_allow>
 8006aec:	2800      	cmp	r0, #0
 8006aee:	d101      	bne.n	8006af4 <??zcl_level_server_handle_command_24>
 8006af0:	2070      	movs	r0, #112	@ 0x70
 8006af2:	e008      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006af4 <??zcl_level_server_handle_command_24>:
 8006af4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006af6:	aa08      	add	r2, sp, #32
 8006af8:	4669      	mov	r1, sp
 8006afa:	0020      	movs	r0, r4
 8006afc:	f8d7 c07c 	ldr.w	ip, [r7, #124]	@ 0x7c
 8006b00:	47e0      	blx	ip
 8006b02:	e000      	b.n	8006b06 <??zcl_level_server_handle_command_1>

08006b04 <??zcl_level_server_handle_command_6>:
 8006b04:	2081      	movs	r0, #129	@ 0x81

08006b06 <??zcl_level_server_handle_command_1>:
 8006b06:	b00f      	add	sp, #60	@ 0x3c
 8006b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b0c <ZbZclOnOffServerAlloc>:
 8006b0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b10:	0006      	movs	r6, r0
 8006b12:	000f      	movs	r7, r1
 8006b14:	0014      	movs	r4, r2
 8006b16:	4698      	mov	r8, r3
 8006b18:	2000      	movs	r0, #0
 8006b1a:	9000      	str	r0, [sp, #0]
 8006b1c:	003b      	movs	r3, r7
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	2206      	movs	r2, #6
 8006b22:	2180      	movs	r1, #128	@ 0x80
 8006b24:	0030      	movs	r0, r6
 8006b26:	f7fd f938 	bl	8003d9a <ZbZclClusterAlloc>
 8006b2a:	0005      	movs	r5, r0
 8006b2c:	2d00      	cmp	r5, #0
 8006b2e:	d101      	bne.n	8006b34 <??ZbZclOnOffServerAlloc_0>
 8006b30:	2000      	movs	r0, #0
 8006b32:	e041      	b.n	8006bb8 <??ZbZclOnOffServerAlloc_1>

08006b34 <??ZbZclOnOffServerAlloc_0>:
 8006b34:	2c00      	cmp	r4, #0
 8006b36:	d00a      	beq.n	8006b4e <??ZbZclOnOffServerAlloc_2>
 8006b38:	f05f 090c 	movs.w	r9, #12
 8006b3c:	46a2      	mov	sl, r4
 8006b3e:	f115 0b6c 	adds.w	fp, r5, #108	@ 0x6c
 8006b42:	464a      	mov	r2, r9
 8006b44:	4651      	mov	r1, sl
 8006b46:	4658      	mov	r0, fp
 8006b48:	f010 fd1d 	bl	8017586 <__aeabi_memcpy>
 8006b4c:	e00a      	b.n	8006b64 <??ZbZclOnOffServerAlloc_3>

08006b4e <??ZbZclOnOffServerAlloc_2>:
 8006b4e:	f05f 090c 	movs.w	r9, #12
 8006b52:	f05f 0a00 	movs.w	sl, #0
 8006b56:	f115 0b6c 	adds.w	fp, r5, #108	@ 0x6c
 8006b5a:	4652      	mov	r2, sl
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	4658      	mov	r0, fp
 8006b60:	f001 f8da 	bl	8007d18 <__aeabi_memset>

08006b64 <??ZbZclOnOffServerAlloc_3>:
 8006b64:	2201      	movs	r2, #1
 8006b66:	2300      	movs	r3, #0
 8006b68:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006b6c:	0028      	movs	r0, r5
 8006b6e:	f7fa ff78 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006b72:	f20f 004d 	addw	r0, pc, #77	@ 0x4d
 8006b76:	6628      	str	r0, [r5, #96]	@ 0x60
 8006b78:	f20f 0089 	addw	r0, pc, #137	@ 0x89
 8006b7c:	6668      	str	r0, [r5, #100]	@ 0x64
 8006b7e:	f20f 00c1 	addw	r0, pc, #193	@ 0xc1
 8006b82:	65a8      	str	r0, [r5, #88]	@ 0x58
 8006b84:	2201      	movs	r2, #1
 8006b86:	490d      	ldr	r1, [pc, #52]	@ (8006bbc <??DataTable0>)
 8006b88:	0028      	movs	r0, r5
 8006b8a:	f7fb f881 	bl	8001c90 <ZbZclAttrAppendList>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	d004      	beq.n	8006b9c <??ZbZclOnOffServerAlloc_4>
 8006b92:	0028      	movs	r0, r5
 8006b94:	f7fd f9c3 	bl	8003f1e <ZbZclClusterFree>
 8006b98:	2000      	movs	r0, #0
 8006b9a:	e00d      	b.n	8006bb8 <??ZbZclOnOffServerAlloc_1>

08006b9c <??ZbZclOnOffServerAlloc_4>:
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	0028      	movs	r0, r5
 8006ba4:	f7fa ff5d 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006ba8:	4641      	mov	r1, r8
 8006baa:	0028      	movs	r0, r5
 8006bac:	f7fc ff68 	bl	8003a80 <ZbZclClusterSetCallbackArg>
 8006bb0:	0028      	movs	r0, r5
 8006bb2:	f7fd f982 	bl	8003eba <ZbZclClusterAttach>
 8006bb6:	0028      	movs	r0, r5

08006bb8 <??ZbZclOnOffServerAlloc_1>:
 8006bb8:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006bbc <??DataTable0>:
 8006bbc:	9c40 0801                                   @...

08006bc0 <onOffServerGetSceneData>:
 8006bc0:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8006bc2:	0004      	movs	r4, r0
 8006bc4:	000d      	movs	r5, r1
 8006bc6:	0016      	movs	r6, r2
 8006bc8:	2703      	movs	r7, #3
 8006bca:	2000      	movs	r0, #0
 8006bcc:	9001      	str	r0, [sp, #4]
 8006bce:	2001      	movs	r0, #1
 8006bd0:	9000      	str	r0, [sp, #0]
 8006bd2:	ab02      	add	r3, sp, #8
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	0020      	movs	r0, r4
 8006bda:	f7f9 fc04 	bl	80003e6 <ZbZclAttrRead>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	d001      	beq.n	8006be6 <??onOffServerGetSceneData_0>
 8006be2:	2000      	movs	r0, #0
 8006be4:	e00d      	b.n	8006c02 <??onOffServerGetSceneData_1>

08006be6 <??onOffServerGetSceneData_0>:
 8006be6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8006bea:	0039      	movs	r1, r7
 8006bec:	b2c9      	uxtb	r1, r1
 8006bee:	5468      	strb	r0, [r5, r1]
 8006bf0:	1c7f      	adds	r7, r7, #1
 8006bf2:	89a1      	ldrh	r1, [r4, #12]
 8006bf4:	0028      	movs	r0, r5
 8006bf6:	f000 fab0 	bl	800715a <putle16>
 8006bfa:	1ef8      	subs	r0, r7, #3
 8006bfc:	70a8      	strb	r0, [r5, #2]
 8006bfe:	0038      	movs	r0, r7
 8006c00:	b2c0      	uxtb	r0, r0

08006c02 <??onOffServerGetSceneData_1>:
 8006c02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08006c04 <onOffServerSetSceneData>:
 8006c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c08:	0007      	movs	r7, r0
 8006c0a:	000c      	movs	r4, r1
 8006c0c:	0015      	movs	r5, r2
 8006c0e:	001e      	movs	r6, r3
 8006c10:	0028      	movs	r0, r5
 8006c12:	b2c0      	uxtb	r0, r0
 8006c14:	2801      	cmp	r0, #1
 8006c16:	d001      	beq.n	8006c1c <??onOffServerSetSceneData_0>
 8006c18:	2087      	movs	r0, #135	@ 0x87
 8006c1a:	e00f      	b.n	8006c3c <??onOffServerSetSceneData_1>

08006c1c <??onOffServerSetSceneData_0>:
 8006c1c:	7820      	ldrb	r0, [r4, #0]
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d002      	beq.n	8006c28 <??onOffServerSetSceneData_2>
 8006c22:	f05f 0801 	movs.w	r8, #1
 8006c26:	e001      	b.n	8006c2c <??onOffServerSetSceneData_3>

08006c28 <??onOffServerSetSceneData_2>:
 8006c28:	f05f 0800 	movs.w	r8, #0

08006c2c <??onOffServerSetSceneData_3>:
 8006c2c:	4642      	mov	r2, r8
 8006c2e:	b2d2      	uxtb	r2, r2
 8006c30:	2300      	movs	r3, #0
 8006c32:	2100      	movs	r1, #0
 8006c34:	0038      	movs	r0, r7
 8006c36:	f7fa ff14 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006c3a:	2000      	movs	r0, #0

08006c3c <??onOffServerSetSceneData_1>:
 8006c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006c40 <onOffServerCommand>:
 8006c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c44:	b08a      	sub	sp, #40	@ 0x28
 8006c46:	4680      	mov	r8, r0
 8006c48:	000c      	movs	r4, r1
 8006c4a:	0015      	movs	r5, r2
 8006c4c:	4646      	mov	r6, r8
 8006c4e:	27ff      	movs	r7, #255	@ 0xff
 8006c50:	f05f 0918 	movs.w	r9, #24
 8006c54:	f05f 0a00 	movs.w	sl, #0
 8006c58:	f10d 0b10 	add.w	fp, sp, #16
 8006c5c:	4652      	mov	r2, sl
 8006c5e:	4649      	mov	r1, r9
 8006c60:	4658      	mov	r0, fp
 8006c62:	f001 f859 	bl	8007d18 <__aeabi_memset>
 8006c66:	a804      	add	r0, sp, #16
 8006c68:	f115 0110 	adds.w	r1, r5, #16
 8006c6c:	2210      	movs	r2, #16
 8006c6e:	f010 fc8a 	bl	8017586 <__aeabi_memcpy>
 8006c72:	79a0      	ldrb	r0, [r4, #6]
 8006c74:	f88d 0020 	strb.w	r0, [sp, #32]
 8006c78:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8006c7c:	f7fc fff5 	bl	8003c6a <ZbZclTxOptsFromSecurityStatus>
 8006c80:	f8ad 0022 	strh.w	r0, [sp, #34]	@ 0x22
 8006c84:	79e0      	ldrb	r0, [r4, #7]
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d003      	beq.n	8006c92 <??onOffServerCommand_0>
 8006c8a:	2802      	cmp	r0, #2
 8006c8c:	d025      	beq.n	8006cda <??onOffServerCommand_1>
 8006c8e:	d312      	bcc.n	8006cb6 <??onOffServerCommand_2>
 8006c90:	e050      	b.n	8006d34 <??onOffServerCommand_3>

08006c92 <??onOffServerCommand_0>:
 8006c92:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d007      	beq.n	8006ca8 <??onOffServerCommand_4>
 8006c98:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8006c9c:	a904      	add	r1, sp, #16
 8006c9e:	4640      	mov	r0, r8
 8006ca0:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
 8006ca2:	4798      	blx	r3
 8006ca4:	0007      	movs	r7, r0
 8006ca6:	e005      	b.n	8006cb4 <??onOffServerCommand_5>

08006ca8 <??onOffServerCommand_4>:
 8006ca8:	2200      	movs	r2, #0
 8006caa:	2300      	movs	r3, #0
 8006cac:	2100      	movs	r1, #0
 8006cae:	4640      	mov	r0, r8
 8006cb0:	f7fa fed7 	bl	8001a62 <ZbZclAttrIntegerWrite>

08006cb4 <??onOffServerCommand_5>:
 8006cb4:	e040      	b.n	8006d38 <??onOffServerCommand_6>

08006cb6 <??onOffServerCommand_2>:
 8006cb6:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d007      	beq.n	8006ccc <??onOffServerCommand_7>
 8006cbc:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8006cc0:	a904      	add	r1, sp, #16
 8006cc2:	4640      	mov	r0, r8
 8006cc4:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8006cc6:	4798      	blx	r3
 8006cc8:	0007      	movs	r7, r0
 8006cca:	e005      	b.n	8006cd8 <??onOffServerCommand_8>

08006ccc <??onOffServerCommand_7>:
 8006ccc:	2201      	movs	r2, #1
 8006cce:	2300      	movs	r3, #0
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	4640      	mov	r0, r8
 8006cd4:	f7fa fec5 	bl	8001a62 <ZbZclAttrIntegerWrite>

08006cd8 <??onOffServerCommand_8>:
 8006cd8:	e02e      	b.n	8006d38 <??onOffServerCommand_6>

08006cda <??onOffServerCommand_1>:
 8006cda:	6f70      	ldr	r0, [r6, #116]	@ 0x74
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	d007      	beq.n	8006cf0 <??onOffServerCommand_9>
 8006ce0:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8006ce4:	a904      	add	r1, sp, #16
 8006ce6:	4640      	mov	r0, r8
 8006ce8:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8006cea:	4798      	blx	r3
 8006cec:	0007      	movs	r7, r0
 8006cee:	e020      	b.n	8006d32 <??onOffServerCommand_10>

08006cf0 <??onOffServerCommand_9>:
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	9001      	str	r0, [sp, #4]
 8006cf4:	2001      	movs	r0, #1
 8006cf6:	9000      	str	r0, [sp, #0]
 8006cf8:	ab02      	add	r3, sp, #8
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	4640      	mov	r0, r8
 8006d00:	f7f9 fb71 	bl	80003e6 <ZbZclAttrRead>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	d002      	beq.n	8006d0e <??onOffServerCommand_11>
 8006d08:	2086      	movs	r0, #134	@ 0x86
 8006d0a:	0007      	movs	r7, r0
 8006d0c:	e014      	b.n	8006d38 <??onOffServerCommand_6>

08006d0e <??onOffServerCommand_11>:
 8006d0e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8006d12:	2800      	cmp	r0, #0
 8006d14:	d003      	beq.n	8006d1e <??onOffServerCommand_12>
 8006d16:	2000      	movs	r0, #0
 8006d18:	f88d 0008 	strb.w	r0, [sp, #8]
 8006d1c:	e002      	b.n	8006d24 <??onOffServerCommand_13>

08006d1e <??onOffServerCommand_12>:
 8006d1e:	2001      	movs	r0, #1
 8006d20:	f88d 0008 	strb.w	r0, [sp, #8]

08006d24 <??onOffServerCommand_13>:
 8006d24:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8006d28:	2300      	movs	r3, #0
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	4640      	mov	r0, r8
 8006d2e:	f7fa fe98 	bl	8001a62 <ZbZclAttrIntegerWrite>

08006d32 <??onOffServerCommand_10>:
 8006d32:	e001      	b.n	8006d38 <??onOffServerCommand_6>

08006d34 <??onOffServerCommand_3>:
 8006d34:	2081      	movs	r0, #129	@ 0x81
 8006d36:	0007      	movs	r7, r0

08006d38 <??onOffServerCommand_6>:
 8006d38:	0038      	movs	r0, r7
 8006d3a:	b2c0      	uxtb	r0, r0
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d106      	bne.n	8006d4e <??onOffServerCommand_14>
 8006d40:	6ff0      	ldr	r0, [r6, #124]	@ 0x7c
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d003      	beq.n	8006d4e <??onOffServerCommand_14>
 8006d46:	79e1      	ldrb	r1, [r4, #7]
 8006d48:	6fb0      	ldr	r0, [r6, #120]	@ 0x78
 8006d4a:	6ff2      	ldr	r2, [r6, #124]	@ 0x7c
 8006d4c:	4790      	blx	r2

08006d4e <??onOffServerCommand_14>:
 8006d4e:	0038      	movs	r0, r7
 8006d50:	b2c0      	uxtb	r0, r0
 8006d52:	b00b      	add	sp, #44	@ 0x2c
 8006d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d58 <ZbZclOnOffServerSetLevelControlCallback>:
 8006d58:	0003      	movs	r3, r0
 8006d5a:	6799      	str	r1, [r3, #120]	@ 0x78
 8006d5c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8006d5e:	4770      	bx	lr

08006d60 <zcl_attr_cb>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	0004      	movs	r4, r0
 8006d66:	000d      	movs	r5, r1
 8006d68:	7928      	ldrb	r0, [r5, #4]
 8006d6a:	2801      	cmp	r0, #1
 8006d6c:	d10f      	bne.n	8006d8e <??zcl_attr_cb_0>
 8006d6e:	69e8      	ldr	r0, [r5, #28]
 8006d70:	9003      	str	r0, [sp, #12]
 8006d72:	8a28      	ldrh	r0, [r5, #16]
 8006d74:	9002      	str	r0, [sp, #8]
 8006d76:	6968      	ldr	r0, [r5, #20]
 8006d78:	9001      	str	r0, [sp, #4]
 8006d7a:	68e8      	ldr	r0, [r5, #12]
 8006d7c:	9000      	str	r0, [sp, #0]
 8006d7e:	68ab      	ldr	r3, [r5, #8]
 8006d80:	6828      	ldr	r0, [r5, #0]
 8006d82:	8802      	ldrh	r2, [r0, #0]
 8006d84:	69a9      	ldr	r1, [r5, #24]
 8006d86:	0020      	movs	r0, r4
 8006d88:	f000 f882 	bl	8006e90 <zcl_attr_write_cb>
 8006d8c:	e000      	b.n	8006d90 <??zcl_attr_cb_1>

08006d8e <??zcl_attr_cb_0>:
 8006d8e:	2001      	movs	r0, #1

08006d90 <??zcl_attr_cb_1>:
 8006d90:	b005      	add	sp, #20
 8006d92:	bd30      	pop	{r4, r5, pc}

08006d94 <ZbZclTempMeasServerAlloc>:
 8006d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d98:	4681      	mov	r9, r0
 8006d9a:	000e      	movs	r6, r1
 8006d9c:	0017      	movs	r7, r2
 8006d9e:	4698      	mov	r8, r3
 8006da0:	9d08      	ldr	r5, [sp, #32]
 8006da2:	2000      	movs	r0, #0
 8006da4:	9000      	str	r0, [sp, #0]
 8006da6:	0033      	movs	r3, r6
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	f240 4202 	movw	r2, #1026	@ 0x402
 8006dae:	2180      	movs	r1, #128	@ 0x80
 8006db0:	4648      	mov	r0, r9
 8006db2:	f7fc fff2 	bl	8003d9a <ZbZclClusterAlloc>
 8006db6:	0004      	movs	r4, r0
 8006db8:	2c00      	cmp	r4, #0
 8006dba:	d101      	bne.n	8006dc0 <??ZbZclTempMeasServerAlloc_0>
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	e03a      	b.n	8006e36 <??ZbZclTempMeasServerAlloc_1>

08006dc0 <??ZbZclTempMeasServerAlloc_0>:
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006dc8:	0020      	movs	r0, r4
 8006dca:	f7fa fe4a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006dce:	0038      	movs	r0, r7
 8006dd0:	b200      	sxth	r0, r0
 8006dd2:	17c1      	asrs	r1, r0, #31
 8006dd4:	e9c4 011c 	strd	r0, r1, [r4, #112]	@ 0x70
 8006dd8:	f8a4 8078 	strh.w	r8, [r4, #120]	@ 0x78
 8006ddc:	f8a4 507a 	strh.w	r5, [r4, #122]	@ 0x7a
 8006de0:	2204      	movs	r2, #4
 8006de2:	4929      	ldr	r1, [pc, #164]	@ (8006e88 <??DataTable2>)
 8006de4:	0020      	movs	r0, r4
 8006de6:	f7fa ff53 	bl	8001c90 <ZbZclAttrAppendList>
 8006dea:	2800      	cmp	r0, #0
 8006dec:	d004      	beq.n	8006df8 <??ZbZclTempMeasServerAlloc_2>
 8006dee:	0020      	movs	r0, r4
 8006df0:	f7fd f895 	bl	8003f1e <ZbZclClusterFree>
 8006df4:	2000      	movs	r0, #0
 8006df6:	e01e      	b.n	8006e36 <??ZbZclTempMeasServerAlloc_1>

08006df8 <??ZbZclTempMeasServerAlloc_2>:
 8006df8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	2100      	movs	r1, #0
 8006e00:	0020      	movs	r0, r4
 8006e02:	f7fa fe2e 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e06:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	@ 0x70
 8006e0a:	2101      	movs	r1, #1
 8006e0c:	0020      	movs	r0, r4
 8006e0e:	f7fa fe28 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e12:	f9b4 2078 	ldrsh.w	r2, [r4, #120]	@ 0x78
 8006e16:	17d3      	asrs	r3, r2, #31
 8006e18:	2102      	movs	r1, #2
 8006e1a:	0020      	movs	r0, r4
 8006e1c:	f7fa fe21 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e20:	f8b4 207a 	ldrh.w	r2, [r4, #122]	@ 0x7a
 8006e24:	2300      	movs	r3, #0
 8006e26:	2103      	movs	r1, #3
 8006e28:	0020      	movs	r0, r4
 8006e2a:	f7fa fe1a 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006e2e:	0020      	movs	r0, r4
 8006e30:	f7fd f843 	bl	8003eba <ZbZclClusterAttach>
 8006e34:	0020      	movs	r0, r4

08006e36 <??ZbZclTempMeasServerAlloc_1>:
 8006e36:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08006e3a <zcl_meas_temp_server_range_check>:
 8006e3a:	b410      	push	{r4}
 8006e3c:	0003      	movs	r3, r0
 8006e3e:	0018      	movs	r0, r3
 8006e40:	4c12      	ldr	r4, [pc, #72]	@ (8006e8c <??DataTable2_1>)
 8006e42:	b200      	sxth	r0, r0
 8006e44:	42a0      	cmp	r0, r4
 8006e46:	d101      	bne.n	8006e4c <??zcl_meas_temp_server_range_check_0>
 8006e48:	2001      	movs	r0, #1
 8006e4a:	e01a      	b.n	8006e82 <??zcl_meas_temp_server_range_check_1>

08006e4c <??zcl_meas_temp_server_range_check_0>:
 8006e4c:	0018      	movs	r0, r3
 8006e4e:	000c      	movs	r4, r1
 8006e50:	b200      	sxth	r0, r0
 8006e52:	b224      	sxth	r4, r4
 8006e54:	42a0      	cmp	r0, r4
 8006e56:	da06      	bge.n	8006e66 <??zcl_meas_temp_server_range_check_2>
 8006e58:	0008      	movs	r0, r1
 8006e5a:	b200      	sxth	r0, r0
 8006e5c:	f510 4f00 	cmn.w	r0, #32768	@ 0x8000
 8006e60:	d001      	beq.n	8006e66 <??zcl_meas_temp_server_range_check_2>
 8006e62:	2000      	movs	r0, #0
 8006e64:	e00d      	b.n	8006e82 <??zcl_meas_temp_server_range_check_1>

08006e66 <??zcl_meas_temp_server_range_check_2>:
 8006e66:	0010      	movs	r0, r2
 8006e68:	001c      	movs	r4, r3
 8006e6a:	b200      	sxth	r0, r0
 8006e6c:	b224      	sxth	r4, r4
 8006e6e:	42a0      	cmp	r0, r4
 8006e70:	da06      	bge.n	8006e80 <??zcl_meas_temp_server_range_check_3>
 8006e72:	0010      	movs	r0, r2
 8006e74:	b200      	sxth	r0, r0
 8006e76:	f510 4f00 	cmn.w	r0, #32768	@ 0x8000
 8006e7a:	d001      	beq.n	8006e80 <??zcl_meas_temp_server_range_check_3>
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	e000      	b.n	8006e82 <??zcl_meas_temp_server_range_check_1>

08006e80 <??zcl_meas_temp_server_range_check_3>:
 8006e80:	2001      	movs	r0, #1

08006e82 <??zcl_meas_temp_server_range_check_1>:
 8006e82:	bc10      	pop	{r4}
 8006e84:	4770      	bx	lr
	...

08006e88 <??DataTable2>:
 8006e88:	9c68 0801                                   h...

08006e8c <??DataTable2_1>:
 8006e8c:	8000 ffff                                   ....

08006e90 <zcl_attr_write_cb>:
 8006e90:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e94:	b081      	sub	sp, #4
 8006e96:	0005      	movs	r5, r0
 8006e98:	0016      	movs	r6, r2
 8006e9a:	001f      	movs	r7, r3
 8006e9c:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
 8006ea0:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8006ea2:	0030      	movs	r0, r6
 8006ea4:	b280      	uxth	r0, r0
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	d125      	bne.n	8006ef6 <??zcl_attr_write_cb_0>
 8006eaa:	0038      	movs	r0, r7
 8006eac:	f000 f909 	bl	80070c2 <pletoh16>
 8006eb0:	4681      	mov	r9, r0
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	2101      	movs	r1, #1
 8006eb8:	0028      	movs	r0, r5
 8006eba:	f7fa fd85 	bl	80019c8 <ZbZclAttrIntegerRead>
 8006ebe:	f8ad 0000 	strh.w	r0, [sp]
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	2102      	movs	r1, #2
 8006ec8:	0028      	movs	r0, r5
 8006eca:	f7fa fd7d 	bl	80019c8 <ZbZclAttrIntegerRead>
 8006ece:	4682      	mov	sl, r0
 8006ed0:	4652      	mov	r2, sl
 8006ed2:	b212      	sxth	r2, r2
 8006ed4:	f9bd 1000 	ldrsh.w	r1, [sp]
 8006ed8:	4648      	mov	r0, r9
 8006eda:	b200      	sxth	r0, r0
 8006edc:	f7ff ffad 	bl	8006e3a <zcl_meas_temp_server_range_check>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d101      	bne.n	8006ee8 <??zcl_attr_write_cb_1>
 8006ee4:	2087      	movs	r0, #135	@ 0x87
 8006ee6:	e012      	b.n	8006f0e <??zcl_attr_write_cb_2>

08006ee8 <??zcl_attr_write_cb_1>:
 8006ee8:	f05f 0b02 	movs.w	fp, #2
 8006eec:	0020      	movs	r0, r4
 8006eee:	b280      	uxth	r0, r0
 8006ef0:	07c0      	lsls	r0, r0, #31
 8006ef2:	d40b      	bmi.n	8006f0c <??zcl_attr_write_cb_3>
 8006ef4:	e001      	b.n	8006efa <??zcl_attr_write_cb_4>

08006ef6 <??zcl_attr_write_cb_0>:
 8006ef6:	2086      	movs	r0, #134	@ 0x86
 8006ef8:	e009      	b.n	8006f0e <??zcl_attr_write_cb_2>

08006efa <??zcl_attr_write_cb_4>:
 8006efa:	f8cd b000 	str.w	fp, [sp]
 8006efe:	46b9      	mov	r9, r7
 8006f00:	46c2      	mov	sl, r8
 8006f02:	9a00      	ldr	r2, [sp, #0]
 8006f04:	4649      	mov	r1, r9
 8006f06:	4650      	mov	r0, sl
 8006f08:	f010 fb3d 	bl	8017586 <__aeabi_memcpy>

08006f0c <??zcl_attr_write_cb_3>:
 8006f0c:	2000      	movs	r0, #0

08006f0e <??zcl_attr_write_cb_2>:
 8006f0e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006f14 <zcl_attr_cb>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	0004      	movs	r4, r0
 8006f1a:	000d      	movs	r5, r1
 8006f1c:	7928      	ldrb	r0, [r5, #4]
 8006f1e:	2801      	cmp	r0, #1
 8006f20:	d10f      	bne.n	8006f42 <??zcl_attr_cb_0>
 8006f22:	69e8      	ldr	r0, [r5, #28]
 8006f24:	9003      	str	r0, [sp, #12]
 8006f26:	8a28      	ldrh	r0, [r5, #16]
 8006f28:	9002      	str	r0, [sp, #8]
 8006f2a:	6968      	ldr	r0, [r5, #20]
 8006f2c:	9001      	str	r0, [sp, #4]
 8006f2e:	68e8      	ldr	r0, [r5, #12]
 8006f30:	9000      	str	r0, [sp, #0]
 8006f32:	68ab      	ldr	r3, [r5, #8]
 8006f34:	6828      	ldr	r0, [r5, #0]
 8006f36:	8802      	ldrh	r2, [r0, #0]
 8006f38:	69a9      	ldr	r1, [r5, #24]
 8006f3a:	0020      	movs	r0, r4
 8006f3c:	f000 f862 	bl	8007004 <zcl_attr_write_cb>
 8006f40:	e000      	b.n	8006f44 <??zcl_attr_cb_1>

08006f42 <??zcl_attr_cb_0>:
 8006f42:	2001      	movs	r0, #1

08006f44 <??zcl_attr_cb_1>:
 8006f44:	b005      	add	sp, #20
 8006f46:	bd30      	pop	{r4, r5, pc}

08006f48 <ZbZclWaterContentMeasServerAlloc>:
 8006f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f4c:	0006      	movs	r6, r0
 8006f4e:	000f      	movs	r7, r1
 8006f50:	4690      	mov	r8, r2
 8006f52:	4699      	mov	r9, r3
 8006f54:	9d08      	ldr	r5, [sp, #32]
 8006f56:	4640      	mov	r0, r8
 8006f58:	b280      	uxth	r0, r0
 8006f5a:	f240 4105 	movw	r1, #1029	@ 0x405
 8006f5e:	4288      	cmp	r0, r1
 8006f60:	d00c      	beq.n	8006f7c <??ZbZclWaterContentMeasServerAlloc_0>
 8006f62:	4640      	mov	r0, r8
 8006f64:	b280      	uxth	r0, r0
 8006f66:	f240 4107 	movw	r1, #1031	@ 0x407
 8006f6a:	4288      	cmp	r0, r1
 8006f6c:	d006      	beq.n	8006f7c <??ZbZclWaterContentMeasServerAlloc_0>
 8006f6e:	4640      	mov	r0, r8
 8006f70:	b280      	uxth	r0, r0
 8006f72:	f5b0 6f81 	cmp.w	r0, #1032	@ 0x408
 8006f76:	d001      	beq.n	8006f7c <??ZbZclWaterContentMeasServerAlloc_0>
 8006f78:	2000      	movs	r0, #0
 8006f7a:	e03e      	b.n	8006ffa <??ZbZclWaterContentMeasServerAlloc_1>

08006f7c <??ZbZclWaterContentMeasServerAlloc_0>:
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	9000      	str	r0, [sp, #0]
 8006f80:	003b      	movs	r3, r7
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	4642      	mov	r2, r8
 8006f86:	b292      	uxth	r2, r2
 8006f88:	2170      	movs	r1, #112	@ 0x70
 8006f8a:	0030      	movs	r0, r6
 8006f8c:	f7fc ff05 	bl	8003d9a <ZbZclClusterAlloc>
 8006f90:	0004      	movs	r4, r0
 8006f92:	2c00      	cmp	r4, #0
 8006f94:	d101      	bne.n	8006f9a <??ZbZclWaterContentMeasServerAlloc_2>
 8006f96:	2000      	movs	r0, #0
 8006f98:	e02f      	b.n	8006ffa <??ZbZclWaterContentMeasServerAlloc_1>

08006f9a <??ZbZclWaterContentMeasServerAlloc_2>:
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8006fa2:	0020      	movs	r0, r4
 8006fa4:	f7fa fd5d 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006fa8:	f8a4 906c 	strh.w	r9, [r4, #108]	@ 0x6c
 8006fac:	f8a4 506e 	strh.w	r5, [r4, #110]	@ 0x6e
 8006fb0:	2203      	movs	r2, #3
 8006fb2:	4913      	ldr	r1, [pc, #76]	@ (8007000 <??DataTable1>)
 8006fb4:	0020      	movs	r0, r4
 8006fb6:	f7fa fe6b 	bl	8001c90 <ZbZclAttrAppendList>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	d004      	beq.n	8006fc8 <??ZbZclWaterContentMeasServerAlloc_3>
 8006fbe:	0020      	movs	r0, r4
 8006fc0:	f7fc ffad 	bl	8003f1e <ZbZclClusterFree>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	e018      	b.n	8006ffa <??ZbZclWaterContentMeasServerAlloc_1>

08006fc8 <??ZbZclWaterContentMeasServerAlloc_3>:
 8006fc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006fcc:	2300      	movs	r3, #0
 8006fce:	2100      	movs	r1, #0
 8006fd0:	0020      	movs	r0, r4
 8006fd2:	f7fa fd46 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006fd6:	f8b4 206c 	ldrh.w	r2, [r4, #108]	@ 0x6c
 8006fda:	2300      	movs	r3, #0
 8006fdc:	2101      	movs	r1, #1
 8006fde:	0020      	movs	r0, r4
 8006fe0:	f7fa fd3f 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006fe4:	f8b4 206e 	ldrh.w	r2, [r4, #110]	@ 0x6e
 8006fe8:	2300      	movs	r3, #0
 8006fea:	2102      	movs	r1, #2
 8006fec:	0020      	movs	r0, r4
 8006fee:	f7fa fd38 	bl	8001a62 <ZbZclAttrIntegerWrite>
 8006ff2:	0020      	movs	r0, r4
 8006ff4:	f7fc ff61 	bl	8003eba <ZbZclClusterAttach>
 8006ff8:	0020      	movs	r0, r4

08006ffa <??ZbZclWaterContentMeasServerAlloc_1>:
 8006ffa:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

08007000 <??DataTable1>:
 8007000:	9d08 0801                                   ....

08007004 <zcl_attr_write_cb>:
 8007004:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007008:	b083      	sub	sp, #12
 800700a:	0005      	movs	r5, r0
 800700c:	001e      	movs	r6, r3
 800700e:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 8007010:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8007012:	f8bd 0010 	ldrh.w	r0, [sp, #16]
 8007016:	2800      	cmp	r0, #0
 8007018:	d136      	bne.n	8007088 <??zcl_attr_write_cb_0>
 800701a:	0030      	movs	r0, r6
 800701c:	f000 f851 	bl	80070c2 <pletoh16>
 8007020:	4680      	mov	r8, r0
 8007022:	2300      	movs	r3, #0
 8007024:	2200      	movs	r2, #0
 8007026:	2101      	movs	r1, #1
 8007028:	0028      	movs	r0, r5
 800702a:	f7fa fccd 	bl	80019c8 <ZbZclAttrIntegerRead>
 800702e:	f8ad 0000 	strh.w	r0, [sp]
 8007032:	2300      	movs	r3, #0
 8007034:	2200      	movs	r2, #0
 8007036:	2102      	movs	r1, #2
 8007038:	0028      	movs	r0, r5
 800703a:	f7fa fcc5 	bl	80019c8 <ZbZclAttrIntegerRead>
 800703e:	4681      	mov	r9, r0
 8007040:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007044:	f8bd 1000 	ldrh.w	r1, [sp]
 8007048:	4281      	cmp	r1, r0
 800704a:	d016      	beq.n	800707a <??zcl_attr_write_cb_1>
 800704c:	4649      	mov	r1, r9
 800704e:	0002      	movs	r2, r0
 8007050:	b289      	uxth	r1, r1
 8007052:	4291      	cmp	r1, r2
 8007054:	d011      	beq.n	800707a <??zcl_attr_write_cb_1>
 8007056:	4641      	mov	r1, r8
 8007058:	f8bd 2000 	ldrh.w	r2, [sp]
 800705c:	b289      	uxth	r1, r1
 800705e:	4291      	cmp	r1, r2
 8007060:	d305      	bcc.n	800706e <??zcl_attr_write_cb_2>
 8007062:	4649      	mov	r1, r9
 8007064:	4642      	mov	r2, r8
 8007066:	b289      	uxth	r1, r1
 8007068:	b292      	uxth	r2, r2
 800706a:	4291      	cmp	r1, r2
 800706c:	d205      	bcs.n	800707a <??zcl_attr_write_cb_1>

0800706e <??zcl_attr_write_cb_2>:
 800706e:	4641      	mov	r1, r8
 8007070:	b289      	uxth	r1, r1
 8007072:	4281      	cmp	r1, r0
 8007074:	d001      	beq.n	800707a <??zcl_attr_write_cb_1>
 8007076:	2087      	movs	r0, #135	@ 0x87
 8007078:	e012      	b.n	80070a0 <??zcl_attr_write_cb_3>

0800707a <??zcl_attr_write_cb_1>:
 800707a:	f05f 0a02 	movs.w	sl, #2
 800707e:	0020      	movs	r0, r4
 8007080:	b280      	uxth	r0, r0
 8007082:	07c0      	lsls	r0, r0, #31
 8007084:	d40b      	bmi.n	800709e <??zcl_attr_write_cb_4>
 8007086:	e001      	b.n	800708c <??zcl_attr_write_cb_5>

08007088 <??zcl_attr_write_cb_0>:
 8007088:	2086      	movs	r0, #134	@ 0x86
 800708a:	e009      	b.n	80070a0 <??zcl_attr_write_cb_3>

0800708c <??zcl_attr_write_cb_5>:
 800708c:	f8cd a008 	str.w	sl, [sp, #8]
 8007090:	9601      	str	r6, [sp, #4]
 8007092:	46bb      	mov	fp, r7
 8007094:	9a02      	ldr	r2, [sp, #8]
 8007096:	9901      	ldr	r1, [sp, #4]
 8007098:	4658      	mov	r0, fp
 800709a:	f010 fa74 	bl	8017586 <__aeabi_memcpy>

0800709e <??zcl_attr_write_cb_4>:
 800709e:	2000      	movs	r0, #0

080070a0 <??zcl_attr_write_cb_3>:
 80070a0:	b005      	add	sp, #20
 80070a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080070a6 <is_little_endian>:
 80070a6:	b081      	sub	sp, #4
 80070a8:	2001      	movs	r0, #1
 80070aa:	f8ad 0000 	strh.w	r0, [sp]
 80070ae:	4668      	mov	r0, sp
 80070b0:	7800      	ldrb	r0, [r0, #0]
 80070b2:	2801      	cmp	r0, #1
 80070b4:	d101      	bne.n	80070ba <??is_little_endian_0>
 80070b6:	2001      	movs	r0, #1
 80070b8:	e000      	b.n	80070bc <??is_little_endian_1>

080070ba <??is_little_endian_0>:
 80070ba:	2000      	movs	r0, #0

080070bc <??is_little_endian_1>:
 80070bc:	b2c0      	uxtb	r0, r0
 80070be:	b001      	add	sp, #4
 80070c0:	4770      	bx	lr

080070c2 <pletoh16>:
 80070c2:	0001      	movs	r1, r0
 80070c4:	7808      	ldrb	r0, [r1, #0]
 80070c6:	7849      	ldrb	r1, [r1, #1]
 80070c8:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 80070cc:	b280      	uxth	r0, r0
 80070ce:	4770      	bx	lr

080070d0 <pletoh24>:
 80070d0:	b510      	push	{r4, lr}
 80070d2:	0004      	movs	r4, r0
 80070d4:	0020      	movs	r0, r4
 80070d6:	f7ff fff4 	bl	80070c2 <pletoh16>
 80070da:	b280      	uxth	r0, r0
 80070dc:	78a1      	ldrb	r1, [r4, #2]
 80070de:	ea50 4001 	orrs.w	r0, r0, r1, lsl #16
 80070e2:	bd10      	pop	{r4, pc}

080070e4 <pletoh32>:
 80070e4:	b538      	push	{r3, r4, r5, lr}
 80070e6:	0004      	movs	r4, r0
 80070e8:	0020      	movs	r0, r4
 80070ea:	f7ff ffea 	bl	80070c2 <pletoh16>
 80070ee:	0005      	movs	r5, r0
 80070f0:	b2ad      	uxth	r5, r5
 80070f2:	1ca0      	adds	r0, r4, #2
 80070f4:	f7ff ffe5 	bl	80070c2 <pletoh16>
 80070f8:	ea55 4500 	orrs.w	r5, r5, r0, lsl #16
 80070fc:	0028      	movs	r0, r5
 80070fe:	bd32      	pop	{r1, r4, r5, pc}

08007100 <pletoh40>:
 8007100:	b510      	push	{r4, lr}
 8007102:	0004      	movs	r4, r0
 8007104:	0020      	movs	r0, r4
 8007106:	f7ff ffed 	bl	80070e4 <pletoh32>
 800710a:	7921      	ldrb	r1, [r4, #4]
 800710c:	bd10      	pop	{r4, pc}

0800710e <pletoh48>:
 800710e:	b510      	push	{r4, lr}
 8007110:	0004      	movs	r4, r0
 8007112:	0020      	movs	r0, r4
 8007114:	f7ff fff4 	bl	8007100 <pletoh40>
 8007118:	7962      	ldrb	r2, [r4, #5]
 800711a:	2300      	movs	r3, #0
 800711c:	0213      	lsls	r3, r2, #8
 800711e:	2200      	movs	r2, #0
 8007120:	4310      	orrs	r0, r2
 8007122:	4319      	orrs	r1, r3
 8007124:	bd10      	pop	{r4, pc}

08007126 <pletoh56>:
 8007126:	b510      	push	{r4, lr}
 8007128:	0004      	movs	r4, r0
 800712a:	0020      	movs	r0, r4
 800712c:	f7ff ffef 	bl	800710e <pletoh48>
 8007130:	79a2      	ldrb	r2, [r4, #6]
 8007132:	2300      	movs	r3, #0
 8007134:	0413      	lsls	r3, r2, #16
 8007136:	2200      	movs	r2, #0
 8007138:	4310      	orrs	r0, r2
 800713a:	4319      	orrs	r1, r3
 800713c:	bd10      	pop	{r4, pc}

0800713e <pletoh64>:
 800713e:	b538      	push	{r3, r4, r5, lr}
 8007140:	0005      	movs	r5, r0
 8007142:	0028      	movs	r0, r5
 8007144:	f7ff ffce 	bl	80070e4 <pletoh32>
 8007148:	0004      	movs	r4, r0
 800714a:	1d28      	adds	r0, r5, #4
 800714c:	f7ff ffca 	bl	80070e4 <pletoh32>
 8007150:	0003      	movs	r3, r0
 8007152:	0022      	movs	r2, r4
 8007154:	0010      	movs	r0, r2
 8007156:	0019      	movs	r1, r3
 8007158:	bd34      	pop	{r2, r4, r5, pc}

0800715a <putle16>:
 800715a:	7001      	strb	r1, [r0, #0]
 800715c:	000a      	movs	r2, r1
 800715e:	b292      	uxth	r2, r2
 8007160:	0a12      	lsrs	r2, r2, #8
 8007162:	7042      	strb	r2, [r0, #1]
 8007164:	4770      	bx	lr

08007166 <putle24>:
 8007166:	b538      	push	{r3, r4, r5, lr}
 8007168:	0004      	movs	r4, r0
 800716a:	000d      	movs	r5, r1
 800716c:	0029      	movs	r1, r5
 800716e:	b289      	uxth	r1, r1
 8007170:	0020      	movs	r0, r4
 8007172:	f7ff fff2 	bl	800715a <putle16>
 8007176:	0028      	movs	r0, r5
 8007178:	0c00      	lsrs	r0, r0, #16
 800717a:	70a0      	strb	r0, [r4, #2]
 800717c:	bd31      	pop	{r0, r4, r5, pc}

0800717e <putle32>:
 800717e:	b538      	push	{r3, r4, r5, lr}
 8007180:	0004      	movs	r4, r0
 8007182:	000d      	movs	r5, r1
 8007184:	0029      	movs	r1, r5
 8007186:	0020      	movs	r0, r4
 8007188:	f7ff ffed 	bl	8007166 <putle24>
 800718c:	0028      	movs	r0, r5
 800718e:	0e00      	lsrs	r0, r0, #24
 8007190:	70e0      	strb	r0, [r4, #3]
 8007192:	bd31      	pop	{r0, r4, r5, pc}

08007194 <putle40>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	0006      	movs	r6, r0
 8007198:	0014      	movs	r4, r2
 800719a:	001d      	movs	r5, r3
 800719c:	0021      	movs	r1, r4
 800719e:	0030      	movs	r0, r6
 80071a0:	f7ff ffed 	bl	800717e <putle32>
 80071a4:	7135      	strb	r5, [r6, #4]
 80071a6:	bd70      	pop	{r4, r5, r6, pc}

080071a8 <putle48>:
 80071a8:	b570      	push	{r4, r5, r6, lr}
 80071aa:	0006      	movs	r6, r0
 80071ac:	0014      	movs	r4, r2
 80071ae:	001d      	movs	r5, r3
 80071b0:	0022      	movs	r2, r4
 80071b2:	002b      	movs	r3, r5
 80071b4:	0030      	movs	r0, r6
 80071b6:	f7ff ffed 	bl	8007194 <putle40>
 80071ba:	0020      	movs	r0, r4
 80071bc:	0029      	movs	r1, r5
 80071be:	0a08      	lsrs	r0, r1, #8
 80071c0:	2100      	movs	r1, #0
 80071c2:	7170      	strb	r0, [r6, #5]
 80071c4:	bd70      	pop	{r4, r5, r6, pc}

080071c6 <putle56>:
 80071c6:	b570      	push	{r4, r5, r6, lr}
 80071c8:	0006      	movs	r6, r0
 80071ca:	0014      	movs	r4, r2
 80071cc:	001d      	movs	r5, r3
 80071ce:	0022      	movs	r2, r4
 80071d0:	002b      	movs	r3, r5
 80071d2:	0030      	movs	r0, r6
 80071d4:	f7ff ffe8 	bl	80071a8 <putle48>
 80071d8:	0020      	movs	r0, r4
 80071da:	0029      	movs	r1, r5
 80071dc:	0c08      	lsrs	r0, r1, #16
 80071de:	2100      	movs	r1, #0
 80071e0:	71b0      	strb	r0, [r6, #6]
 80071e2:	bd70      	pop	{r4, r5, r6, pc}

080071e4 <putle64>:
 80071e4:	b570      	push	{r4, r5, r6, lr}
 80071e6:	0006      	movs	r6, r0
 80071e8:	0014      	movs	r4, r2
 80071ea:	001d      	movs	r5, r3
 80071ec:	0022      	movs	r2, r4
 80071ee:	002b      	movs	r3, r5
 80071f0:	0030      	movs	r0, r6
 80071f2:	f7ff ffe8 	bl	80071c6 <putle56>
 80071f6:	0020      	movs	r0, r4
 80071f8:	0029      	movs	r1, r5
 80071fa:	0e08      	lsrs	r0, r1, #24
 80071fc:	2100      	movs	r1, #0
 80071fe:	71f0      	strb	r0, [r6, #7]
 8007200:	bd70      	pop	{r4, r5, r6, pc}
	...

08007204 <ZbZclAppendFloat>:
 8007204:	e92d 4ff5 	stmdb	sp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007208:	b081      	sub	sp, #4
 800720a:	ed2d 8b04 	vpush	{d8-d9}
 800720e:	b084      	sub	sp, #16
 8007210:	eeb0 8a40 	vmov.f32	s16, s0
 8007214:	eef0 8a60 	vmov.f32	s17, s1
 8007218:	000e      	movs	r6, r1
 800721a:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 800721e:	2838      	cmp	r0, #56	@ 0x38
 8007220:	d149      	bne.n	80072b6 <??ZbZclAppendFloat_0>
 8007222:	2400      	movs	r4, #0
 8007224:	2510      	movs	r5, #16
 8007226:	f07f 070e 	mvns.w	r7, #14
 800722a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800722c:	2802      	cmp	r0, #2
 800722e:	d202      	bcs.n	8007236 <??ZbZclAppendFloat_1>
 8007230:	f05f 30ff 	movs.w	r0, #4294967295
 8007234:	e120      	b.n	8007478 <??ZbZclAppendFloat_2>

08007236 <??ZbZclAppendFloat_1>:
 8007236:	003a      	movs	r2, r7
 8007238:	0029      	movs	r1, r5
 800723a:	4668      	mov	r0, sp
 800723c:	eeb0 0a48 	vmov.f32	s0, s16
 8007240:	eef0 0a68 	vmov.f32	s1, s17
 8007244:	f000 fb08 	bl	8007858 <ZbZclFloatFrexp>
 8007248:	eeb0 9a40 	vmov.f32	s18, s0
 800724c:	eef0 9a60 	vmov.f32	s19, s1
 8007250:	f8dd 8000 	ldr.w	r8, [sp]
 8007254:	ebb8 0807 	subs.w	r8, r8, r7
 8007258:	ea5f 2888 	movs.w	r8, r8, lsl #10
 800725c:	f418 48f8 	ands.w	r8, r8, #31744	@ 0x7c00
 8007260:	ec51 0b19 	vmov	r0, r1, d9
 8007264:	2200      	movs	r2, #0
 8007266:	2300      	movs	r3, #0
 8007268:	f001 fa22 	bl	80086b0 <__aeabi_cdcmpeq>
 800726c:	d210      	bcs.n	8007290 <??ZbZclAppendFloat_3>
 800726e:	ec51 0b19 	vmov	r0, r1, d9
 8007272:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8007276:	f001 fa6b 	bl	8008750 <__aeabi_d2iz>
 800727a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800727e:	fb10 f101 	smulbb	r1, r0, r1
 8007282:	0589      	lsls	r1, r1, #22
 8007284:	0d89      	lsrs	r1, r1, #22
 8007286:	ea58 0101 	orrs.w	r1, r8, r1
 800728a:	f451 4100 	orrs.w	r1, r1, #32768	@ 0x8000
 800728e:	e00b      	b.n	80072a8 <??ZbZclAppendFloat_4>

08007290 <??ZbZclAppendFloat_3>:
 8007290:	ec51 0b19 	vmov	r0, r1, d9
 8007294:	f001 fa5c 	bl	8008750 <__aeabi_d2iz>
 8007298:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800729c:	fb10 f101 	smulbb	r1, r0, r1
 80072a0:	0589      	lsls	r1, r1, #22
 80072a2:	0d89      	lsrs	r1, r1, #22
 80072a4:	ea58 0101 	orrs.w	r1, r8, r1

080072a8 <??ZbZclAppendFloat_4>:
 80072a8:	7031      	strb	r1, [r6, #0]
 80072aa:	0008      	movs	r0, r1
 80072ac:	b280      	uxth	r0, r0
 80072ae:	0a00      	lsrs	r0, r0, #8
 80072b0:	7070      	strb	r0, [r6, #1]
 80072b2:	2002      	movs	r0, #2
 80072b4:	e0e0      	b.n	8007478 <??ZbZclAppendFloat_2>

080072b6 <??ZbZclAppendFloat_0>:
 80072b6:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 80072ba:	2839      	cmp	r0, #57	@ 0x39
 80072bc:	d14e      	bne.n	800735c <??ZbZclAppendFloat_5>
 80072be:	2400      	movs	r4, #0
 80072c0:	2580      	movs	r5, #128	@ 0x80
 80072c2:	f07f 077e 	mvns.w	r7, #126	@ 0x7e
 80072c6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80072c8:	2804      	cmp	r0, #4
 80072ca:	d202      	bcs.n	80072d2 <??ZbZclAppendFloat_6>
 80072cc:	f05f 30ff 	movs.w	r0, #4294967295
 80072d0:	e0d2      	b.n	8007478 <??ZbZclAppendFloat_2>

080072d2 <??ZbZclAppendFloat_6>:
 80072d2:	003a      	movs	r2, r7
 80072d4:	0029      	movs	r1, r5
 80072d6:	4668      	mov	r0, sp
 80072d8:	eeb0 0a48 	vmov.f32	s0, s16
 80072dc:	eef0 0a68 	vmov.f32	s1, s17
 80072e0:	f000 faba 	bl	8007858 <ZbZclFloatFrexp>
 80072e4:	eeb0 9a40 	vmov.f32	s18, s0
 80072e8:	eef0 9a60 	vmov.f32	s19, s1
 80072ec:	f8dd 8000 	ldr.w	r8, [sp]
 80072f0:	ebb8 0807 	subs.w	r8, r8, r7
 80072f4:	ea5f 58c8 	movs.w	r8, r8, lsl #23
 80072f8:	f018 48ff 	ands.w	r8, r8, #2139095040	@ 0x7f800000
 80072fc:	ec51 0b19 	vmov	r0, r1, d9
 8007300:	2200      	movs	r2, #0
 8007302:	2300      	movs	r3, #0
 8007304:	f001 f9d4 	bl	80086b0 <__aeabi_cdcmpeq>
 8007308:	d210      	bcs.n	800732c <??ZbZclAppendFloat_7>
 800730a:	ec51 0b19 	vmov	r0, r1, d9
 800730e:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8007312:	f001 fa45 	bl	80087a0 <__aeabi_d2uiz>
 8007316:	0001      	movs	r1, r0
 8007318:	f45f 0000 	movs.w	r0, #8388608	@ 0x800000
 800731c:	4341      	muls	r1, r0
 800731e:	0249      	lsls	r1, r1, #9
 8007320:	0a49      	lsrs	r1, r1, #9
 8007322:	ea58 0101 	orrs.w	r1, r8, r1
 8007326:	f051 4100 	orrs.w	r1, r1, #2147483648	@ 0x80000000
 800732a:	e00b      	b.n	8007344 <??ZbZclAppendFloat_8>

0800732c <??ZbZclAppendFloat_7>:
 800732c:	ec51 0b19 	vmov	r0, r1, d9
 8007330:	f001 fa36 	bl	80087a0 <__aeabi_d2uiz>
 8007334:	0001      	movs	r1, r0
 8007336:	f45f 0000 	movs.w	r0, #8388608	@ 0x800000
 800733a:	4341      	muls	r1, r0
 800733c:	0249      	lsls	r1, r1, #9
 800733e:	0a49      	lsrs	r1, r1, #9
 8007340:	ea58 0101 	orrs.w	r1, r8, r1

08007344 <??ZbZclAppendFloat_8>:
 8007344:	7031      	strb	r1, [r6, #0]
 8007346:	0008      	movs	r0, r1
 8007348:	0a00      	lsrs	r0, r0, #8
 800734a:	7070      	strb	r0, [r6, #1]
 800734c:	0008      	movs	r0, r1
 800734e:	0c00      	lsrs	r0, r0, #16
 8007350:	70b0      	strb	r0, [r6, #2]
 8007352:	0008      	movs	r0, r1
 8007354:	0e00      	lsrs	r0, r0, #24
 8007356:	70f0      	strb	r0, [r6, #3]
 8007358:	2004      	movs	r0, #4
 800735a:	e08d      	b.n	8007478 <??ZbZclAppendFloat_2>

0800735c <??ZbZclAppendFloat_5>:
 800735c:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8007360:	283a      	cmp	r0, #58	@ 0x3a
 8007362:	f040 8087 	bne.w	8007474 <??ZbZclAppendFloat_9>
 8007366:	2400      	movs	r4, #0
 8007368:	2500      	movs	r5, #0
 800736a:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 800736e:	f8df 8744 	ldr.w	r8, [pc, #1860]	@ 8007ab4 <??DataTable3>
 8007372:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007374:	2808      	cmp	r0, #8
 8007376:	d202      	bcs.n	800737e <??ZbZclAppendFloat_10>
 8007378:	f05f 30ff 	movs.w	r0, #4294967295
 800737c:	e07c      	b.n	8007478 <??ZbZclAppendFloat_2>

0800737e <??ZbZclAppendFloat_10>:
 800737e:	4642      	mov	r2, r8
 8007380:	0039      	movs	r1, r7
 8007382:	4668      	mov	r0, sp
 8007384:	eeb0 0a48 	vmov.f32	s0, s16
 8007388:	eef0 0a68 	vmov.f32	s1, s17
 800738c:	f000 fa64 	bl	8007858 <ZbZclFloatFrexp>
 8007390:	eeb0 9a40 	vmov.f32	s18, s0
 8007394:	eef0 9a60 	vmov.f32	s19, s1
 8007398:	9800      	ldr	r0, [sp, #0]
 800739a:	17c1      	asrs	r1, r0, #31
 800739c:	ea5f 79e8 	movs.w	r9, r8, asr #31
 80073a0:	ebb0 0008 	subs.w	r0, r0, r8
 80073a4:	eb71 0109 	sbcs.w	r1, r1, r9
 80073a8:	0501      	lsls	r1, r0, #20
 80073aa:	2000      	movs	r0, #0
 80073ac:	2200      	movs	r2, #0
 80073ae:	f8df 3708 	ldr.w	r3, [pc, #1800]	@ 8007ab8 <??DataTable3_1>
 80073b2:	4010      	ands	r0, r2
 80073b4:	4019      	ands	r1, r3
 80073b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073ba:	ec51 0b19 	vmov	r0, r1, d9
 80073be:	2200      	movs	r2, #0
 80073c0:	2300      	movs	r3, #0
 80073c2:	f001 f975 	bl	80086b0 <__aeabi_cdcmpeq>
 80073c6:	d21f      	bcs.n	8007408 <??ZbZclAppendFloat_11>
 80073c8:	ec51 0b19 	vmov	r0, r1, d9
 80073cc:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80073d0:	f001 fa86 	bl	80088e0 <__aeabi_d2ulz>
 80073d4:	2200      	movs	r2, #0
 80073d6:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 80073da:	fba2 ab00 	umull	sl, fp, r2, r0
 80073de:	fb02 bb01 	mla	fp, r2, r1, fp
 80073e2:	fb03 bb00 	mla	fp, r3, r0, fp
 80073e6:	f05f 30ff 	movs.w	r0, #4294967295
 80073ea:	f8df 16d0 	ldr.w	r1, [pc, #1744]	@ 8007abc <??DataTable3_2>
 80073ee:	ea1a 0000 	ands.w	r0, sl, r0
 80073f2:	ea1b 0101 	ands.w	r1, fp, r1
 80073f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073fa:	4310      	orrs	r0, r2
 80073fc:	4319      	orrs	r1, r3
 80073fe:	f050 0200 	orrs.w	r2, r0, #0
 8007402:	f051 4300 	orrs.w	r3, r1, #2147483648	@ 0x80000000
 8007406:	e018      	b.n	800743a <??ZbZclAppendFloat_12>

08007408 <??ZbZclAppendFloat_11>:
 8007408:	ec51 0b19 	vmov	r0, r1, d9
 800740c:	f001 fa68 	bl	80088e0 <__aeabi_d2ulz>
 8007410:	2200      	movs	r2, #0
 8007412:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 8007416:	fba2 ab00 	umull	sl, fp, r2, r0
 800741a:	fb02 bb01 	mla	fp, r2, r1, fp
 800741e:	fb03 bb00 	mla	fp, r3, r0, fp
 8007422:	f05f 30ff 	movs.w	r0, #4294967295
 8007426:	f8df 1694 	ldr.w	r1, [pc, #1684]	@ 8007abc <??DataTable3_2>
 800742a:	ea1a 0000 	ands.w	r0, sl, r0
 800742e:	ea1b 0101 	ands.w	r1, fp, r1
 8007432:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007436:	4302      	orrs	r2, r0
 8007438:	430b      	orrs	r3, r1

0800743a <??ZbZclAppendFloat_12>:
 800743a:	7032      	strb	r2, [r6, #0]
 800743c:	0010      	movs	r0, r2
 800743e:	b280      	uxth	r0, r0
 8007440:	0a00      	lsrs	r0, r0, #8
 8007442:	7070      	strb	r0, [r6, #1]
 8007444:	0010      	movs	r0, r2
 8007446:	0c00      	lsrs	r0, r0, #16
 8007448:	70b0      	strb	r0, [r6, #2]
 800744a:	0010      	movs	r0, r2
 800744c:	0e00      	lsrs	r0, r0, #24
 800744e:	70f0      	strb	r0, [r6, #3]
 8007450:	7133      	strb	r3, [r6, #4]
 8007452:	0010      	movs	r0, r2
 8007454:	0019      	movs	r1, r3
 8007456:	0a08      	lsrs	r0, r1, #8
 8007458:	2100      	movs	r1, #0
 800745a:	7170      	strb	r0, [r6, #5]
 800745c:	0010      	movs	r0, r2
 800745e:	0019      	movs	r1, r3
 8007460:	0c08      	lsrs	r0, r1, #16
 8007462:	2100      	movs	r1, #0
 8007464:	71b0      	strb	r0, [r6, #6]
 8007466:	0010      	movs	r0, r2
 8007468:	0019      	movs	r1, r3
 800746a:	0e08      	lsrs	r0, r1, #24
 800746c:	2100      	movs	r1, #0
 800746e:	71f0      	strb	r0, [r6, #7]
 8007470:	2008      	movs	r0, #8
 8007472:	e001      	b.n	8007478 <??ZbZclAppendFloat_2>

08007474 <??ZbZclAppendFloat_9>:
 8007474:	f05f 30ff 	movs.w	r0, #4294967295

08007478 <??ZbZclAppendFloat_2>:
 8007478:	b004      	add	sp, #16
 800747a:	ecbd 8b04 	vpop	{d8-d9}
 800747e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007482 <ZbZclParseFloat>:
 8007482:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007486:	ed2d 8b02 	vpush	{d8}
 800748a:	000e      	movs	r6, r1
 800748c:	4691      	mov	r9, r2
 800748e:	2000      	movs	r0, #0
 8007490:	f889 0000 	strb.w	r0, [r9]
 8007494:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8007498:	2838      	cmp	r0, #56	@ 0x38
 800749a:	d006      	beq.n	80074aa <??ZbZclParseFloat_0>
 800749c:	f0c0 8138 	bcc.w	8007710 <??ZbZclParseFloat_1>
 80074a0:	283a      	cmp	r0, #58	@ 0x3a
 80074a2:	f000 80ad 	beq.w	8007600 <??ZbZclParseFloat_2>
 80074a6:	d354      	bcc.n	8007552 <??ZbZclParseFloat_3>
 80074a8:	e132      	b.n	8007710 <??ZbZclParseFloat_1>

080074aa <??ZbZclParseFloat_0>:
 80074aa:	0030      	movs	r0, r6
 80074ac:	f7ff fe09 	bl	80070c2 <pletoh16>
 80074b0:	0004      	movs	r4, r0
 80074b2:	0020      	movs	r0, r4
 80074b4:	b280      	uxth	r0, r0
 80074b6:	f410 40f8 	ands.w	r0, r0, #31744	@ 0x7c00
 80074ba:	f5b0 4ff8 	cmp.w	r0, #31744	@ 0x7c00
 80074be:	d121      	bne.n	8007504 <??ZbZclParseFloat_4>
 80074c0:	05a0      	lsls	r0, r4, #22
 80074c2:	d008      	beq.n	80074d6 <??ZbZclParseFloat_5>
 80074c4:	2000      	movs	r0, #0
 80074c6:	2100      	movs	r1, #0
 80074c8:	2200      	movs	r2, #0
 80074ca:	2300      	movs	r3, #0
 80074cc:	f000 ffba 	bl	8008444 <__aeabi_ddiv>
 80074d0:	ec41 0b10 	vmov	d0, r0, r1
 80074d4:	e127      	b.n	8007726 <??ZbZclParseFloat_6>

080074d6 <??ZbZclParseFloat_5>:
 80074d6:	0420      	lsls	r0, r4, #16
 80074d8:	d50a      	bpl.n	80074f0 <??ZbZclParseFloat_7>
 80074da:	2000      	movs	r0, #0
 80074dc:	f8df 15e0 	ldr.w	r1, [pc, #1504]	@ 8007ac0 <??DataTable3_3>
 80074e0:	2200      	movs	r2, #0
 80074e2:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80074e6:	f000 ffad 	bl	8008444 <__aeabi_ddiv>
 80074ea:	ec41 0b10 	vmov	d0, r0, r1
 80074ee:	e008      	b.n	8007502 <??ZbZclParseFloat_8>

080074f0 <??ZbZclParseFloat_7>:
 80074f0:	2000      	movs	r0, #0
 80074f2:	f8df 15cc 	ldr.w	r1, [pc, #1484]	@ 8007ac0 <??DataTable3_3>
 80074f6:	2200      	movs	r2, #0
 80074f8:	2300      	movs	r3, #0
 80074fa:	f000 ffa3 	bl	8008444 <__aeabi_ddiv>
 80074fe:	ec41 0b10 	vmov	d0, r0, r1

08007502 <??ZbZclParseFloat_8>:
 8007502:	e110      	b.n	8007726 <??ZbZclParseFloat_6>

08007504 <??ZbZclParseFloat_4>:
 8007504:	f3c4 2884 	ubfx	r8, r4, #10, #5
 8007508:	4645      	mov	r5, r8
 800750a:	b2ad      	uxth	r5, r5
 800750c:	3d0f      	subs	r5, #15
 800750e:	3d0a      	subs	r5, #10
 8007510:	f414 4ff8 	tst.w	r4, #31744	@ 0x7c00
 8007514:	d004      	beq.n	8007520 <??ZbZclParseFloat_9>
 8007516:	05a7      	lsls	r7, r4, #22
 8007518:	0dbf      	lsrs	r7, r7, #22
 800751a:	f517 6780 	adds.w	r7, r7, #1024	@ 0x400
 800751e:	e002      	b.n	8007526 <??ZbZclParseFloat_10>

08007520 <??ZbZclParseFloat_9>:
 8007520:	1c6d      	adds	r5, r5, #1
 8007522:	05a7      	lsls	r7, r4, #22
 8007524:	0dbf      	lsrs	r7, r7, #22

08007526 <??ZbZclParseFloat_10>:
 8007526:	0038      	movs	r0, r7
 8007528:	b280      	uxth	r0, r0
 800752a:	f000 fde7 	bl	80080fc <__aeabi_ui2d>
 800752e:	ec41 0b18 	vmov	d8, r0, r1
 8007532:	0420      	lsls	r0, r4, #16
 8007534:	d505      	bpl.n	8007542 <??ZbZclParseFloat_11>
 8007536:	ec51 0b18 	vmov	r0, r1, d8
 800753a:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800753e:	ec41 0b18 	vmov	d8, r0, r1

08007542 <??ZbZclParseFloat_11>:
 8007542:	0028      	movs	r0, r5
 8007544:	eeb0 0a48 	vmov.f32	s0, s16
 8007548:	eef0 0a68 	vmov.f32	s1, s17
 800754c:	f000 f8ef 	bl	800772e <ZbZclFloatLdexp>
 8007550:	e0e9      	b.n	8007726 <??ZbZclParseFloat_6>

08007552 <??ZbZclParseFloat_3>:
 8007552:	0030      	movs	r0, r6
 8007554:	f7ff fdc6 	bl	80070e4 <pletoh32>
 8007558:	0004      	movs	r4, r0
 800755a:	f014 40ff 	ands.w	r0, r4, #2139095040	@ 0x7f800000
 800755e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8007562:	d121      	bne.n	80075a8 <??ZbZclParseFloat_12>
 8007564:	0260      	lsls	r0, r4, #9
 8007566:	d008      	beq.n	800757a <??ZbZclParseFloat_13>
 8007568:	2000      	movs	r0, #0
 800756a:	2100      	movs	r1, #0
 800756c:	2200      	movs	r2, #0
 800756e:	2300      	movs	r3, #0
 8007570:	f000 ff68 	bl	8008444 <__aeabi_ddiv>
 8007574:	ec41 0b10 	vmov	d0, r0, r1
 8007578:	e0d5      	b.n	8007726 <??ZbZclParseFloat_6>

0800757a <??ZbZclParseFloat_13>:
 800757a:	2c00      	cmp	r4, #0
 800757c:	d50a      	bpl.n	8007594 <??ZbZclParseFloat_14>
 800757e:	2000      	movs	r0, #0
 8007580:	f8df 153c 	ldr.w	r1, [pc, #1340]	@ 8007ac0 <??DataTable3_3>
 8007584:	2200      	movs	r2, #0
 8007586:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 800758a:	f000 ff5b 	bl	8008444 <__aeabi_ddiv>
 800758e:	ec41 0b10 	vmov	d0, r0, r1
 8007592:	e008      	b.n	80075a6 <??ZbZclParseFloat_15>

08007594 <??ZbZclParseFloat_14>:
 8007594:	2000      	movs	r0, #0
 8007596:	f8df 1528 	ldr.w	r1, [pc, #1320]	@ 8007ac0 <??DataTable3_3>
 800759a:	2200      	movs	r2, #0
 800759c:	2300      	movs	r3, #0
 800759e:	f000 ff51 	bl	8008444 <__aeabi_ddiv>
 80075a2:	ec41 0b10 	vmov	d0, r0, r1

080075a6 <??ZbZclParseFloat_15>:
 80075a6:	e0be      	b.n	8007726 <??ZbZclParseFloat_6>

080075a8 <??ZbZclParseFloat_12>:
 80075a8:	0025      	movs	r5, r4
 80075aa:	0ded      	lsrs	r5, r5, #23
 80075ac:	f005 05ff 	and.w	r5, r5, #255	@ 0xff
 80075b0:	002f      	movs	r7, r5
 80075b2:	b2bf      	uxth	r7, r7
 80075b4:	3f7f      	subs	r7, #127	@ 0x7f
 80075b6:	3f17      	subs	r7, #23
 80075b8:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80075bc:	d006      	beq.n	80075cc <??ZbZclParseFloat_16>
 80075be:	ea5f 2844 	movs.w	r8, r4, lsl #9
 80075c2:	ea5f 2858 	movs.w	r8, r8, lsr #9
 80075c6:	f518 0800 	adds.w	r8, r8, #8388608	@ 0x800000
 80075ca:	e004      	b.n	80075d6 <??ZbZclParseFloat_17>

080075cc <??ZbZclParseFloat_16>:
 80075cc:	1c7f      	adds	r7, r7, #1
 80075ce:	ea5f 2844 	movs.w	r8, r4, lsl #9
 80075d2:	ea5f 2858 	movs.w	r8, r8, lsr #9

080075d6 <??ZbZclParseFloat_17>:
 80075d6:	4640      	mov	r0, r8
 80075d8:	f000 fd90 	bl	80080fc <__aeabi_ui2d>
 80075dc:	ec41 0b18 	vmov	d8, r0, r1
 80075e0:	2c00      	cmp	r4, #0
 80075e2:	d505      	bpl.n	80075f0 <??ZbZclParseFloat_18>
 80075e4:	ec51 0b18 	vmov	r0, r1, d8
 80075e8:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80075ec:	ec41 0b18 	vmov	d8, r0, r1

080075f0 <??ZbZclParseFloat_18>:
 80075f0:	0038      	movs	r0, r7
 80075f2:	eeb0 0a48 	vmov.f32	s0, s16
 80075f6:	eef0 0a68 	vmov.f32	s1, s17
 80075fa:	f000 f898 	bl	800772e <ZbZclFloatLdexp>
 80075fe:	e092      	b.n	8007726 <??ZbZclParseFloat_6>

08007600 <??ZbZclParseFloat_2>:
 8007600:	0030      	movs	r0, r6
 8007602:	f7ff fd9c 	bl	800713e <pletoh64>
 8007606:	0004      	movs	r4, r0
 8007608:	000d      	movs	r5, r1
 800760a:	2000      	movs	r0, #0
 800760c:	f8df 14a8 	ldr.w	r1, [pc, #1192]	@ 8007ab8 <??DataTable3_1>
 8007610:	ea14 0200 	ands.w	r2, r4, r0
 8007614:	ea15 0301 	ands.w	r3, r5, r1
 8007618:	f05f 0a00 	movs.w	sl, #0
 800761c:	f8df b498 	ldr.w	fp, [pc, #1176]	@ 8007ab8 <??DataTable3_1>
 8007620:	455b      	cmp	r3, fp
 8007622:	d131      	bne.n	8007688 <??ZbZclParseFloat_19>
 8007624:	4552      	cmp	r2, sl
 8007626:	d12f      	bne.n	8007688 <??ZbZclParseFloat_19>
 8007628:	f05f 30ff 	movs.w	r0, #4294967295
 800762c:	f8df 148c 	ldr.w	r1, [pc, #1164]	@ 8007abc <??DataTable3_2>
 8007630:	4020      	ands	r0, r4
 8007632:	4029      	ands	r1, r5
 8007634:	2900      	cmp	r1, #0
 8007636:	d101      	bne.n	800763c <??ZbZclParseFloat_20>
 8007638:	2800      	cmp	r0, #0
 800763a:	d008      	beq.n	800764e <??ZbZclParseFloat_21>

0800763c <??ZbZclParseFloat_20>:
 800763c:	2000      	movs	r0, #0
 800763e:	2100      	movs	r1, #0
 8007640:	2200      	movs	r2, #0
 8007642:	2300      	movs	r3, #0
 8007644:	f000 fefe 	bl	8008444 <__aeabi_ddiv>
 8007648:	ec41 0b10 	vmov	d0, r0, r1
 800764c:	e06b      	b.n	8007726 <??ZbZclParseFloat_6>

0800764e <??ZbZclParseFloat_21>:
 800764e:	f014 0000 	ands.w	r0, r4, #0
 8007652:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 8007656:	2900      	cmp	r1, #0
 8007658:	d101      	bne.n	800765e <??ZbZclParseFloat_22>
 800765a:	2800      	cmp	r0, #0
 800765c:	d00a      	beq.n	8007674 <??ZbZclParseFloat_23>

0800765e <??ZbZclParseFloat_22>:
 800765e:	2000      	movs	r0, #0
 8007660:	f8df 145c 	ldr.w	r1, [pc, #1116]	@ 8007ac0 <??DataTable3_3>
 8007664:	2200      	movs	r2, #0
 8007666:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 800766a:	f000 feeb 	bl	8008444 <__aeabi_ddiv>
 800766e:	ec41 0b10 	vmov	d0, r0, r1
 8007672:	e008      	b.n	8007686 <??ZbZclParseFloat_24>

08007674 <??ZbZclParseFloat_23>:
 8007674:	2000      	movs	r0, #0
 8007676:	f8df 1448 	ldr.w	r1, [pc, #1096]	@ 8007ac0 <??DataTable3_3>
 800767a:	2200      	movs	r2, #0
 800767c:	2300      	movs	r3, #0
 800767e:	f000 fee1 	bl	8008444 <__aeabi_ddiv>
 8007682:	ec41 0b10 	vmov	d0, r0, r1

08007686 <??ZbZclParseFloat_24>:
 8007686:	e04e      	b.n	8007726 <??ZbZclParseFloat_6>

08007688 <??ZbZclParseFloat_19>:
 8007688:	0022      	movs	r2, r4
 800768a:	002b      	movs	r3, r5
 800768c:	0d1a      	lsrs	r2, r3, #20
 800768e:	2300      	movs	r3, #0
 8007690:	4690      	mov	r8, r2
 8007692:	ea5f 5848 	movs.w	r8, r8, lsl #21
 8007696:	ea5f 5858 	movs.w	r8, r8, lsr #21
 800769a:	4647      	mov	r7, r8
 800769c:	b2bf      	uxth	r7, r7
 800769e:	f2a7 37ff 	subw	r7, r7, #1023	@ 0x3ff
 80076a2:	3f34      	subs	r7, #52	@ 0x34
 80076a4:	4020      	ands	r0, r4
 80076a6:	4029      	ands	r1, r5
 80076a8:	2900      	cmp	r1, #0
 80076aa:	d101      	bne.n	80076b0 <??ZbZclParseFloat_25>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	d00a      	beq.n	80076c6 <??ZbZclParseFloat_26>

080076b0 <??ZbZclParseFloat_25>:
 80076b0:	f05f 30ff 	movs.w	r0, #4294967295
 80076b4:	f8df 1404 	ldr.w	r1, [pc, #1028]	@ 8007abc <??DataTable3_2>
 80076b8:	4020      	ands	r0, r4
 80076ba:	4029      	ands	r1, r5
 80076bc:	f110 0a00 	adds.w	sl, r0, #0
 80076c0:	f551 1b80 	adcs.w	fp, r1, #1048576	@ 0x100000
 80076c4:	e008      	b.n	80076d8 <??ZbZclParseFloat_27>

080076c6 <??ZbZclParseFloat_26>:
 80076c6:	1c7f      	adds	r7, r7, #1
 80076c8:	f05f 30ff 	movs.w	r0, #4294967295
 80076cc:	f8df 13ec 	ldr.w	r1, [pc, #1004]	@ 8007abc <??DataTable3_2>
 80076d0:	ea14 0a00 	ands.w	sl, r4, r0
 80076d4:	ea15 0b01 	ands.w	fp, r5, r1

080076d8 <??ZbZclParseFloat_27>:
 80076d8:	4650      	mov	r0, sl
 80076da:	4659      	mov	r1, fp
 80076dc:	f000 fd52 	bl	8008184 <__aeabi_ul2d>
 80076e0:	ec41 0b18 	vmov	d8, r0, r1
 80076e4:	f014 0000 	ands.w	r0, r4, #0
 80076e8:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 80076ec:	2900      	cmp	r1, #0
 80076ee:	d101      	bne.n	80076f4 <??ZbZclParseFloat_28>
 80076f0:	2800      	cmp	r0, #0
 80076f2:	d005      	beq.n	8007700 <??ZbZclParseFloat_29>

080076f4 <??ZbZclParseFloat_28>:
 80076f4:	ec51 0b18 	vmov	r0, r1, d8
 80076f8:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80076fc:	ec41 0b18 	vmov	d8, r0, r1

08007700 <??ZbZclParseFloat_29>:
 8007700:	0038      	movs	r0, r7
 8007702:	eeb0 0a48 	vmov.f32	s0, s16
 8007706:	eef0 0a68 	vmov.f32	s1, s17
 800770a:	f000 f810 	bl	800772e <ZbZclFloatLdexp>
 800770e:	e00a      	b.n	8007726 <??ZbZclParseFloat_6>

08007710 <??ZbZclParseFloat_1>:
 8007710:	208d      	movs	r0, #141	@ 0x8d
 8007712:	f889 0000 	strb.w	r0, [r9]
 8007716:	2000      	movs	r0, #0
 8007718:	2100      	movs	r1, #0
 800771a:	2200      	movs	r2, #0
 800771c:	2300      	movs	r3, #0
 800771e:	f000 fe91 	bl	8008444 <__aeabi_ddiv>
 8007722:	ec41 0b10 	vmov	d0, r0, r1

08007726 <??ZbZclParseFloat_6>:
 8007726:	ecbd 8b02 	vpop	{d8}
 800772a:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800772e <ZbZclFloatLdexp>:
 800772e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007732:	ed2d 8b04 	vpush	{d8-d9}
 8007736:	b084      	sub	sp, #16
 8007738:	eeb0 8a40 	vmov.f32	s16, s0
 800773c:	eef0 8a60 	vmov.f32	s17, s1
 8007740:	0006      	movs	r6, r0
 8007742:	2730      	movs	r7, #48	@ 0x30
 8007744:	ec53 2b18 	vmov	r2, r3, d8
 8007748:	ec51 0b18 	vmov	r0, r1, d8
 800774c:	f000 ffb0 	bl	80086b0 <__aeabi_cdcmpeq>
 8007750:	d10c      	bne.n	800776c <??ZbZclFloatLdexp_0>
 8007752:	ec53 2b18 	vmov	r2, r3, d8
 8007756:	ec51 0b18 	vmov	r0, r1, d8
 800775a:	f000 fb93 	bl	8007e84 <__adddf3>
 800775e:	0002      	movs	r2, r0
 8007760:	000b      	movs	r3, r1
 8007762:	ec51 0b18 	vmov	r0, r1, d8
 8007766:	f000 ffa3 	bl	80086b0 <__aeabi_cdcmpeq>
 800776a:	d104      	bne.n	8007776 <??ZbZclFloatLdexp_1>

0800776c <??ZbZclFloatLdexp_0>:
 800776c:	eeb0 0a48 	vmov.f32	s0, s16
 8007770:	eef0 0a68 	vmov.f32	s1, s17
 8007774:	e06b      	b.n	800784e <??ZbZclFloatLdexp_2>

08007776 <??ZbZclFloatLdexp_1>:
 8007776:	2e01      	cmp	r6, #1
 8007778:	db2c      	blt.n	80077d4 <??ZbZclFloatLdexp_3>
 800777a:	2401      	movs	r4, #1
 800777c:	2500      	movs	r5, #0
 800777e:	0020      	movs	r0, r4
 8007780:	0029      	movs	r1, r5
 8007782:	003a      	movs	r2, r7
 8007784:	f000 fb6c 	bl	8007e60 <__aeabi_llsl>
 8007788:	4680      	mov	r8, r0
 800778a:	4689      	mov	r9, r1
 800778c:	4640      	mov	r0, r8
 800778e:	4649      	mov	r1, r9
 8007790:	f000 fcf8 	bl	8008184 <__aeabi_ul2d>
 8007794:	ec41 0b19 	vmov	d9, r0, r1

08007798 <??ZbZclFloatLdexp_4>:
 8007798:	42be      	cmp	r6, r7
 800779a:	db09      	blt.n	80077b0 <??ZbZclFloatLdexp_5>
 800779c:	ec51 0b18 	vmov	r0, r1, d8
 80077a0:	ec53 2b19 	vmov	r2, r3, d9
 80077a4:	f000 fd24 	bl	80081f0 <__aeabi_dmul>
 80077a8:	ec41 0b18 	vmov	d8, r0, r1
 80077ac:	1bf6      	subs	r6, r6, r7
 80077ae:	e7f3      	b.n	8007798 <??ZbZclFloatLdexp_4>

080077b0 <??ZbZclFloatLdexp_5>:
 80077b0:	0020      	movs	r0, r4
 80077b2:	0029      	movs	r1, r5
 80077b4:	0032      	movs	r2, r6
 80077b6:	f000 fb53 	bl	8007e60 <__aeabi_llsl>
 80077ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077c2:	f000 fcdf 	bl	8008184 <__aeabi_ul2d>
 80077c6:	ec53 2b18 	vmov	r2, r3, d8
 80077ca:	f000 fd11 	bl	80081f0 <__aeabi_dmul>
 80077ce:	ec41 0b18 	vmov	d8, r0, r1
 80077d2:	e038      	b.n	8007846 <??ZbZclFloatLdexp_6>

080077d4 <??ZbZclFloatLdexp_3>:
 80077d4:	2e00      	cmp	r6, #0
 80077d6:	d536      	bpl.n	8007846 <??ZbZclFloatLdexp_6>
 80077d8:	2401      	movs	r4, #1
 80077da:	2500      	movs	r5, #0
 80077dc:	0020      	movs	r0, r4
 80077de:	0029      	movs	r1, r5
 80077e0:	003a      	movs	r2, r7
 80077e2:	f000 fb3d 	bl	8007e60 <__aeabi_llsl>
 80077e6:	4682      	mov	sl, r0
 80077e8:	468b      	mov	fp, r1
 80077ea:	4650      	mov	r0, sl
 80077ec:	4659      	mov	r1, fp
 80077ee:	f000 fcc9 	bl	8008184 <__aeabi_ul2d>
 80077f2:	0002      	movs	r2, r0
 80077f4:	000b      	movs	r3, r1
 80077f6:	2000      	movs	r0, #0
 80077f8:	49b1      	ldr	r1, [pc, #708]	@ (8007ac0 <??DataTable3_3>)
 80077fa:	f000 fe23 	bl	8008444 <__aeabi_ddiv>
 80077fe:	ec41 0b19 	vmov	d9, r0, r1
 8007802:	f1d6 0800 	rsbs	r8, r6, #0

08007806 <??ZbZclFloatLdexp_7>:
 8007806:	45b8      	cmp	r8, r7
 8007808:	db0a      	blt.n	8007820 <??ZbZclFloatLdexp_8>
 800780a:	ec53 2b18 	vmov	r2, r3, d8
 800780e:	ec51 0b19 	vmov	r0, r1, d9
 8007812:	f000 fced 	bl	80081f0 <__aeabi_dmul>
 8007816:	ec41 0b18 	vmov	d8, r0, r1
 800781a:	ebb8 0807 	subs.w	r8, r8, r7
 800781e:	e7f2      	b.n	8007806 <??ZbZclFloatLdexp_7>

08007820 <??ZbZclFloatLdexp_8>:
 8007820:	0020      	movs	r0, r4
 8007822:	0029      	movs	r1, r5
 8007824:	4642      	mov	r2, r8
 8007826:	f000 fb1b 	bl	8007e60 <__aeabi_llsl>
 800782a:	e9cd 0100 	strd	r0, r1, [sp]
 800782e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007832:	f000 fca7 	bl	8008184 <__aeabi_ul2d>
 8007836:	0002      	movs	r2, r0
 8007838:	000b      	movs	r3, r1
 800783a:	ec51 0b18 	vmov	r0, r1, d8
 800783e:	f000 fe01 	bl	8008444 <__aeabi_ddiv>
 8007842:	ec41 0b18 	vmov	d8, r0, r1

08007846 <??ZbZclFloatLdexp_6>:
 8007846:	eeb0 0a48 	vmov.f32	s0, s16
 800784a:	eef0 0a68 	vmov.f32	s1, s17

0800784e <??ZbZclFloatLdexp_2>:
 800784e:	b004      	add	sp, #16
 8007850:	ecbd 8b04 	vpop	{d8-d9}
 8007854:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007858 <ZbZclFloatFrexp>:
 8007858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800785c:	ed2d 8b06 	vpush	{d8-d10}
 8007860:	b086      	sub	sp, #24
 8007862:	eeb0 8a40 	vmov.f32	s16, s0
 8007866:	eef0 8a60 	vmov.f32	s17, s1
 800786a:	4682      	mov	sl, r0
 800786c:	000e      	movs	r6, r1
 800786e:	4693      	mov	fp, r2
 8007870:	2730      	movs	r7, #48	@ 0x30
 8007872:	f05f 0800 	movs.w	r8, #0
 8007876:	f05f 0901 	movs.w	r9, #1
 800787a:	eeb0 9a48 	vmov.f32	s18, s16
 800787e:	eef0 9a68 	vmov.f32	s19, s17
 8007882:	ec51 0b18 	vmov	r0, r1, d8
 8007886:	2200      	movs	r2, #0
 8007888:	2300      	movs	r3, #0
 800788a:	f000 ff11 	bl	80086b0 <__aeabi_cdcmpeq>
 800788e:	d208      	bcs.n	80078a2 <??ZbZclFloatFrexp_0>
 8007890:	f05f 30ff 	movs.w	r0, #4294967295
 8007894:	4681      	mov	r9, r0
 8007896:	ec51 0b19 	vmov	r0, r1, d9
 800789a:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800789e:	ec41 0b19 	vmov	d9, r0, r1

080078a2 <??ZbZclFloatFrexp_0>:
 80078a2:	ec53 2b19 	vmov	r2, r3, d9
 80078a6:	ec51 0b19 	vmov	r0, r1, d9
 80078aa:	f000 ff01 	bl	80086b0 <__aeabi_cdcmpeq>
 80078ae:	d00b      	beq.n	80078c8 <??ZbZclFloatFrexp_1>
 80078b0:	f8ca 6000 	str.w	r6, [sl]
 80078b4:	4648      	mov	r0, r9
 80078b6:	f000 fc31 	bl	800811c <__aeabi_i2d>
 80078ba:	2200      	movs	r2, #0
 80078bc:	4b81      	ldr	r3, [pc, #516]	@ (8007ac4 <??DataTable3_4>)
 80078be:	f000 fc97 	bl	80081f0 <__aeabi_dmul>
 80078c2:	ec41 0b10 	vmov	d0, r0, r1
 80078c6:	e0ef      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

080078c8 <??ZbZclFloatFrexp_1>:
 80078c8:	2000      	movs	r0, #0
 80078ca:	497d      	ldr	r1, [pc, #500]	@ (8007ac0 <??DataTable3_3>)
 80078cc:	2200      	movs	r2, #0
 80078ce:	2300      	movs	r3, #0
 80078d0:	f000 fdb8 	bl	8008444 <__aeabi_ddiv>
 80078d4:	ec53 2b19 	vmov	r2, r3, d9
 80078d8:	f000 feea 	bl	80086b0 <__aeabi_cdcmpeq>
 80078dc:	d00b      	beq.n	80078f6 <??ZbZclFloatFrexp_3>
 80078de:	2000      	movs	r0, #0
 80078e0:	4977      	ldr	r1, [pc, #476]	@ (8007ac0 <??DataTable3_3>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80078e8:	f000 fdac 	bl	8008444 <__aeabi_ddiv>
 80078ec:	ec53 2b19 	vmov	r2, r3, d9
 80078f0:	f000 fede 	bl	80086b0 <__aeabi_cdcmpeq>
 80078f4:	d107      	bne.n	8007906 <??ZbZclFloatFrexp_4>

080078f6 <??ZbZclFloatFrexp_3>:
 80078f6:	f8ca 6000 	str.w	r6, [sl]
 80078fa:	4648      	mov	r0, r9
 80078fc:	f000 fc0e 	bl	800811c <__aeabi_i2d>
 8007900:	ec41 0b10 	vmov	d0, r0, r1
 8007904:	e0d0      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

08007906 <??ZbZclFloatFrexp_4>:
 8007906:	ec53 2b19 	vmov	r2, r3, d9
 800790a:	ec51 0b19 	vmov	r0, r1, d9
 800790e:	f000 fab9 	bl	8007e84 <__adddf3>
 8007912:	ec53 2b19 	vmov	r2, r3, d9
 8007916:	f000 fecb 	bl	80086b0 <__aeabi_cdcmpeq>
 800791a:	d10b      	bne.n	8007934 <??ZbZclFloatFrexp_5>
 800791c:	f8ca b000 	str.w	fp, [sl]
 8007920:	4648      	mov	r0, r9
 8007922:	f000 fbfb 	bl	800811c <__aeabi_i2d>
 8007926:	2200      	movs	r2, #0
 8007928:	2300      	movs	r3, #0
 800792a:	f000 fc61 	bl	80081f0 <__aeabi_dmul>
 800792e:	ec41 0b10 	vmov	d0, r0, r1
 8007932:	e0b9      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

08007934 <??ZbZclFloatFrexp_5>:
 8007934:	ec51 0b19 	vmov	r0, r1, d9
 8007938:	2200      	movs	r2, #0
 800793a:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 800793e:	f000 feaf 	bl	80086a0 <__aeabi_cdrcmple>
 8007942:	d854      	bhi.n	80079ee <??ZbZclFloatFrexp_6>
 8007944:	2001      	movs	r0, #1
 8007946:	2100      	movs	r1, #0
 8007948:	003a      	movs	r2, r7
 800794a:	f000 fa89 	bl	8007e60 <__aeabi_llsl>
 800794e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007956:	f000 fc15 	bl	8008184 <__aeabi_ul2d>
 800795a:	0002      	movs	r2, r0
 800795c:	000b      	movs	r3, r1
 800795e:	2000      	movs	r0, #0
 8007960:	4957      	ldr	r1, [pc, #348]	@ (8007ac0 <??DataTable3_3>)
 8007962:	f000 fd6f 	bl	8008444 <__aeabi_ddiv>
 8007966:	ec41 0b1a 	vmov	d10, r0, r1
 800796a:	2002      	movs	r0, #2
 800796c:	2100      	movs	r1, #0
 800796e:	003a      	movs	r2, r7
 8007970:	f000 fa76 	bl	8007e60 <__aeabi_llsl>
 8007974:	e9cd 0100 	strd	r0, r1, [sp]

08007978 <??ZbZclFloatFrexp_7>:
 8007978:	e9dd 0100 	ldrd	r0, r1, [sp]
 800797c:	f000 fc02 	bl	8008184 <__aeabi_ul2d>
 8007980:	0002      	movs	r2, r0
 8007982:	000b      	movs	r3, r1
 8007984:	ec51 0b19 	vmov	r0, r1, d9
 8007988:	f000 fe8a 	bl	80086a0 <__aeabi_cdrcmple>
 800798c:	d813      	bhi.n	80079b6 <??ZbZclFloatFrexp_8>
 800798e:	ec53 2b19 	vmov	r2, r3, d9
 8007992:	ec51 0b1a 	vmov	r0, r1, d10
 8007996:	f000 fc2b 	bl	80081f0 <__aeabi_dmul>
 800799a:	ec41 0b19 	vmov	d9, r0, r1
 800799e:	eb17 0808 	adds.w	r8, r7, r8
 80079a2:	45b0      	cmp	r8, r6
 80079a4:	dbe8      	blt.n	8007978 <??ZbZclFloatFrexp_7>
 80079a6:	f8ca 6000 	str.w	r6, [sl]
 80079aa:	4648      	mov	r0, r9
 80079ac:	f000 fbb6 	bl	800811c <__aeabi_i2d>
 80079b0:	ec41 0b10 	vmov	d0, r0, r1
 80079b4:	e078      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

080079b6 <??ZbZclFloatFrexp_8>:
 80079b6:	ec51 0b19 	vmov	r0, r1, d9
 80079ba:	2200      	movs	r2, #0
 80079bc:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 80079c0:	f000 fe6e 	bl	80086a0 <__aeabi_cdrcmple>
 80079c4:	d865      	bhi.n	8007a92 <??ZbZclFloatFrexp_9>
 80079c6:	ec53 2b19 	vmov	r2, r3, d9
 80079ca:	2000      	movs	r0, #0
 80079cc:	493e      	ldr	r1, [pc, #248]	@ (8007ac8 <??DataTable3_5>)
 80079ce:	f000 fc0f 	bl	80081f0 <__aeabi_dmul>
 80079d2:	ec41 0b19 	vmov	d9, r0, r1
 80079d6:	f118 0801 	adds.w	r8, r8, #1
 80079da:	45b0      	cmp	r8, r6
 80079dc:	dbeb      	blt.n	80079b6 <??ZbZclFloatFrexp_8>
 80079de:	f8ca 6000 	str.w	r6, [sl]
 80079e2:	4648      	mov	r0, r9
 80079e4:	f000 fb9a 	bl	800811c <__aeabi_i2d>
 80079e8:	ec41 0b10 	vmov	d0, r0, r1
 80079ec:	e05c      	b.n	8007aa8 <??ZbZclFloatFrexp_2>

080079ee <??ZbZclFloatFrexp_6>:
 80079ee:	ec51 0b19 	vmov	r0, r1, d9
 80079f2:	2200      	movs	r2, #0
 80079f4:	4b32      	ldr	r3, [pc, #200]	@ (8007ac0 <??DataTable3_3>)
 80079f6:	f000 fe5b 	bl	80086b0 <__aeabi_cdcmpeq>
 80079fa:	d24a      	bcs.n	8007a92 <??ZbZclFloatFrexp_9>
 80079fc:	2401      	movs	r4, #1
 80079fe:	2500      	movs	r5, #0
 8007a00:	0020      	movs	r0, r4
 8007a02:	0029      	movs	r1, r5
 8007a04:	003a      	movs	r2, r7
 8007a06:	f000 fa2b 	bl	8007e60 <__aeabi_llsl>
 8007a0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a12:	f000 fbb7 	bl	8008184 <__aeabi_ul2d>
 8007a16:	ec41 0b1a 	vmov	d10, r0, r1
 8007a1a:	0020      	movs	r0, r4
 8007a1c:	0029      	movs	r1, r5
 8007a1e:	003a      	movs	r2, r7
 8007a20:	f000 fa1e 	bl	8007e60 <__aeabi_llsl>
 8007a24:	e9cd 0100 	strd	r0, r1, [sp]

08007a28 <??ZbZclFloatFrexp_10>:
 8007a28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a2c:	f000 fbaa 	bl	8008184 <__aeabi_ul2d>
 8007a30:	0002      	movs	r2, r0
 8007a32:	000b      	movs	r3, r1
 8007a34:	2000      	movs	r0, #0
 8007a36:	4922      	ldr	r1, [pc, #136]	@ (8007ac0 <??DataTable3_3>)
 8007a38:	f000 fd04 	bl	8008444 <__aeabi_ddiv>
 8007a3c:	0002      	movs	r2, r0
 8007a3e:	000b      	movs	r3, r1
 8007a40:	ec51 0b18 	vmov	r0, r1, d8
 8007a44:	f000 fe34 	bl	80086b0 <__aeabi_cdcmpeq>
 8007a48:	d20e      	bcs.n	8007a68 <??ZbZclFloatFrexp_11>
 8007a4a:	ebb8 0007 	subs.w	r0, r8, r7
 8007a4e:	4583      	cmp	fp, r0
 8007a50:	da0a      	bge.n	8007a68 <??ZbZclFloatFrexp_11>

08007a52 <??ZbZclFloatFrexp_12>:
 8007a52:	ec53 2b19 	vmov	r2, r3, d9
 8007a56:	ec51 0b1a 	vmov	r0, r1, d10
 8007a5a:	f000 fbc9 	bl	80081f0 <__aeabi_dmul>
 8007a5e:	ec41 0b19 	vmov	d9, r0, r1
 8007a62:	ebb8 0807 	subs.w	r8, r8, r7
 8007a66:	e7df      	b.n	8007a28 <??ZbZclFloatFrexp_10>

08007a68 <??ZbZclFloatFrexp_11>:
 8007a68:	ec51 0b19 	vmov	r0, r1, d9
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4b14      	ldr	r3, [pc, #80]	@ (8007ac0 <??DataTable3_3>)
 8007a70:	f000 fe1e 	bl	80086b0 <__aeabi_cdcmpeq>
 8007a74:	d20d      	bcs.n	8007a92 <??ZbZclFloatFrexp_9>
 8007a76:	f1b8 0801 	subs.w	r8, r8, #1
 8007a7a:	45d8      	cmp	r8, fp
 8007a7c:	d009      	beq.n	8007a92 <??ZbZclFloatFrexp_9>

08007a7e <??ZbZclFloatFrexp_13>:
 8007a7e:	ec53 2b19 	vmov	r2, r3, d9
 8007a82:	2000      	movs	r0, #0
 8007a84:	f05f 4180 	movs.w	r1, #1073741824	@ 0x40000000
 8007a88:	f000 fbb2 	bl	80081f0 <__aeabi_dmul>
 8007a8c:	ec41 0b19 	vmov	d9, r0, r1
 8007a90:	e7ea      	b.n	8007a68 <??ZbZclFloatFrexp_11>

08007a92 <??ZbZclFloatFrexp_9>:
 8007a92:	f8ca 8000 	str.w	r8, [sl]
 8007a96:	4648      	mov	r0, r9
 8007a98:	f000 fb40 	bl	800811c <__aeabi_i2d>
 8007a9c:	ec53 2b19 	vmov	r2, r3, d9
 8007aa0:	f000 fba6 	bl	80081f0 <__aeabi_dmul>
 8007aa4:	ec41 0b10 	vmov	d0, r0, r1

08007aa8 <??ZbZclFloatFrexp_2>:
 8007aa8:	b006      	add	sp, #24
 8007aaa:	ecbd 8b06 	vpop	{d8-d10}
 8007aae:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007ab4 <??DataTable3>:
 8007ab4:	fc01 ffff                                   ....

08007ab8 <??DataTable3_1>:
 8007ab8:	0000 7ff0                                   ....

08007abc <??DataTable3_2>:
 8007abc:	ffff 000f                                   ....

08007ac0 <??DataTable3_3>:
 8007ac0:	0000 3ff0                                   ...?

08007ac4 <??DataTable3_4>:
 8007ac4:	0000 3ff8                                   ...?

08007ac8 <??DataTable3_5>:
 8007ac8:	0000 3fe0                                   ...?

08007acc <ZbZclAttrIsFloat>:
 8007acc:	0001      	movs	r1, r0
 8007ace:	0008      	movs	r0, r1
 8007ad0:	b2c0      	uxtb	r0, r0
 8007ad2:	2838      	cmp	r0, #56	@ 0x38
 8007ad4:	db05      	blt.n	8007ae2 <??ZbZclAttrIsFloat_0>
 8007ad6:	0008      	movs	r0, r1
 8007ad8:	b2c0      	uxtb	r0, r0
 8007ada:	283b      	cmp	r0, #59	@ 0x3b
 8007adc:	da01      	bge.n	8007ae2 <??ZbZclAttrIsFloat_0>
 8007ade:	2001      	movs	r0, #1
 8007ae0:	e000      	b.n	8007ae4 <??ZbZclAttrIsFloat_1>

08007ae2 <??ZbZclAttrIsFloat_0>:
 8007ae2:	2000      	movs	r0, #0

08007ae4 <??ZbZclAttrIsFloat_1>:
 8007ae4:	4770      	bx	lr

08007ae6 <ZbZclHandleGetSceneData>:
 8007ae6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aea:	b0a2      	sub	sp, #136	@ 0x88
 8007aec:	0004      	movs	r4, r0
 8007aee:	000d      	movs	r5, r1
 8007af0:	0016      	movs	r6, r2
 8007af2:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d106      	bne.n	8007b06 <??ZbZclHandleGetSceneData_0>
 8007af8:	2381      	movs	r3, #129	@ 0x81
 8007afa:	002a      	movs	r2, r5
 8007afc:	0031      	movs	r1, r6
 8007afe:	0020      	movs	r0, r4
 8007b00:	f00b fdd8 	bl	80136b4 <ZbZclSendDefaultResponse>
 8007b04:	e06b      	b.n	8007bde <??ZbZclHandleGetSceneData_1>

08007b06 <??ZbZclHandleGetSceneData_0>:
 8007b06:	2708      	movs	r7, #8
 8007b08:	f05f 0800 	movs.w	r8, #0
 8007b0c:	46e9      	mov	r9, sp
 8007b0e:	4642      	mov	r2, r8
 8007b10:	0039      	movs	r1, r7
 8007b12:	4648      	mov	r0, r9
 8007b14:	f000 f900 	bl	8007d18 <__aeabi_memset>
 8007b18:	2000      	movs	r0, #0
 8007b1a:	f88d 0000 	strb.w	r0, [sp]
 8007b1e:	2001      	movs	r0, #1
 8007b20:	f88d 0001 	strb.w	r0, [sp, #1]
 8007b24:	78a8      	ldrb	r0, [r5, #2]
 8007b26:	2800      	cmp	r0, #0
 8007b28:	d103      	bne.n	8007b32 <??ZbZclHandleGetSceneData_2>
 8007b2a:	2001      	movs	r0, #1
 8007b2c:	f88d 0002 	strb.w	r0, [sp, #2]
 8007b30:	e002      	b.n	8007b38 <??ZbZclHandleGetSceneData_3>

08007b32 <??ZbZclHandleGetSceneData_2>:
 8007b32:	2000      	movs	r0, #0
 8007b34:	f88d 0002 	strb.w	r0, [sp, #2]

08007b38 <??ZbZclHandleGetSceneData_3>:
 8007b38:	2001      	movs	r0, #1
 8007b3a:	f88d 0003 	strb.w	r0, [sp, #3]
 8007b3e:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 8007b42:	f8ad 0004 	strh.w	r0, [sp, #4]
 8007b46:	79a8      	ldrb	r0, [r5, #6]
 8007b48:	f88d 0006 	strb.w	r0, [sp, #6]
 8007b4c:	20f0      	movs	r0, #240	@ 0xf0
 8007b4e:	f88d 0007 	strb.w	r0, [sp, #7]
 8007b52:	8b62      	ldrh	r2, [r4, #26]
 8007b54:	a90e      	add	r1, sp, #56	@ 0x38
 8007b56:	4668      	mov	r0, sp
 8007b58:	f7fe fd18 	bl	800658c <ZbZclAppendHeader>
 8007b5c:	0007      	movs	r7, r0
 8007b5e:	2f00      	cmp	r7, #0
 8007b60:	d506      	bpl.n	8007b70 <??ZbZclHandleGetSceneData_4>
 8007b62:	2380      	movs	r3, #128	@ 0x80
 8007b64:	002a      	movs	r2, r5
 8007b66:	0031      	movs	r1, r6
 8007b68:	0020      	movs	r0, r4
 8007b6a:	f00b fda3 	bl	80136b4 <ZbZclSendDefaultResponse>
 8007b6e:	e036      	b.n	8007bde <??ZbZclHandleGetSceneData_1>

08007b70 <??ZbZclHandleGetSceneData_4>:
 8007b70:	46b9      	mov	r9, r7
 8007b72:	f1d9 024d 	rsbs	r2, r9, #77	@ 0x4d
 8007b76:	b2d2      	uxtb	r2, r2
 8007b78:	a80e      	add	r0, sp, #56	@ 0x38
 8007b7a:	eb00 0109 	add.w	r1, r0, r9
 8007b7e:	0020      	movs	r0, r4
 8007b80:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007b82:	4798      	blx	r3
 8007b84:	4680      	mov	r8, r0
 8007b86:	4640      	mov	r0, r8
 8007b88:	b2c0      	uxtb	r0, r0
 8007b8a:	2800      	cmp	r0, #0
 8007b8c:	d106      	bne.n	8007b9c <??ZbZclHandleGetSceneData_5>
 8007b8e:	2381      	movs	r3, #129	@ 0x81
 8007b90:	002a      	movs	r2, r5
 8007b92:	0031      	movs	r1, r6
 8007b94:	0020      	movs	r0, r4
 8007b96:	f00b fd8d 	bl	80136b4 <ZbZclSendDefaultResponse>
 8007b9a:	e020      	b.n	8007bde <??ZbZclHandleGetSceneData_1>

08007b9c <??ZbZclHandleGetSceneData_5>:
 8007b9c:	fa59 f988 	uxtab	r9, r9, r8
 8007ba0:	0032      	movs	r2, r6
 8007ba2:	a902      	add	r1, sp, #8
 8007ba4:	0020      	movs	r0, r4
 8007ba6:	f7fc f8c8 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8007baa:	a802      	add	r0, sp, #8
 8007bac:	f116 0110 	adds.w	r1, r6, #16
 8007bb0:	2210      	movs	r2, #16
 8007bb2:	f00f fce8 	bl	8017586 <__aeabi_memcpy>
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 8007bbc:	2000      	movs	r0, #0
 8007bbe:	f88d 002e 	strb.w	r0, [sp, #46]	@ 0x2e
 8007bc2:	2000      	movs	r0, #0
 8007bc4:	f88d 002f 	strb.w	r0, [sp, #47]	@ 0x2f
 8007bc8:	a80e      	add	r0, sp, #56	@ 0x38
 8007bca:	9008      	str	r0, [sp, #32]
 8007bcc:	4648      	mov	r0, r9
 8007bce:	f8ad 0024 	strh.w	r0, [sp, #36]	@ 0x24
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	a902      	add	r1, sp, #8
 8007bd8:	68a0      	ldr	r0, [r4, #8]
 8007bda:	f00b f8cb 	bl	8012d74 <ZbApsdeDataReqCallback>

08007bde <??ZbZclHandleGetSceneData_1>:
 8007bde:	b023      	add	sp, #140	@ 0x8c
 8007be0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08007be4 <ZbZclHandleSetSceneData>:
 8007be4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be8:	b0a4      	sub	sp, #144	@ 0x90
 8007bea:	0004      	movs	r4, r0
 8007bec:	000d      	movs	r5, r1
 8007bee:	0016      	movs	r6, r2
 8007bf0:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	d106      	bne.n	8007c04 <??ZbZclHandleSetSceneData_0>
 8007bf6:	2381      	movs	r3, #129	@ 0x81
 8007bf8:	002a      	movs	r2, r5
 8007bfa:	0031      	movs	r1, r6
 8007bfc:	0020      	movs	r0, r4
 8007bfe:	f00b fd59 	bl	80136b4 <ZbZclSendDefaultResponse>
 8007c02:	e086      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007c04 <??ZbZclHandleSetSceneData_0>:
 8007c04:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8007c06:	2805      	cmp	r0, #5
 8007c08:	da06      	bge.n	8007c18 <??ZbZclHandleSetSceneData_2>
 8007c0a:	2380      	movs	r3, #128	@ 0x80
 8007c0c:	002a      	movs	r2, r5
 8007c0e:	0031      	movs	r1, r6
 8007c10:	0020      	movs	r0, r4
 8007c12:	f00b fd4f 	bl	80136b4 <ZbZclSendDefaultResponse>
 8007c16:	e07c      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007c18 <??ZbZclHandleSetSceneData_2>:
 8007c18:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8007c1a:	f7ff fa63 	bl	80070e4 <pletoh32>
 8007c1e:	0007      	movs	r7, r0
 8007c20:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8007c22:	7900      	ldrb	r0, [r0, #4]
 8007c24:	f88d 0000 	strb.w	r0, [sp]
 8007c28:	f89d 0000 	ldrb.w	r0, [sp]
 8007c2c:	1d40      	adds	r0, r0, #5
 8007c2e:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8007c30:	4288      	cmp	r0, r1
 8007c32:	d206      	bcs.n	8007c42 <??ZbZclHandleSetSceneData_3>
 8007c34:	2380      	movs	r3, #128	@ 0x80
 8007c36:	002a      	movs	r2, r5
 8007c38:	0031      	movs	r1, r6
 8007c3a:	0020      	movs	r0, r4
 8007c3c:	f00b fd3a 	bl	80136b4 <ZbZclSendDefaultResponse>
 8007c40:	e067      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007c42 <??ZbZclHandleSetSceneData_3>:
 8007c42:	003b      	movs	r3, r7
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	f89d 2000 	ldrb.w	r2, [sp]
 8007c4a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8007c4c:	1d41      	adds	r1, r0, #5
 8007c4e:	0020      	movs	r0, r4
 8007c50:	f8d4 c064 	ldr.w	ip, [r4, #100]	@ 0x64
 8007c54:	47e0      	blx	ip
 8007c56:	4680      	mov	r8, r0
 8007c58:	f05f 0908 	movs.w	r9, #8
 8007c5c:	f05f 0a00 	movs.w	sl, #0
 8007c60:	f10d 0b04 	add.w	fp, sp, #4
 8007c64:	4652      	mov	r2, sl
 8007c66:	4649      	mov	r1, r9
 8007c68:	4658      	mov	r0, fp
 8007c6a:	f000 f855 	bl	8007d18 <__aeabi_memset>
 8007c6e:	2000      	movs	r0, #0
 8007c70:	f88d 0004 	strb.w	r0, [sp, #4]
 8007c74:	2001      	movs	r0, #1
 8007c76:	f88d 0005 	strb.w	r0, [sp, #5]
 8007c7a:	78a8      	ldrb	r0, [r5, #2]
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	d103      	bne.n	8007c88 <??ZbZclHandleSetSceneData_4>
 8007c80:	2001      	movs	r0, #1
 8007c82:	f88d 0006 	strb.w	r0, [sp, #6]
 8007c86:	e002      	b.n	8007c8e <??ZbZclHandleSetSceneData_5>

08007c88 <??ZbZclHandleSetSceneData_4>:
 8007c88:	2000      	movs	r0, #0
 8007c8a:	f88d 0006 	strb.w	r0, [sp, #6]

08007c8e <??ZbZclHandleSetSceneData_5>:
 8007c8e:	2001      	movs	r0, #1
 8007c90:	f88d 0007 	strb.w	r0, [sp, #7]
 8007c94:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 8007c98:	f8ad 0008 	strh.w	r0, [sp, #8]
 8007c9c:	79a8      	ldrb	r0, [r5, #6]
 8007c9e:	f88d 000a 	strb.w	r0, [sp, #10]
 8007ca2:	20f1      	movs	r0, #241	@ 0xf1
 8007ca4:	f88d 000b 	strb.w	r0, [sp, #11]
 8007ca8:	8b62      	ldrh	r2, [r4, #26]
 8007caa:	a910      	add	r1, sp, #64	@ 0x40
 8007cac:	a801      	add	r0, sp, #4
 8007cae:	f7fe fc6d 	bl	800658c <ZbZclAppendHeader>
 8007cb2:	4681      	mov	r9, r0
 8007cb4:	f1b9 0f00 	cmp.w	r9, #0
 8007cb8:	d506      	bpl.n	8007cc8 <??ZbZclHandleSetSceneData_6>
 8007cba:	2380      	movs	r3, #128	@ 0x80
 8007cbc:	002a      	movs	r2, r5
 8007cbe:	0031      	movs	r1, r6
 8007cc0:	0020      	movs	r0, r4
 8007cc2:	f00b fcf7 	bl	80136b4 <ZbZclSendDefaultResponse>
 8007cc6:	e024      	b.n	8007d12 <??ZbZclHandleSetSceneData_1>

08007cc8 <??ZbZclHandleSetSceneData_6>:
 8007cc8:	46ca      	mov	sl, r9
 8007cca:	a810      	add	r0, sp, #64	@ 0x40
 8007ccc:	f800 800a 	strb.w	r8, [r0, sl]
 8007cd0:	f11a 0a01 	adds.w	sl, sl, #1
 8007cd4:	0032      	movs	r2, r6
 8007cd6:	a904      	add	r1, sp, #16
 8007cd8:	0020      	movs	r0, r4
 8007cda:	f7fc f82e 	bl	8003d3a <ZbZclClusterInitApsdeReq>
 8007cde:	a804      	add	r0, sp, #16
 8007ce0:	f116 0110 	adds.w	r1, r6, #16
 8007ce4:	2210      	movs	r2, #16
 8007ce6:	f00f fc4e 	bl	8017586 <__aeabi_memcpy>
 8007cea:	2000      	movs	r0, #0
 8007cec:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	f88d 0036 	strb.w	r0, [sp, #54]	@ 0x36
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	f88d 0037 	strb.w	r0, [sp, #55]	@ 0x37
 8007cfc:	a810      	add	r0, sp, #64	@ 0x40
 8007cfe:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d00:	4650      	mov	r0, sl
 8007d02:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 8007d06:	2300      	movs	r3, #0
 8007d08:	2200      	movs	r2, #0
 8007d0a:	a904      	add	r1, sp, #16
 8007d0c:	68a0      	ldr	r0, [r4, #8]
 8007d0e:	f00b f831 	bl	8012d74 <ZbApsdeDataReqCallback>

08007d12 <??ZbZclHandleSetSceneData_1>:
 8007d12:	b025      	add	sp, #148	@ 0x94
 8007d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d18 <__aeabi_memset>:
 8007d18:	b470      	push	{r4, r5, r6}
 8007d1a:	0784      	lsls	r4, r0, #30
 8007d1c:	d046      	beq.n	8007dac <__aeabi_memset+0x94>
 8007d1e:	1e4c      	subs	r4, r1, #1
 8007d20:	2900      	cmp	r1, #0
 8007d22:	d041      	beq.n	8007da8 <__aeabi_memset+0x90>
 8007d24:	b2d5      	uxtb	r5, r2
 8007d26:	4603      	mov	r3, r0
 8007d28:	e002      	b.n	8007d30 <__aeabi_memset+0x18>
 8007d2a:	1e61      	subs	r1, r4, #1
 8007d2c:	b3e4      	cbz	r4, 8007da8 <__aeabi_memset+0x90>
 8007d2e:	460c      	mov	r4, r1
 8007d30:	f803 5b01 	strb.w	r5, [r3], #1
 8007d34:	0799      	lsls	r1, r3, #30
 8007d36:	d1f8      	bne.n	8007d2a <__aeabi_memset+0x12>
 8007d38:	2c03      	cmp	r4, #3
 8007d3a:	d92e      	bls.n	8007d9a <__aeabi_memset+0x82>
 8007d3c:	b2d5      	uxtb	r5, r2
 8007d3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8007d42:	2c0f      	cmp	r4, #15
 8007d44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8007d48:	d919      	bls.n	8007d7e <__aeabi_memset+0x66>
 8007d4a:	4626      	mov	r6, r4
 8007d4c:	f103 0110 	add.w	r1, r3, #16
 8007d50:	3e10      	subs	r6, #16
 8007d52:	2e0f      	cmp	r6, #15
 8007d54:	f841 5c10 	str.w	r5, [r1, #-16]
 8007d58:	f841 5c0c 	str.w	r5, [r1, #-12]
 8007d5c:	f841 5c08 	str.w	r5, [r1, #-8]
 8007d60:	f841 5c04 	str.w	r5, [r1, #-4]
 8007d64:	f101 0110 	add.w	r1, r1, #16
 8007d68:	d8f2      	bhi.n	8007d50 <__aeabi_memset+0x38>
 8007d6a:	f1a4 0110 	sub.w	r1, r4, #16
 8007d6e:	f021 010f 	bic.w	r1, r1, #15
 8007d72:	f004 040f 	and.w	r4, r4, #15
 8007d76:	3110      	adds	r1, #16
 8007d78:	2c03      	cmp	r4, #3
 8007d7a:	440b      	add	r3, r1
 8007d7c:	d90d      	bls.n	8007d9a <__aeabi_memset+0x82>
 8007d7e:	461e      	mov	r6, r3
 8007d80:	4621      	mov	r1, r4
 8007d82:	3904      	subs	r1, #4
 8007d84:	2903      	cmp	r1, #3
 8007d86:	f846 5b04 	str.w	r5, [r6], #4
 8007d8a:	d8fa      	bhi.n	8007d82 <__aeabi_memset+0x6a>
 8007d8c:	1f21      	subs	r1, r4, #4
 8007d8e:	f021 0103 	bic.w	r1, r1, #3
 8007d92:	3104      	adds	r1, #4
 8007d94:	440b      	add	r3, r1
 8007d96:	f004 0403 	and.w	r4, r4, #3
 8007d9a:	b12c      	cbz	r4, 8007da8 <__aeabi_memset+0x90>
 8007d9c:	b2d2      	uxtb	r2, r2
 8007d9e:	441c      	add	r4, r3
 8007da0:	f803 2b01 	strb.w	r2, [r3], #1
 8007da4:	42a3      	cmp	r3, r4
 8007da6:	d1fb      	bne.n	8007da0 <__aeabi_memset+0x88>
 8007da8:	bc70      	pop	{r4, r5, r6}
 8007daa:	4770      	bx	lr
 8007dac:	460c      	mov	r4, r1
 8007dae:	4603      	mov	r3, r0
 8007db0:	e7c2      	b.n	8007d38 <__aeabi_memset+0x20>
	...

08007dc0 <memchr>:
 8007dc0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8007dc4:	2a10      	cmp	r2, #16
 8007dc6:	db2b      	blt.n	8007e20 <memchr+0x60>
 8007dc8:	f010 0f07 	tst.w	r0, #7
 8007dcc:	d008      	beq.n	8007de0 <memchr+0x20>
 8007dce:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007dd2:	3a01      	subs	r2, #1
 8007dd4:	428b      	cmp	r3, r1
 8007dd6:	d02d      	beq.n	8007e34 <memchr+0x74>
 8007dd8:	f010 0f07 	tst.w	r0, #7
 8007ddc:	b342      	cbz	r2, 8007e30 <memchr+0x70>
 8007dde:	d1f6      	bne.n	8007dce <memchr+0xe>
 8007de0:	b4f0      	push	{r4, r5, r6, r7}
 8007de2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8007de6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8007dea:	f022 0407 	bic.w	r4, r2, #7
 8007dee:	f07f 0700 	mvns.w	r7, #0
 8007df2:	2300      	movs	r3, #0
 8007df4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8007df8:	3c08      	subs	r4, #8
 8007dfa:	ea85 0501 	eor.w	r5, r5, r1
 8007dfe:	ea86 0601 	eor.w	r6, r6, r1
 8007e02:	fa85 f547 	uadd8	r5, r5, r7
 8007e06:	faa3 f587 	sel	r5, r3, r7
 8007e0a:	fa86 f647 	uadd8	r6, r6, r7
 8007e0e:	faa5 f687 	sel	r6, r5, r7
 8007e12:	b98e      	cbnz	r6, 8007e38 <memchr+0x78>
 8007e14:	d1ee      	bne.n	8007df4 <memchr+0x34>
 8007e16:	bcf0      	pop	{r4, r5, r6, r7}
 8007e18:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8007e1c:	f002 0207 	and.w	r2, r2, #7
 8007e20:	b132      	cbz	r2, 8007e30 <memchr+0x70>
 8007e22:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007e26:	3a01      	subs	r2, #1
 8007e28:	ea83 0301 	eor.w	r3, r3, r1
 8007e2c:	b113      	cbz	r3, 8007e34 <memchr+0x74>
 8007e2e:	d1f8      	bne.n	8007e22 <memchr+0x62>
 8007e30:	2000      	movs	r0, #0
 8007e32:	4770      	bx	lr
 8007e34:	3801      	subs	r0, #1
 8007e36:	4770      	bx	lr
 8007e38:	2d00      	cmp	r5, #0
 8007e3a:	bf06      	itte	eq
 8007e3c:	4635      	moveq	r5, r6
 8007e3e:	3803      	subeq	r0, #3
 8007e40:	3807      	subne	r0, #7
 8007e42:	f015 0f01 	tst.w	r5, #1
 8007e46:	d107      	bne.n	8007e58 <memchr+0x98>
 8007e48:	3001      	adds	r0, #1
 8007e4a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8007e4e:	bf02      	ittt	eq
 8007e50:	3001      	addeq	r0, #1
 8007e52:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8007e56:	3001      	addeq	r0, #1
 8007e58:	bcf0      	pop	{r4, r5, r6, r7}
 8007e5a:	3801      	subs	r0, #1
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop

08007e60 <__aeabi_llsl>:
 8007e60:	4091      	lsls	r1, r2
 8007e62:	0003      	movs	r3, r0
 8007e64:	4090      	lsls	r0, r2
 8007e66:	469c      	mov	ip, r3
 8007e68:	3a20      	subs	r2, #32
 8007e6a:	4093      	lsls	r3, r2
 8007e6c:	4319      	orrs	r1, r3
 8007e6e:	4252      	negs	r2, r2
 8007e70:	4663      	mov	r3, ip
 8007e72:	40d3      	lsrs	r3, r2
 8007e74:	4319      	orrs	r1, r3
 8007e76:	4770      	bx	lr

08007e78 <__aeabi_drsub>:
 8007e78:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8007e7c:	e002      	b.n	8007e84 <__adddf3>
 8007e7e:	bf00      	nop

08007e80 <__aeabi_dsub>:
 8007e80:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08007e84 <__adddf3>:
 8007e84:	b530      	push	{r4, r5, lr}
 8007e86:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007e8a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007e8e:	ea94 0f05 	teq	r4, r5
 8007e92:	bf08      	it	eq
 8007e94:	ea90 0f02 	teqeq	r0, r2
 8007e98:	bf1f      	itttt	ne
 8007e9a:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007e9e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8007ea2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8007ea6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007eaa:	f000 80e2 	beq.w	8008072 <__adddf3+0x1ee>
 8007eae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8007eb2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8007eb6:	bfb8      	it	lt
 8007eb8:	426d      	neglt	r5, r5
 8007eba:	dd0c      	ble.n	8007ed6 <__adddf3+0x52>
 8007ebc:	442c      	add	r4, r5
 8007ebe:	ea80 0202 	eor.w	r2, r0, r2
 8007ec2:	ea81 0303 	eor.w	r3, r1, r3
 8007ec6:	ea82 0000 	eor.w	r0, r2, r0
 8007eca:	ea83 0101 	eor.w	r1, r3, r1
 8007ece:	ea80 0202 	eor.w	r2, r0, r2
 8007ed2:	ea81 0303 	eor.w	r3, r1, r3
 8007ed6:	2d36      	cmp	r5, #54	@ 0x36
 8007ed8:	bf88      	it	hi
 8007eda:	bd30      	pophi	{r4, r5, pc}
 8007edc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8007ee0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007ee4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8007ee8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8007eec:	d002      	beq.n	8007ef4 <__adddf3+0x70>
 8007eee:	4240      	negs	r0, r0
 8007ef0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007ef4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8007ef8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007efc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8007f00:	d002      	beq.n	8007f08 <__adddf3+0x84>
 8007f02:	4252      	negs	r2, r2
 8007f04:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8007f08:	ea94 0f05 	teq	r4, r5
 8007f0c:	f000 80a7 	beq.w	800805e <__adddf3+0x1da>
 8007f10:	f1a4 0401 	sub.w	r4, r4, #1
 8007f14:	f1d5 0e20 	rsbs	lr, r5, #32
 8007f18:	db0d      	blt.n	8007f36 <__adddf3+0xb2>
 8007f1a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007f1e:	fa22 f205 	lsr.w	r2, r2, r5
 8007f22:	1880      	adds	r0, r0, r2
 8007f24:	f141 0100 	adc.w	r1, r1, #0
 8007f28:	fa03 f20e 	lsl.w	r2, r3, lr
 8007f2c:	1880      	adds	r0, r0, r2
 8007f2e:	fa43 f305 	asr.w	r3, r3, r5
 8007f32:	4159      	adcs	r1, r3
 8007f34:	e00e      	b.n	8007f54 <__adddf3+0xd0>
 8007f36:	f1a5 0520 	sub.w	r5, r5, #32
 8007f3a:	f10e 0e20 	add.w	lr, lr, #32
 8007f3e:	2a01      	cmp	r2, #1
 8007f40:	fa03 fc0e 	lsl.w	ip, r3, lr
 8007f44:	bf28      	it	cs
 8007f46:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007f4a:	fa43 f305 	asr.w	r3, r3, r5
 8007f4e:	18c0      	adds	r0, r0, r3
 8007f50:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8007f54:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007f58:	d507      	bpl.n	8007f6a <__adddf3+0xe6>
 8007f5a:	f04f 0e00 	mov.w	lr, #0
 8007f5e:	f1dc 0c00 	rsbs	ip, ip, #0
 8007f62:	eb7e 0000 	sbcs.w	r0, lr, r0
 8007f66:	eb6e 0101 	sbc.w	r1, lr, r1
 8007f6a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007f6e:	d31b      	bcc.n	8007fa8 <__adddf3+0x124>
 8007f70:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8007f74:	d30c      	bcc.n	8007f90 <__adddf3+0x10c>
 8007f76:	0849      	lsrs	r1, r1, #1
 8007f78:	ea5f 0030 	movs.w	r0, r0, rrx
 8007f7c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8007f80:	f104 0401 	add.w	r4, r4, #1
 8007f84:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007f88:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8007f8c:	f080 809a 	bcs.w	80080c4 <__adddf3+0x240>
 8007f90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8007f94:	bf08      	it	eq
 8007f96:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007f9a:	f150 0000 	adcs.w	r0, r0, #0
 8007f9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007fa2:	ea41 0105 	orr.w	r1, r1, r5
 8007fa6:	bd30      	pop	{r4, r5, pc}
 8007fa8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007fac:	4140      	adcs	r0, r0
 8007fae:	eb41 0101 	adc.w	r1, r1, r1
 8007fb2:	3c01      	subs	r4, #1
 8007fb4:	bf28      	it	cs
 8007fb6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8007fba:	d2e9      	bcs.n	8007f90 <__adddf3+0x10c>
 8007fbc:	f091 0f00 	teq	r1, #0
 8007fc0:	bf04      	itt	eq
 8007fc2:	4601      	moveq	r1, r0
 8007fc4:	2000      	moveq	r0, #0
 8007fc6:	fab1 f381 	clz	r3, r1
 8007fca:	bf08      	it	eq
 8007fcc:	3320      	addeq	r3, #32
 8007fce:	f1a3 030b 	sub.w	r3, r3, #11
 8007fd2:	f1b3 0220 	subs.w	r2, r3, #32
 8007fd6:	da0c      	bge.n	8007ff2 <__adddf3+0x16e>
 8007fd8:	320c      	adds	r2, #12
 8007fda:	dd08      	ble.n	8007fee <__adddf3+0x16a>
 8007fdc:	f102 0c14 	add.w	ip, r2, #20
 8007fe0:	f1c2 020c 	rsb	r2, r2, #12
 8007fe4:	fa01 f00c 	lsl.w	r0, r1, ip
 8007fe8:	fa21 f102 	lsr.w	r1, r1, r2
 8007fec:	e00c      	b.n	8008008 <__adddf3+0x184>
 8007fee:	f102 0214 	add.w	r2, r2, #20
 8007ff2:	bfd8      	it	le
 8007ff4:	f1c2 0c20 	rsble	ip, r2, #32
 8007ff8:	fa01 f102 	lsl.w	r1, r1, r2
 8007ffc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008000:	bfdc      	itt	le
 8008002:	ea41 010c 	orrle.w	r1, r1, ip
 8008006:	4090      	lslle	r0, r2
 8008008:	1ae4      	subs	r4, r4, r3
 800800a:	bfa2      	ittt	ge
 800800c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008010:	4329      	orrge	r1, r5
 8008012:	bd30      	popge	{r4, r5, pc}
 8008014:	ea6f 0404 	mvn.w	r4, r4
 8008018:	3c1f      	subs	r4, #31
 800801a:	da1c      	bge.n	8008056 <__adddf3+0x1d2>
 800801c:	340c      	adds	r4, #12
 800801e:	dc0e      	bgt.n	800803e <__adddf3+0x1ba>
 8008020:	f104 0414 	add.w	r4, r4, #20
 8008024:	f1c4 0220 	rsb	r2, r4, #32
 8008028:	fa20 f004 	lsr.w	r0, r0, r4
 800802c:	fa01 f302 	lsl.w	r3, r1, r2
 8008030:	ea40 0003 	orr.w	r0, r0, r3
 8008034:	fa21 f304 	lsr.w	r3, r1, r4
 8008038:	ea45 0103 	orr.w	r1, r5, r3
 800803c:	bd30      	pop	{r4, r5, pc}
 800803e:	f1c4 040c 	rsb	r4, r4, #12
 8008042:	f1c4 0220 	rsb	r2, r4, #32
 8008046:	fa20 f002 	lsr.w	r0, r0, r2
 800804a:	fa01 f304 	lsl.w	r3, r1, r4
 800804e:	ea40 0003 	orr.w	r0, r0, r3
 8008052:	4629      	mov	r1, r5
 8008054:	bd30      	pop	{r4, r5, pc}
 8008056:	fa21 f004 	lsr.w	r0, r1, r4
 800805a:	4629      	mov	r1, r5
 800805c:	bd30      	pop	{r4, r5, pc}
 800805e:	f094 0f00 	teq	r4, #0
 8008062:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8008066:	bf06      	itte	eq
 8008068:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800806c:	3401      	addeq	r4, #1
 800806e:	3d01      	subne	r5, #1
 8008070:	e74e      	b.n	8007f10 <__adddf3+0x8c>
 8008072:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008076:	bf18      	it	ne
 8008078:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800807c:	d029      	beq.n	80080d2 <__adddf3+0x24e>
 800807e:	ea94 0f05 	teq	r4, r5
 8008082:	bf08      	it	eq
 8008084:	ea90 0f02 	teqeq	r0, r2
 8008088:	d005      	beq.n	8008096 <__adddf3+0x212>
 800808a:	ea54 0c00 	orrs.w	ip, r4, r0
 800808e:	bf04      	itt	eq
 8008090:	4619      	moveq	r1, r3
 8008092:	4610      	moveq	r0, r2
 8008094:	bd30      	pop	{r4, r5, pc}
 8008096:	ea91 0f03 	teq	r1, r3
 800809a:	bf1e      	ittt	ne
 800809c:	2100      	movne	r1, #0
 800809e:	2000      	movne	r0, #0
 80080a0:	bd30      	popne	{r4, r5, pc}
 80080a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80080a6:	d105      	bne.n	80080b4 <__adddf3+0x230>
 80080a8:	0040      	lsls	r0, r0, #1
 80080aa:	4149      	adcs	r1, r1
 80080ac:	bf28      	it	cs
 80080ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80080b2:	bd30      	pop	{r4, r5, pc}
 80080b4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80080b8:	bf3c      	itt	cc
 80080ba:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80080be:	bd30      	popcc	{r4, r5, pc}
 80080c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80080c4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80080c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080cc:	f04f 0000 	mov.w	r0, #0
 80080d0:	bd30      	pop	{r4, r5, pc}
 80080d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80080d6:	bf1a      	itte	ne
 80080d8:	4619      	movne	r1, r3
 80080da:	4610      	movne	r0, r2
 80080dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80080e0:	bf1c      	itt	ne
 80080e2:	460b      	movne	r3, r1
 80080e4:	4602      	movne	r2, r0
 80080e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80080ea:	bf06      	itte	eq
 80080ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80080f0:	ea91 0f03 	teqeq	r1, r3
 80080f4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80080f8:	bd30      	pop	{r4, r5, pc}
 80080fa:	bf00      	nop

080080fc <__aeabi_ui2d>:
 80080fc:	f090 0f00 	teq	r0, #0
 8008100:	bf04      	itt	eq
 8008102:	2100      	moveq	r1, #0
 8008104:	4770      	bxeq	lr
 8008106:	b530      	push	{r4, r5, lr}
 8008108:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800810c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008110:	f04f 0500 	mov.w	r5, #0
 8008114:	f04f 0100 	mov.w	r1, #0
 8008118:	e750      	b.n	8007fbc <__adddf3+0x138>
 800811a:	bf00      	nop

0800811c <__aeabi_i2d>:
 800811c:	f090 0f00 	teq	r0, #0
 8008120:	bf04      	itt	eq
 8008122:	2100      	moveq	r1, #0
 8008124:	4770      	bxeq	lr
 8008126:	b530      	push	{r4, r5, lr}
 8008128:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800812c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008130:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8008134:	bf48      	it	mi
 8008136:	4240      	negmi	r0, r0
 8008138:	f04f 0100 	mov.w	r1, #0
 800813c:	e73e      	b.n	8007fbc <__adddf3+0x138>
 800813e:	bf00      	nop

08008140 <__aeabi_f2d>:
 8008140:	0042      	lsls	r2, r0, #1
 8008142:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8008146:	ea4f 0131 	mov.w	r1, r1, rrx
 800814a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800814e:	bf1f      	itttt	ne
 8008150:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8008154:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8008158:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800815c:	4770      	bxne	lr
 800815e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8008162:	bf08      	it	eq
 8008164:	4770      	bxeq	lr
 8008166:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800816a:	bf04      	itt	eq
 800816c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8008170:	4770      	bxeq	lr
 8008172:	b530      	push	{r4, r5, lr}
 8008174:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8008178:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800817c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8008180:	e71c      	b.n	8007fbc <__adddf3+0x138>
 8008182:	bf00      	nop

08008184 <__aeabi_ul2d>:
 8008184:	ea50 0201 	orrs.w	r2, r0, r1
 8008188:	bf08      	it	eq
 800818a:	4770      	bxeq	lr
 800818c:	b530      	push	{r4, r5, lr}
 800818e:	f04f 0500 	mov.w	r5, #0
 8008192:	e00a      	b.n	80081aa <__aeabi_l2d+0x16>

08008194 <__aeabi_l2d>:
 8008194:	ea50 0201 	orrs.w	r2, r0, r1
 8008198:	bf08      	it	eq
 800819a:	4770      	bxeq	lr
 800819c:	b530      	push	{r4, r5, lr}
 800819e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80081a2:	d502      	bpl.n	80081aa <__aeabi_l2d+0x16>
 80081a4:	4240      	negs	r0, r0
 80081a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80081aa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80081ae:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80081b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80081b6:	f43f aed8 	beq.w	8007f6a <__adddf3+0xe6>
 80081ba:	f04f 0203 	mov.w	r2, #3
 80081be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80081c2:	bf18      	it	ne
 80081c4:	3203      	addne	r2, #3
 80081c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80081ca:	bf18      	it	ne
 80081cc:	3203      	addne	r2, #3
 80081ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80081d2:	f1c2 0320 	rsb	r3, r2, #32
 80081d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80081da:	fa20 f002 	lsr.w	r0, r0, r2
 80081de:	fa01 fe03 	lsl.w	lr, r1, r3
 80081e2:	ea40 000e 	orr.w	r0, r0, lr
 80081e6:	fa21 f102 	lsr.w	r1, r1, r2
 80081ea:	4414      	add	r4, r2
 80081ec:	e6bd      	b.n	8007f6a <__adddf3+0xe6>
 80081ee:	bf00      	nop

080081f0 <__aeabi_dmul>:
 80081f0:	b570      	push	{r4, r5, r6, lr}
 80081f2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80081f6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80081fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80081fe:	bf1d      	ittte	ne
 8008200:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008204:	ea94 0f0c 	teqne	r4, ip
 8008208:	ea95 0f0c 	teqne	r5, ip
 800820c:	f000 f8de 	bleq	80083cc <__aeabi_dmul+0x1dc>
 8008210:	442c      	add	r4, r5
 8008212:	ea81 0603 	eor.w	r6, r1, r3
 8008216:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800821a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800821e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8008222:	bf18      	it	ne
 8008224:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008228:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800822c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008230:	d038      	beq.n	80082a4 <__aeabi_dmul+0xb4>
 8008232:	fba0 ce02 	umull	ip, lr, r0, r2
 8008236:	f04f 0500 	mov.w	r5, #0
 800823a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800823e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8008242:	fbe0 e503 	umlal	lr, r5, r0, r3
 8008246:	f04f 0600 	mov.w	r6, #0
 800824a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800824e:	f09c 0f00 	teq	ip, #0
 8008252:	bf18      	it	ne
 8008254:	f04e 0e01 	orrne.w	lr, lr, #1
 8008258:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800825c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8008260:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8008264:	d204      	bcs.n	8008270 <__aeabi_dmul+0x80>
 8008266:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800826a:	416d      	adcs	r5, r5
 800826c:	eb46 0606 	adc.w	r6, r6, r6
 8008270:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8008274:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8008278:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800827c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008280:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8008284:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008288:	bf88      	it	hi
 800828a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800828e:	d81e      	bhi.n	80082ce <__aeabi_dmul+0xde>
 8008290:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8008294:	bf08      	it	eq
 8008296:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800829a:	f150 0000 	adcs.w	r0, r0, #0
 800829e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80082a2:	bd70      	pop	{r4, r5, r6, pc}
 80082a4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80082a8:	ea46 0101 	orr.w	r1, r6, r1
 80082ac:	ea40 0002 	orr.w	r0, r0, r2
 80082b0:	ea81 0103 	eor.w	r1, r1, r3
 80082b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80082b8:	bfc2      	ittt	gt
 80082ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80082be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80082c2:	bd70      	popgt	{r4, r5, r6, pc}
 80082c4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80082c8:	f04f 0e00 	mov.w	lr, #0
 80082cc:	3c01      	subs	r4, #1
 80082ce:	f300 80ab 	bgt.w	8008428 <__aeabi_dmul+0x238>
 80082d2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80082d6:	bfde      	ittt	le
 80082d8:	2000      	movle	r0, #0
 80082da:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80082de:	bd70      	pople	{r4, r5, r6, pc}
 80082e0:	f1c4 0400 	rsb	r4, r4, #0
 80082e4:	3c20      	subs	r4, #32
 80082e6:	da35      	bge.n	8008354 <__aeabi_dmul+0x164>
 80082e8:	340c      	adds	r4, #12
 80082ea:	dc1b      	bgt.n	8008324 <__aeabi_dmul+0x134>
 80082ec:	f104 0414 	add.w	r4, r4, #20
 80082f0:	f1c4 0520 	rsb	r5, r4, #32
 80082f4:	fa00 f305 	lsl.w	r3, r0, r5
 80082f8:	fa20 f004 	lsr.w	r0, r0, r4
 80082fc:	fa01 f205 	lsl.w	r2, r1, r5
 8008300:	ea40 0002 	orr.w	r0, r0, r2
 8008304:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8008308:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800830c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008310:	fa21 f604 	lsr.w	r6, r1, r4
 8008314:	eb42 0106 	adc.w	r1, r2, r6
 8008318:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800831c:	bf08      	it	eq
 800831e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008322:	bd70      	pop	{r4, r5, r6, pc}
 8008324:	f1c4 040c 	rsb	r4, r4, #12
 8008328:	f1c4 0520 	rsb	r5, r4, #32
 800832c:	fa00 f304 	lsl.w	r3, r0, r4
 8008330:	fa20 f005 	lsr.w	r0, r0, r5
 8008334:	fa01 f204 	lsl.w	r2, r1, r4
 8008338:	ea40 0002 	orr.w	r0, r0, r2
 800833c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008344:	f141 0100 	adc.w	r1, r1, #0
 8008348:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800834c:	bf08      	it	eq
 800834e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008352:	bd70      	pop	{r4, r5, r6, pc}
 8008354:	f1c4 0520 	rsb	r5, r4, #32
 8008358:	fa00 f205 	lsl.w	r2, r0, r5
 800835c:	ea4e 0e02 	orr.w	lr, lr, r2
 8008360:	fa20 f304 	lsr.w	r3, r0, r4
 8008364:	fa01 f205 	lsl.w	r2, r1, r5
 8008368:	ea43 0302 	orr.w	r3, r3, r2
 800836c:	fa21 f004 	lsr.w	r0, r1, r4
 8008370:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008374:	fa21 f204 	lsr.w	r2, r1, r4
 8008378:	ea20 0002 	bic.w	r0, r0, r2
 800837c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008384:	bf08      	it	eq
 8008386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800838a:	bd70      	pop	{r4, r5, r6, pc}
 800838c:	f094 0f00 	teq	r4, #0
 8008390:	d10f      	bne.n	80083b2 <__aeabi_dmul+0x1c2>
 8008392:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8008396:	0040      	lsls	r0, r0, #1
 8008398:	eb41 0101 	adc.w	r1, r1, r1
 800839c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80083a0:	bf08      	it	eq
 80083a2:	3c01      	subeq	r4, #1
 80083a4:	d0f7      	beq.n	8008396 <__aeabi_dmul+0x1a6>
 80083a6:	ea41 0106 	orr.w	r1, r1, r6
 80083aa:	f095 0f00 	teq	r5, #0
 80083ae:	bf18      	it	ne
 80083b0:	4770      	bxne	lr
 80083b2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80083b6:	0052      	lsls	r2, r2, #1
 80083b8:	eb43 0303 	adc.w	r3, r3, r3
 80083bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80083c0:	bf08      	it	eq
 80083c2:	3d01      	subeq	r5, #1
 80083c4:	d0f7      	beq.n	80083b6 <__aeabi_dmul+0x1c6>
 80083c6:	ea43 0306 	orr.w	r3, r3, r6
 80083ca:	4770      	bx	lr
 80083cc:	ea94 0f0c 	teq	r4, ip
 80083d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80083d4:	bf18      	it	ne
 80083d6:	ea95 0f0c 	teqne	r5, ip
 80083da:	d00c      	beq.n	80083f6 <__aeabi_dmul+0x206>
 80083dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80083e0:	bf18      	it	ne
 80083e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80083e6:	d1d1      	bne.n	800838c <__aeabi_dmul+0x19c>
 80083e8:	ea81 0103 	eor.w	r1, r1, r3
 80083ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80083f0:	f04f 0000 	mov.w	r0, #0
 80083f4:	bd70      	pop	{r4, r5, r6, pc}
 80083f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80083fa:	bf06      	itte	eq
 80083fc:	4610      	moveq	r0, r2
 80083fe:	4619      	moveq	r1, r3
 8008400:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008404:	d019      	beq.n	800843a <__aeabi_dmul+0x24a>
 8008406:	ea94 0f0c 	teq	r4, ip
 800840a:	d102      	bne.n	8008412 <__aeabi_dmul+0x222>
 800840c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008410:	d113      	bne.n	800843a <__aeabi_dmul+0x24a>
 8008412:	ea95 0f0c 	teq	r5, ip
 8008416:	d105      	bne.n	8008424 <__aeabi_dmul+0x234>
 8008418:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800841c:	bf1c      	itt	ne
 800841e:	4610      	movne	r0, r2
 8008420:	4619      	movne	r1, r3
 8008422:	d10a      	bne.n	800843a <__aeabi_dmul+0x24a>
 8008424:	ea81 0103 	eor.w	r1, r1, r3
 8008428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800842c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8008430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008434:	f04f 0000 	mov.w	r0, #0
 8008438:	bd70      	pop	{r4, r5, r6, pc}
 800843a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800843e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8008442:	bd70      	pop	{r4, r5, r6, pc}

08008444 <__aeabi_ddiv>:
 8008444:	b570      	push	{r4, r5, r6, lr}
 8008446:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800844a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800844e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008452:	bf1d      	ittte	ne
 8008454:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008458:	ea94 0f0c 	teqne	r4, ip
 800845c:	ea95 0f0c 	teqne	r5, ip
 8008460:	f000 f8a7 	bleq	80085b2 <__aeabi_ddiv+0x16e>
 8008464:	eba4 0405 	sub.w	r4, r4, r5
 8008468:	ea81 0e03 	eor.w	lr, r1, r3
 800846c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008470:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008474:	f000 8088 	beq.w	8008588 <__aeabi_ddiv+0x144>
 8008478:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800847c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8008480:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8008484:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008488:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800848c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008490:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8008494:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008498:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800849c:	429d      	cmp	r5, r3
 800849e:	bf08      	it	eq
 80084a0:	4296      	cmpeq	r6, r2
 80084a2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80084a6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80084aa:	d202      	bcs.n	80084b2 <__aeabi_ddiv+0x6e>
 80084ac:	085b      	lsrs	r3, r3, #1
 80084ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80084b2:	1ab6      	subs	r6, r6, r2
 80084b4:	eb65 0503 	sbc.w	r5, r5, r3
 80084b8:	085b      	lsrs	r3, r3, #1
 80084ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80084be:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80084c2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80084c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80084ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80084ce:	bf22      	ittt	cs
 80084d0:	1ab6      	subcs	r6, r6, r2
 80084d2:	4675      	movcs	r5, lr
 80084d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80084d8:	085b      	lsrs	r3, r3, #1
 80084da:	ea4f 0232 	mov.w	r2, r2, rrx
 80084de:	ebb6 0e02 	subs.w	lr, r6, r2
 80084e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80084e6:	bf22      	ittt	cs
 80084e8:	1ab6      	subcs	r6, r6, r2
 80084ea:	4675      	movcs	r5, lr
 80084ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80084f0:	085b      	lsrs	r3, r3, #1
 80084f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80084f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80084fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80084fe:	bf22      	ittt	cs
 8008500:	1ab6      	subcs	r6, r6, r2
 8008502:	4675      	movcs	r5, lr
 8008504:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008508:	085b      	lsrs	r3, r3, #1
 800850a:	ea4f 0232 	mov.w	r2, r2, rrx
 800850e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008512:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008516:	bf22      	ittt	cs
 8008518:	1ab6      	subcs	r6, r6, r2
 800851a:	4675      	movcs	r5, lr
 800851c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008520:	ea55 0e06 	orrs.w	lr, r5, r6
 8008524:	d018      	beq.n	8008558 <__aeabi_ddiv+0x114>
 8008526:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800852a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800852e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8008532:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008536:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800853a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800853e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8008542:	d1c0      	bne.n	80084c6 <__aeabi_ddiv+0x82>
 8008544:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8008548:	d10b      	bne.n	8008562 <__aeabi_ddiv+0x11e>
 800854a:	ea41 0100 	orr.w	r1, r1, r0
 800854e:	f04f 0000 	mov.w	r0, #0
 8008552:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8008556:	e7b6      	b.n	80084c6 <__aeabi_ddiv+0x82>
 8008558:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800855c:	bf04      	itt	eq
 800855e:	4301      	orreq	r1, r0
 8008560:	2000      	moveq	r0, #0
 8008562:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008566:	bf88      	it	hi
 8008568:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800856c:	f63f aeaf 	bhi.w	80082ce <__aeabi_dmul+0xde>
 8008570:	ebb5 0c03 	subs.w	ip, r5, r3
 8008574:	bf04      	itt	eq
 8008576:	ebb6 0c02 	subseq.w	ip, r6, r2
 800857a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800857e:	f150 0000 	adcs.w	r0, r0, #0
 8008582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008586:	bd70      	pop	{r4, r5, r6, pc}
 8008588:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800858c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008590:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008594:	bfc2      	ittt	gt
 8008596:	ebd4 050c 	rsbsgt	r5, r4, ip
 800859a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800859e:	bd70      	popgt	{r4, r5, r6, pc}
 80085a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80085a4:	f04f 0e00 	mov.w	lr, #0
 80085a8:	3c01      	subs	r4, #1
 80085aa:	e690      	b.n	80082ce <__aeabi_dmul+0xde>
 80085ac:	ea45 0e06 	orr.w	lr, r5, r6
 80085b0:	e68d      	b.n	80082ce <__aeabi_dmul+0xde>
 80085b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80085b6:	ea94 0f0c 	teq	r4, ip
 80085ba:	bf08      	it	eq
 80085bc:	ea95 0f0c 	teqeq	r5, ip
 80085c0:	f43f af3b 	beq.w	800843a <__aeabi_dmul+0x24a>
 80085c4:	ea94 0f0c 	teq	r4, ip
 80085c8:	d10a      	bne.n	80085e0 <__aeabi_ddiv+0x19c>
 80085ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80085ce:	f47f af34 	bne.w	800843a <__aeabi_dmul+0x24a>
 80085d2:	ea95 0f0c 	teq	r5, ip
 80085d6:	f47f af25 	bne.w	8008424 <__aeabi_dmul+0x234>
 80085da:	4610      	mov	r0, r2
 80085dc:	4619      	mov	r1, r3
 80085de:	e72c      	b.n	800843a <__aeabi_dmul+0x24a>
 80085e0:	ea95 0f0c 	teq	r5, ip
 80085e4:	d106      	bne.n	80085f4 <__aeabi_ddiv+0x1b0>
 80085e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80085ea:	f43f aefd 	beq.w	80083e8 <__aeabi_dmul+0x1f8>
 80085ee:	4610      	mov	r0, r2
 80085f0:	4619      	mov	r1, r3
 80085f2:	e722      	b.n	800843a <__aeabi_dmul+0x24a>
 80085f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80085f8:	bf18      	it	ne
 80085fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80085fe:	f47f aec5 	bne.w	800838c <__aeabi_dmul+0x19c>
 8008602:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008606:	f47f af0d 	bne.w	8008424 <__aeabi_dmul+0x234>
 800860a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800860e:	f47f aeeb 	bne.w	80083e8 <__aeabi_dmul+0x1f8>
 8008612:	e712      	b.n	800843a <__aeabi_dmul+0x24a>

08008614 <__gedf2>:
 8008614:	f04f 3cff 	mov.w	ip, #4294967295
 8008618:	e006      	b.n	8008628 <__cmpdf2+0x4>
 800861a:	bf00      	nop

0800861c <__ledf2>:
 800861c:	f04f 0c01 	mov.w	ip, #1
 8008620:	e002      	b.n	8008628 <__cmpdf2+0x4>
 8008622:	bf00      	nop

08008624 <__cmpdf2>:
 8008624:	f04f 0c01 	mov.w	ip, #1
 8008628:	f84d cd04 	str.w	ip, [sp, #-4]!
 800862c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008630:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008634:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008638:	bf18      	it	ne
 800863a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800863e:	d01b      	beq.n	8008678 <__cmpdf2+0x54>
 8008640:	b001      	add	sp, #4
 8008642:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008646:	bf0c      	ite	eq
 8008648:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800864c:	ea91 0f03 	teqne	r1, r3
 8008650:	bf02      	ittt	eq
 8008652:	ea90 0f02 	teqeq	r0, r2
 8008656:	2000      	moveq	r0, #0
 8008658:	4770      	bxeq	lr
 800865a:	f110 0f00 	cmn.w	r0, #0
 800865e:	ea91 0f03 	teq	r1, r3
 8008662:	bf58      	it	pl
 8008664:	4299      	cmppl	r1, r3
 8008666:	bf08      	it	eq
 8008668:	4290      	cmpeq	r0, r2
 800866a:	bf2c      	ite	cs
 800866c:	17d8      	asrcs	r0, r3, #31
 800866e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008672:	f040 0001 	orr.w	r0, r0, #1
 8008676:	4770      	bx	lr
 8008678:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800867c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008680:	d102      	bne.n	8008688 <__cmpdf2+0x64>
 8008682:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008686:	d107      	bne.n	8008698 <__cmpdf2+0x74>
 8008688:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800868c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008690:	d1d6      	bne.n	8008640 <__cmpdf2+0x1c>
 8008692:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008696:	d0d3      	beq.n	8008640 <__cmpdf2+0x1c>
 8008698:	f85d 0b04 	ldr.w	r0, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop

080086a0 <__aeabi_cdrcmple>:
 80086a0:	4684      	mov	ip, r0
 80086a2:	4610      	mov	r0, r2
 80086a4:	4662      	mov	r2, ip
 80086a6:	468c      	mov	ip, r1
 80086a8:	4619      	mov	r1, r3
 80086aa:	4663      	mov	r3, ip
 80086ac:	e000      	b.n	80086b0 <__aeabi_cdcmpeq>
 80086ae:	bf00      	nop

080086b0 <__aeabi_cdcmpeq>:
 80086b0:	b501      	push	{r0, lr}
 80086b2:	f7ff ffb7 	bl	8008624 <__cmpdf2>
 80086b6:	2800      	cmp	r0, #0
 80086b8:	bf48      	it	mi
 80086ba:	f110 0f00 	cmnmi.w	r0, #0
 80086be:	bd01      	pop	{r0, pc}

080086c0 <__aeabi_dcmpeq>:
 80086c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80086c4:	f7ff fff4 	bl	80086b0 <__aeabi_cdcmpeq>
 80086c8:	bf0c      	ite	eq
 80086ca:	2001      	moveq	r0, #1
 80086cc:	2000      	movne	r0, #0
 80086ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80086d2:	bf00      	nop

080086d4 <__aeabi_dcmplt>:
 80086d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80086d8:	f7ff ffea 	bl	80086b0 <__aeabi_cdcmpeq>
 80086dc:	bf34      	ite	cc
 80086de:	2001      	movcc	r0, #1
 80086e0:	2000      	movcs	r0, #0
 80086e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80086e6:	bf00      	nop

080086e8 <__aeabi_dcmple>:
 80086e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80086ec:	f7ff ffe0 	bl	80086b0 <__aeabi_cdcmpeq>
 80086f0:	bf94      	ite	ls
 80086f2:	2001      	movls	r0, #1
 80086f4:	2000      	movhi	r0, #0
 80086f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80086fa:	bf00      	nop

080086fc <__aeabi_dcmpge>:
 80086fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008700:	f7ff ffce 	bl	80086a0 <__aeabi_cdrcmple>
 8008704:	bf94      	ite	ls
 8008706:	2001      	movls	r0, #1
 8008708:	2000      	movhi	r0, #0
 800870a:	f85d fb08 	ldr.w	pc, [sp], #8
 800870e:	bf00      	nop

08008710 <__aeabi_dcmpgt>:
 8008710:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008714:	f7ff ffc4 	bl	80086a0 <__aeabi_cdrcmple>
 8008718:	bf34      	ite	cc
 800871a:	2001      	movcc	r0, #1
 800871c:	2000      	movcs	r0, #0
 800871e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008722:	bf00      	nop

08008724 <__aeabi_dcmpun>:
 8008724:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008728:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800872c:	d102      	bne.n	8008734 <__aeabi_dcmpun+0x10>
 800872e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008732:	d10a      	bne.n	800874a <__aeabi_dcmpun+0x26>
 8008734:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800873c:	d102      	bne.n	8008744 <__aeabi_dcmpun+0x20>
 800873e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008742:	d102      	bne.n	800874a <__aeabi_dcmpun+0x26>
 8008744:	f04f 0000 	mov.w	r0, #0
 8008748:	4770      	bx	lr
 800874a:	f04f 0001 	mov.w	r0, #1
 800874e:	4770      	bx	lr

08008750 <__aeabi_d2iz>:
 8008750:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008754:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008758:	d215      	bcs.n	8008786 <__aeabi_d2iz+0x36>
 800875a:	d511      	bpl.n	8008780 <__aeabi_d2iz+0x30>
 800875c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008760:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008764:	d912      	bls.n	800878c <__aeabi_d2iz+0x3c>
 8008766:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800876a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800876e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008772:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008776:	fa23 f002 	lsr.w	r0, r3, r2
 800877a:	bf18      	it	ne
 800877c:	4240      	negne	r0, r0
 800877e:	4770      	bx	lr
 8008780:	f04f 0000 	mov.w	r0, #0
 8008784:	4770      	bx	lr
 8008786:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800878a:	d105      	bne.n	8008798 <__aeabi_d2iz+0x48>
 800878c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8008790:	bf08      	it	eq
 8008792:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8008796:	4770      	bx	lr
 8008798:	f04f 0000 	mov.w	r0, #0
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop

080087a0 <__aeabi_d2uiz>:
 80087a0:	004a      	lsls	r2, r1, #1
 80087a2:	d211      	bcs.n	80087c8 <__aeabi_d2uiz+0x28>
 80087a4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80087a8:	d211      	bcs.n	80087ce <__aeabi_d2uiz+0x2e>
 80087aa:	d50d      	bpl.n	80087c8 <__aeabi_d2uiz+0x28>
 80087ac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80087b0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80087b4:	d40e      	bmi.n	80087d4 <__aeabi_d2uiz+0x34>
 80087b6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80087ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80087be:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80087c2:	fa23 f002 	lsr.w	r0, r3, r2
 80087c6:	4770      	bx	lr
 80087c8:	f04f 0000 	mov.w	r0, #0
 80087cc:	4770      	bx	lr
 80087ce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80087d2:	d102      	bne.n	80087da <__aeabi_d2uiz+0x3a>
 80087d4:	f04f 30ff 	mov.w	r0, #4294967295
 80087d8:	4770      	bx	lr
 80087da:	f04f 0000 	mov.w	r0, #0
 80087de:	4770      	bx	lr

080087e0 <__aeabi_d2f>:
 80087e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80087e4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80087e8:	bf24      	itt	cs
 80087ea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80087ee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80087f2:	d90d      	bls.n	8008810 <__aeabi_d2f+0x30>
 80087f4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80087f8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80087fc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008800:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8008804:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008808:	bf08      	it	eq
 800880a:	f020 0001 	biceq.w	r0, r0, #1
 800880e:	4770      	bx	lr
 8008810:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8008814:	d121      	bne.n	800885a <__aeabi_d2f+0x7a>
 8008816:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800881a:	bfbc      	itt	lt
 800881c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8008820:	4770      	bxlt	lr
 8008822:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008826:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800882a:	f1c2 0218 	rsb	r2, r2, #24
 800882e:	f1c2 0c20 	rsb	ip, r2, #32
 8008832:	fa10 f30c 	lsls.w	r3, r0, ip
 8008836:	fa20 f002 	lsr.w	r0, r0, r2
 800883a:	bf18      	it	ne
 800883c:	f040 0001 	orrne.w	r0, r0, #1
 8008840:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008844:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008848:	fa03 fc0c 	lsl.w	ip, r3, ip
 800884c:	ea40 000c 	orr.w	r0, r0, ip
 8008850:	fa23 f302 	lsr.w	r3, r3, r2
 8008854:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008858:	e7cc      	b.n	80087f4 <__aeabi_d2f+0x14>
 800885a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800885e:	d107      	bne.n	8008870 <__aeabi_d2f+0x90>
 8008860:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008864:	bf1e      	ittt	ne
 8008866:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800886a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800886e:	4770      	bxne	lr
 8008870:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8008874:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8008878:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop

08008880 <__aeabi_uldivmod>:
 8008880:	b953      	cbnz	r3, 8008898 <__aeabi_uldivmod+0x18>
 8008882:	b94a      	cbnz	r2, 8008898 <__aeabi_uldivmod+0x18>
 8008884:	2900      	cmp	r1, #0
 8008886:	bf08      	it	eq
 8008888:	2800      	cmpeq	r0, #0
 800888a:	bf1c      	itt	ne
 800888c:	f04f 31ff 	movne.w	r1, #4294967295
 8008890:	f04f 30ff 	movne.w	r0, #4294967295
 8008894:	f000 b9a0 	b.w	8008bd8 <__aeabi_idiv0>
 8008898:	f1ad 0c08 	sub.w	ip, sp, #8
 800889c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80088a0:	f000 f83c 	bl	800891c <__udivmoddi4>
 80088a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80088a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088ac:	b004      	add	sp, #16
 80088ae:	4770      	bx	lr

080088b0 <__aeabi_d2lz>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	2200      	movs	r2, #0
 80088b4:	2300      	movs	r3, #0
 80088b6:	4604      	mov	r4, r0
 80088b8:	460d      	mov	r5, r1
 80088ba:	f7ff ff0b 	bl	80086d4 <__aeabi_dcmplt>
 80088be:	b928      	cbnz	r0, 80088cc <__aeabi_d2lz+0x1c>
 80088c0:	4620      	mov	r0, r4
 80088c2:	4629      	mov	r1, r5
 80088c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088c8:	f000 b80a 	b.w	80088e0 <__aeabi_d2ulz>
 80088cc:	4620      	mov	r0, r4
 80088ce:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80088d2:	f000 f805 	bl	80088e0 <__aeabi_d2ulz>
 80088d6:	4240      	negs	r0, r0
 80088d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80088dc:	bd38      	pop	{r3, r4, r5, pc}
 80088de:	bf00      	nop

080088e0 <__aeabi_d2ulz>:
 80088e0:	b5d0      	push	{r4, r6, r7, lr}
 80088e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008914 <__aeabi_d2ulz+0x34>)
 80088e4:	2200      	movs	r2, #0
 80088e6:	4606      	mov	r6, r0
 80088e8:	460f      	mov	r7, r1
 80088ea:	f7ff fc81 	bl	80081f0 <__aeabi_dmul>
 80088ee:	f7ff ff57 	bl	80087a0 <__aeabi_d2uiz>
 80088f2:	4604      	mov	r4, r0
 80088f4:	f7ff fc02 	bl	80080fc <__aeabi_ui2d>
 80088f8:	4b07      	ldr	r3, [pc, #28]	@ (8008918 <__aeabi_d2ulz+0x38>)
 80088fa:	2200      	movs	r2, #0
 80088fc:	f7ff fc78 	bl	80081f0 <__aeabi_dmul>
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	4630      	mov	r0, r6
 8008906:	4639      	mov	r1, r7
 8008908:	f7ff faba 	bl	8007e80 <__aeabi_dsub>
 800890c:	f7ff ff48 	bl	80087a0 <__aeabi_d2uiz>
 8008910:	4621      	mov	r1, r4
 8008912:	bdd0      	pop	{r4, r6, r7, pc}
 8008914:	3df00000 	.word	0x3df00000
 8008918:	41f00000 	.word	0x41f00000

0800891c <__udivmoddi4>:
 800891c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008920:	9d08      	ldr	r5, [sp, #32]
 8008922:	460c      	mov	r4, r1
 8008924:	2b00      	cmp	r3, #0
 8008926:	d14e      	bne.n	80089c6 <__udivmoddi4+0xaa>
 8008928:	4694      	mov	ip, r2
 800892a:	458c      	cmp	ip, r1
 800892c:	4686      	mov	lr, r0
 800892e:	fab2 f282 	clz	r2, r2
 8008932:	d962      	bls.n	80089fa <__udivmoddi4+0xde>
 8008934:	b14a      	cbz	r2, 800894a <__udivmoddi4+0x2e>
 8008936:	f1c2 0320 	rsb	r3, r2, #32
 800893a:	4091      	lsls	r1, r2
 800893c:	fa20 f303 	lsr.w	r3, r0, r3
 8008940:	fa0c fc02 	lsl.w	ip, ip, r2
 8008944:	4319      	orrs	r1, r3
 8008946:	fa00 fe02 	lsl.w	lr, r0, r2
 800894a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800894e:	fa1f f68c 	uxth.w	r6, ip
 8008952:	fbb1 f4f7 	udiv	r4, r1, r7
 8008956:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800895a:	fb07 1114 	mls	r1, r7, r4, r1
 800895e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008962:	fb04 f106 	mul.w	r1, r4, r6
 8008966:	4299      	cmp	r1, r3
 8008968:	d90a      	bls.n	8008980 <__udivmoddi4+0x64>
 800896a:	eb1c 0303 	adds.w	r3, ip, r3
 800896e:	f104 30ff 	add.w	r0, r4, #4294967295
 8008972:	f080 8112 	bcs.w	8008b9a <__udivmoddi4+0x27e>
 8008976:	4299      	cmp	r1, r3
 8008978:	f240 810f 	bls.w	8008b9a <__udivmoddi4+0x27e>
 800897c:	3c02      	subs	r4, #2
 800897e:	4463      	add	r3, ip
 8008980:	1a59      	subs	r1, r3, r1
 8008982:	fa1f f38e 	uxth.w	r3, lr
 8008986:	fbb1 f0f7 	udiv	r0, r1, r7
 800898a:	fb07 1110 	mls	r1, r7, r0, r1
 800898e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008992:	fb00 f606 	mul.w	r6, r0, r6
 8008996:	429e      	cmp	r6, r3
 8008998:	d90a      	bls.n	80089b0 <__udivmoddi4+0x94>
 800899a:	eb1c 0303 	adds.w	r3, ip, r3
 800899e:	f100 31ff 	add.w	r1, r0, #4294967295
 80089a2:	f080 80fc 	bcs.w	8008b9e <__udivmoddi4+0x282>
 80089a6:	429e      	cmp	r6, r3
 80089a8:	f240 80f9 	bls.w	8008b9e <__udivmoddi4+0x282>
 80089ac:	4463      	add	r3, ip
 80089ae:	3802      	subs	r0, #2
 80089b0:	1b9b      	subs	r3, r3, r6
 80089b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80089b6:	2100      	movs	r1, #0
 80089b8:	b11d      	cbz	r5, 80089c2 <__udivmoddi4+0xa6>
 80089ba:	40d3      	lsrs	r3, r2
 80089bc:	2200      	movs	r2, #0
 80089be:	e9c5 3200 	strd	r3, r2, [r5]
 80089c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089c6:	428b      	cmp	r3, r1
 80089c8:	d905      	bls.n	80089d6 <__udivmoddi4+0xba>
 80089ca:	b10d      	cbz	r5, 80089d0 <__udivmoddi4+0xb4>
 80089cc:	e9c5 0100 	strd	r0, r1, [r5]
 80089d0:	2100      	movs	r1, #0
 80089d2:	4608      	mov	r0, r1
 80089d4:	e7f5      	b.n	80089c2 <__udivmoddi4+0xa6>
 80089d6:	fab3 f183 	clz	r1, r3
 80089da:	2900      	cmp	r1, #0
 80089dc:	d146      	bne.n	8008a6c <__udivmoddi4+0x150>
 80089de:	42a3      	cmp	r3, r4
 80089e0:	d302      	bcc.n	80089e8 <__udivmoddi4+0xcc>
 80089e2:	4290      	cmp	r0, r2
 80089e4:	f0c0 80f0 	bcc.w	8008bc8 <__udivmoddi4+0x2ac>
 80089e8:	1a86      	subs	r6, r0, r2
 80089ea:	eb64 0303 	sbc.w	r3, r4, r3
 80089ee:	2001      	movs	r0, #1
 80089f0:	2d00      	cmp	r5, #0
 80089f2:	d0e6      	beq.n	80089c2 <__udivmoddi4+0xa6>
 80089f4:	e9c5 6300 	strd	r6, r3, [r5]
 80089f8:	e7e3      	b.n	80089c2 <__udivmoddi4+0xa6>
 80089fa:	2a00      	cmp	r2, #0
 80089fc:	f040 8090 	bne.w	8008b20 <__udivmoddi4+0x204>
 8008a00:	eba1 040c 	sub.w	r4, r1, ip
 8008a04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008a08:	fa1f f78c 	uxth.w	r7, ip
 8008a0c:	2101      	movs	r1, #1
 8008a0e:	fbb4 f6f8 	udiv	r6, r4, r8
 8008a12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008a16:	fb08 4416 	mls	r4, r8, r6, r4
 8008a1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008a1e:	fb07 f006 	mul.w	r0, r7, r6
 8008a22:	4298      	cmp	r0, r3
 8008a24:	d908      	bls.n	8008a38 <__udivmoddi4+0x11c>
 8008a26:	eb1c 0303 	adds.w	r3, ip, r3
 8008a2a:	f106 34ff 	add.w	r4, r6, #4294967295
 8008a2e:	d202      	bcs.n	8008a36 <__udivmoddi4+0x11a>
 8008a30:	4298      	cmp	r0, r3
 8008a32:	f200 80cd 	bhi.w	8008bd0 <__udivmoddi4+0x2b4>
 8008a36:	4626      	mov	r6, r4
 8008a38:	1a1c      	subs	r4, r3, r0
 8008a3a:	fa1f f38e 	uxth.w	r3, lr
 8008a3e:	fbb4 f0f8 	udiv	r0, r4, r8
 8008a42:	fb08 4410 	mls	r4, r8, r0, r4
 8008a46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008a4a:	fb00 f707 	mul.w	r7, r0, r7
 8008a4e:	429f      	cmp	r7, r3
 8008a50:	d908      	bls.n	8008a64 <__udivmoddi4+0x148>
 8008a52:	eb1c 0303 	adds.w	r3, ip, r3
 8008a56:	f100 34ff 	add.w	r4, r0, #4294967295
 8008a5a:	d202      	bcs.n	8008a62 <__udivmoddi4+0x146>
 8008a5c:	429f      	cmp	r7, r3
 8008a5e:	f200 80b0 	bhi.w	8008bc2 <__udivmoddi4+0x2a6>
 8008a62:	4620      	mov	r0, r4
 8008a64:	1bdb      	subs	r3, r3, r7
 8008a66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008a6a:	e7a5      	b.n	80089b8 <__udivmoddi4+0x9c>
 8008a6c:	f1c1 0620 	rsb	r6, r1, #32
 8008a70:	408b      	lsls	r3, r1
 8008a72:	fa22 f706 	lsr.w	r7, r2, r6
 8008a76:	431f      	orrs	r7, r3
 8008a78:	fa20 fc06 	lsr.w	ip, r0, r6
 8008a7c:	fa04 f301 	lsl.w	r3, r4, r1
 8008a80:	ea43 030c 	orr.w	r3, r3, ip
 8008a84:	40f4      	lsrs	r4, r6
 8008a86:	fa00 f801 	lsl.w	r8, r0, r1
 8008a8a:	0c38      	lsrs	r0, r7, #16
 8008a8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8008a90:	fbb4 fef0 	udiv	lr, r4, r0
 8008a94:	fa1f fc87 	uxth.w	ip, r7
 8008a98:	fb00 441e 	mls	r4, r0, lr, r4
 8008a9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008aa0:	fb0e f90c 	mul.w	r9, lr, ip
 8008aa4:	45a1      	cmp	r9, r4
 8008aa6:	fa02 f201 	lsl.w	r2, r2, r1
 8008aaa:	d90a      	bls.n	8008ac2 <__udivmoddi4+0x1a6>
 8008aac:	193c      	adds	r4, r7, r4
 8008aae:	f10e 3aff 	add.w	sl, lr, #4294967295
 8008ab2:	f080 8084 	bcs.w	8008bbe <__udivmoddi4+0x2a2>
 8008ab6:	45a1      	cmp	r9, r4
 8008ab8:	f240 8081 	bls.w	8008bbe <__udivmoddi4+0x2a2>
 8008abc:	f1ae 0e02 	sub.w	lr, lr, #2
 8008ac0:	443c      	add	r4, r7
 8008ac2:	eba4 0409 	sub.w	r4, r4, r9
 8008ac6:	fa1f f983 	uxth.w	r9, r3
 8008aca:	fbb4 f3f0 	udiv	r3, r4, r0
 8008ace:	fb00 4413 	mls	r4, r0, r3, r4
 8008ad2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008ad6:	fb03 fc0c 	mul.w	ip, r3, ip
 8008ada:	45a4      	cmp	ip, r4
 8008adc:	d907      	bls.n	8008aee <__udivmoddi4+0x1d2>
 8008ade:	193c      	adds	r4, r7, r4
 8008ae0:	f103 30ff 	add.w	r0, r3, #4294967295
 8008ae4:	d267      	bcs.n	8008bb6 <__udivmoddi4+0x29a>
 8008ae6:	45a4      	cmp	ip, r4
 8008ae8:	d965      	bls.n	8008bb6 <__udivmoddi4+0x29a>
 8008aea:	3b02      	subs	r3, #2
 8008aec:	443c      	add	r4, r7
 8008aee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8008af2:	fba0 9302 	umull	r9, r3, r0, r2
 8008af6:	eba4 040c 	sub.w	r4, r4, ip
 8008afa:	429c      	cmp	r4, r3
 8008afc:	46ce      	mov	lr, r9
 8008afe:	469c      	mov	ip, r3
 8008b00:	d351      	bcc.n	8008ba6 <__udivmoddi4+0x28a>
 8008b02:	d04e      	beq.n	8008ba2 <__udivmoddi4+0x286>
 8008b04:	b155      	cbz	r5, 8008b1c <__udivmoddi4+0x200>
 8008b06:	ebb8 030e 	subs.w	r3, r8, lr
 8008b0a:	eb64 040c 	sbc.w	r4, r4, ip
 8008b0e:	fa04 f606 	lsl.w	r6, r4, r6
 8008b12:	40cb      	lsrs	r3, r1
 8008b14:	431e      	orrs	r6, r3
 8008b16:	40cc      	lsrs	r4, r1
 8008b18:	e9c5 6400 	strd	r6, r4, [r5]
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	e750      	b.n	80089c2 <__udivmoddi4+0xa6>
 8008b20:	f1c2 0320 	rsb	r3, r2, #32
 8008b24:	fa20 f103 	lsr.w	r1, r0, r3
 8008b28:	fa0c fc02 	lsl.w	ip, ip, r2
 8008b2c:	fa24 f303 	lsr.w	r3, r4, r3
 8008b30:	4094      	lsls	r4, r2
 8008b32:	430c      	orrs	r4, r1
 8008b34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008b38:	fa00 fe02 	lsl.w	lr, r0, r2
 8008b3c:	fa1f f78c 	uxth.w	r7, ip
 8008b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8008b44:	fb08 3110 	mls	r1, r8, r0, r3
 8008b48:	0c23      	lsrs	r3, r4, #16
 8008b4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008b4e:	fb00 f107 	mul.w	r1, r0, r7
 8008b52:	4299      	cmp	r1, r3
 8008b54:	d908      	bls.n	8008b68 <__udivmoddi4+0x24c>
 8008b56:	eb1c 0303 	adds.w	r3, ip, r3
 8008b5a:	f100 36ff 	add.w	r6, r0, #4294967295
 8008b5e:	d22c      	bcs.n	8008bba <__udivmoddi4+0x29e>
 8008b60:	4299      	cmp	r1, r3
 8008b62:	d92a      	bls.n	8008bba <__udivmoddi4+0x29e>
 8008b64:	3802      	subs	r0, #2
 8008b66:	4463      	add	r3, ip
 8008b68:	1a5b      	subs	r3, r3, r1
 8008b6a:	b2a4      	uxth	r4, r4
 8008b6c:	fbb3 f1f8 	udiv	r1, r3, r8
 8008b70:	fb08 3311 	mls	r3, r8, r1, r3
 8008b74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b78:	fb01 f307 	mul.w	r3, r1, r7
 8008b7c:	42a3      	cmp	r3, r4
 8008b7e:	d908      	bls.n	8008b92 <__udivmoddi4+0x276>
 8008b80:	eb1c 0404 	adds.w	r4, ip, r4
 8008b84:	f101 36ff 	add.w	r6, r1, #4294967295
 8008b88:	d213      	bcs.n	8008bb2 <__udivmoddi4+0x296>
 8008b8a:	42a3      	cmp	r3, r4
 8008b8c:	d911      	bls.n	8008bb2 <__udivmoddi4+0x296>
 8008b8e:	3902      	subs	r1, #2
 8008b90:	4464      	add	r4, ip
 8008b92:	1ae4      	subs	r4, r4, r3
 8008b94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008b98:	e739      	b.n	8008a0e <__udivmoddi4+0xf2>
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	e6f0      	b.n	8008980 <__udivmoddi4+0x64>
 8008b9e:	4608      	mov	r0, r1
 8008ba0:	e706      	b.n	80089b0 <__udivmoddi4+0x94>
 8008ba2:	45c8      	cmp	r8, r9
 8008ba4:	d2ae      	bcs.n	8008b04 <__udivmoddi4+0x1e8>
 8008ba6:	ebb9 0e02 	subs.w	lr, r9, r2
 8008baa:	eb63 0c07 	sbc.w	ip, r3, r7
 8008bae:	3801      	subs	r0, #1
 8008bb0:	e7a8      	b.n	8008b04 <__udivmoddi4+0x1e8>
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	e7ed      	b.n	8008b92 <__udivmoddi4+0x276>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	e799      	b.n	8008aee <__udivmoddi4+0x1d2>
 8008bba:	4630      	mov	r0, r6
 8008bbc:	e7d4      	b.n	8008b68 <__udivmoddi4+0x24c>
 8008bbe:	46d6      	mov	lr, sl
 8008bc0:	e77f      	b.n	8008ac2 <__udivmoddi4+0x1a6>
 8008bc2:	4463      	add	r3, ip
 8008bc4:	3802      	subs	r0, #2
 8008bc6:	e74d      	b.n	8008a64 <__udivmoddi4+0x148>
 8008bc8:	4606      	mov	r6, r0
 8008bca:	4623      	mov	r3, r4
 8008bcc:	4608      	mov	r0, r1
 8008bce:	e70f      	b.n	80089f0 <__udivmoddi4+0xd4>
 8008bd0:	3e02      	subs	r6, #2
 8008bd2:	4463      	add	r3, ip
 8008bd4:	e730      	b.n	8008a38 <__udivmoddi4+0x11c>
 8008bd6:	bf00      	nop

08008bd8 <__aeabi_idiv0>:
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop

08008bdc <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8008be4:	4b07      	ldr	r3, [pc, #28]	@ (8008c04 <LL_C2_PWR_SetPowerMode+0x28>)
 8008be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bea:	f023 0207 	bic.w	r2, r3, #7
 8008bee:	4905      	ldr	r1, [pc, #20]	@ (8008c04 <LL_C2_PWR_SetPowerMode+0x28>)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8008bf8:	bf00      	nop
 8008bfa:	370c      	adds	r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr
 8008c04:	58000400 	.word	0x58000400

08008c08 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8008c10:	4b06      	ldr	r3, [pc, #24]	@ (8008c2c <LL_EXTI_EnableIT_32_63+0x24>)
 8008c12:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8008c16:	4905      	ldr	r1, [pc, #20]	@ (8008c2c <LL_EXTI_EnableIT_32_63+0x24>)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	58000800 	.word	0x58000800

08008c30 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b083      	sub	sp, #12
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8008c38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8008c68 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8008c3e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8008c42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008c4a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	021b      	lsls	r3, r3, #8
 8008c52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008c56:	4313      	orrs	r3, r2
 8008c58:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8008c5c:	bf00      	nop
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr
 8008c68:	cafecafe 	.word	0xcafecafe

08008c6c <LL_RCC_HSI_EnableAutoFromStop>:
  * @brief  Enable HSI Automatic from stop mode
  * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSIASFS);
 8008c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c7a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008c7e:	6013      	str	r3, [r2, #0]
}
 8008c80:	bf00      	nop
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr

08008c8a <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b083      	sub	sp, #12
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8008c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008c9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	608b      	str	r3, [r1, #8]
}
 8008ca6:	bf00      	nop
 8008ca8:	370c      	adds	r7, #12
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr
	...

08008cb4 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008cb8:	4b05      	ldr	r3, [pc, #20]	@ (8008cd0 <LL_LPM_EnableSleep+0x1c>)
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	4a04      	ldr	r2, [pc, #16]	@ (8008cd0 <LL_LPM_EnableSleep+0x1c>)
 8008cbe:	f023 0304 	bic.w	r3, r3, #4
 8008cc2:	6113      	str	r3, [r2, #16]
}
 8008cc4:	bf00      	nop
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	e000ed00 	.word	0xe000ed00

08008cd4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	22ff      	movs	r2, #255	@ 0xff
 8008ce0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8008ce2:	bf00      	nop
 8008ce4:	370c      	adds	r7, #12
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr

08008cee <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8008cee:	b480      	push	{r7}
 8008cf0:	b083      	sub	sp, #12
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	22ca      	movs	r2, #202	@ 0xca
 8008cfa:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2253      	movs	r2, #83	@ 0x53
 8008d00:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8008d02:	bf00      	nop
 8008d04:	370c      	adds	r7, #12
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr

08008d0e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8008d0e:	b480      	push	{r7}
 8008d10:	b083      	sub	sp, #12
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]
 8008d16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	f023 0207 	bic.w	r2, r3, #7
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	431a      	orrs	r2, r3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	609a      	str	r2, [r3, #8]
}
 8008d28:	bf00      	nop
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8008d38:	4b04      	ldr	r3, [pc, #16]	@ (8008d4c <MX_APPE_Config+0x18>)
 8008d3a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8008d3e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8008d40:	f000 f824 	bl	8008d8c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8008d44:	f000 f829 	bl	8008d9a <Config_HSE>

  return;
 8008d48:	bf00      	nop
}
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	58004000 	.word	0x58004000

08008d50 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8008d54:	f000 f835 	bl	8008dc2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8008d58:	f000 f84e 	bl	8008df8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8008d5c:	4903      	ldr	r1, [pc, #12]	@ (8008d6c <MX_APPE_Init+0x1c>)
 8008d5e:	2000      	movs	r0, #0
 8008d60:	f000 f9b0 	bl	80090c4 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8008d64:	f000 f860 	bl	8008e28 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8008d68:	bf00      	nop
}
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	2000031c 	.word	0x2000031c

08008d70 <Init_Smps>:

void Init_Smps(void)
{
 8008d70:	b480      	push	{r7}
 8008d72:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8008d74:	bf00      	nop
}
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr

08008d7e <Init_Exti>:

void Init_Exti(void)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8008d82:	2050      	movs	r0, #80	@ 0x50
 8008d84:	f7ff ff40 	bl	8008c08 <LL_EXTI_EnableIT_32_63>

  return;
 8008d88:	bf00      	nop
}
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <Reset_Device>:
#endif /* CFG_DEBUG_TRACE != 0 */

  return;
}
static void Reset_Device(void)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8008d90:	bf00      	nop
}
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b082      	sub	sp, #8
 8008d9e:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8008da0:	2000      	movs	r0, #0
 8008da2:	f009 f893 	bl	8011ecc <OTP_Read>
 8008da6:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d005      	beq.n	8008dba <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	799b      	ldrb	r3, [r3, #6]
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7ff ff3c 	bl	8008c30 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8008db8:	bf00      	nop
 8008dba:	bf00      	nop
}
 8008dbc:	3708      	adds	r7, #8
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}

08008dc2 <System_Init>:

static void System_Init(void)
{
 8008dc2:	b580      	push	{r7, lr}
 8008dc4:	af00      	add	r7, sp, #0
  Init_Smps();
 8008dc6:	f7ff ffd3 	bl	8008d70 <Init_Smps>

  Init_Exti();
 8008dca:	f7ff ffd8 	bl	8008d7e <Init_Exti>

  Init_Rtc();
 8008dce:	f000 f803 	bl	8008dd8 <Init_Rtc>

  return;
 8008dd2:	bf00      	nop
}
 8008dd4:	bd80      	pop	{r7, pc}
	...

08008dd8 <Init_Rtc>:

static void Init_Rtc(void)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8008ddc:	4805      	ldr	r0, [pc, #20]	@ (8008df4 <Init_Rtc+0x1c>)
 8008dde:	f7ff ff86 	bl	8008cee <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8008de2:	2100      	movs	r1, #0
 8008de4:	4803      	ldr	r0, [pc, #12]	@ (8008df4 <Init_Rtc+0x1c>)
 8008de6:	f7ff ff92 	bl	8008d0e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8008dea:	4802      	ldr	r0, [pc, #8]	@ (8008df4 <Init_Rtc+0x1c>)
 8008dec:	f7ff ff72 	bl	8008cd4 <LL_RTC_EnableWriteProtection>

  return;
 8008df0:	bf00      	nop
}
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	40002800 	.word	0x40002800

08008df8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	af00      	add	r7, sp, #0
  /* Before going to stop or standby modes, do the settings so that system clock and IP80215.4 clock start on HSI automatically */
  LL_RCC_HSI_EnableAutoFromStop();
 8008dfc:	f7ff ff36 	bl	8008c6c <LL_RCC_HSI_EnableAutoFromStop>

  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8008e00:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008e04:	f7ff ff41 	bl	8008c8a <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8008e08:	f00d fcd6 	bl	80167b8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8008e0c:	2004      	movs	r0, #4
 8008e0e:	f7ff fee5 	bl	8008bdc <LL_C2_PWR_SetPowerMode>

  /* Disable Stop & Off Modes until Initialisation is complete */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8008e12:	2101      	movs	r1, #1
 8008e14:	2001      	movs	r0, #1
 8008e16:	f00d fd11 	bl	801683c <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8008e1a:	2101      	movs	r1, #1
 8008e1c:	2001      	movs	r0, #1
 8008e1e:	f00d fcdd 	bl	80167dc <UTIL_LPM_SetStopMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8008e22:	bf00      	nop
}
 8008e24:	bd80      	pop	{r7, pc}
	...

08008e28 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b088      	sub	sp, #32
 8008e2c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8008e2e:	f009 fb33 	bl	8012498 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, UTIL_SEQ_RFU, shci_user_evt_proc);
 8008e32:	4a14      	ldr	r2, [pc, #80]	@ (8008e84 <appe_Tl_Init+0x5c>)
 8008e34:	2100      	movs	r1, #0
 8008e36:	2008      	movs	r0, #8
 8008e38:	f00d fe2c 	bl	8016a94 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8008e3c:	4b12      	ldr	r3, [pc, #72]	@ (8008e88 <appe_Tl_Init+0x60>)
 8008e3e:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8008e40:	4b12      	ldr	r3, [pc, #72]	@ (8008e8c <appe_Tl_Init+0x64>)
 8008e42:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8008e44:	463b      	mov	r3, r7
 8008e46:	4619      	mov	r1, r3
 8008e48:	4811      	ldr	r0, [pc, #68]	@ (8008e90 <appe_Tl_Init+0x68>)
 8008e4a:	f009 f929 	bl	80120a0 <shci_init>

  /**< Memory Manager channel initialization */
  memset(&tl_mm_config, 0, sizeof(TL_MM_Config_t));
 8008e4e:	f107 0308 	add.w	r3, r7, #8
 8008e52:	2218      	movs	r2, #24
 8008e54:	2100      	movs	r1, #0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f00e fae6 	bl	8017428 <memset>
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8008e60:	4b0c      	ldr	r3, [pc, #48]	@ (8008e94 <appe_Tl_Init+0x6c>)
 8008e62:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8008e64:	4b0c      	ldr	r3, [pc, #48]	@ (8008e98 <appe_Tl_Init+0x70>)
 8008e66:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8008e68:	f240 533c 	movw	r3, #1340	@ 0x53c
 8008e6c:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8008e6e:	f107 0308 	add.w	r3, r7, #8
 8008e72:	4618      	mov	r0, r3
 8008e74:	f009 fc6c 	bl	8012750 <TL_MM_Init>

  TL_Enable();
 8008e78:	f009 fb08 	bl	801248c <TL_Enable>

  return;
 8008e7c:	bf00      	nop
}
 8008e7e:	3720      	adds	r7, #32
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	080120d9 	.word	0x080120d9
 8008e88:	20030620 	.word	0x20030620
 8008e8c:	08008e9d 	.word	0x08008e9d
 8008e90:	08008eb3 	.word	0x08008eb3
 8008e94:	2003072c 	.word	0x2003072c
 8008e98:	200300e4 	.word	0x200300e4

08008e9c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8008ea6:	bf00      	nop
}
 8008ea8:	370c      	adds	r7, #12
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr

08008eb2 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b084      	sub	sp, #16
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	330b      	adds	r3, #11
 8008ec0:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	881b      	ldrh	r3, [r3, #0]
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	f5b3 4f12 	cmp.w	r3, #37376	@ 0x9200
 8008ecc:	d004      	beq.n	8008ed8 <APPE_SysUserEvtRx+0x26>
 8008ece:	f249 2201 	movw	r2, #37377	@ 0x9201
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d003      	beq.n	8008ede <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 8008ed6:	e008      	b.n	8008eea <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 8008ed8:	f000 f844 	bl	8008f64 <APPE_SysEvtReadyProcessing>
         break;
 8008edc:	e005      	b.n	8008eea <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	789b      	ldrb	r3, [r3, #2]
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f000 f806 	bl	8008ef4 <APPE_SysEvtError>
         break;
 8008ee8:	bf00      	nop
  }
  return;
 8008eea:	bf00      	nop
}
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
	...

08008ef4 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(SCHI_SystemErrCode_t ErrorCode)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	4603      	mov	r3, r0
 8008efc:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 8008efe:	79fb      	ldrb	r3, [r7, #7]
 8008f00:	2bc8      	cmp	r3, #200	@ 0xc8
 8008f02:	d10f      	bne.n	8008f24 <APPE_SysEvtError+0x30>
  {
  case ERR_ZIGBEE_UNKNOWN_CMD:
       APP_DBG("** ERR_ZIGBEE : UNKNOWN_CMD \n");
 8008f04:	4812      	ldr	r0, [pc, #72]	@ (8008f50 <APPE_SysEvtError+0x5c>)
 8008f06:	f008 ffb9 	bl	8011e7c <DbgTraceGetFileName>
 8008f0a:	4601      	mov	r1, r0
 8008f0c:	f240 13bd 	movw	r3, #445	@ 0x1bd
 8008f10:	4a10      	ldr	r2, [pc, #64]	@ (8008f54 <APPE_SysEvtError+0x60>)
 8008f12:	4811      	ldr	r0, [pc, #68]	@ (8008f58 <APPE_SysEvtError+0x64>)
 8008f14:	f00e f86c 	bl	8016ff0 <iprintf>
 8008f18:	4a10      	ldr	r2, [pc, #64]	@ (8008f5c <APPE_SysEvtError+0x68>)
 8008f1a:	2101      	movs	r1, #1
 8008f1c:	2000      	movs	r0, #0
 8008f1e:	f001 f869 	bl	8009ff4 <logApplication>
       break;
 8008f22:	e010      	b.n	8008f46 <APPE_SysEvtError+0x52>
  default:
       APP_DBG("** ERR_ZIGBEE : ErroCode=%d \n",ErrorCode);
 8008f24:	480a      	ldr	r0, [pc, #40]	@ (8008f50 <APPE_SysEvtError+0x5c>)
 8008f26:	f008 ffa9 	bl	8011e7c <DbgTraceGetFileName>
 8008f2a:	4601      	mov	r1, r0
 8008f2c:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8008f30:	4a08      	ldr	r2, [pc, #32]	@ (8008f54 <APPE_SysEvtError+0x60>)
 8008f32:	4809      	ldr	r0, [pc, #36]	@ (8008f58 <APPE_SysEvtError+0x64>)
 8008f34:	f00e f85c 	bl	8016ff0 <iprintf>
 8008f38:	79fb      	ldrb	r3, [r7, #7]
 8008f3a:	4a09      	ldr	r2, [pc, #36]	@ (8008f60 <APPE_SysEvtError+0x6c>)
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	2000      	movs	r0, #0
 8008f40:	f001 f858 	bl	8009ff4 <logApplication>
       break;
 8008f44:	bf00      	nop
  }
  return;
 8008f46:	bf00      	nop
}
 8008f48:	3708      	adds	r7, #8
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
 8008f4e:	bf00      	nop
 8008f50:	080190f8 	.word	0x080190f8
 8008f54:	08019d80 	.word	0x08019d80
 8008f58:	08019110 	.word	0x08019110
 8008f5c:	08019120 	.word	0x08019120
 8008f60:	08019140 	.word	0x08019140

08008f64 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init();
 8008f68:	f009 fc66 	bl	8012838 <TL_TRACES_Init>

  APP_ZIGBEE_Init();
 8008f6c:	f00c fab6 	bl	80154dc <APP_ZIGBEE_Init>
  return;
 8008f70:	bf00      	nop
}
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008f7c:	f002 fa5e 	bl	800b43c <HAL_GetTick>
 8008f80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f8c:	d00a      	beq.n	8008fa4 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8008f8e:	f002 fa6d 	bl	800b46c <HAL_GetTickFreq>
 8008f92:	4603      	mov	r3, r0
 8008f94:	461a      	mov	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	4413      	add	r3, r2
 8008f9a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008f9c:	e002      	b.n	8008fa4 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8008f9e:	f7ff fe89 	bl	8008cb4 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8008fa2:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8008fa4:	f002 fa4a 	bl	800b43c <HAL_GetTick>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	68fa      	ldr	r2, [r7, #12]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d8f4      	bhi.n	8008f9e <HAL_Delay+0x2a>
  }
}
 8008fb4:	bf00      	nop
 8008fb6:	bf00      	nop
 8008fb8:	3710      	adds	r7, #16
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}

08008fbe <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8008fbe:	b580      	push	{r7, lr}
 8008fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8008fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc6:	f00d fc69 	bl	801689c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8008fca:	bf00      	nop
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8008fce:	b480      	push	{r7}
 8008fd0:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8008fd2:	bf00      	nop
}
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6039      	str	r1, [r7, #0]
  switch(evt_waited_bm)
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d003      	beq.n	8008ff4 <UTIL_SEQ_EvtIdle+0x18>
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	2b04      	cmp	r3, #4
 8008ff0:	d004      	beq.n	8008ffc <UTIL_SEQ_EvtIdle+0x20>
 8008ff2:	e00a      	b.n	800900a <UTIL_SEQ_EvtIdle+0x2e>
    /**
     * Run only the task CFG_TASK_REQUEST_FROM_M0_TO_M4 to process
     * direct requests from the M0 (e.g. ZbMalloc), but no stack notifications
     * until we're done the request to the M0.
     */
    UTIL_SEQ_Run((1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 8008ff4:	2002      	movs	r0, #2
 8008ff6:	f00d fc51 	bl	801689c <UTIL_SEQ_Run>
    break;
 8008ffa:	e00b      	b.n	8009014 <UTIL_SEQ_EvtIdle+0x38>
  case EVENT_SYNCHRO_BYPASS_IDLE:
    UTIL_SEQ_SetEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8008ffc:	2004      	movs	r0, #4
 8008ffe:	f00d fd97 	bl	8016b30 <UTIL_SEQ_SetEvt>
    /* Process notifications and requests from the M0 */
    UTIL_SEQ_Run((1U << CFG_TASK_NOTIFY_FROM_M0_TO_M4) | (1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 8009002:	2003      	movs	r0, #3
 8009004:	f00d fc4a 	bl	801689c <UTIL_SEQ_Run>
    break;
 8009008:	e004      	b.n	8009014 <UTIL_SEQ_EvtIdle+0x38>
  default :
    /* default case */
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800900a:	f04f 30ff 	mov.w	r0, #4294967295
 800900e:	f00d fc45 	bl	801689c <UTIL_SEQ_Run>
    break;
 8009012:	bf00      	nop
  }
}
 8009014:	bf00      	nop
 8009016:	3708      	adds	r7, #8
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  UTIL_SEQ_SetTask(1U << CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, CFG_SCH_PRIO_0);
 8009024:	2100      	movs	r1, #0
 8009026:	2008      	movs	r0, #8
 8009028:	f00d fd56 	bl	8016ad8 <UTIL_SEQ_SetTask>
  return;
 800902c:	bf00      	nop
}
 800902e:	3708      	adds	r7, #8
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b082      	sub	sp, #8
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  UTIL_SEQ_SetEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 800903c:	2001      	movs	r0, #1
 800903e:	f00d fd77 	bl	8016b30 <UTIL_SEQ_SetEvt>
  return;
 8009042:	bf00      	nop
}
 8009044:	3708      	adds	r7, #8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b082      	sub	sp, #8
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  UTIL_SEQ_WaitEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 8009052:	2001      	movs	r0, #1
 8009054:	f00d fd8c 	bl	8016b70 <UTIL_SEQ_WaitEvt>
  return;
 8009058:	bf00      	nop
}
 800905a:	3708      	adds	r7, #8
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived(TL_EvtPacket_t * hcievt)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b082      	sub	sp, #8
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE != 0 */
  /* Release buffer */
  TL_MM_EvtDone(hcievt);
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f009 fbad 	bl	80127c8 <TL_MM_EvtDone>
}
 800906e:	bf00      	nop
 8009070:	3708      	adds	r7, #8
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
	...

08009078 <LL_EXTI_EnableIT_0_31>:
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8009080:	4b06      	ldr	r3, [pc, #24]	@ (800909c <LL_EXTI_EnableIT_0_31+0x24>)
 8009082:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8009086:	4905      	ldr	r1, [pc, #20]	@ (800909c <LL_EXTI_EnableIT_0_31+0x24>)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4313      	orrs	r3, r2
 800908c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8009090:	bf00      	nop
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr
 800909c:	58000800 	.word	0x58000800

080090a0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80090a8:	4b05      	ldr	r3, [pc, #20]	@ (80090c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	4904      	ldr	r1, [pc, #16]	@ (80090c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	600b      	str	r3, [r1, #0]

}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr
 80090c0:	58000800 	.word	0x58000800

080090c4 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b088      	sub	sp, #32
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	4603      	mov	r3, r0
 80090cc:	6039      	str	r1, [r7, #0]
 80090ce:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80090d0:	4b5e      	ldr	r3, [pc, #376]	@ (800924c <HW_TS_Init+0x188>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	22ca      	movs	r2, #202	@ 0xca
 80090d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80090d8:	4b5c      	ldr	r3, [pc, #368]	@ (800924c <HW_TS_Init+0x188>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	2253      	movs	r2, #83	@ 0x53
 80090de:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80090e0:	4b5b      	ldr	r3, [pc, #364]	@ (8009250 <HW_TS_Init+0x18c>)
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	4a5a      	ldr	r2, [pc, #360]	@ (8009250 <HW_TS_Init+0x18c>)
 80090e6:	f043 0320 	orr.w	r3, r3, #32
 80090ea:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80090ec:	4b58      	ldr	r3, [pc, #352]	@ (8009250 <HW_TS_Init+0x18c>)
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	f003 0307 	and.w	r3, r3, #7
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	f1c3 0304 	rsb	r3, r3, #4
 80090fc:	b2da      	uxtb	r2, r3
 80090fe:	4b55      	ldr	r3, [pc, #340]	@ (8009254 <HW_TS_Init+0x190>)
 8009100:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8009102:	4b53      	ldr	r3, [pc, #332]	@ (8009250 <HW_TS_Init+0x18c>)
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800910a:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 800910e:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	fa92 f2a2 	rbit	r2, r2
 8009116:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009118:	68fa      	ldr	r2, [r7, #12]
 800911a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800911c:	697a      	ldr	r2, [r7, #20]
 800911e:	2a00      	cmp	r2, #0
 8009120:	d101      	bne.n	8009126 <HW_TS_Init+0x62>
  {
    return 32U;
 8009122:	2220      	movs	r2, #32
 8009124:	e003      	b.n	800912e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	fab2 f282 	clz	r2, r2
 800912c:	b2d2      	uxtb	r2, r2
 800912e:	40d3      	lsrs	r3, r2
 8009130:	b2db      	uxtb	r3, r3
 8009132:	3301      	adds	r3, #1
 8009134:	b2da      	uxtb	r2, r3
 8009136:	4b48      	ldr	r3, [pc, #288]	@ (8009258 <HW_TS_Init+0x194>)
 8009138:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800913a:	4b45      	ldr	r3, [pc, #276]	@ (8009250 <HW_TS_Init+0x18c>)
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	b29b      	uxth	r3, r3
 8009140:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8009144:	b29b      	uxth	r3, r3
 8009146:	3301      	adds	r3, #1
 8009148:	b29a      	uxth	r2, r3
 800914a:	4b44      	ldr	r3, [pc, #272]	@ (800925c <HW_TS_Init+0x198>)
 800914c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800914e:	4b43      	ldr	r3, [pc, #268]	@ (800925c <HW_TS_Init+0x198>)
 8009150:	881b      	ldrh	r3, [r3, #0]
 8009152:	3b01      	subs	r3, #1
 8009154:	4a40      	ldr	r2, [pc, #256]	@ (8009258 <HW_TS_Init+0x194>)
 8009156:	7812      	ldrb	r2, [r2, #0]
 8009158:	fb02 f303 	mul.w	r3, r2, r3
 800915c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8009160:	4a3c      	ldr	r2, [pc, #240]	@ (8009254 <HW_TS_Init+0x190>)
 8009162:	7812      	ldrb	r2, [r2, #0]
 8009164:	40d3      	lsrs	r3, r2
 8009166:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800916e:	4293      	cmp	r3, r2
 8009170:	d904      	bls.n	800917c <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8009172:	4b3b      	ldr	r3, [pc, #236]	@ (8009260 <HW_TS_Init+0x19c>)
 8009174:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009178:	801a      	strh	r2, [r3, #0]
 800917a:	e003      	b.n	8009184 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	b29a      	uxth	r2, r3
 8009180:	4b37      	ldr	r3, [pc, #220]	@ (8009260 <HW_TS_Init+0x19c>)
 8009182:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8009184:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009188:	f7ff ff8a 	bl	80090a0 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800918c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009190:	f7ff ff72 	bl	8009078 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8009194:	79fb      	ldrb	r3, [r7, #7]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d13d      	bne.n	8009216 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800919a:	4b32      	ldr	r3, [pc, #200]	@ (8009264 <HW_TS_Init+0x1a0>)
 800919c:	2201      	movs	r2, #1
 800919e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80091a0:	4b31      	ldr	r3, [pc, #196]	@ (8009268 <HW_TS_Init+0x1a4>)
 80091a2:	f04f 32ff 	mov.w	r2, #4294967295
 80091a6:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80091a8:	2300      	movs	r3, #0
 80091aa:	77fb      	strb	r3, [r7, #31]
 80091ac:	e00c      	b.n	80091c8 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80091ae:	7ffa      	ldrb	r2, [r7, #31]
 80091b0:	492e      	ldr	r1, [pc, #184]	@ (800926c <HW_TS_Init+0x1a8>)
 80091b2:	4613      	mov	r3, r2
 80091b4:	005b      	lsls	r3, r3, #1
 80091b6:	4413      	add	r3, r2
 80091b8:	00db      	lsls	r3, r3, #3
 80091ba:	440b      	add	r3, r1
 80091bc:	330c      	adds	r3, #12
 80091be:	2200      	movs	r2, #0
 80091c0:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80091c2:	7ffb      	ldrb	r3, [r7, #31]
 80091c4:	3301      	adds	r3, #1
 80091c6:	77fb      	strb	r3, [r7, #31]
 80091c8:	7ffb      	ldrb	r3, [r7, #31]
 80091ca:	2b05      	cmp	r3, #5
 80091cc:	d9ef      	bls.n	80091ae <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80091ce:	4b28      	ldr	r3, [pc, #160]	@ (8009270 <HW_TS_Init+0x1ac>)
 80091d0:	2206      	movs	r2, #6
 80091d2:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 80091d4:	4b1d      	ldr	r3, [pc, #116]	@ (800924c <HW_TS_Init+0x188>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	689a      	ldr	r2, [r3, #8]
 80091da:	4b1c      	ldr	r3, [pc, #112]	@ (800924c <HW_TS_Init+0x188>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091e2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80091e4:	4b19      	ldr	r3, [pc, #100]	@ (800924c <HW_TS_Init+0x188>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	b2da      	uxtb	r2, r3
 80091ec:	4b17      	ldr	r3, [pc, #92]	@ (800924c <HW_TS_Init+0x188>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80091f4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80091f6:	4b1f      	ldr	r3, [pc, #124]	@ (8009274 <HW_TS_Init+0x1b0>)
 80091f8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80091fc:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80091fe:	2003      	movs	r0, #3
 8009200:	f003 fb23 	bl	800c84a <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8009204:	4b11      	ldr	r3, [pc, #68]	@ (800924c <HW_TS_Init+0x188>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	689a      	ldr	r2, [r3, #8]
 800920a:	4b10      	ldr	r3, [pc, #64]	@ (800924c <HW_TS_Init+0x188>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009212:	609a      	str	r2, [r3, #8]
 8009214:	e009      	b.n	800922a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8009216:	4b0d      	ldr	r3, [pc, #52]	@ (800924c <HW_TS_Init+0x188>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009220:	2b00      	cmp	r3, #0
 8009222:	d002      	beq.n	800922a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8009224:	2003      	movs	r0, #3
 8009226:	f003 fb02 	bl	800c82e <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800922a:	4b08      	ldr	r3, [pc, #32]	@ (800924c <HW_TS_Init+0x188>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	22ff      	movs	r2, #255	@ 0xff
 8009230:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8009232:	2200      	movs	r2, #0
 8009234:	2103      	movs	r1, #3
 8009236:	2003      	movs	r0, #3
 8009238:	f003 fac5 	bl	800c7c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800923c:	2003      	movs	r0, #3
 800923e:	f003 fadc 	bl	800c7fa <HAL_NVIC_EnableIRQ>

  return;
 8009242:	bf00      	nop
}
 8009244:	3720      	adds	r7, #32
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	2000031c 	.word	0x2000031c
 8009250:	40002800 	.word	0x40002800
 8009254:	200001c1 	.word	0x200001c1
 8009258:	200001c2 	.word	0x200001c2
 800925c:	200001c4 	.word	0x200001c4
 8009260:	200001c6 	.word	0x200001c6
 8009264:	200001c0 	.word	0x200001c0
 8009268:	200001bc 	.word	0x200001bc
 800926c:	20000128 	.word	0x20000128
 8009270:	200001b8 	.word	0x200001b8
 8009274:	58000800 	.word	0x58000800

08009278 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8009278:	b480      	push	{r7}
 800927a:	b085      	sub	sp, #20
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8009280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009284:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009286:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4313      	orrs	r3, r2
 800928e:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8009290:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009294:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	4013      	ands	r3, r2
 800929a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800929c:	68fb      	ldr	r3, [r7, #12]
}
 800929e:	bf00      	nop
 80092a0:	3714      	adds	r7, #20
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr

080092aa <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80092aa:	b480      	push	{r7}
 80092ac:	b085      	sub	sp, #20
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80092b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	4313      	orrs	r3, r2
 80092c0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80092c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4013      	ands	r3, r2
 80092cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80092ce:	68fb      	ldr	r3, [r7, #12]
}
 80092d0:	bf00      	nop
 80092d2:	3714      	adds	r7, #20
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <__io_putchar>:
#define HAL_SMALL_WAIT  50

// check if necessary
// Define serial output function using UART2
int __io_putchar(int ch)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_SMALL_WAIT);
 80092e4:	1d39      	adds	r1, r7, #4
 80092e6:	2332      	movs	r3, #50	@ 0x32
 80092e8:	2201      	movs	r2, #1
 80092ea:	4804      	ldr	r0, [pc, #16]	@ (80092fc <__io_putchar+0x20>)
 80092ec:	f007 fc2b 	bl	8010b46 <HAL_UART_Transmit>
    return 1;
 80092f0:	2301      	movs	r3, #1
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3708      	adds	r7, #8
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	bf00      	nop
 80092fc:	20000424 	.word	0x20000424

08009300 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b082      	sub	sp, #8
 8009304:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009306:	f002 f82b 	bl	800b360 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 800930a:	f7ff fd13 	bl	8008d34 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800930e:	f000 f86b 	bl	80093e8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8009312:	f000 f8d9 	bl	80094c8 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8009316:	f000 f9bd 	bl	8009694 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800931a:	f000 fb53 	bl	80099c4 <MX_GPIO_Init>
  MX_DMA_Init();
 800931e:	f000 fb3f 	bl	80099a0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8009322:	f000 faf1 	bl	8009908 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8009326:	f000 f9d1 	bl	80096cc <MX_RTC_Init>
  MX_I2C1_Init();
 800932a:	f000 f973 	bl	8009614 <MX_I2C1_Init>
  MX_TIM2_Init();
 800932e:	f000 fa55 	bl	80097dc <MX_TIM2_Init>
  MX_TIM16_Init();
 8009332:	f000 fac3 	bl	80098bc <MX_TIM16_Init>
  MX_ADC1_Init();
 8009336:	f000 f8e7 	bl	8009508 <MX_ADC1_Init>
  MX_TIM1_Init();
 800933a:	f000 f9fb 	bl	8009734 <MX_TIM1_Init>
  MX_RF_Init();
 800933e:	f000 f9bd 	bl	80096bc <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  // check if anything else necessary and to put to header/source
  setvbuf(stdout, NULL, _IONBF, 0); // disable stdio output buffering for printf command
 8009342:	4b1d      	ldr	r3, [pc, #116]	@ (80093b8 <main+0xb8>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	6898      	ldr	r0, [r3, #8]
 8009348:	2300      	movs	r3, #0
 800934a:	2202      	movs	r2, #2
 800934c:	2100      	movs	r1, #0
 800934e:	f00d febf 	bl	80170d0 <setvbuf>
  printf("\n\n\nNew start\n");
 8009352:	481a      	ldr	r0, [pc, #104]	@ (80093bc <main+0xbc>)
 8009354:	f00d feb4 	bl	80170c0 <puts>

  // init DHT11
  TEMP_HUMID_init(&OBJ_TEMP_HUMID, DHT22, &htim16, TEMP_HUMID_GPIO_Port, TEMP_HUMID_Pin);
 8009358:	2380      	movs	r3, #128	@ 0x80
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009360:	4a17      	ldr	r2, [pc, #92]	@ (80093c0 <main+0xc0>)
 8009362:	2101      	movs	r1, #1
 8009364:	4817      	ldr	r0, [pc, #92]	@ (80093c4 <main+0xc4>)
 8009366:	f001 ff5a 	bl	800b21e <TEMP_HUMID_init>
  SOIL_MOIST_init(&OBJ_SOIL_MOIST_sensor_1, &adc_buffer[0]);
 800936a:	4917      	ldr	r1, [pc, #92]	@ (80093c8 <main+0xc8>)
 800936c:	4817      	ldr	r0, [pc, #92]	@ (80093cc <main+0xcc>)
 800936e:	f001 ff01 	bl	800b174 <SOIL_MOIST_init>
  SOIL_MOIST_init(&OBJ_SOIL_MOIST_sensor_2, &adc_buffer[1]);
 8009372:	4917      	ldr	r1, [pc, #92]	@ (80093d0 <main+0xd0>)
 8009374:	4817      	ldr	r0, [pc, #92]	@ (80093d4 <main+0xd4>)
 8009376:	f001 fefd 	bl	800b174 <SOIL_MOIST_init>
  RGB_init(&OBJ_RGB_LED, &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_4);
 800937a:	230c      	movs	r3, #12
 800937c:	9300      	str	r3, [sp, #0]
 800937e:	2304      	movs	r3, #4
 8009380:	2200      	movs	r2, #0
 8009382:	4915      	ldr	r1, [pc, #84]	@ (80093d8 <main+0xd8>)
 8009384:	4815      	ldr	r0, [pc, #84]	@ (80093dc <main+0xdc>)
 8009386:	f001 fb7d 	bl	800aa84 <RGB_init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 3);
 800938a:	2203      	movs	r2, #3
 800938c:	490e      	ldr	r1, [pc, #56]	@ (80093c8 <main+0xc8>)
 800938e:	4814      	ldr	r0, [pc, #80]	@ (80093e0 <main+0xe0>)
 8009390:	f002 fb8c 	bl	800baac <HAL_ADC_Start_DMA>

  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 8009394:	4813      	ldr	r0, [pc, #76]	@ (80093e4 <main+0xe4>)
 8009396:	f006 f95b 	bl	800f650 <HAL_TIM_Base_Start_IT>
 800939a:	4603      	mov	r3, r0
 800939c:	2b00      	cmp	r3, #0
 800939e:	d001      	beq.n	80093a4 <main+0xa4>
    {
      /* Starting Error */
      Error_Handler();
 80093a0:	f000 fb64 	bl	8009a6c <Error_Handler>
    }

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80093a4:	f7ff fcd4 	bl	8008d50 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80093a8:	f7ff fe09 	bl	8008fbe <MX_APPE_Process>
    HAL_Delay(1000);
 80093ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80093b0:	f7ff fde0 	bl	8008f74 <HAL_Delay>
    MX_APPE_Process();
 80093b4:	bf00      	nop
 80093b6:	e7f7      	b.n	80093a8 <main+0xa8>
 80093b8:	20000094 	.word	0x20000094
 80093bc:	08019160 	.word	0x08019160
 80093c0:	200003d8 	.word	0x200003d8
 80093c4:	200004d8 	.word	0x200004d8
 80093c8:	200004b8 	.word	0x200004b8
 80093cc:	200004f4 	.word	0x200004f4
 80093d0:	200004ba 	.word	0x200004ba
 80093d4:	200004fc 	.word	0x200004fc
 80093d8:	2000038c 	.word	0x2000038c
 80093dc:	200004c0 	.word	0x200004c0
 80093e0:	200001c8 	.word	0x200001c8
 80093e4:	20000340 	.word	0x20000340

080093e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b09a      	sub	sp, #104	@ 0x68
 80093ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80093ee:	f107 0320 	add.w	r3, r7, #32
 80093f2:	2248      	movs	r2, #72	@ 0x48
 80093f4:	2100      	movs	r1, #0
 80093f6:	4618      	mov	r0, r3
 80093f8:	f00e f816 	bl	8017428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80093fc:	1d3b      	adds	r3, r7, #4
 80093fe:	2200      	movs	r2, #0
 8009400:	601a      	str	r2, [r3, #0]
 8009402:	605a      	str	r2, [r3, #4]
 8009404:	609a      	str	r2, [r3, #8]
 8009406:	60da      	str	r2, [r3, #12]
 8009408:	611a      	str	r2, [r3, #16]
 800940a:	615a      	str	r2, [r3, #20]
 800940c:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800940e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800941c:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800941e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009422:	68db      	ldr	r3, [r3, #12]
 8009424:	f023 0303 	bic.w	r3, r3, #3
 8009428:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800942c:	f043 0301 	orr.w	r3, r3, #1
 8009430:	60d3      	str	r3, [r2, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009432:	4b24      	ldr	r3, [pc, #144]	@ (80094c4 <SystemClock_Config+0xdc>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800943a:	4a22      	ldr	r2, [pc, #136]	@ (80094c4 <SystemClock_Config+0xdc>)
 800943c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009440:	6013      	str	r3, [r2, #0]
 8009442:	4b20      	ldr	r3, [pc, #128]	@ (80094c4 <SystemClock_Config+0xdc>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800944a:	603b      	str	r3, [r7, #0]
 800944c:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 800944e:	232b      	movs	r3, #43	@ 0x2b
 8009450:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009452:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009456:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009458:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800945c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800945e:	2301      	movs	r3, #1
 8009460:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009462:	2340      	movs	r3, #64	@ 0x40
 8009464:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8009466:	2300      	movs	r3, #0
 8009468:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800946a:	2360      	movs	r3, #96	@ 0x60
 800946c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800946e:	2305      	movs	r3, #5
 8009470:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8009472:	2300      	movs	r3, #0
 8009474:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009476:	f107 0320 	add.w	r3, r7, #32
 800947a:	4618      	mov	r0, r3
 800947c:	f004 fc50 	bl	800dd20 <HAL_RCC_OscConfig>
 8009480:	4603      	mov	r3, r0
 8009482:	2b00      	cmp	r3, #0
 8009484:	d001      	beq.n	800948a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8009486:	f000 faf1 	bl	8009a6c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800948a:	236f      	movs	r3, #111	@ 0x6f
 800948c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800948e:	2302      	movs	r3, #2
 8009490:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009492:	2300      	movs	r3, #0
 8009494:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009496:	2300      	movs	r3, #0
 8009498:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800949a:	2300      	movs	r3, #0
 800949c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800949e:	2300      	movs	r3, #0
 80094a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80094a2:	2300      	movs	r3, #0
 80094a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80094a6:	1d3b      	adds	r3, r7, #4
 80094a8:	2101      	movs	r1, #1
 80094aa:	4618      	mov	r0, r3
 80094ac:	f004 ffac 	bl	800e408 <HAL_RCC_ClockConfig>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d001      	beq.n	80094ba <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80094b6:	f000 fad9 	bl	8009a6c <Error_Handler>
  }
}
 80094ba:	bf00      	nop
 80094bc:	3768      	adds	r7, #104	@ 0x68
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}
 80094c2:	bf00      	nop
 80094c4:	58000400 	.word	0x58000400

080094c8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b094      	sub	sp, #80	@ 0x50
 80094cc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80094ce:	463b      	mov	r3, r7
 80094d0:	2250      	movs	r2, #80	@ 0x50
 80094d2:	2100      	movs	r1, #0
 80094d4:	4618      	mov	r0, r3
 80094d6:	f00d ffa7 	bl	8017428 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80094da:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80094de:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 80094e0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80094e4:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80094e6:	2300      	movs	r3, #0
 80094e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80094ea:	2310      	movs	r3, #16
 80094ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80094ee:	463b      	mov	r3, r7
 80094f0:	4618      	mov	r0, r3
 80094f2:	f005 fbc6 	bl	800ec82 <HAL_RCCEx_PeriphCLKConfig>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d001      	beq.n	8009500 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80094fc:	f000 fab6 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8009500:	bf00      	nop
 8009502:	3750      	adds	r7, #80	@ 0x50
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b086      	sub	sp, #24
 800950c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800950e:	463b      	mov	r3, r7
 8009510:	2200      	movs	r2, #0
 8009512:	601a      	str	r2, [r3, #0]
 8009514:	605a      	str	r2, [r3, #4]
 8009516:	609a      	str	r2, [r3, #8]
 8009518:	60da      	str	r2, [r3, #12]
 800951a:	611a      	str	r2, [r3, #16]
 800951c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800951e:	4b38      	ldr	r3, [pc, #224]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009520:	4a38      	ldr	r2, [pc, #224]	@ (8009604 <MX_ADC1_Init+0xfc>)
 8009522:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8009524:	4b36      	ldr	r3, [pc, #216]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009526:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800952a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800952c:	4b34      	ldr	r3, [pc, #208]	@ (8009600 <MX_ADC1_Init+0xf8>)
 800952e:	2200      	movs	r2, #0
 8009530:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009532:	4b33      	ldr	r3, [pc, #204]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009534:	2200      	movs	r2, #0
 8009536:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8009538:	4b31      	ldr	r3, [pc, #196]	@ (8009600 <MX_ADC1_Init+0xf8>)
 800953a:	2201      	movs	r2, #1
 800953c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800953e:	4b30      	ldr	r3, [pc, #192]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009540:	2208      	movs	r2, #8
 8009542:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8009544:	4b2e      	ldr	r3, [pc, #184]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009546:	2200      	movs	r2, #0
 8009548:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800954a:	4b2d      	ldr	r3, [pc, #180]	@ (8009600 <MX_ADC1_Init+0xf8>)
 800954c:	2201      	movs	r2, #1
 800954e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8009550:	4b2b      	ldr	r3, [pc, #172]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009552:	2203      	movs	r2, #3
 8009554:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009556:	4b2a      	ldr	r3, [pc, #168]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009558:	2200      	movs	r2, #0
 800955a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800955e:	4b28      	ldr	r3, [pc, #160]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009560:	2200      	movs	r2, #0
 8009562:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009564:	4b26      	ldr	r3, [pc, #152]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009566:	2200      	movs	r2, #0
 8009568:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800956a:	4b25      	ldr	r3, [pc, #148]	@ (8009600 <MX_ADC1_Init+0xf8>)
 800956c:	2201      	movs	r2, #1
 800956e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8009572:	4b23      	ldr	r3, [pc, #140]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009574:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009578:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800957a:	4b21      	ldr	r3, [pc, #132]	@ (8009600 <MX_ADC1_Init+0xf8>)
 800957c:	2200      	movs	r2, #0
 800957e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009582:	481f      	ldr	r0, [pc, #124]	@ (8009600 <MX_ADC1_Init+0xf8>)
 8009584:	f002 f946 	bl	800b814 <HAL_ADC_Init>
 8009588:	4603      	mov	r3, r0
 800958a:	2b00      	cmp	r3, #0
 800958c:	d001      	beq.n	8009592 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800958e:	f000 fa6d 	bl	8009a6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8009592:	4b1d      	ldr	r3, [pc, #116]	@ (8009608 <MX_ADC1_Init+0x100>)
 8009594:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009596:	2306      	movs	r3, #6
 8009598:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800959a:	2300      	movs	r3, #0
 800959c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800959e:	237f      	movs	r3, #127	@ 0x7f
 80095a0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80095a2:	2304      	movs	r3, #4
 80095a4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80095a6:	2300      	movs	r3, #0
 80095a8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80095aa:	463b      	mov	r3, r7
 80095ac:	4619      	mov	r1, r3
 80095ae:	4814      	ldr	r0, [pc, #80]	@ (8009600 <MX_ADC1_Init+0xf8>)
 80095b0:	f002 fb1e 	bl	800bbf0 <HAL_ADC_ConfigChannel>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80095ba:	f000 fa57 	bl	8009a6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80095be:	4b13      	ldr	r3, [pc, #76]	@ (800960c <MX_ADC1_Init+0x104>)
 80095c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80095c2:	230c      	movs	r3, #12
 80095c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80095c6:	463b      	mov	r3, r7
 80095c8:	4619      	mov	r1, r3
 80095ca:	480d      	ldr	r0, [pc, #52]	@ (8009600 <MX_ADC1_Init+0xf8>)
 80095cc:	f002 fb10 	bl	800bbf0 <HAL_ADC_ConfigChannel>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80095d6:	f000 fa49 	bl	8009a6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80095da:	4b0d      	ldr	r3, [pc, #52]	@ (8009610 <MX_ADC1_Init+0x108>)
 80095dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80095de:	2312      	movs	r3, #18
 80095e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80095e2:	463b      	mov	r3, r7
 80095e4:	4619      	mov	r1, r3
 80095e6:	4806      	ldr	r0, [pc, #24]	@ (8009600 <MX_ADC1_Init+0xf8>)
 80095e8:	f002 fb02 	bl	800bbf0 <HAL_ADC_ConfigChannel>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d001      	beq.n	80095f6 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80095f2:	f000 fa3b 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80095f6:	bf00      	nop
 80095f8:	3718      	adds	r7, #24
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	200001c8 	.word	0x200001c8
 8009604:	50040000 	.word	0x50040000
 8009608:	25b00200 	.word	0x25b00200
 800960c:	2a000400 	.word	0x2a000400
 8009610:	2e300800 	.word	0x2e300800

08009614 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009618:	4b1b      	ldr	r3, [pc, #108]	@ (8009688 <MX_I2C1_Init+0x74>)
 800961a:	4a1c      	ldr	r2, [pc, #112]	@ (800968c <MX_I2C1_Init+0x78>)
 800961c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 800961e:	4b1a      	ldr	r3, [pc, #104]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009620:	4a1b      	ldr	r2, [pc, #108]	@ (8009690 <MX_I2C1_Init+0x7c>)
 8009622:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8009624:	4b18      	ldr	r3, [pc, #96]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009626:	2200      	movs	r2, #0
 8009628:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800962a:	4b17      	ldr	r3, [pc, #92]	@ (8009688 <MX_I2C1_Init+0x74>)
 800962c:	2201      	movs	r2, #1
 800962e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009630:	4b15      	ldr	r3, [pc, #84]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009632:	2200      	movs	r2, #0
 8009634:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8009636:	4b14      	ldr	r3, [pc, #80]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009638:	2200      	movs	r2, #0
 800963a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800963c:	4b12      	ldr	r3, [pc, #72]	@ (8009688 <MX_I2C1_Init+0x74>)
 800963e:	2200      	movs	r2, #0
 8009640:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009642:	4b11      	ldr	r3, [pc, #68]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009644:	2200      	movs	r2, #0
 8009646:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009648:	4b0f      	ldr	r3, [pc, #60]	@ (8009688 <MX_I2C1_Init+0x74>)
 800964a:	2200      	movs	r2, #0
 800964c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800964e:	480e      	ldr	r0, [pc, #56]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009650:	f003 fe1a 	bl	800d288 <HAL_I2C_Init>
 8009654:	4603      	mov	r3, r0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d001      	beq.n	800965e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800965a:	f000 fa07 	bl	8009a6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800965e:	2100      	movs	r1, #0
 8009660:	4809      	ldr	r0, [pc, #36]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009662:	f003 feac 	bl	800d3be <HAL_I2CEx_ConfigAnalogFilter>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d001      	beq.n	8009670 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800966c:	f000 f9fe 	bl	8009a6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009670:	2100      	movs	r1, #0
 8009672:	4805      	ldr	r0, [pc, #20]	@ (8009688 <MX_I2C1_Init+0x74>)
 8009674:	f003 feee 	bl	800d454 <HAL_I2CEx_ConfigDigitalFilter>
 8009678:	4603      	mov	r3, r0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d001      	beq.n	8009682 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800967e:	f000 f9f5 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009682:	bf00      	nop
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	2000028c 	.word	0x2000028c
 800968c:	40005400 	.word	0x40005400
 8009690:	00b07cb4 	.word	0x00b07cb4

08009694 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8009698:	4b06      	ldr	r3, [pc, #24]	@ (80096b4 <MX_IPCC_Init+0x20>)
 800969a:	4a07      	ldr	r2, [pc, #28]	@ (80096b8 <MX_IPCC_Init+0x24>)
 800969c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800969e:	4805      	ldr	r0, [pc, #20]	@ (80096b4 <MX_IPCC_Init+0x20>)
 80096a0:	f003 ff24 	bl	800d4ec <HAL_IPCC_Init>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80096aa:	f000 f9df 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80096ae:	bf00      	nop
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	200002e0 	.word	0x200002e0
 80096b8:	58000c00 	.word	0x58000c00

080096bc <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80096bc:	b480      	push	{r7}
 80096be:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80096c0:	bf00      	nop
 80096c2:	46bd      	mov	sp, r7
 80096c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c8:	4770      	bx	lr
	...

080096cc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80096d0:	4b16      	ldr	r3, [pc, #88]	@ (800972c <MX_RTC_Init+0x60>)
 80096d2:	4a17      	ldr	r2, [pc, #92]	@ (8009730 <MX_RTC_Init+0x64>)
 80096d4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80096d6:	4b15      	ldr	r3, [pc, #84]	@ (800972c <MX_RTC_Init+0x60>)
 80096d8:	2200      	movs	r2, #0
 80096da:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80096dc:	4b13      	ldr	r3, [pc, #76]	@ (800972c <MX_RTC_Init+0x60>)
 80096de:	220f      	movs	r2, #15
 80096e0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80096e2:	4b12      	ldr	r3, [pc, #72]	@ (800972c <MX_RTC_Init+0x60>)
 80096e4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80096e8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80096ea:	4b10      	ldr	r3, [pc, #64]	@ (800972c <MX_RTC_Init+0x60>)
 80096ec:	2200      	movs	r2, #0
 80096ee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80096f0:	4b0e      	ldr	r3, [pc, #56]	@ (800972c <MX_RTC_Init+0x60>)
 80096f2:	2200      	movs	r2, #0
 80096f4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80096f6:	4b0d      	ldr	r3, [pc, #52]	@ (800972c <MX_RTC_Init+0x60>)
 80096f8:	2200      	movs	r2, #0
 80096fa:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80096fc:	4b0b      	ldr	r3, [pc, #44]	@ (800972c <MX_RTC_Init+0x60>)
 80096fe:	2200      	movs	r2, #0
 8009700:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8009702:	480a      	ldr	r0, [pc, #40]	@ (800972c <MX_RTC_Init+0x60>)
 8009704:	f005 fd44 	bl	800f190 <HAL_RTC_Init>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d001      	beq.n	8009712 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800970e:	f000 f9ad 	bl	8009a6c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8009712:	2200      	movs	r2, #0
 8009714:	2100      	movs	r1, #0
 8009716:	4805      	ldr	r0, [pc, #20]	@ (800972c <MX_RTC_Init+0x60>)
 8009718:	f005 fe3a 	bl	800f390 <HAL_RTCEx_SetWakeUpTimer>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d001      	beq.n	8009726 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8009722:	f000 f9a3 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8009726:	bf00      	nop
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	2000031c 	.word	0x2000031c
 8009730:	40002800 	.word	0x40002800

08009734 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b088      	sub	sp, #32
 8009738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800973a:	f107 0310 	add.w	r3, r7, #16
 800973e:	2200      	movs	r2, #0
 8009740:	601a      	str	r2, [r3, #0]
 8009742:	605a      	str	r2, [r3, #4]
 8009744:	609a      	str	r2, [r3, #8]
 8009746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009748:	1d3b      	adds	r3, r7, #4
 800974a:	2200      	movs	r2, #0
 800974c:	601a      	str	r2, [r3, #0]
 800974e:	605a      	str	r2, [r3, #4]
 8009750:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009752:	4b20      	ldr	r3, [pc, #128]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 8009754:	4a20      	ldr	r2, [pc, #128]	@ (80097d8 <MX_TIM1_Init+0xa4>)
 8009756:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32000-1;
 8009758:	4b1e      	ldr	r3, [pc, #120]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 800975a:	f647 42ff 	movw	r2, #31999	@ 0x7cff
 800975e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009760:	4b1c      	ldr	r3, [pc, #112]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 8009762:	2200      	movs	r2, #0
 8009764:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8009766:	4b1b      	ldr	r3, [pc, #108]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 8009768:	f242 720f 	movw	r2, #9999	@ 0x270f
 800976c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800976e:	4b19      	ldr	r3, [pc, #100]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 8009770:	2200      	movs	r2, #0
 8009772:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009774:	4b17      	ldr	r3, [pc, #92]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 8009776:	2200      	movs	r2, #0
 8009778:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800977a:	4b16      	ldr	r3, [pc, #88]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 800977c:	2200      	movs	r2, #0
 800977e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8009780:	4814      	ldr	r0, [pc, #80]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 8009782:	f005 fea0 	bl	800f4c6 <HAL_TIM_Base_Init>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d001      	beq.n	8009790 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800978c:	f000 f96e 	bl	8009a6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009790:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009794:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009796:	f107 0310 	add.w	r3, r7, #16
 800979a:	4619      	mov	r1, r3
 800979c:	480d      	ldr	r0, [pc, #52]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 800979e:	f006 fb7b 	bl	800fe98 <HAL_TIM_ConfigClockSource>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d001      	beq.n	80097ac <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80097a8:	f000 f960 	bl	8009a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80097ac:	2300      	movs	r3, #0
 80097ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80097b0:	2300      	movs	r3, #0
 80097b2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80097b4:	2300      	movs	r3, #0
 80097b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80097b8:	1d3b      	adds	r3, r7, #4
 80097ba:	4619      	mov	r1, r3
 80097bc:	4805      	ldr	r0, [pc, #20]	@ (80097d4 <MX_TIM1_Init+0xa0>)
 80097be:	f007 f8af 	bl	8010920 <HAL_TIMEx_MasterConfigSynchronization>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80097c8:	f000 f950 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80097cc:	bf00      	nop
 80097ce:	3720      	adds	r7, #32
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	20000340 	.word	0x20000340
 80097d8:	40012c00 	.word	0x40012c00

080097dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b08a      	sub	sp, #40	@ 0x28
 80097e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80097e2:	f107 031c 	add.w	r3, r7, #28
 80097e6:	2200      	movs	r2, #0
 80097e8:	601a      	str	r2, [r3, #0]
 80097ea:	605a      	str	r2, [r3, #4]
 80097ec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80097ee:	463b      	mov	r3, r7
 80097f0:	2200      	movs	r2, #0
 80097f2:	601a      	str	r2, [r3, #0]
 80097f4:	605a      	str	r2, [r3, #4]
 80097f6:	609a      	str	r2, [r3, #8]
 80097f8:	60da      	str	r2, [r3, #12]
 80097fa:	611a      	str	r2, [r3, #16]
 80097fc:	615a      	str	r2, [r3, #20]
 80097fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009800:	4b2d      	ldr	r3, [pc, #180]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 8009802:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009806:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 320-1;
 8009808:	4b2b      	ldr	r3, [pc, #172]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 800980a:	f240 123f 	movw	r2, #319	@ 0x13f
 800980e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009810:	4b29      	ldr	r3, [pc, #164]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 8009812:	2200      	movs	r2, #0
 8009814:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8009816:	4b28      	ldr	r3, [pc, #160]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 8009818:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800981c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800981e:	4b26      	ldr	r3, [pc, #152]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 8009820:	2200      	movs	r2, #0
 8009822:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009824:	4b24      	ldr	r3, [pc, #144]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 8009826:	2200      	movs	r2, #0
 8009828:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800982a:	4823      	ldr	r0, [pc, #140]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 800982c:	f005 ff5e 	bl	800f6ec <HAL_TIM_PWM_Init>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d001      	beq.n	800983a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8009836:	f000 f919 	bl	8009a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800983a:	2300      	movs	r3, #0
 800983c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800983e:	2300      	movs	r3, #0
 8009840:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009842:	f107 031c 	add.w	r3, r7, #28
 8009846:	4619      	mov	r1, r3
 8009848:	481b      	ldr	r0, [pc, #108]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 800984a:	f007 f869 	bl	8010920 <HAL_TIMEx_MasterConfigSynchronization>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d001      	beq.n	8009858 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8009854:	f000 f90a 	bl	8009a6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009858:	2360      	movs	r3, #96	@ 0x60
 800985a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800985c:	2300      	movs	r3, #0
 800985e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009860:	2300      	movs	r3, #0
 8009862:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009864:	2300      	movs	r3, #0
 8009866:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009868:	463b      	mov	r3, r7
 800986a:	2200      	movs	r2, #0
 800986c:	4619      	mov	r1, r3
 800986e:	4812      	ldr	r0, [pc, #72]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 8009870:	f006 f9fe 	bl	800fc70 <HAL_TIM_PWM_ConfigChannel>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d001      	beq.n	800987e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800987a:	f000 f8f7 	bl	8009a6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800987e:	463b      	mov	r3, r7
 8009880:	2208      	movs	r2, #8
 8009882:	4619      	mov	r1, r3
 8009884:	480c      	ldr	r0, [pc, #48]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 8009886:	f006 f9f3 	bl	800fc70 <HAL_TIM_PWM_ConfigChannel>
 800988a:	4603      	mov	r3, r0
 800988c:	2b00      	cmp	r3, #0
 800988e:	d001      	beq.n	8009894 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8009890:	f000 f8ec 	bl	8009a6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009894:	463b      	mov	r3, r7
 8009896:	220c      	movs	r2, #12
 8009898:	4619      	mov	r1, r3
 800989a:	4807      	ldr	r0, [pc, #28]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 800989c:	f006 f9e8 	bl	800fc70 <HAL_TIM_PWM_ConfigChannel>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d001      	beq.n	80098aa <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 80098a6:	f000 f8e1 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80098aa:	4803      	ldr	r0, [pc, #12]	@ (80098b8 <MX_TIM2_Init+0xdc>)
 80098ac:	f000 fac4 	bl	8009e38 <HAL_TIM_MspPostInit>

}
 80098b0:	bf00      	nop
 80098b2:	3728      	adds	r7, #40	@ 0x28
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}
 80098b8:	2000038c 	.word	0x2000038c

080098bc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80098c0:	4b0f      	ldr	r3, [pc, #60]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098c2:	4a10      	ldr	r2, [pc, #64]	@ (8009904 <MX_TIM16_Init+0x48>)
 80098c4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 32-1;
 80098c6:	4b0e      	ldr	r3, [pc, #56]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098c8:	221f      	movs	r2, #31
 80098ca:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80098cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098ce:	2200      	movs	r2, #0
 80098d0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535-1;
 80098d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098d4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80098d8:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80098da:	4b09      	ldr	r3, [pc, #36]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098dc:	2200      	movs	r2, #0
 80098de:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80098e0:	4b07      	ldr	r3, [pc, #28]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80098e6:	4b06      	ldr	r3, [pc, #24]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098e8:	2200      	movs	r2, #0
 80098ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80098ec:	4804      	ldr	r0, [pc, #16]	@ (8009900 <MX_TIM16_Init+0x44>)
 80098ee:	f005 fdea 	bl	800f4c6 <HAL_TIM_Base_Init>
 80098f2:	4603      	mov	r3, r0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d001      	beq.n	80098fc <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80098f8:	f000 f8b8 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80098fc:	bf00      	nop
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	200003d8 	.word	0x200003d8
 8009904:	40014400 	.word	0x40014400

08009908 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800990c:	4b22      	ldr	r3, [pc, #136]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 800990e:	4a23      	ldr	r2, [pc, #140]	@ (800999c <MX_USART1_UART_Init+0x94>)
 8009910:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8009912:	4b21      	ldr	r3, [pc, #132]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009918:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800991a:	4b1f      	ldr	r3, [pc, #124]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 800991c:	2200      	movs	r2, #0
 800991e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009920:	4b1d      	ldr	r3, [pc, #116]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009922:	2200      	movs	r2, #0
 8009924:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009926:	4b1c      	ldr	r3, [pc, #112]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009928:	2200      	movs	r2, #0
 800992a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800992c:	4b1a      	ldr	r3, [pc, #104]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 800992e:	220c      	movs	r2, #12
 8009930:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009932:	4b19      	ldr	r3, [pc, #100]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009934:	2200      	movs	r2, #0
 8009936:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009938:	4b17      	ldr	r3, [pc, #92]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 800993a:	2200      	movs	r2, #0
 800993c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800993e:	4b16      	ldr	r3, [pc, #88]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009940:	2200      	movs	r2, #0
 8009942:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009944:	4b14      	ldr	r3, [pc, #80]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009946:	2200      	movs	r2, #0
 8009948:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800994a:	4b13      	ldr	r3, [pc, #76]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 800994c:	2200      	movs	r2, #0
 800994e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009950:	4811      	ldr	r0, [pc, #68]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009952:	f007 f8a8 	bl	8010aa6 <HAL_UART_Init>
 8009956:	4603      	mov	r3, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d001      	beq.n	8009960 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800995c:	f000 f886 	bl	8009a6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009960:	2100      	movs	r1, #0
 8009962:	480d      	ldr	r0, [pc, #52]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009964:	f008 f9bf 	bl	8011ce6 <HAL_UARTEx_SetTxFifoThreshold>
 8009968:	4603      	mov	r3, r0
 800996a:	2b00      	cmp	r3, #0
 800996c:	d001      	beq.n	8009972 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800996e:	f000 f87d 	bl	8009a6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009972:	2100      	movs	r1, #0
 8009974:	4808      	ldr	r0, [pc, #32]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009976:	f008 f9f4 	bl	8011d62 <HAL_UARTEx_SetRxFifoThreshold>
 800997a:	4603      	mov	r3, r0
 800997c:	2b00      	cmp	r3, #0
 800997e:	d001      	beq.n	8009984 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8009980:	f000 f874 	bl	8009a6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8009984:	4804      	ldr	r0, [pc, #16]	@ (8009998 <MX_USART1_UART_Init+0x90>)
 8009986:	f008 f975 	bl	8011c74 <HAL_UARTEx_DisableFifoMode>
 800998a:	4603      	mov	r3, r0
 800998c:	2b00      	cmp	r3, #0
 800998e:	d001      	beq.n	8009994 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8009990:	f000 f86c 	bl	8009a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8009994:	bf00      	nop
 8009996:	bd80      	pop	{r7, pc}
 8009998:	20000424 	.word	0x20000424
 800999c:	40013800 	.word	0x40013800

080099a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80099a4:	2004      	movs	r0, #4
 80099a6:	f7ff fc67 	bl	8009278 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80099aa:	2001      	movs	r0, #1
 80099ac:	f7ff fc64 	bl	8009278 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80099b0:	2200      	movs	r2, #0
 80099b2:	2100      	movs	r1, #0
 80099b4:	200b      	movs	r0, #11
 80099b6:	f002 ff06 	bl	800c7c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80099ba:	200b      	movs	r0, #11
 80099bc:	f002 ff1d 	bl	800c7fa <HAL_NVIC_EnableIRQ>

}
 80099c0:	bf00      	nop
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b086      	sub	sp, #24
 80099c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80099ca:	1d3b      	adds	r3, r7, #4
 80099cc:	2200      	movs	r2, #0
 80099ce:	601a      	str	r2, [r3, #0]
 80099d0:	605a      	str	r2, [r3, #4]
 80099d2:	609a      	str	r2, [r3, #8]
 80099d4:	60da      	str	r2, [r3, #12]
 80099d6:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80099d8:	2004      	movs	r0, #4
 80099da:	f7ff fc66 	bl	80092aa <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80099de:	2002      	movs	r0, #2
 80099e0:	f7ff fc63 	bl	80092aa <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80099e4:	2001      	movs	r0, #1
 80099e6:	f7ff fc60 	bl	80092aa <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80099ea:	2010      	movs	r0, #16
 80099ec:	f7ff fc5d 	bl	80092aa <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_RESET);
 80099f0:	2200      	movs	r2, #0
 80099f2:	2110      	movs	r1, #16
 80099f4:	481b      	ldr	r0, [pc, #108]	@ (8009a64 <MX_GPIO_Init+0xa0>)
 80099f6:	f003 fbf1 	bl	800d1dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 80099fa:	2302      	movs	r3, #2
 80099fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80099fe:	2300      	movs	r3, #0
 8009a00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009a02:	2301      	movs	r3, #1
 8009a04:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8009a06:	1d3b      	adds	r3, r7, #4
 8009a08:	4619      	mov	r1, r3
 8009a0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009a0e:	f003 fa5d 	bl	800cecc <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_HUMID_Pin */
  GPIO_InitStruct.Pin = TEMP_HUMID_Pin;
 8009a12:	2380      	movs	r3, #128	@ 0x80
 8009a14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a16:	2300      	movs	r3, #0
 8009a18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(TEMP_HUMID_GPIO_Port, &GPIO_InitStruct);
 8009a1e:	1d3b      	adds	r3, r7, #4
 8009a20:	4619      	mov	r1, r3
 8009a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009a26:	f003 fa51 	bl	800cecc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOARD_LED_Pin */
  GPIO_InitStruct.Pin = BOARD_LED_Pin;
 8009a2a:	2310      	movs	r3, #16
 8009a2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a32:	2300      	movs	r3, #0
 8009a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a36:	2300      	movs	r3, #0
 8009a38:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BOARD_LED_GPIO_Port, &GPIO_InitStruct);
 8009a3a:	1d3b      	adds	r3, r7, #4
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	4809      	ldr	r0, [pc, #36]	@ (8009a64 <MX_GPIO_Init+0xa0>)
 8009a40:	f003 fa44 	bl	800cecc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8009a44:	2380      	movs	r3, #128	@ 0x80
 8009a46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8009a50:	1d3b      	adds	r3, r7, #4
 8009a52:	4619      	mov	r1, r3
 8009a54:	4804      	ldr	r0, [pc, #16]	@ (8009a68 <MX_GPIO_Init+0xa4>)
 8009a56:	f003 fa39 	bl	800cecc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8009a5a:	bf00      	nop
 8009a5c:	3718      	adds	r7, #24
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}
 8009a62:	bf00      	nop
 8009a64:	48001000 	.word	0x48001000
 8009a68:	48000400 	.word	0x48000400

08009a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009a70:	b672      	cpsid	i
}
 8009a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009a74:	bf00      	nop
 8009a76:	e7fd      	b.n	8009a74 <Error_Handler+0x8>

08009a78 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8009a7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009a90:	bf00      	nop
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr

08009a9a <LL_AHB2_GRP1_EnableClock>:
{
 8009a9a:	b480      	push	{r7}
 8009a9c:	b085      	sub	sp, #20
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009aa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009aa6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009aa8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009ab2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ab6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	4013      	ands	r3, r2
 8009abc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009abe:	68fb      	ldr	r3, [r7, #12]
}
 8009ac0:	bf00      	nop
 8009ac2:	3714      	adds	r7, #20
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b085      	sub	sp, #20
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8009ad4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ad8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009ada:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8009ae4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ae8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	4013      	ands	r3, r2
 8009aee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009af0:	68fb      	ldr	r3, [r7, #12]
}
 8009af2:	bf00      	nop
 8009af4:	3714      	adds	r7, #20
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr

08009afe <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8009afe:	b480      	push	{r7}
 8009b00:	b085      	sub	sp, #20
 8009b02:	af00      	add	r7, sp, #0
 8009b04:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8009b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b0a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009b0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8009b16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b1a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4013      	ands	r3, r2
 8009b20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009b22:	68fb      	ldr	r3, [r7, #12]
}
 8009b24:	bf00      	nop
 8009b26:	3714      	adds	r7, #20
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr

08009b30 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b085      	sub	sp, #20
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8009b38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b3c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009b3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	4313      	orrs	r3, r2
 8009b46:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8009b48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	4013      	ands	r3, r2
 8009b52:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009b54:	68fb      	ldr	r3, [r7, #12]
}
 8009b56:	bf00      	nop
 8009b58:	3714      	adds	r7, #20
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr

08009b62 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009b62:	b580      	push	{r7, lr}
 8009b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8009b66:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009b6a:	f7ff ffaf 	bl	8009acc <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8009b6e:	2200      	movs	r2, #0
 8009b70:	2100      	movs	r1, #0
 8009b72:	202e      	movs	r0, #46	@ 0x2e
 8009b74:	f002 fe27 	bl	800c7c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8009b78:	202e      	movs	r0, #46	@ 0x2e
 8009b7a:	f002 fe3e 	bl	800c7fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009b7e:	bf00      	nop
 8009b80:	bd80      	pop	{r7, pc}
	...

08009b84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b09c      	sub	sp, #112	@ 0x70
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b8c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009b90:	2200      	movs	r2, #0
 8009b92:	601a      	str	r2, [r3, #0]
 8009b94:	605a      	str	r2, [r3, #4]
 8009b96:	609a      	str	r2, [r3, #8]
 8009b98:	60da      	str	r2, [r3, #12]
 8009b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009b9c:	f107 030c 	add.w	r3, r7, #12
 8009ba0:	2250      	movs	r2, #80	@ 0x50
 8009ba2:	2100      	movs	r1, #0
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f00d fc3f 	bl	8017428 <memset>
  if(hadc->Instance==ADC1)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4a32      	ldr	r2, [pc, #200]	@ (8009c78 <HAL_ADC_MspInit+0xf4>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d15c      	bne.n	8009c6e <HAL_ADC_MspInit+0xea>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8009bb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bb8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8009bba:	2318      	movs	r3, #24
 8009bbc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8009bbe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009bc2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8009bc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009bc8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8009bca:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009bce:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8009bd0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009bd4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8009bd6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009bda:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009bdc:	f107 030c 	add.w	r3, r7, #12
 8009be0:	4618      	mov	r0, r3
 8009be2:	f005 f84e 	bl	800ec82 <HAL_RCCEx_PeriphCLKConfig>
 8009be6:	4603      	mov	r3, r0
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d001      	beq.n	8009bf0 <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8009bec:	f7ff ff3e 	bl	8009a6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8009bf0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8009bf4:	f7ff ff51 	bl	8009a9a <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009bf8:	2001      	movs	r0, #1
 8009bfa:	f7ff ff4e 	bl	8009a9a <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = sens1_Pin|sens2_Pin|sens3_Pin;
 8009bfe:	2370      	movs	r3, #112	@ 0x70
 8009c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009c02:	2303      	movs	r3, #3
 8009c04:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c06:	2300      	movs	r3, #0
 8009c08:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c0a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009c0e:	4619      	mov	r1, r3
 8009c10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009c14:	f003 f95a 	bl	800cecc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8009c18:	4b18      	ldr	r3, [pc, #96]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c1a:	4a19      	ldr	r2, [pc, #100]	@ (8009c80 <HAL_ADC_MspInit+0xfc>)
 8009c1c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8009c1e:	4b17      	ldr	r3, [pc, #92]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c20:	2205      	movs	r2, #5
 8009c22:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009c24:	4b15      	ldr	r3, [pc, #84]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c26:	2200      	movs	r2, #0
 8009c28:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009c2a:	4b14      	ldr	r3, [pc, #80]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8009c30:	4b12      	ldr	r3, [pc, #72]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c32:	2280      	movs	r2, #128	@ 0x80
 8009c34:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009c36:	4b11      	ldr	r3, [pc, #68]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009c3c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009c44:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8009c46:	4b0d      	ldr	r3, [pc, #52]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c48:	2220      	movs	r2, #32
 8009c4a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8009c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c4e:	2200      	movs	r2, #0
 8009c50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8009c52:	480a      	ldr	r0, [pc, #40]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c54:	f002 fe08 	bl	800c868 <HAL_DMA_Init>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d001      	beq.n	8009c62 <HAL_ADC_MspInit+0xde>
    {
      Error_Handler();
 8009c5e:	f7ff ff05 	bl	8009a6c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	4a05      	ldr	r2, [pc, #20]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c66:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009c68:	4a04      	ldr	r2, [pc, #16]	@ (8009c7c <HAL_ADC_MspInit+0xf8>)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8009c6e:	bf00      	nop
 8009c70:	3770      	adds	r7, #112	@ 0x70
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	50040000 	.word	0x50040000
 8009c7c:	2000022c 	.word	0x2000022c
 8009c80:	40020008 	.word	0x40020008

08009c84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b09c      	sub	sp, #112	@ 0x70
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c8c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009c90:	2200      	movs	r2, #0
 8009c92:	601a      	str	r2, [r3, #0]
 8009c94:	605a      	str	r2, [r3, #4]
 8009c96:	609a      	str	r2, [r3, #8]
 8009c98:	60da      	str	r2, [r3, #12]
 8009c9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009c9c:	f107 030c 	add.w	r3, r7, #12
 8009ca0:	2250      	movs	r2, #80	@ 0x50
 8009ca2:	2100      	movs	r1, #0
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f00d fbbf 	bl	8017428 <memset>
  if(hi2c->Instance==I2C1)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4a17      	ldr	r2, [pc, #92]	@ (8009d0c <HAL_I2C_MspInit+0x88>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d126      	bne.n	8009d02 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8009cb4:	2304      	movs	r3, #4
 8009cb6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8009cb8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8009cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009cbe:	f107 030c 	add.w	r3, r7, #12
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f004 ffdd 	bl	800ec82 <HAL_RCCEx_PeriphCLKConfig>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d001      	beq.n	8009cd2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8009cce:	f7ff fecd 	bl	8009a6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009cd2:	2002      	movs	r0, #2
 8009cd4:	f7ff fee1 	bl	8009a9a <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009cd8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009cde:	2312      	movs	r3, #18
 8009ce0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009cea:	2304      	movs	r3, #4
 8009cec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009cee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	4806      	ldr	r0, [pc, #24]	@ (8009d10 <HAL_I2C_MspInit+0x8c>)
 8009cf6:	f003 f8e9 	bl	800cecc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8009cfa:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8009cfe:	f7ff fefe 	bl	8009afe <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8009d02:	bf00      	nop
 8009d04:	3770      	adds	r7, #112	@ 0x70
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	40005400 	.word	0x40005400
 8009d10:	48000400 	.word	0x48000400

08009d14 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b082      	sub	sp, #8
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a0d      	ldr	r2, [pc, #52]	@ (8009d58 <HAL_IPCC_MspInit+0x44>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d113      	bne.n	8009d4e <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8009d26:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8009d2a:	f7ff fecf 	bl	8009acc <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8009d2e:	2200      	movs	r2, #0
 8009d30:	2100      	movs	r1, #0
 8009d32:	202c      	movs	r0, #44	@ 0x2c
 8009d34:	f002 fd47 	bl	800c7c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8009d38:	202c      	movs	r0, #44	@ 0x2c
 8009d3a:	f002 fd5e 	bl	800c7fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8009d3e:	2200      	movs	r2, #0
 8009d40:	2100      	movs	r1, #0
 8009d42:	202d      	movs	r0, #45	@ 0x2d
 8009d44:	f002 fd3f 	bl	800c7c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8009d48:	202d      	movs	r0, #45	@ 0x2d
 8009d4a:	f002 fd56 	bl	800c7fa <HAL_NVIC_EnableIRQ>

  /* USER CODE END IPCC_MspInit 1 */

  }

}
 8009d4e:	bf00      	nop
 8009d50:	3708      	adds	r7, #8
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}
 8009d56:	bf00      	nop
 8009d58:	58000c00 	.word	0x58000c00

08009d5c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b096      	sub	sp, #88	@ 0x58
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009d64:	f107 0308 	add.w	r3, r7, #8
 8009d68:	2250      	movs	r2, #80	@ 0x50
 8009d6a:	2100      	movs	r1, #0
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	f00d fb5b 	bl	8017428 <memset>
  if(hrtc->Instance==RTC)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4a0f      	ldr	r2, [pc, #60]	@ (8009db4 <HAL_RTC_MspInit+0x58>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d117      	bne.n	8009dac <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Enable access to the backup domain
  */
    HAL_PWR_EnableBkUpAccess();
 8009d7c:	f003 fc3c 	bl	800d5f8 <HAL_PWR_EnableBkUpAccess>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8009d80:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009d84:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8009d86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d8a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009d8c:	f107 0308 	add.w	r3, r7, #8
 8009d90:	4618      	mov	r0, r3
 8009d92:	f004 ff76 	bl	800ec82 <HAL_RCCEx_PeriphCLKConfig>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d001      	beq.n	8009da0 <HAL_RTC_MspInit+0x44>
    {
      Error_Handler();
 8009d9c:	f7ff fe66 	bl	8009a6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8009da0:	f7ff fe6a 	bl	8009a78 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8009da4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8009da8:	f7ff fea9 	bl	8009afe <LL_APB1_GRP1_EnableClock>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8009dac:	bf00      	nop
 8009dae:	3758      	adds	r7, #88	@ 0x58
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	40002800 	.word	0x40002800

08009db8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a12      	ldr	r2, [pc, #72]	@ (8009e10 <HAL_TIM_Base_MspInit+0x58>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d10c      	bne.n	8009de4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009dca:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009dce:	f7ff feaf 	bl	8009b30 <LL_APB2_GRP1_EnableClock>
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	2100      	movs	r1, #0
 8009dd6:	2019      	movs	r0, #25
 8009dd8:	f002 fcf5 	bl	800c7c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8009ddc:	2019      	movs	r0, #25
 8009dde:	f002 fd0c 	bl	800c7fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8009de2:	e010      	b.n	8009e06 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM16)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a0a      	ldr	r2, [pc, #40]	@ (8009e14 <HAL_TIM_Base_MspInit+0x5c>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d10b      	bne.n	8009e06 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8009dee:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8009df2:	f7ff fe9d 	bl	8009b30 <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8009df6:	2200      	movs	r2, #0
 8009df8:	2100      	movs	r1, #0
 8009dfa:	2019      	movs	r0, #25
 8009dfc:	f002 fce3 	bl	800c7c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8009e00:	2019      	movs	r0, #25
 8009e02:	f002 fcfa 	bl	800c7fa <HAL_NVIC_EnableIRQ>
}
 8009e06:	bf00      	nop
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	40012c00 	.word	0x40012c00
 8009e14:	40014400 	.word	0x40014400

08009e18 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b082      	sub	sp, #8
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e28:	d102      	bne.n	8009e30 <HAL_TIM_PWM_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009e2a:	2001      	movs	r0, #1
 8009e2c:	f7ff fe67 	bl	8009afe <LL_APB1_GRP1_EnableClock>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8009e30:	bf00      	nop
 8009e32:	3708      	adds	r7, #8
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b088      	sub	sp, #32
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e40:	f107 030c 	add.w	r3, r7, #12
 8009e44:	2200      	movs	r2, #0
 8009e46:	601a      	str	r2, [r3, #0]
 8009e48:	605a      	str	r2, [r3, #4]
 8009e4a:	609a      	str	r2, [r3, #8]
 8009e4c:	60da      	str	r2, [r3, #12]
 8009e4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e58:	d113      	bne.n	8009e82 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009e5a:	2001      	movs	r0, #1
 8009e5c:	f7ff fe1d 	bl	8009a9a <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = led_g_Pin|led_r_Pin|led_b_Pin;
 8009e60:	230d      	movs	r3, #13
 8009e62:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e64:	2302      	movs	r3, #2
 8009e66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009e68:	2302      	movs	r3, #2
 8009e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009e70:	2301      	movs	r3, #1
 8009e72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e74:	f107 030c 	add.w	r3, r7, #12
 8009e78:	4619      	mov	r1, r3
 8009e7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009e7e:	f003 f825 	bl	800cecc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8009e82:	bf00      	nop
 8009e84:	3720      	adds	r7, #32
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
	...

08009e8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b09c      	sub	sp, #112	@ 0x70
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e94:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009e98:	2200      	movs	r2, #0
 8009e9a:	601a      	str	r2, [r3, #0]
 8009e9c:	605a      	str	r2, [r3, #4]
 8009e9e:	609a      	str	r2, [r3, #8]
 8009ea0:	60da      	str	r2, [r3, #12]
 8009ea2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009ea4:	f107 030c 	add.w	r3, r7, #12
 8009ea8:	2250      	movs	r2, #80	@ 0x50
 8009eaa:	2100      	movs	r1, #0
 8009eac:	4618      	mov	r0, r3
 8009eae:	f00d fabb 	bl	8017428 <memset>
  if(huart->Instance==USART1)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a1b      	ldr	r2, [pc, #108]	@ (8009f24 <HAL_UART_MspInit+0x98>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d12e      	bne.n	8009f1a <HAL_UART_MspInit+0x8e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009ec4:	f107 030c 	add.w	r3, r7, #12
 8009ec8:	4618      	mov	r0, r3
 8009eca:	f004 feda 	bl	800ec82 <HAL_RCCEx_PeriphCLKConfig>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d001      	beq.n	8009ed8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8009ed4:	f7ff fdca 	bl	8009a6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8009ed8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8009edc:	f7ff fe28 	bl	8009b30 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ee0:	2001      	movs	r0, #1
 8009ee2:	f7ff fdda 	bl	8009a9a <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8009ee6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8009eea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009eec:	2302      	movs	r3, #2
 8009eee:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009ef8:	2307      	movs	r3, #7
 8009efa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009efc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009f00:	4619      	mov	r1, r3
 8009f02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f06:	f002 ffe1 	bl	800cecc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	2100      	movs	r1, #0
 8009f0e:	2024      	movs	r0, #36	@ 0x24
 8009f10:	f002 fc59 	bl	800c7c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8009f14:	2024      	movs	r0, #36	@ 0x24
 8009f16:	f002 fc70 	bl	800c7fa <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8009f1a:	bf00      	nop
 8009f1c:	3770      	adds	r7, #112	@ 0x70
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	bf00      	nop
 8009f24:	40013800 	.word	0x40013800

08009f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009f2c:	bf00      	nop
 8009f2e:	e7fd      	b.n	8009f2c <NMI_Handler+0x4>

08009f30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009f30:	b480      	push	{r7}
 8009f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009f34:	bf00      	nop
 8009f36:	e7fd      	b.n	8009f34 <HardFault_Handler+0x4>

08009f38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009f3c:	bf00      	nop
 8009f3e:	e7fd      	b.n	8009f3c <MemManage_Handler+0x4>

08009f40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009f40:	b480      	push	{r7}
 8009f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009f44:	bf00      	nop
 8009f46:	e7fd      	b.n	8009f44 <BusFault_Handler+0x4>

08009f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009f4c:	bf00      	nop
 8009f4e:	e7fd      	b.n	8009f4c <UsageFault_Handler+0x4>

08009f50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009f50:	b480      	push	{r7}
 8009f52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009f54:	bf00      	nop
 8009f56:	46bd      	mov	sp, r7
 8009f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5c:	4770      	bx	lr

08009f5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009f5e:	b480      	push	{r7}
 8009f60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009f62:	bf00      	nop
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr

08009f6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009f70:	bf00      	nop
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr

08009f7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009f7e:	f001 fa49 	bl	800b414 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009f82:	bf00      	nop
 8009f84:	bd80      	pop	{r7, pc}
	...

08009f88 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009f8c:	4802      	ldr	r0, [pc, #8]	@ (8009f98 <DMA1_Channel1_IRQHandler+0x10>)
 8009f8e:	f002 fe4c 	bl	800cc2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009f92:	bf00      	nop
 8009f94:	bd80      	pop	{r7, pc}
 8009f96:	bf00      	nop
 8009f98:	2000022c 	.word	0x2000022c

08009f9c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009fa0:	4804      	ldr	r0, [pc, #16]	@ (8009fb4 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8009fa2:	f005 fd5d 	bl	800fa60 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8009fa6:	4804      	ldr	r0, [pc, #16]	@ (8009fb8 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 8009fa8:	f005 fd5a 	bl	800fa60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  cyclic_routine();
 8009fac:	f000 fd22 	bl	800a9f4 <cyclic_routine>

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8009fb0:	bf00      	nop
 8009fb2:	bd80      	pop	{r7, pc}
 8009fb4:	20000340 	.word	0x20000340
 8009fb8:	200003d8 	.word	0x200003d8

08009fbc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8009fc0:	4802      	ldr	r0, [pc, #8]	@ (8009fcc <USART1_IRQHandler+0x10>)
 8009fc2:	f006 fe4f 	bl	8010c64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8009fc6:	bf00      	nop
 8009fc8:	bd80      	pop	{r7, pc}
 8009fca:	bf00      	nop
 8009fcc:	20000424 	.word	0x20000424

08009fd0 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8009fd4:	f00c fa3a 	bl	801644c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8009fd8:	bf00      	nop
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8009fe0:	f00c fa8a 	bl	80164f8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8009fe4:	bf00      	nop
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8009fec:	f003 f928 	bl	800d240 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8009ff0:	bf00      	nop
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8009ff4:	b40c      	push	{r2, r3}
 8009ff6:	b480      	push	{r7}
 8009ff8:	b083      	sub	sp, #12
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	460a      	mov	r2, r1
 800a000:	71fb      	strb	r3, [r7, #7]
 800a002:	4613      	mov	r3, r2
 800a004:	71bb      	strb	r3, [r7, #6]
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 800a006:	bf00      	nop
 800a008:	370c      	adds	r7, #12
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	b002      	add	sp, #8
 800a012:	4770      	bx	lr

0800a014 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a014:	b480      	push	{r7}
 800a016:	af00      	add	r7, sp, #0
  return 1;
 800a018:	2301      	movs	r3, #1
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr

0800a024 <_kill>:

int _kill(int pid, int sig)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800a02e:	f00d fa7d 	bl	801752c <__errno>
 800a032:	4603      	mov	r3, r0
 800a034:	2216      	movs	r2, #22
 800a036:	601a      	str	r2, [r3, #0]
  return -1;
 800a038:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3708      	adds	r7, #8
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <_exit>:

void _exit (int status)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b082      	sub	sp, #8
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800a04c:	f04f 31ff 	mov.w	r1, #4294967295
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f7ff ffe7 	bl	800a024 <_kill>
  while (1) {}    /* Make sure we hang here */
 800a056:	bf00      	nop
 800a058:	e7fd      	b.n	800a056 <_exit+0x12>

0800a05a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b086      	sub	sp, #24
 800a05e:	af00      	add	r7, sp, #0
 800a060:	60f8      	str	r0, [r7, #12]
 800a062:	60b9      	str	r1, [r7, #8]
 800a064:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a066:	2300      	movs	r3, #0
 800a068:	617b      	str	r3, [r7, #20]
 800a06a:	e00a      	b.n	800a082 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800a06c:	f3af 8000 	nop.w
 800a070:	4601      	mov	r1, r0
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	1c5a      	adds	r2, r3, #1
 800a076:	60ba      	str	r2, [r7, #8]
 800a078:	b2ca      	uxtb	r2, r1
 800a07a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	3301      	adds	r3, #1
 800a080:	617b      	str	r3, [r7, #20]
 800a082:	697a      	ldr	r2, [r7, #20]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	429a      	cmp	r2, r3
 800a088:	dbf0      	blt.n	800a06c <_read+0x12>
  }

  return len;
 800a08a:	687b      	ldr	r3, [r7, #4]
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3718      	adds	r7, #24
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b086      	sub	sp, #24
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	617b      	str	r3, [r7, #20]
 800a0a4:	e009      	b.n	800a0ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	1c5a      	adds	r2, r3, #1
 800a0aa:	60ba      	str	r2, [r7, #8]
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7ff f914 	bl	80092dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	617b      	str	r3, [r7, #20]
 800a0ba:	697a      	ldr	r2, [r7, #20]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	dbf1      	blt.n	800a0a6 <_write+0x12>
  }
  return len;
 800a0c2:	687b      	ldr	r3, [r7, #4]
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3718      	adds	r7, #24
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <_close>:

int _close(int file)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800a0d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	370c      	adds	r7, #12
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a0f4:	605a      	str	r2, [r3, #4]
  return 0;
 800a0f6:	2300      	movs	r3, #0
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	370c      	adds	r7, #12
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a102:	4770      	bx	lr

0800a104 <_isatty>:

int _isatty(int file)
{
 800a104:	b480      	push	{r7}
 800a106:	b083      	sub	sp, #12
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800a10c:	2301      	movs	r3, #1
}
 800a10e:	4618      	mov	r0, r3
 800a110:	370c      	adds	r7, #12
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr

0800a11a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a11a:	b480      	push	{r7}
 800a11c:	b085      	sub	sp, #20
 800a11e:	af00      	add	r7, sp, #0
 800a120:	60f8      	str	r0, [r7, #12]
 800a122:	60b9      	str	r1, [r7, #8]
 800a124:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800a126:	2300      	movs	r3, #0
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3714      	adds	r7, #20
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b086      	sub	sp, #24
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a13c:	4a14      	ldr	r2, [pc, #80]	@ (800a190 <_sbrk+0x5c>)
 800a13e:	4b15      	ldr	r3, [pc, #84]	@ (800a194 <_sbrk+0x60>)
 800a140:	1ad3      	subs	r3, r2, r3
 800a142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a148:	4b13      	ldr	r3, [pc, #76]	@ (800a198 <_sbrk+0x64>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d102      	bne.n	800a156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a150:	4b11      	ldr	r3, [pc, #68]	@ (800a198 <_sbrk+0x64>)
 800a152:	4a12      	ldr	r2, [pc, #72]	@ (800a19c <_sbrk+0x68>)
 800a154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a156:	4b10      	ldr	r3, [pc, #64]	@ (800a198 <_sbrk+0x64>)
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	4413      	add	r3, r2
 800a15e:	693a      	ldr	r2, [r7, #16]
 800a160:	429a      	cmp	r2, r3
 800a162:	d207      	bcs.n	800a174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a164:	f00d f9e2 	bl	801752c <__errno>
 800a168:	4603      	mov	r3, r0
 800a16a:	220c      	movs	r2, #12
 800a16c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a16e:	f04f 33ff 	mov.w	r3, #4294967295
 800a172:	e009      	b.n	800a188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a174:	4b08      	ldr	r3, [pc, #32]	@ (800a198 <_sbrk+0x64>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a17a:	4b07      	ldr	r3, [pc, #28]	@ (800a198 <_sbrk+0x64>)
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4413      	add	r3, r2
 800a182:	4a05      	ldr	r2, [pc, #20]	@ (800a198 <_sbrk+0x64>)
 800a184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a186:	68fb      	ldr	r3, [r7, #12]
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3718      	adds	r7, #24
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	20030000 	.word	0x20030000
 800a194:	00000400 	.word	0x00000400
 800a198:	20000504 	.word	0x20000504
 800a19c:	20000a20 	.word	0x20000a20

0800a1a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 800a1a4:	4b24      	ldr	r3, [pc, #144]	@ (800a238 <SystemInit+0x98>)
 800a1a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1aa:	4a23      	ldr	r2, [pc, #140]	@ (800a238 <SystemInit+0x98>)
 800a1ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a1b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800a1b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a1be:	f043 0301 	orr.w	r3, r3, #1
 800a1c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800a1c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1c8:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800a1cc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800a1ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a1d8:	4b18      	ldr	r3, [pc, #96]	@ (800a23c <SystemInit+0x9c>)
 800a1da:	4013      	ands	r3, r2
 800a1dc:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800a1de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a1ea:	f023 0305 	bic.w	r3, r3, #5
 800a1ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800a1f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a1fe:	f023 0301 	bic.w	r3, r3, #1
 800a202:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800a206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a20a:	4a0d      	ldr	r2, [pc, #52]	@ (800a240 <SystemInit+0xa0>)
 800a20c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800a20e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a212:	4a0b      	ldr	r2, [pc, #44]	@ (800a240 <SystemInit+0xa0>)
 800a214:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a216:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a220:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a224:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800a226:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a22a:	2200      	movs	r2, #0
 800a22c:	619a      	str	r2, [r3, #24]
}
 800a22e:	bf00      	nop
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr
 800a238:	e000ed00 	.word	0xe000ed00
 800a23c:	faf6fefb 	.word	0xfaf6fefb
 800a240:	22041000 	.word	0x22041000

0800a244 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800a244:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a246:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a248:	3304      	adds	r3, #4

0800a24a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a24a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a24c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800a24e:	d3f9      	bcc.n	800a244 <CopyDataInit>
  bx lr
 800a250:	4770      	bx	lr

0800a252 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800a252:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800a254:	3004      	adds	r0, #4

0800a256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800a256:	4288      	cmp	r0, r1
  bcc FillZerobss
 800a258:	d3fb      	bcc.n	800a252 <FillZerobss>
  bx lr
 800a25a:	4770      	bx	lr

0800a25c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a25c:	480c      	ldr	r0, [pc, #48]	@ (800a290 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a25e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800a260:	f7ff ff9e 	bl	800a1a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800a264:	480b      	ldr	r0, [pc, #44]	@ (800a294 <LoopForever+0x6>)
 800a266:	490c      	ldr	r1, [pc, #48]	@ (800a298 <LoopForever+0xa>)
 800a268:	4a0c      	ldr	r2, [pc, #48]	@ (800a29c <LoopForever+0xe>)
 800a26a:	2300      	movs	r3, #0
 800a26c:	f7ff ffed 	bl	800a24a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800a270:	480b      	ldr	r0, [pc, #44]	@ (800a2a0 <LoopForever+0x12>)
 800a272:	490c      	ldr	r1, [pc, #48]	@ (800a2a4 <LoopForever+0x16>)
 800a274:	4a0c      	ldr	r2, [pc, #48]	@ (800a2a8 <LoopForever+0x1a>)
 800a276:	2300      	movs	r3, #0
 800a278:	f7ff ffe7 	bl	800a24a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800a27c:	480b      	ldr	r0, [pc, #44]	@ (800a2ac <LoopForever+0x1e>)
 800a27e:	490c      	ldr	r1, [pc, #48]	@ (800a2b0 <LoopForever+0x22>)
 800a280:	2300      	movs	r3, #0
 800a282:	f7ff ffe8 	bl	800a256 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800a286:	f00d f957 	bl	8017538 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800a28a:	f7ff f839 	bl	8009300 <main>

0800a28e <LoopForever>:

LoopForever:
  b LoopForever
 800a28e:	e7fe      	b.n	800a28e <LoopForever>
  ldr   r0, =_estack
 800a290:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800a294:	20000008 	.word	0x20000008
 800a298:	200000f8 	.word	0x200000f8
 800a29c:	0801a288 	.word	0x0801a288
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800a2a0:	200300e4 	.word	0x200300e4
 800a2a4:	20030b5a 	.word	0x20030b5a
 800a2a8:	0801a389 	.word	0x0801a389
  INIT_BSS _sbss, _ebss
 800a2ac:	2000010c 	.word	0x2000010c
 800a2b0:	20000a20 	.word	0x20000a20

0800a2b4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a2b4:	e7fe      	b.n	800a2b4 <ADC1_IRQHandler>
	...

0800a2b8 <DWT_Delay_Init>:
uint16_t SUM; uint8_t Presence = 0;

#include "DHT.h"

uint32_t DWT_Delay_Init(void)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800a2bc:	4b14      	ldr	r3, [pc, #80]	@ (800a310 <DWT_Delay_Init+0x58>)
 800a2be:	68db      	ldr	r3, [r3, #12]
 800a2c0:	4a13      	ldr	r2, [pc, #76]	@ (800a310 <DWT_Delay_Init+0x58>)
 800a2c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a2c6:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800a2c8:	4b11      	ldr	r3, [pc, #68]	@ (800a310 <DWT_Delay_Init+0x58>)
 800a2ca:	68db      	ldr	r3, [r3, #12]
 800a2cc:	4a10      	ldr	r2, [pc, #64]	@ (800a310 <DWT_Delay_Init+0x58>)
 800a2ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2d2:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800a2d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a314 <DWT_Delay_Init+0x5c>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a0e      	ldr	r2, [pc, #56]	@ (800a314 <DWT_Delay_Init+0x5c>)
 800a2da:	f023 0301 	bic.w	r3, r3, #1
 800a2de:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800a2e0:	4b0c      	ldr	r3, [pc, #48]	@ (800a314 <DWT_Delay_Init+0x5c>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4a0b      	ldr	r2, [pc, #44]	@ (800a314 <DWT_Delay_Init+0x5c>)
 800a2e6:	f043 0301 	orr.w	r3, r3, #1
 800a2ea:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 800a2ec:	4b09      	ldr	r3, [pc, #36]	@ (800a314 <DWT_Delay_Init+0x5c>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 800a2f2:	bf00      	nop
     __ASM volatile ("NOP");
 800a2f4:	bf00      	nop
  __ASM volatile ("NOP");
 800a2f6:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 800a2f8:	4b06      	ldr	r3, [pc, #24]	@ (800a314 <DWT_Delay_Init+0x5c>)
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d001      	beq.n	800a304 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 800a300:	2300      	movs	r3, #0
 800a302:	e000      	b.n	800a306 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 800a304:	2301      	movs	r3, #1
  }
}
 800a306:	4618      	mov	r0, r3
 800a308:	46bd      	mov	sp, r7
 800a30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30e:	4770      	bx	lr
 800a310:	e000edf0 	.word	0xe000edf0
 800a314:	e0001000 	.word	0xe0001000

0800a318 <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 800a320:	4b0d      	ldr	r3, [pc, #52]	@ (800a358 <delay+0x40>)
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800a326:	f004 fa1b 	bl	800e760 <HAL_RCC_GetHCLKFreq>
 800a32a:	4603      	mov	r3, r0
 800a32c:	4a0b      	ldr	r2, [pc, #44]	@ (800a35c <delay+0x44>)
 800a32e:	fba2 2303 	umull	r2, r3, r2, r3
 800a332:	0c9b      	lsrs	r3, r3, #18
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	fb02 f303 	mul.w	r3, r2, r3
 800a33a:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 800a33c:	bf00      	nop
 800a33e:	4b06      	ldr	r3, [pc, #24]	@ (800a358 <delay+0x40>)
 800a340:	685a      	ldr	r2, [r3, #4]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	1ad2      	subs	r2, r2, r3
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	429a      	cmp	r2, r3
 800a34a:	d3f8      	bcc.n	800a33e <delay+0x26>
}
 800a34c:	bf00      	nop
 800a34e:	bf00      	nop
 800a350:	3710      	adds	r7, #16
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
 800a356:	bf00      	nop
 800a358:	e0001000 	.word	0xe0001000
 800a35c:	431bde83 	.word	0x431bde83

0800a360 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b088      	sub	sp, #32
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	460b      	mov	r3, r1
 800a36a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a36c:	f107 030c 	add.w	r3, r7, #12
 800a370:	2200      	movs	r2, #0
 800a372:	601a      	str	r2, [r3, #0]
 800a374:	605a      	str	r2, [r3, #4]
 800a376:	609a      	str	r2, [r3, #8]
 800a378:	60da      	str	r2, [r3, #12]
 800a37a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800a37c:	887b      	ldrh	r3, [r7, #2]
 800a37e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a380:	2301      	movs	r3, #1
 800a382:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a384:	2300      	movs	r3, #0
 800a386:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800a388:	f107 030c 	add.w	r3, r7, #12
 800a38c:	4619      	mov	r1, r3
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f002 fd9c 	bl	800cecc <HAL_GPIO_Init>
}
 800a394:	bf00      	nop
 800a396:	3720      	adds	r7, #32
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b088      	sub	sp, #32
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3a8:	f107 030c 	add.w	r3, r7, #12
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	601a      	str	r2, [r3, #0]
 800a3b0:	605a      	str	r2, [r3, #4]
 800a3b2:	609a      	str	r2, [r3, #8]
 800a3b4:	60da      	str	r2, [r3, #12]
 800a3b6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800a3b8:	887b      	ldrh	r3, [r7, #2]
 800a3ba:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800a3c4:	f107 030c 	add.w	r3, r7, #12
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f002 fd7e 	bl	800cecc <HAL_GPIO_Init>
}
 800a3d0:	bf00      	nop
 800a3d2:	3720      	adds	r7, #32
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <DHT_Start>:


void DHT_Start (void)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 800a3dc:	f7ff ff6c 	bl	800a2b8 <DWT_Delay_Init>
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 800a3e0:	2180      	movs	r1, #128	@ 0x80
 800a3e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a3e6:	f7ff ffbb 	bl	800a360 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	2180      	movs	r1, #128	@ 0x80
 800a3ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a3f2:	f002 fef3 	bl	800d1dc <HAL_GPIO_WritePin>
#if defined(TYPE_DHT11)
	delay (18000);   // wait for 18ms
#endif

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
 800a3f6:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 800a3fa:	f7ff ff8d 	bl	800a318 <delay>
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 800a3fe:	2201      	movs	r2, #1
 800a400:	2180      	movs	r1, #128	@ 0x80
 800a402:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a406:	f002 fee9 	bl	800d1dc <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 800a40a:	2014      	movs	r0, #20
 800a40c:	f7ff ff84 	bl	800a318 <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 800a410:	2180      	movs	r1, #128	@ 0x80
 800a412:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a416:	f7ff ffc1 	bl	800a39c <Set_Pin_Input>
}
 800a41a:	bf00      	nop
 800a41c:	bd80      	pop	{r7, pc}

0800a41e <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 800a41e:	b580      	push	{r7, lr}
 800a420:	b082      	sub	sp, #8
 800a422:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800a424:	2300      	movs	r3, #0
 800a426:	71fb      	strb	r3, [r7, #7]
	delay (40);
 800a428:	2028      	movs	r0, #40	@ 0x28
 800a42a:	f7ff ff75 	bl	800a318 <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 800a42e:	2180      	movs	r1, #128	@ 0x80
 800a430:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a434:	f002 feba 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d10f      	bne.n	800a45e <DHT_Check_Response+0x40>
	{
		delay (80);
 800a43e:	2050      	movs	r0, #80	@ 0x50
 800a440:	f7ff ff6a 	bl	800a318 <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 800a444:	2180      	movs	r1, #128	@ 0x80
 800a446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a44a:	f002 feaf 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d002      	beq.n	800a45a <DHT_Check_Response+0x3c>
 800a454:	2301      	movs	r3, #1
 800a456:	71fb      	strb	r3, [r7, #7]
 800a458:	e001      	b.n	800a45e <DHT_Check_Response+0x40>
		else Response = -1;
 800a45a:	23ff      	movs	r3, #255	@ 0xff
 800a45c:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 800a45e:	bf00      	nop
 800a460:	2180      	movs	r1, #128	@ 0x80
 800a462:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a466:	f002 fea1 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a46a:	4603      	mov	r3, r0
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d1f7      	bne.n	800a460 <DHT_Check_Response+0x42>

	return Response;
 800a470:	79fb      	ldrb	r3, [r7, #7]
}
 800a472:	4618      	mov	r0, r3
 800a474:	3708      	adds	r7, #8
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}

0800a47a <DHT_Read>:

uint8_t DHT_Read (void)
{
 800a47a:	b580      	push	{r7, lr}
 800a47c:	b082      	sub	sp, #8
 800a47e:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 800a480:	2300      	movs	r3, #0
 800a482:	71bb      	strb	r3, [r7, #6]
 800a484:	e03a      	b.n	800a4fc <DHT_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 800a486:	bf00      	nop
 800a488:	2180      	movs	r1, #128	@ 0x80
 800a48a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a48e:	f002 fe8d 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a492:	4603      	mov	r3, r0
 800a494:	2b00      	cmp	r3, #0
 800a496:	d0f7      	beq.n	800a488 <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 800a498:	2028      	movs	r0, #40	@ 0x28
 800a49a:	f7ff ff3d 	bl	800a318 <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 800a49e:	2180      	movs	r1, #128	@ 0x80
 800a4a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a4a4:	f002 fe82 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d10e      	bne.n	800a4cc <DHT_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 800a4ae:	79bb      	ldrb	r3, [r7, #6]
 800a4b0:	f1c3 0307 	rsb	r3, r3, #7
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ba:	b25b      	sxtb	r3, r3
 800a4bc:	43db      	mvns	r3, r3
 800a4be:	b25a      	sxtb	r2, r3
 800a4c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	b25b      	sxtb	r3, r3
 800a4c8:	71fb      	strb	r3, [r7, #7]
 800a4ca:	e00b      	b.n	800a4e4 <DHT_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 800a4cc:	79bb      	ldrb	r3, [r7, #6]
 800a4ce:	f1c3 0307 	rsb	r3, r3, #7
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d8:	b25a      	sxtb	r2, r3
 800a4da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	b25b      	sxtb	r3, r3
 800a4e2:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 800a4e4:	bf00      	nop
 800a4e6:	2180      	movs	r1, #128	@ 0x80
 800a4e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a4ec:	f002 fe5e 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d1f7      	bne.n	800a4e6 <DHT_Read+0x6c>
	for (j=0;j<8;j++)
 800a4f6:	79bb      	ldrb	r3, [r7, #6]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	71bb      	strb	r3, [r7, #6]
 800a4fc:	79bb      	ldrb	r3, [r7, #6]
 800a4fe:	2b07      	cmp	r3, #7
 800a500:	d9c1      	bls.n	800a486 <DHT_Read+0xc>
	}
	return i;
 800a502:	79fb      	ldrb	r3, [r7, #7]
}
 800a504:	4618      	mov	r0, r3
 800a506:	3708      	adds	r7, #8
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <DHT_GetData>:



void DHT_GetData (DHT_DataTypedef *DHT_Data)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b082      	sub	sp, #8
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
    DHT_Start ();
 800a514:	f7ff ff60 	bl	800a3d8 <DHT_Start>
	Presence = DHT_Check_Response ();
 800a518:	f7ff ff81 	bl	800a41e <DHT_Check_Response>
 800a51c:	4603      	mov	r3, r0
 800a51e:	461a      	mov	r2, r3
 800a520:	4b31      	ldr	r3, [pc, #196]	@ (800a5e8 <DHT_GetData+0xdc>)
 800a522:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 800a524:	f7ff ffa9 	bl	800a47a <DHT_Read>
 800a528:	4603      	mov	r3, r0
 800a52a:	461a      	mov	r2, r3
 800a52c:	4b2f      	ldr	r3, [pc, #188]	@ (800a5ec <DHT_GetData+0xe0>)
 800a52e:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 800a530:	f7ff ffa3 	bl	800a47a <DHT_Read>
 800a534:	4603      	mov	r3, r0
 800a536:	461a      	mov	r2, r3
 800a538:	4b2d      	ldr	r3, [pc, #180]	@ (800a5f0 <DHT_GetData+0xe4>)
 800a53a:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 800a53c:	f7ff ff9d 	bl	800a47a <DHT_Read>
 800a540:	4603      	mov	r3, r0
 800a542:	461a      	mov	r2, r3
 800a544:	4b2b      	ldr	r3, [pc, #172]	@ (800a5f4 <DHT_GetData+0xe8>)
 800a546:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 800a548:	f7ff ff97 	bl	800a47a <DHT_Read>
 800a54c:	4603      	mov	r3, r0
 800a54e:	461a      	mov	r2, r3
 800a550:	4b29      	ldr	r3, [pc, #164]	@ (800a5f8 <DHT_GetData+0xec>)
 800a552:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 800a554:	f7ff ff91 	bl	800a47a <DHT_Read>
 800a558:	4603      	mov	r3, r0
 800a55a:	461a      	mov	r2, r3
 800a55c:	4b27      	ldr	r3, [pc, #156]	@ (800a5fc <DHT_GetData+0xf0>)
 800a55e:	801a      	strh	r2, [r3, #0]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 800a560:	4b26      	ldr	r3, [pc, #152]	@ (800a5fc <DHT_GetData+0xf0>)
 800a562:	881b      	ldrh	r3, [r3, #0]
 800a564:	4619      	mov	r1, r3
 800a566:	4b21      	ldr	r3, [pc, #132]	@ (800a5ec <DHT_GetData+0xe0>)
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	461a      	mov	r2, r3
 800a56c:	4b20      	ldr	r3, [pc, #128]	@ (800a5f0 <DHT_GetData+0xe4>)
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	4413      	add	r3, r2
 800a572:	4a20      	ldr	r2, [pc, #128]	@ (800a5f4 <DHT_GetData+0xe8>)
 800a574:	7812      	ldrb	r2, [r2, #0]
 800a576:	4413      	add	r3, r2
 800a578:	4a1f      	ldr	r2, [pc, #124]	@ (800a5f8 <DHT_GetData+0xec>)
 800a57a:	7812      	ldrb	r2, [r2, #0]
 800a57c:	4413      	add	r3, r2
 800a57e:	4299      	cmp	r1, r3
 800a580:	d12e      	bne.n	800a5e0 <DHT_GetData+0xd4>
			DHT_Data->Temperature = Temp_byte1;
			DHT_Data->Humidity = Rh_byte1;
		#endif

		#if defined(TYPE_DHT22)
			DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2);
 800a582:	4b1c      	ldr	r3, [pc, #112]	@ (800a5f4 <DHT_GetData+0xe8>)
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	021b      	lsls	r3, r3, #8
 800a588:	4a1b      	ldr	r2, [pc, #108]	@ (800a5f8 <DHT_GetData+0xec>)
 800a58a:	7812      	ldrb	r2, [r2, #0]
 800a58c:	4313      	orrs	r3, r2
 800a58e:	ee07 3a90 	vmov	s15, r3
 800a592:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	edc3 7a00 	vstr	s15, [r3]
			DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2);
 800a59c:	4b13      	ldr	r3, [pc, #76]	@ (800a5ec <DHT_GetData+0xe0>)
 800a59e:	781b      	ldrb	r3, [r3, #0]
 800a5a0:	021b      	lsls	r3, r3, #8
 800a5a2:	4a13      	ldr	r2, [pc, #76]	@ (800a5f0 <DHT_GetData+0xe4>)
 800a5a4:	7812      	ldrb	r2, [r2, #0]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	ee07 3a90 	vmov	s15, r3
 800a5ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	edc3 7a01 	vstr	s15, [r3, #4]
			printf("internal temp %d, humd %d\n", (int16_t)(DHT_Data->Temperature), (int16_t)(DHT_Data->Humidity));
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	edd3 7a00 	vldr	s15, [r3]
 800a5bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a5c0:	ee17 3a90 	vmov	r3, s15
 800a5c4:	b21b      	sxth	r3, r3
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	edd3 7a01 	vldr	s15, [r3, #4]
 800a5ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a5d2:	ee17 3a90 	vmov	r3, s15
 800a5d6:	b21b      	sxth	r3, r3
 800a5d8:	461a      	mov	r2, r3
 800a5da:	4809      	ldr	r0, [pc, #36]	@ (800a600 <DHT_GetData+0xf4>)
 800a5dc:	f00c fd08 	bl	8016ff0 <iprintf>
		#endif
	}
}
 800a5e0:	bf00      	nop
 800a5e2:	3708      	adds	r7, #8
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}
 800a5e8:	2000050e 	.word	0x2000050e
 800a5ec:	20000508 	.word	0x20000508
 800a5f0:	20000509 	.word	0x20000509
 800a5f4:	2000050a 	.word	0x2000050a
 800a5f8:	2000050b 	.word	0x2000050b
 800a5fc:	2000050c 	.word	0x2000050c
 800a600:	08019170 	.word	0x08019170

0800a604 <init_dht11>:
 * @param htim TIMER for calculate delays ex:&htim2
 * @param port GPIO port ex:GPIOA
 * @param pin GPIO pin ex:GPIO_PIN_2
 * @param dht struct to configure ex:&dht
 */
void init_dht11(dht11_t *dht, TIM_HandleTypeDef *htim, GPIO_TypeDef* port, uint16_t pin){
 800a604:	b480      	push	{r7}
 800a606:	b085      	sub	sp, #20
 800a608:	af00      	add	r7, sp, #0
 800a60a:	60f8      	str	r0, [r7, #12]
 800a60c:	60b9      	str	r1, [r7, #8]
 800a60e:	607a      	str	r2, [r7, #4]
 800a610:	807b      	strh	r3, [r7, #2]
	dht->htim = htim;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	68ba      	ldr	r2, [r7, #8]
 800a616:	609a      	str	r2, [r3, #8]
	dht->port = port;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	601a      	str	r2, [r3, #0]
	dht->pin = pin;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	887a      	ldrh	r2, [r7, #2]
 800a622:	809a      	strh	r2, [r3, #4]
}
 800a624:	bf00      	nop
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <set_dht11_gpio_mode>:
 * @brief set DHT pin direction with given parameter
 * @param dht struct for dht
 * @param pMode GPIO Mode ex:INPUT or OUTPUT
 */
void set_dht11_gpio_mode(dht11_t *dht, uint8_t pMode)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b088      	sub	sp, #32
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	460b      	mov	r3, r1
 800a63a:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a63c:	f107 030c 	add.w	r3, r7, #12
 800a640:	2200      	movs	r2, #0
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	605a      	str	r2, [r3, #4]
 800a646:	609a      	str	r2, [r3, #8]
 800a648:	60da      	str	r2, [r3, #12]
 800a64a:	611a      	str	r2, [r3, #16]

	if(pMode == OUTPUT)
 800a64c:	78fb      	ldrb	r3, [r7, #3]
 800a64e:	2b01      	cmp	r3, #1
 800a650:	d111      	bne.n	800a676 <set_dht11_gpio_mode+0x46>
	{
	  GPIO_InitStruct.Pin = dht->pin;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	889b      	ldrh	r3, [r3, #4]
 800a656:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a658:	2301      	movs	r3, #1
 800a65a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a65c:	2300      	movs	r3, #0
 800a65e:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a660:	2303      	movs	r3, #3
 800a662:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f107 020c 	add.w	r2, r7, #12
 800a66c:	4611      	mov	r1, r2
 800a66e:	4618      	mov	r0, r3
 800a670:	f002 fc2c 	bl	800cecc <HAL_GPIO_Init>
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
	}
}
 800a674:	e013      	b.n	800a69e <set_dht11_gpio_mode+0x6e>
	}else if(pMode == INPUT)
 800a676:	78fb      	ldrb	r3, [r7, #3]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d110      	bne.n	800a69e <set_dht11_gpio_mode+0x6e>
	  GPIO_InitStruct.Pin = dht->pin;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	889b      	ldrh	r3, [r3, #4]
 800a680:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a682:	2300      	movs	r3, #0
 800a684:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a686:	2300      	movs	r3, #0
 800a688:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a68a:	2303      	movs	r3, #3
 800a68c:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f107 020c 	add.w	r2, r7, #12
 800a696:	4611      	mov	r1, r2
 800a698:	4618      	mov	r0, r3
 800a69a:	f002 fc17 	bl	800cecc <HAL_GPIO_Init>
}
 800a69e:	bf00      	nop
 800a6a0:	3720      	adds	r7, #32
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}

0800a6a6 <readDHT11>:
 * @brief reads dht11 value
 * @param dht struct for dht11
 * @return 1 if read ok 0 if something wrong in read
 */
uint8_t readDHT11(dht11_t *dht)
{
 800a6a6:	b580      	push	{r7, lr}
 800a6a8:	b094      	sub	sp, #80	@ 0x50
 800a6aa:	af00      	add	r7, sp, #0
 800a6ac:	6078      	str	r0, [r7, #4]
	uint16_t mTime1 = 0, mTime2 = 0, mBit = 0;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint8_t humVal = 0, tempVal = 0, parityVal = 0, genParity = 0;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	uint8_t mData[40];

	//start comm
	set_dht11_gpio_mode(dht, OUTPUT);			//set pin direction as input
 800a6d4:	2101      	movs	r1, #1
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f7ff ffaa 	bl	800a630 <set_dht11_gpio_mode>
	HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_RESET);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6818      	ldr	r0, [r3, #0]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	889b      	ldrh	r3, [r3, #4]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	4619      	mov	r1, r3
 800a6e8:	f002 fd78 	bl	800d1dc <HAL_GPIO_WritePin>
	HAL_Delay(18);					//wait 18 ms in Low state
 800a6ec:	2012      	movs	r0, #18
 800a6ee:	f7fe fc41 	bl	8008f74 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 800a6f2:	b672      	cpsid	i
}
 800a6f4:	bf00      	nop
	__disable_irq();	//disable all interupts to do only read dht otherwise miss timer
	HAL_TIM_Base_Start(dht->htim); //start timer
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	689b      	ldr	r3, [r3, #8]
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f004 ff3a 	bl	800f574 <HAL_TIM_Base_Start>
	set_dht11_gpio_mode(dht, INPUT);
 800a700:	2100      	movs	r1, #0
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f7ff ff94 	bl	800a630 <set_dht11_gpio_mode>
	//check dht answer
	__HAL_TIM_SET_COUNTER(dht->htim, 0);				//set timer counter to zero
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	2200      	movs	r2, #0
 800a710:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800a712:	e00b      	b.n	800a72c <readDHT11+0x86>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a722:	d903      	bls.n	800a72c <readDHT11+0x86>
  __ASM volatile ("cpsie i" : : : "memory");
 800a724:	b662      	cpsie	i
}
 800a726:	bf00      	nop
			__enable_irq();
			return 0;
 800a728:	2300      	movs	r3, #0
 800a72a:	e130      	b.n	800a98e <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	889b      	ldrh	r3, [r3, #4]
 800a734:	4619      	mov	r1, r3
 800a736:	4610      	mov	r0, r2
 800a738:	f002 fd38 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b01      	cmp	r3, #1
 800a740:	d0e8      	beq.n	800a714 <readDHT11+0x6e>
		}
	}
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	689b      	ldr	r3, [r3, #8]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	2200      	movs	r2, #0
 800a74a:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 800a74c:	e00b      	b.n	800a766 <readDHT11+0xc0>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a756:	b29b      	uxth	r3, r3
 800a758:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a75c:	d903      	bls.n	800a766 <readDHT11+0xc0>
  __ASM volatile ("cpsie i" : : : "memory");
 800a75e:	b662      	cpsie	i
}
 800a760:	bf00      	nop
			__enable_irq();
			return 0;
 800a762:	2300      	movs	r3, #0
 800a764:	e113      	b.n	800a98e <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	889b      	ldrh	r3, [r3, #4]
 800a76e:	4619      	mov	r1, r3
 800a770:	4610      	mov	r0, r2
 800a772:	f002 fd1b 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a776:	4603      	mov	r3, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d0e8      	beq.n	800a74e <readDHT11+0xa8>
		}
	}
	mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a784:	86fb      	strh	r3, [r7, #54]	@ 0x36
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	2200      	movs	r2, #0
 800a78e:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800a790:	e00b      	b.n	800a7aa <readDHT11+0x104>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	689b      	ldr	r3, [r3, #8]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a79a:	b29b      	uxth	r3, r3
 800a79c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a7a0:	d903      	bls.n	800a7aa <readDHT11+0x104>
  __ASM volatile ("cpsie i" : : : "memory");
 800a7a2:	b662      	cpsie	i
}
 800a7a4:	bf00      	nop
			__enable_irq();
			return 0;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	e0f1      	b.n	800a98e <readDHT11+0x2e8>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	889b      	ldrh	r3, [r3, #4]
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	4610      	mov	r0, r2
 800a7b6:	f002 fcf9 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d0e8      	beq.n	800a792 <readDHT11+0xec>
		}
	}
	mTime2 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	689b      	ldr	r3, [r3, #8]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7c8:	86bb      	strh	r3, [r7, #52]	@ 0x34

	//if answer is wrong return
	if(mTime1 < 75 && mTime1 > 85 && mTime2 < 75 && mTime2 > 85)
 800a7ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a7cc:	2b4a      	cmp	r3, #74	@ 0x4a
 800a7ce:	d80c      	bhi.n	800a7ea <readDHT11+0x144>
 800a7d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a7d2:	2b55      	cmp	r3, #85	@ 0x55
 800a7d4:	d909      	bls.n	800a7ea <readDHT11+0x144>
 800a7d6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a7d8:	2b4a      	cmp	r3, #74	@ 0x4a
 800a7da:	d806      	bhi.n	800a7ea <readDHT11+0x144>
 800a7dc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a7de:	2b55      	cmp	r3, #85	@ 0x55
 800a7e0:	d903      	bls.n	800a7ea <readDHT11+0x144>
  __ASM volatile ("cpsie i" : : : "memory");
 800a7e2:	b662      	cpsie	i
}
 800a7e4:	bf00      	nop
	{
		__enable_irq();
		return 0;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	e0d1      	b.n	800a98e <readDHT11+0x2e8>
	}

//	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	for(int j = 0; j < 40; j++)
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7ee:	e05d      	b.n	800a8ac <readDHT11+0x206>
	{
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 800a7fa:	e00b      	b.n	800a814 <readDHT11+0x16e>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a804:	b29b      	uxth	r3, r3
 800a806:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a80a:	d903      	bls.n	800a814 <readDHT11+0x16e>
  __ASM volatile ("cpsie i" : : : "memory");
 800a80c:	b662      	cpsie	i
}
 800a80e:	bf00      	nop
				__enable_irq();
				return 0;
 800a810:	2300      	movs	r3, #0
 800a812:	e0bc      	b.n	800a98e <readDHT11+0x2e8>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	889b      	ldrh	r3, [r3, #4]
 800a81c:	4619      	mov	r1, r3
 800a81e:	4610      	mov	r0, r2
 800a820:	f002 fcc4 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a824:	4603      	mov	r3, r0
 800a826:	2b00      	cmp	r3, #0
 800a828:	d0e8      	beq.n	800a7fc <readDHT11+0x156>
			}

		}
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	2200      	movs	r2, #0
 800a832:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800a834:	e00b      	b.n	800a84e <readDHT11+0x1a8>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	689b      	ldr	r3, [r3, #8]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a83e:	b29b      	uxth	r3, r3
 800a840:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a844:	d903      	bls.n	800a84e <readDHT11+0x1a8>
  __ASM volatile ("cpsie i" : : : "memory");
 800a846:	b662      	cpsie	i
}
 800a848:	bf00      	nop
				__enable_irq();
				return 0;
 800a84a:	2300      	movs	r3, #0
 800a84c:	e09f      	b.n	800a98e <readDHT11+0x2e8>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	889b      	ldrh	r3, [r3, #4]
 800a856:	4619      	mov	r1, r3
 800a858:	4610      	mov	r0, r2
 800a85a:	f002 fca7 	bl	800d1ac <HAL_GPIO_ReadPin>
 800a85e:	4603      	mov	r3, r0
 800a860:	2b01      	cmp	r3, #1
 800a862:	d0e8      	beq.n	800a836 <readDHT11+0x190>
			}

		}
		mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a86c:	86fb      	strh	r3, [r7, #54]	@ 0x36

		//check pass time in high state
		//if pass time 25uS set as LOW
		if(mTime1 > 20 && mTime1 < 30)
 800a86e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a870:	2b14      	cmp	r3, #20
 800a872:	d906      	bls.n	800a882 <readDHT11+0x1dc>
 800a874:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a876:	2b1d      	cmp	r3, #29
 800a878:	d803      	bhi.n	800a882 <readDHT11+0x1dc>
		{
			mBit = 0;
 800a87a:	2300      	movs	r3, #0
 800a87c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800a880:	e008      	b.n	800a894 <readDHT11+0x1ee>
		}
		else if(mTime1 > 60 && mTime1 < 80) //if pass time 70 uS set as HIGH
 800a882:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a884:	2b3c      	cmp	r3, #60	@ 0x3c
 800a886:	d905      	bls.n	800a894 <readDHT11+0x1ee>
 800a888:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a88a:	2b4f      	cmp	r3, #79	@ 0x4f
 800a88c:	d802      	bhi.n	800a894 <readDHT11+0x1ee>
		{
			 mBit = 1;
 800a88e:	2301      	movs	r3, #1
 800a890:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		}

		//set i th data in data buffer
		mData[j] = mBit;
 800a894:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800a898:	b2d9      	uxtb	r1, r3
 800a89a:	f107 0208 	add.w	r2, r7, #8
 800a89e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8a0:	4413      	add	r3, r2
 800a8a2:	460a      	mov	r2, r1
 800a8a4:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < 40; j++)
 800a8a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8ae:	2b27      	cmp	r3, #39	@ 0x27
 800a8b0:	dd9e      	ble.n	800a7f0 <readDHT11+0x14a>

	}

	HAL_TIM_Base_Stop(dht->htim); //stop timer
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	689b      	ldr	r3, [r3, #8]
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f004 fea2 	bl	800f600 <HAL_TIM_Base_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 800a8bc:	b662      	cpsie	i
}
 800a8be:	bf00      	nop
	__enable_irq(); //enable all interrupts

	//get hum value from data buffer
	for(int i = 0; i < 8; i++)
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8c4:	e011      	b.n	800a8ea <readDHT11+0x244>
	{
		humVal += mData[i];
 800a8c6:	f107 0208 	add.w	r2, r7, #8
 800a8ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8cc:	4413      	add	r3, r2
 800a8ce:	781a      	ldrb	r2, [r3, #0]
 800a8d0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800a8d4:	4413      	add	r3, r2
 800a8d6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
		humVal = humVal << 1;
 800a8da:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800a8de:	005b      	lsls	r3, r3, #1
 800a8e0:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	for(int i = 0; i < 8; i++)
 800a8e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ec:	2b07      	cmp	r3, #7
 800a8ee:	ddea      	ble.n	800a8c6 <readDHT11+0x220>
	}

	//get temp value from data buffer
	for(int i = 16; i < 24; i++)
 800a8f0:	2310      	movs	r3, #16
 800a8f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8f4:	e011      	b.n	800a91a <readDHT11+0x274>
	{
		tempVal += mData[i];
 800a8f6:	f107 0208 	add.w	r2, r7, #8
 800a8fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8fc:	4413      	add	r3, r2
 800a8fe:	781a      	ldrb	r2, [r3, #0]
 800a900:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800a904:	4413      	add	r3, r2
 800a906:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
		tempVal = tempVal << 1;
 800a90a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800a90e:	005b      	lsls	r3, r3, #1
 800a910:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
	for(int i = 16; i < 24; i++)
 800a914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a916:	3301      	adds	r3, #1
 800a918:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a91a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a91c:	2b17      	cmp	r3, #23
 800a91e:	ddea      	ble.n	800a8f6 <readDHT11+0x250>
	}

	//get parity value from data buffer
	for(int i = 32; i < 40; i++)
 800a920:	2320      	movs	r3, #32
 800a922:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a924:	e011      	b.n	800a94a <readDHT11+0x2a4>
	{
		parityVal += mData[i];
 800a926:	f107 0208 	add.w	r2, r7, #8
 800a92a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a92c:	4413      	add	r3, r2
 800a92e:	781a      	ldrb	r2, [r3, #0]
 800a930:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a934:	4413      	add	r3, r2
 800a936:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
		parityVal = parityVal << 1;
 800a93a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a93e:	005b      	lsls	r3, r3, #1
 800a940:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	for(int i = 32; i < 40; i++)
 800a944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a946:	3301      	adds	r3, #1
 800a948:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a94a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a94c:	2b27      	cmp	r3, #39	@ 0x27
 800a94e:	ddea      	ble.n	800a926 <readDHT11+0x280>
	}

	parityVal = parityVal >> 1;
 800a950:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a954:	085b      	lsrs	r3, r3, #1
 800a956:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	humVal = humVal >> 1;
 800a95a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800a95e:	085b      	lsrs	r3, r3, #1
 800a960:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	tempVal = tempVal >> 1;
 800a964:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800a968:	085b      	lsrs	r3, r3, #1
 800a96a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	genParity = humVal + tempVal;
 800a96e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800a972:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800a976:	4413      	add	r3, r2
 800a978:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

//	if(genParity == parityVal)

	dht->temperature = tempVal;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 800a982:	731a      	strb	r2, [r3, #12]
	dht->humidty = humVal;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800a98a:	735a      	strb	r2, [r3, #13]


	return 1;
 800a98c:	2301      	movs	r3, #1
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3750      	adds	r7, #80	@ 0x50
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}
	...

0800a998 <DHT22_Init>:
static uint8_t oneWirePin_Idx;

//*** Functions prototypes ***//
//OneWire Initialise
void DHT22_Init(GPIO_TypeDef* DataPort, uint16_t DataPin)
{
 800a998:	b480      	push	{r7}
 800a99a:	b085      	sub	sp, #20
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	807b      	strh	r3, [r7, #2]
	oneWire_PORT = DataPort;
 800a9a4:	4a10      	ldr	r2, [pc, #64]	@ (800a9e8 <DHT22_Init+0x50>)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6013      	str	r3, [r2, #0]
	oneWire_PIN = DataPin;
 800a9aa:	4a10      	ldr	r2, [pc, #64]	@ (800a9ec <DHT22_Init+0x54>)
 800a9ac:	887b      	ldrh	r3, [r7, #2]
 800a9ae:	8013      	strh	r3, [r2, #0]
	for(uint8_t i=0; i<16; i++)
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	73fb      	strb	r3, [r7, #15]
 800a9b4:	e00e      	b.n	800a9d4 <DHT22_Init+0x3c>
	{
		if(DataPin & (1 << i))
 800a9b6:	887a      	ldrh	r2, [r7, #2]
 800a9b8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ba:	fa42 f303 	asr.w	r3, r2, r3
 800a9be:	f003 0301 	and.w	r3, r3, #1
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d003      	beq.n	800a9ce <DHT22_Init+0x36>
		{
			oneWirePin_Idx = i;
 800a9c6:	4a0a      	ldr	r2, [pc, #40]	@ (800a9f0 <DHT22_Init+0x58>)
 800a9c8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ca:	7013      	strb	r3, [r2, #0]
			break;
 800a9cc:	e006      	b.n	800a9dc <DHT22_Init+0x44>
	for(uint8_t i=0; i<16; i++)
 800a9ce:	7bfb      	ldrb	r3, [r7, #15]
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	73fb      	strb	r3, [r7, #15]
 800a9d4:	7bfb      	ldrb	r3, [r7, #15]
 800a9d6:	2b0f      	cmp	r3, #15
 800a9d8:	d9ed      	bls.n	800a9b6 <DHT22_Init+0x1e>
		}
	}

	
}
 800a9da:	bf00      	nop
 800a9dc:	bf00      	nop
 800a9de:	3714      	adds	r7, #20
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr
 800a9e8:	20000510 	.word	0x20000510
 800a9ec:	20000514 	.word	0x20000514
 800a9f0:	20000516 	.word	0x20000516

0800a9f4 <cyclic_routine>:
extern struct SOIL_MOIST_obj OBJ_SOIL_MOIST_sensor_1;	// Object for soil moisture sensor 1
extern struct SOIL_MOIST_obj OBJ_SOIL_MOIST_sensor_2;	// Object for soil moisture sensor 2

struct APP_ZIGBEE_cyclic_data data = {0};

void cyclic_routine(void){
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	af00      	add	r7, sp, #0
	TEMP_HUMID_read(&OBJ_TEMP_HUMID);
 800a9f8:	481b      	ldr	r0, [pc, #108]	@ (800aa68 <cyclic_routine+0x74>)
 800a9fa:	f000 fc35 	bl	800b268 <TEMP_HUMID_read>
	data.temperature = TEMP_HUMID_get_temperature(&OBJ_TEMP_HUMID);
 800a9fe:	481a      	ldr	r0, [pc, #104]	@ (800aa68 <cyclic_routine+0x74>)
 800aa00:	f000 fc6e 	bl	800b2e0 <TEMP_HUMID_get_temperature>
 800aa04:	4603      	mov	r3, r0
 800aa06:	461a      	mov	r2, r3
 800aa08:	4b18      	ldr	r3, [pc, #96]	@ (800aa6c <cyclic_routine+0x78>)
 800aa0a:	801a      	strh	r2, [r3, #0]
	data.humidity = TEMP_HUMID_get_humidity(&OBJ_TEMP_HUMID);
 800aa0c:	4816      	ldr	r0, [pc, #88]	@ (800aa68 <cyclic_routine+0x74>)
 800aa0e:	f000 fc87 	bl	800b320 <TEMP_HUMID_get_humidity>
 800aa12:	4603      	mov	r3, r0
 800aa14:	461a      	mov	r2, r3
 800aa16:	4b15      	ldr	r3, [pc, #84]	@ (800aa6c <cyclic_routine+0x78>)
 800aa18:	805a      	strh	r2, [r3, #2]
	data.soil_moisture_1 = SOIL_MOIST_get_moisture_percent(&OBJ_SOIL_MOIST_sensor_1);
 800aa1a:	4815      	ldr	r0, [pc, #84]	@ (800aa70 <cyclic_routine+0x7c>)
 800aa1c:	f000 fbbc 	bl	800b198 <SOIL_MOIST_get_moisture_percent>
 800aa20:	4603      	mov	r3, r0
 800aa22:	461a      	mov	r2, r3
 800aa24:	4b11      	ldr	r3, [pc, #68]	@ (800aa6c <cyclic_routine+0x78>)
 800aa26:	809a      	strh	r2, [r3, #4]
	data.soil_moisture_2 = SOIL_MOIST_get_moisture_percent(&OBJ_SOIL_MOIST_sensor_2);
 800aa28:	4812      	ldr	r0, [pc, #72]	@ (800aa74 <cyclic_routine+0x80>)
 800aa2a:	f000 fbb5 	bl	800b198 <SOIL_MOIST_get_moisture_percent>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	461a      	mov	r2, r3
 800aa32:	4b0e      	ldr	r3, [pc, #56]	@ (800aa6c <cyclic_routine+0x78>)
 800aa34:	80da      	strh	r2, [r3, #6]
#ifdef DEGBUG_PRINTF
	printf("Temperature: %d, Humidity: %d\n", data.temperature, data.humidity);
 800aa36:	4b0d      	ldr	r3, [pc, #52]	@ (800aa6c <cyclic_routine+0x78>)
 800aa38:	f9b3 3000 	ldrsh.w	r3, [r3]
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	4b0b      	ldr	r3, [pc, #44]	@ (800aa6c <cyclic_routine+0x78>)
 800aa40:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800aa44:	461a      	mov	r2, r3
 800aa46:	480c      	ldr	r0, [pc, #48]	@ (800aa78 <cyclic_routine+0x84>)
 800aa48:	f00c fad2 	bl	8016ff0 <iprintf>
	printf("Soil Moisture1: %d promille\n", data.soil_moisture_1);
 800aa4c:	4b07      	ldr	r3, [pc, #28]	@ (800aa6c <cyclic_routine+0x78>)
 800aa4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800aa52:	4619      	mov	r1, r3
 800aa54:	4809      	ldr	r0, [pc, #36]	@ (800aa7c <cyclic_routine+0x88>)
 800aa56:	f00c facb 	bl	8016ff0 <iprintf>
#endif
//	APP_ZIGBEE_cyclic_reporting(&data);
	HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 800aa5a:	2110      	movs	r1, #16
 800aa5c:	4808      	ldr	r0, [pc, #32]	@ (800aa80 <cyclic_routine+0x8c>)
 800aa5e:	f002 fbd5 	bl	800d20c <HAL_GPIO_TogglePin>
}
 800aa62:	bf00      	nop
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	200004d8 	.word	0x200004d8
 800aa6c:	20000518 	.word	0x20000518
 800aa70:	200004f4 	.word	0x200004f4
 800aa74:	200004fc 	.word	0x200004fc
 800aa78:	0801918c 	.word	0x0801918c
 800aa7c:	080191ac 	.word	0x080191ac
 800aa80:	48001000 	.word	0x48001000

0800aa84 <RGB_init>:
void setPWM_normal_timer(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse);
uint16_t saturate_color(uint16_t in);
struct RGB_colors xy_to_RGB(float x, float y, float brightness);
void update_color_xy(struct RGB_obj *obj);

void RGB_init(struct RGB_obj *obj, TIM_HandleTypeDef *timer, uint32_t channel_red, uint32_t channel_green, uint32_t channel_blue){
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b086      	sub	sp, #24
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	607a      	str	r2, [r7, #4]
 800aa90:	603b      	str	r3, [r7, #0]
	struct RGB_colors zero_col = {0};
 800aa92:	f107 0310 	add.w	r3, r7, #16
 800aa96:	2200      	movs	r2, #0
 800aa98:	601a      	str	r2, [r3, #0]
 800aa9a:	809a      	strh	r2, [r3, #4]
	obj->timer = timer;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	68ba      	ldr	r2, [r7, #8]
 800aaa0:	601a      	str	r2, [r3, #0]
	obj->channel_red = channel_red;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	605a      	str	r2, [r3, #4]
	obj->channel_green = channel_green;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	683a      	ldr	r2, [r7, #0]
 800aaac:	609a      	str	r2, [r3, #8]
	obj->channel_blue = channel_blue;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	6a3a      	ldr	r2, [r7, #32]
 800aab2:	60da      	str	r2, [r3, #12]
	obj->XY_col.x = 0;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	2200      	movs	r2, #0
 800aab8:	821a      	strh	r2, [r3, #16]
	obj->XY_col.y = 0,
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	2200      	movs	r2, #0
 800aabe:	825a      	strh	r2, [r3, #18]
	obj->XY_col.brightness = 0xFF,
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	22ff      	movs	r2, #255	@ 0xff
 800aac4:	829a      	strh	r2, [r3, #20]
	obj->on_status = false;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2200      	movs	r2, #0
 800aaca:	759a      	strb	r2, [r3, #22]
	RGB_set(obj, zero_col);
 800aacc:	f107 0310 	add.w	r3, r7, #16
 800aad0:	e893 0006 	ldmia.w	r3, {r1, r2}
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f000 f829 	bl	800ab2c <RGB_set>
}
 800aada:	bf00      	nop
 800aadc:	3718      	adds	r7, #24
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}

0800aae2 <RGB_set_xy>:

void RGB_set_xy(struct RGB_obj *obj, uint16_t x, uint16_t y){
 800aae2:	b580      	push	{r7, lr}
 800aae4:	b082      	sub	sp, #8
 800aae6:	af00      	add	r7, sp, #0
 800aae8:	6078      	str	r0, [r7, #4]
 800aaea:	460b      	mov	r3, r1
 800aaec:	807b      	strh	r3, [r7, #2]
 800aaee:	4613      	mov	r3, r2
 800aaf0:	803b      	strh	r3, [r7, #0]
	obj->XY_col.x = x;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	887a      	ldrh	r2, [r7, #2]
 800aaf6:	821a      	strh	r2, [r3, #16]
	obj->XY_col.y = y;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	883a      	ldrh	r2, [r7, #0]
 800aafc:	825a      	strh	r2, [r3, #18]
	update_color_xy(obj);
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f000 faec 	bl	800b0dc <update_color_xy>
}
 800ab04:	bf00      	nop
 800ab06:	3708      	adds	r7, #8
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}

0800ab0c <RGB_set_brightness>:

void RGB_set_brightness(struct RGB_obj *obj, uint16_t brightness){
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	460b      	mov	r3, r1
 800ab16:	807b      	strh	r3, [r7, #2]
	obj->XY_col.brightness = brightness;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	887a      	ldrh	r2, [r7, #2]
 800ab1c:	829a      	strh	r2, [r3, #20]
	update_color_xy(obj);
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f000 fadc 	bl	800b0dc <update_color_xy>
}
 800ab24:	bf00      	nop
 800ab26:	3708      	adds	r7, #8
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <RGB_set>:

void RGB_set(struct RGB_obj *obj, struct RGB_colors color){
 800ab2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab2e:	b097      	sub	sp, #92	@ 0x5c
 800ab30:	af12      	add	r7, sp, #72	@ 0x48
 800ab32:	60f8      	str	r0, [r7, #12]
 800ab34:	1d3b      	adds	r3, r7, #4
 800ab36:	e883 0006 	stmia.w	r3, {r1, r2}
	setPWM_normal_timer(*obj->timer, obj->channel_blue, color.b);
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681e      	ldr	r6, [r3, #0]
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	68db      	ldr	r3, [r3, #12]
 800ab42:	893a      	ldrh	r2, [r7, #8]
 800ab44:	9210      	str	r2, [sp, #64]	@ 0x40
 800ab46:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab48:	466d      	mov	r5, sp
 800ab4a:	f106 0410 	add.w	r4, r6, #16
 800ab4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab5a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800ab5e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800ab62:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800ab66:	f000 f859 	bl	800ac1c <setPWM_normal_timer>
	setPWM_normal_timer(*obj->timer, obj->channel_green, color.g);
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681e      	ldr	r6, [r3, #0]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	689b      	ldr	r3, [r3, #8]
 800ab72:	88fa      	ldrh	r2, [r7, #6]
 800ab74:	9210      	str	r2, [sp, #64]	@ 0x40
 800ab76:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab78:	466d      	mov	r5, sp
 800ab7a:	f106 0410 	add.w	r4, r6, #16
 800ab7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab8a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800ab8e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800ab92:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800ab96:	f000 f841 	bl	800ac1c <setPWM_normal_timer>
	setPWM_normal_timer(*obj->timer, obj->channel_red, color.r);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681e      	ldr	r6, [r3, #0]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	685b      	ldr	r3, [r3, #4]
 800aba2:	88ba      	ldrh	r2, [r7, #4]
 800aba4:	9210      	str	r2, [sp, #64]	@ 0x40
 800aba6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aba8:	466d      	mov	r5, sp
 800abaa:	f106 0410 	add.w	r4, r6, #16
 800abae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800abb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800abb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800abb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800abb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800abb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800abba:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800abbe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800abc2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800abc6:	f000 f829 	bl	800ac1c <setPWM_normal_timer>
}
 800abca:	bf00      	nop
 800abcc:	3714      	adds	r7, #20
 800abce:	46bd      	mov	sp, r7
 800abd0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800abd2 <RGB_turn_off>:

void RGB_turn_off(struct RGB_obj *obj){
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b084      	sub	sp, #16
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	6078      	str	r0, [r7, #4]
	struct RGB_colors zero_col = {0};
 800abda:	f107 0308 	add.w	r3, r7, #8
 800abde:	2200      	movs	r2, #0
 800abe0:	601a      	str	r2, [r3, #0]
 800abe2:	809a      	strh	r2, [r3, #4]
	obj->on_status = false;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	759a      	strb	r2, [r3, #22]
	RGB_set(obj, zero_col);
 800abea:	f107 0308 	add.w	r3, r7, #8
 800abee:	e893 0006 	ldmia.w	r3, {r1, r2}
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7ff ff9a 	bl	800ab2c <RGB_set>
}
 800abf8:	bf00      	nop
 800abfa:	3710      	adds	r7, #16
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}

0800ac00 <RGB_turn_on>:

void RGB_turn_on(struct RGB_obj *obj){
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b082      	sub	sp, #8
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
	obj->on_status = true;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2201      	movs	r2, #1
 800ac0c:	759a      	strb	r2, [r3, #22]
	update_color_xy(obj);
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 fa64 	bl	800b0dc <update_color_xy>
}
 800ac14:	bf00      	nop
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <setPWM_normal_timer>:

void setPWM_normal_timer(TIM_HandleTypeDef timer, uint32_t channel, uint16_t pulse) {
 800ac1c:	b084      	sub	sp, #16
 800ac1e:	b580      	push	{r7, lr}
 800ac20:	b088      	sub	sp, #32
 800ac22:	af00      	add	r7, sp, #0
 800ac24:	f107 0c28 	add.w	ip, r7, #40	@ 0x28
 800ac28:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_TIM_PWM_Stop(&timer, channel); 								// stop generation of pwm
 800ac2c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800ac2e:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800ac32:	f004 fe8d 	bl	800f950 <HAL_TIM_PWM_Stop>
	TIM_OC_InitTypeDef sConfigOC;
	timer.Init.Period = MAX_BRIGHTNESS; 							// set the period duration
 800ac36:	2364      	movs	r3, #100	@ 0x64
 800ac38:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_TIM_PWM_Init(&timer); 										// re-inititialize with new period value
 800ac3a:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800ac3e:	f004 fd55 	bl	800f6ec <HAL_TIM_PWM_Init>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ac42:	2360      	movs	r3, #96	@ 0x60
 800ac44:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = saturate_color(pulse); 										// set the pulse duration
 800ac46:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f000 f81e 	bl	800ac8c <saturate_color>
 800ac50:	4603      	mov	r3, r0
 800ac52:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ac54:	2300      	movs	r3, #0
 800ac56:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	617b      	str	r3, [r7, #20]
	HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 800ac5c:	1d3b      	adds	r3, r7, #4
 800ac5e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ac60:	4619      	mov	r1, r3
 800ac62:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800ac66:	f005 f803 	bl	800fc70 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 800ac6a:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800ac6c:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800ac70:	f004 fd94 	bl	800f79c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&timer, channel);
 800ac74:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800ac76:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800ac7a:	f005 fdb9 	bl	80107f0 <HAL_TIMEx_PWMN_Start>
}
 800ac7e:	bf00      	nop
 800ac80:	3720      	adds	r7, #32
 800ac82:	46bd      	mov	sp, r7
 800ac84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ac88:	b004      	add	sp, #16
 800ac8a:	4770      	bx	lr

0800ac8c <saturate_color>:

uint16_t saturate_color(uint16_t in){
 800ac8c:	b480      	push	{r7}
 800ac8e:	b083      	sub	sp, #12
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	4603      	mov	r3, r0
 800ac94:	80fb      	strh	r3, [r7, #6]
	if(in > MAX_BRIGHTNESS){
 800ac96:	88fb      	ldrh	r3, [r7, #6]
 800ac98:	2b64      	cmp	r3, #100	@ 0x64
 800ac9a:	d901      	bls.n	800aca0 <saturate_color+0x14>
		return MAX_BRIGHTNESS;
 800ac9c:	2364      	movs	r3, #100	@ 0x64
 800ac9e:	e000      	b.n	800aca2 <saturate_color+0x16>
	}else{
		return in;
 800aca0:	88fb      	ldrh	r3, [r7, #6]
	}
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	370c      	adds	r7, #12
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
	...

0800acb0 <xy_to_RGB>:

//https://gist.github.com/popcorn245/30afa0f98eea1c2fd34d
struct RGB_colors xy_to_RGB(float x, float y, float brightness){
 800acb0:	b5b0      	push	{r4, r5, r7, lr}
 800acb2:	b08e      	sub	sp, #56	@ 0x38
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	ed87 0a02 	vstr	s0, [r7, #8]
 800acbc:	edc7 0a01 	vstr	s1, [r7, #4]
 800acc0:	ed87 1a00 	vstr	s2, [r7]
	float z = 1.0f - x - y;
 800acc4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800acc8:	edd7 7a02 	vldr	s15, [r7, #8]
 800accc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800acd0:	edd7 7a01 	vldr	s15, [r7, #4]
 800acd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acd8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float Y = brightness; // The given brightness value
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	623b      	str	r3, [r7, #32]
	float X = (Y / y) * x;
 800ace0:	edd7 6a08 	vldr	s13, [r7, #32]
 800ace4:	ed97 7a01 	vldr	s14, [r7, #4]
 800ace8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800acec:	ed97 7a02 	vldr	s14, [r7, #8]
 800acf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acf4:	edc7 7a07 	vstr	s15, [r7, #28]
	float Z = (Y / y) * z;
 800acf8:	edd7 6a08 	vldr	s13, [r7, #32]
 800acfc:	ed97 7a01 	vldr	s14, [r7, #4]
 800ad00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ad04:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800ad08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad0c:	edc7 7a06 	vstr	s15, [r7, #24]
	float r = X * 1.656492 - Y * 0.354851 - Z * 0.255038;
 800ad10:	69f8      	ldr	r0, [r7, #28]
 800ad12:	f7fd fa15 	bl	8008140 <__aeabi_f2d>
 800ad16:	a3df      	add	r3, pc, #892	@ (adr r3, 800b094 <xy_to_RGB+0x3e4>)
 800ad18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1c:	f7fd fa68 	bl	80081f0 <__aeabi_dmul>
 800ad20:	4602      	mov	r2, r0
 800ad22:	460b      	mov	r3, r1
 800ad24:	4614      	mov	r4, r2
 800ad26:	461d      	mov	r5, r3
 800ad28:	6a38      	ldr	r0, [r7, #32]
 800ad2a:	f7fd fa09 	bl	8008140 <__aeabi_f2d>
 800ad2e:	a3db      	add	r3, pc, #876	@ (adr r3, 800b09c <xy_to_RGB+0x3ec>)
 800ad30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad34:	f7fd fa5c 	bl	80081f0 <__aeabi_dmul>
 800ad38:	4602      	mov	r2, r0
 800ad3a:	460b      	mov	r3, r1
 800ad3c:	4620      	mov	r0, r4
 800ad3e:	4629      	mov	r1, r5
 800ad40:	f7fd f89e 	bl	8007e80 <__aeabi_dsub>
 800ad44:	4602      	mov	r2, r0
 800ad46:	460b      	mov	r3, r1
 800ad48:	4614      	mov	r4, r2
 800ad4a:	461d      	mov	r5, r3
 800ad4c:	69b8      	ldr	r0, [r7, #24]
 800ad4e:	f7fd f9f7 	bl	8008140 <__aeabi_f2d>
 800ad52:	a3d4      	add	r3, pc, #848	@ (adr r3, 800b0a4 <xy_to_RGB+0x3f4>)
 800ad54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad58:	f7fd fa4a 	bl	80081f0 <__aeabi_dmul>
 800ad5c:	4602      	mov	r2, r0
 800ad5e:	460b      	mov	r3, r1
 800ad60:	4620      	mov	r0, r4
 800ad62:	4629      	mov	r1, r5
 800ad64:	f7fd f88c 	bl	8007e80 <__aeabi_dsub>
 800ad68:	4602      	mov	r2, r0
 800ad6a:	460b      	mov	r3, r1
 800ad6c:	4610      	mov	r0, r2
 800ad6e:	4619      	mov	r1, r3
 800ad70:	f7fd fd36 	bl	80087e0 <__aeabi_d2f>
 800ad74:	4603      	mov	r3, r0
 800ad76:	637b      	str	r3, [r7, #52]	@ 0x34
	float g = -X * 0.707196 + Y * 1.655397 + Z * 0.036152;
 800ad78:	edd7 7a07 	vldr	s15, [r7, #28]
 800ad7c:	eef1 7a67 	vneg.f32	s15, s15
 800ad80:	ee17 3a90 	vmov	r3, s15
 800ad84:	4618      	mov	r0, r3
 800ad86:	f7fd f9db 	bl	8008140 <__aeabi_f2d>
 800ad8a:	a3c8      	add	r3, pc, #800	@ (adr r3, 800b0ac <xy_to_RGB+0x3fc>)
 800ad8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad90:	f7fd fa2e 	bl	80081f0 <__aeabi_dmul>
 800ad94:	4602      	mov	r2, r0
 800ad96:	460b      	mov	r3, r1
 800ad98:	4614      	mov	r4, r2
 800ad9a:	461d      	mov	r5, r3
 800ad9c:	6a38      	ldr	r0, [r7, #32]
 800ad9e:	f7fd f9cf 	bl	8008140 <__aeabi_f2d>
 800ada2:	a3c4      	add	r3, pc, #784	@ (adr r3, 800b0b4 <xy_to_RGB+0x404>)
 800ada4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada8:	f7fd fa22 	bl	80081f0 <__aeabi_dmul>
 800adac:	4602      	mov	r2, r0
 800adae:	460b      	mov	r3, r1
 800adb0:	4620      	mov	r0, r4
 800adb2:	4629      	mov	r1, r5
 800adb4:	f7fd f866 	bl	8007e84 <__adddf3>
 800adb8:	4602      	mov	r2, r0
 800adba:	460b      	mov	r3, r1
 800adbc:	4614      	mov	r4, r2
 800adbe:	461d      	mov	r5, r3
 800adc0:	69b8      	ldr	r0, [r7, #24]
 800adc2:	f7fd f9bd 	bl	8008140 <__aeabi_f2d>
 800adc6:	a3bd      	add	r3, pc, #756	@ (adr r3, 800b0bc <xy_to_RGB+0x40c>)
 800adc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adcc:	f7fd fa10 	bl	80081f0 <__aeabi_dmul>
 800add0:	4602      	mov	r2, r0
 800add2:	460b      	mov	r3, r1
 800add4:	4620      	mov	r0, r4
 800add6:	4629      	mov	r1, r5
 800add8:	f7fd f854 	bl	8007e84 <__adddf3>
 800addc:	4602      	mov	r2, r0
 800adde:	460b      	mov	r3, r1
 800ade0:	4610      	mov	r0, r2
 800ade2:	4619      	mov	r1, r3
 800ade4:	f7fd fcfc 	bl	80087e0 <__aeabi_d2f>
 800ade8:	4603      	mov	r3, r0
 800adea:	633b      	str	r3, [r7, #48]	@ 0x30
	float b = X * 0.051713 - Y * 0.121364 + Z * 1.011530;
 800adec:	69f8      	ldr	r0, [r7, #28]
 800adee:	f7fd f9a7 	bl	8008140 <__aeabi_f2d>
 800adf2:	a3b4      	add	r3, pc, #720	@ (adr r3, 800b0c4 <xy_to_RGB+0x414>)
 800adf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf8:	f7fd f9fa 	bl	80081f0 <__aeabi_dmul>
 800adfc:	4602      	mov	r2, r0
 800adfe:	460b      	mov	r3, r1
 800ae00:	4614      	mov	r4, r2
 800ae02:	461d      	mov	r5, r3
 800ae04:	6a38      	ldr	r0, [r7, #32]
 800ae06:	f7fd f99b 	bl	8008140 <__aeabi_f2d>
 800ae0a:	a3b0      	add	r3, pc, #704	@ (adr r3, 800b0cc <xy_to_RGB+0x41c>)
 800ae0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae10:	f7fd f9ee 	bl	80081f0 <__aeabi_dmul>
 800ae14:	4602      	mov	r2, r0
 800ae16:	460b      	mov	r3, r1
 800ae18:	4620      	mov	r0, r4
 800ae1a:	4629      	mov	r1, r5
 800ae1c:	f7fd f830 	bl	8007e80 <__aeabi_dsub>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	4614      	mov	r4, r2
 800ae26:	461d      	mov	r5, r3
 800ae28:	69b8      	ldr	r0, [r7, #24]
 800ae2a:	f7fd f989 	bl	8008140 <__aeabi_f2d>
 800ae2e:	a3a9      	add	r3, pc, #676	@ (adr r3, 800b0d4 <xy_to_RGB+0x424>)
 800ae30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae34:	f7fd f9dc 	bl	80081f0 <__aeabi_dmul>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	460b      	mov	r3, r1
 800ae3c:	4620      	mov	r0, r4
 800ae3e:	4629      	mov	r1, r5
 800ae40:	f7fd f820 	bl	8007e84 <__adddf3>
 800ae44:	4602      	mov	r2, r0
 800ae46:	460b      	mov	r3, r1
 800ae48:	4610      	mov	r0, r2
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	f7fd fcc8 	bl	80087e0 <__aeabi_d2f>
 800ae50:	4603      	mov	r3, r0
 800ae52:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float max = 0.0f;
 800ae54:	f04f 0300 	mov.w	r3, #0
 800ae58:	62bb      	str	r3, [r7, #40]	@ 0x28
	r = r <= 0.0031308f ? 12.92f * r : (1.0f + 0.055f) * pow(r, (1.0f / 2.4f)) - 0.055f;
 800ae5a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800ae5e:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 800b088 <xy_to_RGB+0x3d8>
 800ae62:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae6a:	d806      	bhi.n	800ae7a <xy_to_RGB+0x1ca>
 800ae6c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800ae70:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 800b08c <xy_to_RGB+0x3dc>
 800ae74:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae78:	e022      	b.n	800aec0 <xy_to_RGB+0x210>
 800ae7a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ae7c:	f7fd f960 	bl	8008140 <__aeabi_f2d>
 800ae80:	4602      	mov	r2, r0
 800ae82:	460b      	mov	r3, r1
 800ae84:	ed9f 1b7a 	vldr	d1, [pc, #488]	@ 800b070 <xy_to_RGB+0x3c0>
 800ae88:	ec43 2b10 	vmov	d0, r2, r3
 800ae8c:	f00d f9c8 	bl	8018220 <pow>
 800ae90:	ec51 0b10 	vmov	r0, r1, d0
 800ae94:	a378      	add	r3, pc, #480	@ (adr r3, 800b078 <xy_to_RGB+0x3c8>)
 800ae96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae9a:	f7fd f9a9 	bl	80081f0 <__aeabi_dmul>
 800ae9e:	4602      	mov	r2, r0
 800aea0:	460b      	mov	r3, r1
 800aea2:	4610      	mov	r0, r2
 800aea4:	4619      	mov	r1, r3
 800aea6:	a376      	add	r3, pc, #472	@ (adr r3, 800b080 <xy_to_RGB+0x3d0>)
 800aea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeac:	f7fc ffe8 	bl	8007e80 <__aeabi_dsub>
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	460b      	mov	r3, r1
 800aeb4:	4610      	mov	r0, r2
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	f7fd fc92 	bl	80087e0 <__aeabi_d2f>
 800aebc:	ee07 0a90 	vmov	s15, r0
 800aec0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	g = g <= 0.0031308f ? 12.92f * g : (1.0f + 0.055f) * pow(g, (1.0f / 2.4f)) - 0.055f;
 800aec4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800aec8:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800b088 <xy_to_RGB+0x3d8>
 800aecc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aed4:	d806      	bhi.n	800aee4 <xy_to_RGB+0x234>
 800aed6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800aeda:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 800b08c <xy_to_RGB+0x3dc>
 800aede:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aee2:	e022      	b.n	800af2a <xy_to_RGB+0x27a>
 800aee4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aee6:	f7fd f92b 	bl	8008140 <__aeabi_f2d>
 800aeea:	4602      	mov	r2, r0
 800aeec:	460b      	mov	r3, r1
 800aeee:	ed9f 1b60 	vldr	d1, [pc, #384]	@ 800b070 <xy_to_RGB+0x3c0>
 800aef2:	ec43 2b10 	vmov	d0, r2, r3
 800aef6:	f00d f993 	bl	8018220 <pow>
 800aefa:	ec51 0b10 	vmov	r0, r1, d0
 800aefe:	a35e      	add	r3, pc, #376	@ (adr r3, 800b078 <xy_to_RGB+0x3c8>)
 800af00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af04:	f7fd f974 	bl	80081f0 <__aeabi_dmul>
 800af08:	4602      	mov	r2, r0
 800af0a:	460b      	mov	r3, r1
 800af0c:	4610      	mov	r0, r2
 800af0e:	4619      	mov	r1, r3
 800af10:	a35b      	add	r3, pc, #364	@ (adr r3, 800b080 <xy_to_RGB+0x3d0>)
 800af12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af16:	f7fc ffb3 	bl	8007e80 <__aeabi_dsub>
 800af1a:	4602      	mov	r2, r0
 800af1c:	460b      	mov	r3, r1
 800af1e:	4610      	mov	r0, r2
 800af20:	4619      	mov	r1, r3
 800af22:	f7fd fc5d 	bl	80087e0 <__aeabi_d2f>
 800af26:	ee07 0a90 	vmov	s15, r0
 800af2a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	b = b <= 0.0031308f ? 12.92f * b : (1.0f + 0.055f) * pow(b, (1.0f / 2.4f)) - 0.055f;
 800af2e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800af32:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800b088 <xy_to_RGB+0x3d8>
 800af36:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af3e:	d806      	bhi.n	800af4e <xy_to_RGB+0x29e>
 800af40:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800af44:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 800b08c <xy_to_RGB+0x3dc>
 800af48:	ee67 7a87 	vmul.f32	s15, s15, s14
 800af4c:	e022      	b.n	800af94 <xy_to_RGB+0x2e4>
 800af4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800af50:	f7fd f8f6 	bl	8008140 <__aeabi_f2d>
 800af54:	4602      	mov	r2, r0
 800af56:	460b      	mov	r3, r1
 800af58:	ed9f 1b45 	vldr	d1, [pc, #276]	@ 800b070 <xy_to_RGB+0x3c0>
 800af5c:	ec43 2b10 	vmov	d0, r2, r3
 800af60:	f00d f95e 	bl	8018220 <pow>
 800af64:	ec51 0b10 	vmov	r0, r1, d0
 800af68:	a343      	add	r3, pc, #268	@ (adr r3, 800b078 <xy_to_RGB+0x3c8>)
 800af6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6e:	f7fd f93f 	bl	80081f0 <__aeabi_dmul>
 800af72:	4602      	mov	r2, r0
 800af74:	460b      	mov	r3, r1
 800af76:	4610      	mov	r0, r2
 800af78:	4619      	mov	r1, r3
 800af7a:	a341      	add	r3, pc, #260	@ (adr r3, 800b080 <xy_to_RGB+0x3d0>)
 800af7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af80:	f7fc ff7e 	bl	8007e80 <__aeabi_dsub>
 800af84:	4602      	mov	r2, r0
 800af86:	460b      	mov	r3, r1
 800af88:	4610      	mov	r0, r2
 800af8a:	4619      	mov	r1, r3
 800af8c:	f7fd fc28 	bl	80087e0 <__aeabi_d2f>
 800af90:	ee07 0a90 	vmov	s15, r0
 800af94:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	if(r>g){
 800af98:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800af9c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800afa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800afa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afa8:	dd02      	ble.n	800afb0 <xy_to_RGB+0x300>
		max = r;
 800afaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800afae:	e001      	b.n	800afb4 <xy_to_RGB+0x304>
	}else{
		max = g;
 800afb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb2:	62bb      	str	r3, [r7, #40]	@ 0x28
	}
	if(b>max){
 800afb4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800afb8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800afbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800afc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afc4:	dd01      	ble.n	800afca <xy_to_RGB+0x31a>
		max = b;
 800afc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afc8:	62bb      	str	r3, [r7, #40]	@ 0x28
	}
	if(max>1.0f){
 800afca:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800afce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800afd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800afd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afda:	dd17      	ble.n	800b00c <xy_to_RGB+0x35c>
	r = r/max;
 800afdc:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800afe0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800afe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800afe8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	g = g/max;
 800afec:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800aff0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800aff4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aff8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	b = b/max;
 800affc:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800b000:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800b004:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b008:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	}

	struct RGB_colors out = {
		.r = MAX_BRIGHTNESS*r,
 800b00c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800b010:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800b090 <xy_to_RGB+0x3e0>
 800b014:	ee67 7a87 	vmul.f32	s15, s15, s14
	struct RGB_colors out = {
 800b018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b01c:	ee17 3a90 	vmov	r3, s15
 800b020:	b29b      	uxth	r3, r3
 800b022:	823b      	strh	r3, [r7, #16]
		.g = MAX_BRIGHTNESS*g,
 800b024:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800b028:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800b090 <xy_to_RGB+0x3e0>
 800b02c:	ee67 7a87 	vmul.f32	s15, s15, s14
	struct RGB_colors out = {
 800b030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b034:	ee17 3a90 	vmov	r3, s15
 800b038:	b29b      	uxth	r3, r3
 800b03a:	827b      	strh	r3, [r7, #18]
		.b = MAX_BRIGHTNESS*b
 800b03c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800b040:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800b090 <xy_to_RGB+0x3e0>
 800b044:	ee67 7a87 	vmul.f32	s15, s15, s14
	struct RGB_colors out = {
 800b048:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b04c:	ee17 3a90 	vmov	r3, s15
 800b050:	b29b      	uxth	r3, r3
 800b052:	82bb      	strh	r3, [r7, #20]
	};
	return out;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	461a      	mov	r2, r3
 800b058:	f107 0310 	add.w	r3, r7, #16
 800b05c:	6818      	ldr	r0, [r3, #0]
 800b05e:	6010      	str	r0, [r2, #0]
 800b060:	889b      	ldrh	r3, [r3, #4]
 800b062:	8093      	strh	r3, [r2, #4]
}
 800b064:	68f8      	ldr	r0, [r7, #12]
 800b066:	3738      	adds	r7, #56	@ 0x38
 800b068:	46bd      	mov	sp, r7
 800b06a:	bdb0      	pop	{r4, r5, r7, pc}
 800b06c:	f3af 8000 	nop.w
 800b070:	a0000000 	.word	0xa0000000
 800b074:	3fdaaaaa 	.word	0x3fdaaaaa
 800b078:	a0000000 	.word	0xa0000000
 800b07c:	3ff0e147 	.word	0x3ff0e147
 800b080:	c0000000 	.word	0xc0000000
 800b084:	3fac28f5 	.word	0x3fac28f5
 800b088:	3b4d2e1c 	.word	0x3b4d2e1c
 800b08c:	414eb852 	.word	0x414eb852
 800b090:	42c80000 	.word	0x42c80000
 800b094:	c1615ec0 	.word	0xc1615ec0
 800b098:	3ffa80fd 	.word	0x3ffa80fd
 800b09c:	f7fcfc40 	.word	0xf7fcfc40
 800b0a0:	3fd6b5e0 	.word	0x3fd6b5e0
 800b0a4:	e74f2f12 	.word	0xe74f2f12
 800b0a8:	3fd0528a 	.word	0x3fd0528a
 800b0ac:	817b95a3 	.word	0x817b95a3
 800b0b0:	3fe6a159 	.word	0x3fe6a159
 800b0b4:	908e581d 	.word	0x908e581d
 800b0b8:	3ffa7c81 	.word	0x3ffa7c81
 800b0bc:	d35eb745 	.word	0xd35eb745
 800b0c0:	3fa28283 	.word	0x3fa28283
 800b0c4:	578e5c4f 	.word	0x578e5c4f
 800b0c8:	3faa7a20 	.word	0x3faa7a20
 800b0cc:	0ae9680e 	.word	0x0ae9680e
 800b0d0:	3fbf11b6 	.word	0x3fbf11b6
 800b0d4:	14cec41e 	.word	0x14cec41e
 800b0d8:	3ff02f3a 	.word	0x3ff02f3a

0800b0dc <update_color_xy>:

void update_color_xy(struct RGB_obj *obj){
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b088      	sub	sp, #32
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
	float x = 1.0f*obj->XY_col.x/0xFFFF;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	8a1b      	ldrh	r3, [r3, #16]
 800b0e8:	ee07 3a90 	vmov	s15, r3
 800b0ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b0f0:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800b168 <update_color_xy+0x8c>
 800b0f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b0f8:	edc7 7a07 	vstr	s15, [r7, #28]
	float y = 1.0f*obj->XY_col.x/0xFFFF;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	8a1b      	ldrh	r3, [r3, #16]
 800b100:	ee07 3a90 	vmov	s15, r3
 800b104:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b108:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800b168 <update_color_xy+0x8c>
 800b10c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b110:	edc7 7a06 	vstr	s15, [r7, #24]
	float brightness = 1.0f*obj->XY_col.brightness/0xFF;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	8a9b      	ldrh	r3, [r3, #20]
 800b118:	ee07 3a90 	vmov	s15, r3
 800b11c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b120:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800b16c <update_color_xy+0x90>
 800b124:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b128:	edc7 7a05 	vstr	s15, [r7, #20]
	struct RGB_colors RGB = xy_to_RGB(x, y, brightness);
 800b12c:	f107 030c 	add.w	r3, r7, #12
 800b130:	ed97 1a05 	vldr	s2, [r7, #20]
 800b134:	edd7 0a06 	vldr	s1, [r7, #24]
 800b138:	ed97 0a07 	vldr	s0, [r7, #28]
 800b13c:	4618      	mov	r0, r3
 800b13e:	f7ff fdb7 	bl	800acb0 <xy_to_RGB>
#ifdef DEGBUG_PRINTF
    printf("R: %d, G: %d, B: %d", RGB.r, RGB.g, RGB.b);
 800b142:	89bb      	ldrh	r3, [r7, #12]
 800b144:	4619      	mov	r1, r3
 800b146:	89fb      	ldrh	r3, [r7, #14]
 800b148:	461a      	mov	r2, r3
 800b14a:	8a3b      	ldrh	r3, [r7, #16]
 800b14c:	4808      	ldr	r0, [pc, #32]	@ (800b170 <update_color_xy+0x94>)
 800b14e:	f00b ff4f 	bl	8016ff0 <iprintf>
#endif
	RGB_set(obj, RGB);
 800b152:	f107 030c 	add.w	r3, r7, #12
 800b156:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f7ff fce6 	bl	800ab2c <RGB_set>
}
 800b160:	bf00      	nop
 800b162:	3720      	adds	r7, #32
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	477fff00 	.word	0x477fff00
 800b16c:	437f0000 	.word	0x437f0000
 800b170:	080191cc 	.word	0x080191cc

0800b174 <SOIL_MOIST_init>:
#define VAL_RANGE (MAX_ADC-WATER_MEAS)

uint16_t saturate(uint16_t val);


void SOIL_MOIST_init(struct SOIL_MOIST_obj *obj, uint16_t *DMA_location){
 800b174:	b480      	push	{r7}
 800b176:	b083      	sub	sp, #12
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	6039      	str	r1, [r7, #0]
	obj->type = SOIL_MOIST;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2200      	movs	r2, #0
 800b182:	701a      	strb	r2, [r3, #0]
	obj->ADC_val = DMA_location;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	683a      	ldr	r2, [r7, #0]
 800b188:	605a      	str	r2, [r3, #4]
}
 800b18a:	bf00      	nop
 800b18c:	370c      	adds	r7, #12
 800b18e:	46bd      	mov	sp, r7
 800b190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b194:	4770      	bx	lr
	...

0800b198 <SOIL_MOIST_get_moisture_percent>:


int16_t SOIL_MOIST_get_moisture_percent(struct SOIL_MOIST_obj *obj){
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
	int32_t working_val = saturate(*obj->ADC_val) -  WATER_MEAS;	// saturated and offset compensated
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	881b      	ldrh	r3, [r3, #0]
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f000 f81e 	bl	800b1e8 <saturate>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	f6a3 13c4 	subw	r3, r3, #2500	@ 0x9c4
 800b1b2:	60fb      	str	r3, [r7, #12]
	working_val = 1000 * working_val / VAL_RANGE;					// multiplication order is important to avoid overflow
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b1ba:	fb02 f303 	mul.w	r3, r2, r3
 800b1be:	4a09      	ldr	r2, [pc, #36]	@ (800b1e4 <SOIL_MOIST_get_moisture_percent+0x4c>)
 800b1c0:	fb82 1203 	smull	r1, r2, r2, r3
 800b1c4:	1212      	asrs	r2, r2, #8
 800b1c6:	17db      	asrs	r3, r3, #31
 800b1c8:	1ad3      	subs	r3, r2, r3
 800b1ca:	60fb      	str	r3, [r7, #12]
	working_val = 1000 - working_val;								// invert, since high adc is low moisture
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800b1d2:	60fb      	str	r3, [r7, #12]
	int16_t shortened = (int16_t)(working_val);						// cast back to 16 bit
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	817b      	strh	r3, [r7, #10]
	return shortened;
 800b1d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3710      	adds	r7, #16
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}
 800b1e4:	2916a177 	.word	0x2916a177

0800b1e8 <saturate>:



// private FCT

uint16_t saturate(uint16_t val){
 800b1e8:	b480      	push	{r7}
 800b1ea:	b083      	sub	sp, #12
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	80fb      	strh	r3, [r7, #6]
	if(val > MAX_ADC){
 800b1f2:	88fb      	ldrh	r3, [r7, #6]
 800b1f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1f8:	d302      	bcc.n	800b200 <saturate+0x18>
		return MAX_ADC;
 800b1fa:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800b1fe:	e008      	b.n	800b212 <saturate+0x2a>
	}else if(val < WATER_MEAS){
 800b200:	88fb      	ldrh	r3, [r7, #6]
 800b202:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800b206:	4293      	cmp	r3, r2
 800b208:	d802      	bhi.n	800b210 <saturate+0x28>
		return WATER_MEAS;
 800b20a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800b20e:	e000      	b.n	800b212 <saturate+0x2a>
	}else{
		return val;
 800b210:	88fb      	ldrh	r3, [r7, #6]
	}
}
 800b212:	4618      	mov	r0, r3
 800b214:	370c      	adds	r7, #12
 800b216:	46bd      	mov	sp, r7
 800b218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21c:	4770      	bx	lr

0800b21e <TEMP_HUMID_init>:
#include "TEMP_HUMID.h"


void TEMP_HUMID_init(struct TEMP_HUMID_obj *obj, enum TEMP_HUMID_sensortype type, TIM_HandleTypeDef *timer, GPIO_TypeDef* port, uint16_t pin){
 800b21e:	b580      	push	{r7, lr}
 800b220:	b084      	sub	sp, #16
 800b222:	af00      	add	r7, sp, #0
 800b224:	60f8      	str	r0, [r7, #12]
 800b226:	607a      	str	r2, [r7, #4]
 800b228:	603b      	str	r3, [r7, #0]
 800b22a:	460b      	mov	r3, r1
 800b22c:	72fb      	strb	r3, [r7, #11]
	obj->type = type;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	7afa      	ldrb	r2, [r7, #11]
 800b232:	701a      	strb	r2, [r3, #0]
	//make tim16 maybe to tim17
	switch(obj->type){
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d002      	beq.n	800b242 <TEMP_HUMID_init+0x24>
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d009      	beq.n	800b254 <TEMP_HUMID_init+0x36>
		break;
	case DHT22:
		DHT22_Init(port, pin);
		break;
	default:
		break;
 800b240:	e00e      	b.n	800b260 <TEMP_HUMID_init+0x42>
		init_dht11(&obj->dht11, timer, port, pin);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f103 000c 	add.w	r0, r3, #12
 800b248:	8b3b      	ldrh	r3, [r7, #24]
 800b24a:	683a      	ldr	r2, [r7, #0]
 800b24c:	6879      	ldr	r1, [r7, #4]
 800b24e:	f7ff f9d9 	bl	800a604 <init_dht11>
		break;
 800b252:	e005      	b.n	800b260 <TEMP_HUMID_init+0x42>
		DHT22_Init(port, pin);
 800b254:	8b3b      	ldrh	r3, [r7, #24]
 800b256:	4619      	mov	r1, r3
 800b258:	6838      	ldr	r0, [r7, #0]
 800b25a:	f7ff fb9d 	bl	800a998 <DHT22_Init>
		break;
 800b25e:	bf00      	nop
	}
}
 800b260:	bf00      	nop
 800b262:	3710      	adds	r7, #16
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <TEMP_HUMID_read>:

void TEMP_HUMID_read(struct TEMP_HUMID_obj *obj){
 800b268:	b580      	push	{r7, lr}
 800b26a:	b084      	sub	sp, #16
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
	switch (obj->type){
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	781b      	ldrb	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d002      	beq.n	800b27e <TEMP_HUMID_read+0x16>
 800b278:	2b01      	cmp	r3, #1
 800b27a:	d018      	beq.n	800b2ae <TEMP_HUMID_read+0x46>
 800b27c:	e023      	b.n	800b2c6 <TEMP_HUMID_read+0x5e>
	case DHT11:
		readDHT11(&obj->dht11);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	330c      	adds	r3, #12
 800b282:	4618      	mov	r0, r3
 800b284:	f7ff fa0f 	bl	800a6a6 <readDHT11>
		obj->temperature_degC = (float)obj->dht11.temperature;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	7e1b      	ldrb	r3, [r3, #24]
 800b28c:	ee07 3a90 	vmov	s15, r3
 800b290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	edc3 7a01 	vstr	s15, [r3, #4]
		obj->humidity_percent = (float)obj->dht11.humidty;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	7e5b      	ldrb	r3, [r3, #25]
 800b29e:	ee07 3a90 	vmov	s15, r3
 800b2a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	edc3 7a02 	vstr	s15, [r3, #8]
		break;
 800b2ac:	e014      	b.n	800b2d8 <TEMP_HUMID_read+0x70>
	case DHT22:
		DHT_DataTypedef data;
		DHT_GetData(&data);
 800b2ae:	f107 0308 	add.w	r3, r7, #8
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f7ff f92a 	bl	800a50c <DHT_GetData>
		obj->temperature_degC = data.Temperature;
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	605a      	str	r2, [r3, #4]
		obj->humidity_percent = data.Humidity;
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	609a      	str	r2, [r3, #8]
		break;
 800b2c4:	e008      	b.n	800b2d8 <TEMP_HUMID_read+0x70>
	default:
		obj->temperature_degC = 0.0f;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f04f 0200 	mov.w	r2, #0
 800b2cc:	605a      	str	r2, [r3, #4]
		obj->humidity_percent = 0.0f;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	f04f 0200 	mov.w	r2, #0
 800b2d4:	609a      	str	r2, [r3, #8]
		break;
 800b2d6:	bf00      	nop
	}
}
 800b2d8:	bf00      	nop
 800b2da:	3710      	adds	r7, #16
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <TEMP_HUMID_get_temperature>:

int16_t TEMP_HUMID_get_temperature(struct TEMP_HUMID_obj *obj){
 800b2e0:	b480      	push	{r7}
 800b2e2:	b085      	sub	sp, #20
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
	float value_mul = obj->temperature_degC;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	60fb      	str	r3, [r7, #12]
	if(obj->type == DHT11){
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d107      	bne.n	800b306 <TEMP_HUMID_get_temperature+0x26>
		value_mul = value_mul * 10.0f;
 800b2f6:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2fa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800b2fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b302:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return ((int16_t)(value_mul));
 800b306:	edd7 7a03 	vldr	s15, [r7, #12]
 800b30a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b30e:	ee17 3a90 	vmov	r3, s15
 800b312:	b21b      	sxth	r3, r3
}
 800b314:	4618      	mov	r0, r3
 800b316:	3714      	adds	r7, #20
 800b318:	46bd      	mov	sp, r7
 800b31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31e:	4770      	bx	lr

0800b320 <TEMP_HUMID_get_humidity>:

int16_t TEMP_HUMID_get_humidity(struct TEMP_HUMID_obj *obj){
 800b320:	b480      	push	{r7}
 800b322:	b085      	sub	sp, #20
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
	float value_mul = obj->humidity_percent;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	689b      	ldr	r3, [r3, #8]
 800b32c:	60fb      	str	r3, [r7, #12]
	if(obj->type == DHT11){
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d107      	bne.n	800b346 <TEMP_HUMID_get_humidity+0x26>
			value_mul = value_mul * 10.0f;
 800b336:	edd7 7a03 	vldr	s15, [r7, #12]
 800b33a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800b33e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b342:	edc7 7a03 	vstr	s15, [r7, #12]
		}
	return ((int16_t)(value_mul));
 800b346:	edd7 7a03 	vldr	s15, [r7, #12]
 800b34a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b34e:	ee17 3a90 	vmov	r3, s15
 800b352:	b21b      	sxth	r3, r3
}
 800b354:	4618      	mov	r0, r3
 800b356:	3714      	adds	r7, #20
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr

0800b360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b082      	sub	sp, #8
 800b364:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800b366:	2300      	movs	r3, #0
 800b368:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b36a:	4b0c      	ldr	r3, [pc, #48]	@ (800b39c <HAL_Init+0x3c>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a0b      	ldr	r2, [pc, #44]	@ (800b39c <HAL_Init+0x3c>)
 800b370:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b374:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b376:	2003      	movs	r0, #3
 800b378:	f001 fa1a 	bl	800c7b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b37c:	200f      	movs	r0, #15
 800b37e:	f000 f80f 	bl	800b3a0 <HAL_InitTick>
 800b382:	4603      	mov	r3, r0
 800b384:	2b00      	cmp	r3, #0
 800b386:	d002      	beq.n	800b38e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	71fb      	strb	r3, [r7, #7]
 800b38c:	e001      	b.n	800b392 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800b38e:	f7fe fbe8 	bl	8009b62 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800b392:	79fb      	ldrb	r3, [r7, #7]
}
 800b394:	4618      	mov	r0, r3
 800b396:	3708      	adds	r7, #8
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}
 800b39c:	58004000 	.word	0x58004000

0800b3a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 800b3ac:	4b17      	ldr	r3, [pc, #92]	@ (800b40c <HAL_InitTick+0x6c>)
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d024      	beq.n	800b3fe <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800b3b4:	f003 f9d4 	bl	800e760 <HAL_RCC_GetHCLKFreq>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	4b14      	ldr	r3, [pc, #80]	@ (800b40c <HAL_InitTick+0x6c>)
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	4619      	mov	r1, r3
 800b3c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b3c4:	fbb3 f3f1 	udiv	r3, r3, r1
 800b3c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f001 fa22 	bl	800c816 <HAL_SYSTICK_Config>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d10f      	bne.n	800b3f8 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2b0f      	cmp	r3, #15
 800b3dc:	d809      	bhi.n	800b3f2 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b3de:	2200      	movs	r2, #0
 800b3e0:	6879      	ldr	r1, [r7, #4]
 800b3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e6:	f001 f9ee 	bl	800c7c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800b3ea:	4a09      	ldr	r2, [pc, #36]	@ (800b410 <HAL_InitTick+0x70>)
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6013      	str	r3, [r2, #0]
 800b3f0:	e007      	b.n	800b402 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	73fb      	strb	r3, [r7, #15]
 800b3f6:	e004      	b.n	800b402 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	73fb      	strb	r3, [r7, #15]
 800b3fc:	e001      	b.n	800b402 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800b3fe:	2301      	movs	r3, #1
 800b400:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800b402:	7bfb      	ldrb	r3, [r7, #15]
}
 800b404:	4618      	mov	r0, r3
 800b406:	3710      	adds	r7, #16
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}
 800b40c:	20000010 	.word	0x20000010
 800b410:	2000000c 	.word	0x2000000c

0800b414 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b414:	b480      	push	{r7}
 800b416:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b418:	4b06      	ldr	r3, [pc, #24]	@ (800b434 <HAL_IncTick+0x20>)
 800b41a:	781b      	ldrb	r3, [r3, #0]
 800b41c:	461a      	mov	r2, r3
 800b41e:	4b06      	ldr	r3, [pc, #24]	@ (800b438 <HAL_IncTick+0x24>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	4413      	add	r3, r2
 800b424:	4a04      	ldr	r2, [pc, #16]	@ (800b438 <HAL_IncTick+0x24>)
 800b426:	6013      	str	r3, [r2, #0]
}
 800b428:	bf00      	nop
 800b42a:	46bd      	mov	sp, r7
 800b42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b430:	4770      	bx	lr
 800b432:	bf00      	nop
 800b434:	20000010 	.word	0x20000010
 800b438:	20000520 	.word	0x20000520

0800b43c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b43c:	b480      	push	{r7}
 800b43e:	af00      	add	r7, sp, #0
  return uwTick;
 800b440:	4b03      	ldr	r3, [pc, #12]	@ (800b450 <HAL_GetTick+0x14>)
 800b442:	681b      	ldr	r3, [r3, #0]
}
 800b444:	4618      	mov	r0, r3
 800b446:	46bd      	mov	sp, r7
 800b448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44c:	4770      	bx	lr
 800b44e:	bf00      	nop
 800b450:	20000520 	.word	0x20000520

0800b454 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800b454:	b480      	push	{r7}
 800b456:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800b458:	4b03      	ldr	r3, [pc, #12]	@ (800b468 <HAL_GetTickPrio+0x14>)
 800b45a:	681b      	ldr	r3, [r3, #0]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	46bd      	mov	sp, r7
 800b460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b464:	4770      	bx	lr
 800b466:	bf00      	nop
 800b468:	2000000c 	.word	0x2000000c

0800b46c <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 800b46c:	b480      	push	{r7}
 800b46e:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800b470:	4b03      	ldr	r3, [pc, #12]	@ (800b480 <HAL_GetTickFreq+0x14>)
 800b472:	781b      	ldrb	r3, [r3, #0]
}
 800b474:	4618      	mov	r0, r3
 800b476:	46bd      	mov	sp, r7
 800b478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47c:	4770      	bx	lr
 800b47e:	bf00      	nop
 800b480:	20000010 	.word	0x20000010

0800b484 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	689b      	ldr	r3, [r3, #8]
 800b492:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	431a      	orrs	r2, r3
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800b49e:	bf00      	nop
 800b4a0:	370c      	adds	r7, #12
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr

0800b4aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800b4aa:	b480      	push	{r7}
 800b4ac:	b083      	sub	sp, #12
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	6078      	str	r0, [r7, #4]
 800b4b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	689b      	ldr	r3, [r3, #8]
 800b4b8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	431a      	orrs	r2, r3
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	609a      	str	r2, [r3, #8]
}
 800b4c4:	bf00      	nop
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr

0800b4d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b083      	sub	sp, #12
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	370c      	adds	r7, #12
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ea:	4770      	bx	lr

0800b4ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b087      	sub	sp, #28
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	60f8      	str	r0, [r7, #12]
 800b4f4:	60b9      	str	r1, [r7, #8]
 800b4f6:	607a      	str	r2, [r7, #4]
 800b4f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	3360      	adds	r3, #96	@ 0x60
 800b4fe:	461a      	mov	r2, r3
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	009b      	lsls	r3, r3, #2
 800b504:	4413      	add	r3, r2
 800b506:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b508:	697b      	ldr	r3, [r7, #20]
 800b50a:	681a      	ldr	r2, [r3, #0]
 800b50c:	4b08      	ldr	r3, [pc, #32]	@ (800b530 <LL_ADC_SetOffset+0x44>)
 800b50e:	4013      	ands	r3, r2
 800b510:	687a      	ldr	r2, [r7, #4]
 800b512:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800b516:	683a      	ldr	r2, [r7, #0]
 800b518:	430a      	orrs	r2, r1
 800b51a:	4313      	orrs	r3, r2
 800b51c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b520:	697b      	ldr	r3, [r7, #20]
 800b522:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800b524:	bf00      	nop
 800b526:	371c      	adds	r7, #28
 800b528:	46bd      	mov	sp, r7
 800b52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52e:	4770      	bx	lr
 800b530:	03fff000 	.word	0x03fff000

0800b534 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800b534:	b480      	push	{r7}
 800b536:	b085      	sub	sp, #20
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
 800b53c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	3360      	adds	r3, #96	@ 0x60
 800b542:	461a      	mov	r2, r3
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	009b      	lsls	r3, r3, #2
 800b548:	4413      	add	r3, r2
 800b54a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800b554:	4618      	mov	r0, r3
 800b556:	3714      	adds	r7, #20
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800b560:	b480      	push	{r7}
 800b562:	b087      	sub	sp, #28
 800b564:	af00      	add	r7, sp, #0
 800b566:	60f8      	str	r0, [r7, #12]
 800b568:	60b9      	str	r1, [r7, #8]
 800b56a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	3360      	adds	r3, #96	@ 0x60
 800b570:	461a      	mov	r2, r3
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	009b      	lsls	r3, r3, #2
 800b576:	4413      	add	r3, r2
 800b578:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	431a      	orrs	r2, r3
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800b58a:	bf00      	nop
 800b58c:	371c      	adds	r7, #28
 800b58e:	46bd      	mov	sp, r7
 800b590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b594:	4770      	bx	lr

0800b596 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800b596:	b480      	push	{r7}
 800b598:	b083      	sub	sp, #12
 800b59a:	af00      	add	r7, sp, #0
 800b59c:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	68db      	ldr	r3, [r3, #12]
 800b5a2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d101      	bne.n	800b5ae <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	e000      	b.n	800b5b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800b5ae:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	3330      	adds	r3, #48	@ 0x30
 800b5cc:	461a      	mov	r2, r3
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	0a1b      	lsrs	r3, r3, #8
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	f003 030c 	and.w	r3, r3, #12
 800b5d8:	4413      	add	r3, r2
 800b5da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	681a      	ldr	r2, [r3, #0]
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	f003 031f 	and.w	r3, r3, #31
 800b5e6:	211f      	movs	r1, #31
 800b5e8:	fa01 f303 	lsl.w	r3, r1, r3
 800b5ec:	43db      	mvns	r3, r3
 800b5ee:	401a      	ands	r2, r3
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	0e9b      	lsrs	r3, r3, #26
 800b5f4:	f003 011f 	and.w	r1, r3, #31
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	f003 031f 	and.w	r3, r3, #31
 800b5fe:	fa01 f303 	lsl.w	r3, r1, r3
 800b602:	431a      	orrs	r2, r3
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800b608:	bf00      	nop
 800b60a:	371c      	adds	r7, #28
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr

0800b614 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800b614:	b480      	push	{r7}
 800b616:	b087      	sub	sp, #28
 800b618:	af00      	add	r7, sp, #0
 800b61a:	60f8      	str	r0, [r7, #12]
 800b61c:	60b9      	str	r1, [r7, #8]
 800b61e:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	3314      	adds	r3, #20
 800b624:	461a      	mov	r2, r3
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	0e5b      	lsrs	r3, r3, #25
 800b62a:	009b      	lsls	r3, r3, #2
 800b62c:	f003 0304 	and.w	r3, r3, #4
 800b630:	4413      	add	r3, r2
 800b632:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b634:	697b      	ldr	r3, [r7, #20]
 800b636:	681a      	ldr	r2, [r3, #0]
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	0d1b      	lsrs	r3, r3, #20
 800b63c:	f003 031f 	and.w	r3, r3, #31
 800b640:	2107      	movs	r1, #7
 800b642:	fa01 f303 	lsl.w	r3, r1, r3
 800b646:	43db      	mvns	r3, r3
 800b648:	401a      	ands	r2, r3
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	0d1b      	lsrs	r3, r3, #20
 800b64e:	f003 031f 	and.w	r3, r3, #31
 800b652:	6879      	ldr	r1, [r7, #4]
 800b654:	fa01 f303 	lsl.w	r3, r1, r3
 800b658:	431a      	orrs	r2, r3
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800b65e:	bf00      	nop
 800b660:	371c      	adds	r7, #28
 800b662:	46bd      	mov	sp, r7
 800b664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b668:	4770      	bx	lr
	...

0800b66c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b085      	sub	sp, #20
 800b670:	af00      	add	r7, sp, #0
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b684:	43db      	mvns	r3, r3
 800b686:	401a      	ands	r2, r3
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	f003 0318 	and.w	r3, r3, #24
 800b68e:	4908      	ldr	r1, [pc, #32]	@ (800b6b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 800b690:	40d9      	lsrs	r1, r3
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	400b      	ands	r3, r1
 800b696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b69a:	431a      	orrs	r2, r3
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800b6a2:	bf00      	nop
 800b6a4:	3714      	adds	r7, #20
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
 800b6ae:	bf00      	nop
 800b6b0:	0007ffff 	.word	0x0007ffff

0800b6b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b083      	sub	sp, #12
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	689b      	ldr	r3, [r3, #8]
 800b6c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800b6c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b6c8:	687a      	ldr	r2, [r7, #4]
 800b6ca:	6093      	str	r3, [r2, #8]
}
 800b6cc:	bf00      	nop
 800b6ce:	370c      	adds	r7, #12
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d6:	4770      	bx	lr

0800b6d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b083      	sub	sp, #12
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	689b      	ldr	r3, [r3, #8]
 800b6e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6ec:	d101      	bne.n	800b6f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e000      	b.n	800b6f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800b6f2:	2300      	movs	r3, #0
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	370c      	adds	r7, #12
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr

0800b700 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800b700:	b480      	push	{r7}
 800b702:	b083      	sub	sp, #12
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800b710:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b714:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800b71c:	bf00      	nop
 800b71e:	370c      	adds	r7, #12
 800b720:	46bd      	mov	sp, r7
 800b722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b726:	4770      	bx	lr

0800b728 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800b728:	b480      	push	{r7}
 800b72a:	b083      	sub	sp, #12
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b738:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b73c:	d101      	bne.n	800b742 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800b73e:	2301      	movs	r3, #1
 800b740:	e000      	b.n	800b744 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	370c      	adds	r7, #12
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b760:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b764:	f043 0201 	orr.w	r2, r3, #1
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800b76c:	bf00      	nop
 800b76e:	370c      	adds	r7, #12
 800b770:	46bd      	mov	sp, r7
 800b772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b776:	4770      	bx	lr

0800b778 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800b778:	b480      	push	{r7}
 800b77a:	b083      	sub	sp, #12
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	689b      	ldr	r3, [r3, #8]
 800b784:	f003 0301 	and.w	r3, r3, #1
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d101      	bne.n	800b790 <LL_ADC_IsEnabled+0x18>
 800b78c:	2301      	movs	r3, #1
 800b78e:	e000      	b.n	800b792 <LL_ADC_IsEnabled+0x1a>
 800b790:	2300      	movs	r3, #0
}
 800b792:	4618      	mov	r0, r3
 800b794:	370c      	adds	r7, #12
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr

0800b79e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800b79e:	b480      	push	{r7}
 800b7a0:	b083      	sub	sp, #12
 800b7a2:	af00      	add	r7, sp, #0
 800b7a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	689b      	ldr	r3, [r3, #8]
 800b7aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7ae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b7b2:	f043 0204 	orr.w	r2, r3, #4
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800b7ba:	bf00      	nop
 800b7bc:	370c      	adds	r7, #12
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr

0800b7c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b083      	sub	sp, #12
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	689b      	ldr	r3, [r3, #8]
 800b7d2:	f003 0304 	and.w	r3, r3, #4
 800b7d6:	2b04      	cmp	r3, #4
 800b7d8:	d101      	bne.n	800b7de <LL_ADC_REG_IsConversionOngoing+0x18>
 800b7da:	2301      	movs	r3, #1
 800b7dc:	e000      	b.n	800b7e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b7de:	2300      	movs	r3, #0
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	370c      	adds	r7, #12
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr

0800b7ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b083      	sub	sp, #12
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	f003 0308 	and.w	r3, r3, #8
 800b7fc:	2b08      	cmp	r3, #8
 800b7fe:	d101      	bne.n	800b804 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b800:	2301      	movs	r3, #1
 800b802:	e000      	b.n	800b806 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b804:	2300      	movs	r3, #0
}
 800b806:	4618      	mov	r0, r3
 800b808:	370c      	adds	r7, #12
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
	...

0800b814 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b088      	sub	sp, #32
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b81c:	2300      	movs	r3, #0
 800b81e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 800b820:	2300      	movs	r3, #0
 800b822:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800b824:	2300      	movs	r3, #0
 800b826:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d101      	bne.n	800b832 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800b82e:	2301      	movs	r3, #1
 800b830:	e12e      	b.n	800ba90 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	691b      	ldr	r3, [r3, #16]
 800b836:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d109      	bne.n	800b854 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f7fe f99f 	bl	8009b84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2200      	movs	r2, #0
 800b84a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2200      	movs	r2, #0
 800b850:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	4618      	mov	r0, r3
 800b85a:	f7ff ff3d 	bl	800b6d8 <LL_ADC_IsDeepPowerDownEnabled>
 800b85e:	4603      	mov	r3, r0
 800b860:	2b00      	cmp	r3, #0
 800b862:	d004      	beq.n	800b86e <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4618      	mov	r0, r3
 800b86a:	f7ff ff23 	bl	800b6b4 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4618      	mov	r0, r3
 800b874:	f7ff ff58 	bl	800b728 <LL_ADC_IsInternalRegulatorEnabled>
 800b878:	4603      	mov	r3, r0
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d115      	bne.n	800b8aa <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	4618      	mov	r0, r3
 800b884:	f7ff ff3c 	bl	800b700 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b888:	4b83      	ldr	r3, [pc, #524]	@ (800ba98 <HAL_ADC_Init+0x284>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	099b      	lsrs	r3, r3, #6
 800b88e:	4a83      	ldr	r2, [pc, #524]	@ (800ba9c <HAL_ADC_Init+0x288>)
 800b890:	fba2 2303 	umull	r2, r3, r2, r3
 800b894:	099b      	lsrs	r3, r3, #6
 800b896:	3301      	adds	r3, #1
 800b898:	005b      	lsls	r3, r3, #1
 800b89a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b89c:	e002      	b.n	800b8a4 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	3b01      	subs	r3, #1
 800b8a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d1f9      	bne.n	800b89e <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f7ff ff3a 	bl	800b728 <LL_ADC_IsInternalRegulatorEnabled>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d10d      	bne.n	800b8d6 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8be:	f043 0210 	orr.w	r2, r3, #16
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8ca:	f043 0201 	orr.w	r2, r3, #1
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7ff ff73 	bl	800b7c6 <LL_ADC_REG_IsConversionOngoing>
 800b8e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8e6:	f003 0310 	and.w	r3, r3, #16
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	f040 80c7 	bne.w	800ba7e <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800b8f0:	697b      	ldr	r3, [r7, #20]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	f040 80c3 	bne.w	800ba7e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8fc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b900:	f043 0202 	orr.w	r2, r3, #2
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	4618      	mov	r0, r3
 800b90e:	f7ff ff33 	bl	800b778 <LL_ADC_IsEnabled>
 800b912:	4603      	mov	r3, r0
 800b914:	2b00      	cmp	r3, #0
 800b916:	d10b      	bne.n	800b930 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b918:	4861      	ldr	r0, [pc, #388]	@ (800baa0 <HAL_ADC_Init+0x28c>)
 800b91a:	f7ff ff2d 	bl	800b778 <LL_ADC_IsEnabled>
 800b91e:	4603      	mov	r3, r0
 800b920:	2b00      	cmp	r3, #0
 800b922:	d105      	bne.n	800b930 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	4619      	mov	r1, r3
 800b92a:	485e      	ldr	r0, [pc, #376]	@ (800baa4 <HAL_ADC_Init+0x290>)
 800b92c:	f7ff fdaa 	bl	800b484 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	7e5b      	ldrb	r3, [r3, #25]
 800b934:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b93a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800b940:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800b946:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b94e:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 800b950:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b952:	69ba      	ldr	r2, [r7, #24]
 800b954:	4313      	orrs	r3, r2
 800b956:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d106      	bne.n	800b970 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b966:	3b01      	subs	r3, #1
 800b968:	045b      	lsls	r3, r3, #17
 800b96a:	69ba      	ldr	r2, [r7, #24]
 800b96c:	4313      	orrs	r3, r2
 800b96e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b974:	2b00      	cmp	r3, #0
 800b976:	d009      	beq.n	800b98c <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b97c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b984:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b986:	69ba      	ldr	r2, [r7, #24]
 800b988:	4313      	orrs	r3, r2
 800b98a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	68da      	ldr	r2, [r3, #12]
 800b992:	4b45      	ldr	r3, [pc, #276]	@ (800baa8 <HAL_ADC_Init+0x294>)
 800b994:	4013      	ands	r3, r2
 800b996:	687a      	ldr	r2, [r7, #4]
 800b998:	6812      	ldr	r2, [r2, #0]
 800b99a:	69b9      	ldr	r1, [r7, #24]
 800b99c:	430b      	orrs	r3, r1
 800b99e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7ff ff0e 	bl	800b7c6 <LL_ADC_REG_IsConversionOngoing>
 800b9aa:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f7ff ff1b 	bl	800b7ec <LL_ADC_INJ_IsConversionOngoing>
 800b9b6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d13d      	bne.n	800ba3a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d13a      	bne.n	800ba3a <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b9c8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b9d0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	68db      	ldr	r3, [r3, #12]
 800b9dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b9e0:	f023 0302 	bic.w	r3, r3, #2
 800b9e4:	687a      	ldr	r2, [r7, #4]
 800b9e6:	6812      	ldr	r2, [r2, #0]
 800b9e8:	69b9      	ldr	r1, [r7, #24]
 800b9ea:	430b      	orrs	r3, r1
 800b9ec:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b9f4:	2b01      	cmp	r3, #1
 800b9f6:	d118      	bne.n	800ba2a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	691b      	ldr	r3, [r3, #16]
 800b9fe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800ba02:	f023 0304 	bic.w	r3, r3, #4
 800ba06:	687a      	ldr	r2, [r7, #4]
 800ba08:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800ba0e:	4311      	orrs	r1, r2
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800ba14:	4311      	orrs	r1, r2
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ba1a:	430a      	orrs	r2, r1
 800ba1c:	431a      	orrs	r2, r3
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	f042 0201 	orr.w	r2, r2, #1
 800ba26:	611a      	str	r2, [r3, #16]
 800ba28:	e007      	b.n	800ba3a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	691a      	ldr	r2, [r3, #16]
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f022 0201 	bic.w	r2, r2, #1
 800ba38:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	691b      	ldr	r3, [r3, #16]
 800ba3e:	2b01      	cmp	r3, #1
 800ba40:	d10c      	bne.n	800ba5c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba48:	f023 010f 	bic.w	r1, r3, #15
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	69db      	ldr	r3, [r3, #28]
 800ba50:	1e5a      	subs	r2, r3, #1
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	430a      	orrs	r2, r1
 800ba58:	631a      	str	r2, [r3, #48]	@ 0x30
 800ba5a:	e007      	b.n	800ba6c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f022 020f 	bic.w	r2, r2, #15
 800ba6a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba70:	f023 0303 	bic.w	r3, r3, #3
 800ba74:	f043 0201 	orr.w	r2, r3, #1
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	655a      	str	r2, [r3, #84]	@ 0x54
 800ba7c:	e007      	b.n	800ba8e <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba82:	f043 0210 	orr.w	r2, r3, #16
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800ba8e:	7ffb      	ldrb	r3, [r7, #31]
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	3720      	adds	r7, #32
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}
 800ba98:	20000008 	.word	0x20000008
 800ba9c:	053e2d63 	.word	0x053e2d63
 800baa0:	50040000 	.word	0x50040000
 800baa4:	50040300 	.word	0x50040300
 800baa8:	fff0c007 	.word	0xfff0c007

0800baac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b086      	sub	sp, #24
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	60f8      	str	r0, [r7, #12]
 800bab4:	60b9      	str	r1, [r7, #8]
 800bab6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4618      	mov	r0, r3
 800babe:	f7ff fe82 	bl	800b7c6 <LL_ADC_REG_IsConversionOngoing>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d167      	bne.n	800bb98 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d101      	bne.n	800bad6 <HAL_ADC_Start_DMA+0x2a>
 800bad2:	2302      	movs	r3, #2
 800bad4:	e063      	b.n	800bb9e <HAL_ADC_Start_DMA+0xf2>
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2201      	movs	r2, #1
 800bada:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800bade:	68f8      	ldr	r0, [r7, #12]
 800bae0:	f000 fc4c 	bl	800c37c <ADC_Enable>
 800bae4:	4603      	mov	r3, r0
 800bae6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800bae8:	7dfb      	ldrb	r3, [r7, #23]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d14f      	bne.n	800bb8e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800baf2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800baf6:	f023 0301 	bic.w	r3, r3, #1
 800bafa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d006      	beq.n	800bb1c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb12:	f023 0206 	bic.w	r2, r3, #6
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	659a      	str	r2, [r3, #88]	@ 0x58
 800bb1a:	e002      	b.n	800bb22 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb26:	4a20      	ldr	r2, [pc, #128]	@ (800bba8 <HAL_ADC_Start_DMA+0xfc>)
 800bb28:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb2e:	4a1f      	ldr	r2, [pc, #124]	@ (800bbac <HAL_ADC_Start_DMA+0x100>)
 800bb30:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb36:	4a1e      	ldr	r2, [pc, #120]	@ (800bbb0 <HAL_ADC_Start_DMA+0x104>)
 800bb38:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	221c      	movs	r2, #28
 800bb40:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2200      	movs	r2, #0
 800bb46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	685a      	ldr	r2, [r3, #4]
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f042 0210 	orr.w	r2, r2, #16
 800bb58:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	68da      	ldr	r2, [r3, #12]
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f042 0201 	orr.w	r2, r2, #1
 800bb68:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	3340      	adds	r3, #64	@ 0x40
 800bb74:	4619      	mov	r1, r3
 800bb76:	68ba      	ldr	r2, [r7, #8]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f000 ff1d 	bl	800c9b8 <HAL_DMA_Start_IT>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4618      	mov	r0, r3
 800bb88:	f7ff fe09 	bl	800b79e <LL_ADC_REG_StartConversion>
 800bb8c:	e006      	b.n	800bb9c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2200      	movs	r2, #0
 800bb92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800bb96:	e001      	b.n	800bb9c <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800bb98:	2302      	movs	r3, #2
 800bb9a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800bb9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3718      	adds	r7, #24
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
 800bba6:	bf00      	nop
 800bba8:	0800c471 	.word	0x0800c471
 800bbac:	0800c549 	.word	0x0800c549
 800bbb0:	0800c565 	.word	0x0800c565

0800bbb4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b083      	sub	sp, #12
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800bbbc:	bf00      	nop
 800bbbe:	370c      	adds	r7, #12
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr

0800bbc8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b083      	sub	sp, #12
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800bbd0:	bf00      	nop
 800bbd2:	370c      	adds	r7, #12
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbda:	4770      	bx	lr

0800bbdc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b083      	sub	sp, #12
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800bbe4:	bf00      	nop
 800bbe6:	370c      	adds	r7, #12
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr

0800bbf0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b0b6      	sub	sp, #216	@ 0xd8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800bc00:	2300      	movs	r3, #0
 800bc02:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d101      	bne.n	800bc12 <HAL_ADC_ConfigChannel+0x22>
 800bc0e:	2302      	movs	r3, #2
 800bc10:	e39f      	b.n	800c352 <HAL_ADC_ConfigChannel+0x762>
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2201      	movs	r2, #1
 800bc16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7ff fdd1 	bl	800b7c6 <LL_ADC_REG_IsConversionOngoing>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	f040 8384 	bne.w	800c334 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6818      	ldr	r0, [r3, #0]
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	6859      	ldr	r1, [r3, #4]
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	461a      	mov	r2, r3
 800bc3a:	f7ff fcbf 	bl	800b5bc <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4618      	mov	r0, r3
 800bc44:	f7ff fdbf 	bl	800b7c6 <LL_ADC_REG_IsConversionOngoing>
 800bc48:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	4618      	mov	r0, r3
 800bc52:	f7ff fdcb 	bl	800b7ec <LL_ADC_INJ_IsConversionOngoing>
 800bc56:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800bc5a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f040 81a6 	bne.w	800bfb0 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800bc64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f040 81a1 	bne.w	800bfb0 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6818      	ldr	r0, [r3, #0]
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	6819      	ldr	r1, [r3, #0]
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	689b      	ldr	r3, [r3, #8]
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	f7ff fcca 	bl	800b614 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	695a      	ldr	r2, [r3, #20]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	08db      	lsrs	r3, r3, #3
 800bc8c:	f003 0303 	and.w	r3, r3, #3
 800bc90:	005b      	lsls	r3, r3, #1
 800bc92:	fa02 f303 	lsl.w	r3, r2, r3
 800bc96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	691b      	ldr	r3, [r3, #16]
 800bc9e:	2b04      	cmp	r3, #4
 800bca0:	d00a      	beq.n	800bcb8 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6818      	ldr	r0, [r3, #0]
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	6919      	ldr	r1, [r3, #16]
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	681a      	ldr	r2, [r3, #0]
 800bcae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800bcb2:	f7ff fc1b 	bl	800b4ec <LL_ADC_SetOffset>
 800bcb6:	e17b      	b.n	800bfb0 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	2100      	movs	r1, #0
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	f7ff fc38 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d10a      	bne.n	800bce4 <HAL_ADC_ConfigChannel+0xf4>
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	2100      	movs	r1, #0
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f7ff fc2d 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	0e9b      	lsrs	r3, r3, #26
 800bcde:	f003 021f 	and.w	r2, r3, #31
 800bce2:	e01e      	b.n	800bd22 <HAL_ADC_ConfigChannel+0x132>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	2100      	movs	r1, #0
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7ff fc22 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bcf6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800bcfa:	fa93 f3a3 	rbit	r3, r3
 800bcfe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 800bd02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bd06:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 800bd0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d101      	bne.n	800bd16 <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 800bd12:	2320      	movs	r3, #32
 800bd14:	e004      	b.n	800bd20 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 800bd16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800bd1a:	fab3 f383 	clz	r3, r3
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	461a      	mov	r2, r3
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d105      	bne.n	800bd3a <HAL_ADC_ConfigChannel+0x14a>
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	0e9b      	lsrs	r3, r3, #26
 800bd34:	f003 031f 	and.w	r3, r3, #31
 800bd38:	e018      	b.n	800bd6c <HAL_ADC_ConfigChannel+0x17c>
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bd46:	fa93 f3a3 	rbit	r3, r3
 800bd4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800bd4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800bd56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d101      	bne.n	800bd62 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 800bd5e:	2320      	movs	r3, #32
 800bd60:	e004      	b.n	800bd6c <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 800bd62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bd66:	fab3 f383 	clz	r3, r3
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d106      	bne.n	800bd7e <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	2200      	movs	r2, #0
 800bd76:	2100      	movs	r1, #0
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f7ff fbf1 	bl	800b560 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	2101      	movs	r1, #1
 800bd84:	4618      	mov	r0, r3
 800bd86:	f7ff fbd5 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d10a      	bne.n	800bdaa <HAL_ADC_ConfigChannel+0x1ba>
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	2101      	movs	r1, #1
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7ff fbca 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bda0:	4603      	mov	r3, r0
 800bda2:	0e9b      	lsrs	r3, r3, #26
 800bda4:	f003 021f 	and.w	r2, r3, #31
 800bda8:	e01e      	b.n	800bde8 <HAL_ADC_ConfigChannel+0x1f8>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	2101      	movs	r1, #1
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7ff fbbf 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bdbc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bdc0:	fa93 f3a3 	rbit	r3, r3
 800bdc4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800bdc8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bdcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800bdd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d101      	bne.n	800bddc <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 800bdd8:	2320      	movs	r3, #32
 800bdda:	e004      	b.n	800bde6 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 800bddc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bde0:	fab3 f383 	clz	r3, r3
 800bde4:	b2db      	uxtb	r3, r3
 800bde6:	461a      	mov	r2, r3
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d105      	bne.n	800be00 <HAL_ADC_ConfigChannel+0x210>
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	0e9b      	lsrs	r3, r3, #26
 800bdfa:	f003 031f 	and.w	r3, r3, #31
 800bdfe:	e018      	b.n	800be32 <HAL_ADC_ConfigChannel+0x242>
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800be0c:	fa93 f3a3 	rbit	r3, r3
 800be10:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800be14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800be18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800be1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800be20:	2b00      	cmp	r3, #0
 800be22:	d101      	bne.n	800be28 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 800be24:	2320      	movs	r3, #32
 800be26:	e004      	b.n	800be32 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 800be28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800be2c:	fab3 f383 	clz	r3, r3
 800be30:	b2db      	uxtb	r3, r3
 800be32:	429a      	cmp	r2, r3
 800be34:	d106      	bne.n	800be44 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	2200      	movs	r2, #0
 800be3c:	2101      	movs	r1, #1
 800be3e:	4618      	mov	r0, r3
 800be40:	f7ff fb8e 	bl	800b560 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	2102      	movs	r1, #2
 800be4a:	4618      	mov	r0, r3
 800be4c:	f7ff fb72 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800be50:	4603      	mov	r3, r0
 800be52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be56:	2b00      	cmp	r3, #0
 800be58:	d10a      	bne.n	800be70 <HAL_ADC_ConfigChannel+0x280>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	2102      	movs	r1, #2
 800be60:	4618      	mov	r0, r3
 800be62:	f7ff fb67 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800be66:	4603      	mov	r3, r0
 800be68:	0e9b      	lsrs	r3, r3, #26
 800be6a:	f003 021f 	and.w	r2, r3, #31
 800be6e:	e01e      	b.n	800beae <HAL_ADC_ConfigChannel+0x2be>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2102      	movs	r1, #2
 800be76:	4618      	mov	r0, r3
 800be78:	f7ff fb5c 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800be7c:	4603      	mov	r3, r0
 800be7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800be86:	fa93 f3a3 	rbit	r3, r3
 800be8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800be8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800be92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800be96:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d101      	bne.n	800bea2 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 800be9e:	2320      	movs	r3, #32
 800bea0:	e004      	b.n	800beac <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800bea2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bea6:	fab3 f383 	clz	r3, r3
 800beaa:	b2db      	uxtb	r3, r3
 800beac:	461a      	mov	r2, r3
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d105      	bne.n	800bec6 <HAL_ADC_ConfigChannel+0x2d6>
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	0e9b      	lsrs	r3, r3, #26
 800bec0:	f003 031f 	and.w	r3, r3, #31
 800bec4:	e016      	b.n	800bef4 <HAL_ADC_ConfigChannel+0x304>
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bece:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bed2:	fa93 f3a3 	rbit	r3, r3
 800bed6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800bed8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800beda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800bede:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d101      	bne.n	800beea <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800bee6:	2320      	movs	r3, #32
 800bee8:	e004      	b.n	800bef4 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 800beea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800beee:	fab3 f383 	clz	r3, r3
 800bef2:	b2db      	uxtb	r3, r3
 800bef4:	429a      	cmp	r2, r3
 800bef6:	d106      	bne.n	800bf06 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2200      	movs	r2, #0
 800befe:	2102      	movs	r1, #2
 800bf00:	4618      	mov	r0, r3
 800bf02:	f7ff fb2d 	bl	800b560 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	2103      	movs	r1, #3
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f7ff fb11 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bf12:	4603      	mov	r3, r0
 800bf14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d10a      	bne.n	800bf32 <HAL_ADC_ConfigChannel+0x342>
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	2103      	movs	r1, #3
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7ff fb06 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	0e9b      	lsrs	r3, r3, #26
 800bf2c:	f003 021f 	and.w	r2, r3, #31
 800bf30:	e017      	b.n	800bf62 <HAL_ADC_ConfigChannel+0x372>
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	2103      	movs	r1, #3
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f7ff fafb 	bl	800b534 <LL_ADC_GetOffsetChannel>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf44:	fa93 f3a3 	rbit	r3, r3
 800bf48:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800bf4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf4c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800bf4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d101      	bne.n	800bf58 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 800bf54:	2320      	movs	r3, #32
 800bf56:	e003      	b.n	800bf60 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 800bf58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf5a:	fab3 f383 	clz	r3, r3
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	461a      	mov	r2, r3
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d105      	bne.n	800bf7a <HAL_ADC_ConfigChannel+0x38a>
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	0e9b      	lsrs	r3, r3, #26
 800bf74:	f003 031f 	and.w	r3, r3, #31
 800bf78:	e011      	b.n	800bf9e <HAL_ADC_ConfigChannel+0x3ae>
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bf82:	fa93 f3a3 	rbit	r3, r3
 800bf86:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800bf88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800bf8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d101      	bne.n	800bf96 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800bf92:	2320      	movs	r3, #32
 800bf94:	e003      	b.n	800bf9e <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800bf96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf98:	fab3 f383 	clz	r3, r3
 800bf9c:	b2db      	uxtb	r3, r3
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	d106      	bne.n	800bfb0 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	2103      	movs	r1, #3
 800bfaa:	4618      	mov	r0, r3
 800bfac:	f7ff fad8 	bl	800b560 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f7ff fbdf 	bl	800b778 <LL_ADC_IsEnabled>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	f040 81c2 	bne.w	800c346 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6818      	ldr	r0, [r3, #0]
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	6819      	ldr	r1, [r3, #0]
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	68db      	ldr	r3, [r3, #12]
 800bfce:	461a      	mov	r2, r3
 800bfd0:	f7ff fb4c 	bl	800b66c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	68db      	ldr	r3, [r3, #12]
 800bfd8:	4a8e      	ldr	r2, [pc, #568]	@ (800c214 <HAL_ADC_ConfigChannel+0x624>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	f040 8130 	bne.w	800c240 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d10b      	bne.n	800c008 <HAL_ADC_ConfigChannel+0x418>
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	0e9b      	lsrs	r3, r3, #26
 800bff6:	3301      	adds	r3, #1
 800bff8:	f003 031f 	and.w	r3, r3, #31
 800bffc:	2b09      	cmp	r3, #9
 800bffe:	bf94      	ite	ls
 800c000:	2301      	movls	r3, #1
 800c002:	2300      	movhi	r3, #0
 800c004:	b2db      	uxtb	r3, r3
 800c006:	e019      	b.n	800c03c <HAL_ADC_ConfigChannel+0x44c>
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c00e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c010:	fa93 f3a3 	rbit	r3, r3
 800c014:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800c016:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c018:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800c01a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d101      	bne.n	800c024 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 800c020:	2320      	movs	r3, #32
 800c022:	e003      	b.n	800c02c <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 800c024:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c026:	fab3 f383 	clz	r3, r3
 800c02a:	b2db      	uxtb	r3, r3
 800c02c:	3301      	adds	r3, #1
 800c02e:	f003 031f 	and.w	r3, r3, #31
 800c032:	2b09      	cmp	r3, #9
 800c034:	bf94      	ite	ls
 800c036:	2301      	movls	r3, #1
 800c038:	2300      	movhi	r3, #0
 800c03a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d079      	beq.n	800c134 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d107      	bne.n	800c05c <HAL_ADC_ConfigChannel+0x46c>
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	0e9b      	lsrs	r3, r3, #26
 800c052:	3301      	adds	r3, #1
 800c054:	069b      	lsls	r3, r3, #26
 800c056:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c05a:	e015      	b.n	800c088 <HAL_ADC_ConfigChannel+0x498>
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c062:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c064:	fa93 f3a3 	rbit	r3, r3
 800c068:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800c06a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c06c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800c06e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c070:	2b00      	cmp	r3, #0
 800c072:	d101      	bne.n	800c078 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800c074:	2320      	movs	r3, #32
 800c076:	e003      	b.n	800c080 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800c078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c07a:	fab3 f383 	clz	r3, r3
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	3301      	adds	r3, #1
 800c082:	069b      	lsls	r3, r3, #26
 800c084:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c090:	2b00      	cmp	r3, #0
 800c092:	d109      	bne.n	800c0a8 <HAL_ADC_ConfigChannel+0x4b8>
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	0e9b      	lsrs	r3, r3, #26
 800c09a:	3301      	adds	r3, #1
 800c09c:	f003 031f 	and.w	r3, r3, #31
 800c0a0:	2101      	movs	r1, #1
 800c0a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c0a6:	e017      	b.n	800c0d8 <HAL_ADC_ConfigChannel+0x4e8>
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c0ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0b0:	fa93 f3a3 	rbit	r3, r3
 800c0b4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800c0b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800c0ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d101      	bne.n	800c0c4 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 800c0c0:	2320      	movs	r3, #32
 800c0c2:	e003      	b.n	800c0cc <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800c0c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0c6:	fab3 f383 	clz	r3, r3
 800c0ca:	b2db      	uxtb	r3, r3
 800c0cc:	3301      	adds	r3, #1
 800c0ce:	f003 031f 	and.w	r3, r3, #31
 800c0d2:	2101      	movs	r1, #1
 800c0d4:	fa01 f303 	lsl.w	r3, r1, r3
 800c0d8:	ea42 0103 	orr.w	r1, r2, r3
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d10a      	bne.n	800c0fe <HAL_ADC_ConfigChannel+0x50e>
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	0e9b      	lsrs	r3, r3, #26
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	f003 021f 	and.w	r2, r3, #31
 800c0f4:	4613      	mov	r3, r2
 800c0f6:	005b      	lsls	r3, r3, #1
 800c0f8:	4413      	add	r3, r2
 800c0fa:	051b      	lsls	r3, r3, #20
 800c0fc:	e018      	b.n	800c130 <HAL_ADC_ConfigChannel+0x540>
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c106:	fa93 f3a3 	rbit	r3, r3
 800c10a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800c10c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800c110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c112:	2b00      	cmp	r3, #0
 800c114:	d101      	bne.n	800c11a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800c116:	2320      	movs	r3, #32
 800c118:	e003      	b.n	800c122 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800c11a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c11c:	fab3 f383 	clz	r3, r3
 800c120:	b2db      	uxtb	r3, r3
 800c122:	3301      	adds	r3, #1
 800c124:	f003 021f 	and.w	r2, r3, #31
 800c128:	4613      	mov	r3, r2
 800c12a:	005b      	lsls	r3, r3, #1
 800c12c:	4413      	add	r3, r2
 800c12e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c130:	430b      	orrs	r3, r1
 800c132:	e080      	b.n	800c236 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d107      	bne.n	800c150 <HAL_ADC_ConfigChannel+0x560>
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	0e9b      	lsrs	r3, r3, #26
 800c146:	3301      	adds	r3, #1
 800c148:	069b      	lsls	r3, r3, #26
 800c14a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c14e:	e015      	b.n	800c17c <HAL_ADC_ConfigChannel+0x58c>
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c158:	fa93 f3a3 	rbit	r3, r3
 800c15c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800c15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c160:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800c162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c164:	2b00      	cmp	r3, #0
 800c166:	d101      	bne.n	800c16c <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 800c168:	2320      	movs	r3, #32
 800c16a:	e003      	b.n	800c174 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 800c16c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c16e:	fab3 f383 	clz	r3, r3
 800c172:	b2db      	uxtb	r3, r3
 800c174:	3301      	adds	r3, #1
 800c176:	069b      	lsls	r3, r3, #26
 800c178:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c184:	2b00      	cmp	r3, #0
 800c186:	d109      	bne.n	800c19c <HAL_ADC_ConfigChannel+0x5ac>
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	0e9b      	lsrs	r3, r3, #26
 800c18e:	3301      	adds	r3, #1
 800c190:	f003 031f 	and.w	r3, r3, #31
 800c194:	2101      	movs	r1, #1
 800c196:	fa01 f303 	lsl.w	r3, r1, r3
 800c19a:	e017      	b.n	800c1cc <HAL_ADC_ConfigChannel+0x5dc>
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c1a2:	6a3b      	ldr	r3, [r7, #32]
 800c1a4:	fa93 f3a3 	rbit	r3, r3
 800c1a8:	61fb      	str	r3, [r7, #28]
  return result;
 800c1aa:	69fb      	ldr	r3, [r7, #28]
 800c1ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800c1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d101      	bne.n	800c1b8 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800c1b4:	2320      	movs	r3, #32
 800c1b6:	e003      	b.n	800c1c0 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 800c1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ba:	fab3 f383 	clz	r3, r3
 800c1be:	b2db      	uxtb	r3, r3
 800c1c0:	3301      	adds	r3, #1
 800c1c2:	f003 031f 	and.w	r3, r3, #31
 800c1c6:	2101      	movs	r1, #1
 800c1c8:	fa01 f303 	lsl.w	r3, r1, r3
 800c1cc:	ea42 0103 	orr.w	r1, r2, r3
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d10d      	bne.n	800c1f8 <HAL_ADC_ConfigChannel+0x608>
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	0e9b      	lsrs	r3, r3, #26
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	f003 021f 	and.w	r2, r3, #31
 800c1e8:	4613      	mov	r3, r2
 800c1ea:	005b      	lsls	r3, r3, #1
 800c1ec:	4413      	add	r3, r2
 800c1ee:	3b1e      	subs	r3, #30
 800c1f0:	051b      	lsls	r3, r3, #20
 800c1f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c1f6:	e01d      	b.n	800c234 <HAL_ADC_ConfigChannel+0x644>
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	fa93 f3a3 	rbit	r3, r3
 800c204:	613b      	str	r3, [r7, #16]
  return result;
 800c206:	693b      	ldr	r3, [r7, #16]
 800c208:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d103      	bne.n	800c218 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 800c210:	2320      	movs	r3, #32
 800c212:	e005      	b.n	800c220 <HAL_ADC_ConfigChannel+0x630>
 800c214:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	fab3 f383 	clz	r3, r3
 800c21e:	b2db      	uxtb	r3, r3
 800c220:	3301      	adds	r3, #1
 800c222:	f003 021f 	and.w	r2, r3, #31
 800c226:	4613      	mov	r3, r2
 800c228:	005b      	lsls	r3, r3, #1
 800c22a:	4413      	add	r3, r2
 800c22c:	3b1e      	subs	r3, #30
 800c22e:	051b      	lsls	r3, r3, #20
 800c230:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c234:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800c236:	683a      	ldr	r2, [r7, #0]
 800c238:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c23a:	4619      	mov	r1, r3
 800c23c:	f7ff f9ea 	bl	800b614 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	681a      	ldr	r2, [r3, #0]
 800c244:	4b45      	ldr	r3, [pc, #276]	@ (800c35c <HAL_ADC_ConfigChannel+0x76c>)
 800c246:	4013      	ands	r3, r2
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d07c      	beq.n	800c346 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c24c:	4844      	ldr	r0, [pc, #272]	@ (800c360 <HAL_ADC_ConfigChannel+0x770>)
 800c24e:	f7ff f93f 	bl	800b4d0 <LL_ADC_GetCommonPathInternalCh>
 800c252:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c256:	4843      	ldr	r0, [pc, #268]	@ (800c364 <HAL_ADC_ConfigChannel+0x774>)
 800c258:	f7ff fa8e 	bl	800b778 <LL_ADC_IsEnabled>
 800c25c:	4603      	mov	r3, r0
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d15e      	bne.n	800c320 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	4a40      	ldr	r2, [pc, #256]	@ (800c368 <HAL_ADC_ConfigChannel+0x778>)
 800c268:	4293      	cmp	r3, r2
 800c26a:	d127      	bne.n	800c2bc <HAL_ADC_ConfigChannel+0x6cc>
 800c26c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c270:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c274:	2b00      	cmp	r3, #0
 800c276:	d121      	bne.n	800c2bc <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4a39      	ldr	r2, [pc, #228]	@ (800c364 <HAL_ADC_ConfigChannel+0x774>)
 800c27e:	4293      	cmp	r3, r2
 800c280:	d161      	bne.n	800c346 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800c282:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c286:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c28a:	4619      	mov	r1, r3
 800c28c:	4834      	ldr	r0, [pc, #208]	@ (800c360 <HAL_ADC_ConfigChannel+0x770>)
 800c28e:	f7ff f90c 	bl	800b4aa <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c292:	4b36      	ldr	r3, [pc, #216]	@ (800c36c <HAL_ADC_ConfigChannel+0x77c>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	099b      	lsrs	r3, r3, #6
 800c298:	4a35      	ldr	r2, [pc, #212]	@ (800c370 <HAL_ADC_ConfigChannel+0x780>)
 800c29a:	fba2 2303 	umull	r2, r3, r2, r3
 800c29e:	099b      	lsrs	r3, r3, #6
 800c2a0:	1c5a      	adds	r2, r3, #1
 800c2a2:	4613      	mov	r3, r2
 800c2a4:	005b      	lsls	r3, r3, #1
 800c2a6:	4413      	add	r3, r2
 800c2a8:	009b      	lsls	r3, r3, #2
 800c2aa:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800c2ac:	e002      	b.n	800c2b4 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	3b01      	subs	r3, #1
 800c2b2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d1f9      	bne.n	800c2ae <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c2ba:	e044      	b.n	800c346 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	4a2c      	ldr	r2, [pc, #176]	@ (800c374 <HAL_ADC_ConfigChannel+0x784>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d113      	bne.n	800c2ee <HAL_ADC_ConfigChannel+0x6fe>
 800c2c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c2ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d10d      	bne.n	800c2ee <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	4a23      	ldr	r2, [pc, #140]	@ (800c364 <HAL_ADC_ConfigChannel+0x774>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d134      	bne.n	800c346 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800c2dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c2e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c2e4:	4619      	mov	r1, r3
 800c2e6:	481e      	ldr	r0, [pc, #120]	@ (800c360 <HAL_ADC_ConfigChannel+0x770>)
 800c2e8:	f7ff f8df 	bl	800b4aa <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c2ec:	e02b      	b.n	800c346 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	4a21      	ldr	r2, [pc, #132]	@ (800c378 <HAL_ADC_ConfigChannel+0x788>)
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	d126      	bne.n	800c346 <HAL_ADC_ConfigChannel+0x756>
 800c2f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c2fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c300:	2b00      	cmp	r3, #0
 800c302:	d120      	bne.n	800c346 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	4a16      	ldr	r2, [pc, #88]	@ (800c364 <HAL_ADC_ConfigChannel+0x774>)
 800c30a:	4293      	cmp	r3, r2
 800c30c:	d11b      	bne.n	800c346 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800c30e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c312:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c316:	4619      	mov	r1, r3
 800c318:	4811      	ldr	r0, [pc, #68]	@ (800c360 <HAL_ADC_ConfigChannel+0x770>)
 800c31a:	f7ff f8c6 	bl	800b4aa <LL_ADC_SetCommonPathInternalCh>
 800c31e:	e012      	b.n	800c346 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c324:	f043 0220 	orr.w	r2, r3, #32
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800c32c:	2301      	movs	r3, #1
 800c32e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800c332:	e008      	b.n	800c346 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c338:	f043 0220 	orr.w	r2, r3, #32
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800c340:	2301      	movs	r3, #1
 800c342:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2200      	movs	r2, #0
 800c34a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 800c34e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800c352:	4618      	mov	r0, r3
 800c354:	37d8      	adds	r7, #216	@ 0xd8
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}
 800c35a:	bf00      	nop
 800c35c:	80080000 	.word	0x80080000
 800c360:	50040300 	.word	0x50040300
 800c364:	50040000 	.word	0x50040000
 800c368:	c7520000 	.word	0xc7520000
 800c36c:	20000008 	.word	0x20000008
 800c370:	053e2d63 	.word	0x053e2d63
 800c374:	cb840000 	.word	0xcb840000
 800c378:	80000001 	.word	0x80000001

0800c37c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b084      	sub	sp, #16
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800c384:	2300      	movs	r3, #0
 800c386:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	4618      	mov	r0, r3
 800c38e:	f7ff f9f3 	bl	800b778 <LL_ADC_IsEnabled>
 800c392:	4603      	mov	r3, r0
 800c394:	2b00      	cmp	r3, #0
 800c396:	d15e      	bne.n	800c456 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	689a      	ldr	r2, [r3, #8]
 800c39e:	4b30      	ldr	r3, [pc, #192]	@ (800c460 <ADC_Enable+0xe4>)
 800c3a0:	4013      	ands	r3, r2
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d00d      	beq.n	800c3c2 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3aa:	f043 0210 	orr.w	r2, r3, #16
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3b6:	f043 0201 	orr.w	r2, r3, #1
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800c3be:	2301      	movs	r3, #1
 800c3c0:	e04a      	b.n	800c458 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	f7ff f9c2 	bl	800b750 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800c3cc:	4825      	ldr	r0, [pc, #148]	@ (800c464 <ADC_Enable+0xe8>)
 800c3ce:	f7ff f87f 	bl	800b4d0 <LL_ADC_GetCommonPathInternalCh>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d00f      	beq.n	800c3fc <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c3dc:	4b22      	ldr	r3, [pc, #136]	@ (800c468 <ADC_Enable+0xec>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	099b      	lsrs	r3, r3, #6
 800c3e2:	4a22      	ldr	r2, [pc, #136]	@ (800c46c <ADC_Enable+0xf0>)
 800c3e4:	fba2 2303 	umull	r2, r3, r2, r3
 800c3e8:	099b      	lsrs	r3, r3, #6
 800c3ea:	3301      	adds	r3, #1
 800c3ec:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800c3ee:	e002      	b.n	800c3f6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	3b01      	subs	r3, #1
 800c3f4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d1f9      	bne.n	800c3f0 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800c3fc:	f7ff f81e 	bl	800b43c <HAL_GetTick>
 800c400:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c402:	e021      	b.n	800c448 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	4618      	mov	r0, r3
 800c40a:	f7ff f9b5 	bl	800b778 <LL_ADC_IsEnabled>
 800c40e:	4603      	mov	r3, r0
 800c410:	2b00      	cmp	r3, #0
 800c412:	d104      	bne.n	800c41e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	4618      	mov	r0, r3
 800c41a:	f7ff f999 	bl	800b750 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c41e:	f7ff f80d 	bl	800b43c <HAL_GetTick>
 800c422:	4602      	mov	r2, r0
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	1ad3      	subs	r3, r2, r3
 800c428:	2b02      	cmp	r3, #2
 800c42a:	d90d      	bls.n	800c448 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c430:	f043 0210 	orr.w	r2, r3, #16
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c43c:	f043 0201 	orr.w	r2, r3, #1
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 800c444:	2301      	movs	r3, #1
 800c446:	e007      	b.n	800c458 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f003 0301 	and.w	r3, r3, #1
 800c452:	2b01      	cmp	r3, #1
 800c454:	d1d6      	bne.n	800c404 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c456:	2300      	movs	r3, #0
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3710      	adds	r7, #16
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}
 800c460:	8000003f 	.word	0x8000003f
 800c464:	50040300 	.word	0x50040300
 800c468:	20000008 	.word	0x20000008
 800c46c:	053e2d63 	.word	0x053e2d63

0800c470 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b084      	sub	sp, #16
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c47c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c482:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c486:	2b00      	cmp	r3, #0
 800c488:	d14b      	bne.n	800c522 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c48e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f003 0308 	and.w	r3, r3, #8
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d021      	beq.n	800c4e8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f7ff f874 	bl	800b596 <LL_ADC_REG_IsTriggerSourceSWStart>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d032      	beq.n	800c51a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	68db      	ldr	r3, [r3, #12]
 800c4ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d12b      	bne.n	800c51a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d11f      	bne.n	800c51a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4de:	f043 0201 	orr.w	r2, r3, #1
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	655a      	str	r2, [r3, #84]	@ 0x54
 800c4e6:	e018      	b.n	800c51a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	68db      	ldr	r3, [r3, #12]
 800c4ee:	f003 0302 	and.w	r3, r3, #2
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d111      	bne.n	800c51a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c506:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d105      	bne.n	800c51a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c512:	f043 0201 	orr.w	r2, r3, #1
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800c51a:	68f8      	ldr	r0, [r7, #12]
 800c51c:	f7ff fb4a 	bl	800bbb4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800c520:	e00e      	b.n	800c540 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c526:	f003 0310 	and.w	r3, r3, #16
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d003      	beq.n	800c536 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800c52e:	68f8      	ldr	r0, [r7, #12]
 800c530:	f7ff fb54 	bl	800bbdc <HAL_ADC_ErrorCallback>
}
 800c534:	e004      	b.n	800c540 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c53a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	4798      	blx	r3
}
 800c540:	bf00      	nop
 800c542:	3710      	adds	r7, #16
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}

0800c548 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b084      	sub	sp, #16
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c554:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800c556:	68f8      	ldr	r0, [r7, #12]
 800c558:	f7ff fb36 	bl	800bbc8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c55c:	bf00      	nop
 800c55e:	3710      	adds	r7, #16
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}

0800c564 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b084      	sub	sp, #16
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c570:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c576:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c582:	f043 0204 	orr.w	r2, r3, #4
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f7ff fb26 	bl	800bbdc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c590:	bf00      	nop
 800c592:	3710      	adds	r7, #16
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c598:	b480      	push	{r7}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f003 0307 	and.w	r3, r3, #7
 800c5a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c5a8:	4b0c      	ldr	r3, [pc, #48]	@ (800c5dc <__NVIC_SetPriorityGrouping+0x44>)
 800c5aa:	68db      	ldr	r3, [r3, #12]
 800c5ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c5ae:	68ba      	ldr	r2, [r7, #8]
 800c5b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c5b4:	4013      	ands	r3, r2
 800c5b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c5c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c5c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c5c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c5ca:	4a04      	ldr	r2, [pc, #16]	@ (800c5dc <__NVIC_SetPriorityGrouping+0x44>)
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	60d3      	str	r3, [r2, #12]
}
 800c5d0:	bf00      	nop
 800c5d2:	3714      	adds	r7, #20
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr
 800c5dc:	e000ed00 	.word	0xe000ed00

0800c5e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c5e0:	b480      	push	{r7}
 800c5e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c5e4:	4b04      	ldr	r3, [pc, #16]	@ (800c5f8 <__NVIC_GetPriorityGrouping+0x18>)
 800c5e6:	68db      	ldr	r3, [r3, #12]
 800c5e8:	0a1b      	lsrs	r3, r3, #8
 800c5ea:	f003 0307 	and.w	r3, r3, #7
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr
 800c5f8:	e000ed00 	.word	0xe000ed00

0800c5fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	b083      	sub	sp, #12
 800c600:	af00      	add	r7, sp, #0
 800c602:	4603      	mov	r3, r0
 800c604:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	db0b      	blt.n	800c626 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c60e:	79fb      	ldrb	r3, [r7, #7]
 800c610:	f003 021f 	and.w	r2, r3, #31
 800c614:	4907      	ldr	r1, [pc, #28]	@ (800c634 <__NVIC_EnableIRQ+0x38>)
 800c616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c61a:	095b      	lsrs	r3, r3, #5
 800c61c:	2001      	movs	r0, #1
 800c61e:	fa00 f202 	lsl.w	r2, r0, r2
 800c622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800c626:	bf00      	nop
 800c628:	370c      	adds	r7, #12
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop
 800c634:	e000e100 	.word	0xe000e100

0800c638 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800c638:	b480      	push	{r7}
 800c63a:	b083      	sub	sp, #12
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	4603      	mov	r3, r0
 800c640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c646:	2b00      	cmp	r3, #0
 800c648:	db0c      	blt.n	800c664 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c64a:	79fb      	ldrb	r3, [r7, #7]
 800c64c:	f003 021f 	and.w	r2, r3, #31
 800c650:	4907      	ldr	r1, [pc, #28]	@ (800c670 <__NVIC_SetPendingIRQ+0x38>)
 800c652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c656:	095b      	lsrs	r3, r3, #5
 800c658:	2001      	movs	r0, #1
 800c65a:	fa00 f202 	lsl.w	r2, r0, r2
 800c65e:	3340      	adds	r3, #64	@ 0x40
 800c660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800c664:	bf00      	nop
 800c666:	370c      	adds	r7, #12
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr
 800c670:	e000e100 	.word	0xe000e100

0800c674 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800c674:	b480      	push	{r7}
 800c676:	b083      	sub	sp, #12
 800c678:	af00      	add	r7, sp, #0
 800c67a:	4603      	mov	r3, r0
 800c67c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c67e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c682:	2b00      	cmp	r3, #0
 800c684:	db0c      	blt.n	800c6a0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c686:	79fb      	ldrb	r3, [r7, #7]
 800c688:	f003 021f 	and.w	r2, r3, #31
 800c68c:	4907      	ldr	r1, [pc, #28]	@ (800c6ac <__NVIC_ClearPendingIRQ+0x38>)
 800c68e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c692:	095b      	lsrs	r3, r3, #5
 800c694:	2001      	movs	r0, #1
 800c696:	fa00 f202 	lsl.w	r2, r0, r2
 800c69a:	3360      	adds	r3, #96	@ 0x60
 800c69c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800c6a0:	bf00      	nop
 800c6a2:	370c      	adds	r7, #12
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr
 800c6ac:	e000e100 	.word	0xe000e100

0800c6b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	b083      	sub	sp, #12
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	6039      	str	r1, [r7, #0]
 800c6ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c6bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	db0a      	blt.n	800c6da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	b2da      	uxtb	r2, r3
 800c6c8:	490c      	ldr	r1, [pc, #48]	@ (800c6fc <__NVIC_SetPriority+0x4c>)
 800c6ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c6ce:	0112      	lsls	r2, r2, #4
 800c6d0:	b2d2      	uxtb	r2, r2
 800c6d2:	440b      	add	r3, r1
 800c6d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c6d8:	e00a      	b.n	800c6f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	b2da      	uxtb	r2, r3
 800c6de:	4908      	ldr	r1, [pc, #32]	@ (800c700 <__NVIC_SetPriority+0x50>)
 800c6e0:	79fb      	ldrb	r3, [r7, #7]
 800c6e2:	f003 030f 	and.w	r3, r3, #15
 800c6e6:	3b04      	subs	r3, #4
 800c6e8:	0112      	lsls	r2, r2, #4
 800c6ea:	b2d2      	uxtb	r2, r2
 800c6ec:	440b      	add	r3, r1
 800c6ee:	761a      	strb	r2, [r3, #24]
}
 800c6f0:	bf00      	nop
 800c6f2:	370c      	adds	r7, #12
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr
 800c6fc:	e000e100 	.word	0xe000e100
 800c700:	e000ed00 	.word	0xe000ed00

0800c704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c704:	b480      	push	{r7}
 800c706:	b089      	sub	sp, #36	@ 0x24
 800c708:	af00      	add	r7, sp, #0
 800c70a:	60f8      	str	r0, [r7, #12]
 800c70c:	60b9      	str	r1, [r7, #8]
 800c70e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	f003 0307 	and.w	r3, r3, #7
 800c716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c718:	69fb      	ldr	r3, [r7, #28]
 800c71a:	f1c3 0307 	rsb	r3, r3, #7
 800c71e:	2b04      	cmp	r3, #4
 800c720:	bf28      	it	cs
 800c722:	2304      	movcs	r3, #4
 800c724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c726:	69fb      	ldr	r3, [r7, #28]
 800c728:	3304      	adds	r3, #4
 800c72a:	2b06      	cmp	r3, #6
 800c72c:	d902      	bls.n	800c734 <NVIC_EncodePriority+0x30>
 800c72e:	69fb      	ldr	r3, [r7, #28]
 800c730:	3b03      	subs	r3, #3
 800c732:	e000      	b.n	800c736 <NVIC_EncodePriority+0x32>
 800c734:	2300      	movs	r3, #0
 800c736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c738:	f04f 32ff 	mov.w	r2, #4294967295
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	fa02 f303 	lsl.w	r3, r2, r3
 800c742:	43da      	mvns	r2, r3
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	401a      	ands	r2, r3
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c74c:	f04f 31ff 	mov.w	r1, #4294967295
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	fa01 f303 	lsl.w	r3, r1, r3
 800c756:	43d9      	mvns	r1, r3
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c75c:	4313      	orrs	r3, r2
         );
}
 800c75e:	4618      	mov	r0, r3
 800c760:	3724      	adds	r7, #36	@ 0x24
 800c762:	46bd      	mov	sp, r7
 800c764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c768:	4770      	bx	lr
	...

0800c76c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b082      	sub	sp, #8
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	3b01      	subs	r3, #1
 800c778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c77c:	d301      	bcc.n	800c782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c77e:	2301      	movs	r3, #1
 800c780:	e00f      	b.n	800c7a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c782:	4a0a      	ldr	r2, [pc, #40]	@ (800c7ac <SysTick_Config+0x40>)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	3b01      	subs	r3, #1
 800c788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c78a:	210f      	movs	r1, #15
 800c78c:	f04f 30ff 	mov.w	r0, #4294967295
 800c790:	f7ff ff8e 	bl	800c6b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c794:	4b05      	ldr	r3, [pc, #20]	@ (800c7ac <SysTick_Config+0x40>)
 800c796:	2200      	movs	r2, #0
 800c798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c79a:	4b04      	ldr	r3, [pc, #16]	@ (800c7ac <SysTick_Config+0x40>)
 800c79c:	2207      	movs	r2, #7
 800c79e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c7a0:	2300      	movs	r3, #0
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	e000e010 	.word	0xe000e010

0800c7b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f7ff feed 	bl	800c598 <__NVIC_SetPriorityGrouping>
}
 800c7be:	bf00      	nop
 800c7c0:	3708      	adds	r7, #8
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}

0800c7c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c7c6:	b580      	push	{r7, lr}
 800c7c8:	b086      	sub	sp, #24
 800c7ca:	af00      	add	r7, sp, #0
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	60b9      	str	r1, [r7, #8]
 800c7d0:	607a      	str	r2, [r7, #4]
 800c7d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c7d4:	f7ff ff04 	bl	800c5e0 <__NVIC_GetPriorityGrouping>
 800c7d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c7da:	687a      	ldr	r2, [r7, #4]
 800c7dc:	68b9      	ldr	r1, [r7, #8]
 800c7de:	6978      	ldr	r0, [r7, #20]
 800c7e0:	f7ff ff90 	bl	800c704 <NVIC_EncodePriority>
 800c7e4:	4602      	mov	r2, r0
 800c7e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c7ea:	4611      	mov	r1, r2
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f7ff ff5f 	bl	800c6b0 <__NVIC_SetPriority>
}
 800c7f2:	bf00      	nop
 800c7f4:	3718      	adds	r7, #24
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}

0800c7fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b082      	sub	sp, #8
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	4603      	mov	r3, r0
 800c802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c808:	4618      	mov	r0, r3
 800c80a:	f7ff fef7 	bl	800c5fc <__NVIC_EnableIRQ>
}
 800c80e:	bf00      	nop
 800c810:	3708      	adds	r7, #8
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b082      	sub	sp, #8
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800c81e:	6878      	ldr	r0, [r7, #4]
 800c820:	f7ff ffa4 	bl	800c76c <SysTick_Config>
 800c824:	4603      	mov	r3, r0
}
 800c826:	4618      	mov	r0, r3
 800c828:	3708      	adds	r7, #8
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}

0800c82e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800c82e:	b580      	push	{r7, lr}
 800c830:	b082      	sub	sp, #8
 800c832:	af00      	add	r7, sp, #0
 800c834:	4603      	mov	r3, r0
 800c836:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800c838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c83c:	4618      	mov	r0, r3
 800c83e:	f7ff fefb 	bl	800c638 <__NVIC_SetPendingIRQ>
}
 800c842:	bf00      	nop
 800c844:	3708      	adds	r7, #8
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}

0800c84a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800c84a:	b580      	push	{r7, lr}
 800c84c:	b082      	sub	sp, #8
 800c84e:	af00      	add	r7, sp, #0
 800c850:	4603      	mov	r3, r0
 800c852:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800c854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c858:	4618      	mov	r0, r3
 800c85a:	f7ff ff0b 	bl	800c674 <__NVIC_ClearPendingIRQ>
}
 800c85e:	bf00      	nop
 800c860:	3708      	adds	r7, #8
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
	...

0800c868 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b084      	sub	sp, #16
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d101      	bne.n	800c87a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800c876:	2301      	movs	r3, #1
 800c878:	e08e      	b.n	800c998 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	461a      	mov	r2, r3
 800c880:	4b47      	ldr	r3, [pc, #284]	@ (800c9a0 <HAL_DMA_Init+0x138>)
 800c882:	429a      	cmp	r2, r3
 800c884:	d80f      	bhi.n	800c8a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	461a      	mov	r2, r3
 800c88c:	4b45      	ldr	r3, [pc, #276]	@ (800c9a4 <HAL_DMA_Init+0x13c>)
 800c88e:	4413      	add	r3, r2
 800c890:	4a45      	ldr	r2, [pc, #276]	@ (800c9a8 <HAL_DMA_Init+0x140>)
 800c892:	fba2 2303 	umull	r2, r3, r2, r3
 800c896:	091b      	lsrs	r3, r3, #4
 800c898:	009a      	lsls	r2, r3, #2
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	4a42      	ldr	r2, [pc, #264]	@ (800c9ac <HAL_DMA_Init+0x144>)
 800c8a2:	641a      	str	r2, [r3, #64]	@ 0x40
 800c8a4:	e00e      	b.n	800c8c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	4b40      	ldr	r3, [pc, #256]	@ (800c9b0 <HAL_DMA_Init+0x148>)
 800c8ae:	4413      	add	r3, r2
 800c8b0:	4a3d      	ldr	r2, [pc, #244]	@ (800c9a8 <HAL_DMA_Init+0x140>)
 800c8b2:	fba2 2303 	umull	r2, r3, r2, r3
 800c8b6:	091b      	lsrs	r3, r3, #4
 800c8b8:	009a      	lsls	r2, r3, #2
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	4a3c      	ldr	r2, [pc, #240]	@ (800c9b4 <HAL_DMA_Init+0x14c>)
 800c8c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2202      	movs	r2, #2
 800c8c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800c8da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800c8e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	691b      	ldr	r3, [r3, #16]
 800c8ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c8f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	699b      	ldr	r3, [r3, #24]
 800c8fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c900:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	6a1b      	ldr	r3, [r3, #32]
 800c906:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800c908:	68fa      	ldr	r2, [r7, #12]
 800c90a:	4313      	orrs	r3, r2
 800c90c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	68fa      	ldr	r2, [r7, #12]
 800c914:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f000 fa74 	bl	800ce04 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	689b      	ldr	r3, [r3, #8]
 800c920:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c924:	d102      	bne.n	800c92c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2200      	movs	r2, #0
 800c92a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	685a      	ldr	r2, [r3, #4]
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c934:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c938:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c93e:	687a      	ldr	r2, [r7, #4]
 800c940:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c942:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	685b      	ldr	r3, [r3, #4]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d010      	beq.n	800c96e <HAL_DMA_Init+0x106>
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	685b      	ldr	r3, [r3, #4]
 800c950:	2b04      	cmp	r3, #4
 800c952:	d80c      	bhi.n	800c96e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c954:	6878      	ldr	r0, [r7, #4]
 800c956:	f000 fa93 	bl	800ce80 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c95e:	2200      	movs	r2, #0
 800c960:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c966:	687a      	ldr	r2, [r7, #4]
 800c968:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c96a:	605a      	str	r2, [r3, #4]
 800c96c:	e008      	b.n	800c980 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2200      	movs	r2, #0
 800c972:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2200      	movs	r2, #0
 800c978:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2200      	movs	r2, #0
 800c97e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2200      	movs	r2, #0
 800c984:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2201      	movs	r2, #1
 800c98a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	2200      	movs	r2, #0
 800c992:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c996:	2300      	movs	r3, #0
}
 800c998:	4618      	mov	r0, r3
 800c99a:	3710      	adds	r7, #16
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bd80      	pop	{r7, pc}
 800c9a0:	40020407 	.word	0x40020407
 800c9a4:	bffdfff8 	.word	0xbffdfff8
 800c9a8:	cccccccd 	.word	0xcccccccd
 800c9ac:	40020000 	.word	0x40020000
 800c9b0:	bffdfbf8 	.word	0xbffdfbf8
 800c9b4:	40020400 	.word	0x40020400

0800c9b8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b086      	sub	sp, #24
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	60f8      	str	r0, [r7, #12]
 800c9c0:	60b9      	str	r1, [r7, #8]
 800c9c2:	607a      	str	r2, [r7, #4]
 800c9c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d101      	bne.n	800c9d8 <HAL_DMA_Start_IT+0x20>
 800c9d4:	2302      	movs	r3, #2
 800c9d6:	e066      	b.n	800caa6 <HAL_DMA_Start_IT+0xee>
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2201      	movs	r2, #1
 800c9dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c9e6:	b2db      	uxtb	r3, r3
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d155      	bne.n	800ca98 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	2202      	movs	r2, #2
 800c9f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	681a      	ldr	r2, [r3, #0]
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	f022 0201 	bic.w	r2, r2, #1
 800ca08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	687a      	ldr	r2, [r7, #4]
 800ca0e:	68b9      	ldr	r1, [r7, #8]
 800ca10:	68f8      	ldr	r0, [r7, #12]
 800ca12:	f000 f9b9 	bl	800cd88 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d008      	beq.n	800ca30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	f042 020e 	orr.w	r2, r2, #14
 800ca2c:	601a      	str	r2, [r3, #0]
 800ca2e:	e00f      	b.n	800ca50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	681a      	ldr	r2, [r3, #0]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	f022 0204 	bic.w	r2, r2, #4
 800ca3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	681a      	ldr	r2, [r3, #0]
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f042 020a 	orr.w	r2, r2, #10
 800ca4e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d007      	beq.n	800ca6e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca62:	681a      	ldr	r2, [r3, #0]
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ca6c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d007      	beq.n	800ca86 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca7a:	681a      	ldr	r2, [r3, #0]
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ca84:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	681a      	ldr	r2, [r3, #0]
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	f042 0201 	orr.w	r2, r2, #1
 800ca94:	601a      	str	r2, [r3, #0]
 800ca96:	e005      	b.n	800caa4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800caa0:	2302      	movs	r3, #2
 800caa2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800caa4:	7dfb      	ldrb	r3, [r7, #23]
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3718      	adds	r7, #24
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}

0800caae <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800caae:	b480      	push	{r7}
 800cab0:	b083      	sub	sp, #12
 800cab2:	af00      	add	r7, sp, #0
 800cab4:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d101      	bne.n	800cac0 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800cabc:	2301      	movs	r3, #1
 800cabe:	e04f      	b.n	800cb60 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cac6:	b2db      	uxtb	r3, r3
 800cac8:	2b02      	cmp	r3, #2
 800caca:	d008      	beq.n	800cade <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2204      	movs	r2, #4
 800cad0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2200      	movs	r2, #0
 800cad6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800cada:	2301      	movs	r3, #1
 800cadc:	e040      	b.n	800cb60 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	681a      	ldr	r2, [r3, #0]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f022 020e 	bic.w	r2, r2, #14
 800caec:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800caf2:	681a      	ldr	r2, [r3, #0]
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800caf8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cafc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	681a      	ldr	r2, [r3, #0]
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	f022 0201 	bic.w	r2, r2, #1
 800cb0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb12:	f003 021c 	and.w	r2, r3, #28
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb1a:	2101      	movs	r1, #1
 800cb1c:	fa01 f202 	lsl.w	r2, r1, r2
 800cb20:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb26:	687a      	ldr	r2, [r7, #4]
 800cb28:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cb2a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d00c      	beq.n	800cb4e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb38:	681a      	ldr	r2, [r3, #0]
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cb42:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb48:	687a      	ldr	r2, [r7, #4]
 800cb4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cb4c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2201      	movs	r2, #1
 800cb52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2200      	movs	r2, #0
 800cb5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800cb5e:	2300      	movs	r3, #0
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	370c      	adds	r7, #12
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr

0800cb6c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b084      	sub	sp, #16
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb74:	2300      	movs	r3, #0
 800cb76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cb7e:	b2db      	uxtb	r3, r3
 800cb80:	2b02      	cmp	r3, #2
 800cb82:	d005      	beq.n	800cb90 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2204      	movs	r2, #4
 800cb88:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	73fb      	strb	r3, [r7, #15]
 800cb8e:	e047      	b.n	800cc20 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	681a      	ldr	r2, [r3, #0]
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f022 020e 	bic.w	r2, r2, #14
 800cb9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	681a      	ldr	r2, [r3, #0]
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f022 0201 	bic.w	r2, r2, #1
 800cbae:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cbb4:	681a      	ldr	r2, [r3, #0]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cbba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cbbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbc4:	f003 021c 	and.w	r2, r3, #28
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbcc:	2101      	movs	r1, #1
 800cbce:	fa01 f202 	lsl.w	r2, r1, r2
 800cbd2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cbd8:	687a      	ldr	r2, [r7, #4]
 800cbda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cbdc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d00c      	beq.n	800cc00 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbea:	681a      	ldr	r2, [r3, #0]
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbf0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cbf4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbfa:	687a      	ldr	r2, [r7, #4]
 800cbfc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cbfe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2201      	movs	r2, #1
 800cc04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d003      	beq.n	800cc20 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	4798      	blx	r3
    }
  }
  return status;
 800cc20:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	3710      	adds	r7, #16
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}

0800cc2a <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800cc2a:	b580      	push	{r7, lr}
 800cc2c:	b084      	sub	sp, #16
 800cc2e:	af00      	add	r7, sp, #0
 800cc30:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc46:	f003 031c 	and.w	r3, r3, #28
 800cc4a:	2204      	movs	r2, #4
 800cc4c:	409a      	lsls	r2, r3
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	4013      	ands	r3, r2
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d026      	beq.n	800cca4 <HAL_DMA_IRQHandler+0x7a>
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	f003 0304 	and.w	r3, r3, #4
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d021      	beq.n	800cca4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	f003 0320 	and.w	r3, r3, #32
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d107      	bne.n	800cc7e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	681a      	ldr	r2, [r3, #0]
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f022 0204 	bic.w	r2, r2, #4
 800cc7c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc82:	f003 021c 	and.w	r2, r3, #28
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc8a:	2104      	movs	r1, #4
 800cc8c:	fa01 f202 	lsl.w	r2, r1, r2
 800cc90:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d071      	beq.n	800cd7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800cca2:	e06c      	b.n	800cd7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cca8:	f003 031c 	and.w	r3, r3, #28
 800ccac:	2202      	movs	r2, #2
 800ccae:	409a      	lsls	r2, r3
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	4013      	ands	r3, r2
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d02e      	beq.n	800cd16 <HAL_DMA_IRQHandler+0xec>
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	f003 0302 	and.w	r3, r3, #2
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d029      	beq.n	800cd16 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	f003 0320 	and.w	r3, r3, #32
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d10b      	bne.n	800cce8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	681a      	ldr	r2, [r3, #0]
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f022 020a 	bic.w	r2, r2, #10
 800ccde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2201      	movs	r2, #1
 800cce4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccec:	f003 021c 	and.w	r2, r3, #28
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccf4:	2102      	movs	r1, #2
 800ccf6:	fa01 f202 	lsl.w	r2, r1, r2
 800ccfa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d038      	beq.n	800cd7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd10:	6878      	ldr	r0, [r7, #4]
 800cd12:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800cd14:	e033      	b.n	800cd7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd1a:	f003 031c 	and.w	r3, r3, #28
 800cd1e:	2208      	movs	r2, #8
 800cd20:	409a      	lsls	r2, r3
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	4013      	ands	r3, r2
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d02a      	beq.n	800cd80 <HAL_DMA_IRQHandler+0x156>
 800cd2a:	68bb      	ldr	r3, [r7, #8]
 800cd2c:	f003 0308 	and.w	r3, r3, #8
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d025      	beq.n	800cd80 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	f022 020e 	bic.w	r2, r2, #14
 800cd42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd48:	f003 021c 	and.w	r2, r3, #28
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd50:	2101      	movs	r1, #1
 800cd52:	fa01 f202 	lsl.w	r2, r1, r2
 800cd56:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	2201      	movs	r2, #1
 800cd62:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	2200      	movs	r2, #0
 800cd6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d004      	beq.n	800cd80 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd7a:	6878      	ldr	r0, [r7, #4]
 800cd7c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800cd7e:	bf00      	nop
 800cd80:	bf00      	nop
}
 800cd82:	3710      	adds	r7, #16
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}

0800cd88 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b085      	sub	sp, #20
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	60f8      	str	r0, [r7, #12]
 800cd90:	60b9      	str	r1, [r7, #8]
 800cd92:	607a      	str	r2, [r7, #4]
 800cd94:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cd9a:	68fa      	ldr	r2, [r7, #12]
 800cd9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cd9e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d004      	beq.n	800cdb2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdac:	68fa      	ldr	r2, [r7, #12]
 800cdae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cdb0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cdb6:	f003 021c 	and.w	r2, r3, #28
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdbe:	2101      	movs	r1, #1
 800cdc0:	fa01 f202 	lsl.w	r2, r1, r2
 800cdc4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	683a      	ldr	r2, [r7, #0]
 800cdcc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	689b      	ldr	r3, [r3, #8]
 800cdd2:	2b10      	cmp	r3, #16
 800cdd4:	d108      	bne.n	800cde8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	687a      	ldr	r2, [r7, #4]
 800cddc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	68ba      	ldr	r2, [r7, #8]
 800cde4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800cde6:	e007      	b.n	800cdf8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	68ba      	ldr	r2, [r7, #8]
 800cdee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	60da      	str	r2, [r3, #12]
}
 800cdf8:	bf00      	nop
 800cdfa:	3714      	adds	r7, #20
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce02:	4770      	bx	lr

0800ce04 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ce04:	b480      	push	{r7}
 800ce06:	b085      	sub	sp, #20
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	461a      	mov	r2, r3
 800ce12:	4b17      	ldr	r3, [pc, #92]	@ (800ce70 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800ce14:	429a      	cmp	r2, r3
 800ce16:	d80a      	bhi.n	800ce2e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce1c:	089b      	lsrs	r3, r3, #2
 800ce1e:	009b      	lsls	r3, r3, #2
 800ce20:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ce24:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800ce28:	687a      	ldr	r2, [r7, #4]
 800ce2a:	6493      	str	r3, [r2, #72]	@ 0x48
 800ce2c:	e007      	b.n	800ce3e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce32:	089b      	lsrs	r3, r3, #2
 800ce34:	009a      	lsls	r2, r3, #2
 800ce36:	4b0f      	ldr	r3, [pc, #60]	@ (800ce74 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800ce38:	4413      	add	r3, r2
 800ce3a:	687a      	ldr	r2, [r7, #4]
 800ce3c:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	b2db      	uxtb	r3, r3
 800ce44:	3b08      	subs	r3, #8
 800ce46:	4a0c      	ldr	r2, [pc, #48]	@ (800ce78 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800ce48:	fba2 2303 	umull	r2, r3, r2, r3
 800ce4c:	091b      	lsrs	r3, r3, #4
 800ce4e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4a0a      	ldr	r2, [pc, #40]	@ (800ce7c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800ce54:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	f003 031f 	and.w	r3, r3, #31
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	409a      	lsls	r2, r3
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800ce64:	bf00      	nop
 800ce66:	3714      	adds	r7, #20
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6e:	4770      	bx	lr
 800ce70:	40020407 	.word	0x40020407
 800ce74:	4002081c 	.word	0x4002081c
 800ce78:	cccccccd 	.word	0xcccccccd
 800ce7c:	40020880 	.word	0x40020880

0800ce80 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ce80:	b480      	push	{r7}
 800ce82:	b085      	sub	sp, #20
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	685b      	ldr	r3, [r3, #4]
 800ce8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ce90:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ce92:	68fa      	ldr	r2, [r7, #12]
 800ce94:	4b0b      	ldr	r3, [pc, #44]	@ (800cec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800ce96:	4413      	add	r3, r2
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	4a09      	ldr	r2, [pc, #36]	@ (800cec8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800cea4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	3b01      	subs	r3, #1
 800ceaa:	f003 0303 	and.w	r3, r3, #3
 800ceae:	2201      	movs	r2, #1
 800ceb0:	409a      	lsls	r2, r3
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800ceb6:	bf00      	nop
 800ceb8:	3714      	adds	r7, #20
 800ceba:	46bd      	mov	sp, r7
 800cebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec0:	4770      	bx	lr
 800cec2:	bf00      	nop
 800cec4:	1000823f 	.word	0x1000823f
 800cec8:	40020940 	.word	0x40020940

0800cecc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cecc:	b480      	push	{r7}
 800cece:	b087      	sub	sp, #28
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ced6:	2300      	movs	r3, #0
 800ced8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ceda:	e14c      	b.n	800d176 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	681a      	ldr	r2, [r3, #0]
 800cee0:	2101      	movs	r1, #1
 800cee2:	697b      	ldr	r3, [r7, #20]
 800cee4:	fa01 f303 	lsl.w	r3, r1, r3
 800cee8:	4013      	ands	r3, r2
 800ceea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	f000 813e 	beq.w	800d170 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	685b      	ldr	r3, [r3, #4]
 800cef8:	f003 0303 	and.w	r3, r3, #3
 800cefc:	2b01      	cmp	r3, #1
 800cefe:	d005      	beq.n	800cf0c <HAL_GPIO_Init+0x40>
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	685b      	ldr	r3, [r3, #4]
 800cf04:	f003 0303 	and.w	r3, r3, #3
 800cf08:	2b02      	cmp	r3, #2
 800cf0a:	d130      	bne.n	800cf6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	689b      	ldr	r3, [r3, #8]
 800cf10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	005b      	lsls	r3, r3, #1
 800cf16:	2203      	movs	r2, #3
 800cf18:	fa02 f303 	lsl.w	r3, r2, r3
 800cf1c:	43db      	mvns	r3, r3
 800cf1e:	693a      	ldr	r2, [r7, #16]
 800cf20:	4013      	ands	r3, r2
 800cf22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	68da      	ldr	r2, [r3, #12]
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	005b      	lsls	r3, r3, #1
 800cf2c:	fa02 f303 	lsl.w	r3, r2, r3
 800cf30:	693a      	ldr	r2, [r7, #16]
 800cf32:	4313      	orrs	r3, r2
 800cf34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	693a      	ldr	r2, [r7, #16]
 800cf3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800cf42:	2201      	movs	r2, #1
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	fa02 f303 	lsl.w	r3, r2, r3
 800cf4a:	43db      	mvns	r3, r3
 800cf4c:	693a      	ldr	r2, [r7, #16]
 800cf4e:	4013      	ands	r3, r2
 800cf50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	685b      	ldr	r3, [r3, #4]
 800cf56:	091b      	lsrs	r3, r3, #4
 800cf58:	f003 0201 	and.w	r2, r3, #1
 800cf5c:	697b      	ldr	r3, [r7, #20]
 800cf5e:	fa02 f303 	lsl.w	r3, r2, r3
 800cf62:	693a      	ldr	r2, [r7, #16]
 800cf64:	4313      	orrs	r3, r2
 800cf66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	693a      	ldr	r2, [r7, #16]
 800cf6c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	f003 0303 	and.w	r3, r3, #3
 800cf76:	2b03      	cmp	r3, #3
 800cf78:	d017      	beq.n	800cfaa <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	68db      	ldr	r3, [r3, #12]
 800cf7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	005b      	lsls	r3, r3, #1
 800cf84:	2203      	movs	r2, #3
 800cf86:	fa02 f303 	lsl.w	r3, r2, r3
 800cf8a:	43db      	mvns	r3, r3
 800cf8c:	693a      	ldr	r2, [r7, #16]
 800cf8e:	4013      	ands	r3, r2
 800cf90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	689a      	ldr	r2, [r3, #8]
 800cf96:	697b      	ldr	r3, [r7, #20]
 800cf98:	005b      	lsls	r3, r3, #1
 800cf9a:	fa02 f303 	lsl.w	r3, r2, r3
 800cf9e:	693a      	ldr	r2, [r7, #16]
 800cfa0:	4313      	orrs	r3, r2
 800cfa2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	693a      	ldr	r2, [r7, #16]
 800cfa8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	685b      	ldr	r3, [r3, #4]
 800cfae:	f003 0303 	and.w	r3, r3, #3
 800cfb2:	2b02      	cmp	r3, #2
 800cfb4:	d123      	bne.n	800cffe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	08da      	lsrs	r2, r3, #3
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	3208      	adds	r2, #8
 800cfbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	f003 0307 	and.w	r3, r3, #7
 800cfca:	009b      	lsls	r3, r3, #2
 800cfcc:	220f      	movs	r2, #15
 800cfce:	fa02 f303 	lsl.w	r3, r2, r3
 800cfd2:	43db      	mvns	r3, r3
 800cfd4:	693a      	ldr	r2, [r7, #16]
 800cfd6:	4013      	ands	r3, r2
 800cfd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	691a      	ldr	r2, [r3, #16]
 800cfde:	697b      	ldr	r3, [r7, #20]
 800cfe0:	f003 0307 	and.w	r3, r3, #7
 800cfe4:	009b      	lsls	r3, r3, #2
 800cfe6:	fa02 f303 	lsl.w	r3, r2, r3
 800cfea:	693a      	ldr	r2, [r7, #16]
 800cfec:	4313      	orrs	r3, r2
 800cfee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	08da      	lsrs	r2, r3, #3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	3208      	adds	r2, #8
 800cff8:	6939      	ldr	r1, [r7, #16]
 800cffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	005b      	lsls	r3, r3, #1
 800d008:	2203      	movs	r2, #3
 800d00a:	fa02 f303 	lsl.w	r3, r2, r3
 800d00e:	43db      	mvns	r3, r3
 800d010:	693a      	ldr	r2, [r7, #16]
 800d012:	4013      	ands	r3, r2
 800d014:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	f003 0203 	and.w	r2, r3, #3
 800d01e:	697b      	ldr	r3, [r7, #20]
 800d020:	005b      	lsls	r3, r3, #1
 800d022:	fa02 f303 	lsl.w	r3, r2, r3
 800d026:	693a      	ldr	r2, [r7, #16]
 800d028:	4313      	orrs	r3, r2
 800d02a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	693a      	ldr	r2, [r7, #16]
 800d030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	685b      	ldr	r3, [r3, #4]
 800d036:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	f000 8098 	beq.w	800d170 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800d040:	4a54      	ldr	r2, [pc, #336]	@ (800d194 <HAL_GPIO_Init+0x2c8>)
 800d042:	697b      	ldr	r3, [r7, #20]
 800d044:	089b      	lsrs	r3, r3, #2
 800d046:	3302      	adds	r3, #2
 800d048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d04c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	f003 0303 	and.w	r3, r3, #3
 800d054:	009b      	lsls	r3, r3, #2
 800d056:	220f      	movs	r2, #15
 800d058:	fa02 f303 	lsl.w	r3, r2, r3
 800d05c:	43db      	mvns	r3, r3
 800d05e:	693a      	ldr	r2, [r7, #16]
 800d060:	4013      	ands	r3, r2
 800d062:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800d06a:	d019      	beq.n	800d0a0 <HAL_GPIO_Init+0x1d4>
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	4a4a      	ldr	r2, [pc, #296]	@ (800d198 <HAL_GPIO_Init+0x2cc>)
 800d070:	4293      	cmp	r3, r2
 800d072:	d013      	beq.n	800d09c <HAL_GPIO_Init+0x1d0>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	4a49      	ldr	r2, [pc, #292]	@ (800d19c <HAL_GPIO_Init+0x2d0>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d00d      	beq.n	800d098 <HAL_GPIO_Init+0x1cc>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	4a48      	ldr	r2, [pc, #288]	@ (800d1a0 <HAL_GPIO_Init+0x2d4>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d007      	beq.n	800d094 <HAL_GPIO_Init+0x1c8>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	4a47      	ldr	r2, [pc, #284]	@ (800d1a4 <HAL_GPIO_Init+0x2d8>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d101      	bne.n	800d090 <HAL_GPIO_Init+0x1c4>
 800d08c:	2304      	movs	r3, #4
 800d08e:	e008      	b.n	800d0a2 <HAL_GPIO_Init+0x1d6>
 800d090:	2307      	movs	r3, #7
 800d092:	e006      	b.n	800d0a2 <HAL_GPIO_Init+0x1d6>
 800d094:	2303      	movs	r3, #3
 800d096:	e004      	b.n	800d0a2 <HAL_GPIO_Init+0x1d6>
 800d098:	2302      	movs	r3, #2
 800d09a:	e002      	b.n	800d0a2 <HAL_GPIO_Init+0x1d6>
 800d09c:	2301      	movs	r3, #1
 800d09e:	e000      	b.n	800d0a2 <HAL_GPIO_Init+0x1d6>
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	697a      	ldr	r2, [r7, #20]
 800d0a4:	f002 0203 	and.w	r2, r2, #3
 800d0a8:	0092      	lsls	r2, r2, #2
 800d0aa:	4093      	lsls	r3, r2
 800d0ac:	693a      	ldr	r2, [r7, #16]
 800d0ae:	4313      	orrs	r3, r2
 800d0b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800d0b2:	4938      	ldr	r1, [pc, #224]	@ (800d194 <HAL_GPIO_Init+0x2c8>)
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	089b      	lsrs	r3, r3, #2
 800d0b8:	3302      	adds	r3, #2
 800d0ba:	693a      	ldr	r2, [r7, #16]
 800d0bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d0c0:	4b39      	ldr	r3, [pc, #228]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	43db      	mvns	r3, r3
 800d0ca:	693a      	ldr	r2, [r7, #16]
 800d0cc:	4013      	ands	r3, r2
 800d0ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	685b      	ldr	r3, [r3, #4]
 800d0d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d003      	beq.n	800d0e4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800d0dc:	693a      	ldr	r2, [r7, #16]
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	4313      	orrs	r3, r2
 800d0e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800d0e4:	4a30      	ldr	r2, [pc, #192]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800d0ea:	4b2f      	ldr	r3, [pc, #188]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d0ec:	685b      	ldr	r3, [r3, #4]
 800d0ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	43db      	mvns	r3, r3
 800d0f4:	693a      	ldr	r2, [r7, #16]
 800d0f6:	4013      	ands	r3, r2
 800d0f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	685b      	ldr	r3, [r3, #4]
 800d0fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d102:	2b00      	cmp	r3, #0
 800d104:	d003      	beq.n	800d10e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800d106:	693a      	ldr	r2, [r7, #16]
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	4313      	orrs	r3, r2
 800d10c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d10e:	4a26      	ldr	r2, [pc, #152]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800d114:	4b24      	ldr	r3, [pc, #144]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d11a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	43db      	mvns	r3, r3
 800d120:	693a      	ldr	r2, [r7, #16]
 800d122:	4013      	ands	r3, r2
 800d124:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	685b      	ldr	r3, [r3, #4]
 800d12a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d003      	beq.n	800d13a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800d132:	693a      	ldr	r2, [r7, #16]
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	4313      	orrs	r3, r2
 800d138:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d13a:	4a1b      	ldr	r2, [pc, #108]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800d142:	4b19      	ldr	r3, [pc, #100]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d144:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	43db      	mvns	r3, r3
 800d14e:	693a      	ldr	r2, [r7, #16]
 800d150:	4013      	ands	r3, r2
 800d152:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	685b      	ldr	r3, [r3, #4]
 800d158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d003      	beq.n	800d168 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800d160:	693a      	ldr	r2, [r7, #16]
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	4313      	orrs	r3, r2
 800d166:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d168:	4a0f      	ldr	r2, [pc, #60]	@ (800d1a8 <HAL_GPIO_Init+0x2dc>)
 800d16a:	693b      	ldr	r3, [r7, #16]
 800d16c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	3301      	adds	r3, #1
 800d174:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	697b      	ldr	r3, [r7, #20]
 800d17c:	fa22 f303 	lsr.w	r3, r2, r3
 800d180:	2b00      	cmp	r3, #0
 800d182:	f47f aeab 	bne.w	800cedc <HAL_GPIO_Init+0x10>
  }
}
 800d186:	bf00      	nop
 800d188:	bf00      	nop
 800d18a:	371c      	adds	r7, #28
 800d18c:	46bd      	mov	sp, r7
 800d18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d192:	4770      	bx	lr
 800d194:	40010000 	.word	0x40010000
 800d198:	48000400 	.word	0x48000400
 800d19c:	48000800 	.word	0x48000800
 800d1a0:	48000c00 	.word	0x48000c00
 800d1a4:	48001000 	.word	0x48001000
 800d1a8:	58000800 	.word	0x58000800

0800d1ac <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b085      	sub	sp, #20
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	460b      	mov	r3, r1
 800d1b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	691a      	ldr	r2, [r3, #16]
 800d1bc:	887b      	ldrh	r3, [r7, #2]
 800d1be:	4013      	ands	r3, r2
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d002      	beq.n	800d1ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	73fb      	strb	r3, [r7, #15]
 800d1c8:	e001      	b.n	800d1ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d1ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	3714      	adds	r7, #20
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr

0800d1dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b083      	sub	sp, #12
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	807b      	strh	r3, [r7, #2]
 800d1e8:	4613      	mov	r3, r2
 800d1ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d1ec:	787b      	ldrb	r3, [r7, #1]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d003      	beq.n	800d1fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d1f2:	887a      	ldrh	r2, [r7, #2]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d1f8:	e002      	b.n	800d200 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d1fa:	887a      	ldrh	r2, [r7, #2]
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d200:	bf00      	nop
 800d202:	370c      	adds	r7, #12
 800d204:	46bd      	mov	sp, r7
 800d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20a:	4770      	bx	lr

0800d20c <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d20c:	b480      	push	{r7}
 800d20e:	b085      	sub	sp, #20
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
 800d214:	460b      	mov	r3, r1
 800d216:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	695b      	ldr	r3, [r3, #20]
 800d21c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800d21e:	887a      	ldrh	r2, [r7, #2]
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	4013      	ands	r3, r2
 800d224:	041a      	lsls	r2, r3, #16
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	43d9      	mvns	r1, r3
 800d22a:	887b      	ldrh	r3, [r7, #2]
 800d22c:	400b      	ands	r3, r1
 800d22e:	431a      	orrs	r2, r3
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	619a      	str	r2, [r3, #24]
}
 800d234:	bf00      	nop
 800d236:	3714      	adds	r7, #20
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800d246:	4b0a      	ldr	r3, [pc, #40]	@ (800d270 <HAL_HSEM_IRQHandler+0x30>)
 800d248:	68db      	ldr	r3, [r3, #12]
 800d24a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800d24c:	4b08      	ldr	r3, [pc, #32]	@ (800d270 <HAL_HSEM_IRQHandler+0x30>)
 800d24e:	681a      	ldr	r2, [r3, #0]
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	43db      	mvns	r3, r3
 800d254:	4906      	ldr	r1, [pc, #24]	@ (800d270 <HAL_HSEM_IRQHandler+0x30>)
 800d256:	4013      	ands	r3, r2
 800d258:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800d25a:	4a05      	ldr	r2, [pc, #20]	@ (800d270 <HAL_HSEM_IRQHandler+0x30>)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 f807 	bl	800d274 <HAL_HSEM_FreeCallback>
}
 800d266:	bf00      	nop
 800d268:	3708      	adds	r7, #8
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	58001500 	.word	0x58001500

0800d274 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800d27c:	bf00      	nop
 800d27e:	370c      	adds	r7, #12
 800d280:	46bd      	mov	sp, r7
 800d282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d286:	4770      	bx	lr

0800d288 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d101      	bne.n	800d29a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800d296:	2301      	movs	r3, #1
 800d298:	e08d      	b.n	800d3b6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d2a0:	b2db      	uxtb	r3, r3
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d106      	bne.n	800d2b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f7fc fce8 	bl	8009c84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2224      	movs	r2, #36	@ 0x24
 800d2b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	681a      	ldr	r2, [r3, #0]
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	f022 0201 	bic.w	r2, r2, #1
 800d2ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	685a      	ldr	r2, [r3, #4]
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800d2d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	689a      	ldr	r2, [r3, #8]
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d2e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	68db      	ldr	r3, [r3, #12]
 800d2ee:	2b01      	cmp	r3, #1
 800d2f0:	d107      	bne.n	800d302 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	689a      	ldr	r2, [r3, #8]
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d2fe:	609a      	str	r2, [r3, #8]
 800d300:	e006      	b.n	800d310 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	689a      	ldr	r2, [r3, #8]
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800d30e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	68db      	ldr	r3, [r3, #12]
 800d314:	2b02      	cmp	r3, #2
 800d316:	d108      	bne.n	800d32a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	685a      	ldr	r2, [r3, #4]
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d326:	605a      	str	r2, [r3, #4]
 800d328:	e007      	b.n	800d33a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	685a      	ldr	r2, [r3, #4]
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d338:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	685b      	ldr	r3, [r3, #4]
 800d340:	687a      	ldr	r2, [r7, #4]
 800d342:	6812      	ldr	r2, [r2, #0]
 800d344:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800d348:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d34c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	68da      	ldr	r2, [r3, #12]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d35c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	691a      	ldr	r2, [r3, #16]
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	695b      	ldr	r3, [r3, #20]
 800d366:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	699b      	ldr	r3, [r3, #24]
 800d36e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	430a      	orrs	r2, r1
 800d376:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	69d9      	ldr	r1, [r3, #28]
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	6a1a      	ldr	r2, [r3, #32]
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	430a      	orrs	r2, r1
 800d386:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	681a      	ldr	r2, [r3, #0]
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	f042 0201 	orr.w	r2, r2, #1
 800d396:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2200      	movs	r2, #0
 800d39c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2220      	movs	r2, #32
 800d3a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800d3b4:	2300      	movs	r3, #0
}
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	3708      	adds	r7, #8
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	bd80      	pop	{r7, pc}

0800d3be <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d3be:	b480      	push	{r7}
 800d3c0:	b083      	sub	sp, #12
 800d3c2:	af00      	add	r7, sp, #0
 800d3c4:	6078      	str	r0, [r7, #4]
 800d3c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d3ce:	b2db      	uxtb	r3, r3
 800d3d0:	2b20      	cmp	r3, #32
 800d3d2:	d138      	bne.n	800d446 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d3da:	2b01      	cmp	r3, #1
 800d3dc:	d101      	bne.n	800d3e2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800d3de:	2302      	movs	r3, #2
 800d3e0:	e032      	b.n	800d448 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2224      	movs	r2, #36	@ 0x24
 800d3ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	681a      	ldr	r2, [r3, #0]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f022 0201 	bic.w	r2, r2, #1
 800d400:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	681a      	ldr	r2, [r3, #0]
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d410:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	6819      	ldr	r1, [r3, #0]
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	683a      	ldr	r2, [r7, #0]
 800d41e:	430a      	orrs	r2, r1
 800d420:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	681a      	ldr	r2, [r3, #0]
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	f042 0201 	orr.w	r2, r2, #1
 800d430:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	2220      	movs	r2, #32
 800d436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	2200      	movs	r2, #0
 800d43e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d442:	2300      	movs	r3, #0
 800d444:	e000      	b.n	800d448 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d446:	2302      	movs	r3, #2
  }
}
 800d448:	4618      	mov	r0, r3
 800d44a:	370c      	adds	r7, #12
 800d44c:	46bd      	mov	sp, r7
 800d44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d452:	4770      	bx	lr

0800d454 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d454:	b480      	push	{r7}
 800d456:	b085      	sub	sp, #20
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
 800d45c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d464:	b2db      	uxtb	r3, r3
 800d466:	2b20      	cmp	r3, #32
 800d468:	d139      	bne.n	800d4de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d470:	2b01      	cmp	r3, #1
 800d472:	d101      	bne.n	800d478 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800d474:	2302      	movs	r3, #2
 800d476:	e033      	b.n	800d4e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2201      	movs	r2, #1
 800d47c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2224      	movs	r2, #36	@ 0x24
 800d484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	681a      	ldr	r2, [r3, #0]
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	f022 0201 	bic.w	r2, r2, #1
 800d496:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d4a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	021b      	lsls	r3, r3, #8
 800d4ac:	68fa      	ldr	r2, [r7, #12]
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	68fa      	ldr	r2, [r7, #12]
 800d4b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	681a      	ldr	r2, [r3, #0]
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	f042 0201 	orr.w	r2, r2, #1
 800d4c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2220      	movs	r2, #32
 800d4ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	e000      	b.n	800d4e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800d4de:	2302      	movs	r3, #2
  }
}
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	3714      	adds	r7, #20
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ea:	4770      	bx	lr

0800d4ec <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b084      	sub	sp, #16
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d01e      	beq.n	800d53c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800d4fe:	4b13      	ldr	r3, [pc, #76]	@ (800d54c <HAL_IPCC_Init+0x60>)
 800d500:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d508:	b2db      	uxtb	r3, r3
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d102      	bne.n	800d514 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800d50e:	6878      	ldr	r0, [r7, #4]
 800d510:	f7fc fc00 	bl	8009d14 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800d514:	68b8      	ldr	r0, [r7, #8]
 800d516:	f000 f85b 	bl	800d5d0 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800d522:	68bb      	ldr	r3, [r7, #8]
 800d524:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f000 f82c 	bl	800d584 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	2200      	movs	r2, #0
 800d530:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2201      	movs	r2, #1
 800d536:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800d53a:	e001      	b.n	800d540 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800d53c:	2301      	movs	r3, #1
 800d53e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800d540:	7bfb      	ldrb	r3, [r7, #15]
}
 800d542:	4618      	mov	r0, r3
 800d544:	3710      	adds	r7, #16
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}
 800d54a:	bf00      	nop
 800d54c:	58000c00 	.word	0x58000c00

0800d550 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800d550:	b480      	push	{r7}
 800d552:	b085      	sub	sp, #20
 800d554:	af00      	add	r7, sp, #0
 800d556:	60f8      	str	r0, [r7, #12]
 800d558:	60b9      	str	r1, [r7, #8]
 800d55a:	4613      	mov	r3, r2
 800d55c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800d55e:	bf00      	nop
 800d560:	3714      	adds	r7, #20
 800d562:	46bd      	mov	sp, r7
 800d564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d568:	4770      	bx	lr

0800d56a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800d56a:	b480      	push	{r7}
 800d56c:	b085      	sub	sp, #20
 800d56e:	af00      	add	r7, sp, #0
 800d570:	60f8      	str	r0, [r7, #12]
 800d572:	60b9      	str	r1, [r7, #8]
 800d574:	4613      	mov	r3, r2
 800d576:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800d578:	bf00      	nop
 800d57a:	3714      	adds	r7, #20
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr

0800d584 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800d584:	b480      	push	{r7}
 800d586:	b085      	sub	sp, #20
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800d58c:	2300      	movs	r3, #0
 800d58e:	60fb      	str	r3, [r7, #12]
 800d590:	e00f      	b.n	800d5b2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	009b      	lsls	r3, r3, #2
 800d598:	4413      	add	r3, r2
 800d59a:	4a0b      	ldr	r2, [pc, #44]	@ (800d5c8 <IPCC_SetDefaultCallbacks+0x44>)
 800d59c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800d59e:	687a      	ldr	r2, [r7, #4]
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	3306      	adds	r3, #6
 800d5a4:	009b      	lsls	r3, r3, #2
 800d5a6:	4413      	add	r3, r2
 800d5a8:	4a08      	ldr	r2, [pc, #32]	@ (800d5cc <IPCC_SetDefaultCallbacks+0x48>)
 800d5aa:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	60fb      	str	r3, [r7, #12]
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	2b05      	cmp	r3, #5
 800d5b6:	d9ec      	bls.n	800d592 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800d5b8:	bf00      	nop
 800d5ba:	bf00      	nop
 800d5bc:	3714      	adds	r7, #20
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c4:	4770      	bx	lr
 800d5c6:	bf00      	nop
 800d5c8:	0800d551 	.word	0x0800d551
 800d5cc:	0800d56b 	.word	0x0800d56b

0800d5d0 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800d5d0:	b480      	push	{r7}
 800d5d2:	b083      	sub	sp, #12
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800d5e4:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	223f      	movs	r2, #63	@ 0x3f
 800d5ea:	609a      	str	r2, [r3, #8]
}
 800d5ec:	bf00      	nop
 800d5ee:	370c      	adds	r7, #12
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f6:	4770      	bx	lr

0800d5f8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d5fc:	4b05      	ldr	r3, [pc, #20]	@ (800d614 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4a04      	ldr	r2, [pc, #16]	@ (800d614 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d602:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d606:	6013      	str	r3, [r2, #0]
}
 800d608:	bf00      	nop
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr
 800d612:	bf00      	nop
 800d614:	58000400 	.word	0x58000400

0800d618 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800d618:	b480      	push	{r7}
 800d61a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800d61c:	4b04      	ldr	r3, [pc, #16]	@ (800d630 <HAL_PWREx_GetVoltageRange+0x18>)
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800d624:	4618      	mov	r0, r3
 800d626:	46bd      	mov	sp, r7
 800d628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62c:	4770      	bx	lr
 800d62e:	bf00      	nop
 800d630:	58000400 	.word	0x58000400

0800d634 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800d634:	b480      	push	{r7}
 800d636:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800d638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d642:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d646:	d101      	bne.n	800d64c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800d648:	2301      	movs	r3, #1
 800d64a:	e000      	b.n	800d64e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800d64c:	2300      	movs	r3, #0
}
 800d64e:	4618      	mov	r0, r3
 800d650:	46bd      	mov	sp, r7
 800d652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d656:	4770      	bx	lr

0800d658 <LL_RCC_HSE_Enable>:
{
 800d658:	b480      	push	{r7}
 800d65a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800d65c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d666:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d66a:	6013      	str	r3, [r2, #0]
}
 800d66c:	bf00      	nop
 800d66e:	46bd      	mov	sp, r7
 800d670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d674:	4770      	bx	lr

0800d676 <LL_RCC_HSE_Disable>:
{
 800d676:	b480      	push	{r7}
 800d678:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800d67a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d684:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d688:	6013      	str	r3, [r2, #0]
}
 800d68a:	bf00      	nop
 800d68c:	46bd      	mov	sp, r7
 800d68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d692:	4770      	bx	lr

0800d694 <LL_RCC_HSE_IsReady>:
{
 800d694:	b480      	push	{r7}
 800d696:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800d698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d6a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d6a6:	d101      	bne.n	800d6ac <LL_RCC_HSE_IsReady+0x18>
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	e000      	b.n	800d6ae <LL_RCC_HSE_IsReady+0x1a>
 800d6ac:	2300      	movs	r3, #0
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b6:	4770      	bx	lr

0800d6b8 <LL_RCC_HSI_Enable>:
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800d6bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d6c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d6ca:	6013      	str	r3, [r2, #0]
}
 800d6cc:	bf00      	nop
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d4:	4770      	bx	lr

0800d6d6 <LL_RCC_HSI_Disable>:
{
 800d6d6:	b480      	push	{r7}
 800d6d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800d6da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d6e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d6e8:	6013      	str	r3, [r2, #0]
}
 800d6ea:	bf00      	nop
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr

0800d6f4 <LL_RCC_HSI_IsReady>:
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800d6f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d706:	d101      	bne.n	800d70c <LL_RCC_HSI_IsReady+0x18>
 800d708:	2301      	movs	r3, #1
 800d70a:	e000      	b.n	800d70e <LL_RCC_HSI_IsReady+0x1a>
 800d70c:	2300      	movs	r3, #0
}
 800d70e:	4618      	mov	r0, r3
 800d710:	46bd      	mov	sp, r7
 800d712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d716:	4770      	bx	lr

0800d718 <LL_RCC_HSI_SetCalibTrimming>:
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800d720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	061b      	lsls	r3, r3, #24
 800d72e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d732:	4313      	orrs	r3, r2
 800d734:	604b      	str	r3, [r1, #4]
}
 800d736:	bf00      	nop
 800d738:	370c      	adds	r7, #12
 800d73a:	46bd      	mov	sp, r7
 800d73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d740:	4770      	bx	lr

0800d742 <LL_RCC_HSI48_Enable>:
{
 800d742:	b480      	push	{r7}
 800d744:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800d746:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d74a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d74e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d752:	f043 0301 	orr.w	r3, r3, #1
 800d756:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800d75a:	bf00      	nop
 800d75c:	46bd      	mov	sp, r7
 800d75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d762:	4770      	bx	lr

0800d764 <LL_RCC_HSI48_Disable>:
{
 800d764:	b480      	push	{r7}
 800d766:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800d768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d76c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d770:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d774:	f023 0301 	bic.w	r3, r3, #1
 800d778:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800d77c:	bf00      	nop
 800d77e:	46bd      	mov	sp, r7
 800d780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d784:	4770      	bx	lr

0800d786 <LL_RCC_HSI48_IsReady>:
{
 800d786:	b480      	push	{r7}
 800d788:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800d78a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d78e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d792:	f003 0302 	and.w	r3, r3, #2
 800d796:	2b02      	cmp	r3, #2
 800d798:	d101      	bne.n	800d79e <LL_RCC_HSI48_IsReady+0x18>
 800d79a:	2301      	movs	r3, #1
 800d79c:	e000      	b.n	800d7a0 <LL_RCC_HSI48_IsReady+0x1a>
 800d79e:	2300      	movs	r3, #0
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a8:	4770      	bx	lr

0800d7aa <LL_RCC_LSE_Enable>:
{
 800d7aa:	b480      	push	{r7}
 800d7ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800d7ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d7b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d7ba:	f043 0301 	orr.w	r3, r3, #1
 800d7be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d7c2:	bf00      	nop
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <LL_RCC_LSE_Disable>:
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800d7d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d7d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d7dc:	f023 0301 	bic.w	r3, r3, #1
 800d7e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d7e4:	bf00      	nop
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ec:	4770      	bx	lr

0800d7ee <LL_RCC_LSE_EnableBypass>:
{
 800d7ee:	b480      	push	{r7}
 800d7f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800d7f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d7f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d7fe:	f043 0304 	orr.w	r3, r3, #4
 800d802:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d806:	bf00      	nop
 800d808:	46bd      	mov	sp, r7
 800d80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80e:	4770      	bx	lr

0800d810 <LL_RCC_LSE_DisableBypass>:
{
 800d810:	b480      	push	{r7}
 800d812:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800d814:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d81c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d820:	f023 0304 	bic.w	r3, r3, #4
 800d824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d828:	bf00      	nop
 800d82a:	46bd      	mov	sp, r7
 800d82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d830:	4770      	bx	lr

0800d832 <LL_RCC_LSE_IsReady>:
{
 800d832:	b480      	push	{r7}
 800d834:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800d836:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d83a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d83e:	f003 0302 	and.w	r3, r3, #2
 800d842:	2b02      	cmp	r3, #2
 800d844:	d101      	bne.n	800d84a <LL_RCC_LSE_IsReady+0x18>
 800d846:	2301      	movs	r3, #1
 800d848:	e000      	b.n	800d84c <LL_RCC_LSE_IsReady+0x1a>
 800d84a:	2300      	movs	r3, #0
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	46bd      	mov	sp, r7
 800d850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d854:	4770      	bx	lr

0800d856 <LL_RCC_LSI1_Enable>:
{
 800d856:	b480      	push	{r7}
 800d858:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800d85a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d85e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d862:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d866:	f043 0301 	orr.w	r3, r3, #1
 800d86a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800d86e:	bf00      	nop
 800d870:	46bd      	mov	sp, r7
 800d872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d876:	4770      	bx	lr

0800d878 <LL_RCC_LSI1_Disable>:
{
 800d878:	b480      	push	{r7}
 800d87a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800d87c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d880:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d884:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d888:	f023 0301 	bic.w	r3, r3, #1
 800d88c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800d890:	bf00      	nop
 800d892:	46bd      	mov	sp, r7
 800d894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d898:	4770      	bx	lr

0800d89a <LL_RCC_LSI1_IsReady>:
{
 800d89a:	b480      	push	{r7}
 800d89c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800d89e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d8a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d8a6:	f003 0302 	and.w	r3, r3, #2
 800d8aa:	2b02      	cmp	r3, #2
 800d8ac:	d101      	bne.n	800d8b2 <LL_RCC_LSI1_IsReady+0x18>
 800d8ae:	2301      	movs	r3, #1
 800d8b0:	e000      	b.n	800d8b4 <LL_RCC_LSI1_IsReady+0x1a>
 800d8b2:	2300      	movs	r3, #0
}
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8bc:	4770      	bx	lr

0800d8be <LL_RCC_LSI2_Enable>:
{
 800d8be:	b480      	push	{r7}
 800d8c0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800d8c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d8c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d8ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d8ce:	f043 0304 	orr.w	r3, r3, #4
 800d8d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800d8d6:	bf00      	nop
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr

0800d8e0 <LL_RCC_LSI2_Disable>:
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800d8e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d8e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d8ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d8f0:	f023 0304 	bic.w	r3, r3, #4
 800d8f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800d8f8:	bf00      	nop
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d900:	4770      	bx	lr

0800d902 <LL_RCC_LSI2_IsReady>:
{
 800d902:	b480      	push	{r7}
 800d904:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800d906:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d90a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d90e:	f003 0308 	and.w	r3, r3, #8
 800d912:	2b08      	cmp	r3, #8
 800d914:	d101      	bne.n	800d91a <LL_RCC_LSI2_IsReady+0x18>
 800d916:	2301      	movs	r3, #1
 800d918:	e000      	b.n	800d91c <LL_RCC_LSI2_IsReady+0x1a>
 800d91a:	2300      	movs	r3, #0
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	46bd      	mov	sp, r7
 800d920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d924:	4770      	bx	lr

0800d926 <LL_RCC_LSI2_SetTrimming>:
{
 800d926:	b480      	push	{r7}
 800d928:	b083      	sub	sp, #12
 800d92a:	af00      	add	r7, sp, #0
 800d92c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800d92e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d936:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	021b      	lsls	r3, r3, #8
 800d93e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d942:	4313      	orrs	r3, r2
 800d944:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800d948:	bf00      	nop
 800d94a:	370c      	adds	r7, #12
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr

0800d954 <LL_RCC_MSI_Enable>:
{
 800d954:	b480      	push	{r7}
 800d956:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800d958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d962:	f043 0301 	orr.w	r3, r3, #1
 800d966:	6013      	str	r3, [r2, #0]
}
 800d968:	bf00      	nop
 800d96a:	46bd      	mov	sp, r7
 800d96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d970:	4770      	bx	lr

0800d972 <LL_RCC_MSI_Disable>:
{
 800d972:	b480      	push	{r7}
 800d974:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800d976:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d980:	f023 0301 	bic.w	r3, r3, #1
 800d984:	6013      	str	r3, [r2, #0]
}
 800d986:	bf00      	nop
 800d988:	46bd      	mov	sp, r7
 800d98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98e:	4770      	bx	lr

0800d990 <LL_RCC_MSI_IsReady>:
{
 800d990:	b480      	push	{r7}
 800d992:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800d994:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	f003 0302 	and.w	r3, r3, #2
 800d99e:	2b02      	cmp	r3, #2
 800d9a0:	d101      	bne.n	800d9a6 <LL_RCC_MSI_IsReady+0x16>
 800d9a2:	2301      	movs	r3, #1
 800d9a4:	e000      	b.n	800d9a8 <LL_RCC_MSI_IsReady+0x18>
 800d9a6:	2300      	movs	r3, #0
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b0:	4770      	bx	lr

0800d9b2 <LL_RCC_MSI_SetRange>:
{
 800d9b2:	b480      	push	{r7}
 800d9b4:	b083      	sub	sp, #12
 800d9b6:	af00      	add	r7, sp, #0
 800d9b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800d9ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d9c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	4313      	orrs	r3, r2
 800d9cc:	600b      	str	r3, [r1, #0]
}
 800d9ce:	bf00      	nop
 800d9d0:	370c      	adds	r7, #12
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d8:	4770      	bx	lr

0800d9da <LL_RCC_MSI_GetRange>:
{
 800d9da:	b480      	push	{r7}
 800d9dc:	b083      	sub	sp, #12
 800d9de:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800d9e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d9ea:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2bb0      	cmp	r3, #176	@ 0xb0
 800d9f0:	d901      	bls.n	800d9f6 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800d9f2:	23b0      	movs	r3, #176	@ 0xb0
 800d9f4:	607b      	str	r3, [r7, #4]
  return msiRange;
 800d9f6:	687b      	ldr	r3, [r7, #4]
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	370c      	adds	r7, #12
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr

0800da04 <LL_RCC_MSI_SetCalibTrimming>:
{
 800da04:	b480      	push	{r7}
 800da06:	b083      	sub	sp, #12
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800da0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da10:	685b      	ldr	r3, [r3, #4]
 800da12:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	021b      	lsls	r3, r3, #8
 800da1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800da1e:	4313      	orrs	r3, r2
 800da20:	604b      	str	r3, [r1, #4]
}
 800da22:	bf00      	nop
 800da24:	370c      	adds	r7, #12
 800da26:	46bd      	mov	sp, r7
 800da28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2c:	4770      	bx	lr

0800da2e <LL_RCC_SetSysClkSource>:
{
 800da2e:	b480      	push	{r7}
 800da30:	b083      	sub	sp, #12
 800da32:	af00      	add	r7, sp, #0
 800da34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800da36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da3a:	689b      	ldr	r3, [r3, #8]
 800da3c:	f023 0203 	bic.w	r2, r3, #3
 800da40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	4313      	orrs	r3, r2
 800da48:	608b      	str	r3, [r1, #8]
}
 800da4a:	bf00      	nop
 800da4c:	370c      	adds	r7, #12
 800da4e:	46bd      	mov	sp, r7
 800da50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da54:	4770      	bx	lr

0800da56 <LL_RCC_GetSysClkSource>:
{
 800da56:	b480      	push	{r7}
 800da58:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800da5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da5e:	689b      	ldr	r3, [r3, #8]
 800da60:	f003 030c 	and.w	r3, r3, #12
}
 800da64:	4618      	mov	r0, r3
 800da66:	46bd      	mov	sp, r7
 800da68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6c:	4770      	bx	lr

0800da6e <LL_RCC_SetAHBPrescaler>:
{
 800da6e:	b480      	push	{r7}
 800da70:	b083      	sub	sp, #12
 800da72:	af00      	add	r7, sp, #0
 800da74:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800da76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800da7a:	689b      	ldr	r3, [r3, #8]
 800da7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800da80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	4313      	orrs	r3, r2
 800da88:	608b      	str	r3, [r1, #8]
}
 800da8a:	bf00      	nop
 800da8c:	370c      	adds	r7, #12
 800da8e:	46bd      	mov	sp, r7
 800da90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da94:	4770      	bx	lr

0800da96 <LL_C2_RCC_SetAHBPrescaler>:
{
 800da96:	b480      	push	{r7}
 800da98:	b083      	sub	sp, #12
 800da9a:	af00      	add	r7, sp, #0
 800da9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800da9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800daa2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800daa6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800daaa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	4313      	orrs	r3, r2
 800dab2:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800dab6:	bf00      	nop
 800dab8:	370c      	adds	r7, #12
 800daba:	46bd      	mov	sp, r7
 800dabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac0:	4770      	bx	lr

0800dac2 <LL_RCC_SetAHB4Prescaler>:
{
 800dac2:	b480      	push	{r7}
 800dac4:	b083      	sub	sp, #12
 800dac6:	af00      	add	r7, sp, #0
 800dac8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800daca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dace:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800dad2:	f023 020f 	bic.w	r2, r3, #15
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	091b      	lsrs	r3, r3, #4
 800dada:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800dade:	4313      	orrs	r3, r2
 800dae0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800dae4:	bf00      	nop
 800dae6:	370c      	adds	r7, #12
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr

0800daf0 <LL_RCC_SetAPB1Prescaler>:
{
 800daf0:	b480      	push	{r7}
 800daf2:	b083      	sub	sp, #12
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800daf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dafc:	689b      	ldr	r3, [r3, #8]
 800dafe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800db02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	4313      	orrs	r3, r2
 800db0a:	608b      	str	r3, [r1, #8]
}
 800db0c:	bf00      	nop
 800db0e:	370c      	adds	r7, #12
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr

0800db18 <LL_RCC_SetAPB2Prescaler>:
{
 800db18:	b480      	push	{r7}
 800db1a:	b083      	sub	sp, #12
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800db20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db24:	689b      	ldr	r3, [r3, #8]
 800db26:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800db2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	4313      	orrs	r3, r2
 800db32:	608b      	str	r3, [r1, #8]
}
 800db34:	bf00      	nop
 800db36:	370c      	adds	r7, #12
 800db38:	46bd      	mov	sp, r7
 800db3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3e:	4770      	bx	lr

0800db40 <LL_RCC_GetAHBPrescaler>:
{
 800db40:	b480      	push	{r7}
 800db42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800db44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db48:	689b      	ldr	r3, [r3, #8]
 800db4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800db4e:	4618      	mov	r0, r3
 800db50:	46bd      	mov	sp, r7
 800db52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db56:	4770      	bx	lr

0800db58 <LL_RCC_GetAHB4Prescaler>:
{
 800db58:	b480      	push	{r7}
 800db5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800db5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db60:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800db64:	011b      	lsls	r3, r3, #4
 800db66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800db6a:	4618      	mov	r0, r3
 800db6c:	46bd      	mov	sp, r7
 800db6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db72:	4770      	bx	lr

0800db74 <LL_RCC_GetAPB1Prescaler>:
{
 800db74:	b480      	push	{r7}
 800db76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800db78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db7c:	689b      	ldr	r3, [r3, #8]
 800db7e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800db82:	4618      	mov	r0, r3
 800db84:	46bd      	mov	sp, r7
 800db86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8a:	4770      	bx	lr

0800db8c <LL_RCC_GetAPB2Prescaler>:
{
 800db8c:	b480      	push	{r7}
 800db8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800db90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db94:	689b      	ldr	r3, [r3, #8]
 800db96:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr

0800dba4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800dba4:	b480      	push	{r7}
 800dba6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800dba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800dbb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dbb6:	6013      	str	r3, [r2, #0]
}
 800dbb8:	bf00      	nop
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc0:	4770      	bx	lr

0800dbc2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800dbc2:	b480      	push	{r7}
 800dbc4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800dbc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800dbd0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dbd4:	6013      	str	r3, [r2, #0]
}
 800dbd6:	bf00      	nop
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbde:	4770      	bx	lr

0800dbe0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800dbe4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dbee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dbf2:	d101      	bne.n	800dbf8 <LL_RCC_PLL_IsReady+0x18>
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	e000      	b.n	800dbfa <LL_RCC_PLL_IsReady+0x1a>
 800dbf8:	2300      	movs	r3, #0
}
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc02:	4770      	bx	lr

0800dc04 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800dc04:	b480      	push	{r7}
 800dc06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800dc08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc0c:	68db      	ldr	r3, [r3, #12]
 800dc0e:	0a1b      	lsrs	r3, r3, #8
 800dc10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	46bd      	mov	sp, r7
 800dc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1c:	4770      	bx	lr

0800dc1e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800dc1e:	b480      	push	{r7}
 800dc20:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800dc22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc26:	68db      	ldr	r3, [r3, #12]
 800dc28:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc34:	4770      	bx	lr

0800dc36 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800dc36:	b480      	push	{r7}
 800dc38:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800dc3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc3e:	68db      	ldr	r3, [r3, #12]
 800dc40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800dc44:	4618      	mov	r0, r3
 800dc46:	46bd      	mov	sp, r7
 800dc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4c:	4770      	bx	lr

0800dc4e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800dc4e:	b480      	push	{r7}
 800dc50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800dc52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc56:	68db      	ldr	r3, [r3, #12]
 800dc58:	f003 0303 	and.w	r3, r3, #3
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc64:	4770      	bx	lr

0800dc66 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800dc66:	b480      	push	{r7}
 800dc68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800dc6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc6e:	689b      	ldr	r3, [r3, #8]
 800dc70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dc74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc78:	d101      	bne.n	800dc7e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800dc7a:	2301      	movs	r3, #1
 800dc7c:	e000      	b.n	800dc80 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800dc7e:	2300      	movs	r3, #0
}
 800dc80:	4618      	mov	r0, r3
 800dc82:	46bd      	mov	sp, r7
 800dc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc88:	4770      	bx	lr

0800dc8a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800dc8a:	b480      	push	{r7}
 800dc8c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800dc8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dc92:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800dc96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dc9e:	d101      	bne.n	800dca4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800dca0:	2301      	movs	r3, #1
 800dca2:	e000      	b.n	800dca6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800dca4:	2300      	movs	r3, #0
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcae:	4770      	bx	lr

0800dcb0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800dcb0:	b480      	push	{r7}
 800dcb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800dcb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dcb8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800dcbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dcc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dcc4:	d101      	bne.n	800dcca <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	e000      	b.n	800dccc <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800dcca:	2300      	movs	r3, #0
}
 800dccc:	4618      	mov	r0, r3
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd4:	4770      	bx	lr

0800dcd6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800dcd6:	b480      	push	{r7}
 800dcd8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800dcda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dcde:	689b      	ldr	r3, [r3, #8]
 800dce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dce4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dce8:	d101      	bne.n	800dcee <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800dcea:	2301      	movs	r3, #1
 800dcec:	e000      	b.n	800dcf0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800dcee:	2300      	movs	r3, #0
}
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf8:	4770      	bx	lr

0800dcfa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800dcfa:	b480      	push	{r7}
 800dcfc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800dcfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800dd02:	689b      	ldr	r3, [r3, #8]
 800dd04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800dd08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dd0c:	d101      	bne.n	800dd12 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800dd0e:	2301      	movs	r3, #1
 800dd10:	e000      	b.n	800dd14 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800dd12:	2300      	movs	r3, #0
}
 800dd14:	4618      	mov	r0, r3
 800dd16:	46bd      	mov	sp, r7
 800dd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1c:	4770      	bx	lr
	...

0800dd20 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dd20:	b590      	push	{r4, r7, lr}
 800dd22:	b08d      	sub	sp, #52	@ 0x34
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d101      	bne.n	800dd32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800dd2e:	2301      	movs	r3, #1
 800dd30:	e363      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f003 0320 	and.w	r3, r3, #32
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	f000 808d 	beq.w	800de5a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dd40:	f7ff fe89 	bl	800da56 <LL_RCC_GetSysClkSource>
 800dd44:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dd46:	f7ff ff82 	bl	800dc4e <LL_RCC_PLL_GetMainSource>
 800dd4a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800dd4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d005      	beq.n	800dd5e <HAL_RCC_OscConfig+0x3e>
 800dd52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd54:	2b0c      	cmp	r3, #12
 800dd56:	d147      	bne.n	800dde8 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800dd58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd5a:	2b01      	cmp	r3, #1
 800dd5c:	d144      	bne.n	800dde8 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	69db      	ldr	r3, [r3, #28]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d101      	bne.n	800dd6a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800dd66:	2301      	movs	r3, #1
 800dd68:	e347      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800dd6e:	f7ff fe34 	bl	800d9da <LL_RCC_MSI_GetRange>
 800dd72:	4603      	mov	r3, r0
 800dd74:	429c      	cmp	r4, r3
 800dd76:	d914      	bls.n	800dda2 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	f000 fd2f 	bl	800e7e0 <RCC_SetFlashLatencyFromMSIRange>
 800dd82:	4603      	mov	r3, r0
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d001      	beq.n	800dd8c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800dd88:	2301      	movs	r3, #1
 800dd8a:	e336      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd90:	4618      	mov	r0, r3
 800dd92:	f7ff fe0e 	bl	800d9b2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6a1b      	ldr	r3, [r3, #32]
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f7ff fe32 	bl	800da04 <LL_RCC_MSI_SetCalibTrimming>
 800dda0:	e013      	b.n	800ddca <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dda6:	4618      	mov	r0, r3
 800dda8:	f7ff fe03 	bl	800d9b2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	6a1b      	ldr	r3, [r3, #32]
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	f7ff fe27 	bl	800da04 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f000 fd10 	bl	800e7e0 <RCC_SetFlashLatencyFromMSIRange>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d001      	beq.n	800ddca <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	e317      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800ddca:	f000 fcc9 	bl	800e760 <HAL_RCC_GetHCLKFreq>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	4aa4      	ldr	r2, [pc, #656]	@ (800e064 <HAL_RCC_OscConfig+0x344>)
 800ddd2:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800ddd4:	4ba4      	ldr	r3, [pc, #656]	@ (800e068 <HAL_RCC_OscConfig+0x348>)
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f7fd fae1 	bl	800b3a0 <HAL_InitTick>
 800ddde:	4603      	mov	r3, r0
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d039      	beq.n	800de58 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800dde4:	2301      	movs	r3, #1
 800dde6:	e308      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	69db      	ldr	r3, [r3, #28]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d01e      	beq.n	800de2e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ddf0:	f7ff fdb0 	bl	800d954 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ddf4:	f7fd fb22 	bl	800b43c <HAL_GetTick>
 800ddf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800ddfa:	e008      	b.n	800de0e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ddfc:	f7fd fb1e 	bl	800b43c <HAL_GetTick>
 800de00:	4602      	mov	r2, r0
 800de02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de04:	1ad3      	subs	r3, r2, r3
 800de06:	2b02      	cmp	r3, #2
 800de08:	d901      	bls.n	800de0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800de0a:	2303      	movs	r3, #3
 800de0c:	e2f5      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800de0e:	f7ff fdbf 	bl	800d990 <LL_RCC_MSI_IsReady>
 800de12:	4603      	mov	r3, r0
 800de14:	2b00      	cmp	r3, #0
 800de16:	d0f1      	beq.n	800ddfc <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de1c:	4618      	mov	r0, r3
 800de1e:	f7ff fdc8 	bl	800d9b2 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6a1b      	ldr	r3, [r3, #32]
 800de26:	4618      	mov	r0, r3
 800de28:	f7ff fdec 	bl	800da04 <LL_RCC_MSI_SetCalibTrimming>
 800de2c:	e015      	b.n	800de5a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800de2e:	f7ff fda0 	bl	800d972 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800de32:	f7fd fb03 	bl	800b43c <HAL_GetTick>
 800de36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800de38:	e008      	b.n	800de4c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800de3a:	f7fd faff 	bl	800b43c <HAL_GetTick>
 800de3e:	4602      	mov	r2, r0
 800de40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de42:	1ad3      	subs	r3, r2, r3
 800de44:	2b02      	cmp	r3, #2
 800de46:	d901      	bls.n	800de4c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800de48:	2303      	movs	r3, #3
 800de4a:	e2d6      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800de4c:	f7ff fda0 	bl	800d990 <LL_RCC_MSI_IsReady>
 800de50:	4603      	mov	r3, r0
 800de52:	2b00      	cmp	r3, #0
 800de54:	d1f1      	bne.n	800de3a <HAL_RCC_OscConfig+0x11a>
 800de56:	e000      	b.n	800de5a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800de58:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f003 0301 	and.w	r3, r3, #1
 800de62:	2b00      	cmp	r3, #0
 800de64:	d047      	beq.n	800def6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800de66:	f7ff fdf6 	bl	800da56 <LL_RCC_GetSysClkSource>
 800de6a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800de6c:	f7ff feef 	bl	800dc4e <LL_RCC_PLL_GetMainSource>
 800de70:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800de72:	6a3b      	ldr	r3, [r7, #32]
 800de74:	2b08      	cmp	r3, #8
 800de76:	d005      	beq.n	800de84 <HAL_RCC_OscConfig+0x164>
 800de78:	6a3b      	ldr	r3, [r7, #32]
 800de7a:	2b0c      	cmp	r3, #12
 800de7c:	d108      	bne.n	800de90 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800de7e:	69fb      	ldr	r3, [r7, #28]
 800de80:	2b03      	cmp	r3, #3
 800de82:	d105      	bne.n	800de90 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	685b      	ldr	r3, [r3, #4]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d134      	bne.n	800def6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800de8c:	2301      	movs	r3, #1
 800de8e:	e2b4      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	685b      	ldr	r3, [r3, #4]
 800de94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800de98:	d102      	bne.n	800dea0 <HAL_RCC_OscConfig+0x180>
 800de9a:	f7ff fbdd 	bl	800d658 <LL_RCC_HSE_Enable>
 800de9e:	e001      	b.n	800dea4 <HAL_RCC_OscConfig+0x184>
 800dea0:	f7ff fbe9 	bl	800d676 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	685b      	ldr	r3, [r3, #4]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d012      	beq.n	800ded2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800deac:	f7fd fac6 	bl	800b43c <HAL_GetTick>
 800deb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800deb2:	e008      	b.n	800dec6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800deb4:	f7fd fac2 	bl	800b43c <HAL_GetTick>
 800deb8:	4602      	mov	r2, r0
 800deba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800debc:	1ad3      	subs	r3, r2, r3
 800debe:	2b64      	cmp	r3, #100	@ 0x64
 800dec0:	d901      	bls.n	800dec6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800dec2:	2303      	movs	r3, #3
 800dec4:	e299      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800dec6:	f7ff fbe5 	bl	800d694 <LL_RCC_HSE_IsReady>
 800deca:	4603      	mov	r3, r0
 800decc:	2b00      	cmp	r3, #0
 800dece:	d0f1      	beq.n	800deb4 <HAL_RCC_OscConfig+0x194>
 800ded0:	e011      	b.n	800def6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ded2:	f7fd fab3 	bl	800b43c <HAL_GetTick>
 800ded6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800ded8:	e008      	b.n	800deec <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800deda:	f7fd faaf 	bl	800b43c <HAL_GetTick>
 800dede:	4602      	mov	r2, r0
 800dee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dee2:	1ad3      	subs	r3, r2, r3
 800dee4:	2b64      	cmp	r3, #100	@ 0x64
 800dee6:	d901      	bls.n	800deec <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800dee8:	2303      	movs	r3, #3
 800deea:	e286      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800deec:	f7ff fbd2 	bl	800d694 <LL_RCC_HSE_IsReady>
 800def0:	4603      	mov	r3, r0
 800def2:	2b00      	cmp	r3, #0
 800def4:	d1f1      	bne.n	800deda <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	f003 0302 	and.w	r3, r3, #2
 800defe:	2b00      	cmp	r3, #0
 800df00:	d04c      	beq.n	800df9c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800df02:	f7ff fda8 	bl	800da56 <LL_RCC_GetSysClkSource>
 800df06:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800df08:	f7ff fea1 	bl	800dc4e <LL_RCC_PLL_GetMainSource>
 800df0c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800df0e:	69bb      	ldr	r3, [r7, #24]
 800df10:	2b04      	cmp	r3, #4
 800df12:	d005      	beq.n	800df20 <HAL_RCC_OscConfig+0x200>
 800df14:	69bb      	ldr	r3, [r7, #24]
 800df16:	2b0c      	cmp	r3, #12
 800df18:	d10e      	bne.n	800df38 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800df1a:	697b      	ldr	r3, [r7, #20]
 800df1c:	2b02      	cmp	r3, #2
 800df1e:	d10b      	bne.n	800df38 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	68db      	ldr	r3, [r3, #12]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d101      	bne.n	800df2c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800df28:	2301      	movs	r3, #1
 800df2a:	e266      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	691b      	ldr	r3, [r3, #16]
 800df30:	4618      	mov	r0, r3
 800df32:	f7ff fbf1 	bl	800d718 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800df36:	e031      	b.n	800df9c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	68db      	ldr	r3, [r3, #12]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d019      	beq.n	800df74 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800df40:	f7ff fbba 	bl	800d6b8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df44:	f7fd fa7a 	bl	800b43c <HAL_GetTick>
 800df48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800df4a:	e008      	b.n	800df5e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800df4c:	f7fd fa76 	bl	800b43c <HAL_GetTick>
 800df50:	4602      	mov	r2, r0
 800df52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df54:	1ad3      	subs	r3, r2, r3
 800df56:	2b02      	cmp	r3, #2
 800df58:	d901      	bls.n	800df5e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800df5a:	2303      	movs	r3, #3
 800df5c:	e24d      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800df5e:	f7ff fbc9 	bl	800d6f4 <LL_RCC_HSI_IsReady>
 800df62:	4603      	mov	r3, r0
 800df64:	2b00      	cmp	r3, #0
 800df66:	d0f1      	beq.n	800df4c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	691b      	ldr	r3, [r3, #16]
 800df6c:	4618      	mov	r0, r3
 800df6e:	f7ff fbd3 	bl	800d718 <LL_RCC_HSI_SetCalibTrimming>
 800df72:	e013      	b.n	800df9c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800df74:	f7ff fbaf 	bl	800d6d6 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df78:	f7fd fa60 	bl	800b43c <HAL_GetTick>
 800df7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800df7e:	e008      	b.n	800df92 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800df80:	f7fd fa5c 	bl	800b43c <HAL_GetTick>
 800df84:	4602      	mov	r2, r0
 800df86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df88:	1ad3      	subs	r3, r2, r3
 800df8a:	2b02      	cmp	r3, #2
 800df8c:	d901      	bls.n	800df92 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800df8e:	2303      	movs	r3, #3
 800df90:	e233      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800df92:	f7ff fbaf 	bl	800d6f4 <LL_RCC_HSI_IsReady>
 800df96:	4603      	mov	r3, r0
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d1f1      	bne.n	800df80 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f003 0308 	and.w	r3, r3, #8
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d106      	bne.n	800dfb6 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	f000 80a3 	beq.w	800e0fc <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	695b      	ldr	r3, [r3, #20]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d076      	beq.n	800e0ac <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f003 0310 	and.w	r3, r3, #16
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d046      	beq.n	800e058 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800dfca:	f7ff fc66 	bl	800d89a <LL_RCC_LSI1_IsReady>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d113      	bne.n	800dffc <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800dfd4:	f7ff fc3f 	bl	800d856 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800dfd8:	f7fd fa30 	bl	800b43c <HAL_GetTick>
 800dfdc:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800dfde:	e008      	b.n	800dff2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800dfe0:	f7fd fa2c 	bl	800b43c <HAL_GetTick>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfe8:	1ad3      	subs	r3, r2, r3
 800dfea:	2b02      	cmp	r3, #2
 800dfec:	d901      	bls.n	800dff2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800dfee:	2303      	movs	r3, #3
 800dff0:	e203      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800dff2:	f7ff fc52 	bl	800d89a <LL_RCC_LSI1_IsReady>
 800dff6:	4603      	mov	r3, r0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d0f1      	beq.n	800dfe0 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800dffc:	f7ff fc5f 	bl	800d8be <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e000:	f7fd fa1c 	bl	800b43c <HAL_GetTick>
 800e004:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800e006:	e008      	b.n	800e01a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800e008:	f7fd fa18 	bl	800b43c <HAL_GetTick>
 800e00c:	4602      	mov	r2, r0
 800e00e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e010:	1ad3      	subs	r3, r2, r3
 800e012:	2b03      	cmp	r3, #3
 800e014:	d901      	bls.n	800e01a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800e016:	2303      	movs	r3, #3
 800e018:	e1ef      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800e01a:	f7ff fc72 	bl	800d902 <LL_RCC_LSI2_IsReady>
 800e01e:	4603      	mov	r3, r0
 800e020:	2b00      	cmp	r3, #0
 800e022:	d0f1      	beq.n	800e008 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	699b      	ldr	r3, [r3, #24]
 800e028:	4618      	mov	r0, r3
 800e02a:	f7ff fc7c 	bl	800d926 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800e02e:	f7ff fc23 	bl	800d878 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e032:	f7fd fa03 	bl	800b43c <HAL_GetTick>
 800e036:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800e038:	e008      	b.n	800e04c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800e03a:	f7fd f9ff 	bl	800b43c <HAL_GetTick>
 800e03e:	4602      	mov	r2, r0
 800e040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e042:	1ad3      	subs	r3, r2, r3
 800e044:	2b02      	cmp	r3, #2
 800e046:	d901      	bls.n	800e04c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800e048:	2303      	movs	r3, #3
 800e04a:	e1d6      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800e04c:	f7ff fc25 	bl	800d89a <LL_RCC_LSI1_IsReady>
 800e050:	4603      	mov	r3, r0
 800e052:	2b00      	cmp	r3, #0
 800e054:	d1f1      	bne.n	800e03a <HAL_RCC_OscConfig+0x31a>
 800e056:	e051      	b.n	800e0fc <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800e058:	f7ff fbfd 	bl	800d856 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e05c:	f7fd f9ee 	bl	800b43c <HAL_GetTick>
 800e060:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800e062:	e00c      	b.n	800e07e <HAL_RCC_OscConfig+0x35e>
 800e064:	20000008 	.word	0x20000008
 800e068:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800e06c:	f7fd f9e6 	bl	800b43c <HAL_GetTick>
 800e070:	4602      	mov	r2, r0
 800e072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e074:	1ad3      	subs	r3, r2, r3
 800e076:	2b02      	cmp	r3, #2
 800e078:	d901      	bls.n	800e07e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800e07a:	2303      	movs	r3, #3
 800e07c:	e1bd      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800e07e:	f7ff fc0c 	bl	800d89a <LL_RCC_LSI1_IsReady>
 800e082:	4603      	mov	r3, r0
 800e084:	2b00      	cmp	r3, #0
 800e086:	d0f1      	beq.n	800e06c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800e088:	f7ff fc2a 	bl	800d8e0 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800e08c:	e008      	b.n	800e0a0 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800e08e:	f7fd f9d5 	bl	800b43c <HAL_GetTick>
 800e092:	4602      	mov	r2, r0
 800e094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e096:	1ad3      	subs	r3, r2, r3
 800e098:	2b03      	cmp	r3, #3
 800e09a:	d901      	bls.n	800e0a0 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800e09c:	2303      	movs	r3, #3
 800e09e:	e1ac      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800e0a0:	f7ff fc2f 	bl	800d902 <LL_RCC_LSI2_IsReady>
 800e0a4:	4603      	mov	r3, r0
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d1f1      	bne.n	800e08e <HAL_RCC_OscConfig+0x36e>
 800e0aa:	e027      	b.n	800e0fc <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800e0ac:	f7ff fc18 	bl	800d8e0 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e0b0:	f7fd f9c4 	bl	800b43c <HAL_GetTick>
 800e0b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800e0b6:	e008      	b.n	800e0ca <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800e0b8:	f7fd f9c0 	bl	800b43c <HAL_GetTick>
 800e0bc:	4602      	mov	r2, r0
 800e0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c0:	1ad3      	subs	r3, r2, r3
 800e0c2:	2b03      	cmp	r3, #3
 800e0c4:	d901      	bls.n	800e0ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800e0c6:	2303      	movs	r3, #3
 800e0c8:	e197      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800e0ca:	f7ff fc1a 	bl	800d902 <LL_RCC_LSI2_IsReady>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d1f1      	bne.n	800e0b8 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800e0d4:	f7ff fbd0 	bl	800d878 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e0d8:	f7fd f9b0 	bl	800b43c <HAL_GetTick>
 800e0dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800e0de:	e008      	b.n	800e0f2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800e0e0:	f7fd f9ac 	bl	800b43c <HAL_GetTick>
 800e0e4:	4602      	mov	r2, r0
 800e0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0e8:	1ad3      	subs	r3, r2, r3
 800e0ea:	2b02      	cmp	r3, #2
 800e0ec:	d901      	bls.n	800e0f2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800e0ee:	2303      	movs	r3, #3
 800e0f0:	e183      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800e0f2:	f7ff fbd2 	bl	800d89a <LL_RCC_LSI1_IsReady>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d1f1      	bne.n	800e0e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	f003 0304 	and.w	r3, r3, #4
 800e104:	2b00      	cmp	r3, #0
 800e106:	d05b      	beq.n	800e1c0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e108:	4ba7      	ldr	r3, [pc, #668]	@ (800e3a8 <HAL_RCC_OscConfig+0x688>)
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e110:	2b00      	cmp	r3, #0
 800e112:	d114      	bne.n	800e13e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800e114:	f7ff fa70 	bl	800d5f8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e118:	f7fd f990 	bl	800b43c <HAL_GetTick>
 800e11c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e11e:	e008      	b.n	800e132 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e120:	f7fd f98c 	bl	800b43c <HAL_GetTick>
 800e124:	4602      	mov	r2, r0
 800e126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e128:	1ad3      	subs	r3, r2, r3
 800e12a:	2b02      	cmp	r3, #2
 800e12c:	d901      	bls.n	800e132 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800e12e:	2303      	movs	r3, #3
 800e130:	e163      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e132:	4b9d      	ldr	r3, [pc, #628]	@ (800e3a8 <HAL_RCC_OscConfig+0x688>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d0f0      	beq.n	800e120 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	689b      	ldr	r3, [r3, #8]
 800e142:	2b01      	cmp	r3, #1
 800e144:	d102      	bne.n	800e14c <HAL_RCC_OscConfig+0x42c>
 800e146:	f7ff fb30 	bl	800d7aa <LL_RCC_LSE_Enable>
 800e14a:	e00c      	b.n	800e166 <HAL_RCC_OscConfig+0x446>
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	689b      	ldr	r3, [r3, #8]
 800e150:	2b05      	cmp	r3, #5
 800e152:	d104      	bne.n	800e15e <HAL_RCC_OscConfig+0x43e>
 800e154:	f7ff fb4b 	bl	800d7ee <LL_RCC_LSE_EnableBypass>
 800e158:	f7ff fb27 	bl	800d7aa <LL_RCC_LSE_Enable>
 800e15c:	e003      	b.n	800e166 <HAL_RCC_OscConfig+0x446>
 800e15e:	f7ff fb35 	bl	800d7cc <LL_RCC_LSE_Disable>
 800e162:	f7ff fb55 	bl	800d810 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	689b      	ldr	r3, [r3, #8]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d014      	beq.n	800e198 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e16e:	f7fd f965 	bl	800b43c <HAL_GetTick>
 800e172:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800e174:	e00a      	b.n	800e18c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e176:	f7fd f961 	bl	800b43c <HAL_GetTick>
 800e17a:	4602      	mov	r2, r0
 800e17c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e17e:	1ad3      	subs	r3, r2, r3
 800e180:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e184:	4293      	cmp	r3, r2
 800e186:	d901      	bls.n	800e18c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800e188:	2303      	movs	r3, #3
 800e18a:	e136      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800e18c:	f7ff fb51 	bl	800d832 <LL_RCC_LSE_IsReady>
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d0ef      	beq.n	800e176 <HAL_RCC_OscConfig+0x456>
 800e196:	e013      	b.n	800e1c0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e198:	f7fd f950 	bl	800b43c <HAL_GetTick>
 800e19c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800e19e:	e00a      	b.n	800e1b6 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e1a0:	f7fd f94c 	bl	800b43c <HAL_GetTick>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1a8:	1ad3      	subs	r3, r2, r3
 800e1aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d901      	bls.n	800e1b6 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800e1b2:	2303      	movs	r3, #3
 800e1b4:	e121      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800e1b6:	f7ff fb3c 	bl	800d832 <LL_RCC_LSE_IsReady>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d1ef      	bne.n	800e1a0 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d02c      	beq.n	800e226 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d014      	beq.n	800e1fe <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e1d4:	f7ff fab5 	bl	800d742 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e1d8:	f7fd f930 	bl	800b43c <HAL_GetTick>
 800e1dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800e1de:	e008      	b.n	800e1f2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e1e0:	f7fd f92c 	bl	800b43c <HAL_GetTick>
 800e1e4:	4602      	mov	r2, r0
 800e1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e8:	1ad3      	subs	r3, r2, r3
 800e1ea:	2b02      	cmp	r3, #2
 800e1ec:	d901      	bls.n	800e1f2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800e1ee:	2303      	movs	r3, #3
 800e1f0:	e103      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800e1f2:	f7ff fac8 	bl	800d786 <LL_RCC_HSI48_IsReady>
 800e1f6:	4603      	mov	r3, r0
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d0f1      	beq.n	800e1e0 <HAL_RCC_OscConfig+0x4c0>
 800e1fc:	e013      	b.n	800e226 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e1fe:	f7ff fab1 	bl	800d764 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e202:	f7fd f91b 	bl	800b43c <HAL_GetTick>
 800e206:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800e208:	e008      	b.n	800e21c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e20a:	f7fd f917 	bl	800b43c <HAL_GetTick>
 800e20e:	4602      	mov	r2, r0
 800e210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e212:	1ad3      	subs	r3, r2, r3
 800e214:	2b02      	cmp	r3, #2
 800e216:	d901      	bls.n	800e21c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800e218:	2303      	movs	r3, #3
 800e21a:	e0ee      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800e21c:	f7ff fab3 	bl	800d786 <LL_RCC_HSI48_IsReady>
 800e220:	4603      	mov	r3, r0
 800e222:	2b00      	cmp	r3, #0
 800e224:	d1f1      	bne.n	800e20a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	f000 80e4 	beq.w	800e3f8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e230:	f7ff fc11 	bl	800da56 <LL_RCC_GetSysClkSource>
 800e234:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800e236:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e23a:	68db      	ldr	r3, [r3, #12]
 800e23c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e242:	2b02      	cmp	r3, #2
 800e244:	f040 80b4 	bne.w	800e3b0 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	f003 0203 	and.w	r2, r3, #3
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e252:	429a      	cmp	r2, r3
 800e254:	d123      	bne.n	800e29e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e260:	429a      	cmp	r2, r3
 800e262:	d11c      	bne.n	800e29e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	0a1b      	lsrs	r3, r3, #8
 800e268:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e270:	429a      	cmp	r2, r3
 800e272:	d114      	bne.n	800e29e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800e27e:	429a      	cmp	r2, r3
 800e280:	d10d      	bne.n	800e29e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d106      	bne.n	800e29e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800e29a:	429a      	cmp	r2, r3
 800e29c:	d05d      	beq.n	800e35a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e29e:	693b      	ldr	r3, [r7, #16]
 800e2a0:	2b0c      	cmp	r3, #12
 800e2a2:	d058      	beq.n	800e356 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800e2a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d001      	beq.n	800e2b6 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	e0a1      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800e2b6:	f7ff fc84 	bl	800dbc2 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800e2ba:	f7fd f8bf 	bl	800b43c <HAL_GetTick>
 800e2be:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e2c0:	e008      	b.n	800e2d4 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e2c2:	f7fd f8bb 	bl	800b43c <HAL_GetTick>
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2ca:	1ad3      	subs	r3, r2, r3
 800e2cc:	2b02      	cmp	r3, #2
 800e2ce:	d901      	bls.n	800e2d4 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800e2d0:	2303      	movs	r3, #3
 800e2d2:	e092      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e2d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d1ef      	bne.n	800e2c2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e2e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e2e6:	68da      	ldr	r2, [r3, #12]
 800e2e8:	4b30      	ldr	r3, [pc, #192]	@ (800e3ac <HAL_RCC_OscConfig+0x68c>)
 800e2ea:	4013      	ands	r3, r2
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800e2f0:	687a      	ldr	r2, [r7, #4]
 800e2f2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e2f4:	4311      	orrs	r1, r2
 800e2f6:	687a      	ldr	r2, [r7, #4]
 800e2f8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e2fa:	0212      	lsls	r2, r2, #8
 800e2fc:	4311      	orrs	r1, r2
 800e2fe:	687a      	ldr	r2, [r7, #4]
 800e300:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e302:	4311      	orrs	r1, r2
 800e304:	687a      	ldr	r2, [r7, #4]
 800e306:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e308:	4311      	orrs	r1, r2
 800e30a:	687a      	ldr	r2, [r7, #4]
 800e30c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800e30e:	430a      	orrs	r2, r1
 800e310:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e314:	4313      	orrs	r3, r2
 800e316:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800e318:	f7ff fc44 	bl	800dba4 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e31c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e320:	68db      	ldr	r3, [r3, #12]
 800e322:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e32a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800e32c:	f7fd f886 	bl	800b43c <HAL_GetTick>
 800e330:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e332:	e008      	b.n	800e346 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e334:	f7fd f882 	bl	800b43c <HAL_GetTick>
 800e338:	4602      	mov	r2, r0
 800e33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e33c:	1ad3      	subs	r3, r2, r3
 800e33e:	2b02      	cmp	r3, #2
 800e340:	d901      	bls.n	800e346 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800e342:	2303      	movs	r3, #3
 800e344:	e059      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e350:	2b00      	cmp	r3, #0
 800e352:	d0ef      	beq.n	800e334 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e354:	e050      	b.n	800e3f8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800e356:	2301      	movs	r3, #1
 800e358:	e04f      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e35a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e364:	2b00      	cmp	r3, #0
 800e366:	d147      	bne.n	800e3f8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800e368:	f7ff fc1c 	bl	800dba4 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e36c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e370:	68db      	ldr	r3, [r3, #12]
 800e372:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e37a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e37c:	f7fd f85e 	bl	800b43c <HAL_GetTick>
 800e380:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e382:	e008      	b.n	800e396 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e384:	f7fd f85a 	bl	800b43c <HAL_GetTick>
 800e388:	4602      	mov	r2, r0
 800e38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e38c:	1ad3      	subs	r3, r2, r3
 800e38e:	2b02      	cmp	r3, #2
 800e390:	d901      	bls.n	800e396 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800e392:	2303      	movs	r3, #3
 800e394:	e031      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e396:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d0ef      	beq.n	800e384 <HAL_RCC_OscConfig+0x664>
 800e3a4:	e028      	b.n	800e3f8 <HAL_RCC_OscConfig+0x6d8>
 800e3a6:	bf00      	nop
 800e3a8:	58000400 	.word	0x58000400
 800e3ac:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e3b0:	693b      	ldr	r3, [r7, #16]
 800e3b2:	2b0c      	cmp	r3, #12
 800e3b4:	d01e      	beq.n	800e3f4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e3b6:	f7ff fc04 	bl	800dbc2 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e3ba:	f7fd f83f 	bl	800b43c <HAL_GetTick>
 800e3be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e3c0:	e008      	b.n	800e3d4 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e3c2:	f7fd f83b 	bl	800b43c <HAL_GetTick>
 800e3c6:	4602      	mov	r2, r0
 800e3c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3ca:	1ad3      	subs	r3, r2, r3
 800e3cc:	2b02      	cmp	r3, #2
 800e3ce:	d901      	bls.n	800e3d4 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800e3d0:	2303      	movs	r3, #3
 800e3d2:	e012      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e3d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d1ef      	bne.n	800e3c2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800e3e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e3e6:	68da      	ldr	r2, [r3, #12]
 800e3e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e3ec:	4b05      	ldr	r3, [pc, #20]	@ (800e404 <HAL_RCC_OscConfig+0x6e4>)
 800e3ee:	4013      	ands	r3, r2
 800e3f0:	60cb      	str	r3, [r1, #12]
 800e3f2:	e001      	b.n	800e3f8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800e3f4:	2301      	movs	r3, #1
 800e3f6:	e000      	b.n	800e3fa <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800e3f8:	2300      	movs	r3, #0
}
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	3734      	adds	r7, #52	@ 0x34
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd90      	pop	{r4, r7, pc}
 800e402:	bf00      	nop
 800e404:	eefefffc 	.word	0xeefefffc

0800e408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b084      	sub	sp, #16
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
 800e410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d101      	bne.n	800e41c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e418:	2301      	movs	r3, #1
 800e41a:	e12d      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e41c:	4b98      	ldr	r3, [pc, #608]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	f003 0307 	and.w	r3, r3, #7
 800e424:	683a      	ldr	r2, [r7, #0]
 800e426:	429a      	cmp	r2, r3
 800e428:	d91b      	bls.n	800e462 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e42a:	4b95      	ldr	r3, [pc, #596]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	f023 0207 	bic.w	r2, r3, #7
 800e432:	4993      	ldr	r1, [pc, #588]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e434:	683b      	ldr	r3, [r7, #0]
 800e436:	4313      	orrs	r3, r2
 800e438:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e43a:	f7fc ffff 	bl	800b43c <HAL_GetTick>
 800e43e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e440:	e008      	b.n	800e454 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800e442:	f7fc fffb 	bl	800b43c <HAL_GetTick>
 800e446:	4602      	mov	r2, r0
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	1ad3      	subs	r3, r2, r3
 800e44c:	2b02      	cmp	r3, #2
 800e44e:	d901      	bls.n	800e454 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800e450:	2303      	movs	r3, #3
 800e452:	e111      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e454:	4b8a      	ldr	r3, [pc, #552]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	f003 0307 	and.w	r3, r3, #7
 800e45c:	683a      	ldr	r2, [r7, #0]
 800e45e:	429a      	cmp	r2, r3
 800e460:	d1ef      	bne.n	800e442 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	f003 0302 	and.w	r3, r3, #2
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d016      	beq.n	800e49c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	689b      	ldr	r3, [r3, #8]
 800e472:	4618      	mov	r0, r3
 800e474:	f7ff fafb 	bl	800da6e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e478:	f7fc ffe0 	bl	800b43c <HAL_GetTick>
 800e47c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800e47e:	e008      	b.n	800e492 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e480:	f7fc ffdc 	bl	800b43c <HAL_GetTick>
 800e484:	4602      	mov	r2, r0
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	1ad3      	subs	r3, r2, r3
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d901      	bls.n	800e492 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800e48e:	2303      	movs	r3, #3
 800e490:	e0f2      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800e492:	f7ff fbe8 	bl	800dc66 <LL_RCC_IsActiveFlag_HPRE>
 800e496:	4603      	mov	r3, r0
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d0f1      	beq.n	800e480 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	f003 0320 	and.w	r3, r3, #32
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d016      	beq.n	800e4d6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	695b      	ldr	r3, [r3, #20]
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f7ff faf2 	bl	800da96 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e4b2:	f7fc ffc3 	bl	800b43c <HAL_GetTick>
 800e4b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800e4b8:	e008      	b.n	800e4cc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e4ba:	f7fc ffbf 	bl	800b43c <HAL_GetTick>
 800e4be:	4602      	mov	r2, r0
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	1ad3      	subs	r3, r2, r3
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	d901      	bls.n	800e4cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800e4c8:	2303      	movs	r3, #3
 800e4ca:	e0d5      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800e4cc:	f7ff fbdd 	bl	800dc8a <LL_RCC_IsActiveFlag_C2HPRE>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d0f1      	beq.n	800e4ba <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d016      	beq.n	800e510 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	699b      	ldr	r3, [r3, #24]
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7ff faeb 	bl	800dac2 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e4ec:	f7fc ffa6 	bl	800b43c <HAL_GetTick>
 800e4f0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800e4f2:	e008      	b.n	800e506 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e4f4:	f7fc ffa2 	bl	800b43c <HAL_GetTick>
 800e4f8:	4602      	mov	r2, r0
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	1ad3      	subs	r3, r2, r3
 800e4fe:	2b02      	cmp	r3, #2
 800e500:	d901      	bls.n	800e506 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800e502:	2303      	movs	r3, #3
 800e504:	e0b8      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800e506:	f7ff fbd3 	bl	800dcb0 <LL_RCC_IsActiveFlag_SHDHPRE>
 800e50a:	4603      	mov	r3, r0
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d0f1      	beq.n	800e4f4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	f003 0304 	and.w	r3, r3, #4
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d016      	beq.n	800e54a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	68db      	ldr	r3, [r3, #12]
 800e520:	4618      	mov	r0, r3
 800e522:	f7ff fae5 	bl	800daf0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e526:	f7fc ff89 	bl	800b43c <HAL_GetTick>
 800e52a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800e52c:	e008      	b.n	800e540 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e52e:	f7fc ff85 	bl	800b43c <HAL_GetTick>
 800e532:	4602      	mov	r2, r0
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	1ad3      	subs	r3, r2, r3
 800e538:	2b02      	cmp	r3, #2
 800e53a:	d901      	bls.n	800e540 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800e53c:	2303      	movs	r3, #3
 800e53e:	e09b      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800e540:	f7ff fbc9 	bl	800dcd6 <LL_RCC_IsActiveFlag_PPRE1>
 800e544:	4603      	mov	r3, r0
 800e546:	2b00      	cmp	r3, #0
 800e548:	d0f1      	beq.n	800e52e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	f003 0308 	and.w	r3, r3, #8
 800e552:	2b00      	cmp	r3, #0
 800e554:	d017      	beq.n	800e586 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	691b      	ldr	r3, [r3, #16]
 800e55a:	00db      	lsls	r3, r3, #3
 800e55c:	4618      	mov	r0, r3
 800e55e:	f7ff fadb 	bl	800db18 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800e562:	f7fc ff6b 	bl	800b43c <HAL_GetTick>
 800e566:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800e568:	e008      	b.n	800e57c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800e56a:	f7fc ff67 	bl	800b43c <HAL_GetTick>
 800e56e:	4602      	mov	r2, r0
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	1ad3      	subs	r3, r2, r3
 800e574:	2b02      	cmp	r3, #2
 800e576:	d901      	bls.n	800e57c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800e578:	2303      	movs	r3, #3
 800e57a:	e07d      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800e57c:	f7ff fbbd 	bl	800dcfa <LL_RCC_IsActiveFlag_PPRE2>
 800e580:	4603      	mov	r3, r0
 800e582:	2b00      	cmp	r3, #0
 800e584:	d0f1      	beq.n	800e56a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	f003 0301 	and.w	r3, r3, #1
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d043      	beq.n	800e61a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	685b      	ldr	r3, [r3, #4]
 800e596:	2b02      	cmp	r3, #2
 800e598:	d106      	bne.n	800e5a8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800e59a:	f7ff f87b 	bl	800d694 <LL_RCC_HSE_IsReady>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d11e      	bne.n	800e5e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	e067      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	685b      	ldr	r3, [r3, #4]
 800e5ac:	2b03      	cmp	r3, #3
 800e5ae:	d106      	bne.n	800e5be <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800e5b0:	f7ff fb16 	bl	800dbe0 <LL_RCC_PLL_IsReady>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d113      	bne.n	800e5e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	e05c      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	685b      	ldr	r3, [r3, #4]
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d106      	bne.n	800e5d4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800e5c6:	f7ff f9e3 	bl	800d990 <LL_RCC_MSI_IsReady>
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d108      	bne.n	800e5e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e5d0:	2301      	movs	r3, #1
 800e5d2:	e051      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800e5d4:	f7ff f88e 	bl	800d6f4 <LL_RCC_HSI_IsReady>
 800e5d8:	4603      	mov	r3, r0
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d101      	bne.n	800e5e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800e5de:	2301      	movs	r3, #1
 800e5e0:	e04a      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	685b      	ldr	r3, [r3, #4]
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f7ff fa21 	bl	800da2e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e5ec:	f7fc ff26 	bl	800b43c <HAL_GetTick>
 800e5f0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e5f2:	e00a      	b.n	800e60a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e5f4:	f7fc ff22 	bl	800b43c <HAL_GetTick>
 800e5f8:	4602      	mov	r2, r0
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	1ad3      	subs	r3, r2, r3
 800e5fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e602:	4293      	cmp	r3, r2
 800e604:	d901      	bls.n	800e60a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800e606:	2303      	movs	r3, #3
 800e608:	e036      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e60a:	f7ff fa24 	bl	800da56 <LL_RCC_GetSysClkSource>
 800e60e:	4602      	mov	r2, r0
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	685b      	ldr	r3, [r3, #4]
 800e614:	009b      	lsls	r3, r3, #2
 800e616:	429a      	cmp	r2, r3
 800e618:	d1ec      	bne.n	800e5f4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e61a:	4b19      	ldr	r3, [pc, #100]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	f003 0307 	and.w	r3, r3, #7
 800e622:	683a      	ldr	r2, [r7, #0]
 800e624:	429a      	cmp	r2, r3
 800e626:	d21b      	bcs.n	800e660 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e628:	4b15      	ldr	r3, [pc, #84]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	f023 0207 	bic.w	r2, r3, #7
 800e630:	4913      	ldr	r1, [pc, #76]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	4313      	orrs	r3, r2
 800e636:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e638:	f7fc ff00 	bl	800b43c <HAL_GetTick>
 800e63c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e63e:	e008      	b.n	800e652 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800e640:	f7fc fefc 	bl	800b43c <HAL_GetTick>
 800e644:	4602      	mov	r2, r0
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	1ad3      	subs	r3, r2, r3
 800e64a:	2b02      	cmp	r3, #2
 800e64c:	d901      	bls.n	800e652 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800e64e:	2303      	movs	r3, #3
 800e650:	e012      	b.n	800e678 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e652:	4b0b      	ldr	r3, [pc, #44]	@ (800e680 <HAL_RCC_ClockConfig+0x278>)
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	f003 0307 	and.w	r3, r3, #7
 800e65a:	683a      	ldr	r2, [r7, #0]
 800e65c:	429a      	cmp	r2, r3
 800e65e:	d1ef      	bne.n	800e640 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800e660:	f000 f87e 	bl	800e760 <HAL_RCC_GetHCLKFreq>
 800e664:	4603      	mov	r3, r0
 800e666:	4a07      	ldr	r2, [pc, #28]	@ (800e684 <HAL_RCC_ClockConfig+0x27c>)
 800e668:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800e66a:	f7fc fef3 	bl	800b454 <HAL_GetTickPrio>
 800e66e:	4603      	mov	r3, r0
 800e670:	4618      	mov	r0, r3
 800e672:	f7fc fe95 	bl	800b3a0 <HAL_InitTick>
 800e676:	4603      	mov	r3, r0
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3710      	adds	r7, #16
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}
 800e680:	58004000 	.word	0x58004000
 800e684:	20000008 	.word	0x20000008

0800e688 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e688:	b590      	push	{r4, r7, lr}
 800e68a:	b085      	sub	sp, #20
 800e68c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e68e:	f7ff f9e2 	bl	800da56 <LL_RCC_GetSysClkSource>
 800e692:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d10a      	bne.n	800e6b0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800e69a:	f7ff f99e 	bl	800d9da <LL_RCC_MSI_GetRange>
 800e69e:	4603      	mov	r3, r0
 800e6a0:	091b      	lsrs	r3, r3, #4
 800e6a2:	f003 030f 	and.w	r3, r3, #15
 800e6a6:	4a2b      	ldr	r2, [pc, #172]	@ (800e754 <HAL_RCC_GetSysClockFreq+0xcc>)
 800e6a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6ac:	60fb      	str	r3, [r7, #12]
 800e6ae:	e04b      	b.n	800e748 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	2b04      	cmp	r3, #4
 800e6b4:	d102      	bne.n	800e6bc <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e6b6:	4b28      	ldr	r3, [pc, #160]	@ (800e758 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e6b8:	60fb      	str	r3, [r7, #12]
 800e6ba:	e045      	b.n	800e748 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2b08      	cmp	r3, #8
 800e6c0:	d10a      	bne.n	800e6d8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800e6c2:	f7fe ffb7 	bl	800d634 <LL_RCC_HSE_IsEnabledDiv2>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	2b01      	cmp	r3, #1
 800e6ca:	d102      	bne.n	800e6d2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800e6cc:	4b22      	ldr	r3, [pc, #136]	@ (800e758 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e6ce:	60fb      	str	r3, [r7, #12]
 800e6d0:	e03a      	b.n	800e748 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800e6d2:	4b22      	ldr	r3, [pc, #136]	@ (800e75c <HAL_RCC_GetSysClockFreq+0xd4>)
 800e6d4:	60fb      	str	r3, [r7, #12]
 800e6d6:	e037      	b.n	800e748 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800e6d8:	f7ff fab9 	bl	800dc4e <LL_RCC_PLL_GetMainSource>
 800e6dc:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	2b02      	cmp	r3, #2
 800e6e2:	d003      	beq.n	800e6ec <HAL_RCC_GetSysClockFreq+0x64>
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	2b03      	cmp	r3, #3
 800e6e8:	d003      	beq.n	800e6f2 <HAL_RCC_GetSysClockFreq+0x6a>
 800e6ea:	e00d      	b.n	800e708 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800e6ec:	4b1a      	ldr	r3, [pc, #104]	@ (800e758 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e6ee:	60bb      	str	r3, [r7, #8]
        break;
 800e6f0:	e015      	b.n	800e71e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800e6f2:	f7fe ff9f 	bl	800d634 <LL_RCC_HSE_IsEnabledDiv2>
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	2b01      	cmp	r3, #1
 800e6fa:	d102      	bne.n	800e702 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800e6fc:	4b16      	ldr	r3, [pc, #88]	@ (800e758 <HAL_RCC_GetSysClockFreq+0xd0>)
 800e6fe:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800e700:	e00d      	b.n	800e71e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800e702:	4b16      	ldr	r3, [pc, #88]	@ (800e75c <HAL_RCC_GetSysClockFreq+0xd4>)
 800e704:	60bb      	str	r3, [r7, #8]
        break;
 800e706:	e00a      	b.n	800e71e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800e708:	f7ff f967 	bl	800d9da <LL_RCC_MSI_GetRange>
 800e70c:	4603      	mov	r3, r0
 800e70e:	091b      	lsrs	r3, r3, #4
 800e710:	f003 030f 	and.w	r3, r3, #15
 800e714:	4a0f      	ldr	r2, [pc, #60]	@ (800e754 <HAL_RCC_GetSysClockFreq+0xcc>)
 800e716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e71a:	60bb      	str	r3, [r7, #8]
        break;
 800e71c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800e71e:	f7ff fa71 	bl	800dc04 <LL_RCC_PLL_GetN>
 800e722:	4602      	mov	r2, r0
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	fb03 f402 	mul.w	r4, r3, r2
 800e72a:	f7ff fa84 	bl	800dc36 <LL_RCC_PLL_GetDivider>
 800e72e:	4603      	mov	r3, r0
 800e730:	091b      	lsrs	r3, r3, #4
 800e732:	3301      	adds	r3, #1
 800e734:	fbb4 f4f3 	udiv	r4, r4, r3
 800e738:	f7ff fa71 	bl	800dc1e <LL_RCC_PLL_GetR>
 800e73c:	4603      	mov	r3, r0
 800e73e:	0f5b      	lsrs	r3, r3, #29
 800e740:	3301      	adds	r3, #1
 800e742:	fbb4 f3f3 	udiv	r3, r4, r3
 800e746:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800e748:	68fb      	ldr	r3, [r7, #12]
}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3714      	adds	r7, #20
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd90      	pop	{r4, r7, pc}
 800e752:	bf00      	nop
 800e754:	08019df4 	.word	0x08019df4
 800e758:	00f42400 	.word	0x00f42400
 800e75c:	01e84800 	.word	0x01e84800

0800e760 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e760:	b598      	push	{r3, r4, r7, lr}
 800e762:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800e764:	f7ff ff90 	bl	800e688 <HAL_RCC_GetSysClockFreq>
 800e768:	4604      	mov	r4, r0
 800e76a:	f7ff f9e9 	bl	800db40 <LL_RCC_GetAHBPrescaler>
 800e76e:	4603      	mov	r3, r0
 800e770:	091b      	lsrs	r3, r3, #4
 800e772:	f003 030f 	and.w	r3, r3, #15
 800e776:	4a03      	ldr	r2, [pc, #12]	@ (800e784 <HAL_RCC_GetHCLKFreq+0x24>)
 800e778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e77c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800e780:	4618      	mov	r0, r3
 800e782:	bd98      	pop	{r3, r4, r7, pc}
 800e784:	08019d94 	.word	0x08019d94

0800e788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e788:	b598      	push	{r3, r4, r7, lr}
 800e78a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800e78c:	f7ff ffe8 	bl	800e760 <HAL_RCC_GetHCLKFreq>
 800e790:	4604      	mov	r4, r0
 800e792:	f7ff f9ef 	bl	800db74 <LL_RCC_GetAPB1Prescaler>
 800e796:	4603      	mov	r3, r0
 800e798:	0a1b      	lsrs	r3, r3, #8
 800e79a:	f003 0307 	and.w	r3, r3, #7
 800e79e:	4a04      	ldr	r2, [pc, #16]	@ (800e7b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e7a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e7a4:	f003 031f 	and.w	r3, r3, #31
 800e7a8:	fa24 f303 	lsr.w	r3, r4, r3
}
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	bd98      	pop	{r3, r4, r7, pc}
 800e7b0:	08019dd4 	.word	0x08019dd4

0800e7b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e7b4:	b598      	push	{r3, r4, r7, lr}
 800e7b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800e7b8:	f7ff ffd2 	bl	800e760 <HAL_RCC_GetHCLKFreq>
 800e7bc:	4604      	mov	r4, r0
 800e7be:	f7ff f9e5 	bl	800db8c <LL_RCC_GetAPB2Prescaler>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	0adb      	lsrs	r3, r3, #11
 800e7c6:	f003 0307 	and.w	r3, r3, #7
 800e7ca:	4a04      	ldr	r2, [pc, #16]	@ (800e7dc <HAL_RCC_GetPCLK2Freq+0x28>)
 800e7cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e7d0:	f003 031f 	and.w	r3, r3, #31
 800e7d4:	fa24 f303 	lsr.w	r3, r4, r3
}
 800e7d8:	4618      	mov	r0, r3
 800e7da:	bd98      	pop	{r3, r4, r7, pc}
 800e7dc:	08019dd4 	.word	0x08019dd4

0800e7e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800e7e0:	b590      	push	{r4, r7, lr}
 800e7e2:	b085      	sub	sp, #20
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	2bb0      	cmp	r3, #176	@ 0xb0
 800e7ec:	d903      	bls.n	800e7f6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800e7ee:	4b15      	ldr	r3, [pc, #84]	@ (800e844 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800e7f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7f2:	60fb      	str	r3, [r7, #12]
 800e7f4:	e007      	b.n	800e806 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	091b      	lsrs	r3, r3, #4
 800e7fa:	f003 030f 	and.w	r3, r3, #15
 800e7fe:	4a11      	ldr	r2, [pc, #68]	@ (800e844 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800e800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e804:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800e806:	f7ff f9a7 	bl	800db58 <LL_RCC_GetAHB4Prescaler>
 800e80a:	4603      	mov	r3, r0
 800e80c:	091b      	lsrs	r3, r3, #4
 800e80e:	f003 030f 	and.w	r3, r3, #15
 800e812:	4a0d      	ldr	r2, [pc, #52]	@ (800e848 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800e814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e818:	68fa      	ldr	r2, [r7, #12]
 800e81a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e81e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800e820:	68bb      	ldr	r3, [r7, #8]
 800e822:	4a0a      	ldr	r2, [pc, #40]	@ (800e84c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800e824:	fba2 2303 	umull	r2, r3, r2, r3
 800e828:	0c9c      	lsrs	r4, r3, #18
 800e82a:	f7fe fef5 	bl	800d618 <HAL_PWREx_GetVoltageRange>
 800e82e:	4603      	mov	r3, r0
 800e830:	4619      	mov	r1, r3
 800e832:	4620      	mov	r0, r4
 800e834:	f000 f80c 	bl	800e850 <RCC_SetFlashLatency>
 800e838:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800e83a:	4618      	mov	r0, r3
 800e83c:	3714      	adds	r7, #20
 800e83e:	46bd      	mov	sp, r7
 800e840:	bd90      	pop	{r4, r7, pc}
 800e842:	bf00      	nop
 800e844:	08019df4 	.word	0x08019df4
 800e848:	08019d94 	.word	0x08019d94
 800e84c:	431bde83 	.word	0x431bde83

0800e850 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800e850:	b590      	push	{r4, r7, lr}
 800e852:	b093      	sub	sp, #76	@ 0x4c
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
 800e858:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800e85a:	4b37      	ldr	r3, [pc, #220]	@ (800e938 <RCC_SetFlashLatency+0xe8>)
 800e85c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800e860:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e862:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800e866:	4a35      	ldr	r2, [pc, #212]	@ (800e93c <RCC_SetFlashLatency+0xec>)
 800e868:	f107 031c 	add.w	r3, r7, #28
 800e86c:	ca07      	ldmia	r2, {r0, r1, r2}
 800e86e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800e872:	4b33      	ldr	r3, [pc, #204]	@ (800e940 <RCC_SetFlashLatency+0xf0>)
 800e874:	f107 040c 	add.w	r4, r7, #12
 800e878:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e87a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800e87e:	2300      	movs	r3, #0
 800e880:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e888:	d11a      	bne.n	800e8c0 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800e88a:	2300      	movs	r3, #0
 800e88c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e88e:	e013      	b.n	800e8b8 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800e890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e892:	009b      	lsls	r3, r3, #2
 800e894:	3348      	adds	r3, #72	@ 0x48
 800e896:	443b      	add	r3, r7
 800e898:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800e89c:	687a      	ldr	r2, [r7, #4]
 800e89e:	429a      	cmp	r2, r3
 800e8a0:	d807      	bhi.n	800e8b2 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800e8a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e8a4:	009b      	lsls	r3, r3, #2
 800e8a6:	3348      	adds	r3, #72	@ 0x48
 800e8a8:	443b      	add	r3, r7
 800e8aa:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800e8ae:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800e8b0:	e020      	b.n	800e8f4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800e8b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e8b4:	3301      	adds	r3, #1
 800e8b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e8b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e8ba:	2b03      	cmp	r3, #3
 800e8bc:	d9e8      	bls.n	800e890 <RCC_SetFlashLatency+0x40>
 800e8be:	e019      	b.n	800e8f4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e8c4:	e013      	b.n	800e8ee <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800e8c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8c8:	009b      	lsls	r3, r3, #2
 800e8ca:	3348      	adds	r3, #72	@ 0x48
 800e8cc:	443b      	add	r3, r7
 800e8ce:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800e8d2:	687a      	ldr	r2, [r7, #4]
 800e8d4:	429a      	cmp	r2, r3
 800e8d6:	d807      	bhi.n	800e8e8 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800e8d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	3348      	adds	r3, #72	@ 0x48
 800e8de:	443b      	add	r3, r7
 800e8e0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800e8e4:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800e8e6:	e005      	b.n	800e8f4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800e8e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8ea:	3301      	adds	r3, #1
 800e8ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e8ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8f0:	2b02      	cmp	r3, #2
 800e8f2:	d9e8      	bls.n	800e8c6 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800e8f4:	4b13      	ldr	r3, [pc, #76]	@ (800e944 <RCC_SetFlashLatency+0xf4>)
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	f023 0207 	bic.w	r2, r3, #7
 800e8fc:	4911      	ldr	r1, [pc, #68]	@ (800e944 <RCC_SetFlashLatency+0xf4>)
 800e8fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e900:	4313      	orrs	r3, r2
 800e902:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800e904:	f7fc fd9a 	bl	800b43c <HAL_GetTick>
 800e908:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800e90a:	e008      	b.n	800e91e <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800e90c:	f7fc fd96 	bl	800b43c <HAL_GetTick>
 800e910:	4602      	mov	r2, r0
 800e912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e914:	1ad3      	subs	r3, r2, r3
 800e916:	2b02      	cmp	r3, #2
 800e918:	d901      	bls.n	800e91e <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800e91a:	2303      	movs	r3, #3
 800e91c:	e007      	b.n	800e92e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800e91e:	4b09      	ldr	r3, [pc, #36]	@ (800e944 <RCC_SetFlashLatency+0xf4>)
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	f003 0307 	and.w	r3, r3, #7
 800e926:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e928:	429a      	cmp	r2, r3
 800e92a:	d1ef      	bne.n	800e90c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800e92c:	2300      	movs	r3, #0
}
 800e92e:	4618      	mov	r0, r3
 800e930:	374c      	adds	r7, #76	@ 0x4c
 800e932:	46bd      	mov	sp, r7
 800e934:	bd90      	pop	{r4, r7, pc}
 800e936:	bf00      	nop
 800e938:	080191e0 	.word	0x080191e0
 800e93c:	080191f0 	.word	0x080191f0
 800e940:	080191fc 	.word	0x080191fc
 800e944:	58004000 	.word	0x58004000

0800e948 <LL_RCC_LSE_IsEnabled>:
{
 800e948:	b480      	push	{r7}
 800e94a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800e94c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e954:	f003 0301 	and.w	r3, r3, #1
 800e958:	2b01      	cmp	r3, #1
 800e95a:	d101      	bne.n	800e960 <LL_RCC_LSE_IsEnabled+0x18>
 800e95c:	2301      	movs	r3, #1
 800e95e:	e000      	b.n	800e962 <LL_RCC_LSE_IsEnabled+0x1a>
 800e960:	2300      	movs	r3, #0
}
 800e962:	4618      	mov	r0, r3
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr

0800e96c <LL_RCC_LSE_IsReady>:
{
 800e96c:	b480      	push	{r7}
 800e96e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800e970:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e978:	f003 0302 	and.w	r3, r3, #2
 800e97c:	2b02      	cmp	r3, #2
 800e97e:	d101      	bne.n	800e984 <LL_RCC_LSE_IsReady+0x18>
 800e980:	2301      	movs	r3, #1
 800e982:	e000      	b.n	800e986 <LL_RCC_LSE_IsReady+0x1a>
 800e984:	2300      	movs	r3, #0
}
 800e986:	4618      	mov	r0, r3
 800e988:	46bd      	mov	sp, r7
 800e98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98e:	4770      	bx	lr

0800e990 <LL_RCC_SetRFWKPClockSource>:
{
 800e990:	b480      	push	{r7}
 800e992:	b083      	sub	sp, #12
 800e994:	af00      	add	r7, sp, #0
 800e996:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800e998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e99c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e9a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e9a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	4313      	orrs	r3, r2
 800e9ac:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800e9b0:	bf00      	nop
 800e9b2:	370c      	adds	r7, #12
 800e9b4:	46bd      	mov	sp, r7
 800e9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ba:	4770      	bx	lr

0800e9bc <LL_RCC_SetSMPSClockSource>:
{
 800e9bc:	b480      	push	{r7}
 800e9be:	b083      	sub	sp, #12
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800e9c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9ca:	f023 0203 	bic.w	r2, r3, #3
 800e9ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	4313      	orrs	r3, r2
 800e9d6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800e9d8:	bf00      	nop
 800e9da:	370c      	adds	r7, #12
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr

0800e9e4 <LL_RCC_SetSMPSPrescaler>:
{
 800e9e4:	b480      	push	{r7}
 800e9e6:	b083      	sub	sp, #12
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800e9ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e9f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9f2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e9f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	4313      	orrs	r3, r2
 800e9fe:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ea00:	bf00      	nop
 800ea02:	370c      	adds	r7, #12
 800ea04:	46bd      	mov	sp, r7
 800ea06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0a:	4770      	bx	lr

0800ea0c <LL_RCC_SetUSARTClockSource>:
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800ea14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ea18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea1c:	f023 0203 	bic.w	r2, r3, #3
 800ea20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	4313      	orrs	r3, r2
 800ea28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ea2c:	bf00      	nop
 800ea2e:	370c      	adds	r7, #12
 800ea30:	46bd      	mov	sp, r7
 800ea32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea36:	4770      	bx	lr

0800ea38 <LL_RCC_SetLPUARTClockSource>:
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b083      	sub	sp, #12
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800ea40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ea44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea48:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ea4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	4313      	orrs	r3, r2
 800ea54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ea58:	bf00      	nop
 800ea5a:	370c      	adds	r7, #12
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea62:	4770      	bx	lr

0800ea64 <LL_RCC_SetI2CClockSource>:
{
 800ea64:	b480      	push	{r7}
 800ea66:	b083      	sub	sp, #12
 800ea68:	af00      	add	r7, sp, #0
 800ea6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800ea6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ea70:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	091b      	lsrs	r3, r3, #4
 800ea78:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800ea7c:	43db      	mvns	r3, r3
 800ea7e:	401a      	ands	r2, r3
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	011b      	lsls	r3, r3, #4
 800ea84:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800ea88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ea8c:	4313      	orrs	r3, r2
 800ea8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ea92:	bf00      	nop
 800ea94:	370c      	adds	r7, #12
 800ea96:	46bd      	mov	sp, r7
 800ea98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9c:	4770      	bx	lr

0800ea9e <LL_RCC_SetLPTIMClockSource>:
{
 800ea9e:	b480      	push	{r7}
 800eaa0:	b083      	sub	sp, #12
 800eaa2:	af00      	add	r7, sp, #0
 800eaa4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800eaa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eaaa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	0c1b      	lsrs	r3, r3, #16
 800eab2:	041b      	lsls	r3, r3, #16
 800eab4:	43db      	mvns	r3, r3
 800eab6:	401a      	ands	r2, r3
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	041b      	lsls	r3, r3, #16
 800eabc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800eac0:	4313      	orrs	r3, r2
 800eac2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800eac6:	bf00      	nop
 800eac8:	370c      	adds	r7, #12
 800eaca:	46bd      	mov	sp, r7
 800eacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead0:	4770      	bx	lr

0800ead2 <LL_RCC_SetSAIClockSource>:
{
 800ead2:	b480      	push	{r7}
 800ead4:	b083      	sub	sp, #12
 800ead6:	af00      	add	r7, sp, #0
 800ead8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800eada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eae2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800eae6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	4313      	orrs	r3, r2
 800eaee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800eaf2:	bf00      	nop
 800eaf4:	370c      	adds	r7, #12
 800eaf6:	46bd      	mov	sp, r7
 800eaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafc:	4770      	bx	lr

0800eafe <LL_RCC_SetRNGClockSource>:
{
 800eafe:	b480      	push	{r7}
 800eb00:	b083      	sub	sp, #12
 800eb02:	af00      	add	r7, sp, #0
 800eb04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800eb06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eb0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb0e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800eb12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	4313      	orrs	r3, r2
 800eb1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800eb1e:	bf00      	nop
 800eb20:	370c      	adds	r7, #12
 800eb22:	46bd      	mov	sp, r7
 800eb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb28:	4770      	bx	lr

0800eb2a <LL_RCC_SetCLK48ClockSource>:
{
 800eb2a:	b480      	push	{r7}
 800eb2c:	b083      	sub	sp, #12
 800eb2e:	af00      	add	r7, sp, #0
 800eb30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800eb32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eb36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb3a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800eb3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	4313      	orrs	r3, r2
 800eb46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800eb4a:	bf00      	nop
 800eb4c:	370c      	adds	r7, #12
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb54:	4770      	bx	lr

0800eb56 <LL_RCC_SetUSBClockSource>:
{
 800eb56:	b580      	push	{r7, lr}
 800eb58:	b082      	sub	sp, #8
 800eb5a:	af00      	add	r7, sp, #0
 800eb5c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800eb5e:	6878      	ldr	r0, [r7, #4]
 800eb60:	f7ff ffe3 	bl	800eb2a <LL_RCC_SetCLK48ClockSource>
}
 800eb64:	bf00      	nop
 800eb66:	3708      	adds	r7, #8
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}

0800eb6c <LL_RCC_SetADCClockSource>:
{
 800eb6c:	b480      	push	{r7}
 800eb6e:	b083      	sub	sp, #12
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800eb74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eb78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb7c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800eb80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	4313      	orrs	r3, r2
 800eb88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800eb8c:	bf00      	nop
 800eb8e:	370c      	adds	r7, #12
 800eb90:	46bd      	mov	sp, r7
 800eb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb96:	4770      	bx	lr

0800eb98 <LL_RCC_SetRTCClockSource>:
{
 800eb98:	b480      	push	{r7}
 800eb9a:	b083      	sub	sp, #12
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800eba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eba8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ebac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800ebb8:	bf00      	nop
 800ebba:	370c      	adds	r7, #12
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc2:	4770      	bx	lr

0800ebc4 <LL_RCC_GetRTCClockSource>:
{
 800ebc4:	b480      	push	{r7}
 800ebc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800ebc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ebcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebdc:	4770      	bx	lr

0800ebde <LL_RCC_ForceBackupDomainReset>:
{
 800ebde:	b480      	push	{r7}
 800ebe0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800ebe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ebe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ebee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ebf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ebf6:	bf00      	nop
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr

0800ec00 <LL_RCC_ReleaseBackupDomainReset>:
{
 800ec00:	b480      	push	{r7}
 800ec02:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800ec04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ec10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ec14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800ec18:	bf00      	nop
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec20:	4770      	bx	lr

0800ec22 <LL_RCC_PLLSAI1_Enable>:
{
 800ec22:	b480      	push	{r7}
 800ec24:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800ec26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ec30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ec34:	6013      	str	r3, [r2, #0]
}
 800ec36:	bf00      	nop
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3e:	4770      	bx	lr

0800ec40 <LL_RCC_PLLSAI1_Disable>:
{
 800ec40:	b480      	push	{r7}
 800ec42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800ec44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ec4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ec52:	6013      	str	r3, [r2, #0]
}
 800ec54:	bf00      	nop
 800ec56:	46bd      	mov	sp, r7
 800ec58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec5c:	4770      	bx	lr

0800ec5e <LL_RCC_PLLSAI1_IsReady>:
{
 800ec5e:	b480      	push	{r7}
 800ec60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800ec62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ec6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ec70:	d101      	bne.n	800ec76 <LL_RCC_PLLSAI1_IsReady+0x18>
 800ec72:	2301      	movs	r3, #1
 800ec74:	e000      	b.n	800ec78 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800ec76:	2300      	movs	r3, #0
}
 800ec78:	4618      	mov	r0, r3
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec80:	4770      	bx	lr

0800ec82 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ec82:	b580      	push	{r7, lr}
 800ec84:	b088      	sub	sp, #32
 800ec86:	af00      	add	r7, sp, #0
 800ec88:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800ec8e:	2300      	movs	r3, #0
 800ec90:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d034      	beq.n	800ed08 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eca2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800eca6:	d021      	beq.n	800ecec <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800eca8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ecac:	d81b      	bhi.n	800ece6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ecae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ecb2:	d01d      	beq.n	800ecf0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800ecb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ecb8:	d815      	bhi.n	800ece6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d00b      	beq.n	800ecd6 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800ecbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ecc2:	d110      	bne.n	800ece6 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800ecc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ecc8:	68db      	ldr	r3, [r3, #12]
 800ecca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ecce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ecd2:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800ecd4:	e00d      	b.n	800ecf2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	3304      	adds	r3, #4
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f000 f947 	bl	800ef6e <RCCEx_PLLSAI1_ConfigNP>
 800ece0:	4603      	mov	r3, r0
 800ece2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800ece4:	e005      	b.n	800ecf2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800ece6:	2301      	movs	r3, #1
 800ece8:	77fb      	strb	r3, [r7, #31]
        break;
 800ecea:	e002      	b.n	800ecf2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800ecec:	bf00      	nop
 800ecee:	e000      	b.n	800ecf2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800ecf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ecf2:	7ffb      	ldrb	r3, [r7, #31]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d105      	bne.n	800ed04 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f7ff fee8 	bl	800ead2 <LL_RCC_SetSAIClockSource>
 800ed02:	e001      	b.n	800ed08 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed04:	7ffb      	ldrb	r3, [r7, #31]
 800ed06:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d046      	beq.n	800eda2 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800ed14:	f7ff ff56 	bl	800ebc4 <LL_RCC_GetRTCClockSource>
 800ed18:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed1e:	69ba      	ldr	r2, [r7, #24]
 800ed20:	429a      	cmp	r2, r3
 800ed22:	d03c      	beq.n	800ed9e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ed24:	f7fe fc68 	bl	800d5f8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800ed28:	69bb      	ldr	r3, [r7, #24]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d105      	bne.n	800ed3a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed32:	4618      	mov	r0, r3
 800ed34:	f7ff ff30 	bl	800eb98 <LL_RCC_SetRTCClockSource>
 800ed38:	e02e      	b.n	800ed98 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800ed3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ed3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed42:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800ed44:	f7ff ff4b 	bl	800ebde <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800ed48:	f7ff ff5a 	bl	800ec00 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800ed4c:	697b      	ldr	r3, [r7, #20]
 800ed4e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed56:	4313      	orrs	r3, r2
 800ed58:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800ed5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800ed64:	f7ff fdf0 	bl	800e948 <LL_RCC_LSE_IsEnabled>
 800ed68:	4603      	mov	r3, r0
 800ed6a:	2b01      	cmp	r3, #1
 800ed6c:	d114      	bne.n	800ed98 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ed6e:	f7fc fb65 	bl	800b43c <HAL_GetTick>
 800ed72:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800ed74:	e00b      	b.n	800ed8e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ed76:	f7fc fb61 	bl	800b43c <HAL_GetTick>
 800ed7a:	4602      	mov	r2, r0
 800ed7c:	693b      	ldr	r3, [r7, #16]
 800ed7e:	1ad3      	subs	r3, r2, r3
 800ed80:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ed84:	4293      	cmp	r3, r2
 800ed86:	d902      	bls.n	800ed8e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800ed88:	2303      	movs	r3, #3
 800ed8a:	77fb      	strb	r3, [r7, #31]
              break;
 800ed8c:	e004      	b.n	800ed98 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800ed8e:	f7ff fded 	bl	800e96c <LL_RCC_LSE_IsReady>
 800ed92:	4603      	mov	r3, r0
 800ed94:	2b01      	cmp	r3, #1
 800ed96:	d1ee      	bne.n	800ed76 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800ed98:	7ffb      	ldrb	r3, [r7, #31]
 800ed9a:	77bb      	strb	r3, [r7, #30]
 800ed9c:	e001      	b.n	800eda2 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed9e:	7ffb      	ldrb	r3, [r7, #31]
 800eda0:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	f003 0301 	and.w	r3, r3, #1
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d004      	beq.n	800edb8 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	699b      	ldr	r3, [r3, #24]
 800edb2:	4618      	mov	r0, r3
 800edb4:	f7ff fe2a 	bl	800ea0c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	f003 0302 	and.w	r3, r3, #2
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d004      	beq.n	800edce <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	69db      	ldr	r3, [r3, #28]
 800edc8:	4618      	mov	r0, r3
 800edca:	f7ff fe35 	bl	800ea38 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	f003 0310 	and.w	r3, r3, #16
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d004      	beq.n	800ede4 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edde:	4618      	mov	r0, r3
 800ede0:	f7ff fe5d 	bl	800ea9e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f003 0320 	and.w	r3, r3, #32
 800edec:	2b00      	cmp	r3, #0
 800edee:	d004      	beq.n	800edfa <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edf4:	4618      	mov	r0, r3
 800edf6:	f7ff fe52 	bl	800ea9e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	f003 0304 	and.w	r3, r3, #4
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d004      	beq.n	800ee10 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	6a1b      	ldr	r3, [r3, #32]
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f7ff fe2a 	bl	800ea64 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	f003 0308 	and.w	r3, r3, #8
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d004      	beq.n	800ee26 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee20:	4618      	mov	r0, r3
 800ee22:	f7ff fe1f 	bl	800ea64 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d022      	beq.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee36:	4618      	mov	r0, r3
 800ee38:	f7ff fe8d 	bl	800eb56 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ee44:	d107      	bne.n	800ee56 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800ee46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ee4a:	68db      	ldr	r3, [r3, #12]
 800ee4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ee50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ee54:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ee5e:	d10b      	bne.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	3304      	adds	r3, #4
 800ee64:	4618      	mov	r0, r3
 800ee66:	f000 f8dd 	bl	800f024 <RCCEx_PLLSAI1_ConfigNQ>
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ee6e:	7ffb      	ldrb	r3, [r7, #31]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d001      	beq.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800ee74:	7ffb      	ldrb	r3, [r7, #31]
 800ee76:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d02b      	beq.n	800eedc <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee8c:	d008      	beq.n	800eea0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ee96:	d003      	beq.n	800eea0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d105      	bne.n	800eeac <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eea4:	4618      	mov	r0, r3
 800eea6:	f7ff fe2a 	bl	800eafe <LL_RCC_SetRNGClockSource>
 800eeaa:	e00a      	b.n	800eec2 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eeb4:	60fb      	str	r3, [r7, #12]
 800eeb6:	2000      	movs	r0, #0
 800eeb8:	f7ff fe21 	bl	800eafe <LL_RCC_SetRNGClockSource>
 800eebc:	68f8      	ldr	r0, [r7, #12]
 800eebe:	f7ff fe34 	bl	800eb2a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eec6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800eeca:	d107      	bne.n	800eedc <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800eecc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eed0:	68db      	ldr	r3, [r3, #12]
 800eed2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800eed6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800eeda:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d022      	beq.n	800ef2e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eeec:	4618      	mov	r0, r3
 800eeee:	f7ff fe3d 	bl	800eb6c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eefa:	d107      	bne.n	800ef0c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800eefc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ef00:	68db      	ldr	r3, [r3, #12]
 800ef02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ef06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ef0a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ef10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ef14:	d10b      	bne.n	800ef2e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	3304      	adds	r3, #4
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f000 f8dd 	bl	800f0da <RCCEx_PLLSAI1_ConfigNR>
 800ef20:	4603      	mov	r3, r0
 800ef22:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ef24:	7ffb      	ldrb	r3, [r7, #31]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d001      	beq.n	800ef2e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800ef2a:	7ffb      	ldrb	r3, [r7, #31]
 800ef2c:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d004      	beq.n	800ef44 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef3e:	4618      	mov	r0, r3
 800ef40:	f7ff fd26 	bl	800e990 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d009      	beq.n	800ef64 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef54:	4618      	mov	r0, r3
 800ef56:	f7ff fd45 	bl	800e9e4 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f7ff fd2c 	bl	800e9bc <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800ef64:	7fbb      	ldrb	r3, [r7, #30]
}
 800ef66:	4618      	mov	r0, r3
 800ef68:	3720      	adds	r7, #32
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	bd80      	pop	{r7, pc}

0800ef6e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800ef6e:	b580      	push	{r7, lr}
 800ef70:	b084      	sub	sp, #16
 800ef72:	af00      	add	r7, sp, #0
 800ef74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ef76:	2300      	movs	r3, #0
 800ef78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800ef7a:	f7ff fe61 	bl	800ec40 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ef7e:	f7fc fa5d 	bl	800b43c <HAL_GetTick>
 800ef82:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ef84:	e009      	b.n	800ef9a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ef86:	f7fc fa59 	bl	800b43c <HAL_GetTick>
 800ef8a:	4602      	mov	r2, r0
 800ef8c:	68bb      	ldr	r3, [r7, #8]
 800ef8e:	1ad3      	subs	r3, r2, r3
 800ef90:	2b02      	cmp	r3, #2
 800ef92:	d902      	bls.n	800ef9a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800ef94:	2303      	movs	r3, #3
 800ef96:	73fb      	strb	r3, [r7, #15]
      break;
 800ef98:	e004      	b.n	800efa4 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ef9a:	f7ff fe60 	bl	800ec5e <LL_RCC_PLLSAI1_IsReady>
 800ef9e:	4603      	mov	r3, r0
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d1f0      	bne.n	800ef86 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800efa4:	7bfb      	ldrb	r3, [r7, #15]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d137      	bne.n	800f01a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800efaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800efae:	691b      	ldr	r3, [r3, #16]
 800efb0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	021b      	lsls	r3, r3, #8
 800efba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800efbe:	4313      	orrs	r3, r2
 800efc0:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800efc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800efc6:	691b      	ldr	r3, [r3, #16]
 800efc8:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	685b      	ldr	r3, [r3, #4]
 800efd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800efd4:	4313      	orrs	r3, r2
 800efd6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800efd8:	f7ff fe23 	bl	800ec22 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800efdc:	f7fc fa2e 	bl	800b43c <HAL_GetTick>
 800efe0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800efe2:	e009      	b.n	800eff8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800efe4:	f7fc fa2a 	bl	800b43c <HAL_GetTick>
 800efe8:	4602      	mov	r2, r0
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	1ad3      	subs	r3, r2, r3
 800efee:	2b02      	cmp	r3, #2
 800eff0:	d902      	bls.n	800eff8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800eff2:	2303      	movs	r3, #3
 800eff4:	73fb      	strb	r3, [r7, #15]
        break;
 800eff6:	e004      	b.n	800f002 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800eff8:	f7ff fe31 	bl	800ec5e <LL_RCC_PLLSAI1_IsReady>
 800effc:	4603      	mov	r3, r0
 800effe:	2b01      	cmp	r3, #1
 800f000:	d1f0      	bne.n	800efe4 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800f002:	7bfb      	ldrb	r3, [r7, #15]
 800f004:	2b00      	cmp	r3, #0
 800f006:	d108      	bne.n	800f01a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800f008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f00c:	691a      	ldr	r2, [r3, #16]
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	691b      	ldr	r3, [r3, #16]
 800f012:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f016:	4313      	orrs	r3, r2
 800f018:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800f01a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f01c:	4618      	mov	r0, r3
 800f01e:	3710      	adds	r7, #16
 800f020:	46bd      	mov	sp, r7
 800f022:	bd80      	pop	{r7, pc}

0800f024 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b084      	sub	sp, #16
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f02c:	2300      	movs	r3, #0
 800f02e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800f030:	f7ff fe06 	bl	800ec40 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f034:	f7fc fa02 	bl	800b43c <HAL_GetTick>
 800f038:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f03a:	e009      	b.n	800f050 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f03c:	f7fc f9fe 	bl	800b43c <HAL_GetTick>
 800f040:	4602      	mov	r2, r0
 800f042:	68bb      	ldr	r3, [r7, #8]
 800f044:	1ad3      	subs	r3, r2, r3
 800f046:	2b02      	cmp	r3, #2
 800f048:	d902      	bls.n	800f050 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800f04a:	2303      	movs	r3, #3
 800f04c:	73fb      	strb	r3, [r7, #15]
      break;
 800f04e:	e004      	b.n	800f05a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f050:	f7ff fe05 	bl	800ec5e <LL_RCC_PLLSAI1_IsReady>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d1f0      	bne.n	800f03c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800f05a:	7bfb      	ldrb	r3, [r7, #15]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d137      	bne.n	800f0d0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800f060:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f064:	691b      	ldr	r3, [r3, #16]
 800f066:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	021b      	lsls	r3, r3, #8
 800f070:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f074:	4313      	orrs	r3, r2
 800f076:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800f078:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f07c:	691b      	ldr	r3, [r3, #16]
 800f07e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	689b      	ldr	r3, [r3, #8]
 800f086:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f08a:	4313      	orrs	r3, r2
 800f08c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800f08e:	f7ff fdc8 	bl	800ec22 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f092:	f7fc f9d3 	bl	800b43c <HAL_GetTick>
 800f096:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f098:	e009      	b.n	800f0ae <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f09a:	f7fc f9cf 	bl	800b43c <HAL_GetTick>
 800f09e:	4602      	mov	r2, r0
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	1ad3      	subs	r3, r2, r3
 800f0a4:	2b02      	cmp	r3, #2
 800f0a6:	d902      	bls.n	800f0ae <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800f0a8:	2303      	movs	r3, #3
 800f0aa:	73fb      	strb	r3, [r7, #15]
        break;
 800f0ac:	e004      	b.n	800f0b8 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f0ae:	f7ff fdd6 	bl	800ec5e <LL_RCC_PLLSAI1_IsReady>
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	2b01      	cmp	r3, #1
 800f0b6:	d1f0      	bne.n	800f09a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800f0b8:	7bfb      	ldrb	r3, [r7, #15]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d108      	bne.n	800f0d0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800f0be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f0c2:	691a      	ldr	r2, [r3, #16]
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	691b      	ldr	r3, [r3, #16]
 800f0c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f0cc:	4313      	orrs	r3, r2
 800f0ce:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800f0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	3710      	adds	r7, #16
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bd80      	pop	{r7, pc}

0800f0da <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800f0da:	b580      	push	{r7, lr}
 800f0dc:	b084      	sub	sp, #16
 800f0de:	af00      	add	r7, sp, #0
 800f0e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800f0e6:	f7ff fdab 	bl	800ec40 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f0ea:	f7fc f9a7 	bl	800b43c <HAL_GetTick>
 800f0ee:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f0f0:	e009      	b.n	800f106 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f0f2:	f7fc f9a3 	bl	800b43c <HAL_GetTick>
 800f0f6:	4602      	mov	r2, r0
 800f0f8:	68bb      	ldr	r3, [r7, #8]
 800f0fa:	1ad3      	subs	r3, r2, r3
 800f0fc:	2b02      	cmp	r3, #2
 800f0fe:	d902      	bls.n	800f106 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800f100:	2303      	movs	r3, #3
 800f102:	73fb      	strb	r3, [r7, #15]
      break;
 800f104:	e004      	b.n	800f110 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800f106:	f7ff fdaa 	bl	800ec5e <LL_RCC_PLLSAI1_IsReady>
 800f10a:	4603      	mov	r3, r0
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d1f0      	bne.n	800f0f2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800f110:	7bfb      	ldrb	r3, [r7, #15]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d137      	bne.n	800f186 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800f116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f11a:	691b      	ldr	r3, [r3, #16]
 800f11c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	021b      	lsls	r3, r3, #8
 800f126:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f12a:	4313      	orrs	r3, r2
 800f12c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800f12e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f132:	691b      	ldr	r3, [r3, #16]
 800f134:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	68db      	ldr	r3, [r3, #12]
 800f13c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f140:	4313      	orrs	r3, r2
 800f142:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800f144:	f7ff fd6d 	bl	800ec22 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f148:	f7fc f978 	bl	800b43c <HAL_GetTick>
 800f14c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f14e:	e009      	b.n	800f164 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800f150:	f7fc f974 	bl	800b43c <HAL_GetTick>
 800f154:	4602      	mov	r2, r0
 800f156:	68bb      	ldr	r3, [r7, #8]
 800f158:	1ad3      	subs	r3, r2, r3
 800f15a:	2b02      	cmp	r3, #2
 800f15c:	d902      	bls.n	800f164 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800f15e:	2303      	movs	r3, #3
 800f160:	73fb      	strb	r3, [r7, #15]
        break;
 800f162:	e004      	b.n	800f16e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800f164:	f7ff fd7b 	bl	800ec5e <LL_RCC_PLLSAI1_IsReady>
 800f168:	4603      	mov	r3, r0
 800f16a:	2b01      	cmp	r3, #1
 800f16c:	d1f0      	bne.n	800f150 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800f16e:	7bfb      	ldrb	r3, [r7, #15]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d108      	bne.n	800f186 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800f174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f178:	691a      	ldr	r2, [r3, #16]
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	691b      	ldr	r3, [r3, #16]
 800f17e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f182:	4313      	orrs	r3, r2
 800f184:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800f186:	7bfb      	ldrb	r3, [r7, #15]
}
 800f188:	4618      	mov	r0, r3
 800f18a:	3710      	adds	r7, #16
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}

0800f190 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b084      	sub	sp, #16
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d101      	bne.n	800f1a2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800f19e:	2301      	movs	r3, #1
 800f1a0:	e09f      	b.n	800f2e2 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800f1a8:	b2db      	uxtb	r3, r3
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d106      	bne.n	800f1bc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f7fa fdd0 	bl	8009d5c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	2202      	movs	r2, #2
 800f1c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800f1c4:	4b49      	ldr	r3, [pc, #292]	@ (800f2ec <HAL_RTC_Init+0x15c>)
 800f1c6:	68db      	ldr	r3, [r3, #12]
 800f1c8:	f003 0310 	and.w	r3, r3, #16
 800f1cc:	2b10      	cmp	r3, #16
 800f1ce:	d07e      	beq.n	800f2ce <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	22ca      	movs	r2, #202	@ 0xca
 800f1d6:	625a      	str	r2, [r3, #36]	@ 0x24
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	2253      	movs	r2, #83	@ 0x53
 800f1de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800f1e0:	6878      	ldr	r0, [r7, #4]
 800f1e2:	f000 f8ab 	bl	800f33c <RTC_EnterInitMode>
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d00a      	beq.n	800f202 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	22ff      	movs	r2, #255	@ 0xff
 800f1f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2204      	movs	r2, #4
 800f1f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800f1fc:	2301      	movs	r3, #1
 800f1fe:	73fb      	strb	r3, [r7, #15]
 800f200:	e067      	b.n	800f2d2 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	689b      	ldr	r3, [r3, #8]
 800f208:	687a      	ldr	r2, [r7, #4]
 800f20a:	6812      	ldr	r2, [r2, #0]
 800f20c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f210:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f214:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	6899      	ldr	r1, [r3, #8]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	685a      	ldr	r2, [r3, #4]
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	691b      	ldr	r3, [r3, #16]
 800f224:	431a      	orrs	r2, r3
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	699b      	ldr	r3, [r3, #24]
 800f22a:	431a      	orrs	r2, r3
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	430a      	orrs	r2, r1
 800f232:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	687a      	ldr	r2, [r7, #4]
 800f23a:	68d2      	ldr	r2, [r2, #12]
 800f23c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	6919      	ldr	r1, [r3, #16]
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	689b      	ldr	r3, [r3, #8]
 800f248:	041a      	lsls	r2, r3, #16
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	430a      	orrs	r2, r1
 800f250:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	68da      	ldr	r2, [r3, #12]
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f260:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	f022 0203 	bic.w	r2, r2, #3
 800f270:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	69da      	ldr	r2, [r3, #28]
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	695b      	ldr	r3, [r3, #20]
 800f280:	431a      	orrs	r2, r3
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	430a      	orrs	r2, r1
 800f288:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	689b      	ldr	r3, [r3, #8]
 800f290:	f003 0320 	and.w	r3, r3, #32
 800f294:	2b00      	cmp	r3, #0
 800f296:	d113      	bne.n	800f2c0 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f298:	6878      	ldr	r0, [r7, #4]
 800f29a:	f000 f829 	bl	800f2f0 <HAL_RTC_WaitForSynchro>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d00d      	beq.n	800f2c0 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	22ff      	movs	r2, #255	@ 0xff
 800f2aa:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	2204      	movs	r2, #4
 800f2b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800f2bc:	2301      	movs	r3, #1
 800f2be:	e010      	b.n	800f2e2 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	22ff      	movs	r2, #255	@ 0xff
 800f2c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	73fb      	strb	r3, [r7, #15]
 800f2cc:	e001      	b.n	800f2d2 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800f2d2:	7bfb      	ldrb	r3, [r7, #15]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d103      	bne.n	800f2e0 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	2201      	movs	r2, #1
 800f2dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800f2e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	3710      	adds	r7, #16
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd80      	pop	{r7, pc}
 800f2ea:	bf00      	nop
 800f2ec:	40002800 	.word	0x40002800

0800f2f0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b084      	sub	sp, #16
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	68da      	ldr	r2, [r3, #12]
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800f306:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800f308:	f7fc f898 	bl	800b43c <HAL_GetTick>
 800f30c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800f30e:	e009      	b.n	800f324 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f310:	f7fc f894 	bl	800b43c <HAL_GetTick>
 800f314:	4602      	mov	r2, r0
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	1ad3      	subs	r3, r2, r3
 800f31a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f31e:	d901      	bls.n	800f324 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800f320:	2303      	movs	r3, #3
 800f322:	e007      	b.n	800f334 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	68db      	ldr	r3, [r3, #12]
 800f32a:	f003 0320 	and.w	r3, r3, #32
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d0ee      	beq.n	800f310 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800f332:	2300      	movs	r3, #0
}
 800f334:	4618      	mov	r0, r3
 800f336:	3710      	adds	r7, #16
 800f338:	46bd      	mov	sp, r7
 800f33a:	bd80      	pop	{r7, pc}

0800f33c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b084      	sub	sp, #16
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	68db      	ldr	r3, [r3, #12]
 800f34a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d119      	bne.n	800f386 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f04f 32ff 	mov.w	r2, #4294967295
 800f35a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800f35c:	f7fc f86e 	bl	800b43c <HAL_GetTick>
 800f360:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800f362:	e009      	b.n	800f378 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800f364:	f7fc f86a 	bl	800b43c <HAL_GetTick>
 800f368:	4602      	mov	r2, r0
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	1ad3      	subs	r3, r2, r3
 800f36e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f372:	d901      	bls.n	800f378 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800f374:	2303      	movs	r3, #3
 800f376:	e007      	b.n	800f388 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	68db      	ldr	r3, [r3, #12]
 800f37e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f382:	2b00      	cmp	r3, #0
 800f384:	d0ee      	beq.n	800f364 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800f386:	2300      	movs	r3, #0
}
 800f388:	4618      	mov	r0, r3
 800f38a:	3710      	adds	r7, #16
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}

0800f390 <HAL_RTCEx_SetWakeUpTimer>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b086      	sub	sp, #24
 800f394:	af00      	add	r7, sp, #0
 800f396:	60f8      	str	r0, [r7, #12]
 800f398:	60b9      	str	r1, [r7, #8]
 800f39a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f3a2:	2b01      	cmp	r3, #1
 800f3a4:	d101      	bne.n	800f3aa <HAL_RTCEx_SetWakeUpTimer+0x1a>
 800f3a6:	2302      	movs	r3, #2
 800f3a8:	e089      	b.n	800f4be <HAL_RTCEx_SetWakeUpTimer+0x12e>
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	2201      	movs	r2, #1
 800f3ae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	2202      	movs	r2, #2
 800f3b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	22ca      	movs	r2, #202	@ 0xca
 800f3c0:	625a      	str	r2, [r3, #36]	@ 0x24
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	2253      	movs	r2, #83	@ 0x53
 800f3c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	689b      	ldr	r3, [r3, #8]
 800f3d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d020      	beq.n	800f41a <HAL_RTCEx_SetWakeUpTimer+0x8a>
  {
    tickstart = HAL_GetTick();
 800f3d8:	f7fc f830 	bl	800b43c <HAL_GetTick>
 800f3dc:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800f3de:	e015      	b.n	800f40c <HAL_RTCEx_SetWakeUpTimer+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f3e0:	f7fc f82c 	bl	800b43c <HAL_GetTick>
 800f3e4:	4602      	mov	r2, r0
 800f3e6:	697b      	ldr	r3, [r7, #20]
 800f3e8:	1ad3      	subs	r3, r2, r3
 800f3ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f3ee:	d90d      	bls.n	800f40c <HAL_RTCEx_SetWakeUpTimer+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	22ff      	movs	r2, #255	@ 0xff
 800f3f6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	2203      	movs	r2, #3
 800f3fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	2200      	movs	r2, #0
 800f404:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800f408:	2303      	movs	r3, #3
 800f40a:	e058      	b.n	800f4be <HAL_RTCEx_SetWakeUpTimer+0x12e>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	68db      	ldr	r3, [r3, #12]
 800f412:	f003 0304 	and.w	r3, r3, #4
 800f416:	2b00      	cmp	r3, #0
 800f418:	d1e2      	bne.n	800f3e0 <HAL_RTCEx_SetWakeUpTimer+0x50>
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	689a      	ldr	r2, [r3, #8]
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f428:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 800f42a:	f7fc f807 	bl	800b43c <HAL_GetTick>
 800f42e:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800f430:	e015      	b.n	800f45e <HAL_RTCEx_SetWakeUpTimer+0xce>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f432:	f7fc f803 	bl	800b43c <HAL_GetTick>
 800f436:	4602      	mov	r2, r0
 800f438:	697b      	ldr	r3, [r7, #20]
 800f43a:	1ad3      	subs	r3, r2, r3
 800f43c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f440:	d90d      	bls.n	800f45e <HAL_RTCEx_SetWakeUpTimer+0xce>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	22ff      	movs	r2, #255	@ 0xff
 800f448:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	2203      	movs	r2, #3
 800f44e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	2200      	movs	r2, #0
 800f456:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800f45a:	2303      	movs	r3, #3
 800f45c:	e02f      	b.n	800f4be <HAL_RTCEx_SetWakeUpTimer+0x12e>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	68db      	ldr	r3, [r3, #12]
 800f464:	f003 0304 	and.w	r3, r3, #4
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d0e2      	beq.n	800f432 <HAL_RTCEx_SetWakeUpTimer+0xa2>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	689a      	ldr	r2, [r3, #8]
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	f022 0207 	bic.w	r2, r2, #7
 800f47a:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	6899      	ldr	r1, [r3, #8]
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	687a      	ldr	r2, [r7, #4]
 800f488:	430a      	orrs	r2, r1
 800f48a:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	68ba      	ldr	r2, [r7, #8]
 800f492:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	689a      	ldr	r2, [r3, #8]
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f4a2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	22ff      	movs	r2, #255	@ 0xff
 800f4aa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	2201      	movs	r2, #1
 800f4b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800f4bc:	2300      	movs	r3, #0
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	3718      	adds	r7, #24
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}

0800f4c6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f4c6:	b580      	push	{r7, lr}
 800f4c8:	b082      	sub	sp, #8
 800f4ca:	af00      	add	r7, sp, #0
 800f4cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d101      	bne.n	800f4d8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f4d4:	2301      	movs	r3, #1
 800f4d6:	e049      	b.n	800f56c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f4de:	b2db      	uxtb	r3, r3
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d106      	bne.n	800f4f2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2200      	movs	r2, #0
 800f4e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f4ec:	6878      	ldr	r0, [r7, #4]
 800f4ee:	f7fa fc63 	bl	8009db8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	2202      	movs	r2, #2
 800f4f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681a      	ldr	r2, [r3, #0]
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	3304      	adds	r3, #4
 800f502:	4619      	mov	r1, r3
 800f504:	4610      	mov	r0, r2
 800f506:	f000 fdc3 	bl	8010090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2201      	movs	r2, #1
 800f50e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	2201      	movs	r2, #1
 800f516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	2201      	movs	r2, #1
 800f51e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2201      	movs	r2, #1
 800f526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2201      	movs	r2, #1
 800f52e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	2201      	movs	r2, #1
 800f536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	2201      	movs	r2, #1
 800f53e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2201      	movs	r2, #1
 800f546:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	2201      	movs	r2, #1
 800f54e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	2201      	movs	r2, #1
 800f556:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	2201      	movs	r2, #1
 800f55e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	2201      	movs	r2, #1
 800f566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f56a:	2300      	movs	r3, #0
}
 800f56c:	4618      	mov	r0, r3
 800f56e:	3708      	adds	r7, #8
 800f570:	46bd      	mov	sp, r7
 800f572:	bd80      	pop	{r7, pc}

0800f574 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800f574:	b480      	push	{r7}
 800f576:	b085      	sub	sp, #20
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f582:	b2db      	uxtb	r3, r3
 800f584:	2b01      	cmp	r3, #1
 800f586:	d001      	beq.n	800f58c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800f588:	2301      	movs	r3, #1
 800f58a:	e02e      	b.n	800f5ea <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	2202      	movs	r2, #2
 800f590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	4a17      	ldr	r2, [pc, #92]	@ (800f5f8 <HAL_TIM_Base_Start+0x84>)
 800f59a:	4293      	cmp	r3, r2
 800f59c:	d004      	beq.n	800f5a8 <HAL_TIM_Base_Start+0x34>
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f5a6:	d115      	bne.n	800f5d4 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	689a      	ldr	r2, [r3, #8]
 800f5ae:	4b13      	ldr	r3, [pc, #76]	@ (800f5fc <HAL_TIM_Base_Start+0x88>)
 800f5b0:	4013      	ands	r3, r2
 800f5b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	2b06      	cmp	r3, #6
 800f5b8:	d015      	beq.n	800f5e6 <HAL_TIM_Base_Start+0x72>
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f5c0:	d011      	beq.n	800f5e6 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	681a      	ldr	r2, [r3, #0]
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	f042 0201 	orr.w	r2, r2, #1
 800f5d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5d2:	e008      	b.n	800f5e6 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	681a      	ldr	r2, [r3, #0]
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	f042 0201 	orr.w	r2, r2, #1
 800f5e2:	601a      	str	r2, [r3, #0]
 800f5e4:	e000      	b.n	800f5e8 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f5e8:	2300      	movs	r3, #0
}
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	3714      	adds	r7, #20
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f4:	4770      	bx	lr
 800f5f6:	bf00      	nop
 800f5f8:	40012c00 	.word	0x40012c00
 800f5fc:	00010007 	.word	0x00010007

0800f600 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800f600:	b480      	push	{r7}
 800f602:	b083      	sub	sp, #12
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	6a1a      	ldr	r2, [r3, #32]
 800f60e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800f612:	4013      	ands	r3, r2
 800f614:	2b00      	cmp	r3, #0
 800f616:	d10f      	bne.n	800f638 <HAL_TIM_Base_Stop+0x38>
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	6a1a      	ldr	r2, [r3, #32]
 800f61e:	f240 4344 	movw	r3, #1092	@ 0x444
 800f622:	4013      	ands	r3, r2
 800f624:	2b00      	cmp	r3, #0
 800f626:	d107      	bne.n	800f638 <HAL_TIM_Base_Stop+0x38>
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	681a      	ldr	r2, [r3, #0]
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	f022 0201 	bic.w	r2, r2, #1
 800f636:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	2201      	movs	r2, #1
 800f63c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800f640:	2300      	movs	r3, #0
}
 800f642:	4618      	mov	r0, r3
 800f644:	370c      	adds	r7, #12
 800f646:	46bd      	mov	sp, r7
 800f648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64c:	4770      	bx	lr
	...

0800f650 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f650:	b480      	push	{r7}
 800f652:	b085      	sub	sp, #20
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f65e:	b2db      	uxtb	r3, r3
 800f660:	2b01      	cmp	r3, #1
 800f662:	d001      	beq.n	800f668 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f664:	2301      	movs	r3, #1
 800f666:	e036      	b.n	800f6d6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2202      	movs	r2, #2
 800f66c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	68da      	ldr	r2, [r3, #12]
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	f042 0201 	orr.w	r2, r2, #1
 800f67e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4a17      	ldr	r2, [pc, #92]	@ (800f6e4 <HAL_TIM_Base_Start_IT+0x94>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d004      	beq.n	800f694 <HAL_TIM_Base_Start_IT+0x44>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f692:	d115      	bne.n	800f6c0 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	689a      	ldr	r2, [r3, #8]
 800f69a:	4b13      	ldr	r3, [pc, #76]	@ (800f6e8 <HAL_TIM_Base_Start_IT+0x98>)
 800f69c:	4013      	ands	r3, r2
 800f69e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	2b06      	cmp	r3, #6
 800f6a4:	d015      	beq.n	800f6d2 <HAL_TIM_Base_Start_IT+0x82>
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f6ac:	d011      	beq.n	800f6d2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	681a      	ldr	r2, [r3, #0]
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	f042 0201 	orr.w	r2, r2, #1
 800f6bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6be:	e008      	b.n	800f6d2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	681a      	ldr	r2, [r3, #0]
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	f042 0201 	orr.w	r2, r2, #1
 800f6ce:	601a      	str	r2, [r3, #0]
 800f6d0:	e000      	b.n	800f6d4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f6d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f6d4:	2300      	movs	r3, #0
}
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	3714      	adds	r7, #20
 800f6da:	46bd      	mov	sp, r7
 800f6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e0:	4770      	bx	lr
 800f6e2:	bf00      	nop
 800f6e4:	40012c00 	.word	0x40012c00
 800f6e8:	00010007 	.word	0x00010007

0800f6ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b082      	sub	sp, #8
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d101      	bne.n	800f6fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	e049      	b.n	800f792 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f704:	b2db      	uxtb	r3, r3
 800f706:	2b00      	cmp	r3, #0
 800f708:	d106      	bne.n	800f718 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	2200      	movs	r2, #0
 800f70e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f712:	6878      	ldr	r0, [r7, #4]
 800f714:	f7fa fb80 	bl	8009e18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	2202      	movs	r2, #2
 800f71c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681a      	ldr	r2, [r3, #0]
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	3304      	adds	r3, #4
 800f728:	4619      	mov	r1, r3
 800f72a:	4610      	mov	r0, r2
 800f72c:	f000 fcb0 	bl	8010090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	2201      	movs	r2, #1
 800f734:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	2201      	movs	r2, #1
 800f73c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	2201      	movs	r2, #1
 800f744:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2201      	movs	r2, #1
 800f74c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	2201      	movs	r2, #1
 800f754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2201      	movs	r2, #1
 800f75c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2201      	movs	r2, #1
 800f764:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	2201      	movs	r2, #1
 800f76c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	2201      	movs	r2, #1
 800f774:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2201      	movs	r2, #1
 800f77c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2201      	movs	r2, #1
 800f784:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2201      	movs	r2, #1
 800f78c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f790:	2300      	movs	r3, #0
}
 800f792:	4618      	mov	r0, r3
 800f794:	3708      	adds	r7, #8
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}
	...

0800f79c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b084      	sub	sp, #16
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
 800f7a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d109      	bne.n	800f7c0 <HAL_TIM_PWM_Start+0x24>
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800f7b2:	b2db      	uxtb	r3, r3
 800f7b4:	2b01      	cmp	r3, #1
 800f7b6:	bf14      	ite	ne
 800f7b8:	2301      	movne	r3, #1
 800f7ba:	2300      	moveq	r3, #0
 800f7bc:	b2db      	uxtb	r3, r3
 800f7be:	e03c      	b.n	800f83a <HAL_TIM_PWM_Start+0x9e>
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	2b04      	cmp	r3, #4
 800f7c4:	d109      	bne.n	800f7da <HAL_TIM_PWM_Start+0x3e>
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800f7cc:	b2db      	uxtb	r3, r3
 800f7ce:	2b01      	cmp	r3, #1
 800f7d0:	bf14      	ite	ne
 800f7d2:	2301      	movne	r3, #1
 800f7d4:	2300      	moveq	r3, #0
 800f7d6:	b2db      	uxtb	r3, r3
 800f7d8:	e02f      	b.n	800f83a <HAL_TIM_PWM_Start+0x9e>
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	2b08      	cmp	r3, #8
 800f7de:	d109      	bne.n	800f7f4 <HAL_TIM_PWM_Start+0x58>
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f7e6:	b2db      	uxtb	r3, r3
 800f7e8:	2b01      	cmp	r3, #1
 800f7ea:	bf14      	ite	ne
 800f7ec:	2301      	movne	r3, #1
 800f7ee:	2300      	moveq	r3, #0
 800f7f0:	b2db      	uxtb	r3, r3
 800f7f2:	e022      	b.n	800f83a <HAL_TIM_PWM_Start+0x9e>
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	2b0c      	cmp	r3, #12
 800f7f8:	d109      	bne.n	800f80e <HAL_TIM_PWM_Start+0x72>
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f800:	b2db      	uxtb	r3, r3
 800f802:	2b01      	cmp	r3, #1
 800f804:	bf14      	ite	ne
 800f806:	2301      	movne	r3, #1
 800f808:	2300      	moveq	r3, #0
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	e015      	b.n	800f83a <HAL_TIM_PWM_Start+0x9e>
 800f80e:	683b      	ldr	r3, [r7, #0]
 800f810:	2b10      	cmp	r3, #16
 800f812:	d109      	bne.n	800f828 <HAL_TIM_PWM_Start+0x8c>
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f81a:	b2db      	uxtb	r3, r3
 800f81c:	2b01      	cmp	r3, #1
 800f81e:	bf14      	ite	ne
 800f820:	2301      	movne	r3, #1
 800f822:	2300      	moveq	r3, #0
 800f824:	b2db      	uxtb	r3, r3
 800f826:	e008      	b.n	800f83a <HAL_TIM_PWM_Start+0x9e>
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f82e:	b2db      	uxtb	r3, r3
 800f830:	2b01      	cmp	r3, #1
 800f832:	bf14      	ite	ne
 800f834:	2301      	movne	r3, #1
 800f836:	2300      	moveq	r3, #0
 800f838:	b2db      	uxtb	r3, r3
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d001      	beq.n	800f842 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800f83e:	2301      	movs	r3, #1
 800f840:	e079      	b.n	800f936 <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d104      	bne.n	800f852 <HAL_TIM_PWM_Start+0xb6>
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2202      	movs	r2, #2
 800f84c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f850:	e023      	b.n	800f89a <HAL_TIM_PWM_Start+0xfe>
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	2b04      	cmp	r3, #4
 800f856:	d104      	bne.n	800f862 <HAL_TIM_PWM_Start+0xc6>
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2202      	movs	r2, #2
 800f85c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f860:	e01b      	b.n	800f89a <HAL_TIM_PWM_Start+0xfe>
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	2b08      	cmp	r3, #8
 800f866:	d104      	bne.n	800f872 <HAL_TIM_PWM_Start+0xd6>
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	2202      	movs	r2, #2
 800f86c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f870:	e013      	b.n	800f89a <HAL_TIM_PWM_Start+0xfe>
 800f872:	683b      	ldr	r3, [r7, #0]
 800f874:	2b0c      	cmp	r3, #12
 800f876:	d104      	bne.n	800f882 <HAL_TIM_PWM_Start+0xe6>
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	2202      	movs	r2, #2
 800f87c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f880:	e00b      	b.n	800f89a <HAL_TIM_PWM_Start+0xfe>
 800f882:	683b      	ldr	r3, [r7, #0]
 800f884:	2b10      	cmp	r3, #16
 800f886:	d104      	bne.n	800f892 <HAL_TIM_PWM_Start+0xf6>
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	2202      	movs	r2, #2
 800f88c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f890:	e003      	b.n	800f89a <HAL_TIM_PWM_Start+0xfe>
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	2202      	movs	r2, #2
 800f896:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	2201      	movs	r2, #1
 800f8a0:	6839      	ldr	r1, [r7, #0]
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	f000 ff7e 	bl	80107a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	4a24      	ldr	r2, [pc, #144]	@ (800f940 <HAL_TIM_PWM_Start+0x1a4>)
 800f8ae:	4293      	cmp	r3, r2
 800f8b0:	d009      	beq.n	800f8c6 <HAL_TIM_PWM_Start+0x12a>
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	4a23      	ldr	r2, [pc, #140]	@ (800f944 <HAL_TIM_PWM_Start+0x1a8>)
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	d004      	beq.n	800f8c6 <HAL_TIM_PWM_Start+0x12a>
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	4a21      	ldr	r2, [pc, #132]	@ (800f948 <HAL_TIM_PWM_Start+0x1ac>)
 800f8c2:	4293      	cmp	r3, r2
 800f8c4:	d101      	bne.n	800f8ca <HAL_TIM_PWM_Start+0x12e>
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	e000      	b.n	800f8cc <HAL_TIM_PWM_Start+0x130>
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d007      	beq.n	800f8e0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f8de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	4a16      	ldr	r2, [pc, #88]	@ (800f940 <HAL_TIM_PWM_Start+0x1a4>)
 800f8e6:	4293      	cmp	r3, r2
 800f8e8:	d004      	beq.n	800f8f4 <HAL_TIM_PWM_Start+0x158>
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f8f2:	d115      	bne.n	800f920 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	689a      	ldr	r2, [r3, #8]
 800f8fa:	4b14      	ldr	r3, [pc, #80]	@ (800f94c <HAL_TIM_PWM_Start+0x1b0>)
 800f8fc:	4013      	ands	r3, r2
 800f8fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	2b06      	cmp	r3, #6
 800f904:	d015      	beq.n	800f932 <HAL_TIM_PWM_Start+0x196>
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f90c:	d011      	beq.n	800f932 <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	681a      	ldr	r2, [r3, #0]
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	f042 0201 	orr.w	r2, r2, #1
 800f91c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f91e:	e008      	b.n	800f932 <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	681a      	ldr	r2, [r3, #0]
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f042 0201 	orr.w	r2, r2, #1
 800f92e:	601a      	str	r2, [r3, #0]
 800f930:	e000      	b.n	800f934 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f932:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f934:	2300      	movs	r3, #0
}
 800f936:	4618      	mov	r0, r3
 800f938:	3710      	adds	r7, #16
 800f93a:	46bd      	mov	sp, r7
 800f93c:	bd80      	pop	{r7, pc}
 800f93e:	bf00      	nop
 800f940:	40012c00 	.word	0x40012c00
 800f944:	40014400 	.word	0x40014400
 800f948:	40014800 	.word	0x40014800
 800f94c:	00010007 	.word	0x00010007

0800f950 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f950:	b580      	push	{r7, lr}
 800f952:	b082      	sub	sp, #8
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
 800f958:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	2200      	movs	r2, #0
 800f960:	6839      	ldr	r1, [r7, #0]
 800f962:	4618      	mov	r0, r3
 800f964:	f000 ff1e 	bl	80107a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	4a39      	ldr	r2, [pc, #228]	@ (800fa54 <HAL_TIM_PWM_Stop+0x104>)
 800f96e:	4293      	cmp	r3, r2
 800f970:	d009      	beq.n	800f986 <HAL_TIM_PWM_Stop+0x36>
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	4a38      	ldr	r2, [pc, #224]	@ (800fa58 <HAL_TIM_PWM_Stop+0x108>)
 800f978:	4293      	cmp	r3, r2
 800f97a:	d004      	beq.n	800f986 <HAL_TIM_PWM_Stop+0x36>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	4a36      	ldr	r2, [pc, #216]	@ (800fa5c <HAL_TIM_PWM_Stop+0x10c>)
 800f982:	4293      	cmp	r3, r2
 800f984:	d101      	bne.n	800f98a <HAL_TIM_PWM_Stop+0x3a>
 800f986:	2301      	movs	r3, #1
 800f988:	e000      	b.n	800f98c <HAL_TIM_PWM_Stop+0x3c>
 800f98a:	2300      	movs	r3, #0
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d017      	beq.n	800f9c0 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	6a1a      	ldr	r2, [r3, #32]
 800f996:	f241 1311 	movw	r3, #4369	@ 0x1111
 800f99a:	4013      	ands	r3, r2
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d10f      	bne.n	800f9c0 <HAL_TIM_PWM_Stop+0x70>
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	6a1a      	ldr	r2, [r3, #32]
 800f9a6:	f240 4344 	movw	r3, #1092	@ 0x444
 800f9aa:	4013      	ands	r3, r2
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d107      	bne.n	800f9c0 <HAL_TIM_PWM_Stop+0x70>
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800f9be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	6a1a      	ldr	r2, [r3, #32]
 800f9c6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800f9ca:	4013      	ands	r3, r2
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d10f      	bne.n	800f9f0 <HAL_TIM_PWM_Stop+0xa0>
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	6a1a      	ldr	r2, [r3, #32]
 800f9d6:	f240 4344 	movw	r3, #1092	@ 0x444
 800f9da:	4013      	ands	r3, r2
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d107      	bne.n	800f9f0 <HAL_TIM_PWM_Stop+0xa0>
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	681a      	ldr	r2, [r3, #0]
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	f022 0201 	bic.w	r2, r2, #1
 800f9ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d104      	bne.n	800fa00 <HAL_TIM_PWM_Stop+0xb0>
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2201      	movs	r2, #1
 800f9fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f9fe:	e023      	b.n	800fa48 <HAL_TIM_PWM_Stop+0xf8>
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	2b04      	cmp	r3, #4
 800fa04:	d104      	bne.n	800fa10 <HAL_TIM_PWM_Stop+0xc0>
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	2201      	movs	r2, #1
 800fa0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fa0e:	e01b      	b.n	800fa48 <HAL_TIM_PWM_Stop+0xf8>
 800fa10:	683b      	ldr	r3, [r7, #0]
 800fa12:	2b08      	cmp	r3, #8
 800fa14:	d104      	bne.n	800fa20 <HAL_TIM_PWM_Stop+0xd0>
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	2201      	movs	r2, #1
 800fa1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fa1e:	e013      	b.n	800fa48 <HAL_TIM_PWM_Stop+0xf8>
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	2b0c      	cmp	r3, #12
 800fa24:	d104      	bne.n	800fa30 <HAL_TIM_PWM_Stop+0xe0>
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2201      	movs	r2, #1
 800fa2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fa2e:	e00b      	b.n	800fa48 <HAL_TIM_PWM_Stop+0xf8>
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	2b10      	cmp	r3, #16
 800fa34:	d104      	bne.n	800fa40 <HAL_TIM_PWM_Stop+0xf0>
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	2201      	movs	r2, #1
 800fa3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fa3e:	e003      	b.n	800fa48 <HAL_TIM_PWM_Stop+0xf8>
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	2201      	movs	r2, #1
 800fa44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800fa48:	2300      	movs	r3, #0
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3708      	adds	r7, #8
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop
 800fa54:	40012c00 	.word	0x40012c00
 800fa58:	40014400 	.word	0x40014400
 800fa5c:	40014800 	.word	0x40014800

0800fa60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b084      	sub	sp, #16
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	68db      	ldr	r3, [r3, #12]
 800fa6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	691b      	ldr	r3, [r3, #16]
 800fa76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	f003 0302 	and.w	r3, r3, #2
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d020      	beq.n	800fac4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	f003 0302 	and.w	r3, r3, #2
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d01b      	beq.n	800fac4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	f06f 0202 	mvn.w	r2, #2
 800fa94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2201      	movs	r2, #1
 800fa9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	699b      	ldr	r3, [r3, #24]
 800faa2:	f003 0303 	and.w	r3, r3, #3
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d003      	beq.n	800fab2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800faaa:	6878      	ldr	r0, [r7, #4]
 800faac:	f000 fad1 	bl	8010052 <HAL_TIM_IC_CaptureCallback>
 800fab0:	e005      	b.n	800fabe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fab2:	6878      	ldr	r0, [r7, #4]
 800fab4:	f000 fac3 	bl	801003e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f000 fad4 	bl	8010066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	2200      	movs	r2, #0
 800fac2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	f003 0304 	and.w	r3, r3, #4
 800faca:	2b00      	cmp	r3, #0
 800facc:	d020      	beq.n	800fb10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	f003 0304 	and.w	r3, r3, #4
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d01b      	beq.n	800fb10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	f06f 0204 	mvn.w	r2, #4
 800fae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	2202      	movs	r2, #2
 800fae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	699b      	ldr	r3, [r3, #24]
 800faee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d003      	beq.n	800fafe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f000 faab 	bl	8010052 <HAL_TIM_IC_CaptureCallback>
 800fafc:	e005      	b.n	800fb0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fafe:	6878      	ldr	r0, [r7, #4]
 800fb00:	f000 fa9d 	bl	801003e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fb04:	6878      	ldr	r0, [r7, #4]
 800fb06:	f000 faae 	bl	8010066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800fb10:	68bb      	ldr	r3, [r7, #8]
 800fb12:	f003 0308 	and.w	r3, r3, #8
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d020      	beq.n	800fb5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	f003 0308 	and.w	r3, r3, #8
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d01b      	beq.n	800fb5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	f06f 0208 	mvn.w	r2, #8
 800fb2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	2204      	movs	r2, #4
 800fb32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	69db      	ldr	r3, [r3, #28]
 800fb3a:	f003 0303 	and.w	r3, r3, #3
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d003      	beq.n	800fb4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f000 fa85 	bl	8010052 <HAL_TIM_IC_CaptureCallback>
 800fb48:	e005      	b.n	800fb56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fb4a:	6878      	ldr	r0, [r7, #4]
 800fb4c:	f000 fa77 	bl	801003e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fb50:	6878      	ldr	r0, [r7, #4]
 800fb52:	f000 fa88 	bl	8010066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	2200      	movs	r2, #0
 800fb5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800fb5c:	68bb      	ldr	r3, [r7, #8]
 800fb5e:	f003 0310 	and.w	r3, r3, #16
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d020      	beq.n	800fba8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	f003 0310 	and.w	r3, r3, #16
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d01b      	beq.n	800fba8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	f06f 0210 	mvn.w	r2, #16
 800fb78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	2208      	movs	r2, #8
 800fb7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	69db      	ldr	r3, [r3, #28]
 800fb86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d003      	beq.n	800fb96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fb8e:	6878      	ldr	r0, [r7, #4]
 800fb90:	f000 fa5f 	bl	8010052 <HAL_TIM_IC_CaptureCallback>
 800fb94:	e005      	b.n	800fba2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f000 fa51 	bl	801003e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fb9c:	6878      	ldr	r0, [r7, #4]
 800fb9e:	f000 fa62 	bl	8010066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	2200      	movs	r2, #0
 800fba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800fba8:	68bb      	ldr	r3, [r7, #8]
 800fbaa:	f003 0301 	and.w	r3, r3, #1
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d00c      	beq.n	800fbcc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	f003 0301 	and.w	r3, r3, #1
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d007      	beq.n	800fbcc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	f06f 0201 	mvn.w	r2, #1
 800fbc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fbc6:	6878      	ldr	r0, [r7, #4]
 800fbc8:	f000 fa2f 	bl	801002a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800fbcc:	68bb      	ldr	r3, [r7, #8]
 800fbce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d104      	bne.n	800fbe0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800fbd6:	68bb      	ldr	r3, [r7, #8]
 800fbd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d00c      	beq.n	800fbfa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d007      	beq.n	800fbfa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800fbf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	f000 fefd 	bl	80109f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800fbfa:	68bb      	ldr	r3, [r7, #8]
 800fbfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d00c      	beq.n	800fc1e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d007      	beq.n	800fc1e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800fc16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800fc18:	6878      	ldr	r0, [r7, #4]
 800fc1a:	f000 fef5 	bl	8010a08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800fc1e:	68bb      	ldr	r3, [r7, #8]
 800fc20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d00c      	beq.n	800fc42 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d007      	beq.n	800fc42 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800fc3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fc3c:	6878      	ldr	r0, [r7, #4]
 800fc3e:	f000 fa1c 	bl	801007a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800fc42:	68bb      	ldr	r3, [r7, #8]
 800fc44:	f003 0320 	and.w	r3, r3, #32
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d00c      	beq.n	800fc66 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	f003 0320 	and.w	r3, r3, #32
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d007      	beq.n	800fc66 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	f06f 0220 	mvn.w	r2, #32
 800fc5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fc60:	6878      	ldr	r0, [r7, #4]
 800fc62:	f000 febd 	bl	80109e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fc66:	bf00      	nop
 800fc68:	3710      	adds	r7, #16
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd80      	pop	{r7, pc}
	...

0800fc70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fc70:	b580      	push	{r7, lr}
 800fc72:	b086      	sub	sp, #24
 800fc74:	af00      	add	r7, sp, #0
 800fc76:	60f8      	str	r0, [r7, #12]
 800fc78:	60b9      	str	r1, [r7, #8]
 800fc7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fc86:	2b01      	cmp	r3, #1
 800fc88:	d101      	bne.n	800fc8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fc8a:	2302      	movs	r3, #2
 800fc8c:	e0ff      	b.n	800fe8e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	2201      	movs	r2, #1
 800fc92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2b14      	cmp	r3, #20
 800fc9a:	f200 80f0 	bhi.w	800fe7e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800fc9e:	a201      	add	r2, pc, #4	@ (adr r2, 800fca4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fca4:	0800fcf9 	.word	0x0800fcf9
 800fca8:	0800fe7f 	.word	0x0800fe7f
 800fcac:	0800fe7f 	.word	0x0800fe7f
 800fcb0:	0800fe7f 	.word	0x0800fe7f
 800fcb4:	0800fd39 	.word	0x0800fd39
 800fcb8:	0800fe7f 	.word	0x0800fe7f
 800fcbc:	0800fe7f 	.word	0x0800fe7f
 800fcc0:	0800fe7f 	.word	0x0800fe7f
 800fcc4:	0800fd7b 	.word	0x0800fd7b
 800fcc8:	0800fe7f 	.word	0x0800fe7f
 800fccc:	0800fe7f 	.word	0x0800fe7f
 800fcd0:	0800fe7f 	.word	0x0800fe7f
 800fcd4:	0800fdbb 	.word	0x0800fdbb
 800fcd8:	0800fe7f 	.word	0x0800fe7f
 800fcdc:	0800fe7f 	.word	0x0800fe7f
 800fce0:	0800fe7f 	.word	0x0800fe7f
 800fce4:	0800fdfd 	.word	0x0800fdfd
 800fce8:	0800fe7f 	.word	0x0800fe7f
 800fcec:	0800fe7f 	.word	0x0800fe7f
 800fcf0:	0800fe7f 	.word	0x0800fe7f
 800fcf4:	0800fe3d 	.word	0x0800fe3d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	68b9      	ldr	r1, [r7, #8]
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f000 fa36 	bl	8010170 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	699a      	ldr	r2, [r3, #24]
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	f042 0208 	orr.w	r2, r2, #8
 800fd12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	699a      	ldr	r2, [r3, #24]
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	f022 0204 	bic.w	r2, r2, #4
 800fd22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	6999      	ldr	r1, [r3, #24]
 800fd2a:	68bb      	ldr	r3, [r7, #8]
 800fd2c:	691a      	ldr	r2, [r3, #16]
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	430a      	orrs	r2, r1
 800fd34:	619a      	str	r2, [r3, #24]
      break;
 800fd36:	e0a5      	b.n	800fe84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	68b9      	ldr	r1, [r7, #8]
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f000 fa92 	bl	8010268 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	699a      	ldr	r2, [r3, #24]
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fd52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	699a      	ldr	r2, [r3, #24]
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fd62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	6999      	ldr	r1, [r3, #24]
 800fd6a:	68bb      	ldr	r3, [r7, #8]
 800fd6c:	691b      	ldr	r3, [r3, #16]
 800fd6e:	021a      	lsls	r2, r3, #8
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	430a      	orrs	r2, r1
 800fd76:	619a      	str	r2, [r3, #24]
      break;
 800fd78:	e084      	b.n	800fe84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	68b9      	ldr	r1, [r7, #8]
 800fd80:	4618      	mov	r0, r3
 800fd82:	f000 faeb 	bl	801035c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	69da      	ldr	r2, [r3, #28]
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	f042 0208 	orr.w	r2, r2, #8
 800fd94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	69da      	ldr	r2, [r3, #28]
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	f022 0204 	bic.w	r2, r2, #4
 800fda4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	69d9      	ldr	r1, [r3, #28]
 800fdac:	68bb      	ldr	r3, [r7, #8]
 800fdae:	691a      	ldr	r2, [r3, #16]
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	430a      	orrs	r2, r1
 800fdb6:	61da      	str	r2, [r3, #28]
      break;
 800fdb8:	e064      	b.n	800fe84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	68b9      	ldr	r1, [r7, #8]
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	f000 fb43 	bl	801044c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	69da      	ldr	r2, [r3, #28]
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fdd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	69da      	ldr	r2, [r3, #28]
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fde4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	69d9      	ldr	r1, [r3, #28]
 800fdec:	68bb      	ldr	r3, [r7, #8]
 800fdee:	691b      	ldr	r3, [r3, #16]
 800fdf0:	021a      	lsls	r2, r3, #8
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	430a      	orrs	r2, r1
 800fdf8:	61da      	str	r2, [r3, #28]
      break;
 800fdfa:	e043      	b.n	800fe84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	68b9      	ldr	r1, [r7, #8]
 800fe02:	4618      	mov	r0, r3
 800fe04:	f000 fb80 	bl	8010508 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f042 0208 	orr.w	r2, r2, #8
 800fe16:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	f022 0204 	bic.w	r2, r2, #4
 800fe26:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800fe2e:	68bb      	ldr	r3, [r7, #8]
 800fe30:	691a      	ldr	r2, [r3, #16]
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	430a      	orrs	r2, r1
 800fe38:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800fe3a:	e023      	b.n	800fe84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	68b9      	ldr	r1, [r7, #8]
 800fe42:	4618      	mov	r0, r3
 800fe44:	f000 fbb8 	bl	80105b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fe56:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fe66:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800fe6e:	68bb      	ldr	r3, [r7, #8]
 800fe70:	691b      	ldr	r3, [r3, #16]
 800fe72:	021a      	lsls	r2, r3, #8
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	430a      	orrs	r2, r1
 800fe7a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800fe7c:	e002      	b.n	800fe84 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800fe7e:	2301      	movs	r3, #1
 800fe80:	75fb      	strb	r3, [r7, #23]
      break;
 800fe82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	2200      	movs	r2, #0
 800fe88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fe8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe8e:	4618      	mov	r0, r3
 800fe90:	3718      	adds	r7, #24
 800fe92:	46bd      	mov	sp, r7
 800fe94:	bd80      	pop	{r7, pc}
 800fe96:	bf00      	nop

0800fe98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b084      	sub	sp, #16
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
 800fea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fea2:	2300      	movs	r3, #0
 800fea4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800feac:	2b01      	cmp	r3, #1
 800feae:	d101      	bne.n	800feb4 <HAL_TIM_ConfigClockSource+0x1c>
 800feb0:	2302      	movs	r3, #2
 800feb2:	e0b6      	b.n	8010022 <HAL_TIM_ConfigClockSource+0x18a>
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2201      	movs	r2, #1
 800feb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	2202      	movs	r2, #2
 800fec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	689b      	ldr	r3, [r3, #8]
 800feca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fecc:	68bb      	ldr	r3, [r7, #8]
 800fece:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800fed2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800fed6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fed8:	68bb      	ldr	r3, [r7, #8]
 800feda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fede:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	68ba      	ldr	r2, [r7, #8]
 800fee6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fee8:	683b      	ldr	r3, [r7, #0]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fef0:	d03e      	beq.n	800ff70 <HAL_TIM_ConfigClockSource+0xd8>
 800fef2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fef6:	f200 8087 	bhi.w	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800fefa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fefe:	f000 8086 	beq.w	801000e <HAL_TIM_ConfigClockSource+0x176>
 800ff02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff06:	d87f      	bhi.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800ff08:	2b70      	cmp	r3, #112	@ 0x70
 800ff0a:	d01a      	beq.n	800ff42 <HAL_TIM_ConfigClockSource+0xaa>
 800ff0c:	2b70      	cmp	r3, #112	@ 0x70
 800ff0e:	d87b      	bhi.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800ff10:	2b60      	cmp	r3, #96	@ 0x60
 800ff12:	d050      	beq.n	800ffb6 <HAL_TIM_ConfigClockSource+0x11e>
 800ff14:	2b60      	cmp	r3, #96	@ 0x60
 800ff16:	d877      	bhi.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800ff18:	2b50      	cmp	r3, #80	@ 0x50
 800ff1a:	d03c      	beq.n	800ff96 <HAL_TIM_ConfigClockSource+0xfe>
 800ff1c:	2b50      	cmp	r3, #80	@ 0x50
 800ff1e:	d873      	bhi.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800ff20:	2b40      	cmp	r3, #64	@ 0x40
 800ff22:	d058      	beq.n	800ffd6 <HAL_TIM_ConfigClockSource+0x13e>
 800ff24:	2b40      	cmp	r3, #64	@ 0x40
 800ff26:	d86f      	bhi.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800ff28:	2b30      	cmp	r3, #48	@ 0x30
 800ff2a:	d064      	beq.n	800fff6 <HAL_TIM_ConfigClockSource+0x15e>
 800ff2c:	2b30      	cmp	r3, #48	@ 0x30
 800ff2e:	d86b      	bhi.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800ff30:	2b20      	cmp	r3, #32
 800ff32:	d060      	beq.n	800fff6 <HAL_TIM_ConfigClockSource+0x15e>
 800ff34:	2b20      	cmp	r3, #32
 800ff36:	d867      	bhi.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d05c      	beq.n	800fff6 <HAL_TIM_ConfigClockSource+0x15e>
 800ff3c:	2b10      	cmp	r3, #16
 800ff3e:	d05a      	beq.n	800fff6 <HAL_TIM_ConfigClockSource+0x15e>
 800ff40:	e062      	b.n	8010008 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ff46:	683b      	ldr	r3, [r7, #0]
 800ff48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ff4a:	683b      	ldr	r3, [r7, #0]
 800ff4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ff4e:	683b      	ldr	r3, [r7, #0]
 800ff50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ff52:	f000 fc07 	bl	8010764 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	689b      	ldr	r3, [r3, #8]
 800ff5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ff64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	68ba      	ldr	r2, [r7, #8]
 800ff6c:	609a      	str	r2, [r3, #8]
      break;
 800ff6e:	e04f      	b.n	8010010 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ff74:	683b      	ldr	r3, [r7, #0]
 800ff76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ff78:	683b      	ldr	r3, [r7, #0]
 800ff7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ff80:	f000 fbf0 	bl	8010764 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	689a      	ldr	r2, [r3, #8]
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ff92:	609a      	str	r2, [r3, #8]
      break;
 800ff94:	e03c      	b.n	8010010 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ff9a:	683b      	ldr	r3, [r7, #0]
 800ff9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ff9e:	683b      	ldr	r3, [r7, #0]
 800ffa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ffa2:	461a      	mov	r2, r3
 800ffa4:	f000 fb62 	bl	801066c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	2150      	movs	r1, #80	@ 0x50
 800ffae:	4618      	mov	r0, r3
 800ffb0:	f000 fbbb 	bl	801072a <TIM_ITRx_SetConfig>
      break;
 800ffb4:	e02c      	b.n	8010010 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ffba:	683b      	ldr	r3, [r7, #0]
 800ffbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ffbe:	683b      	ldr	r3, [r7, #0]
 800ffc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ffc2:	461a      	mov	r2, r3
 800ffc4:	f000 fb81 	bl	80106ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	2160      	movs	r1, #96	@ 0x60
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f000 fbab 	bl	801072a <TIM_ITRx_SetConfig>
      break;
 800ffd4:	e01c      	b.n	8010010 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ffde:	683b      	ldr	r3, [r7, #0]
 800ffe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ffe2:	461a      	mov	r2, r3
 800ffe4:	f000 fb42 	bl	801066c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	2140      	movs	r1, #64	@ 0x40
 800ffee:	4618      	mov	r0, r3
 800fff0:	f000 fb9b 	bl	801072a <TIM_ITRx_SetConfig>
      break;
 800fff4:	e00c      	b.n	8010010 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681a      	ldr	r2, [r3, #0]
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	4619      	mov	r1, r3
 8010000:	4610      	mov	r0, r2
 8010002:	f000 fb92 	bl	801072a <TIM_ITRx_SetConfig>
      break;
 8010006:	e003      	b.n	8010010 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8010008:	2301      	movs	r3, #1
 801000a:	73fb      	strb	r3, [r7, #15]
      break;
 801000c:	e000      	b.n	8010010 <HAL_TIM_ConfigClockSource+0x178>
      break;
 801000e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	2201      	movs	r2, #1
 8010014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	2200      	movs	r2, #0
 801001c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010020:	7bfb      	ldrb	r3, [r7, #15]
}
 8010022:	4618      	mov	r0, r3
 8010024:	3710      	adds	r7, #16
 8010026:	46bd      	mov	sp, r7
 8010028:	bd80      	pop	{r7, pc}

0801002a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801002a:	b480      	push	{r7}
 801002c:	b083      	sub	sp, #12
 801002e:	af00      	add	r7, sp, #0
 8010030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010032:	bf00      	nop
 8010034:	370c      	adds	r7, #12
 8010036:	46bd      	mov	sp, r7
 8010038:	f85d 7b04 	ldr.w	r7, [sp], #4
 801003c:	4770      	bx	lr

0801003e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801003e:	b480      	push	{r7}
 8010040:	b083      	sub	sp, #12
 8010042:	af00      	add	r7, sp, #0
 8010044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010046:	bf00      	nop
 8010048:	370c      	adds	r7, #12
 801004a:	46bd      	mov	sp, r7
 801004c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010050:	4770      	bx	lr

08010052 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010052:	b480      	push	{r7}
 8010054:	b083      	sub	sp, #12
 8010056:	af00      	add	r7, sp, #0
 8010058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801005a:	bf00      	nop
 801005c:	370c      	adds	r7, #12
 801005e:	46bd      	mov	sp, r7
 8010060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010064:	4770      	bx	lr

08010066 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010066:	b480      	push	{r7}
 8010068:	b083      	sub	sp, #12
 801006a:	af00      	add	r7, sp, #0
 801006c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801006e:	bf00      	nop
 8010070:	370c      	adds	r7, #12
 8010072:	46bd      	mov	sp, r7
 8010074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010078:	4770      	bx	lr

0801007a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801007a:	b480      	push	{r7}
 801007c:	b083      	sub	sp, #12
 801007e:	af00      	add	r7, sp, #0
 8010080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010082:	bf00      	nop
 8010084:	370c      	adds	r7, #12
 8010086:	46bd      	mov	sp, r7
 8010088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008c:	4770      	bx	lr
	...

08010090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010090:	b480      	push	{r7}
 8010092:	b085      	sub	sp, #20
 8010094:	af00      	add	r7, sp, #0
 8010096:	6078      	str	r0, [r7, #4]
 8010098:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	4a30      	ldr	r2, [pc, #192]	@ (8010164 <TIM_Base_SetConfig+0xd4>)
 80100a4:	4293      	cmp	r3, r2
 80100a6:	d003      	beq.n	80100b0 <TIM_Base_SetConfig+0x20>
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80100ae:	d108      	bne.n	80100c2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80100b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80100b8:	683b      	ldr	r3, [r7, #0]
 80100ba:	685b      	ldr	r3, [r3, #4]
 80100bc:	68fa      	ldr	r2, [r7, #12]
 80100be:	4313      	orrs	r3, r2
 80100c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	4a27      	ldr	r2, [pc, #156]	@ (8010164 <TIM_Base_SetConfig+0xd4>)
 80100c6:	4293      	cmp	r3, r2
 80100c8:	d00b      	beq.n	80100e2 <TIM_Base_SetConfig+0x52>
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80100d0:	d007      	beq.n	80100e2 <TIM_Base_SetConfig+0x52>
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	4a24      	ldr	r2, [pc, #144]	@ (8010168 <TIM_Base_SetConfig+0xd8>)
 80100d6:	4293      	cmp	r3, r2
 80100d8:	d003      	beq.n	80100e2 <TIM_Base_SetConfig+0x52>
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	4a23      	ldr	r2, [pc, #140]	@ (801016c <TIM_Base_SetConfig+0xdc>)
 80100de:	4293      	cmp	r3, r2
 80100e0:	d108      	bne.n	80100f4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80100e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	68db      	ldr	r3, [r3, #12]
 80100ee:	68fa      	ldr	r2, [r7, #12]
 80100f0:	4313      	orrs	r3, r2
 80100f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80100fa:	683b      	ldr	r3, [r7, #0]
 80100fc:	695b      	ldr	r3, [r3, #20]
 80100fe:	4313      	orrs	r3, r2
 8010100:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	68fa      	ldr	r2, [r7, #12]
 8010106:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010108:	683b      	ldr	r3, [r7, #0]
 801010a:	689a      	ldr	r2, [r3, #8]
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010110:	683b      	ldr	r3, [r7, #0]
 8010112:	681a      	ldr	r2, [r3, #0]
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	4a12      	ldr	r2, [pc, #72]	@ (8010164 <TIM_Base_SetConfig+0xd4>)
 801011c:	4293      	cmp	r3, r2
 801011e:	d007      	beq.n	8010130 <TIM_Base_SetConfig+0xa0>
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	4a11      	ldr	r2, [pc, #68]	@ (8010168 <TIM_Base_SetConfig+0xd8>)
 8010124:	4293      	cmp	r3, r2
 8010126:	d003      	beq.n	8010130 <TIM_Base_SetConfig+0xa0>
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	4a10      	ldr	r2, [pc, #64]	@ (801016c <TIM_Base_SetConfig+0xdc>)
 801012c:	4293      	cmp	r3, r2
 801012e:	d103      	bne.n	8010138 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010130:	683b      	ldr	r3, [r7, #0]
 8010132:	691a      	ldr	r2, [r3, #16]
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	2201      	movs	r2, #1
 801013c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	691b      	ldr	r3, [r3, #16]
 8010142:	f003 0301 	and.w	r3, r3, #1
 8010146:	2b01      	cmp	r3, #1
 8010148:	d105      	bne.n	8010156 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	691b      	ldr	r3, [r3, #16]
 801014e:	f023 0201 	bic.w	r2, r3, #1
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	611a      	str	r2, [r3, #16]
  }
}
 8010156:	bf00      	nop
 8010158:	3714      	adds	r7, #20
 801015a:	46bd      	mov	sp, r7
 801015c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010160:	4770      	bx	lr
 8010162:	bf00      	nop
 8010164:	40012c00 	.word	0x40012c00
 8010168:	40014400 	.word	0x40014400
 801016c:	40014800 	.word	0x40014800

08010170 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010170:	b480      	push	{r7}
 8010172:	b087      	sub	sp, #28
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
 8010178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	6a1b      	ldr	r3, [r3, #32]
 801017e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	6a1b      	ldr	r3, [r3, #32]
 8010184:	f023 0201 	bic.w	r2, r3, #1
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	685b      	ldr	r3, [r3, #4]
 8010190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	699b      	ldr	r3, [r3, #24]
 8010196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801019e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	f023 0303 	bic.w	r3, r3, #3
 80101aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80101ac:	683b      	ldr	r3, [r7, #0]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	68fa      	ldr	r2, [r7, #12]
 80101b2:	4313      	orrs	r3, r2
 80101b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80101b6:	697b      	ldr	r3, [r7, #20]
 80101b8:	f023 0302 	bic.w	r3, r3, #2
 80101bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80101be:	683b      	ldr	r3, [r7, #0]
 80101c0:	689b      	ldr	r3, [r3, #8]
 80101c2:	697a      	ldr	r2, [r7, #20]
 80101c4:	4313      	orrs	r3, r2
 80101c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	4a24      	ldr	r2, [pc, #144]	@ (801025c <TIM_OC1_SetConfig+0xec>)
 80101cc:	4293      	cmp	r3, r2
 80101ce:	d007      	beq.n	80101e0 <TIM_OC1_SetConfig+0x70>
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	4a23      	ldr	r2, [pc, #140]	@ (8010260 <TIM_OC1_SetConfig+0xf0>)
 80101d4:	4293      	cmp	r3, r2
 80101d6:	d003      	beq.n	80101e0 <TIM_OC1_SetConfig+0x70>
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	4a22      	ldr	r2, [pc, #136]	@ (8010264 <TIM_OC1_SetConfig+0xf4>)
 80101dc:	4293      	cmp	r3, r2
 80101de:	d10c      	bne.n	80101fa <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80101e0:	697b      	ldr	r3, [r7, #20]
 80101e2:	f023 0308 	bic.w	r3, r3, #8
 80101e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80101e8:	683b      	ldr	r3, [r7, #0]
 80101ea:	68db      	ldr	r3, [r3, #12]
 80101ec:	697a      	ldr	r2, [r7, #20]
 80101ee:	4313      	orrs	r3, r2
 80101f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80101f2:	697b      	ldr	r3, [r7, #20]
 80101f4:	f023 0304 	bic.w	r3, r3, #4
 80101f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	4a17      	ldr	r2, [pc, #92]	@ (801025c <TIM_OC1_SetConfig+0xec>)
 80101fe:	4293      	cmp	r3, r2
 8010200:	d007      	beq.n	8010212 <TIM_OC1_SetConfig+0xa2>
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	4a17      	ldr	r2, [pc, #92]	@ (8010264 <TIM_OC1_SetConfig+0xf4>)
 8010206:	4293      	cmp	r3, r2
 8010208:	d003      	beq.n	8010212 <TIM_OC1_SetConfig+0xa2>
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	4a14      	ldr	r2, [pc, #80]	@ (8010260 <TIM_OC1_SetConfig+0xf0>)
 801020e:	4293      	cmp	r3, r2
 8010210:	d111      	bne.n	8010236 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8010212:	693b      	ldr	r3, [r7, #16]
 8010214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010218:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801021a:	693b      	ldr	r3, [r7, #16]
 801021c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010220:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8010222:	683b      	ldr	r3, [r7, #0]
 8010224:	695b      	ldr	r3, [r3, #20]
 8010226:	693a      	ldr	r2, [r7, #16]
 8010228:	4313      	orrs	r3, r2
 801022a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	699b      	ldr	r3, [r3, #24]
 8010230:	693a      	ldr	r2, [r7, #16]
 8010232:	4313      	orrs	r3, r2
 8010234:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	693a      	ldr	r2, [r7, #16]
 801023a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	68fa      	ldr	r2, [r7, #12]
 8010240:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	685a      	ldr	r2, [r3, #4]
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	697a      	ldr	r2, [r7, #20]
 801024e:	621a      	str	r2, [r3, #32]
}
 8010250:	bf00      	nop
 8010252:	371c      	adds	r7, #28
 8010254:	46bd      	mov	sp, r7
 8010256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025a:	4770      	bx	lr
 801025c:	40012c00 	.word	0x40012c00
 8010260:	40014800 	.word	0x40014800
 8010264:	40014400 	.word	0x40014400

08010268 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010268:	b480      	push	{r7}
 801026a:	b087      	sub	sp, #28
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
 8010270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	6a1b      	ldr	r3, [r3, #32]
 8010276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	6a1b      	ldr	r3, [r3, #32]
 801027c:	f023 0210 	bic.w	r2, r3, #16
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	685b      	ldr	r3, [r3, #4]
 8010288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	699b      	ldr	r3, [r3, #24]
 801028e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8010296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801029a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80102a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	021b      	lsls	r3, r3, #8
 80102aa:	68fa      	ldr	r2, [r7, #12]
 80102ac:	4313      	orrs	r3, r2
 80102ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80102b0:	697b      	ldr	r3, [r7, #20]
 80102b2:	f023 0320 	bic.w	r3, r3, #32
 80102b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	689b      	ldr	r3, [r3, #8]
 80102bc:	011b      	lsls	r3, r3, #4
 80102be:	697a      	ldr	r2, [r7, #20]
 80102c0:	4313      	orrs	r3, r2
 80102c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	4a22      	ldr	r2, [pc, #136]	@ (8010350 <TIM_OC2_SetConfig+0xe8>)
 80102c8:	4293      	cmp	r3, r2
 80102ca:	d10d      	bne.n	80102e8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80102cc:	697b      	ldr	r3, [r7, #20]
 80102ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80102d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80102d4:	683b      	ldr	r3, [r7, #0]
 80102d6:	68db      	ldr	r3, [r3, #12]
 80102d8:	011b      	lsls	r3, r3, #4
 80102da:	697a      	ldr	r2, [r7, #20]
 80102dc:	4313      	orrs	r3, r2
 80102de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80102e0:	697b      	ldr	r3, [r7, #20]
 80102e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80102e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	4a19      	ldr	r2, [pc, #100]	@ (8010350 <TIM_OC2_SetConfig+0xe8>)
 80102ec:	4293      	cmp	r3, r2
 80102ee:	d007      	beq.n	8010300 <TIM_OC2_SetConfig+0x98>
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	4a18      	ldr	r2, [pc, #96]	@ (8010354 <TIM_OC2_SetConfig+0xec>)
 80102f4:	4293      	cmp	r3, r2
 80102f6:	d003      	beq.n	8010300 <TIM_OC2_SetConfig+0x98>
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	4a17      	ldr	r2, [pc, #92]	@ (8010358 <TIM_OC2_SetConfig+0xf0>)
 80102fc:	4293      	cmp	r3, r2
 80102fe:	d113      	bne.n	8010328 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010300:	693b      	ldr	r3, [r7, #16]
 8010302:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010306:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010308:	693b      	ldr	r3, [r7, #16]
 801030a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801030e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	695b      	ldr	r3, [r3, #20]
 8010314:	009b      	lsls	r3, r3, #2
 8010316:	693a      	ldr	r2, [r7, #16]
 8010318:	4313      	orrs	r3, r2
 801031a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801031c:	683b      	ldr	r3, [r7, #0]
 801031e:	699b      	ldr	r3, [r3, #24]
 8010320:	009b      	lsls	r3, r3, #2
 8010322:	693a      	ldr	r2, [r7, #16]
 8010324:	4313      	orrs	r3, r2
 8010326:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	693a      	ldr	r2, [r7, #16]
 801032c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	68fa      	ldr	r2, [r7, #12]
 8010332:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	685a      	ldr	r2, [r3, #4]
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	697a      	ldr	r2, [r7, #20]
 8010340:	621a      	str	r2, [r3, #32]
}
 8010342:	bf00      	nop
 8010344:	371c      	adds	r7, #28
 8010346:	46bd      	mov	sp, r7
 8010348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801034c:	4770      	bx	lr
 801034e:	bf00      	nop
 8010350:	40012c00 	.word	0x40012c00
 8010354:	40014400 	.word	0x40014400
 8010358:	40014800 	.word	0x40014800

0801035c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801035c:	b480      	push	{r7}
 801035e:	b087      	sub	sp, #28
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
 8010364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	6a1b      	ldr	r3, [r3, #32]
 801036a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	6a1b      	ldr	r3, [r3, #32]
 8010370:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	685b      	ldr	r3, [r3, #4]
 801037c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	69db      	ldr	r3, [r3, #28]
 8010382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801038a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801038e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	f023 0303 	bic.w	r3, r3, #3
 8010396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010398:	683b      	ldr	r3, [r7, #0]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	68fa      	ldr	r2, [r7, #12]
 801039e:	4313      	orrs	r3, r2
 80103a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80103a2:	697b      	ldr	r3, [r7, #20]
 80103a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80103a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	689b      	ldr	r3, [r3, #8]
 80103ae:	021b      	lsls	r3, r3, #8
 80103b0:	697a      	ldr	r2, [r7, #20]
 80103b2:	4313      	orrs	r3, r2
 80103b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	4a21      	ldr	r2, [pc, #132]	@ (8010440 <TIM_OC3_SetConfig+0xe4>)
 80103ba:	4293      	cmp	r3, r2
 80103bc:	d10d      	bne.n	80103da <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80103be:	697b      	ldr	r3, [r7, #20]
 80103c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80103c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	68db      	ldr	r3, [r3, #12]
 80103ca:	021b      	lsls	r3, r3, #8
 80103cc:	697a      	ldr	r2, [r7, #20]
 80103ce:	4313      	orrs	r3, r2
 80103d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80103d2:	697b      	ldr	r3, [r7, #20]
 80103d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80103d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	4a18      	ldr	r2, [pc, #96]	@ (8010440 <TIM_OC3_SetConfig+0xe4>)
 80103de:	4293      	cmp	r3, r2
 80103e0:	d007      	beq.n	80103f2 <TIM_OC3_SetConfig+0x96>
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	4a17      	ldr	r2, [pc, #92]	@ (8010444 <TIM_OC3_SetConfig+0xe8>)
 80103e6:	4293      	cmp	r3, r2
 80103e8:	d003      	beq.n	80103f2 <TIM_OC3_SetConfig+0x96>
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	4a16      	ldr	r2, [pc, #88]	@ (8010448 <TIM_OC3_SetConfig+0xec>)
 80103ee:	4293      	cmp	r3, r2
 80103f0:	d113      	bne.n	801041a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80103f2:	693b      	ldr	r3, [r7, #16]
 80103f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80103f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80103fa:	693b      	ldr	r3, [r7, #16]
 80103fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010400:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	695b      	ldr	r3, [r3, #20]
 8010406:	011b      	lsls	r3, r3, #4
 8010408:	693a      	ldr	r2, [r7, #16]
 801040a:	4313      	orrs	r3, r2
 801040c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	699b      	ldr	r3, [r3, #24]
 8010412:	011b      	lsls	r3, r3, #4
 8010414:	693a      	ldr	r2, [r7, #16]
 8010416:	4313      	orrs	r3, r2
 8010418:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	693a      	ldr	r2, [r7, #16]
 801041e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	68fa      	ldr	r2, [r7, #12]
 8010424:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010426:	683b      	ldr	r3, [r7, #0]
 8010428:	685a      	ldr	r2, [r3, #4]
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	697a      	ldr	r2, [r7, #20]
 8010432:	621a      	str	r2, [r3, #32]
}
 8010434:	bf00      	nop
 8010436:	371c      	adds	r7, #28
 8010438:	46bd      	mov	sp, r7
 801043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801043e:	4770      	bx	lr
 8010440:	40012c00 	.word	0x40012c00
 8010444:	40014400 	.word	0x40014400
 8010448:	40014800 	.word	0x40014800

0801044c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801044c:	b480      	push	{r7}
 801044e:	b087      	sub	sp, #28
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
 8010454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	6a1b      	ldr	r3, [r3, #32]
 801045a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	6a1b      	ldr	r3, [r3, #32]
 8010460:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	685b      	ldr	r3, [r3, #4]
 801046c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	69db      	ldr	r3, [r3, #28]
 8010472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801047a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801047e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010486:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010488:	683b      	ldr	r3, [r7, #0]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	021b      	lsls	r3, r3, #8
 801048e:	68fa      	ldr	r2, [r7, #12]
 8010490:	4313      	orrs	r3, r2
 8010492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010494:	693b      	ldr	r3, [r7, #16]
 8010496:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801049a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801049c:	683b      	ldr	r3, [r7, #0]
 801049e:	689b      	ldr	r3, [r3, #8]
 80104a0:	031b      	lsls	r3, r3, #12
 80104a2:	693a      	ldr	r2, [r7, #16]
 80104a4:	4313      	orrs	r3, r2
 80104a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	4a14      	ldr	r2, [pc, #80]	@ (80104fc <TIM_OC4_SetConfig+0xb0>)
 80104ac:	4293      	cmp	r3, r2
 80104ae:	d007      	beq.n	80104c0 <TIM_OC4_SetConfig+0x74>
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	4a13      	ldr	r2, [pc, #76]	@ (8010500 <TIM_OC4_SetConfig+0xb4>)
 80104b4:	4293      	cmp	r3, r2
 80104b6:	d003      	beq.n	80104c0 <TIM_OC4_SetConfig+0x74>
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	4a12      	ldr	r2, [pc, #72]	@ (8010504 <TIM_OC4_SetConfig+0xb8>)
 80104bc:	4293      	cmp	r3, r2
 80104be:	d109      	bne.n	80104d4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80104c0:	697b      	ldr	r3, [r7, #20]
 80104c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80104c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	695b      	ldr	r3, [r3, #20]
 80104cc:	019b      	lsls	r3, r3, #6
 80104ce:	697a      	ldr	r2, [r7, #20]
 80104d0:	4313      	orrs	r3, r2
 80104d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	697a      	ldr	r2, [r7, #20]
 80104d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	68fa      	ldr	r2, [r7, #12]
 80104de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80104e0:	683b      	ldr	r3, [r7, #0]
 80104e2:	685a      	ldr	r2, [r3, #4]
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	693a      	ldr	r2, [r7, #16]
 80104ec:	621a      	str	r2, [r3, #32]
}
 80104ee:	bf00      	nop
 80104f0:	371c      	adds	r7, #28
 80104f2:	46bd      	mov	sp, r7
 80104f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f8:	4770      	bx	lr
 80104fa:	bf00      	nop
 80104fc:	40012c00 	.word	0x40012c00
 8010500:	40014400 	.word	0x40014400
 8010504:	40014800 	.word	0x40014800

08010508 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010508:	b480      	push	{r7}
 801050a:	b087      	sub	sp, #28
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
 8010510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	6a1b      	ldr	r3, [r3, #32]
 8010516:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	6a1b      	ldr	r3, [r3, #32]
 801051c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	685b      	ldr	r3, [r3, #4]
 8010528:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801052e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801053a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	68fa      	ldr	r2, [r7, #12]
 8010542:	4313      	orrs	r3, r2
 8010544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8010546:	693b      	ldr	r3, [r7, #16]
 8010548:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 801054c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801054e:	683b      	ldr	r3, [r7, #0]
 8010550:	689b      	ldr	r3, [r3, #8]
 8010552:	041b      	lsls	r3, r3, #16
 8010554:	693a      	ldr	r2, [r7, #16]
 8010556:	4313      	orrs	r3, r2
 8010558:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	4a13      	ldr	r2, [pc, #76]	@ (80105ac <TIM_OC5_SetConfig+0xa4>)
 801055e:	4293      	cmp	r3, r2
 8010560:	d007      	beq.n	8010572 <TIM_OC5_SetConfig+0x6a>
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	4a12      	ldr	r2, [pc, #72]	@ (80105b0 <TIM_OC5_SetConfig+0xa8>)
 8010566:	4293      	cmp	r3, r2
 8010568:	d003      	beq.n	8010572 <TIM_OC5_SetConfig+0x6a>
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	4a11      	ldr	r2, [pc, #68]	@ (80105b4 <TIM_OC5_SetConfig+0xac>)
 801056e:	4293      	cmp	r3, r2
 8010570:	d109      	bne.n	8010586 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010572:	697b      	ldr	r3, [r7, #20]
 8010574:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010578:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801057a:	683b      	ldr	r3, [r7, #0]
 801057c:	695b      	ldr	r3, [r3, #20]
 801057e:	021b      	lsls	r3, r3, #8
 8010580:	697a      	ldr	r2, [r7, #20]
 8010582:	4313      	orrs	r3, r2
 8010584:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	697a      	ldr	r2, [r7, #20]
 801058a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	68fa      	ldr	r2, [r7, #12]
 8010590:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010592:	683b      	ldr	r3, [r7, #0]
 8010594:	685a      	ldr	r2, [r3, #4]
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	693a      	ldr	r2, [r7, #16]
 801059e:	621a      	str	r2, [r3, #32]
}
 80105a0:	bf00      	nop
 80105a2:	371c      	adds	r7, #28
 80105a4:	46bd      	mov	sp, r7
 80105a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105aa:	4770      	bx	lr
 80105ac:	40012c00 	.word	0x40012c00
 80105b0:	40014400 	.word	0x40014400
 80105b4:	40014800 	.word	0x40014800

080105b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80105b8:	b480      	push	{r7}
 80105ba:	b087      	sub	sp, #28
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
 80105c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	6a1b      	ldr	r3, [r3, #32]
 80105c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	6a1b      	ldr	r3, [r3, #32]
 80105cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	685b      	ldr	r3, [r3, #4]
 80105d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80105e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80105ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80105ec:	683b      	ldr	r3, [r7, #0]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	021b      	lsls	r3, r3, #8
 80105f2:	68fa      	ldr	r2, [r7, #12]
 80105f4:	4313      	orrs	r3, r2
 80105f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80105fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010600:	683b      	ldr	r3, [r7, #0]
 8010602:	689b      	ldr	r3, [r3, #8]
 8010604:	051b      	lsls	r3, r3, #20
 8010606:	693a      	ldr	r2, [r7, #16]
 8010608:	4313      	orrs	r3, r2
 801060a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	4a14      	ldr	r2, [pc, #80]	@ (8010660 <TIM_OC6_SetConfig+0xa8>)
 8010610:	4293      	cmp	r3, r2
 8010612:	d007      	beq.n	8010624 <TIM_OC6_SetConfig+0x6c>
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	4a13      	ldr	r2, [pc, #76]	@ (8010664 <TIM_OC6_SetConfig+0xac>)
 8010618:	4293      	cmp	r3, r2
 801061a:	d003      	beq.n	8010624 <TIM_OC6_SetConfig+0x6c>
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	4a12      	ldr	r2, [pc, #72]	@ (8010668 <TIM_OC6_SetConfig+0xb0>)
 8010620:	4293      	cmp	r3, r2
 8010622:	d109      	bne.n	8010638 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010624:	697b      	ldr	r3, [r7, #20]
 8010626:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801062a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801062c:	683b      	ldr	r3, [r7, #0]
 801062e:	695b      	ldr	r3, [r3, #20]
 8010630:	029b      	lsls	r3, r3, #10
 8010632:	697a      	ldr	r2, [r7, #20]
 8010634:	4313      	orrs	r3, r2
 8010636:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	697a      	ldr	r2, [r7, #20]
 801063c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	68fa      	ldr	r2, [r7, #12]
 8010642:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	685a      	ldr	r2, [r3, #4]
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	693a      	ldr	r2, [r7, #16]
 8010650:	621a      	str	r2, [r3, #32]
}
 8010652:	bf00      	nop
 8010654:	371c      	adds	r7, #28
 8010656:	46bd      	mov	sp, r7
 8010658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801065c:	4770      	bx	lr
 801065e:	bf00      	nop
 8010660:	40012c00 	.word	0x40012c00
 8010664:	40014400 	.word	0x40014400
 8010668:	40014800 	.word	0x40014800

0801066c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801066c:	b480      	push	{r7}
 801066e:	b087      	sub	sp, #28
 8010670:	af00      	add	r7, sp, #0
 8010672:	60f8      	str	r0, [r7, #12]
 8010674:	60b9      	str	r1, [r7, #8]
 8010676:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	6a1b      	ldr	r3, [r3, #32]
 801067c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	6a1b      	ldr	r3, [r3, #32]
 8010682:	f023 0201 	bic.w	r2, r3, #1
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	699b      	ldr	r3, [r3, #24]
 801068e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010690:	693b      	ldr	r3, [r7, #16]
 8010692:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010696:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	011b      	lsls	r3, r3, #4
 801069c:	693a      	ldr	r2, [r7, #16]
 801069e:	4313      	orrs	r3, r2
 80106a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80106a2:	697b      	ldr	r3, [r7, #20]
 80106a4:	f023 030a 	bic.w	r3, r3, #10
 80106a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80106aa:	697a      	ldr	r2, [r7, #20]
 80106ac:	68bb      	ldr	r3, [r7, #8]
 80106ae:	4313      	orrs	r3, r2
 80106b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	693a      	ldr	r2, [r7, #16]
 80106b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	697a      	ldr	r2, [r7, #20]
 80106bc:	621a      	str	r2, [r3, #32]
}
 80106be:	bf00      	nop
 80106c0:	371c      	adds	r7, #28
 80106c2:	46bd      	mov	sp, r7
 80106c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c8:	4770      	bx	lr

080106ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80106ca:	b480      	push	{r7}
 80106cc:	b087      	sub	sp, #28
 80106ce:	af00      	add	r7, sp, #0
 80106d0:	60f8      	str	r0, [r7, #12]
 80106d2:	60b9      	str	r1, [r7, #8]
 80106d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	6a1b      	ldr	r3, [r3, #32]
 80106da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	6a1b      	ldr	r3, [r3, #32]
 80106e0:	f023 0210 	bic.w	r2, r3, #16
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	699b      	ldr	r3, [r3, #24]
 80106ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80106ee:	693b      	ldr	r3, [r7, #16]
 80106f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80106f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	031b      	lsls	r3, r3, #12
 80106fa:	693a      	ldr	r2, [r7, #16]
 80106fc:	4313      	orrs	r3, r2
 80106fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010700:	697b      	ldr	r3, [r7, #20]
 8010702:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010706:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010708:	68bb      	ldr	r3, [r7, #8]
 801070a:	011b      	lsls	r3, r3, #4
 801070c:	697a      	ldr	r2, [r7, #20]
 801070e:	4313      	orrs	r3, r2
 8010710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	693a      	ldr	r2, [r7, #16]
 8010716:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	697a      	ldr	r2, [r7, #20]
 801071c:	621a      	str	r2, [r3, #32]
}
 801071e:	bf00      	nop
 8010720:	371c      	adds	r7, #28
 8010722:	46bd      	mov	sp, r7
 8010724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010728:	4770      	bx	lr

0801072a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801072a:	b480      	push	{r7}
 801072c:	b085      	sub	sp, #20
 801072e:	af00      	add	r7, sp, #0
 8010730:	6078      	str	r0, [r7, #4]
 8010732:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	689b      	ldr	r3, [r3, #8]
 8010738:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8010740:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010744:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010746:	683a      	ldr	r2, [r7, #0]
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	4313      	orrs	r3, r2
 801074c:	f043 0307 	orr.w	r3, r3, #7
 8010750:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	68fa      	ldr	r2, [r7, #12]
 8010756:	609a      	str	r2, [r3, #8]
}
 8010758:	bf00      	nop
 801075a:	3714      	adds	r7, #20
 801075c:	46bd      	mov	sp, r7
 801075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010762:	4770      	bx	lr

08010764 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010764:	b480      	push	{r7}
 8010766:	b087      	sub	sp, #28
 8010768:	af00      	add	r7, sp, #0
 801076a:	60f8      	str	r0, [r7, #12]
 801076c:	60b9      	str	r1, [r7, #8]
 801076e:	607a      	str	r2, [r7, #4]
 8010770:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	689b      	ldr	r3, [r3, #8]
 8010776:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010778:	697b      	ldr	r3, [r7, #20]
 801077a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801077e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010780:	683b      	ldr	r3, [r7, #0]
 8010782:	021a      	lsls	r2, r3, #8
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	431a      	orrs	r2, r3
 8010788:	68bb      	ldr	r3, [r7, #8]
 801078a:	4313      	orrs	r3, r2
 801078c:	697a      	ldr	r2, [r7, #20]
 801078e:	4313      	orrs	r3, r2
 8010790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	697a      	ldr	r2, [r7, #20]
 8010796:	609a      	str	r2, [r3, #8]
}
 8010798:	bf00      	nop
 801079a:	371c      	adds	r7, #28
 801079c:	46bd      	mov	sp, r7
 801079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a2:	4770      	bx	lr

080107a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80107a4:	b480      	push	{r7}
 80107a6:	b087      	sub	sp, #28
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	60f8      	str	r0, [r7, #12]
 80107ac:	60b9      	str	r1, [r7, #8]
 80107ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80107b0:	68bb      	ldr	r3, [r7, #8]
 80107b2:	f003 031f 	and.w	r3, r3, #31
 80107b6:	2201      	movs	r2, #1
 80107b8:	fa02 f303 	lsl.w	r3, r2, r3
 80107bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	6a1a      	ldr	r2, [r3, #32]
 80107c2:	697b      	ldr	r3, [r7, #20]
 80107c4:	43db      	mvns	r3, r3
 80107c6:	401a      	ands	r2, r3
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	6a1a      	ldr	r2, [r3, #32]
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	f003 031f 	and.w	r3, r3, #31
 80107d6:	6879      	ldr	r1, [r7, #4]
 80107d8:	fa01 f303 	lsl.w	r3, r1, r3
 80107dc:	431a      	orrs	r2, r3
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	621a      	str	r2, [r3, #32]
}
 80107e2:	bf00      	nop
 80107e4:	371c      	adds	r7, #28
 80107e6:	46bd      	mov	sp, r7
 80107e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ec:	4770      	bx	lr
	...

080107f0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80107f0:	b580      	push	{r7, lr}
 80107f2:	b084      	sub	sp, #16
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
 80107f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d109      	bne.n	8010814 <HAL_TIMEx_PWMN_Start+0x24>
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010806:	b2db      	uxtb	r3, r3
 8010808:	2b01      	cmp	r3, #1
 801080a:	bf14      	ite	ne
 801080c:	2301      	movne	r3, #1
 801080e:	2300      	moveq	r3, #0
 8010810:	b2db      	uxtb	r3, r3
 8010812:	e022      	b.n	801085a <HAL_TIMEx_PWMN_Start+0x6a>
 8010814:	683b      	ldr	r3, [r7, #0]
 8010816:	2b04      	cmp	r3, #4
 8010818:	d109      	bne.n	801082e <HAL_TIMEx_PWMN_Start+0x3e>
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010820:	b2db      	uxtb	r3, r3
 8010822:	2b01      	cmp	r3, #1
 8010824:	bf14      	ite	ne
 8010826:	2301      	movne	r3, #1
 8010828:	2300      	moveq	r3, #0
 801082a:	b2db      	uxtb	r3, r3
 801082c:	e015      	b.n	801085a <HAL_TIMEx_PWMN_Start+0x6a>
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	2b08      	cmp	r3, #8
 8010832:	d109      	bne.n	8010848 <HAL_TIMEx_PWMN_Start+0x58>
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801083a:	b2db      	uxtb	r3, r3
 801083c:	2b01      	cmp	r3, #1
 801083e:	bf14      	ite	ne
 8010840:	2301      	movne	r3, #1
 8010842:	2300      	moveq	r3, #0
 8010844:	b2db      	uxtb	r3, r3
 8010846:	e008      	b.n	801085a <HAL_TIMEx_PWMN_Start+0x6a>
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 801084e:	b2db      	uxtb	r3, r3
 8010850:	2b01      	cmp	r3, #1
 8010852:	bf14      	ite	ne
 8010854:	2301      	movne	r3, #1
 8010856:	2300      	moveq	r3, #0
 8010858:	b2db      	uxtb	r3, r3
 801085a:	2b00      	cmp	r3, #0
 801085c:	d001      	beq.n	8010862 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 801085e:	2301      	movs	r3, #1
 8010860:	e055      	b.n	801090e <HAL_TIMEx_PWMN_Start+0x11e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010862:	683b      	ldr	r3, [r7, #0]
 8010864:	2b00      	cmp	r3, #0
 8010866:	d104      	bne.n	8010872 <HAL_TIMEx_PWMN_Start+0x82>
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2202      	movs	r2, #2
 801086c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010870:	e013      	b.n	801089a <HAL_TIMEx_PWMN_Start+0xaa>
 8010872:	683b      	ldr	r3, [r7, #0]
 8010874:	2b04      	cmp	r3, #4
 8010876:	d104      	bne.n	8010882 <HAL_TIMEx_PWMN_Start+0x92>
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	2202      	movs	r2, #2
 801087c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010880:	e00b      	b.n	801089a <HAL_TIMEx_PWMN_Start+0xaa>
 8010882:	683b      	ldr	r3, [r7, #0]
 8010884:	2b08      	cmp	r3, #8
 8010886:	d104      	bne.n	8010892 <HAL_TIMEx_PWMN_Start+0xa2>
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	2202      	movs	r2, #2
 801088c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8010890:	e003      	b.n	801089a <HAL_TIMEx_PWMN_Start+0xaa>
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	2202      	movs	r2, #2
 8010896:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	2204      	movs	r2, #4
 80108a0:	6839      	ldr	r1, [r7, #0]
 80108a2:	4618      	mov	r0, r3
 80108a4:	f000 f8ba 	bl	8010a1c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80108b6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	4a16      	ldr	r2, [pc, #88]	@ (8010918 <HAL_TIMEx_PWMN_Start+0x128>)
 80108be:	4293      	cmp	r3, r2
 80108c0:	d004      	beq.n	80108cc <HAL_TIMEx_PWMN_Start+0xdc>
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80108ca:	d115      	bne.n	80108f8 <HAL_TIMEx_PWMN_Start+0x108>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	689a      	ldr	r2, [r3, #8]
 80108d2:	4b12      	ldr	r3, [pc, #72]	@ (801091c <HAL_TIMEx_PWMN_Start+0x12c>)
 80108d4:	4013      	ands	r3, r2
 80108d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	2b06      	cmp	r3, #6
 80108dc:	d015      	beq.n	801090a <HAL_TIMEx_PWMN_Start+0x11a>
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80108e4:	d011      	beq.n	801090a <HAL_TIMEx_PWMN_Start+0x11a>
    {
      __HAL_TIM_ENABLE(htim);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	681a      	ldr	r2, [r3, #0]
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	f042 0201 	orr.w	r2, r2, #1
 80108f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80108f6:	e008      	b.n	801090a <HAL_TIMEx_PWMN_Start+0x11a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	681a      	ldr	r2, [r3, #0]
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	f042 0201 	orr.w	r2, r2, #1
 8010906:	601a      	str	r2, [r3, #0]
 8010908:	e000      	b.n	801090c <HAL_TIMEx_PWMN_Start+0x11c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801090a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801090c:	2300      	movs	r3, #0
}
 801090e:	4618      	mov	r0, r3
 8010910:	3710      	adds	r7, #16
 8010912:	46bd      	mov	sp, r7
 8010914:	bd80      	pop	{r7, pc}
 8010916:	bf00      	nop
 8010918:	40012c00 	.word	0x40012c00
 801091c:	00010007 	.word	0x00010007

08010920 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010920:	b480      	push	{r7}
 8010922:	b085      	sub	sp, #20
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
 8010928:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010930:	2b01      	cmp	r3, #1
 8010932:	d101      	bne.n	8010938 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010934:	2302      	movs	r3, #2
 8010936:	e04a      	b.n	80109ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2201      	movs	r2, #1
 801093c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	2202      	movs	r2, #2
 8010944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	685b      	ldr	r3, [r3, #4]
 801094e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	689b      	ldr	r3, [r3, #8]
 8010956:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	4a1f      	ldr	r2, [pc, #124]	@ (80109dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 801095e:	4293      	cmp	r3, r2
 8010960:	d108      	bne.n	8010974 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010968:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	685b      	ldr	r3, [r3, #4]
 801096e:	68fa      	ldr	r2, [r7, #12]
 8010970:	4313      	orrs	r3, r2
 8010972:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801097a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801097c:	683b      	ldr	r3, [r7, #0]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	68fa      	ldr	r2, [r7, #12]
 8010982:	4313      	orrs	r3, r2
 8010984:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	68fa      	ldr	r2, [r7, #12]
 801098c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	4a12      	ldr	r2, [pc, #72]	@ (80109dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8010994:	4293      	cmp	r3, r2
 8010996:	d004      	beq.n	80109a2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80109a0:	d10c      	bne.n	80109bc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80109a2:	68bb      	ldr	r3, [r7, #8]
 80109a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80109a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80109aa:	683b      	ldr	r3, [r7, #0]
 80109ac:	689b      	ldr	r3, [r3, #8]
 80109ae:	68ba      	ldr	r2, [r7, #8]
 80109b0:	4313      	orrs	r3, r2
 80109b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	68ba      	ldr	r2, [r7, #8]
 80109ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	2201      	movs	r2, #1
 80109c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	2200      	movs	r2, #0
 80109c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80109cc:	2300      	movs	r3, #0
}
 80109ce:	4618      	mov	r0, r3
 80109d0:	3714      	adds	r7, #20
 80109d2:	46bd      	mov	sp, r7
 80109d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d8:	4770      	bx	lr
 80109da:	bf00      	nop
 80109dc:	40012c00 	.word	0x40012c00

080109e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80109e0:	b480      	push	{r7}
 80109e2:	b083      	sub	sp, #12
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80109e8:	bf00      	nop
 80109ea:	370c      	adds	r7, #12
 80109ec:	46bd      	mov	sp, r7
 80109ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f2:	4770      	bx	lr

080109f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80109f4:	b480      	push	{r7}
 80109f6:	b083      	sub	sp, #12
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80109fc:	bf00      	nop
 80109fe:	370c      	adds	r7, #12
 8010a00:	46bd      	mov	sp, r7
 8010a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a06:	4770      	bx	lr

08010a08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010a08:	b480      	push	{r7}
 8010a0a:	b083      	sub	sp, #12
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010a10:	bf00      	nop
 8010a12:	370c      	adds	r7, #12
 8010a14:	46bd      	mov	sp, r7
 8010a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1a:	4770      	bx	lr

08010a1c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8010a1c:	b480      	push	{r7}
 8010a1e:	b087      	sub	sp, #28
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	60f8      	str	r0, [r7, #12]
 8010a24:	60b9      	str	r1, [r7, #8]
 8010a26:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	f003 030f 	and.w	r3, r3, #15
 8010a2e:	2204      	movs	r2, #4
 8010a30:	fa02 f303 	lsl.w	r3, r2, r3
 8010a34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	6a1a      	ldr	r2, [r3, #32]
 8010a3a:	697b      	ldr	r3, [r7, #20]
 8010a3c:	43db      	mvns	r3, r3
 8010a3e:	401a      	ands	r2, r3
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	6a1a      	ldr	r2, [r3, #32]
 8010a48:	68bb      	ldr	r3, [r7, #8]
 8010a4a:	f003 030f 	and.w	r3, r3, #15
 8010a4e:	6879      	ldr	r1, [r7, #4]
 8010a50:	fa01 f303 	lsl.w	r3, r1, r3
 8010a54:	431a      	orrs	r2, r3
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	621a      	str	r2, [r3, #32]
}
 8010a5a:	bf00      	nop
 8010a5c:	371c      	adds	r7, #28
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a64:	4770      	bx	lr

08010a66 <LL_RCC_GetUSARTClockSource>:
{
 8010a66:	b480      	push	{r7}
 8010a68:	b083      	sub	sp, #12
 8010a6a:	af00      	add	r7, sp, #0
 8010a6c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8010a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010a72:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	4013      	ands	r3, r2
}
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	370c      	adds	r7, #12
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a84:	4770      	bx	lr

08010a86 <LL_RCC_GetLPUARTClockSource>:
{
 8010a86:	b480      	push	{r7}
 8010a88:	b083      	sub	sp, #12
 8010a8a:	af00      	add	r7, sp, #0
 8010a8c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8010a8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010a92:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	4013      	ands	r3, r2
}
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	370c      	adds	r7, #12
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa4:	4770      	bx	lr

08010aa6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010aa6:	b580      	push	{r7, lr}
 8010aa8:	b082      	sub	sp, #8
 8010aaa:	af00      	add	r7, sp, #0
 8010aac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d101      	bne.n	8010ab8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010ab4:	2301      	movs	r3, #1
 8010ab6:	e042      	b.n	8010b3e <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d106      	bne.n	8010ad0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	2200      	movs	r2, #0
 8010ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f7f9 f9de 	bl	8009e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	2224      	movs	r2, #36	@ 0x24
 8010ad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	681a      	ldr	r2, [r3, #0]
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	f022 0201 	bic.w	r2, r2, #1
 8010ae6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d002      	beq.n	8010af6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010af0:	6878      	ldr	r0, [r7, #4]
 8010af2:	f000 fe41 	bl	8011778 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	f000 fc16 	bl	8011328 <UART_SetConfig>
 8010afc:	4603      	mov	r3, r0
 8010afe:	2b01      	cmp	r3, #1
 8010b00:	d101      	bne.n	8010b06 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010b02:	2301      	movs	r3, #1
 8010b04:	e01b      	b.n	8010b3e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	685a      	ldr	r2, [r3, #4]
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010b14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	689a      	ldr	r2, [r3, #8]
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010b24:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	681a      	ldr	r2, [r3, #0]
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f042 0201 	orr.w	r2, r2, #1
 8010b34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010b36:	6878      	ldr	r0, [r7, #4]
 8010b38:	f000 fec0 	bl	80118bc <UART_CheckIdleState>
 8010b3c:	4603      	mov	r3, r0
}
 8010b3e:	4618      	mov	r0, r3
 8010b40:	3708      	adds	r7, #8
 8010b42:	46bd      	mov	sp, r7
 8010b44:	bd80      	pop	{r7, pc}

08010b46 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010b46:	b580      	push	{r7, lr}
 8010b48:	b08a      	sub	sp, #40	@ 0x28
 8010b4a:	af02      	add	r7, sp, #8
 8010b4c:	60f8      	str	r0, [r7, #12]
 8010b4e:	60b9      	str	r1, [r7, #8]
 8010b50:	603b      	str	r3, [r7, #0]
 8010b52:	4613      	mov	r3, r2
 8010b54:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b5c:	2b20      	cmp	r3, #32
 8010b5e:	d17b      	bne.n	8010c58 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8010b60:	68bb      	ldr	r3, [r7, #8]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d002      	beq.n	8010b6c <HAL_UART_Transmit+0x26>
 8010b66:	88fb      	ldrh	r3, [r7, #6]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d101      	bne.n	8010b70 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010b6c:	2301      	movs	r3, #1
 8010b6e:	e074      	b.n	8010c5a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	2200      	movs	r2, #0
 8010b74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	2221      	movs	r2, #33	@ 0x21
 8010b7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010b80:	f7fa fc5c 	bl	800b43c <HAL_GetTick>
 8010b84:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	88fa      	ldrh	r2, [r7, #6]
 8010b8a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	88fa      	ldrh	r2, [r7, #6]
 8010b92:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	689b      	ldr	r3, [r3, #8]
 8010b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010b9e:	d108      	bne.n	8010bb2 <HAL_UART_Transmit+0x6c>
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	691b      	ldr	r3, [r3, #16]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d104      	bne.n	8010bb2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010ba8:	2300      	movs	r3, #0
 8010baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010bac:	68bb      	ldr	r3, [r7, #8]
 8010bae:	61bb      	str	r3, [r7, #24]
 8010bb0:	e003      	b.n	8010bba <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010bb2:	68bb      	ldr	r3, [r7, #8]
 8010bb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010bba:	e030      	b.n	8010c1e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	9300      	str	r3, [sp, #0]
 8010bc0:	697b      	ldr	r3, [r7, #20]
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	2180      	movs	r1, #128	@ 0x80
 8010bc6:	68f8      	ldr	r0, [r7, #12]
 8010bc8:	f000 ff22 	bl	8011a10 <UART_WaitOnFlagUntilTimeout>
 8010bcc:	4603      	mov	r3, r0
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d005      	beq.n	8010bde <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	2220      	movs	r2, #32
 8010bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8010bda:	2303      	movs	r3, #3
 8010bdc:	e03d      	b.n	8010c5a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8010bde:	69fb      	ldr	r3, [r7, #28]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d10b      	bne.n	8010bfc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010be4:	69bb      	ldr	r3, [r7, #24]
 8010be6:	881b      	ldrh	r3, [r3, #0]
 8010be8:	461a      	mov	r2, r3
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010bf2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8010bf4:	69bb      	ldr	r3, [r7, #24]
 8010bf6:	3302      	adds	r3, #2
 8010bf8:	61bb      	str	r3, [r7, #24]
 8010bfa:	e007      	b.n	8010c0c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010bfc:	69fb      	ldr	r3, [r7, #28]
 8010bfe:	781a      	ldrb	r2, [r3, #0]
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8010c06:	69fb      	ldr	r3, [r7, #28]
 8010c08:	3301      	adds	r3, #1
 8010c0a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010c12:	b29b      	uxth	r3, r3
 8010c14:	3b01      	subs	r3, #1
 8010c16:	b29a      	uxth	r2, r3
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010c24:	b29b      	uxth	r3, r3
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d1c8      	bne.n	8010bbc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010c2a:	683b      	ldr	r3, [r7, #0]
 8010c2c:	9300      	str	r3, [sp, #0]
 8010c2e:	697b      	ldr	r3, [r7, #20]
 8010c30:	2200      	movs	r2, #0
 8010c32:	2140      	movs	r1, #64	@ 0x40
 8010c34:	68f8      	ldr	r0, [r7, #12]
 8010c36:	f000 feeb 	bl	8011a10 <UART_WaitOnFlagUntilTimeout>
 8010c3a:	4603      	mov	r3, r0
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d005      	beq.n	8010c4c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	2220      	movs	r2, #32
 8010c44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8010c48:	2303      	movs	r3, #3
 8010c4a:	e006      	b.n	8010c5a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	2220      	movs	r2, #32
 8010c50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8010c54:	2300      	movs	r3, #0
 8010c56:	e000      	b.n	8010c5a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8010c58:	2302      	movs	r3, #2
  }
}
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	3720      	adds	r7, #32
 8010c5e:	46bd      	mov	sp, r7
 8010c60:	bd80      	pop	{r7, pc}
	...

08010c64 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010c64:	b580      	push	{r7, lr}
 8010c66:	b0ba      	sub	sp, #232	@ 0xe8
 8010c68:	af00      	add	r7, sp, #0
 8010c6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	69db      	ldr	r3, [r3, #28]
 8010c72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	689b      	ldr	r3, [r3, #8]
 8010c86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010c8a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8010c8e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8010c92:	4013      	ands	r3, r2
 8010c94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010c98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d11b      	bne.n	8010cd8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ca4:	f003 0320 	and.w	r3, r3, #32
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d015      	beq.n	8010cd8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010cac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010cb0:	f003 0320 	and.w	r3, r3, #32
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d105      	bne.n	8010cc4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010cb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d009      	beq.n	8010cd8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	f000 8300 	beq.w	80112ce <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010cd2:	6878      	ldr	r0, [r7, #4]
 8010cd4:	4798      	blx	r3
      }
      return;
 8010cd6:	e2fa      	b.n	80112ce <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010cd8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	f000 8123 	beq.w	8010f28 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010ce2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010ce6:	4b8d      	ldr	r3, [pc, #564]	@ (8010f1c <HAL_UART_IRQHandler+0x2b8>)
 8010ce8:	4013      	ands	r3, r2
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d106      	bne.n	8010cfc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010cee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010cf2:	4b8b      	ldr	r3, [pc, #556]	@ (8010f20 <HAL_UART_IRQHandler+0x2bc>)
 8010cf4:	4013      	ands	r3, r2
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	f000 8116 	beq.w	8010f28 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d00:	f003 0301 	and.w	r3, r3, #1
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d011      	beq.n	8010d2c <HAL_UART_IRQHandler+0xc8>
 8010d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d00b      	beq.n	8010d2c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	2201      	movs	r2, #1
 8010d1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d22:	f043 0201 	orr.w	r2, r3, #1
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d30:	f003 0302 	and.w	r3, r3, #2
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d011      	beq.n	8010d5c <HAL_UART_IRQHandler+0xf8>
 8010d38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010d3c:	f003 0301 	and.w	r3, r3, #1
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d00b      	beq.n	8010d5c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	2202      	movs	r2, #2
 8010d4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d52:	f043 0204 	orr.w	r2, r3, #4
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d60:	f003 0304 	and.w	r3, r3, #4
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d011      	beq.n	8010d8c <HAL_UART_IRQHandler+0x128>
 8010d68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010d6c:	f003 0301 	and.w	r3, r3, #1
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d00b      	beq.n	8010d8c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	2204      	movs	r2, #4
 8010d7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d82:	f043 0202 	orr.w	r2, r3, #2
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d90:	f003 0308 	and.w	r3, r3, #8
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d017      	beq.n	8010dc8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d9c:	f003 0320 	and.w	r3, r3, #32
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d105      	bne.n	8010db0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010da4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010da8:	4b5c      	ldr	r3, [pc, #368]	@ (8010f1c <HAL_UART_IRQHandler+0x2b8>)
 8010daa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d00b      	beq.n	8010dc8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	2208      	movs	r2, #8
 8010db6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010dbe:	f043 0208 	orr.w	r2, r3, #8
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d012      	beq.n	8010dfa <HAL_UART_IRQHandler+0x196>
 8010dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010dd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d00c      	beq.n	8010dfa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010de8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010df0:	f043 0220 	orr.w	r2, r3, #32
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	f000 8266 	beq.w	80112d2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e0a:	f003 0320 	and.w	r3, r3, #32
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d013      	beq.n	8010e3a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010e16:	f003 0320 	and.w	r3, r3, #32
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d105      	bne.n	8010e2a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010e1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d007      	beq.n	8010e3a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d003      	beq.n	8010e3a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e36:	6878      	ldr	r0, [r7, #4]
 8010e38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e40:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	689b      	ldr	r3, [r3, #8]
 8010e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e4e:	2b40      	cmp	r3, #64	@ 0x40
 8010e50:	d005      	beq.n	8010e5e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010e52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010e56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d054      	beq.n	8010f08 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010e5e:	6878      	ldr	r0, [r7, #4]
 8010e60:	f000 fe43 	bl	8011aea <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	689b      	ldr	r3, [r3, #8]
 8010e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e6e:	2b40      	cmp	r3, #64	@ 0x40
 8010e70:	d146      	bne.n	8010f00 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	3308      	adds	r3, #8
 8010e78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e80:	e853 3f00 	ldrex	r3, [r3]
 8010e84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010e88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010e8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	3308      	adds	r3, #8
 8010e9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010e9e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ea6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010eaa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010eae:	e841 2300 	strex	r3, r2, [r1]
 8010eb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010eb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d1d9      	bne.n	8010e72 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d017      	beq.n	8010ef8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ece:	4a15      	ldr	r2, [pc, #84]	@ (8010f24 <HAL_UART_IRQHandler+0x2c0>)
 8010ed0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ed8:	4618      	mov	r0, r3
 8010eda:	f7fb fe47 	bl	800cb6c <HAL_DMA_Abort_IT>
 8010ede:	4603      	mov	r3, r0
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d019      	beq.n	8010f18 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010eec:	687a      	ldr	r2, [r7, #4]
 8010eee:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010ef2:	4610      	mov	r0, r2
 8010ef4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ef6:	e00f      	b.n	8010f18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010ef8:	6878      	ldr	r0, [r7, #4]
 8010efa:	f000 f9ff 	bl	80112fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010efe:	e00b      	b.n	8010f18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010f00:	6878      	ldr	r0, [r7, #4]
 8010f02:	f000 f9fb 	bl	80112fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f06:	e007      	b.n	8010f18 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010f08:	6878      	ldr	r0, [r7, #4]
 8010f0a:	f000 f9f7 	bl	80112fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	2200      	movs	r2, #0
 8010f12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010f16:	e1dc      	b.n	80112d2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f18:	bf00      	nop
    return;
 8010f1a:	e1da      	b.n	80112d2 <HAL_UART_IRQHandler+0x66e>
 8010f1c:	10000001 	.word	0x10000001
 8010f20:	04000120 	.word	0x04000120
 8010f24:	08011bb7 	.word	0x08011bb7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f2c:	2b01      	cmp	r3, #1
 8010f2e:	f040 8170 	bne.w	8011212 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010f36:	f003 0310 	and.w	r3, r3, #16
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	f000 8169 	beq.w	8011212 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010f44:	f003 0310 	and.w	r3, r3, #16
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	f000 8162 	beq.w	8011212 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	2210      	movs	r2, #16
 8010f54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	689b      	ldr	r3, [r3, #8]
 8010f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f60:	2b40      	cmp	r3, #64	@ 0x40
 8010f62:	f040 80d8 	bne.w	8011116 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	685b      	ldr	r3, [r3, #4]
 8010f70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010f74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	f000 80af 	beq.w	80110dc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010f88:	429a      	cmp	r2, r3
 8010f8a:	f080 80a7 	bcs.w	80110dc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010f94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	f003 0320 	and.w	r3, r3, #32
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	f040 8087 	bne.w	80110ba <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010fb8:	e853 3f00 	ldrex	r3, [r3]
 8010fbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010fc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010fc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010fc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	461a      	mov	r2, r3
 8010fd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010fd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010fda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fde:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010fe2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010fe6:	e841 2300 	strex	r3, r2, [r1]
 8010fea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d1da      	bne.n	8010fac <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	3308      	adds	r3, #8
 8010ffc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ffe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011000:	e853 3f00 	ldrex	r3, [r3]
 8011004:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011006:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011008:	f023 0301 	bic.w	r3, r3, #1
 801100c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	3308      	adds	r3, #8
 8011016:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801101a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801101e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011020:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011022:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011026:	e841 2300 	strex	r3, r2, [r1]
 801102a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801102c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801102e:	2b00      	cmp	r3, #0
 8011030:	d1e1      	bne.n	8010ff6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	3308      	adds	r3, #8
 8011038:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801103a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801103c:	e853 3f00 	ldrex	r3, [r3]
 8011040:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011042:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011044:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011048:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	3308      	adds	r3, #8
 8011052:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8011056:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011058:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801105a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801105c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801105e:	e841 2300 	strex	r3, r2, [r1]
 8011062:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011064:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011066:	2b00      	cmp	r3, #0
 8011068:	d1e3      	bne.n	8011032 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	2220      	movs	r2, #32
 801106e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	2200      	movs	r2, #0
 8011076:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801107e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011080:	e853 3f00 	ldrex	r3, [r3]
 8011084:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011088:	f023 0310 	bic.w	r3, r3, #16
 801108c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	461a      	mov	r2, r3
 8011096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801109a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801109c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801109e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80110a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80110a2:	e841 2300 	strex	r3, r2, [r1]
 80110a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80110a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d1e4      	bne.n	8011078 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80110b4:	4618      	mov	r0, r3
 80110b6:	f7fb fcfa 	bl	800caae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	2202      	movs	r2, #2
 80110be:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80110cc:	b29b      	uxth	r3, r3
 80110ce:	1ad3      	subs	r3, r2, r3
 80110d0:	b29b      	uxth	r3, r3
 80110d2:	4619      	mov	r1, r3
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f000 f91b 	bl	8011310 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80110da:	e0fc      	b.n	80112d6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80110e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80110e6:	429a      	cmp	r2, r3
 80110e8:	f040 80f5 	bne.w	80112d6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	f003 0320 	and.w	r3, r3, #32
 80110fa:	2b20      	cmp	r3, #32
 80110fc:	f040 80eb 	bne.w	80112d6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	2202      	movs	r2, #2
 8011104:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801110c:	4619      	mov	r1, r3
 801110e:	6878      	ldr	r0, [r7, #4]
 8011110:	f000 f8fe 	bl	8011310 <HAL_UARTEx_RxEventCallback>
      return;
 8011114:	e0df      	b.n	80112d6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011122:	b29b      	uxth	r3, r3
 8011124:	1ad3      	subs	r3, r2, r3
 8011126:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011130:	b29b      	uxth	r3, r3
 8011132:	2b00      	cmp	r3, #0
 8011134:	f000 80d1 	beq.w	80112da <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8011138:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801113c:	2b00      	cmp	r3, #0
 801113e:	f000 80cc 	beq.w	80112da <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801114a:	e853 3f00 	ldrex	r3, [r3]
 801114e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011152:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011156:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	461a      	mov	r2, r3
 8011160:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011164:	647b      	str	r3, [r7, #68]	@ 0x44
 8011166:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011168:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801116a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801116c:	e841 2300 	strex	r3, r2, [r1]
 8011170:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011174:	2b00      	cmp	r3, #0
 8011176:	d1e4      	bne.n	8011142 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	3308      	adds	r3, #8
 801117e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011182:	e853 3f00 	ldrex	r3, [r3]
 8011186:	623b      	str	r3, [r7, #32]
   return(result);
 8011188:	6a3b      	ldr	r3, [r7, #32]
 801118a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801118e:	f023 0301 	bic.w	r3, r3, #1
 8011192:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	3308      	adds	r3, #8
 801119c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80111a0:	633a      	str	r2, [r7, #48]	@ 0x30
 80111a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80111a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111a8:	e841 2300 	strex	r3, r2, [r1]
 80111ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80111ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d1e1      	bne.n	8011178 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	2220      	movs	r2, #32
 80111b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	2200      	movs	r2, #0
 80111c0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	2200      	movs	r2, #0
 80111c6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111ce:	693b      	ldr	r3, [r7, #16]
 80111d0:	e853 3f00 	ldrex	r3, [r3]
 80111d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	f023 0310 	bic.w	r3, r3, #16
 80111dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	461a      	mov	r2, r3
 80111e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80111ea:	61fb      	str	r3, [r7, #28]
 80111ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111ee:	69b9      	ldr	r1, [r7, #24]
 80111f0:	69fa      	ldr	r2, [r7, #28]
 80111f2:	e841 2300 	strex	r3, r2, [r1]
 80111f6:	617b      	str	r3, [r7, #20]
   return(result);
 80111f8:	697b      	ldr	r3, [r7, #20]
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d1e4      	bne.n	80111c8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	2202      	movs	r2, #2
 8011202:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011204:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011208:	4619      	mov	r1, r3
 801120a:	6878      	ldr	r0, [r7, #4]
 801120c:	f000 f880 	bl	8011310 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8011210:	e063      	b.n	80112da <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011216:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801121a:	2b00      	cmp	r3, #0
 801121c:	d00e      	beq.n	801123c <HAL_UART_IRQHandler+0x5d8>
 801121e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011226:	2b00      	cmp	r3, #0
 8011228:	d008      	beq.n	801123c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8011232:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8011234:	6878      	ldr	r0, [r7, #4]
 8011236:	f000 fcff 	bl	8011c38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801123a:	e051      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801123c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011244:	2b00      	cmp	r3, #0
 8011246:	d014      	beq.n	8011272 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801124c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011250:	2b00      	cmp	r3, #0
 8011252:	d105      	bne.n	8011260 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011254:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011258:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801125c:	2b00      	cmp	r3, #0
 801125e:	d008      	beq.n	8011272 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011264:	2b00      	cmp	r3, #0
 8011266:	d03a      	beq.n	80112de <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801126c:	6878      	ldr	r0, [r7, #4]
 801126e:	4798      	blx	r3
    }
    return;
 8011270:	e035      	b.n	80112de <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801127a:	2b00      	cmp	r3, #0
 801127c:	d009      	beq.n	8011292 <HAL_UART_IRQHandler+0x62e>
 801127e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011286:	2b00      	cmp	r3, #0
 8011288:	d003      	beq.n	8011292 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 801128a:	6878      	ldr	r0, [r7, #4]
 801128c:	f000 fca9 	bl	8011be2 <UART_EndTransmit_IT>
    return;
 8011290:	e026      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011296:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801129a:	2b00      	cmp	r3, #0
 801129c:	d009      	beq.n	80112b2 <HAL_UART_IRQHandler+0x64e>
 801129e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80112a2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d003      	beq.n	80112b2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80112aa:	6878      	ldr	r0, [r7, #4]
 80112ac:	f000 fcd8 	bl	8011c60 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80112b0:	e016      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80112b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80112b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d010      	beq.n	80112e0 <HAL_UART_IRQHandler+0x67c>
 80112be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	da0c      	bge.n	80112e0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80112c6:	6878      	ldr	r0, [r7, #4]
 80112c8:	f000 fcc0 	bl	8011c4c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80112cc:	e008      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
      return;
 80112ce:	bf00      	nop
 80112d0:	e006      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
    return;
 80112d2:	bf00      	nop
 80112d4:	e004      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
      return;
 80112d6:	bf00      	nop
 80112d8:	e002      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
      return;
 80112da:	bf00      	nop
 80112dc:	e000      	b.n	80112e0 <HAL_UART_IRQHandler+0x67c>
    return;
 80112de:	bf00      	nop
  }
}
 80112e0:	37e8      	adds	r7, #232	@ 0xe8
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}
 80112e6:	bf00      	nop

080112e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80112e8:	b480      	push	{r7}
 80112ea:	b083      	sub	sp, #12
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80112f0:	bf00      	nop
 80112f2:	370c      	adds	r7, #12
 80112f4:	46bd      	mov	sp, r7
 80112f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112fa:	4770      	bx	lr

080112fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80112fc:	b480      	push	{r7}
 80112fe:	b083      	sub	sp, #12
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8011304:	bf00      	nop
 8011306:	370c      	adds	r7, #12
 8011308:	46bd      	mov	sp, r7
 801130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130e:	4770      	bx	lr

08011310 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011310:	b480      	push	{r7}
 8011312:	b083      	sub	sp, #12
 8011314:	af00      	add	r7, sp, #0
 8011316:	6078      	str	r0, [r7, #4]
 8011318:	460b      	mov	r3, r1
 801131a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801131c:	bf00      	nop
 801131e:	370c      	adds	r7, #12
 8011320:	46bd      	mov	sp, r7
 8011322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011326:	4770      	bx	lr

08011328 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801132c:	b08c      	sub	sp, #48	@ 0x30
 801132e:	af00      	add	r7, sp, #0
 8011330:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011332:	2300      	movs	r3, #0
 8011334:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011338:	697b      	ldr	r3, [r7, #20]
 801133a:	689a      	ldr	r2, [r3, #8]
 801133c:	697b      	ldr	r3, [r7, #20]
 801133e:	691b      	ldr	r3, [r3, #16]
 8011340:	431a      	orrs	r2, r3
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	695b      	ldr	r3, [r3, #20]
 8011346:	431a      	orrs	r2, r3
 8011348:	697b      	ldr	r3, [r7, #20]
 801134a:	69db      	ldr	r3, [r3, #28]
 801134c:	4313      	orrs	r3, r2
 801134e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	681a      	ldr	r2, [r3, #0]
 8011356:	4baf      	ldr	r3, [pc, #700]	@ (8011614 <UART_SetConfig+0x2ec>)
 8011358:	4013      	ands	r3, r2
 801135a:	697a      	ldr	r2, [r7, #20]
 801135c:	6812      	ldr	r2, [r2, #0]
 801135e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011360:	430b      	orrs	r3, r1
 8011362:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	685b      	ldr	r3, [r3, #4]
 801136a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	68da      	ldr	r2, [r3, #12]
 8011372:	697b      	ldr	r3, [r7, #20]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	430a      	orrs	r2, r1
 8011378:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801137a:	697b      	ldr	r3, [r7, #20]
 801137c:	699b      	ldr	r3, [r3, #24]
 801137e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011380:	697b      	ldr	r3, [r7, #20]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	4aa4      	ldr	r2, [pc, #656]	@ (8011618 <UART_SetConfig+0x2f0>)
 8011386:	4293      	cmp	r3, r2
 8011388:	d004      	beq.n	8011394 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801138a:	697b      	ldr	r3, [r7, #20]
 801138c:	6a1b      	ldr	r3, [r3, #32]
 801138e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011390:	4313      	orrs	r3, r2
 8011392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011394:	697b      	ldr	r3, [r7, #20]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	689b      	ldr	r3, [r3, #8]
 801139a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 801139e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80113a2:	697a      	ldr	r2, [r7, #20]
 80113a4:	6812      	ldr	r2, [r2, #0]
 80113a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80113a8:	430b      	orrs	r3, r1
 80113aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80113ac:	697b      	ldr	r3, [r7, #20]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113b2:	f023 010f 	bic.w	r1, r3, #15
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	430a      	orrs	r2, r1
 80113c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80113c2:	697b      	ldr	r3, [r7, #20]
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	4a95      	ldr	r2, [pc, #596]	@ (801161c <UART_SetConfig+0x2f4>)
 80113c8:	4293      	cmp	r3, r2
 80113ca:	d125      	bne.n	8011418 <UART_SetConfig+0xf0>
 80113cc:	2003      	movs	r0, #3
 80113ce:	f7ff fb4a 	bl	8010a66 <LL_RCC_GetUSARTClockSource>
 80113d2:	4603      	mov	r3, r0
 80113d4:	2b03      	cmp	r3, #3
 80113d6:	d81b      	bhi.n	8011410 <UART_SetConfig+0xe8>
 80113d8:	a201      	add	r2, pc, #4	@ (adr r2, 80113e0 <UART_SetConfig+0xb8>)
 80113da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113de:	bf00      	nop
 80113e0:	080113f1 	.word	0x080113f1
 80113e4:	08011401 	.word	0x08011401
 80113e8:	080113f9 	.word	0x080113f9
 80113ec:	08011409 	.word	0x08011409
 80113f0:	2301      	movs	r3, #1
 80113f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113f6:	e042      	b.n	801147e <UART_SetConfig+0x156>
 80113f8:	2302      	movs	r3, #2
 80113fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113fe:	e03e      	b.n	801147e <UART_SetConfig+0x156>
 8011400:	2304      	movs	r3, #4
 8011402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011406:	e03a      	b.n	801147e <UART_SetConfig+0x156>
 8011408:	2308      	movs	r3, #8
 801140a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801140e:	e036      	b.n	801147e <UART_SetConfig+0x156>
 8011410:	2310      	movs	r3, #16
 8011412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011416:	e032      	b.n	801147e <UART_SetConfig+0x156>
 8011418:	697b      	ldr	r3, [r7, #20]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	4a7e      	ldr	r2, [pc, #504]	@ (8011618 <UART_SetConfig+0x2f0>)
 801141e:	4293      	cmp	r3, r2
 8011420:	d12a      	bne.n	8011478 <UART_SetConfig+0x150>
 8011422:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8011426:	f7ff fb2e 	bl	8010a86 <LL_RCC_GetLPUARTClockSource>
 801142a:	4603      	mov	r3, r0
 801142c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011430:	d01a      	beq.n	8011468 <UART_SetConfig+0x140>
 8011432:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011436:	d81b      	bhi.n	8011470 <UART_SetConfig+0x148>
 8011438:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801143c:	d00c      	beq.n	8011458 <UART_SetConfig+0x130>
 801143e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011442:	d815      	bhi.n	8011470 <UART_SetConfig+0x148>
 8011444:	2b00      	cmp	r3, #0
 8011446:	d003      	beq.n	8011450 <UART_SetConfig+0x128>
 8011448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801144c:	d008      	beq.n	8011460 <UART_SetConfig+0x138>
 801144e:	e00f      	b.n	8011470 <UART_SetConfig+0x148>
 8011450:	2300      	movs	r3, #0
 8011452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011456:	e012      	b.n	801147e <UART_SetConfig+0x156>
 8011458:	2302      	movs	r3, #2
 801145a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801145e:	e00e      	b.n	801147e <UART_SetConfig+0x156>
 8011460:	2304      	movs	r3, #4
 8011462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011466:	e00a      	b.n	801147e <UART_SetConfig+0x156>
 8011468:	2308      	movs	r3, #8
 801146a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801146e:	e006      	b.n	801147e <UART_SetConfig+0x156>
 8011470:	2310      	movs	r3, #16
 8011472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011476:	e002      	b.n	801147e <UART_SetConfig+0x156>
 8011478:	2310      	movs	r3, #16
 801147a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801147e:	697b      	ldr	r3, [r7, #20]
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	4a65      	ldr	r2, [pc, #404]	@ (8011618 <UART_SetConfig+0x2f0>)
 8011484:	4293      	cmp	r3, r2
 8011486:	f040 8097 	bne.w	80115b8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801148a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801148e:	2b08      	cmp	r3, #8
 8011490:	d823      	bhi.n	80114da <UART_SetConfig+0x1b2>
 8011492:	a201      	add	r2, pc, #4	@ (adr r2, 8011498 <UART_SetConfig+0x170>)
 8011494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011498:	080114bd 	.word	0x080114bd
 801149c:	080114db 	.word	0x080114db
 80114a0:	080114c5 	.word	0x080114c5
 80114a4:	080114db 	.word	0x080114db
 80114a8:	080114cb 	.word	0x080114cb
 80114ac:	080114db 	.word	0x080114db
 80114b0:	080114db 	.word	0x080114db
 80114b4:	080114db 	.word	0x080114db
 80114b8:	080114d3 	.word	0x080114d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80114bc:	f7fd f964 	bl	800e788 <HAL_RCC_GetPCLK1Freq>
 80114c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80114c2:	e010      	b.n	80114e6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80114c4:	4b56      	ldr	r3, [pc, #344]	@ (8011620 <UART_SetConfig+0x2f8>)
 80114c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80114c8:	e00d      	b.n	80114e6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80114ca:	f7fd f8dd 	bl	800e688 <HAL_RCC_GetSysClockFreq>
 80114ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80114d0:	e009      	b.n	80114e6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80114d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80114d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80114d8:	e005      	b.n	80114e6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80114da:	2300      	movs	r3, #0
 80114dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80114de:	2301      	movs	r3, #1
 80114e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80114e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80114e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	f000 812b 	beq.w	8011744 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80114ee:	697b      	ldr	r3, [r7, #20]
 80114f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114f2:	4a4c      	ldr	r2, [pc, #304]	@ (8011624 <UART_SetConfig+0x2fc>)
 80114f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80114f8:	461a      	mov	r2, r3
 80114fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8011500:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011502:	697b      	ldr	r3, [r7, #20]
 8011504:	685a      	ldr	r2, [r3, #4]
 8011506:	4613      	mov	r3, r2
 8011508:	005b      	lsls	r3, r3, #1
 801150a:	4413      	add	r3, r2
 801150c:	69ba      	ldr	r2, [r7, #24]
 801150e:	429a      	cmp	r2, r3
 8011510:	d305      	bcc.n	801151e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011512:	697b      	ldr	r3, [r7, #20]
 8011514:	685b      	ldr	r3, [r3, #4]
 8011516:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011518:	69ba      	ldr	r2, [r7, #24]
 801151a:	429a      	cmp	r2, r3
 801151c:	d903      	bls.n	8011526 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 801151e:	2301      	movs	r3, #1
 8011520:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011524:	e10e      	b.n	8011744 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011528:	2200      	movs	r2, #0
 801152a:	60bb      	str	r3, [r7, #8]
 801152c:	60fa      	str	r2, [r7, #12]
 801152e:	697b      	ldr	r3, [r7, #20]
 8011530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011532:	4a3c      	ldr	r2, [pc, #240]	@ (8011624 <UART_SetConfig+0x2fc>)
 8011534:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011538:	b29b      	uxth	r3, r3
 801153a:	2200      	movs	r2, #0
 801153c:	603b      	str	r3, [r7, #0]
 801153e:	607a      	str	r2, [r7, #4]
 8011540:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011544:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011548:	f7f7 f99a 	bl	8008880 <__aeabi_uldivmod>
 801154c:	4602      	mov	r2, r0
 801154e:	460b      	mov	r3, r1
 8011550:	4610      	mov	r0, r2
 8011552:	4619      	mov	r1, r3
 8011554:	f04f 0200 	mov.w	r2, #0
 8011558:	f04f 0300 	mov.w	r3, #0
 801155c:	020b      	lsls	r3, r1, #8
 801155e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011562:	0202      	lsls	r2, r0, #8
 8011564:	6979      	ldr	r1, [r7, #20]
 8011566:	6849      	ldr	r1, [r1, #4]
 8011568:	0849      	lsrs	r1, r1, #1
 801156a:	2000      	movs	r0, #0
 801156c:	460c      	mov	r4, r1
 801156e:	4605      	mov	r5, r0
 8011570:	eb12 0804 	adds.w	r8, r2, r4
 8011574:	eb43 0905 	adc.w	r9, r3, r5
 8011578:	697b      	ldr	r3, [r7, #20]
 801157a:	685b      	ldr	r3, [r3, #4]
 801157c:	2200      	movs	r2, #0
 801157e:	469a      	mov	sl, r3
 8011580:	4693      	mov	fp, r2
 8011582:	4652      	mov	r2, sl
 8011584:	465b      	mov	r3, fp
 8011586:	4640      	mov	r0, r8
 8011588:	4649      	mov	r1, r9
 801158a:	f7f7 f979 	bl	8008880 <__aeabi_uldivmod>
 801158e:	4602      	mov	r2, r0
 8011590:	460b      	mov	r3, r1
 8011592:	4613      	mov	r3, r2
 8011594:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011596:	6a3b      	ldr	r3, [r7, #32]
 8011598:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801159c:	d308      	bcc.n	80115b0 <UART_SetConfig+0x288>
 801159e:	6a3b      	ldr	r3, [r7, #32]
 80115a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80115a4:	d204      	bcs.n	80115b0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80115a6:	697b      	ldr	r3, [r7, #20]
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	6a3a      	ldr	r2, [r7, #32]
 80115ac:	60da      	str	r2, [r3, #12]
 80115ae:	e0c9      	b.n	8011744 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80115b0:	2301      	movs	r3, #1
 80115b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80115b6:	e0c5      	b.n	8011744 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80115b8:	697b      	ldr	r3, [r7, #20]
 80115ba:	69db      	ldr	r3, [r3, #28]
 80115bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80115c0:	d16d      	bne.n	801169e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80115c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80115c6:	3b01      	subs	r3, #1
 80115c8:	2b07      	cmp	r3, #7
 80115ca:	d82d      	bhi.n	8011628 <UART_SetConfig+0x300>
 80115cc:	a201      	add	r2, pc, #4	@ (adr r2, 80115d4 <UART_SetConfig+0x2ac>)
 80115ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115d2:	bf00      	nop
 80115d4:	080115f5 	.word	0x080115f5
 80115d8:	080115fd 	.word	0x080115fd
 80115dc:	08011629 	.word	0x08011629
 80115e0:	08011603 	.word	0x08011603
 80115e4:	08011629 	.word	0x08011629
 80115e8:	08011629 	.word	0x08011629
 80115ec:	08011629 	.word	0x08011629
 80115f0:	0801160b 	.word	0x0801160b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80115f4:	f7fd f8de 	bl	800e7b4 <HAL_RCC_GetPCLK2Freq>
 80115f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80115fa:	e01b      	b.n	8011634 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80115fc:	4b08      	ldr	r3, [pc, #32]	@ (8011620 <UART_SetConfig+0x2f8>)
 80115fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011600:	e018      	b.n	8011634 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011602:	f7fd f841 	bl	800e688 <HAL_RCC_GetSysClockFreq>
 8011606:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011608:	e014      	b.n	8011634 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801160a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801160e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011610:	e010      	b.n	8011634 <UART_SetConfig+0x30c>
 8011612:	bf00      	nop
 8011614:	cfff69f3 	.word	0xcfff69f3
 8011618:	40008000 	.word	0x40008000
 801161c:	40013800 	.word	0x40013800
 8011620:	00f42400 	.word	0x00f42400
 8011624:	08019e34 	.word	0x08019e34
      default:
        pclk = 0U;
 8011628:	2300      	movs	r3, #0
 801162a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801162c:	2301      	movs	r3, #1
 801162e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011632:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011636:	2b00      	cmp	r3, #0
 8011638:	f000 8084 	beq.w	8011744 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801163c:	697b      	ldr	r3, [r7, #20]
 801163e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011640:	4a4b      	ldr	r2, [pc, #300]	@ (8011770 <UART_SetConfig+0x448>)
 8011642:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011646:	461a      	mov	r2, r3
 8011648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801164a:	fbb3 f3f2 	udiv	r3, r3, r2
 801164e:	005a      	lsls	r2, r3, #1
 8011650:	697b      	ldr	r3, [r7, #20]
 8011652:	685b      	ldr	r3, [r3, #4]
 8011654:	085b      	lsrs	r3, r3, #1
 8011656:	441a      	add	r2, r3
 8011658:	697b      	ldr	r3, [r7, #20]
 801165a:	685b      	ldr	r3, [r3, #4]
 801165c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011660:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011662:	6a3b      	ldr	r3, [r7, #32]
 8011664:	2b0f      	cmp	r3, #15
 8011666:	d916      	bls.n	8011696 <UART_SetConfig+0x36e>
 8011668:	6a3b      	ldr	r3, [r7, #32]
 801166a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801166e:	d212      	bcs.n	8011696 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011670:	6a3b      	ldr	r3, [r7, #32]
 8011672:	b29b      	uxth	r3, r3
 8011674:	f023 030f 	bic.w	r3, r3, #15
 8011678:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801167a:	6a3b      	ldr	r3, [r7, #32]
 801167c:	085b      	lsrs	r3, r3, #1
 801167e:	b29b      	uxth	r3, r3
 8011680:	f003 0307 	and.w	r3, r3, #7
 8011684:	b29a      	uxth	r2, r3
 8011686:	8bfb      	ldrh	r3, [r7, #30]
 8011688:	4313      	orrs	r3, r2
 801168a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801168c:	697b      	ldr	r3, [r7, #20]
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	8bfa      	ldrh	r2, [r7, #30]
 8011692:	60da      	str	r2, [r3, #12]
 8011694:	e056      	b.n	8011744 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8011696:	2301      	movs	r3, #1
 8011698:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801169c:	e052      	b.n	8011744 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 801169e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80116a2:	3b01      	subs	r3, #1
 80116a4:	2b07      	cmp	r3, #7
 80116a6:	d822      	bhi.n	80116ee <UART_SetConfig+0x3c6>
 80116a8:	a201      	add	r2, pc, #4	@ (adr r2, 80116b0 <UART_SetConfig+0x388>)
 80116aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116ae:	bf00      	nop
 80116b0:	080116d1 	.word	0x080116d1
 80116b4:	080116d9 	.word	0x080116d9
 80116b8:	080116ef 	.word	0x080116ef
 80116bc:	080116df 	.word	0x080116df
 80116c0:	080116ef 	.word	0x080116ef
 80116c4:	080116ef 	.word	0x080116ef
 80116c8:	080116ef 	.word	0x080116ef
 80116cc:	080116e7 	.word	0x080116e7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80116d0:	f7fd f870 	bl	800e7b4 <HAL_RCC_GetPCLK2Freq>
 80116d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80116d6:	e010      	b.n	80116fa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80116d8:	4b26      	ldr	r3, [pc, #152]	@ (8011774 <UART_SetConfig+0x44c>)
 80116da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80116dc:	e00d      	b.n	80116fa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80116de:	f7fc ffd3 	bl	800e688 <HAL_RCC_GetSysClockFreq>
 80116e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80116e4:	e009      	b.n	80116fa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80116e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80116ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80116ec:	e005      	b.n	80116fa <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80116ee:	2300      	movs	r3, #0
 80116f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80116f2:	2301      	movs	r3, #1
 80116f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80116f8:	bf00      	nop
    }

    if (pclk != 0U)
 80116fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	d021      	beq.n	8011744 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011700:	697b      	ldr	r3, [r7, #20]
 8011702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011704:	4a1a      	ldr	r2, [pc, #104]	@ (8011770 <UART_SetConfig+0x448>)
 8011706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801170a:	461a      	mov	r2, r3
 801170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801170e:	fbb3 f2f2 	udiv	r2, r3, r2
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	685b      	ldr	r3, [r3, #4]
 8011716:	085b      	lsrs	r3, r3, #1
 8011718:	441a      	add	r2, r3
 801171a:	697b      	ldr	r3, [r7, #20]
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011722:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011724:	6a3b      	ldr	r3, [r7, #32]
 8011726:	2b0f      	cmp	r3, #15
 8011728:	d909      	bls.n	801173e <UART_SetConfig+0x416>
 801172a:	6a3b      	ldr	r3, [r7, #32]
 801172c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011730:	d205      	bcs.n	801173e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011732:	6a3b      	ldr	r3, [r7, #32]
 8011734:	b29a      	uxth	r2, r3
 8011736:	697b      	ldr	r3, [r7, #20]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	60da      	str	r2, [r3, #12]
 801173c:	e002      	b.n	8011744 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 801173e:	2301      	movs	r3, #1
 8011740:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011744:	697b      	ldr	r3, [r7, #20]
 8011746:	2201      	movs	r2, #1
 8011748:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801174c:	697b      	ldr	r3, [r7, #20]
 801174e:	2201      	movs	r2, #1
 8011750:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011754:	697b      	ldr	r3, [r7, #20]
 8011756:	2200      	movs	r2, #0
 8011758:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801175a:	697b      	ldr	r3, [r7, #20]
 801175c:	2200      	movs	r2, #0
 801175e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011760:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8011764:	4618      	mov	r0, r3
 8011766:	3730      	adds	r7, #48	@ 0x30
 8011768:	46bd      	mov	sp, r7
 801176a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801176e:	bf00      	nop
 8011770:	08019e34 	.word	0x08019e34
 8011774:	00f42400 	.word	0x00f42400

08011778 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011778:	b480      	push	{r7}
 801177a:	b083      	sub	sp, #12
 801177c:	af00      	add	r7, sp, #0
 801177e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011784:	f003 0308 	and.w	r3, r3, #8
 8011788:	2b00      	cmp	r3, #0
 801178a:	d00a      	beq.n	80117a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	685b      	ldr	r3, [r3, #4]
 8011792:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	430a      	orrs	r2, r1
 80117a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117a6:	f003 0301 	and.w	r3, r3, #1
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d00a      	beq.n	80117c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	685b      	ldr	r3, [r3, #4]
 80117b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	430a      	orrs	r2, r1
 80117c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117c8:	f003 0302 	and.w	r3, r3, #2
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d00a      	beq.n	80117e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	685b      	ldr	r3, [r3, #4]
 80117d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	430a      	orrs	r2, r1
 80117e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117ea:	f003 0304 	and.w	r3, r3, #4
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d00a      	beq.n	8011808 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	685b      	ldr	r3, [r3, #4]
 80117f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	430a      	orrs	r2, r1
 8011806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801180c:	f003 0310 	and.w	r3, r3, #16
 8011810:	2b00      	cmp	r3, #0
 8011812:	d00a      	beq.n	801182a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	689b      	ldr	r3, [r3, #8]
 801181a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	430a      	orrs	r2, r1
 8011828:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801182e:	f003 0320 	and.w	r3, r3, #32
 8011832:	2b00      	cmp	r3, #0
 8011834:	d00a      	beq.n	801184c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	689b      	ldr	r3, [r3, #8]
 801183c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	430a      	orrs	r2, r1
 801184a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011854:	2b00      	cmp	r3, #0
 8011856:	d01a      	beq.n	801188e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	685b      	ldr	r3, [r3, #4]
 801185e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	681b      	ldr	r3, [r3, #0]
 801186a:	430a      	orrs	r2, r1
 801186c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011876:	d10a      	bne.n	801188e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	685b      	ldr	r3, [r3, #4]
 801187e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	430a      	orrs	r2, r1
 801188c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011896:	2b00      	cmp	r3, #0
 8011898:	d00a      	beq.n	80118b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	685b      	ldr	r3, [r3, #4]
 80118a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	430a      	orrs	r2, r1
 80118ae:	605a      	str	r2, [r3, #4]
  }
}
 80118b0:	bf00      	nop
 80118b2:	370c      	adds	r7, #12
 80118b4:	46bd      	mov	sp, r7
 80118b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ba:	4770      	bx	lr

080118bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80118bc:	b580      	push	{r7, lr}
 80118be:	b098      	sub	sp, #96	@ 0x60
 80118c0:	af02      	add	r7, sp, #8
 80118c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	2200      	movs	r2, #0
 80118c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80118cc:	f7f9 fdb6 	bl	800b43c <HAL_GetTick>
 80118d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	f003 0308 	and.w	r3, r3, #8
 80118dc:	2b08      	cmp	r3, #8
 80118de:	d12f      	bne.n	8011940 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80118e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80118e4:	9300      	str	r3, [sp, #0]
 80118e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80118e8:	2200      	movs	r2, #0
 80118ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80118ee:	6878      	ldr	r0, [r7, #4]
 80118f0:	f000 f88e 	bl	8011a10 <UART_WaitOnFlagUntilTimeout>
 80118f4:	4603      	mov	r3, r0
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d022      	beq.n	8011940 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011902:	e853 3f00 	ldrex	r3, [r3]
 8011906:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801190a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801190e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	461a      	mov	r2, r3
 8011916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011918:	647b      	str	r3, [r7, #68]	@ 0x44
 801191a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801191c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801191e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011920:	e841 2300 	strex	r3, r2, [r1]
 8011924:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011928:	2b00      	cmp	r3, #0
 801192a:	d1e6      	bne.n	80118fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	2220      	movs	r2, #32
 8011930:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	2200      	movs	r2, #0
 8011938:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801193c:	2303      	movs	r3, #3
 801193e:	e063      	b.n	8011a08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	f003 0304 	and.w	r3, r3, #4
 801194a:	2b04      	cmp	r3, #4
 801194c:	d149      	bne.n	80119e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801194e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011952:	9300      	str	r3, [sp, #0]
 8011954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011956:	2200      	movs	r2, #0
 8011958:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801195c:	6878      	ldr	r0, [r7, #4]
 801195e:	f000 f857 	bl	8011a10 <UART_WaitOnFlagUntilTimeout>
 8011962:	4603      	mov	r3, r0
 8011964:	2b00      	cmp	r3, #0
 8011966:	d03c      	beq.n	80119e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801196e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011970:	e853 3f00 	ldrex	r3, [r3]
 8011974:	623b      	str	r3, [r7, #32]
   return(result);
 8011976:	6a3b      	ldr	r3, [r7, #32]
 8011978:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801197c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	461a      	mov	r2, r3
 8011984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011986:	633b      	str	r3, [r7, #48]	@ 0x30
 8011988:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801198a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801198c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801198e:	e841 2300 	strex	r3, r2, [r1]
 8011992:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011996:	2b00      	cmp	r3, #0
 8011998:	d1e6      	bne.n	8011968 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	3308      	adds	r3, #8
 80119a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119a2:	693b      	ldr	r3, [r7, #16]
 80119a4:	e853 3f00 	ldrex	r3, [r3]
 80119a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80119aa:	68fb      	ldr	r3, [r7, #12]
 80119ac:	f023 0301 	bic.w	r3, r3, #1
 80119b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	3308      	adds	r3, #8
 80119b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80119ba:	61fa      	str	r2, [r7, #28]
 80119bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119be:	69b9      	ldr	r1, [r7, #24]
 80119c0:	69fa      	ldr	r2, [r7, #28]
 80119c2:	e841 2300 	strex	r3, r2, [r1]
 80119c6:	617b      	str	r3, [r7, #20]
   return(result);
 80119c8:	697b      	ldr	r3, [r7, #20]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d1e5      	bne.n	801199a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	2220      	movs	r2, #32
 80119d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	2200      	movs	r2, #0
 80119da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80119de:	2303      	movs	r3, #3
 80119e0:	e012      	b.n	8011a08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	2220      	movs	r2, #32
 80119e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	2220      	movs	r2, #32
 80119ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	2200      	movs	r2, #0
 80119f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	2200      	movs	r2, #0
 80119fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	2200      	movs	r2, #0
 8011a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011a06:	2300      	movs	r3, #0
}
 8011a08:	4618      	mov	r0, r3
 8011a0a:	3758      	adds	r7, #88	@ 0x58
 8011a0c:	46bd      	mov	sp, r7
 8011a0e:	bd80      	pop	{r7, pc}

08011a10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011a10:	b580      	push	{r7, lr}
 8011a12:	b084      	sub	sp, #16
 8011a14:	af00      	add	r7, sp, #0
 8011a16:	60f8      	str	r0, [r7, #12]
 8011a18:	60b9      	str	r1, [r7, #8]
 8011a1a:	603b      	str	r3, [r7, #0]
 8011a1c:	4613      	mov	r3, r2
 8011a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011a20:	e04f      	b.n	8011ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011a22:	69bb      	ldr	r3, [r7, #24]
 8011a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a28:	d04b      	beq.n	8011ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011a2a:	f7f9 fd07 	bl	800b43c <HAL_GetTick>
 8011a2e:	4602      	mov	r2, r0
 8011a30:	683b      	ldr	r3, [r7, #0]
 8011a32:	1ad3      	subs	r3, r2, r3
 8011a34:	69ba      	ldr	r2, [r7, #24]
 8011a36:	429a      	cmp	r2, r3
 8011a38:	d302      	bcc.n	8011a40 <UART_WaitOnFlagUntilTimeout+0x30>
 8011a3a:	69bb      	ldr	r3, [r7, #24]
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d101      	bne.n	8011a44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011a40:	2303      	movs	r3, #3
 8011a42:	e04e      	b.n	8011ae2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	f003 0304 	and.w	r3, r3, #4
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d037      	beq.n	8011ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011a52:	68bb      	ldr	r3, [r7, #8]
 8011a54:	2b80      	cmp	r3, #128	@ 0x80
 8011a56:	d034      	beq.n	8011ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011a58:	68bb      	ldr	r3, [r7, #8]
 8011a5a:	2b40      	cmp	r3, #64	@ 0x40
 8011a5c:	d031      	beq.n	8011ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	69db      	ldr	r3, [r3, #28]
 8011a64:	f003 0308 	and.w	r3, r3, #8
 8011a68:	2b08      	cmp	r3, #8
 8011a6a:	d110      	bne.n	8011a8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	2208      	movs	r2, #8
 8011a72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011a74:	68f8      	ldr	r0, [r7, #12]
 8011a76:	f000 f838 	bl	8011aea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	2208      	movs	r2, #8
 8011a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	2200      	movs	r2, #0
 8011a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011a8a:	2301      	movs	r3, #1
 8011a8c:	e029      	b.n	8011ae2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	69db      	ldr	r3, [r3, #28]
 8011a94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011a98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011a9c:	d111      	bne.n	8011ac2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011aa6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011aa8:	68f8      	ldr	r0, [r7, #12]
 8011aaa:	f000 f81e 	bl	8011aea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	2220      	movs	r2, #32
 8011ab2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	2200      	movs	r2, #0
 8011aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011abe:	2303      	movs	r3, #3
 8011ac0:	e00f      	b.n	8011ae2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	69da      	ldr	r2, [r3, #28]
 8011ac8:	68bb      	ldr	r3, [r7, #8]
 8011aca:	4013      	ands	r3, r2
 8011acc:	68ba      	ldr	r2, [r7, #8]
 8011ace:	429a      	cmp	r2, r3
 8011ad0:	bf0c      	ite	eq
 8011ad2:	2301      	moveq	r3, #1
 8011ad4:	2300      	movne	r3, #0
 8011ad6:	b2db      	uxtb	r3, r3
 8011ad8:	461a      	mov	r2, r3
 8011ada:	79fb      	ldrb	r3, [r7, #7]
 8011adc:	429a      	cmp	r2, r3
 8011ade:	d0a0      	beq.n	8011a22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011ae0:	2300      	movs	r3, #0
}
 8011ae2:	4618      	mov	r0, r3
 8011ae4:	3710      	adds	r7, #16
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}

08011aea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011aea:	b480      	push	{r7}
 8011aec:	b095      	sub	sp, #84	@ 0x54
 8011aee:	af00      	add	r7, sp, #0
 8011af0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011afa:	e853 3f00 	ldrex	r3, [r3]
 8011afe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011b10:	643b      	str	r3, [r7, #64]	@ 0x40
 8011b12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011b16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011b18:	e841 2300 	strex	r3, r2, [r1]
 8011b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d1e6      	bne.n	8011af2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	3308      	adds	r3, #8
 8011b2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b2c:	6a3b      	ldr	r3, [r7, #32]
 8011b2e:	e853 3f00 	ldrex	r3, [r3]
 8011b32:	61fb      	str	r3, [r7, #28]
   return(result);
 8011b34:	69fb      	ldr	r3, [r7, #28]
 8011b36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011b3a:	f023 0301 	bic.w	r3, r3, #1
 8011b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	3308      	adds	r3, #8
 8011b46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011b48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b50:	e841 2300 	strex	r3, r2, [r1]
 8011b54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d1e3      	bne.n	8011b24 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b60:	2b01      	cmp	r3, #1
 8011b62:	d118      	bne.n	8011b96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	e853 3f00 	ldrex	r3, [r3]
 8011b70:	60bb      	str	r3, [r7, #8]
   return(result);
 8011b72:	68bb      	ldr	r3, [r7, #8]
 8011b74:	f023 0310 	bic.w	r3, r3, #16
 8011b78:	647b      	str	r3, [r7, #68]	@ 0x44
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	461a      	mov	r2, r3
 8011b80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b82:	61bb      	str	r3, [r7, #24]
 8011b84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b86:	6979      	ldr	r1, [r7, #20]
 8011b88:	69ba      	ldr	r2, [r7, #24]
 8011b8a:	e841 2300 	strex	r3, r2, [r1]
 8011b8e:	613b      	str	r3, [r7, #16]
   return(result);
 8011b90:	693b      	ldr	r3, [r7, #16]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d1e6      	bne.n	8011b64 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	2220      	movs	r2, #32
 8011b9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011baa:	bf00      	nop
 8011bac:	3754      	adds	r7, #84	@ 0x54
 8011bae:	46bd      	mov	sp, r7
 8011bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb4:	4770      	bx	lr

08011bb6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011bb6:	b580      	push	{r7, lr}
 8011bb8:	b084      	sub	sp, #16
 8011bba:	af00      	add	r7, sp, #0
 8011bbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011bc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	2200      	movs	r2, #0
 8011bd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011bd4:	68f8      	ldr	r0, [r7, #12]
 8011bd6:	f7ff fb91 	bl	80112fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011bda:	bf00      	nop
 8011bdc:	3710      	adds	r7, #16
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}

08011be2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011be2:	b580      	push	{r7, lr}
 8011be4:	b088      	sub	sp, #32
 8011be6:	af00      	add	r7, sp, #0
 8011be8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	e853 3f00 	ldrex	r3, [r3]
 8011bf6:	60bb      	str	r3, [r7, #8]
   return(result);
 8011bf8:	68bb      	ldr	r3, [r7, #8]
 8011bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011bfe:	61fb      	str	r3, [r7, #28]
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	461a      	mov	r2, r3
 8011c06:	69fb      	ldr	r3, [r7, #28]
 8011c08:	61bb      	str	r3, [r7, #24]
 8011c0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c0c:	6979      	ldr	r1, [r7, #20]
 8011c0e:	69ba      	ldr	r2, [r7, #24]
 8011c10:	e841 2300 	strex	r3, r2, [r1]
 8011c14:	613b      	str	r3, [r7, #16]
   return(result);
 8011c16:	693b      	ldr	r3, [r7, #16]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d1e6      	bne.n	8011bea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2220      	movs	r2, #32
 8011c20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	2200      	movs	r2, #0
 8011c28:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011c2a:	6878      	ldr	r0, [r7, #4]
 8011c2c:	f7ff fb5c 	bl	80112e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011c30:	bf00      	nop
 8011c32:	3720      	adds	r7, #32
 8011c34:	46bd      	mov	sp, r7
 8011c36:	bd80      	pop	{r7, pc}

08011c38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011c38:	b480      	push	{r7}
 8011c3a:	b083      	sub	sp, #12
 8011c3c:	af00      	add	r7, sp, #0
 8011c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011c40:	bf00      	nop
 8011c42:	370c      	adds	r7, #12
 8011c44:	46bd      	mov	sp, r7
 8011c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4a:	4770      	bx	lr

08011c4c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011c4c:	b480      	push	{r7}
 8011c4e:	b083      	sub	sp, #12
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011c54:	bf00      	nop
 8011c56:	370c      	adds	r7, #12
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c5e:	4770      	bx	lr

08011c60 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011c60:	b480      	push	{r7}
 8011c62:	b083      	sub	sp, #12
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011c68:	bf00      	nop
 8011c6a:	370c      	adds	r7, #12
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c72:	4770      	bx	lr

08011c74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011c74:	b480      	push	{r7}
 8011c76:	b085      	sub	sp, #20
 8011c78:	af00      	add	r7, sp, #0
 8011c7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011c82:	2b01      	cmp	r3, #1
 8011c84:	d101      	bne.n	8011c8a <HAL_UARTEx_DisableFifoMode+0x16>
 8011c86:	2302      	movs	r3, #2
 8011c88:	e027      	b.n	8011cda <HAL_UARTEx_DisableFifoMode+0x66>
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	2201      	movs	r2, #1
 8011c8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	2224      	movs	r2, #36	@ 0x24
 8011c96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	681a      	ldr	r2, [r3, #0]
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	f022 0201 	bic.w	r2, r2, #1
 8011cb0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011cb8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	2200      	movs	r2, #0
 8011cbe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	68fa      	ldr	r2, [r7, #12]
 8011cc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	2220      	movs	r2, #32
 8011ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011cd8:	2300      	movs	r3, #0
}
 8011cda:	4618      	mov	r0, r3
 8011cdc:	3714      	adds	r7, #20
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce4:	4770      	bx	lr

08011ce6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011ce6:	b580      	push	{r7, lr}
 8011ce8:	b084      	sub	sp, #16
 8011cea:	af00      	add	r7, sp, #0
 8011cec:	6078      	str	r0, [r7, #4]
 8011cee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011cf6:	2b01      	cmp	r3, #1
 8011cf8:	d101      	bne.n	8011cfe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011cfa:	2302      	movs	r3, #2
 8011cfc:	e02d      	b.n	8011d5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	2201      	movs	r2, #1
 8011d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	2224      	movs	r2, #36	@ 0x24
 8011d0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	681a      	ldr	r2, [r3, #0]
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	f022 0201 	bic.w	r2, r2, #1
 8011d24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	689b      	ldr	r3, [r3, #8]
 8011d2c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	683a      	ldr	r2, [r7, #0]
 8011d36:	430a      	orrs	r2, r1
 8011d38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011d3a:	6878      	ldr	r0, [r7, #4]
 8011d3c:	f000 f850 	bl	8011de0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	68fa      	ldr	r2, [r7, #12]
 8011d46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	2220      	movs	r2, #32
 8011d4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	2200      	movs	r2, #0
 8011d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011d58:	2300      	movs	r3, #0
}
 8011d5a:	4618      	mov	r0, r3
 8011d5c:	3710      	adds	r7, #16
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bd80      	pop	{r7, pc}

08011d62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011d62:	b580      	push	{r7, lr}
 8011d64:	b084      	sub	sp, #16
 8011d66:	af00      	add	r7, sp, #0
 8011d68:	6078      	str	r0, [r7, #4]
 8011d6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011d72:	2b01      	cmp	r3, #1
 8011d74:	d101      	bne.n	8011d7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011d76:	2302      	movs	r3, #2
 8011d78:	e02d      	b.n	8011dd6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	2201      	movs	r2, #1
 8011d7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	2224      	movs	r2, #36	@ 0x24
 8011d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	681a      	ldr	r2, [r3, #0]
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	f022 0201 	bic.w	r2, r2, #1
 8011da0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	689b      	ldr	r3, [r3, #8]
 8011da8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	683a      	ldr	r2, [r7, #0]
 8011db2:	430a      	orrs	r2, r1
 8011db4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011db6:	6878      	ldr	r0, [r7, #4]
 8011db8:	f000 f812 	bl	8011de0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	68fa      	ldr	r2, [r7, #12]
 8011dc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	2220      	movs	r2, #32
 8011dc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	2200      	movs	r2, #0
 8011dd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011dd4:	2300      	movs	r3, #0
}
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	3710      	adds	r7, #16
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	bd80      	pop	{r7, pc}
	...

08011de0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011de0:	b480      	push	{r7}
 8011de2:	b085      	sub	sp, #20
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d108      	bne.n	8011e02 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	2201      	movs	r2, #1
 8011df4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	2201      	movs	r2, #1
 8011dfc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011e00:	e031      	b.n	8011e66 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011e02:	2308      	movs	r3, #8
 8011e04:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011e06:	2308      	movs	r3, #8
 8011e08:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	689b      	ldr	r3, [r3, #8]
 8011e10:	0e5b      	lsrs	r3, r3, #25
 8011e12:	b2db      	uxtb	r3, r3
 8011e14:	f003 0307 	and.w	r3, r3, #7
 8011e18:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	689b      	ldr	r3, [r3, #8]
 8011e20:	0f5b      	lsrs	r3, r3, #29
 8011e22:	b2db      	uxtb	r3, r3
 8011e24:	f003 0307 	and.w	r3, r3, #7
 8011e28:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011e2a:	7bbb      	ldrb	r3, [r7, #14]
 8011e2c:	7b3a      	ldrb	r2, [r7, #12]
 8011e2e:	4911      	ldr	r1, [pc, #68]	@ (8011e74 <UARTEx_SetNbDataToProcess+0x94>)
 8011e30:	5c8a      	ldrb	r2, [r1, r2]
 8011e32:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011e36:	7b3a      	ldrb	r2, [r7, #12]
 8011e38:	490f      	ldr	r1, [pc, #60]	@ (8011e78 <UARTEx_SetNbDataToProcess+0x98>)
 8011e3a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011e3c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e40:	b29a      	uxth	r2, r3
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011e48:	7bfb      	ldrb	r3, [r7, #15]
 8011e4a:	7b7a      	ldrb	r2, [r7, #13]
 8011e4c:	4909      	ldr	r1, [pc, #36]	@ (8011e74 <UARTEx_SetNbDataToProcess+0x94>)
 8011e4e:	5c8a      	ldrb	r2, [r1, r2]
 8011e50:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011e54:	7b7a      	ldrb	r2, [r7, #13]
 8011e56:	4908      	ldr	r1, [pc, #32]	@ (8011e78 <UARTEx_SetNbDataToProcess+0x98>)
 8011e58:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011e5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e5e:	b29a      	uxth	r2, r3
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011e66:	bf00      	nop
 8011e68:	3714      	adds	r7, #20
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e70:	4770      	bx	lr
 8011e72:	bf00      	nop
 8011e74:	08019e4c 	.word	0x08019e4c
 8011e78:	08019e54 	.word	0x08019e54

08011e7c <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 8011e7c:	b580      	push	{r7, lr}
 8011e7e:	b084      	sub	sp, #16
 8011e80:	af00      	add	r7, sp, #0
 8011e82:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 8011e88:	215c      	movs	r1, #92	@ 0x5c
 8011e8a:	6878      	ldr	r0, [r7, #4]
 8011e8c:	f005 fae1 	bl	8017452 <strrchr>
 8011e90:	4603      	mov	r3, r0
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d007      	beq.n	8011ea6 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 8011e96:	215c      	movs	r1, #92	@ 0x5c
 8011e98:	6878      	ldr	r0, [r7, #4]
 8011e9a:	f005 fada 	bl	8017452 <strrchr>
 8011e9e:	4603      	mov	r3, r0
 8011ea0:	3301      	adds	r3, #1
 8011ea2:	60fb      	str	r3, [r7, #12]
 8011ea4:	e00d      	b.n	8011ec2 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 8011ea6:	212f      	movs	r1, #47	@ 0x2f
 8011ea8:	6878      	ldr	r0, [r7, #4]
 8011eaa:	f005 fad2 	bl	8017452 <strrchr>
 8011eae:	4603      	mov	r3, r0
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d006      	beq.n	8011ec2 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 8011eb4:	212f      	movs	r1, #47	@ 0x2f
 8011eb6:	6878      	ldr	r0, [r7, #4]
 8011eb8:	f005 facb 	bl	8017452 <strrchr>
 8011ebc:	4603      	mov	r3, r0
 8011ebe:	3301      	adds	r3, #1
 8011ec0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8011ec2:	68fb      	ldr	r3, [r7, #12]
}
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	3710      	adds	r7, #16
 8011ec8:	46bd      	mov	sp, r7
 8011eca:	bd80      	pop	{r7, pc}

08011ecc <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8011ecc:	b480      	push	{r7}
 8011ece:	b085      	sub	sp, #20
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	4603      	mov	r3, r0
 8011ed4:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8011ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8011f14 <OTP_Read+0x48>)
 8011ed8:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011eda:	e002      	b.n	8011ee2 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	3b08      	subs	r3, #8
 8011ee0:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	3307      	adds	r3, #7
 8011ee6:	781b      	ldrb	r3, [r3, #0]
 8011ee8:	79fa      	ldrb	r2, [r7, #7]
 8011eea:	429a      	cmp	r2, r3
 8011eec:	d003      	beq.n	8011ef6 <OTP_Read+0x2a>
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	4a09      	ldr	r2, [pc, #36]	@ (8011f18 <OTP_Read+0x4c>)
 8011ef2:	4293      	cmp	r3, r2
 8011ef4:	d1f2      	bne.n	8011edc <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	3307      	adds	r3, #7
 8011efa:	781b      	ldrb	r3, [r3, #0]
 8011efc:	79fa      	ldrb	r2, [r7, #7]
 8011efe:	429a      	cmp	r2, r3
 8011f00:	d001      	beq.n	8011f06 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8011f02:	2300      	movs	r3, #0
 8011f04:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8011f06:	68fb      	ldr	r3, [r7, #12]
}
 8011f08:	4618      	mov	r0, r3
 8011f0a:	3714      	adds	r7, #20
 8011f0c:	46bd      	mov	sp, r7
 8011f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f12:	4770      	bx	lr
 8011f14:	1fff73f8 	.word	0x1fff73f8
 8011f18:	1fff7000 	.word	0x1fff7000

08011f1c <SHCI_C2_ZIGBEE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_ZIGBEE_Init( void )
{
 8011f1c:	b580      	push	{r7, lr}
 8011f1e:	b086      	sub	sp, #24
 8011f20:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8011f22:	1d3b      	adds	r3, r7, #4
 8011f24:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_ZIGBEE_INIT,
 8011f26:	697b      	ldr	r3, [r7, #20]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	2100      	movs	r1, #0
 8011f2c:	f64f 4070 	movw	r0, #64624	@ 0xfc70
 8011f30:	f000 f920 	bl	8012174 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8011f34:	697b      	ldr	r3, [r7, #20]
 8011f36:	330b      	adds	r3, #11
 8011f38:	78db      	ldrb	r3, [r3, #3]
}
 8011f3a:	4618      	mov	r0, r3
 8011f3c:	3718      	adds	r7, #24
 8011f3e:	46bd      	mov	sp, r7
 8011f40:	bd80      	pop	{r7, pc}
	...

08011f44 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8011f44:	b480      	push	{r7}
 8011f46:	b08b      	sub	sp, #44	@ 0x2c
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8011f4c:	2300      	movs	r3, #0
 8011f4e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8011f50:	2300      	movs	r3, #0
 8011f52:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8011f54:	2300      	movs	r3, #0
 8011f56:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8011f58:	2300      	movs	r3, #0
 8011f5a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8011f60:	2300      	movs	r3, #0
 8011f62:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8011f64:	2300      	movs	r3, #0
 8011f66:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8011f68:	2300      	movs	r3, #0
 8011f6a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8011f6c:	4b4a      	ldr	r3, [pc, #296]	@ (8012098 <SHCI_GetWirelessFwInfo+0x154>)
 8011f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f70:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011f74:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8011f76:	693b      	ldr	r3, [r7, #16]
 8011f78:	009b      	lsls	r3, r3, #2
 8011f7a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8011f7e:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8011f86:	68bb      	ldr	r3, [r7, #8]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	4a44      	ldr	r2, [pc, #272]	@ (801209c <SHCI_GetWirelessFwInfo+0x158>)
 8011f8c:	4293      	cmp	r3, r2
 8011f8e:	d10f      	bne.n	8011fb0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8011f90:	68bb      	ldr	r3, [r7, #8]
 8011f92:	695b      	ldr	r3, [r3, #20]
 8011f94:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8011f96:	68bb      	ldr	r3, [r7, #8]
 8011f98:	699b      	ldr	r3, [r3, #24]
 8011f9a:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8011f9c:	68bb      	ldr	r3, [r7, #8]
 8011f9e:	69db      	ldr	r3, [r3, #28]
 8011fa0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8011fa2:	68bb      	ldr	r3, [r7, #8]
 8011fa4:	68db      	ldr	r3, [r3, #12]
 8011fa6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8011fa8:	68bb      	ldr	r3, [r7, #8]
 8011faa:	691b      	ldr	r3, [r3, #16]
 8011fac:	617b      	str	r3, [r7, #20]
 8011fae:	e01a      	b.n	8011fe6 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8011fb0:	693b      	ldr	r3, [r7, #16]
 8011fb2:	009b      	lsls	r3, r3, #2
 8011fb4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8011fb8:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8011fbc:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	691b      	ldr	r3, [r3, #16]
 8011fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	695b      	ldr	r3, [r3, #20]
 8011fcc:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	699b      	ldr	r3, [r3, #24]
 8011fd4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	685b      	ldr	r3, [r3, #4]
 8011fdc:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	681b      	ldr	r3, [r3, #0]
 8011fe2:	689b      	ldr	r3, [r3, #8]
 8011fe4:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8011fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fe8:	0e1b      	lsrs	r3, r3, #24
 8011fea:	b2da      	uxtb	r2, r3
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8011ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ff2:	0c1b      	lsrs	r3, r3, #16
 8011ff4:	b2da      	uxtb	r2, r3
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8011ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ffc:	0a1b      	lsrs	r3, r3, #8
 8011ffe:	b2da      	uxtb	r2, r3
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8012004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012006:	091b      	lsrs	r3, r3, #4
 8012008:	b2db      	uxtb	r3, r3
 801200a:	f003 030f 	and.w	r3, r3, #15
 801200e:	b2da      	uxtb	r2, r3
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8012014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012016:	b2db      	uxtb	r3, r3
 8012018:	f003 030f 	and.w	r3, r3, #15
 801201c:	b2da      	uxtb	r2, r3
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8012022:	6a3b      	ldr	r3, [r7, #32]
 8012024:	0e1b      	lsrs	r3, r3, #24
 8012026:	b2da      	uxtb	r2, r3
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 801202c:	6a3b      	ldr	r3, [r7, #32]
 801202e:	0c1b      	lsrs	r3, r3, #16
 8012030:	b2da      	uxtb	r2, r3
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8012036:	6a3b      	ldr	r3, [r7, #32]
 8012038:	0a1b      	lsrs	r3, r3, #8
 801203a:	b2da      	uxtb	r2, r3
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8012040:	6a3b      	ldr	r3, [r7, #32]
 8012042:	b2da      	uxtb	r2, r3
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8012048:	69fb      	ldr	r3, [r7, #28]
 801204a:	b2da      	uxtb	r2, r3
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8012050:	69bb      	ldr	r3, [r7, #24]
 8012052:	0e1b      	lsrs	r3, r3, #24
 8012054:	b2da      	uxtb	r2, r3
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801205a:	69bb      	ldr	r3, [r7, #24]
 801205c:	0c1b      	lsrs	r3, r3, #16
 801205e:	b2da      	uxtb	r2, r3
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8012064:	69bb      	ldr	r3, [r7, #24]
 8012066:	0a1b      	lsrs	r3, r3, #8
 8012068:	b2da      	uxtb	r2, r3
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801206e:	697b      	ldr	r3, [r7, #20]
 8012070:	0e1b      	lsrs	r3, r3, #24
 8012072:	b2da      	uxtb	r2, r3
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8012078:	697b      	ldr	r3, [r7, #20]
 801207a:	0c1b      	lsrs	r3, r3, #16
 801207c:	b2da      	uxtb	r2, r3
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8012082:	697b      	ldr	r3, [r7, #20]
 8012084:	b2da      	uxtb	r2, r3
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 801208a:	2300      	movs	r3, #0
}
 801208c:	4618      	mov	r0, r3
 801208e:	372c      	adds	r7, #44	@ 0x2c
 8012090:	46bd      	mov	sp, r7
 8012092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012096:	4770      	bx	lr
 8012098:	58004000 	.word	0x58004000
 801209c:	a94656b9 	.word	0xa94656b9

080120a0 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	b082      	sub	sp, #8
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
 80120a8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80120aa:	683b      	ldr	r3, [r7, #0]
 80120ac:	685b      	ldr	r3, [r3, #4]
 80120ae:	4a08      	ldr	r2, [pc, #32]	@ (80120d0 <shci_init+0x30>)
 80120b0:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 80120b2:	4a08      	ldr	r2, [pc, #32]	@ (80120d4 <shci_init+0x34>)
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 80120b8:	4806      	ldr	r0, [pc, #24]	@ (80120d4 <shci_init+0x34>)
 80120ba:	f000 f915 	bl	80122e8 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80120be:	683b      	ldr	r3, [r7, #0]
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	4618      	mov	r0, r3
 80120c4:	f000 f898 	bl	80121f8 <TlInit>

  return;
 80120c8:	bf00      	nop
}
 80120ca:	3708      	adds	r7, #8
 80120cc:	46bd      	mov	sp, r7
 80120ce:	bd80      	pop	{r7, pc}
 80120d0:	20000544 	.word	0x20000544
 80120d4:	20000524 	.word	0x20000524

080120d8 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b084      	sub	sp, #16
 80120dc:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80120de:	4822      	ldr	r0, [pc, #136]	@ (8012168 <shci_user_evt_proc+0x90>)
 80120e0:	f000 f926 	bl	8012330 <LST_is_empty>
 80120e4:	4603      	mov	r3, r0
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d12b      	bne.n	8012142 <shci_user_evt_proc+0x6a>
 80120ea:	4b20      	ldr	r3, [pc, #128]	@ (801216c <shci_user_evt_proc+0x94>)
 80120ec:	781b      	ldrb	r3, [r3, #0]
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d027      	beq.n	8012142 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80120f2:	f107 030c 	add.w	r3, r7, #12
 80120f6:	4619      	mov	r1, r3
 80120f8:	481b      	ldr	r0, [pc, #108]	@ (8012168 <shci_user_evt_proc+0x90>)
 80120fa:	f000 f9a8 	bl	801244e <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80120fe:	4b1c      	ldr	r3, [pc, #112]	@ (8012170 <shci_user_evt_proc+0x98>)
 8012100:	69db      	ldr	r3, [r3, #28]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d00c      	beq.n	8012120 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 801210a:	2301      	movs	r3, #1
 801210c:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 801210e:	4b18      	ldr	r3, [pc, #96]	@ (8012170 <shci_user_evt_proc+0x98>)
 8012110:	69db      	ldr	r3, [r3, #28]
 8012112:	1d3a      	adds	r2, r7, #4
 8012114:	4610      	mov	r0, r2
 8012116:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8012118:	793a      	ldrb	r2, [r7, #4]
 801211a:	4b14      	ldr	r3, [pc, #80]	@ (801216c <shci_user_evt_proc+0x94>)
 801211c:	701a      	strb	r2, [r3, #0]
 801211e:	e002      	b.n	8012126 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8012120:	4b12      	ldr	r3, [pc, #72]	@ (801216c <shci_user_evt_proc+0x94>)
 8012122:	2201      	movs	r2, #1
 8012124:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8012126:	4b11      	ldr	r3, [pc, #68]	@ (801216c <shci_user_evt_proc+0x94>)
 8012128:	781b      	ldrb	r3, [r3, #0]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d004      	beq.n	8012138 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	4618      	mov	r0, r3
 8012132:	f000 fb49 	bl	80127c8 <TL_MM_EvtDone>
 8012136:	e004      	b.n	8012142 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	4619      	mov	r1, r3
 801213c:	480a      	ldr	r0, [pc, #40]	@ (8012168 <shci_user_evt_proc+0x90>)
 801213e:	f000 f919 	bl	8012374 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8012142:	4809      	ldr	r0, [pc, #36]	@ (8012168 <shci_user_evt_proc+0x90>)
 8012144:	f000 f8f4 	bl	8012330 <LST_is_empty>
 8012148:	4603      	mov	r3, r0
 801214a:	2b00      	cmp	r3, #0
 801214c:	d107      	bne.n	801215e <shci_user_evt_proc+0x86>
 801214e:	4b07      	ldr	r3, [pc, #28]	@ (801216c <shci_user_evt_proc+0x94>)
 8012150:	781b      	ldrb	r3, [r3, #0]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d003      	beq.n	801215e <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8012156:	4804      	ldr	r0, [pc, #16]	@ (8012168 <shci_user_evt_proc+0x90>)
 8012158:	f7f6 ff60 	bl	800901c <shci_notify_asynch_evt>
  }


  return;
 801215c:	bf00      	nop
 801215e:	bf00      	nop
}
 8012160:	3710      	adds	r7, #16
 8012162:	46bd      	mov	sp, r7
 8012164:	bd80      	pop	{r7, pc}
 8012166:	bf00      	nop
 8012168:	200000f8 	.word	0x200000f8
 801216c:	20000108 	.word	0x20000108
 8012170:	20000524 	.word	0x20000524

08012174 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8012174:	b580      	push	{r7, lr}
 8012176:	b084      	sub	sp, #16
 8012178:	af00      	add	r7, sp, #0
 801217a:	60ba      	str	r2, [r7, #8]
 801217c:	607b      	str	r3, [r7, #4]
 801217e:	4603      	mov	r3, r0
 8012180:	81fb      	strh	r3, [r7, #14]
 8012182:	460b      	mov	r3, r1
 8012184:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8012186:	2000      	movs	r0, #0
 8012188:	f000 f868 	bl	801225c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 801218c:	4b17      	ldr	r3, [pc, #92]	@ (80121ec <shci_send+0x78>)
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	89fa      	ldrh	r2, [r7, #14]
 8012192:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8012196:	4b15      	ldr	r3, [pc, #84]	@ (80121ec <shci_send+0x78>)
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	7b7a      	ldrb	r2, [r7, #13]
 801219c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 801219e:	4b13      	ldr	r3, [pc, #76]	@ (80121ec <shci_send+0x78>)
 80121a0:	681b      	ldr	r3, [r3, #0]
 80121a2:	330c      	adds	r3, #12
 80121a4:	7b7a      	ldrb	r2, [r7, #13]
 80121a6:	68b9      	ldr	r1, [r7, #8]
 80121a8:	4618      	mov	r0, r3
 80121aa:	f005 f9ee 	bl	801758a <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 80121ae:	4b10      	ldr	r3, [pc, #64]	@ (80121f0 <shci_send+0x7c>)
 80121b0:	2201      	movs	r2, #1
 80121b2:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 80121b4:	4b0f      	ldr	r3, [pc, #60]	@ (80121f4 <shci_send+0x80>)
 80121b6:	691b      	ldr	r3, [r3, #16]
 80121b8:	2100      	movs	r1, #0
 80121ba:	2000      	movs	r0, #0
 80121bc:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80121be:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80121c2:	f7f6 ff42 	bl	800904a <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	f103 0008 	add.w	r0, r3, #8
 80121cc:	4b07      	ldr	r3, [pc, #28]	@ (80121ec <shci_send+0x78>)
 80121ce:	6819      	ldr	r1, [r3, #0]
 80121d0:	4b06      	ldr	r3, [pc, #24]	@ (80121ec <shci_send+0x78>)
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	789b      	ldrb	r3, [r3, #2]
 80121d6:	3303      	adds	r3, #3
 80121d8:	461a      	mov	r2, r3
 80121da:	f005 f9d6 	bl	801758a <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80121de:	2001      	movs	r0, #1
 80121e0:	f000 f83c 	bl	801225c <Cmd_SetStatus>

  return;
 80121e4:	bf00      	nop
}
 80121e6:	3710      	adds	r7, #16
 80121e8:	46bd      	mov	sp, r7
 80121ea:	bd80      	pop	{r7, pc}
 80121ec:	20000104 	.word	0x20000104
 80121f0:	20000548 	.word	0x20000548
 80121f4:	20000524 	.word	0x20000524

080121f8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b086      	sub	sp, #24
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8012200:	4a10      	ldr	r2, [pc, #64]	@ (8012244 <TlInit+0x4c>)
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8012206:	4810      	ldr	r0, [pc, #64]	@ (8012248 <TlInit+0x50>)
 8012208:	f000 f882 	bl	8012310 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 801220c:	2001      	movs	r0, #1
 801220e:	f000 f825 	bl	801225c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8012212:	4b0e      	ldr	r3, [pc, #56]	@ (801224c <TlInit+0x54>)
 8012214:	2201      	movs	r2, #1
 8012216:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8012218:	4b0d      	ldr	r3, [pc, #52]	@ (8012250 <TlInit+0x58>)
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d00c      	beq.n	801223a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8012224:	4b0b      	ldr	r3, [pc, #44]	@ (8012254 <TlInit+0x5c>)
 8012226:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8012228:	4b0b      	ldr	r3, [pc, #44]	@ (8012258 <TlInit+0x60>)
 801222a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 801222c:	4b08      	ldr	r3, [pc, #32]	@ (8012250 <TlInit+0x58>)
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	f107 020c 	add.w	r2, r7, #12
 8012234:	4610      	mov	r0, r2
 8012236:	4798      	blx	r3
  }

  return;
 8012238:	bf00      	nop
 801223a:	bf00      	nop
}
 801223c:	3718      	adds	r7, #24
 801223e:	46bd      	mov	sp, r7
 8012240:	bd80      	pop	{r7, pc}
 8012242:	bf00      	nop
 8012244:	20000104 	.word	0x20000104
 8012248:	200000f8 	.word	0x200000f8
 801224c:	20000108 	.word	0x20000108
 8012250:	20000524 	.word	0x20000524
 8012254:	080122ad 	.word	0x080122ad
 8012258:	080122c5 	.word	0x080122c5

0801225c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 801225c:	b580      	push	{r7, lr}
 801225e:	b082      	sub	sp, #8
 8012260:	af00      	add	r7, sp, #0
 8012262:	4603      	mov	r3, r0
 8012264:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8012266:	79fb      	ldrb	r3, [r7, #7]
 8012268:	2b00      	cmp	r3, #0
 801226a:	d10b      	bne.n	8012284 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 801226c:	4b0d      	ldr	r3, [pc, #52]	@ (80122a4 <Cmd_SetStatus+0x48>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d003      	beq.n	801227c <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8012274:	4b0b      	ldr	r3, [pc, #44]	@ (80122a4 <Cmd_SetStatus+0x48>)
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	2000      	movs	r0, #0
 801227a:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 801227c:	4b0a      	ldr	r3, [pc, #40]	@ (80122a8 <Cmd_SetStatus+0x4c>)
 801227e:	2200      	movs	r2, #0
 8012280:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8012282:	e00b      	b.n	801229c <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8012284:	4b08      	ldr	r3, [pc, #32]	@ (80122a8 <Cmd_SetStatus+0x4c>)
 8012286:	2201      	movs	r2, #1
 8012288:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 801228a:	4b06      	ldr	r3, [pc, #24]	@ (80122a4 <Cmd_SetStatus+0x48>)
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d004      	beq.n	801229c <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8012292:	4b04      	ldr	r3, [pc, #16]	@ (80122a4 <Cmd_SetStatus+0x48>)
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	2001      	movs	r0, #1
 8012298:	4798      	blx	r3
  return;
 801229a:	bf00      	nop
 801229c:	bf00      	nop
}
 801229e:	3708      	adds	r7, #8
 80122a0:	46bd      	mov	sp, r7
 80122a2:	bd80      	pop	{r7, pc}
 80122a4:	20000544 	.word	0x20000544
 80122a8:	20000100 	.word	0x20000100

080122ac <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 80122ac:	b580      	push	{r7, lr}
 80122ae:	b082      	sub	sp, #8
 80122b0:	af00      	add	r7, sp, #0
 80122b2:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 80122b4:	2000      	movs	r0, #0
 80122b6:	f7f6 febd 	bl	8009034 <shci_cmd_resp_release>

  return;
 80122ba:	bf00      	nop
}
 80122bc:	3708      	adds	r7, #8
 80122be:	46bd      	mov	sp, r7
 80122c0:	bd80      	pop	{r7, pc}
	...

080122c4 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b082      	sub	sp, #8
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 80122cc:	6879      	ldr	r1, [r7, #4]
 80122ce:	4805      	ldr	r0, [pc, #20]	@ (80122e4 <TlUserEvtReceived+0x20>)
 80122d0:	f000 f876 	bl	80123c0 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80122d4:	4803      	ldr	r0, [pc, #12]	@ (80122e4 <TlUserEvtReceived+0x20>)
 80122d6:	f7f6 fea1 	bl	800901c <shci_notify_asynch_evt>

  return;
 80122da:	bf00      	nop
}
 80122dc:	3708      	adds	r7, #8
 80122de:	46bd      	mov	sp, r7
 80122e0:	bd80      	pop	{r7, pc}
 80122e2:	bf00      	nop
 80122e4:	200000f8 	.word	0x200000f8

080122e8 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 80122e8:	b480      	push	{r7}
 80122ea:	b083      	sub	sp, #12
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	4a05      	ldr	r2, [pc, #20]	@ (8012308 <shci_register_io_bus+0x20>)
 80122f4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	4a04      	ldr	r2, [pc, #16]	@ (801230c <shci_register_io_bus+0x24>)
 80122fa:	611a      	str	r2, [r3, #16]

  return;
 80122fc:	bf00      	nop
}
 80122fe:	370c      	adds	r7, #12
 8012300:	46bd      	mov	sp, r7
 8012302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012306:	4770      	bx	lr
 8012308:	08012581 	.word	0x08012581
 801230c:	080125d5 	.word	0x080125d5

08012310 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8012310:	b480      	push	{r7}
 8012312:	b083      	sub	sp, #12
 8012314:	af00      	add	r7, sp, #0
 8012316:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	687a      	ldr	r2, [r7, #4]
 801231c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	687a      	ldr	r2, [r7, #4]
 8012322:	605a      	str	r2, [r3, #4]
}
 8012324:	bf00      	nop
 8012326:	370c      	adds	r7, #12
 8012328:	46bd      	mov	sp, r7
 801232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801232e:	4770      	bx	lr

08012330 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8012330:	b480      	push	{r7}
 8012332:	b087      	sub	sp, #28
 8012334:	af00      	add	r7, sp, #0
 8012336:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012338:	f3ef 8310 	mrs	r3, PRIMASK
 801233c:	60fb      	str	r3, [r7, #12]
  return(result);
 801233e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012340:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8012342:	b672      	cpsid	i
}
 8012344:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	687a      	ldr	r2, [r7, #4]
 801234c:	429a      	cmp	r2, r3
 801234e:	d102      	bne.n	8012356 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8012350:	2301      	movs	r3, #1
 8012352:	75fb      	strb	r3, [r7, #23]
 8012354:	e001      	b.n	801235a <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8012356:	2300      	movs	r3, #0
 8012358:	75fb      	strb	r3, [r7, #23]
 801235a:	693b      	ldr	r3, [r7, #16]
 801235c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801235e:	68bb      	ldr	r3, [r7, #8]
 8012360:	f383 8810 	msr	PRIMASK, r3
}
 8012364:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8012366:	7dfb      	ldrb	r3, [r7, #23]
}
 8012368:	4618      	mov	r0, r3
 801236a:	371c      	adds	r7, #28
 801236c:	46bd      	mov	sp, r7
 801236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012372:	4770      	bx	lr

08012374 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8012374:	b480      	push	{r7}
 8012376:	b087      	sub	sp, #28
 8012378:	af00      	add	r7, sp, #0
 801237a:	6078      	str	r0, [r7, #4]
 801237c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801237e:	f3ef 8310 	mrs	r3, PRIMASK
 8012382:	60fb      	str	r3, [r7, #12]
  return(result);
 8012384:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012386:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012388:	b672      	cpsid	i
}
 801238a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	681a      	ldr	r2, [r3, #0]
 8012390:	683b      	ldr	r3, [r7, #0]
 8012392:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8012394:	683b      	ldr	r3, [r7, #0]
 8012396:	687a      	ldr	r2, [r7, #4]
 8012398:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	683a      	ldr	r2, [r7, #0]
 801239e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80123a0:	683b      	ldr	r3, [r7, #0]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	683a      	ldr	r2, [r7, #0]
 80123a6:	605a      	str	r2, [r3, #4]
 80123a8:	697b      	ldr	r3, [r7, #20]
 80123aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80123ac:	693b      	ldr	r3, [r7, #16]
 80123ae:	f383 8810 	msr	PRIMASK, r3
}
 80123b2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80123b4:	bf00      	nop
 80123b6:	371c      	adds	r7, #28
 80123b8:	46bd      	mov	sp, r7
 80123ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123be:	4770      	bx	lr

080123c0 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80123c0:	b480      	push	{r7}
 80123c2:	b087      	sub	sp, #28
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]
 80123c8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80123ca:	f3ef 8310 	mrs	r3, PRIMASK
 80123ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80123d0:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80123d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80123d4:	b672      	cpsid	i
}
 80123d6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 80123d8:	683b      	ldr	r3, [r7, #0]
 80123da:	687a      	ldr	r2, [r7, #4]
 80123dc:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	685a      	ldr	r2, [r3, #4]
 80123e2:	683b      	ldr	r3, [r7, #0]
 80123e4:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	683a      	ldr	r2, [r7, #0]
 80123ea:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80123ec:	683b      	ldr	r3, [r7, #0]
 80123ee:	685b      	ldr	r3, [r3, #4]
 80123f0:	683a      	ldr	r2, [r7, #0]
 80123f2:	601a      	str	r2, [r3, #0]
 80123f4:	697b      	ldr	r3, [r7, #20]
 80123f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80123f8:	693b      	ldr	r3, [r7, #16]
 80123fa:	f383 8810 	msr	PRIMASK, r3
}
 80123fe:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012400:	bf00      	nop
 8012402:	371c      	adds	r7, #28
 8012404:	46bd      	mov	sp, r7
 8012406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801240a:	4770      	bx	lr

0801240c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 801240c:	b480      	push	{r7}
 801240e:	b087      	sub	sp, #28
 8012410:	af00      	add	r7, sp, #0
 8012412:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012414:	f3ef 8310 	mrs	r3, PRIMASK
 8012418:	60fb      	str	r3, [r7, #12]
  return(result);
 801241a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801241c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801241e:	b672      	cpsid	i
}
 8012420:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	685b      	ldr	r3, [r3, #4]
 8012426:	687a      	ldr	r2, [r7, #4]
 8012428:	6812      	ldr	r2, [r2, #0]
 801242a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	687a      	ldr	r2, [r7, #4]
 8012432:	6852      	ldr	r2, [r2, #4]
 8012434:	605a      	str	r2, [r3, #4]
 8012436:	697b      	ldr	r3, [r7, #20]
 8012438:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801243a:	693b      	ldr	r3, [r7, #16]
 801243c:	f383 8810 	msr	PRIMASK, r3
}
 8012440:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012442:	bf00      	nop
 8012444:	371c      	adds	r7, #28
 8012446:	46bd      	mov	sp, r7
 8012448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801244c:	4770      	bx	lr

0801244e <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 801244e:	b580      	push	{r7, lr}
 8012450:	b086      	sub	sp, #24
 8012452:	af00      	add	r7, sp, #0
 8012454:	6078      	str	r0, [r7, #4]
 8012456:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012458:	f3ef 8310 	mrs	r3, PRIMASK
 801245c:	60fb      	str	r3, [r7, #12]
  return(result);
 801245e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012460:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012462:	b672      	cpsid	i
}
 8012464:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	681a      	ldr	r2, [r3, #0]
 801246a:	683b      	ldr	r3, [r7, #0]
 801246c:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	4618      	mov	r0, r3
 8012474:	f7ff ffca 	bl	801240c <LST_remove_node>
 8012478:	697b      	ldr	r3, [r7, #20]
 801247a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801247c:	693b      	ldr	r3, [r7, #16]
 801247e:	f383 8810 	msr	PRIMASK, r3
}
 8012482:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012484:	bf00      	nop
 8012486:	3718      	adds	r7, #24
 8012488:	46bd      	mov	sp, r7
 801248a:	bd80      	pop	{r7, pc}

0801248c <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 801248c:	b580      	push	{r7, lr}
 801248e:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8012490:	f004 f878 	bl	8016584 <HW_IPCC_Enable>

  return;
 8012494:	bf00      	nop
}
 8012496:	bd80      	pop	{r7, pc}

08012498 <TL_Init>:


void TL_Init( void )
{
 8012498:	b580      	push	{r7, lr}
 801249a:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 801249c:	4b10      	ldr	r3, [pc, #64]	@ (80124e0 <TL_Init+0x48>)
 801249e:	4a11      	ldr	r2, [pc, #68]	@ (80124e4 <TL_Init+0x4c>)
 80124a0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 80124a2:	4b0f      	ldr	r3, [pc, #60]	@ (80124e0 <TL_Init+0x48>)
 80124a4:	4a10      	ldr	r2, [pc, #64]	@ (80124e8 <TL_Init+0x50>)
 80124a6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 80124a8:	4b0d      	ldr	r3, [pc, #52]	@ (80124e0 <TL_Init+0x48>)
 80124aa:	4a10      	ldr	r2, [pc, #64]	@ (80124ec <TL_Init+0x54>)
 80124ac:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 80124ae:	4b0c      	ldr	r3, [pc, #48]	@ (80124e0 <TL_Init+0x48>)
 80124b0:	4a0f      	ldr	r2, [pc, #60]	@ (80124f0 <TL_Init+0x58>)
 80124b2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 80124b4:	4b0a      	ldr	r3, [pc, #40]	@ (80124e0 <TL_Init+0x48>)
 80124b6:	4a0f      	ldr	r2, [pc, #60]	@ (80124f4 <TL_Init+0x5c>)
 80124b8:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 80124ba:	4b09      	ldr	r3, [pc, #36]	@ (80124e0 <TL_Init+0x48>)
 80124bc:	4a0e      	ldr	r2, [pc, #56]	@ (80124f8 <TL_Init+0x60>)
 80124be:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 80124c0:	4b07      	ldr	r3, [pc, #28]	@ (80124e0 <TL_Init+0x48>)
 80124c2:	4a0e      	ldr	r2, [pc, #56]	@ (80124fc <TL_Init+0x64>)
 80124c4:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 80124c6:	4b06      	ldr	r3, [pc, #24]	@ (80124e0 <TL_Init+0x48>)
 80124c8:	4a0d      	ldr	r2, [pc, #52]	@ (8012500 <TL_Init+0x68>)
 80124ca:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 80124cc:	4b04      	ldr	r3, [pc, #16]	@ (80124e0 <TL_Init+0x48>)
 80124ce:	4a0d      	ldr	r2, [pc, #52]	@ (8012504 <TL_Init+0x6c>)
 80124d0:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 80124d2:	4b03      	ldr	r3, [pc, #12]	@ (80124e0 <TL_Init+0x48>)
 80124d4:	4a0c      	ldr	r2, [pc, #48]	@ (8012508 <TL_Init+0x70>)
 80124d6:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 80124d8:	f004 f868 	bl	80165ac <HW_IPCC_Init>

  return;
 80124dc:	bf00      	nop
}
 80124de:	bd80      	pop	{r7, pc}
 80124e0:	20030000 	.word	0x20030000
 80124e4:	20030028 	.word	0x20030028
 80124e8:	20030048 	.word	0x20030048
 80124ec:	20030058 	.word	0x20030058
 80124f0:	20030068 	.word	0x20030068
 80124f4:	20030070 	.word	0x20030070
 80124f8:	20030078 	.word	0x20030078
 80124fc:	20030080 	.word	0x20030080
 8012500:	2003009c 	.word	0x2003009c
 8012504:	200300a0 	.word	0x200300a0
 8012508:	200300ac 	.word	0x200300ac

0801250c <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 801250c:	b580      	push	{r7, lr}
 801250e:	b082      	sub	sp, #8
 8012510:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8012512:	e01c      	b.n	801254e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8012514:	1d3b      	adds	r3, r7, #4
 8012516:	4619      	mov	r1, r3
 8012518:	4812      	ldr	r0, [pc, #72]	@ (8012564 <HW_IPCC_BLE_RxEvtNot+0x58>)
 801251a:	f7ff ff98 	bl	801244e <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	7a5b      	ldrb	r3, [r3, #9]
 8012522:	2b0f      	cmp	r3, #15
 8012524:	d003      	beq.n	801252e <HW_IPCC_BLE_RxEvtNot+0x22>
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	7a5b      	ldrb	r3, [r3, #9]
 801252a:	2b0e      	cmp	r3, #14
 801252c:	d105      	bne.n	801253a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	4619      	mov	r1, r3
 8012532:	2002      	movs	r0, #2
 8012534:	f000 f9ac 	bl	8012890 <OutputDbgTrace>
 8012538:	e004      	b.n	8012544 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	4619      	mov	r1, r3
 801253e:	2003      	movs	r0, #3
 8012540:	f000 f9a6 	bl	8012890 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8012544:	4b08      	ldr	r3, [pc, #32]	@ (8012568 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	687a      	ldr	r2, [r7, #4]
 801254a:	4610      	mov	r0, r2
 801254c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 801254e:	4805      	ldr	r0, [pc, #20]	@ (8012564 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8012550:	f7ff feee 	bl	8012330 <LST_is_empty>
 8012554:	4603      	mov	r3, r0
 8012556:	2b00      	cmp	r3, #0
 8012558:	d0dc      	beq.n	8012514 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 801255a:	bf00      	nop
}
 801255c:	3708      	adds	r7, #8
 801255e:	46bd      	mov	sp, r7
 8012560:	bd80      	pop	{r7, pc}
 8012562:	bf00      	nop
 8012564:	200300c8 	.word	0x200300c8
 8012568:	20000554 	.word	0x20000554

0801256c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 801256c:	b580      	push	{r7, lr}
 801256e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8012570:	4b02      	ldr	r3, [pc, #8]	@ (801257c <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	4798      	blx	r3

  return;
 8012576:	bf00      	nop
}
 8012578:	bd80      	pop	{r7, pc}
 801257a:	bf00      	nop
 801257c:	20000558 	.word	0x20000558

08012580 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8012580:	b580      	push	{r7, lr}
 8012582:	b084      	sub	sp, #16
 8012584:	af00      	add	r7, sp, #0
 8012586:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 801258c:	480d      	ldr	r0, [pc, #52]	@ (80125c4 <TL_SYS_Init+0x44>)
 801258e:	f7ff febf 	bl	8012310 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8012592:	4b0d      	ldr	r3, [pc, #52]	@ (80125c8 <TL_SYS_Init+0x48>)
 8012594:	68db      	ldr	r3, [r3, #12]
 8012596:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	689a      	ldr	r2, [r3, #8]
 801259c:	68bb      	ldr	r3, [r7, #8]
 801259e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 80125a0:	68bb      	ldr	r3, [r7, #8]
 80125a2:	4a08      	ldr	r2, [pc, #32]	@ (80125c4 <TL_SYS_Init+0x44>)
 80125a4:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80125a6:	f004 f82f 	bl	8016608 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	4a07      	ldr	r2, [pc, #28]	@ (80125cc <TL_SYS_Init+0x4c>)
 80125b0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	685b      	ldr	r3, [r3, #4]
 80125b6:	4a06      	ldr	r2, [pc, #24]	@ (80125d0 <TL_SYS_Init+0x50>)
 80125b8:	6013      	str	r3, [r2, #0]

  return 0;
 80125ba:	2300      	movs	r3, #0
}
 80125bc:	4618      	mov	r0, r3
 80125be:	3710      	adds	r7, #16
 80125c0:	46bd      	mov	sp, r7
 80125c2:	bd80      	pop	{r7, pc}
 80125c4:	200300d0 	.word	0x200300d0
 80125c8:	20030000 	.word	0x20030000
 80125cc:	2000055c 	.word	0x2000055c
 80125d0:	20000560 	.word	0x20000560

080125d4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80125d4:	b580      	push	{r7, lr}
 80125d6:	b082      	sub	sp, #8
 80125d8:	af00      	add	r7, sp, #0
 80125da:	6078      	str	r0, [r7, #4]
 80125dc:	460b      	mov	r3, r1
 80125de:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80125e0:	4b09      	ldr	r3, [pc, #36]	@ (8012608 <TL_SYS_SendCmd+0x34>)
 80125e2:	68db      	ldr	r3, [r3, #12]
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	2210      	movs	r2, #16
 80125e8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80125ea:	4b07      	ldr	r3, [pc, #28]	@ (8012608 <TL_SYS_SendCmd+0x34>)
 80125ec:	68db      	ldr	r3, [r3, #12]
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	4619      	mov	r1, r3
 80125f2:	2004      	movs	r0, #4
 80125f4:	f000 f94c 	bl	8012890 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 80125f8:	f004 f810 	bl	801661c <HW_IPCC_SYS_SendCmd>

  return 0;
 80125fc:	2300      	movs	r3, #0
}
 80125fe:	4618      	mov	r0, r3
 8012600:	3708      	adds	r7, #8
 8012602:	46bd      	mov	sp, r7
 8012604:	bd80      	pop	{r7, pc}
 8012606:	bf00      	nop
 8012608:	20030000 	.word	0x20030000

0801260c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 801260c:	b580      	push	{r7, lr}
 801260e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8012610:	4b07      	ldr	r3, [pc, #28]	@ (8012630 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8012612:	68db      	ldr	r3, [r3, #12]
 8012614:	681b      	ldr	r3, [r3, #0]
 8012616:	4619      	mov	r1, r3
 8012618:	2005      	movs	r0, #5
 801261a:	f000 f939 	bl	8012890 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801261e:	4b05      	ldr	r3, [pc, #20]	@ (8012634 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	4a03      	ldr	r2, [pc, #12]	@ (8012630 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8012624:	68d2      	ldr	r2, [r2, #12]
 8012626:	6812      	ldr	r2, [r2, #0]
 8012628:	4610      	mov	r0, r2
 801262a:	4798      	blx	r3

  return;
 801262c:	bf00      	nop
}
 801262e:	bd80      	pop	{r7, pc}
 8012630:	20030000 	.word	0x20030000
 8012634:	2000055c 	.word	0x2000055c

08012638 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8012638:	b580      	push	{r7, lr}
 801263a:	b082      	sub	sp, #8
 801263c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801263e:	e00e      	b.n	801265e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8012640:	1d3b      	adds	r3, r7, #4
 8012642:	4619      	mov	r1, r3
 8012644:	480b      	ldr	r0, [pc, #44]	@ (8012674 <HW_IPCC_SYS_EvtNot+0x3c>)
 8012646:	f7ff ff02 	bl	801244e <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	4619      	mov	r1, r3
 801264e:	2006      	movs	r0, #6
 8012650:	f000 f91e 	bl	8012890 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8012654:	4b08      	ldr	r3, [pc, #32]	@ (8012678 <HW_IPCC_SYS_EvtNot+0x40>)
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	687a      	ldr	r2, [r7, #4]
 801265a:	4610      	mov	r0, r2
 801265c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801265e:	4805      	ldr	r0, [pc, #20]	@ (8012674 <HW_IPCC_SYS_EvtNot+0x3c>)
 8012660:	f7ff fe66 	bl	8012330 <LST_is_empty>
 8012664:	4603      	mov	r3, r0
 8012666:	2b00      	cmp	r3, #0
 8012668:	d0ea      	beq.n	8012640 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 801266a:	bf00      	nop
}
 801266c:	3708      	adds	r7, #8
 801266e:	46bd      	mov	sp, r7
 8012670:	bd80      	pop	{r7, pc}
 8012672:	bf00      	nop
 8012674:	200300d0 	.word	0x200300d0
 8012678:	20000560 	.word	0x20000560

0801267c <TL_ZIGBEE_Init>:
#ifdef ZIGBEE_WB
/******************************************************************************
 * ZIGBEE
 ******************************************************************************/
void TL_ZIGBEE_Init( TL_ZIGBEE_Config_t *p_Config )
{
 801267c:	b580      	push	{r7, lr}
 801267e:	b084      	sub	sp, #16
 8012680:	af00      	add	r7, sp, #0
 8012682:	6078      	str	r0, [r7, #4]
  MB_ZigbeeTable_t  * p_zigbee_table;

  p_zigbee_table = TL_RefTable.p_zigbee_table;
 8012684:	4b0a      	ldr	r3, [pc, #40]	@ (80126b0 <TL_ZIGBEE_Init+0x34>)
 8012686:	69db      	ldr	r3, [r3, #28]
 8012688:	60fb      	str	r3, [r7, #12]
  p_zigbee_table->appliCmdM4toM0_buffer = p_Config->p_ZigbeeOtCmdRspBuffer;
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	681a      	ldr	r2, [r3, #0]
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	605a      	str	r2, [r3, #4]
  p_zigbee_table->notifM0toM4_buffer = p_Config->p_ZigbeeNotAckBuffer;
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	685a      	ldr	r2, [r3, #4]
 8012696:	68fb      	ldr	r3, [r7, #12]
 8012698:	601a      	str	r2, [r3, #0]
  p_zigbee_table->requestM0toM4_buffer = p_Config->p_ZigbeeNotifRequestBuffer;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	689a      	ldr	r2, [r3, #8]
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	609a      	str	r2, [r3, #8]

  HW_IPCC_ZIGBEE_Init();
 80126a2:	f003 ffe1 	bl	8016668 <HW_IPCC_ZIGBEE_Init>

  return;
 80126a6:	bf00      	nop
}
 80126a8:	3710      	adds	r7, #16
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
 80126ae:	bf00      	nop
 80126b0:	20030000 	.word	0x20030000

080126b4 <TL_ZIGBEE_SendM4RequestToM0>:

/* Zigbee M4 to M0 Request */
void TL_ZIGBEE_SendM4RequestToM0( void )
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 80126b8:	4b04      	ldr	r3, [pc, #16]	@ (80126cc <TL_ZIGBEE_SendM4RequestToM0+0x18>)
 80126ba:	69db      	ldr	r3, [r3, #28]
 80126bc:	685b      	ldr	r3, [r3, #4]
 80126be:	2208      	movs	r2, #8
 80126c0:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4RequestToM0();
 80126c2:	f003 ffdf 	bl	8016684 <HW_IPCC_ZIGBEE_SendM4RequestToM0>

  return;
 80126c6:	bf00      	nop
}
 80126c8:	bd80      	pop	{r7, pc}
 80126ca:	bf00      	nop
 80126cc:	20030000 	.word	0x20030000

080126d0 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>:

/* Used to receive an ACK from the M0 */
void HW_IPCC_ZIGBEE_RecvAppliAckFromM0(void)
{
 80126d0:	b580      	push	{r7, lr}
 80126d2:	af00      	add	r7, sp, #0
  TL_ZIGBEE_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer) );
 80126d4:	4b03      	ldr	r3, [pc, #12]	@ (80126e4 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0+0x14>)
 80126d6:	69db      	ldr	r3, [r3, #28]
 80126d8:	685b      	ldr	r3, [r3, #4]
 80126da:	4618      	mov	r0, r3
 80126dc:	f003 fcb8 	bl	8016050 <TL_ZIGBEE_CmdEvtReceived>

  return;
 80126e0:	bf00      	nop
}
 80126e2:	bd80      	pop	{r7, pc}
 80126e4:	20030000 	.word	0x20030000

080126e8 <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>:

/* Zigbee notification from M0 to M4 */
void HW_IPCC_ZIGBEE_RecvM0NotifyToM4( void )
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	af00      	add	r7, sp, #0
  TL_ZIGBEE_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer) );
 80126ec:	4b03      	ldr	r3, [pc, #12]	@ (80126fc <HW_IPCC_ZIGBEE_RecvM0NotifyToM4+0x14>)
 80126ee:	69db      	ldr	r3, [r3, #28]
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	4618      	mov	r0, r3
 80126f4:	f003 fcb6 	bl	8016064 <TL_ZIGBEE_NotReceived>

  return;
 80126f8:	bf00      	nop
}
 80126fa:	bd80      	pop	{r7, pc}
 80126fc:	20030000 	.word	0x20030000

08012700 <TL_ZIGBEE_SendM4AckToM0Notify>:

/* Send an ACK to the M0 for a Notification */
void TL_ZIGBEE_SendM4AckToM0Notify ( void )
{
 8012700:	b580      	push	{r7, lr}
 8012702:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8012704:	4b04      	ldr	r3, [pc, #16]	@ (8012718 <TL_ZIGBEE_SendM4AckToM0Notify+0x18>)
 8012706:	69db      	ldr	r3, [r3, #28]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	220d      	movs	r2, #13
 801270c:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4AckToM0Notify();
 801270e:	f003 ffc7 	bl	80166a0 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify>

  return;
 8012712:	bf00      	nop
}
 8012714:	bd80      	pop	{r7, pc}
 8012716:	bf00      	nop
 8012718:	20030000 	.word	0x20030000

0801271c <HW_IPCC_ZIGBEE_RecvM0RequestToM4>:

/* Zigbee M0 to M4 Request */
void HW_IPCC_ZIGBEE_RecvM0RequestToM4( void )
{
 801271c:	b580      	push	{r7, lr}
 801271e:	af00      	add	r7, sp, #0
  TL_ZIGBEE_M0RequestReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer) );
 8012720:	4b03      	ldr	r3, [pc, #12]	@ (8012730 <HW_IPCC_ZIGBEE_RecvM0RequestToM4+0x14>)
 8012722:	69db      	ldr	r3, [r3, #28]
 8012724:	689b      	ldr	r3, [r3, #8]
 8012726:	4618      	mov	r0, r3
 8012728:	f003 fcd2 	bl	80160d0 <TL_ZIGBEE_M0RequestReceived>

  return;
 801272c:	bf00      	nop
}
 801272e:	bd80      	pop	{r7, pc}
 8012730:	20030000 	.word	0x20030000

08012734 <TL_ZIGBEE_SendM4AckToM0Request>:

/* Send an ACK to the M0 for a Request */
void TL_ZIGBEE_SendM4AckToM0Request(void)
{
 8012734:	b580      	push	{r7, lr}
 8012736:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8012738:	4b04      	ldr	r3, [pc, #16]	@ (801274c <TL_ZIGBEE_SendM4AckToM0Request+0x18>)
 801273a:	69db      	ldr	r3, [r3, #28]
 801273c:	689b      	ldr	r3, [r3, #8]
 801273e:	220d      	movs	r2, #13
 8012740:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4AckToM0Request();
 8012742:	f003 ffdf 	bl	8016704 <HW_IPCC_ZIGBEE_SendM4AckToM0Request>

  return;
 8012746:	bf00      	nop
}
 8012748:	bd80      	pop	{r7, pc}
 801274a:	bf00      	nop
 801274c:	20030000 	.word	0x20030000

08012750 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8012750:	b580      	push	{r7, lr}
 8012752:	b082      	sub	sp, #8
 8012754:	af00      	add	r7, sp, #0
 8012756:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8012758:	4817      	ldr	r0, [pc, #92]	@ (80127b8 <TL_MM_Init+0x68>)
 801275a:	f7ff fdd9 	bl	8012310 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 801275e:	4817      	ldr	r0, [pc, #92]	@ (80127bc <TL_MM_Init+0x6c>)
 8012760:	f7ff fdd6 	bl	8012310 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8012764:	4b16      	ldr	r3, [pc, #88]	@ (80127c0 <TL_MM_Init+0x70>)
 8012766:	691b      	ldr	r3, [r3, #16]
 8012768:	4a16      	ldr	r2, [pc, #88]	@ (80127c4 <TL_MM_Init+0x74>)
 801276a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 801276c:	4b15      	ldr	r3, [pc, #84]	@ (80127c4 <TL_MM_Init+0x74>)
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	687a      	ldr	r2, [r7, #4]
 8012772:	6892      	ldr	r2, [r2, #8]
 8012774:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8012776:	4b13      	ldr	r3, [pc, #76]	@ (80127c4 <TL_MM_Init+0x74>)
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	687a      	ldr	r2, [r7, #4]
 801277c:	68d2      	ldr	r2, [r2, #12]
 801277e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8012780:	4b10      	ldr	r3, [pc, #64]	@ (80127c4 <TL_MM_Init+0x74>)
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	4a0c      	ldr	r2, [pc, #48]	@ (80127b8 <TL_MM_Init+0x68>)
 8012786:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8012788:	4b0e      	ldr	r3, [pc, #56]	@ (80127c4 <TL_MM_Init+0x74>)
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	687a      	ldr	r2, [r7, #4]
 801278e:	6812      	ldr	r2, [r2, #0]
 8012790:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8012792:	4b0c      	ldr	r3, [pc, #48]	@ (80127c4 <TL_MM_Init+0x74>)
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	687a      	ldr	r2, [r7, #4]
 8012798:	6852      	ldr	r2, [r2, #4]
 801279a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 801279c:	4b09      	ldr	r3, [pc, #36]	@ (80127c4 <TL_MM_Init+0x74>)
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	687a      	ldr	r2, [r7, #4]
 80127a2:	6912      	ldr	r2, [r2, #16]
 80127a4:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 80127a6:	4b07      	ldr	r3, [pc, #28]	@ (80127c4 <TL_MM_Init+0x74>)
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	687a      	ldr	r2, [r7, #4]
 80127ac:	6952      	ldr	r2, [r2, #20]
 80127ae:	619a      	str	r2, [r3, #24]

  return;
 80127b0:	bf00      	nop
}
 80127b2:	3708      	adds	r7, #8
 80127b4:	46bd      	mov	sp, r7
 80127b6:	bd80      	pop	{r7, pc}
 80127b8:	200300b8 	.word	0x200300b8
 80127bc:	2000054c 	.word	0x2000054c
 80127c0:	20030000 	.word	0x20030000
 80127c4:	20000564 	.word	0x20000564

080127c8 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 80127c8:	b580      	push	{r7, lr}
 80127ca:	b082      	sub	sp, #8
 80127cc:	af00      	add	r7, sp, #0
 80127ce:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 80127d0:	6879      	ldr	r1, [r7, #4]
 80127d2:	4807      	ldr	r0, [pc, #28]	@ (80127f0 <TL_MM_EvtDone+0x28>)
 80127d4:	f7ff fdf4 	bl	80123c0 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 80127d8:	6879      	ldr	r1, [r7, #4]
 80127da:	2000      	movs	r0, #0
 80127dc:	f000 f858 	bl	8012890 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 80127e0:	4804      	ldr	r0, [pc, #16]	@ (80127f4 <TL_MM_EvtDone+0x2c>)
 80127e2:	f003 ff9d 	bl	8016720 <HW_IPCC_MM_SendFreeBuf>

  return;
 80127e6:	bf00      	nop
}
 80127e8:	3708      	adds	r7, #8
 80127ea:	46bd      	mov	sp, r7
 80127ec:	bd80      	pop	{r7, pc}
 80127ee:	bf00      	nop
 80127f0:	2000054c 	.word	0x2000054c
 80127f4:	080127f9 	.word	0x080127f9

080127f8 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 80127f8:	b580      	push	{r7, lr}
 80127fa:	b082      	sub	sp, #8
 80127fc:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 80127fe:	e00c      	b.n	801281a <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8012800:	1d3b      	adds	r3, r7, #4
 8012802:	4619      	mov	r1, r3
 8012804:	480a      	ldr	r0, [pc, #40]	@ (8012830 <SendFreeBuf+0x38>)
 8012806:	f7ff fe22 	bl	801244e <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 801280a:	4b0a      	ldr	r3, [pc, #40]	@ (8012834 <SendFreeBuf+0x3c>)
 801280c:	691b      	ldr	r3, [r3, #16]
 801280e:	691b      	ldr	r3, [r3, #16]
 8012810:	687a      	ldr	r2, [r7, #4]
 8012812:	4611      	mov	r1, r2
 8012814:	4618      	mov	r0, r3
 8012816:	f7ff fdd3 	bl	80123c0 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801281a:	4805      	ldr	r0, [pc, #20]	@ (8012830 <SendFreeBuf+0x38>)
 801281c:	f7ff fd88 	bl	8012330 <LST_is_empty>
 8012820:	4603      	mov	r3, r0
 8012822:	2b00      	cmp	r3, #0
 8012824:	d0ec      	beq.n	8012800 <SendFreeBuf+0x8>
  }

  return;
 8012826:	bf00      	nop
}
 8012828:	3708      	adds	r7, #8
 801282a:	46bd      	mov	sp, r7
 801282c:	bd80      	pop	{r7, pc}
 801282e:	bf00      	nop
 8012830:	2000054c 	.word	0x2000054c
 8012834:	20030000 	.word	0x20030000

08012838 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8012838:	b580      	push	{r7, lr}
 801283a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 801283c:	4805      	ldr	r0, [pc, #20]	@ (8012854 <TL_TRACES_Init+0x1c>)
 801283e:	f7ff fd67 	bl	8012310 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8012842:	4b05      	ldr	r3, [pc, #20]	@ (8012858 <TL_TRACES_Init+0x20>)
 8012844:	695b      	ldr	r3, [r3, #20]
 8012846:	4a03      	ldr	r2, [pc, #12]	@ (8012854 <TL_TRACES_Init+0x1c>)
 8012848:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 801284a:	f003 ff9f 	bl	801678c <HW_IPCC_TRACES_Init>

  return;
 801284e:	bf00      	nop
}
 8012850:	bd80      	pop	{r7, pc}
 8012852:	bf00      	nop
 8012854:	200300c0 	.word	0x200300c0
 8012858:	20030000 	.word	0x20030000

0801285c <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 801285c:	b580      	push	{r7, lr}
 801285e:	b082      	sub	sp, #8
 8012860:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8012862:	e008      	b.n	8012876 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8012864:	1d3b      	adds	r3, r7, #4
 8012866:	4619      	mov	r1, r3
 8012868:	4808      	ldr	r0, [pc, #32]	@ (801288c <HW_IPCC_TRACES_EvtNot+0x30>)
 801286a:	f7ff fdf0 	bl	801244e <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	4618      	mov	r0, r3
 8012872:	f7f6 fbf5 	bl	8009060 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8012876:	4805      	ldr	r0, [pc, #20]	@ (801288c <HW_IPCC_TRACES_EvtNot+0x30>)
 8012878:	f7ff fd5a 	bl	8012330 <LST_is_empty>
 801287c:	4603      	mov	r3, r0
 801287e:	2b00      	cmp	r3, #0
 8012880:	d0f0      	beq.n	8012864 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8012882:	bf00      	nop
}
 8012884:	3708      	adds	r7, #8
 8012886:	46bd      	mov	sp, r7
 8012888:	bd80      	pop	{r7, pc}
 801288a:	bf00      	nop
 801288c:	200300c0 	.word	0x200300c0

08012890 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8012890:	b480      	push	{r7}
 8012892:	b085      	sub	sp, #20
 8012894:	af00      	add	r7, sp, #0
 8012896:	4603      	mov	r3, r0
 8012898:	6039      	str	r1, [r7, #0]
 801289a:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 801289c:	79fb      	ldrb	r3, [r7, #7]
 801289e:	2b06      	cmp	r3, #6
 80128a0:	d845      	bhi.n	801292e <OutputDbgTrace+0x9e>
 80128a2:	a201      	add	r2, pc, #4	@ (adr r2, 80128a8 <OutputDbgTrace+0x18>)
 80128a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128a8:	080128c5 	.word	0x080128c5
 80128ac:	080128e9 	.word	0x080128e9
 80128b0:	080128ef 	.word	0x080128ef
 80128b4:	08012903 	.word	0x08012903
 80128b8:	0801290f 	.word	0x0801290f
 80128bc:	08012915 	.word	0x08012915
 80128c0:	08012923 	.word	0x08012923
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80128c4:	683b      	ldr	r3, [r7, #0]
 80128c6:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	7a5b      	ldrb	r3, [r3, #9]
 80128cc:	2bff      	cmp	r3, #255	@ 0xff
 80128ce:	d005      	beq.n	80128dc <OutputDbgTrace+0x4c>
 80128d0:	2bff      	cmp	r3, #255	@ 0xff
 80128d2:	dc05      	bgt.n	80128e0 <OutputDbgTrace+0x50>
 80128d4:	2b0e      	cmp	r3, #14
 80128d6:	d005      	beq.n	80128e4 <OutputDbgTrace+0x54>
 80128d8:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 80128da:	e001      	b.n	80128e0 <OutputDbgTrace+0x50>
          break;
 80128dc:	bf00      	nop
 80128de:	e027      	b.n	8012930 <OutputDbgTrace+0xa0>
          break;
 80128e0:	bf00      	nop
 80128e2:	e025      	b.n	8012930 <OutputDbgTrace+0xa0>
          break;
 80128e4:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 80128e6:	e023      	b.n	8012930 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 80128e8:	683b      	ldr	r3, [r7, #0]
 80128ea:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 80128ec:	e020      	b.n	8012930 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80128ee:	683b      	ldr	r3, [r7, #0]
 80128f0:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	7a5b      	ldrb	r3, [r3, #9]
 80128f6:	2b0e      	cmp	r3, #14
 80128f8:	d001      	beq.n	80128fe <OutputDbgTrace+0x6e>
 80128fa:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 80128fc:	e000      	b.n	8012900 <OutputDbgTrace+0x70>
          break;
 80128fe:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012900:	e016      	b.n	8012930 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012902:	683b      	ldr	r3, [r7, #0]
 8012904:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8012906:	68fb      	ldr	r3, [r7, #12]
 8012908:	7a5b      	ldrb	r3, [r3, #9]
 801290a:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 801290c:	e010      	b.n	8012930 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 801290e:	683b      	ldr	r3, [r7, #0]
 8012910:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8012912:	e00d      	b.n	8012930 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012914:	683b      	ldr	r3, [r7, #0]
 8012916:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8012918:	68fb      	ldr	r3, [r7, #12]
 801291a:	7a5b      	ldrb	r3, [r3, #9]
 801291c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 801291e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012920:	e006      	b.n	8012930 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012922:	683b      	ldr	r3, [r7, #0]
 8012924:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	7a5b      	ldrb	r3, [r3, #9]
 801292a:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 801292c:	e000      	b.n	8012930 <OutputDbgTrace+0xa0>

    default:
      break;
 801292e:	bf00      	nop
  }

  return;
 8012930:	bf00      	nop
}
 8012932:	3714      	adds	r7, #20
 8012934:	46bd      	mov	sp, r7
 8012936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801293a:	4770      	bx	lr

0801293c <Post_ZigbeeCmdProcessing>:
/* Private function prototypes -----------------------------------------------*/


/* Private functions ----------------------------------------------------------*/
__weak void Pre_ZigbeeCmdProcessing(void){return;}
__weak void Post_ZigbeeCmdProcessing(void){return;}
 801293c:	b480      	push	{r7}
 801293e:	af00      	add	r7, sp, #0
 8012940:	bf00      	nop
 8012942:	46bd      	mov	sp, r7
 8012944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012948:	4770      	bx	lr

0801294a <zb_ipc_m4_memcpy2>:
/* ST: Don't use built-in memcpy. "Unfortunately when full size optimization is enabled on
 * M4 side, IAR maps memcpy to aeaby_memcpy4 instead of aeabi_memcpy which allows
 * unaligned memcpy." */
static void
zb_ipc_m4_memcpy2(void *dst, void *src, unsigned int len)
{
 801294a:	b480      	push	{r7}
 801294c:	b087      	sub	sp, #28
 801294e:	af00      	add	r7, sp, #0
 8012950:	60f8      	str	r0, [r7, #12]
 8012952:	60b9      	str	r1, [r7, #8]
 8012954:	607a      	str	r2, [r7, #4]
    unsigned int i;

    for (i = 0; i < len; i++) {
 8012956:	2300      	movs	r3, #0
 8012958:	617b      	str	r3, [r7, #20]
 801295a:	e00a      	b.n	8012972 <zb_ipc_m4_memcpy2+0x28>
        ((uint8_t *)dst)[i] = ((uint8_t *)src)[i];
 801295c:	68ba      	ldr	r2, [r7, #8]
 801295e:	697b      	ldr	r3, [r7, #20]
 8012960:	441a      	add	r2, r3
 8012962:	68f9      	ldr	r1, [r7, #12]
 8012964:	697b      	ldr	r3, [r7, #20]
 8012966:	440b      	add	r3, r1
 8012968:	7812      	ldrb	r2, [r2, #0]
 801296a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 801296c:	697b      	ldr	r3, [r7, #20]
 801296e:	3301      	adds	r3, #1
 8012970:	617b      	str	r3, [r7, #20]
 8012972:	697a      	ldr	r2, [r7, #20]
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	429a      	cmp	r2, r3
 8012978:	d3f0      	bcc.n	801295c <zb_ipc_m4_memcpy2+0x12>
    }
}
 801297a:	bf00      	nop
 801297c:	bf00      	nop
 801297e:	371c      	adds	r7, #28
 8012980:	46bd      	mov	sp, r7
 8012982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012986:	4770      	bx	lr

08012988 <zb_ipc_m4_cb_info_alloc>:
    ZbSetLogging(zb_ipc_globals.zb, mask, func);
}

static struct zb_ipc_m4_cb_info_t *
zb_ipc_m4_cb_info_alloc(void *callback, void *arg)
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b084      	sub	sp, #16
 801298c:	af00      	add	r7, sp, #0
 801298e:	6078      	str	r0, [r7, #4]
 8012990:	6039      	str	r1, [r7, #0]
    struct zb_ipc_m4_cb_info_t *info;

    info = malloc(sizeof(struct zb_ipc_m4_cb_info_t));
 8012992:	200c      	movs	r0, #12
 8012994:	f004 f99a 	bl	8016ccc <malloc>
 8012998:	4603      	mov	r3, r0
 801299a:	60fb      	str	r3, [r7, #12]
    if (info != NULL) {
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d00a      	beq.n	80129b8 <zb_ipc_m4_cb_info_alloc+0x30>
        memset(info, 0, sizeof(struct zb_ipc_m4_cb_info_t));
 80129a2:	220c      	movs	r2, #12
 80129a4:	2100      	movs	r1, #0
 80129a6:	68f8      	ldr	r0, [r7, #12]
 80129a8:	f004 fd3e 	bl	8017428 <memset>
        info->callback = callback;
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	687a      	ldr	r2, [r7, #4]
 80129b0:	601a      	str	r2, [r3, #0]
        info->arg = arg;
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	683a      	ldr	r2, [r7, #0]
 80129b6:	605a      	str	r2, [r3, #4]
    }
    return info;
 80129b8:	68fb      	ldr	r3, [r7, #12]
}
 80129ba:	4618      	mov	r0, r3
 80129bc:	3710      	adds	r7, #16
 80129be:	46bd      	mov	sp, r7
 80129c0:	bd80      	pop	{r7, pc}

080129c2 <zb_ipc_m4_cb_info_free>:

static void
zb_ipc_m4_cb_info_free(struct zb_ipc_m4_cb_info_t *info)
{
 80129c2:	b580      	push	{r7, lr}
 80129c4:	b082      	sub	sp, #8
 80129c6:	af00      	add	r7, sp, #0
 80129c8:	6078      	str	r0, [r7, #4]
    free(info);
 80129ca:	6878      	ldr	r0, [r7, #4]
 80129cc:	f004 f986 	bl	8016cdc <free>
}
 80129d0:	bf00      	nop
 80129d2:	3708      	adds	r7, #8
 80129d4:	46bd      	mov	sp, r7
 80129d6:	bd80      	pop	{r7, pc}

080129d8 <zb_ipc_m4_get_retval>:

static uint32_t
zb_ipc_m4_get_retval(void)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b082      	sub	sp, #8
 80129dc:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint32_t retval;

    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 80129de:	f003 faef 	bl	8015fc0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 80129e2:	6078      	str	r0, [r7, #4]
    assert(ipcc_req->Size == 1);
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	685b      	ldr	r3, [r3, #4]
 80129e8:	2b01      	cmp	r3, #1
 80129ea:	d006      	beq.n	80129fa <zb_ipc_m4_get_retval+0x22>
 80129ec:	4b09      	ldr	r3, [pc, #36]	@ (8012a14 <zb_ipc_m4_get_retval+0x3c>)
 80129ee:	4a0a      	ldr	r2, [pc, #40]	@ (8012a18 <zb_ipc_m4_get_retval+0x40>)
 80129f0:	f240 1151 	movw	r1, #337	@ 0x151
 80129f4:	4809      	ldr	r0, [pc, #36]	@ (8012a1c <zb_ipc_m4_get_retval+0x44>)
 80129f6:	f004 f94b 	bl	8016c90 <__assert_func>
    zb_ipc_m4_memcpy2(&retval, (void *)&ipcc_req->Data[0], 4);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	f103 0108 	add.w	r1, r3, #8
 8012a00:	463b      	mov	r3, r7
 8012a02:	2204      	movs	r2, #4
 8012a04:	4618      	mov	r0, r3
 8012a06:	f7ff ffa0 	bl	801294a <zb_ipc_m4_memcpy2>
    return retval;
 8012a0a:	683b      	ldr	r3, [r7, #0]
}
 8012a0c:	4618      	mov	r0, r3
 8012a0e:	3708      	adds	r7, #8
 8012a10:	46bd      	mov	sp, r7
 8012a12:	bd80      	pop	{r7, pc}
 8012a14:	0801920c 	.word	0x0801920c
 8012a18:	0801a084 	.word	0x0801a084
 8012a1c:	08019220 	.word	0x08019220

08012a20 <ZbInit>:
    return ZB_HEAP_MAX_ALLOC;
}

struct ZigBeeT *
ZbInit(uint64_t extAddr, struct ZbInitTblSizesT *tblSizes, struct ZbInitSetLoggingT *setLogging)
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b086      	sub	sp, #24
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8012a2a:	607a      	str	r2, [r7, #4]
 8012a2c:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    if (zb_ipc_globals.zb != NULL) {
 8012a2e:	4b25      	ldr	r3, [pc, #148]	@ (8012ac4 <ZbInit+0xa4>)
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d001      	beq.n	8012a3a <ZbInit+0x1a>
        return NULL;
 8012a36:	2300      	movs	r3, #0
 8012a38:	e03f      	b.n	8012aba <ZbInit+0x9a>
    }
    Pre_ZigbeeCmdProcessing();
 8012a3a:	f003 fb23 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012a3e:	f003 fab3 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012a42:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZB_INIT;
 8012a44:	697b      	ldr	r3, [r7, #20]
 8012a46:	2200      	movs	r2, #0
 8012a48:	f042 020a 	orr.w	r2, r2, #10
 8012a4c:	701a      	strb	r2, [r3, #0]
 8012a4e:	2200      	movs	r2, #0
 8012a50:	705a      	strb	r2, [r3, #1]
 8012a52:	2200      	movs	r2, #0
 8012a54:	709a      	strb	r2, [r3, #2]
 8012a56:	2200      	movs	r2, #0
 8012a58:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 8012a5a:	697b      	ldr	r3, [r7, #20]
 8012a5c:	2200      	movs	r2, #0
 8012a5e:	f042 0204 	orr.w	r2, r2, #4
 8012a62:	711a      	strb	r2, [r3, #4]
 8012a64:	2200      	movs	r2, #0
 8012a66:	715a      	strb	r2, [r3, #5]
 8012a68:	2200      	movs	r2, #0
 8012a6a:	719a      	strb	r2, [r3, #6]
 8012a6c:	2200      	movs	r2, #0
 8012a6e:	71da      	strb	r2, [r3, #7]
    zb_ipc_m4_memcpy2((void *)&ipcc_req->Data[0], &extAddr, 8);
 8012a70:	697b      	ldr	r3, [r7, #20]
 8012a72:	3308      	adds	r3, #8
 8012a74:	f107 0108 	add.w	r1, r7, #8
 8012a78:	2208      	movs	r2, #8
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f7ff ff65 	bl	801294a <zb_ipc_m4_memcpy2>
    ipcc_req->Data[2] = (uint32_t)tblSizes;
 8012a80:	687a      	ldr	r2, [r7, #4]
 8012a82:	697b      	ldr	r3, [r7, #20]
 8012a84:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)setLogging;
 8012a86:	683a      	ldr	r2, [r7, #0]
 8012a88:	697b      	ldr	r3, [r7, #20]
 8012a8a:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 8012a8c:	f003 fabc 	bl	8016008 <ZIGBEE_CmdTransfer>
    zb_ipc_globals.zb = (struct ZigBeeT *)zb_ipc_m4_get_retval();
 8012a90:	f7ff ffa2 	bl	80129d8 <zb_ipc_m4_get_retval>
 8012a94:	4603      	mov	r3, r0
 8012a96:	461a      	mov	r2, r3
 8012a98:	4b0a      	ldr	r3, [pc, #40]	@ (8012ac4 <ZbInit+0xa4>)
 8012a9a:	601a      	str	r2, [r3, #0]
    Post_ZigbeeCmdProcessing();
 8012a9c:	f7ff ff4e 	bl	801293c <Post_ZigbeeCmdProcessing>
    if (setLogging != NULL) {
 8012aa0:	683b      	ldr	r3, [r7, #0]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d007      	beq.n	8012ab6 <ZbInit+0x96>
        /* Save the log mask */
        zb_ipc_globals.log_cb = setLogging->func;
 8012aa6:	683b      	ldr	r3, [r7, #0]
 8012aa8:	685b      	ldr	r3, [r3, #4]
 8012aaa:	4a06      	ldr	r2, [pc, #24]	@ (8012ac4 <ZbInit+0xa4>)
 8012aac:	6053      	str	r3, [r2, #4]
        zb_ipc_globals.log_mask = setLogging->mask;
 8012aae:	683b      	ldr	r3, [r7, #0]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	4a04      	ldr	r2, [pc, #16]	@ (8012ac4 <ZbInit+0xa4>)
 8012ab4:	6093      	str	r3, [r2, #8]
    }
    return zb_ipc_globals.zb;
 8012ab6:	4b03      	ldr	r3, [pc, #12]	@ (8012ac4 <ZbInit+0xa4>)
 8012ab8:	681b      	ldr	r3, [r3, #0]
}
 8012aba:	4618      	mov	r0, r3
 8012abc:	3718      	adds	r7, #24
 8012abe:	46bd      	mov	sp, r7
 8012ac0:	bd80      	pop	{r7, pc}
 8012ac2:	bf00      	nop
 8012ac4:	2000057c 	.word	0x2000057c

08012ac8 <ZbSetLogging>:
}

void
ZbSetLogging(struct ZigBeeT *zb, uint32_t mask,
    void (*func)(struct ZigBeeT *zb, uint32_t mask, const char *hdr, const char *fmt, va_list argptr))
{
 8012ac8:	b580      	push	{r7, lr}
 8012aca:	b086      	sub	sp, #24
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	60f8      	str	r0, [r7, #12]
 8012ad0:	60b9      	str	r1, [r7, #8]
 8012ad2:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8012ad4:	f003 fad6 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012ad8:	f003 fa66 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012adc:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_LOG_CONFIG;
 8012ade:	697b      	ldr	r3, [r7, #20]
 8012ae0:	2200      	movs	r2, #0
 8012ae2:	f042 0213 	orr.w	r2, r2, #19
 8012ae6:	701a      	strb	r2, [r3, #0]
 8012ae8:	2200      	movs	r2, #0
 8012aea:	705a      	strb	r2, [r3, #1]
 8012aec:	2200      	movs	r2, #0
 8012aee:	709a      	strb	r2, [r3, #2]
 8012af0:	2200      	movs	r2, #0
 8012af2:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012af4:	697b      	ldr	r3, [r7, #20]
 8012af6:	2200      	movs	r2, #0
 8012af8:	f042 0202 	orr.w	r2, r2, #2
 8012afc:	711a      	strb	r2, [r3, #4]
 8012afe:	2200      	movs	r2, #0
 8012b00:	715a      	strb	r2, [r3, #5]
 8012b02:	2200      	movs	r2, #0
 8012b04:	719a      	strb	r2, [r3, #6]
 8012b06:	2200      	movs	r2, #0
 8012b08:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = mask;
 8012b0a:	697b      	ldr	r3, [r7, #20]
 8012b0c:	68ba      	ldr	r2, [r7, #8]
 8012b0e:	609a      	str	r2, [r3, #8]
    /* Ignore the 'func' argument. Only use zb_ipc_globals.log_enable to determine if we want
     * log messages from the M4. If zb_ipc_globals.log_func != NULL, M0 sends log messages
     * over IPCC. */
    ipcc_req->Data[1] = (zb_ipc_globals.log_enable || (func != NULL)) ? 1U : 0U;
 8012b10:	4b0c      	ldr	r3, [pc, #48]	@ (8012b44 <ZbSetLogging+0x7c>)
 8012b12:	7b1b      	ldrb	r3, [r3, #12]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d102      	bne.n	8012b1e <ZbSetLogging+0x56>
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d001      	beq.n	8012b22 <ZbSetLogging+0x5a>
 8012b1e:	2201      	movs	r2, #1
 8012b20:	e000      	b.n	8012b24 <ZbSetLogging+0x5c>
 8012b22:	2200      	movs	r2, #0
 8012b24:	697b      	ldr	r3, [r7, #20]
 8012b26:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012b28:	f003 fa6e 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8012b2c:	f7ff ff06 	bl	801293c <Post_ZigbeeCmdProcessing>
    /* Save the log mask */
    zb_ipc_globals.log_cb = func;
 8012b30:	4a04      	ldr	r2, [pc, #16]	@ (8012b44 <ZbSetLogging+0x7c>)
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	6053      	str	r3, [r2, #4]
    zb_ipc_globals.log_mask = mask;
 8012b36:	4a03      	ldr	r2, [pc, #12]	@ (8012b44 <ZbSetLogging+0x7c>)
 8012b38:	68bb      	ldr	r3, [r7, #8]
 8012b3a:	6093      	str	r3, [r2, #8]
}
 8012b3c:	bf00      	nop
 8012b3e:	3718      	adds	r7, #24
 8012b40:	46bd      	mov	sp, r7
 8012b42:	bd80      	pop	{r7, pc}
 8012b44:	2000057c 	.word	0x2000057c

08012b48 <ZbExtendedAddress>:
    }
}

uint64_t
ZbExtendedAddress(struct ZigBeeT *zb)
{
 8012b48:	b580      	push	{r7, lr}
 8012b4a:	b086      	sub	sp, #24
 8012b4c:	af00      	add	r7, sp, #0
 8012b4e:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    uint64_t ext_addr = 0U;
 8012b50:	f04f 0200 	mov.w	r2, #0
 8012b54:	f04f 0300 	mov.w	r3, #0
 8012b58:	e9c7 2302 	strd	r2, r3, [r7, #8]

    Pre_ZigbeeCmdProcessing();
 8012b5c:	f003 fa92 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012b60:	f003 fa22 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012b64:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_EXTADDR_GET;
 8012b66:	697b      	ldr	r3, [r7, #20]
 8012b68:	2200      	movs	r2, #0
 8012b6a:	f042 020e 	orr.w	r2, r2, #14
 8012b6e:	701a      	strb	r2, [r3, #0]
 8012b70:	2200      	movs	r2, #0
 8012b72:	705a      	strb	r2, [r3, #1]
 8012b74:	2200      	movs	r2, #0
 8012b76:	709a      	strb	r2, [r3, #2]
 8012b78:	2200      	movs	r2, #0
 8012b7a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 8012b7c:	697b      	ldr	r3, [r7, #20]
 8012b7e:	2200      	movs	r2, #0
 8012b80:	711a      	strb	r2, [r3, #4]
 8012b82:	2200      	movs	r2, #0
 8012b84:	715a      	strb	r2, [r3, #5]
 8012b86:	2200      	movs	r2, #0
 8012b88:	719a      	strb	r2, [r3, #6]
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 8012b8e:	f003 fa3b 	bl	8016008 <ZIGBEE_CmdTransfer>
    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 8012b92:	f003 fa15 	bl	8015fc0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 8012b96:	6178      	str	r0, [r7, #20]
    assert(ipcc_req->Size == 2);
 8012b98:	697b      	ldr	r3, [r7, #20]
 8012b9a:	685b      	ldr	r3, [r3, #4]
 8012b9c:	2b02      	cmp	r3, #2
 8012b9e:	d006      	beq.n	8012bae <ZbExtendedAddress+0x66>
 8012ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8012bd4 <ZbExtendedAddress+0x8c>)
 8012ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8012bd8 <ZbExtendedAddress+0x90>)
 8012ba4:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8012ba8:	480c      	ldr	r0, [pc, #48]	@ (8012bdc <ZbExtendedAddress+0x94>)
 8012baa:	f004 f871 	bl	8016c90 <__assert_func>
    zb_ipc_m4_memcpy2(&ext_addr, &ipcc_req->Data, 8);
 8012bae:	697b      	ldr	r3, [r7, #20]
 8012bb0:	f103 0108 	add.w	r1, r3, #8
 8012bb4:	f107 0308 	add.w	r3, r7, #8
 8012bb8:	2208      	movs	r2, #8
 8012bba:	4618      	mov	r0, r3
 8012bbc:	f7ff fec5 	bl	801294a <zb_ipc_m4_memcpy2>
    Post_ZigbeeCmdProcessing();
 8012bc0:	f7ff febc 	bl	801293c <Post_ZigbeeCmdProcessing>
    return ext_addr;
 8012bc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8012bc8:	4610      	mov	r0, r2
 8012bca:	4619      	mov	r1, r3
 8012bcc:	3718      	adds	r7, #24
 8012bce:	46bd      	mov	sp, r7
 8012bd0:	bd80      	pop	{r7, pc}
 8012bd2:	bf00      	nop
 8012bd4:	08019298 	.word	0x08019298
 8012bd8:	0801a09c 	.word	0x0801a09c
 8012bdc:	08019220 	.word	0x08019220

08012be0 <ZbShortAddress>:

uint16_t
ZbShortAddress(struct ZigBeeT *zb)
{
 8012be0:	b580      	push	{r7, lr}
 8012be2:	b084      	sub	sp, #16
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
    uint16_t nwkAddr = 0U;
 8012be8:	2300      	movs	r3, #0
 8012bea:	81fb      	strh	r3, [r7, #14]

    (void)ZbNwkGet(zb, ZB_NWK_NIB_ID_NetworkAddress, &nwkAddr, sizeof(nwkAddr));
 8012bec:	f107 020e 	add.w	r2, r7, #14
 8012bf0:	2302      	movs	r3, #2
 8012bf2:	2196      	movs	r1, #150	@ 0x96
 8012bf4:	6878      	ldr	r0, [r7, #4]
 8012bf6:	f000 fc1b 	bl	8013430 <ZbNwkGet>
    return nwkAddr;
 8012bfa:	89fb      	ldrh	r3, [r7, #14]
}
 8012bfc:	4618      	mov	r0, r3
 8012bfe:	3710      	adds	r7, #16
 8012c00:	46bd      	mov	sp, r7
 8012c02:	bd80      	pop	{r7, pc}

08012c04 <ZbStartupConfigGetProDefaults>:
    Post_ZigbeeCmdProcessing();
}

void
ZbStartupConfigGetProDefaults(struct ZbStartupT *configPtr)
{
 8012c04:	b580      	push	{r7, lr}
 8012c06:	b084      	sub	sp, #16
 8012c08:	af00      	add	r7, sp, #0
 8012c0a:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8012c0c:	f003 fa3a 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012c10:	f003 f9ca 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012c14:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_STARTUP_GET_CFG;
 8012c16:	68fb      	ldr	r3, [r7, #12]
 8012c18:	2200      	movs	r2, #0
 8012c1a:	f042 021b 	orr.w	r2, r2, #27
 8012c1e:	701a      	strb	r2, [r3, #0]
 8012c20:	2200      	movs	r2, #0
 8012c22:	705a      	strb	r2, [r3, #1]
 8012c24:	2200      	movs	r2, #0
 8012c26:	709a      	strb	r2, [r3, #2]
 8012c28:	2200      	movs	r2, #0
 8012c2a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	2200      	movs	r2, #0
 8012c30:	f042 0201 	orr.w	r2, r2, #1
 8012c34:	711a      	strb	r2, [r3, #4]
 8012c36:	2200      	movs	r2, #0
 8012c38:	715a      	strb	r2, [r3, #5]
 8012c3a:	2200      	movs	r2, #0
 8012c3c:	719a      	strb	r2, [r3, #6]
 8012c3e:	2200      	movs	r2, #0
 8012c40:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)configPtr;
 8012c42:	687a      	ldr	r2, [r7, #4]
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8012c48:	f003 f9de 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8012c4c:	f7ff fe76 	bl	801293c <Post_ZigbeeCmdProcessing>
}
 8012c50:	bf00      	nop
 8012c52:	3710      	adds	r7, #16
 8012c54:	46bd      	mov	sp, r7
 8012c56:	bd80      	pop	{r7, pc}

08012c58 <ZbStartup>:
}

enum ZbStatusCodeT
ZbStartup(struct ZigBeeT *zb, struct ZbStartupT *configPtr,
    void (*callback)(enum ZbStatusCodeT status, void *cb_arg), void *arg)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b088      	sub	sp, #32
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	60f8      	str	r0, [r7, #12]
 8012c60:	60b9      	str	r1, [r7, #8]
 8012c62:	607a      	str	r2, [r7, #4]
 8012c64:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_ipc_m4_cb_info_t *info;
    enum ZbStatusCodeT status;

    info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 8012c66:	6839      	ldr	r1, [r7, #0]
 8012c68:	6878      	ldr	r0, [r7, #4]
 8012c6a:	f7ff fe8d 	bl	8012988 <zb_ipc_m4_cb_info_alloc>
 8012c6e:	61f8      	str	r0, [r7, #28]
    if (info == NULL) {
 8012c70:	69fb      	ldr	r3, [r7, #28]
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d101      	bne.n	8012c7a <ZbStartup+0x22>
        return ZB_STATUS_ALLOC_FAIL;
 8012c76:	2370      	movs	r3, #112	@ 0x70
 8012c78:	e036      	b.n	8012ce8 <ZbStartup+0x90>
    }

    /* Save the touchlink callbacks */
    /* I.e. MSG_M0TOM4_ZCL_TL_EP_INFO_CB */
    memcpy(&zigbee_m4_tl_callbacks, &configPtr->touchlink.callbacks, sizeof(struct ZbTouchlinkCallbacks));
 8012c7a:	68bb      	ldr	r3, [r7, #8]
 8012c7c:	f503 73e6 	add.w	r3, r3, #460	@ 0x1cc
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	461a      	mov	r2, r3
 8012c84:	4b1a      	ldr	r3, [pc, #104]	@ (8012cf0 <ZbStartup+0x98>)
 8012c86:	601a      	str	r2, [r3, #0]

    Pre_ZigbeeCmdProcessing();
 8012c88:	f003 f9fc 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012c8c:	f003 f98c 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012c90:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_STARTUP_REQ;
 8012c92:	69bb      	ldr	r3, [r7, #24]
 8012c94:	2200      	movs	r2, #0
 8012c96:	f042 021c 	orr.w	r2, r2, #28
 8012c9a:	701a      	strb	r2, [r3, #0]
 8012c9c:	2200      	movs	r2, #0
 8012c9e:	705a      	strb	r2, [r3, #1]
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	709a      	strb	r2, [r3, #2]
 8012ca4:	2200      	movs	r2, #0
 8012ca6:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012ca8:	69bb      	ldr	r3, [r7, #24]
 8012caa:	2200      	movs	r2, #0
 8012cac:	f042 0202 	orr.w	r2, r2, #2
 8012cb0:	711a      	strb	r2, [r3, #4]
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	715a      	strb	r2, [r3, #5]
 8012cb6:	2200      	movs	r2, #0
 8012cb8:	719a      	strb	r2, [r3, #6]
 8012cba:	2200      	movs	r2, #0
 8012cbc:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)configPtr;
 8012cbe:	68ba      	ldr	r2, [r7, #8]
 8012cc0:	69bb      	ldr	r3, [r7, #24]
 8012cc2:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 8012cc4:	69fa      	ldr	r2, [r7, #28]
 8012cc6:	69bb      	ldr	r3, [r7, #24]
 8012cc8:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012cca:	f003 f99d 	bl	8016008 <ZIGBEE_CmdTransfer>
    status = (enum ZbStatusCodeT)zb_ipc_m4_get_retval();
 8012cce:	f7ff fe83 	bl	80129d8 <zb_ipc_m4_get_retval>
 8012cd2:	4603      	mov	r3, r0
 8012cd4:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 8012cd6:	f7ff fe31 	bl	801293c <Post_ZigbeeCmdProcessing>
    if (status != ZB_STATUS_SUCCESS) {
 8012cda:	7dfb      	ldrb	r3, [r7, #23]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d002      	beq.n	8012ce6 <ZbStartup+0x8e>
        zb_ipc_m4_cb_info_free(info);
 8012ce0:	69f8      	ldr	r0, [r7, #28]
 8012ce2:	f7ff fe6e 	bl	80129c2 <zb_ipc_m4_cb_info_free>
    }
    return status;
 8012ce6:	7dfb      	ldrb	r3, [r7, #23]
    /* If success, followed up in MSG_M0TOM4_STARTUP_CB handler */
}
 8012ce8:	4618      	mov	r0, r3
 8012cea:	3720      	adds	r7, #32
 8012cec:	46bd      	mov	sp, r7
 8012cee:	bd80      	pop	{r7, pc}
 8012cf0:	20000568 	.word	0x20000568

08012cf4 <ZbBdbGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbBdbGetIndex(struct ZigBeeT *zb, enum ZbBdbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b08c      	sub	sp, #48	@ 0x30
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	60f8      	str	r0, [r7, #12]
 8012cfc:	607a      	str	r2, [r7, #4]
 8012cfe:	603b      	str	r3, [r7, #0]
 8012d00:	460b      	mov	r3, r1
 8012d02:	817b      	strh	r3, [r7, #10]
    struct ZbBdbGetReqT bdbGetReq;
    struct ZbBdbGetConfT bdbGetConf;
    enum ZbStatusCodeT status;

    /* Do the BDB-GET.request */
    bdbGetReq.attrId = attrId;
 8012d04:	897b      	ldrh	r3, [r7, #10]
 8012d06:	833b      	strh	r3, [r7, #24]
    bdbGetReq.attr = attrPtr;
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	61fb      	str	r3, [r7, #28]
    bdbGetReq.attrLength = attrSz;
 8012d0c:	683b      	ldr	r3, [r7, #0]
 8012d0e:	623b      	str	r3, [r7, #32]
    bdbGetReq.attrIndex = attrIndex;
 8012d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d12:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 8012d14:	f003 f9b6 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012d18:	f003 f946 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012d1c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_BDB_GET_REQ;
 8012d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d20:	2200      	movs	r2, #0
 8012d22:	701a      	strb	r2, [r3, #0]
 8012d24:	2200      	movs	r2, #0
 8012d26:	f042 0202 	orr.w	r2, r2, #2
 8012d2a:	705a      	strb	r2, [r3, #1]
 8012d2c:	2200      	movs	r2, #0
 8012d2e:	709a      	strb	r2, [r3, #2]
 8012d30:	2200      	movs	r2, #0
 8012d32:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d36:	2200      	movs	r2, #0
 8012d38:	f042 0202 	orr.w	r2, r2, #2
 8012d3c:	711a      	strb	r2, [r3, #4]
 8012d3e:	2200      	movs	r2, #0
 8012d40:	715a      	strb	r2, [r3, #5]
 8012d42:	2200      	movs	r2, #0
 8012d44:	719a      	strb	r2, [r3, #6]
 8012d46:	2200      	movs	r2, #0
 8012d48:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&bdbGetReq;
 8012d4a:	f107 0218 	add.w	r2, r7, #24
 8012d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d50:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&bdbGetConf;
 8012d52:	f107 0214 	add.w	r2, r7, #20
 8012d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d58:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012d5a:	f003 f955 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8012d5e:	f7ff fded 	bl	801293c <Post_ZigbeeCmdProcessing>
    status = (enum ZbStatusCodeT)bdbGetConf.status;
 8012d62:	7d3b      	ldrb	r3, [r7, #20]
 8012d64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 8012d68:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8012d6c:	4618      	mov	r0, r3
 8012d6e:	3730      	adds	r7, #48	@ 0x30
 8012d70:	46bd      	mov	sp, r7
 8012d72:	bd80      	pop	{r7, pc}

08012d74 <ZbApsdeDataReqCallback>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbApsdeDataReqCallback(struct ZigBeeT *zb, struct ZbApsdeDataReqT *req,
    void (*callback)(struct ZbApsdeDataConfT *conf, void *arg), void *arg)
{
 8012d74:	b580      	push	{r7, lr}
 8012d76:	b088      	sub	sp, #32
 8012d78:	af00      	add	r7, sp, #0
 8012d7a:	60f8      	str	r0, [r7, #12]
 8012d7c:	60b9      	str	r1, [r7, #8]
 8012d7e:	607a      	str	r2, [r7, #4]
 8012d80:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZbStatusCodeT status;
    struct zb_ipc_m4_cb_info_t *info;

    info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 8012d82:	6839      	ldr	r1, [r7, #0]
 8012d84:	6878      	ldr	r0, [r7, #4]
 8012d86:	f7ff fdff 	bl	8012988 <zb_ipc_m4_cb_info_alloc>
 8012d8a:	61f8      	str	r0, [r7, #28]
    if (info == NULL) {
 8012d8c:	69fb      	ldr	r3, [r7, #28]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d101      	bne.n	8012d96 <ZbApsdeDataReqCallback+0x22>
        return ZB_STATUS_ALLOC_FAIL;
 8012d92:	2370      	movs	r3, #112	@ 0x70
 8012d94:	e031      	b.n	8012dfa <ZbApsdeDataReqCallback+0x86>
    }
    Pre_ZigbeeCmdProcessing();
 8012d96:	f003 f975 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012d9a:	f003 f905 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012d9e:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_APSDE_DATA_REQ;
 8012da0:	69bb      	ldr	r3, [r7, #24]
 8012da2:	2200      	movs	r2, #0
 8012da4:	f042 0204 	orr.w	r2, r2, #4
 8012da8:	701a      	strb	r2, [r3, #0]
 8012daa:	2200      	movs	r2, #0
 8012dac:	f042 0202 	orr.w	r2, r2, #2
 8012db0:	705a      	strb	r2, [r3, #1]
 8012db2:	2200      	movs	r2, #0
 8012db4:	709a      	strb	r2, [r3, #2]
 8012db6:	2200      	movs	r2, #0
 8012db8:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012dba:	69bb      	ldr	r3, [r7, #24]
 8012dbc:	2200      	movs	r2, #0
 8012dbe:	f042 0202 	orr.w	r2, r2, #2
 8012dc2:	711a      	strb	r2, [r3, #4]
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	715a      	strb	r2, [r3, #5]
 8012dc8:	2200      	movs	r2, #0
 8012dca:	719a      	strb	r2, [r3, #6]
 8012dcc:	2200      	movs	r2, #0
 8012dce:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)req;
 8012dd0:	68ba      	ldr	r2, [r7, #8]
 8012dd2:	69bb      	ldr	r3, [r7, #24]
 8012dd4:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 8012dd6:	69fa      	ldr	r2, [r7, #28]
 8012dd8:	69bb      	ldr	r3, [r7, #24]
 8012dda:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012ddc:	f003 f914 	bl	8016008 <ZIGBEE_CmdTransfer>
    /* Get the status code */
    status = (enum ZbStatusCodeT)zb_ipc_m4_get_retval();
 8012de0:	f7ff fdfa 	bl	80129d8 <zb_ipc_m4_get_retval>
 8012de4:	4603      	mov	r3, r0
 8012de6:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 8012de8:	f7ff fda8 	bl	801293c <Post_ZigbeeCmdProcessing>
    if (status != ZB_STATUS_SUCCESS) {
 8012dec:	7dfb      	ldrb	r3, [r7, #23]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d002      	beq.n	8012df8 <ZbApsdeDataReqCallback+0x84>
        zb_ipc_m4_cb_info_free(info);
 8012df2:	69f8      	ldr	r0, [r7, #28]
 8012df4:	f7ff fde5 	bl	80129c2 <zb_ipc_m4_cb_info_free>
    }
    return status;
 8012df8:	7dfb      	ldrb	r3, [r7, #23]
    /* If success, followed up in MSG_M0TOM4_APSDE_DATA_REQ_CB handler */
}
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	3720      	adds	r7, #32
 8012dfe:	46bd      	mov	sp, r7
 8012e00:	bd80      	pop	{r7, pc}

08012e02 <ZbApsEndpointProfile>:
    return rc;
}

uint16_t
ZbApsEndpointProfile(struct ZigBeeT *zb, uint8_t endpoint)
{
 8012e02:	b580      	push	{r7, lr}
 8012e04:	b084      	sub	sp, #16
 8012e06:	af00      	add	r7, sp, #0
 8012e08:	6078      	str	r0, [r7, #4]
 8012e0a:	460b      	mov	r3, r1
 8012e0c:	70fb      	strb	r3, [r7, #3]
    Zigbee_Cmd_Request_t *ipcc_req;
    uint16_t val_ret;

    Pre_ZigbeeCmdProcessing();
 8012e0e:	f003 f939 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012e12:	f003 f8c9 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012e16:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_APS_EP_GET_PROFILE;
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	2200      	movs	r2, #0
 8012e1c:	f042 020d 	orr.w	r2, r2, #13
 8012e20:	701a      	strb	r2, [r3, #0]
 8012e22:	2200      	movs	r2, #0
 8012e24:	f042 0202 	orr.w	r2, r2, #2
 8012e28:	705a      	strb	r2, [r3, #1]
 8012e2a:	2200      	movs	r2, #0
 8012e2c:	709a      	strb	r2, [r3, #2]
 8012e2e:	2200      	movs	r2, #0
 8012e30:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	2200      	movs	r2, #0
 8012e36:	f042 0201 	orr.w	r2, r2, #1
 8012e3a:	711a      	strb	r2, [r3, #4]
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	715a      	strb	r2, [r3, #5]
 8012e40:	2200      	movs	r2, #0
 8012e42:	719a      	strb	r2, [r3, #6]
 8012e44:	2200      	movs	r2, #0
 8012e46:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)endpoint;
 8012e48:	78fa      	ldrb	r2, [r7, #3]
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8012e4e:	f003 f8db 	bl	8016008 <ZIGBEE_CmdTransfer>
    val_ret = (uint16_t)zb_ipc_m4_get_retval();
 8012e52:	f7ff fdc1 	bl	80129d8 <zb_ipc_m4_get_retval>
 8012e56:	4603      	mov	r3, r0
 8012e58:	817b      	strh	r3, [r7, #10]
    Post_ZigbeeCmdProcessing();
 8012e5a:	f7ff fd6f 	bl	801293c <Post_ZigbeeCmdProcessing>
    return val_ret;
 8012e5e:	897b      	ldrh	r3, [r7, #10]
}
 8012e60:	4618      	mov	r0, r3
 8012e62:	3710      	adds	r7, #16
 8012e64:	46bd      	mov	sp, r7
 8012e66:	bd80      	pop	{r7, pc}

08012e68 <ZbApsAddrIsBcast>:

bool
ZbApsAddrIsBcast(const struct ZbApsAddrT *addr)
{
 8012e68:	b480      	push	{r7}
 8012e6a:	b083      	sub	sp, #12
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	6078      	str	r0, [r7, #4]
    /* Check the destination of the original request */
    if (addr->mode == ZB_APSDE_ADDRMODE_GROUP) {
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	781b      	ldrb	r3, [r3, #0]
 8012e74:	2b01      	cmp	r3, #1
 8012e76:	d101      	bne.n	8012e7c <ZbApsAddrIsBcast+0x14>
        return true;
 8012e78:	2301      	movs	r3, #1
 8012e7a:	e012      	b.n	8012ea2 <ZbApsAddrIsBcast+0x3a>
    }
    if ((addr->mode == ZB_APSDE_ADDRMODE_SHORT) && (ZbNwkAddrIsBcast(addr->nwkAddr))) {
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	781b      	ldrb	r3, [r3, #0]
 8012e80:	2b02      	cmp	r3, #2
 8012e82:	d10d      	bne.n	8012ea0 <ZbApsAddrIsBcast+0x38>
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	88db      	ldrh	r3, [r3, #6]
 8012e88:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8012e8c:	4293      	cmp	r3, r2
 8012e8e:	d907      	bls.n	8012ea0 <ZbApsAddrIsBcast+0x38>
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	88db      	ldrh	r3, [r3, #6]
 8012e94:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8012e98:	4293      	cmp	r3, r2
 8012e9a:	d001      	beq.n	8012ea0 <ZbApsAddrIsBcast+0x38>
        return true;
 8012e9c:	2301      	movs	r3, #1
 8012e9e:	e000      	b.n	8012ea2 <ZbApsAddrIsBcast+0x3a>
    }
    return false;
 8012ea0:	2300      	movs	r3, #0
}
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	370c      	adds	r7, #12
 8012ea6:	46bd      	mov	sp, r7
 8012ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eac:	4770      	bx	lr

08012eae <ZbApsAddrIsLocal>:

bool
ZbApsAddrIsLocal(struct ZigBeeT *zb, const struct ZbApsAddrT *addr)
{
 8012eae:	b5b0      	push	{r4, r5, r7, lr}
 8012eb0:	b082      	sub	sp, #8
 8012eb2:	af00      	add	r7, sp, #0
 8012eb4:	6078      	str	r0, [r7, #4]
 8012eb6:	6039      	str	r1, [r7, #0]
    if (addr->mode == ZB_APSDE_ADDRMODE_EXT) {
 8012eb8:	683b      	ldr	r3, [r7, #0]
 8012eba:	781b      	ldrb	r3, [r3, #0]
 8012ebc:	2b03      	cmp	r3, #3
 8012ebe:	d10d      	bne.n	8012edc <ZbApsAddrIsLocal+0x2e>
        if (addr->extAddr == ZbExtendedAddress(zb)) {
 8012ec0:	683b      	ldr	r3, [r7, #0]
 8012ec2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8012ec6:	6878      	ldr	r0, [r7, #4]
 8012ec8:	f7ff fe3e 	bl	8012b48 <ZbExtendedAddress>
 8012ecc:	4602      	mov	r2, r0
 8012ece:	460b      	mov	r3, r1
 8012ed0:	429d      	cmp	r5, r3
 8012ed2:	bf08      	it	eq
 8012ed4:	4294      	cmpeq	r4, r2
 8012ed6:	d101      	bne.n	8012edc <ZbApsAddrIsLocal+0x2e>
            return true;
 8012ed8:	2301      	movs	r3, #1
 8012eda:	e00e      	b.n	8012efa <ZbApsAddrIsLocal+0x4c>
        }
    }
    if (addr->mode == ZB_APSDE_ADDRMODE_SHORT) {
 8012edc:	683b      	ldr	r3, [r7, #0]
 8012ede:	781b      	ldrb	r3, [r3, #0]
 8012ee0:	2b02      	cmp	r3, #2
 8012ee2:	d109      	bne.n	8012ef8 <ZbApsAddrIsLocal+0x4a>
        if (addr->nwkAddr == ZbShortAddress(zb)) {
 8012ee4:	683b      	ldr	r3, [r7, #0]
 8012ee6:	88dc      	ldrh	r4, [r3, #6]
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f7ff fe79 	bl	8012be0 <ZbShortAddress>
 8012eee:	4603      	mov	r3, r0
 8012ef0:	429c      	cmp	r4, r3
 8012ef2:	d101      	bne.n	8012ef8 <ZbApsAddrIsLocal+0x4a>
            /* Note, if our address is ZB_NWK_ADDR_UNDEFINED, then this message could only
             * have been generated locally. */
            return true;
 8012ef4:	2301      	movs	r3, #1
 8012ef6:	e000      	b.n	8012efa <ZbApsAddrIsLocal+0x4c>
        }
    }
    return false;
 8012ef8:	2300      	movs	r3, #0
}
 8012efa:	4618      	mov	r0, r3
 8012efc:	3708      	adds	r7, #8
 8012efe:	46bd      	mov	sp, r7
 8012f00:	bdb0      	pop	{r4, r5, r7, pc}

08012f02 <ZbApsGetIndex>:
};

enum ZbStatusCodeT
ZbApsGetIndex(struct ZigBeeT *zb, enum ZbApsmeIbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 8012f02:	b580      	push	{r7, lr}
 8012f04:	b08a      	sub	sp, #40	@ 0x28
 8012f06:	af00      	add	r7, sp, #0
 8012f08:	60f8      	str	r0, [r7, #12]
 8012f0a:	607a      	str	r2, [r7, #4]
 8012f0c:	603b      	str	r3, [r7, #0]
 8012f0e:	460b      	mov	r3, r1
 8012f10:	817b      	strh	r3, [r7, #10]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct ZbApsmeGetReqT apsmeGetReq;
    struct ZbApsmeGetConfT apsmeGetConf;

    /* Do the APSME-GET.request */
    apsmeGetReq.attrId = attrId;
 8012f12:	897b      	ldrh	r3, [r7, #10]
 8012f14:	82bb      	strh	r3, [r7, #20]
    apsmeGetReq.attr = attrPtr;
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	61bb      	str	r3, [r7, #24]
    apsmeGetReq.attrLength = attrSz;
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	61fb      	str	r3, [r7, #28]
    apsmeGetReq.attrIndex = attrIndex;
 8012f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f20:	623b      	str	r3, [r7, #32]

    Pre_ZigbeeCmdProcessing();
 8012f22:	f003 f8af 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8012f26:	f003 f83f 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012f2a:	6278      	str	r0, [r7, #36]	@ 0x24
    ipcc_req->ID = MSG_M4TOM0_APS_GET_REQ;
 8012f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f2e:	2200      	movs	r2, #0
 8012f30:	f042 0210 	orr.w	r2, r2, #16
 8012f34:	701a      	strb	r2, [r3, #0]
 8012f36:	2200      	movs	r2, #0
 8012f38:	f042 0202 	orr.w	r2, r2, #2
 8012f3c:	705a      	strb	r2, [r3, #1]
 8012f3e:	2200      	movs	r2, #0
 8012f40:	709a      	strb	r2, [r3, #2]
 8012f42:	2200      	movs	r2, #0
 8012f44:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8012f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f48:	2200      	movs	r2, #0
 8012f4a:	f042 0202 	orr.w	r2, r2, #2
 8012f4e:	711a      	strb	r2, [r3, #4]
 8012f50:	2200      	movs	r2, #0
 8012f52:	715a      	strb	r2, [r3, #5]
 8012f54:	2200      	movs	r2, #0
 8012f56:	719a      	strb	r2, [r3, #6]
 8012f58:	2200      	movs	r2, #0
 8012f5a:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&apsmeGetReq;
 8012f5c:	f107 0214 	add.w	r2, r7, #20
 8012f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f62:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&apsmeGetConf;
 8012f64:	f107 0210 	add.w	r2, r7, #16
 8012f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f6a:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8012f6c:	f003 f84c 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8012f70:	f7ff fce4 	bl	801293c <Post_ZigbeeCmdProcessing>
    return apsmeGetConf.status;
 8012f74:	7c3b      	ldrb	r3, [r7, #16]
}
 8012f76:	4618      	mov	r0, r3
 8012f78:	3728      	adds	r7, #40	@ 0x28
 8012f7a:	46bd      	mov	sp, r7
 8012f7c:	bd80      	pop	{r7, pc}

08012f7e <ZbApsmeBindReq>:
    }
    ZbExitCritical(zb);
    return len;
}

IPC_REQ_CONF_FUNC(ZbApsmeBindReq, MSG_M4TOM0_APSME_BIND, struct ZbApsmeBindReqT, struct ZbApsmeBindConfT)
 8012f7e:	b580      	push	{r7, lr}
 8012f80:	b086      	sub	sp, #24
 8012f82:	af00      	add	r7, sp, #0
 8012f84:	60f8      	str	r0, [r7, #12]
 8012f86:	60b9      	str	r1, [r7, #8]
 8012f88:	607a      	str	r2, [r7, #4]
 8012f8a:	f003 f87b 	bl	8016084 <Pre_ZigbeeCmdProcessing>
 8012f8e:	f003 f80b 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8012f92:	6178      	str	r0, [r7, #20]
 8012f94:	697b      	ldr	r3, [r7, #20]
 8012f96:	2200      	movs	r2, #0
 8012f98:	f042 0215 	orr.w	r2, r2, #21
 8012f9c:	701a      	strb	r2, [r3, #0]
 8012f9e:	2200      	movs	r2, #0
 8012fa0:	f042 0202 	orr.w	r2, r2, #2
 8012fa4:	705a      	strb	r2, [r3, #1]
 8012fa6:	2200      	movs	r2, #0
 8012fa8:	709a      	strb	r2, [r3, #2]
 8012faa:	2200      	movs	r2, #0
 8012fac:	70da      	strb	r2, [r3, #3]
 8012fae:	697b      	ldr	r3, [r7, #20]
 8012fb0:	2200      	movs	r2, #0
 8012fb2:	f042 0202 	orr.w	r2, r2, #2
 8012fb6:	711a      	strb	r2, [r3, #4]
 8012fb8:	2200      	movs	r2, #0
 8012fba:	715a      	strb	r2, [r3, #5]
 8012fbc:	2200      	movs	r2, #0
 8012fbe:	719a      	strb	r2, [r3, #6]
 8012fc0:	2200      	movs	r2, #0
 8012fc2:	71da      	strb	r2, [r3, #7]
 8012fc4:	68ba      	ldr	r2, [r7, #8]
 8012fc6:	697b      	ldr	r3, [r7, #20]
 8012fc8:	609a      	str	r2, [r3, #8]
 8012fca:	687a      	ldr	r2, [r7, #4]
 8012fcc:	697b      	ldr	r3, [r7, #20]
 8012fce:	60da      	str	r2, [r3, #12]
 8012fd0:	f003 f81a 	bl	8016008 <ZIGBEE_CmdTransfer>
 8012fd4:	f7ff fcb2 	bl	801293c <Post_ZigbeeCmdProcessing>
 8012fd8:	3718      	adds	r7, #24
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	bd80      	pop	{r7, pc}

08012fde <ZbApsBindSrcExists>:
    Post_ZigbeeCmdProcessing();
}

bool
ZbApsBindSrcExists(struct ZigBeeT *zb, uint8_t endpoint, uint16_t clusterId)
{
 8012fde:	b580      	push	{r7, lr}
 8012fe0:	b092      	sub	sp, #72	@ 0x48
 8012fe2:	af02      	add	r7, sp, #8
 8012fe4:	6078      	str	r0, [r7, #4]
 8012fe6:	460b      	mov	r3, r1
 8012fe8:	70fb      	strb	r3, [r7, #3]
 8012fea:	4613      	mov	r3, r2
 8012fec:	803b      	strh	r3, [r7, #0]
    struct ZbApsmeBindT entry;
    enum ZbStatusCodeT status;
    unsigned int i;
    uint64_t local_ext = ZbExtendedAddress(zb);
 8012fee:	6878      	ldr	r0, [r7, #4]
 8012ff0:	f7ff fdaa 	bl	8012b48 <ZbExtendedAddress>
 8012ff4:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30

    ZbEnterCritical(zb);
    for (i = 0;; i++) {
 8012ff8:	2300      	movs	r3, #0
 8012ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 8012ffc:	f107 0208 	add.w	r2, r7, #8
 8013000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013002:	9300      	str	r3, [sp, #0]
 8013004:	2320      	movs	r3, #32
 8013006:	21c1      	movs	r1, #193	@ 0xc1
 8013008:	6878      	ldr	r0, [r7, #4]
 801300a:	f7ff ff7a 	bl	8012f02 <ZbApsGetIndex>
 801300e:	4603      	mov	r3, r0
 8013010:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (status != ZB_APS_STATUS_SUCCESS) {
 8013014:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013018:	2b00      	cmp	r3, #0
 801301a:	d120      	bne.n	801305e <ZbApsBindSrcExists+0x80>
            break;
        }
        if (entry.srcExtAddr == 0ULL) {
 801301c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8013020:	4313      	orrs	r3, r2
 8013022:	d011      	beq.n	8013048 <ZbApsBindSrcExists+0x6a>
            continue;
        }
        if (entry.srcExtAddr != local_ext) {
 8013024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8013028:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 801302c:	4299      	cmp	r1, r3
 801302e:	bf08      	it	eq
 8013030:	4290      	cmpeq	r0, r2
 8013032:	d10b      	bne.n	801304c <ZbApsBindSrcExists+0x6e>
            continue;
        }
        if (entry.srcEndpt != endpoint) {
 8013034:	7c3b      	ldrb	r3, [r7, #16]
 8013036:	78fa      	ldrb	r2, [r7, #3]
 8013038:	429a      	cmp	r2, r3
 801303a:	d109      	bne.n	8013050 <ZbApsBindSrcExists+0x72>
            continue;
        }
        if (entry.clusterId != clusterId) {
 801303c:	8a7b      	ldrh	r3, [r7, #18]
 801303e:	883a      	ldrh	r2, [r7, #0]
 8013040:	429a      	cmp	r2, r3
 8013042:	d107      	bne.n	8013054 <ZbApsBindSrcExists+0x76>
            continue;
        }
        ZbExitCritical(zb);
        return true;
 8013044:	2301      	movs	r3, #1
 8013046:	e00c      	b.n	8013062 <ZbApsBindSrcExists+0x84>
            continue;
 8013048:	bf00      	nop
 801304a:	e004      	b.n	8013056 <ZbApsBindSrcExists+0x78>
            continue;
 801304c:	bf00      	nop
 801304e:	e002      	b.n	8013056 <ZbApsBindSrcExists+0x78>
            continue;
 8013050:	bf00      	nop
 8013052:	e000      	b.n	8013056 <ZbApsBindSrcExists+0x78>
            continue;
 8013054:	bf00      	nop
    for (i = 0;; i++) {
 8013056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013058:	3301      	adds	r3, #1
 801305a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 801305c:	e7ce      	b.n	8012ffc <ZbApsBindSrcExists+0x1e>
            break;
 801305e:	bf00      	nop
    }
    ZbExitCritical(zb);
    return false;
 8013060:	2300      	movs	r3, #0
}
 8013062:	4618      	mov	r0, r3
 8013064:	3740      	adds	r7, #64	@ 0x40
 8013066:	46bd      	mov	sp, r7
 8013068:	bd80      	pop	{r7, pc}
	...

0801306c <ZbMsgFilterRegister>:
static struct zb_msg_filter_cb_info_t zb_msg_filter_cb_list[ZB_IPC_MSG_FILTER_CB_LIST_MAX];

struct ZbMsgFilterT *
ZbMsgFilterRegister(struct ZigBeeT *zb, uint32_t mask, uint8_t prio,
    enum zb_msg_filter_rc (*callback)(struct ZigBeeT *zb, uint32_t id, void *msg, void *cbarg), void *arg)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	b088      	sub	sp, #32
 8013070:	af00      	add	r7, sp, #0
 8013072:	60f8      	str	r0, [r7, #12]
 8013074:	60b9      	str	r1, [r7, #8]
 8013076:	603b      	str	r3, [r7, #0]
 8013078:	4613      	mov	r3, r2
 801307a:	71fb      	strb	r3, [r7, #7]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct ZbMsgFilterT *filter;
    struct zb_msg_filter_cb_info_t *cb_info;
    unsigned int i;

    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 801307c:	2300      	movs	r3, #0
 801307e:	61bb      	str	r3, [r7, #24]
 8013080:	e00e      	b.n	80130a0 <ZbMsgFilterRegister+0x34>
        cb_info = &zb_msg_filter_cb_list[i];
 8013082:	69ba      	ldr	r2, [r7, #24]
 8013084:	4613      	mov	r3, r2
 8013086:	005b      	lsls	r3, r3, #1
 8013088:	4413      	add	r3, r2
 801308a:	009b      	lsls	r3, r3, #2
 801308c:	4a28      	ldr	r2, [pc, #160]	@ (8013130 <ZbMsgFilterRegister+0xc4>)
 801308e:	4413      	add	r3, r2
 8013090:	61fb      	str	r3, [r7, #28]
        if (cb_info->filter == NULL) {
 8013092:	69fb      	ldr	r3, [r7, #28]
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	2b00      	cmp	r3, #0
 8013098:	d006      	beq.n	80130a8 <ZbMsgFilterRegister+0x3c>
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 801309a:	69bb      	ldr	r3, [r7, #24]
 801309c:	3301      	adds	r3, #1
 801309e:	61bb      	str	r3, [r7, #24]
 80130a0:	69bb      	ldr	r3, [r7, #24]
 80130a2:	2b1f      	cmp	r3, #31
 80130a4:	d9ed      	bls.n	8013082 <ZbMsgFilterRegister+0x16>
 80130a6:	e000      	b.n	80130aa <ZbMsgFilterRegister+0x3e>
            break;
 80130a8:	bf00      	nop
        }
    }
    if (i == ZB_IPC_MSG_FILTER_CB_LIST_MAX) {
 80130aa:	69bb      	ldr	r3, [r7, #24]
 80130ac:	2b20      	cmp	r3, #32
 80130ae:	d101      	bne.n	80130b4 <ZbMsgFilterRegister+0x48>
        return NULL;
 80130b0:	2300      	movs	r3, #0
 80130b2:	e038      	b.n	8013126 <ZbMsgFilterRegister+0xba>
    }

    Pre_ZigbeeCmdProcessing();
 80130b4:	f002 ffe6 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80130b8:	f002 ff76 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80130bc:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_FILTER_ADD;
 80130be:	697b      	ldr	r3, [r7, #20]
 80130c0:	2200      	movs	r2, #0
 80130c2:	f042 0210 	orr.w	r2, r2, #16
 80130c6:	701a      	strb	r2, [r3, #0]
 80130c8:	2200      	movs	r2, #0
 80130ca:	705a      	strb	r2, [r3, #1]
 80130cc:	2200      	movs	r2, #0
 80130ce:	709a      	strb	r2, [r3, #2]
 80130d0:	2200      	movs	r2, #0
 80130d2:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 3;
 80130d4:	697b      	ldr	r3, [r7, #20]
 80130d6:	2200      	movs	r2, #0
 80130d8:	f042 0203 	orr.w	r2, r2, #3
 80130dc:	711a      	strb	r2, [r3, #4]
 80130de:	2200      	movs	r2, #0
 80130e0:	715a      	strb	r2, [r3, #5]
 80130e2:	2200      	movs	r2, #0
 80130e4:	719a      	strb	r2, [r3, #6]
 80130e6:	2200      	movs	r2, #0
 80130e8:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)mask;
 80130ea:	697b      	ldr	r3, [r7, #20]
 80130ec:	68ba      	ldr	r2, [r7, #8]
 80130ee:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)prio;
 80130f0:	79fa      	ldrb	r2, [r7, #7]
 80130f2:	697b      	ldr	r3, [r7, #20]
 80130f4:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)cb_info;
 80130f6:	69fa      	ldr	r2, [r7, #28]
 80130f8:	697b      	ldr	r3, [r7, #20]
 80130fa:	611a      	str	r2, [r3, #16]
    ZIGBEE_CmdTransfer();
 80130fc:	f002 ff84 	bl	8016008 <ZIGBEE_CmdTransfer>
    filter = (struct ZbMsgFilterT *)zb_ipc_m4_get_retval();
 8013100:	f7ff fc6a 	bl	80129d8 <zb_ipc_m4_get_retval>
 8013104:	4603      	mov	r3, r0
 8013106:	613b      	str	r3, [r7, #16]
    Post_ZigbeeCmdProcessing();
 8013108:	f7ff fc18 	bl	801293c <Post_ZigbeeCmdProcessing>
    if (filter != NULL) {
 801310c:	693b      	ldr	r3, [r7, #16]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d008      	beq.n	8013124 <ZbMsgFilterRegister+0xb8>
        cb_info->filter = filter;
 8013112:	69fb      	ldr	r3, [r7, #28]
 8013114:	693a      	ldr	r2, [r7, #16]
 8013116:	601a      	str	r2, [r3, #0]
        cb_info->callback = callback;
 8013118:	69fb      	ldr	r3, [r7, #28]
 801311a:	683a      	ldr	r2, [r7, #0]
 801311c:	605a      	str	r2, [r3, #4]
        cb_info->arg = arg;
 801311e:	69fb      	ldr	r3, [r7, #28]
 8013120:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013122:	609a      	str	r2, [r3, #8]
    }
    return filter;
 8013124:	693b      	ldr	r3, [r7, #16]
    /* Followed up by MSG_M0TOM4_FILTER_MSG_CB */
}
 8013126:	4618      	mov	r0, r3
 8013128:	3720      	adds	r7, #32
 801312a:	46bd      	mov	sp, r7
 801312c:	bd80      	pop	{r7, pc}
 801312e:	bf00      	nop
 8013130:	20000590 	.word	0x20000590

08013134 <ZbMsgFilterRemove>:

void
ZbMsgFilterRemove(struct ZigBeeT *zb, struct ZbMsgFilterT *filter)
{
 8013134:	b580      	push	{r7, lr}
 8013136:	b086      	sub	sp, #24
 8013138:	af00      	add	r7, sp, #0
 801313a:	6078      	str	r0, [r7, #4]
 801313c:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_msg_filter_cb_info_t *cb_info;
    unsigned int i;

    if (filter == NULL) {
 801313e:	683b      	ldr	r3, [r7, #0]
 8013140:	2b00      	cmp	r3, #0
 8013142:	d046      	beq.n	80131d2 <ZbMsgFilterRemove+0x9e>
        return;
    }
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 8013144:	2300      	movs	r3, #0
 8013146:	613b      	str	r3, [r7, #16]
 8013148:	e00f      	b.n	801316a <ZbMsgFilterRemove+0x36>
        cb_info = &zb_msg_filter_cb_list[i];
 801314a:	693a      	ldr	r2, [r7, #16]
 801314c:	4613      	mov	r3, r2
 801314e:	005b      	lsls	r3, r3, #1
 8013150:	4413      	add	r3, r2
 8013152:	009b      	lsls	r3, r3, #2
 8013154:	4a22      	ldr	r2, [pc, #136]	@ (80131e0 <ZbMsgFilterRemove+0xac>)
 8013156:	4413      	add	r3, r2
 8013158:	617b      	str	r3, [r7, #20]
        if (cb_info->filter == filter) {
 801315a:	697b      	ldr	r3, [r7, #20]
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	683a      	ldr	r2, [r7, #0]
 8013160:	429a      	cmp	r2, r3
 8013162:	d006      	beq.n	8013172 <ZbMsgFilterRemove+0x3e>
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 8013164:	693b      	ldr	r3, [r7, #16]
 8013166:	3301      	adds	r3, #1
 8013168:	613b      	str	r3, [r7, #16]
 801316a:	693b      	ldr	r3, [r7, #16]
 801316c:	2b1f      	cmp	r3, #31
 801316e:	d9ec      	bls.n	801314a <ZbMsgFilterRemove+0x16>
 8013170:	e000      	b.n	8013174 <ZbMsgFilterRemove+0x40>
            break;
 8013172:	bf00      	nop
        }
    }
    if (i == ZB_IPC_MSG_FILTER_CB_LIST_MAX) {
 8013174:	693b      	ldr	r3, [r7, #16]
 8013176:	2b20      	cmp	r3, #32
 8013178:	d02d      	beq.n	80131d6 <ZbMsgFilterRemove+0xa2>
        return;
    }

    Pre_ZigbeeCmdProcessing();
 801317a:	f002 ff83 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801317e:	f002 ff13 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013182:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_FILTER_DEL;
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	2200      	movs	r2, #0
 8013188:	f042 0211 	orr.w	r2, r2, #17
 801318c:	701a      	strb	r2, [r3, #0]
 801318e:	2200      	movs	r2, #0
 8013190:	705a      	strb	r2, [r3, #1]
 8013192:	2200      	movs	r2, #0
 8013194:	709a      	strb	r2, [r3, #2]
 8013196:	2200      	movs	r2, #0
 8013198:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	2200      	movs	r2, #0
 801319e:	f042 0201 	orr.w	r2, r2, #1
 80131a2:	711a      	strb	r2, [r3, #4]
 80131a4:	2200      	movs	r2, #0
 80131a6:	715a      	strb	r2, [r3, #5]
 80131a8:	2200      	movs	r2, #0
 80131aa:	719a      	strb	r2, [r3, #6]
 80131ac:	2200      	movs	r2, #0
 80131ae:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)filter;
 80131b0:	683a      	ldr	r2, [r7, #0]
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80131b6:	f002 ff27 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80131ba:	f7ff fbbf 	bl	801293c <Post_ZigbeeCmdProcessing>
    cb_info->filter = NULL;
 80131be:	697b      	ldr	r3, [r7, #20]
 80131c0:	2200      	movs	r2, #0
 80131c2:	701a      	strb	r2, [r3, #0]
 80131c4:	2200      	movs	r2, #0
 80131c6:	705a      	strb	r2, [r3, #1]
 80131c8:	2200      	movs	r2, #0
 80131ca:	709a      	strb	r2, [r3, #2]
 80131cc:	2200      	movs	r2, #0
 80131ce:	70da      	strb	r2, [r3, #3]
 80131d0:	e002      	b.n	80131d8 <ZbMsgFilterRemove+0xa4>
        return;
 80131d2:	bf00      	nop
 80131d4:	e000      	b.n	80131d8 <ZbMsgFilterRemove+0xa4>
        return;
 80131d6:	bf00      	nop
}
 80131d8:	3718      	adds	r7, #24
 80131da:	46bd      	mov	sp, r7
 80131dc:	bd80      	pop	{r7, pc}
 80131de:	bf00      	nop
 80131e0:	20000590 	.word	0x20000590

080131e4 <ZbTimerAlloc>:
    void *m0_timer; /* Handle */
};

struct ZbTimerT *
ZbTimerAlloc(struct ZigBeeT *zb, void (*callback)(struct ZigBeeT *zb, void *cn_arg), void *arg)
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b086      	sub	sp, #24
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	60f8      	str	r0, [r7, #12]
 80131ec:	60b9      	str	r1, [r7, #8]
 80131ee:	607a      	str	r2, [r7, #4]
    struct ZbTimerT *timer;

    timer = ZbHeapAlloc(NULL, sizeof(struct ZbTimerT));
 80131f0:	2300      	movs	r3, #0
 80131f2:	4a24      	ldr	r2, [pc, #144]	@ (8013284 <ZbTimerAlloc+0xa0>)
 80131f4:	210c      	movs	r1, #12
 80131f6:	2000      	movs	r0, #0
 80131f8:	f000 fbe4 	bl	80139c4 <zb_heap_alloc>
 80131fc:	6178      	str	r0, [r7, #20]
    if (timer != NULL) {
 80131fe:	697b      	ldr	r3, [r7, #20]
 8013200:	2b00      	cmp	r3, #0
 8013202:	d039      	beq.n	8013278 <ZbTimerAlloc+0x94>
        Zigbee_Cmd_Request_t *ipcc_req;

        /* Configure the callback struct */
        timer->callback = callback;
 8013204:	697b      	ldr	r3, [r7, #20]
 8013206:	68ba      	ldr	r2, [r7, #8]
 8013208:	601a      	str	r2, [r3, #0]
        timer->arg = arg;
 801320a:	697b      	ldr	r3, [r7, #20]
 801320c:	687a      	ldr	r2, [r7, #4]
 801320e:	605a      	str	r2, [r3, #4]

        /* Pass this to the M0 (stack) */
        Pre_ZigbeeCmdProcessing();
 8013210:	f002 ff38 	bl	8016084 <Pre_ZigbeeCmdProcessing>
        ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013214:	f002 fec8 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013218:	6138      	str	r0, [r7, #16]
        ipcc_req->ID = MSG_M4TOM0_TIMER_ALLOC;
 801321a:	693b      	ldr	r3, [r7, #16]
 801321c:	2200      	movs	r2, #0
 801321e:	f042 0214 	orr.w	r2, r2, #20
 8013222:	701a      	strb	r2, [r3, #0]
 8013224:	2200      	movs	r2, #0
 8013226:	705a      	strb	r2, [r3, #1]
 8013228:	2200      	movs	r2, #0
 801322a:	709a      	strb	r2, [r3, #2]
 801322c:	2200      	movs	r2, #0
 801322e:	70da      	strb	r2, [r3, #3]
        ipcc_req->Size = 1;
 8013230:	693b      	ldr	r3, [r7, #16]
 8013232:	2200      	movs	r2, #0
 8013234:	f042 0201 	orr.w	r2, r2, #1
 8013238:	711a      	strb	r2, [r3, #4]
 801323a:	2200      	movs	r2, #0
 801323c:	715a      	strb	r2, [r3, #5]
 801323e:	2200      	movs	r2, #0
 8013240:	719a      	strb	r2, [r3, #6]
 8013242:	2200      	movs	r2, #0
 8013244:	71da      	strb	r2, [r3, #7]
        ipcc_req->Data[0] = (uint32_t)timer;
 8013246:	697a      	ldr	r2, [r7, #20]
 8013248:	693b      	ldr	r3, [r7, #16]
 801324a:	609a      	str	r2, [r3, #8]
        ZIGBEE_CmdTransfer();
 801324c:	f002 fedc 	bl	8016008 <ZIGBEE_CmdTransfer>
        timer->m0_timer = (void *)zb_ipc_m4_get_retval();
 8013250:	f7ff fbc2 	bl	80129d8 <zb_ipc_m4_get_retval>
 8013254:	4603      	mov	r3, r0
 8013256:	461a      	mov	r2, r3
 8013258:	697b      	ldr	r3, [r7, #20]
 801325a:	609a      	str	r2, [r3, #8]
        Post_ZigbeeCmdProcessing();
 801325c:	f7ff fb6e 	bl	801293c <Post_ZigbeeCmdProcessing>
        if (timer->m0_timer == NULL) {
 8013260:	697b      	ldr	r3, [r7, #20]
 8013262:	689b      	ldr	r3, [r3, #8]
 8013264:	2b00      	cmp	r3, #0
 8013266:	d107      	bne.n	8013278 <ZbTimerAlloc+0x94>
            ZbHeapFree(NULL, timer);
 8013268:	2300      	movs	r3, #0
 801326a:	4a06      	ldr	r2, [pc, #24]	@ (8013284 <ZbTimerAlloc+0xa0>)
 801326c:	6979      	ldr	r1, [r7, #20]
 801326e:	2000      	movs	r0, #0
 8013270:	f000 fbb7 	bl	80139e2 <zb_heap_free>
            timer = NULL;
 8013274:	2300      	movs	r3, #0
 8013276:	617b      	str	r3, [r7, #20]
        }
    }
    return timer;
 8013278:	697b      	ldr	r3, [r7, #20]
}
 801327a:	4618      	mov	r0, r3
 801327c:	3718      	adds	r7, #24
 801327e:	46bd      	mov	sp, r7
 8013280:	bd80      	pop	{r7, pc}
 8013282:	bf00      	nop
 8013284:	080192ac 	.word	0x080192ac

08013288 <ZbTimerFree>:
    timer->arg = arg;
}

void
ZbTimerFree(struct ZbTimerT *timer)
{
 8013288:	b580      	push	{r7, lr}
 801328a:	b084      	sub	sp, #16
 801328c:	af00      	add	r7, sp, #0
 801328e:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    /* Stop and free the timer on the M0 */
    Pre_ZigbeeCmdProcessing();
 8013290:	f002 fef8 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013294:	f002 fe88 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013298:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_FREE;
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	2200      	movs	r2, #0
 801329e:	f042 0215 	orr.w	r2, r2, #21
 80132a2:	701a      	strb	r2, [r3, #0]
 80132a4:	2200      	movs	r2, #0
 80132a6:	705a      	strb	r2, [r3, #1]
 80132a8:	2200      	movs	r2, #0
 80132aa:	709a      	strb	r2, [r3, #2]
 80132ac:	2200      	movs	r2, #0
 80132ae:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	2200      	movs	r2, #0
 80132b4:	f042 0201 	orr.w	r2, r2, #1
 80132b8:	711a      	strb	r2, [r3, #4]
 80132ba:	2200      	movs	r2, #0
 80132bc:	715a      	strb	r2, [r3, #5]
 80132be:	2200      	movs	r2, #0
 80132c0:	719a      	strb	r2, [r3, #6]
 80132c2:	2200      	movs	r2, #0
 80132c4:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	689b      	ldr	r3, [r3, #8]
 80132ca:	461a      	mov	r2, r3
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80132d0:	f002 fe9a 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80132d4:	f7ff fb32 	bl	801293c <Post_ZigbeeCmdProcessing>

    /* Free the timer struct on the M4 */
    ZbHeapFree(NULL, timer);
 80132d8:	2300      	movs	r3, #0
 80132da:	4a04      	ldr	r2, [pc, #16]	@ (80132ec <ZbTimerFree+0x64>)
 80132dc:	6879      	ldr	r1, [r7, #4]
 80132de:	2000      	movs	r0, #0
 80132e0:	f000 fb7f 	bl	80139e2 <zb_heap_free>
}
 80132e4:	bf00      	nop
 80132e6:	3710      	adds	r7, #16
 80132e8:	46bd      	mov	sp, r7
 80132ea:	bd80      	pop	{r7, pc}
 80132ec:	080192ac 	.word	0x080192ac

080132f0 <ZbTimerReset>:
    Post_ZigbeeCmdProcessing();
}

void
ZbTimerReset(struct ZbTimerT *timer, unsigned int timeout)
{
 80132f0:	b580      	push	{r7, lr}
 80132f2:	b084      	sub	sp, #16
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	6078      	str	r0, [r7, #4]
 80132f8:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 80132fa:	f002 fec3 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80132fe:	f002 fe53 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013302:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_RESET;
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	2200      	movs	r2, #0
 8013308:	f042 0217 	orr.w	r2, r2, #23
 801330c:	701a      	strb	r2, [r3, #0]
 801330e:	2200      	movs	r2, #0
 8013310:	705a      	strb	r2, [r3, #1]
 8013312:	2200      	movs	r2, #0
 8013314:	709a      	strb	r2, [r3, #2]
 8013316:	2200      	movs	r2, #0
 8013318:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 801331a:	68fb      	ldr	r3, [r7, #12]
 801331c:	2200      	movs	r2, #0
 801331e:	f042 0202 	orr.w	r2, r2, #2
 8013322:	711a      	strb	r2, [r3, #4]
 8013324:	2200      	movs	r2, #0
 8013326:	715a      	strb	r2, [r3, #5]
 8013328:	2200      	movs	r2, #0
 801332a:	719a      	strb	r2, [r3, #6]
 801332c:	2200      	movs	r2, #0
 801332e:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	689b      	ldr	r3, [r3, #8]
 8013334:	461a      	mov	r2, r3
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)timeout;
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	683a      	ldr	r2, [r7, #0]
 801333e:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8013340:	f002 fe62 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013344:	f7ff fafa 	bl	801293c <Post_ZigbeeCmdProcessing>
}
 8013348:	bf00      	nop
 801334a:	3710      	adds	r7, #16
 801334c:	46bd      	mov	sp, r7
 801334e:	bd80      	pop	{r7, pc}

08013350 <ZbTimeoutRemaining>:

unsigned int
ZbTimeoutRemaining(ZbUptimeT now, ZbUptimeT expire_time)
{
 8013350:	b480      	push	{r7}
 8013352:	b085      	sub	sp, #20
 8013354:	af00      	add	r7, sp, #0
 8013356:	6078      	str	r0, [r7, #4]
 8013358:	6039      	str	r1, [r7, #0]
    ZbUptimeT u_delta;

    /* Check for 'timeout' rollover condition */
    if ((now >= TIMER_ROLL_OVER_HIGH) && (expire_time <= TIMER_ROLL_OVER_LOW)) {
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	4a13      	ldr	r2, [pc, #76]	@ (80133ac <ZbTimeoutRemaining+0x5c>)
 801335e:	4293      	cmp	r3, r2
 8013360:	d909      	bls.n	8013376 <ZbTimeoutRemaining+0x26>
 8013362:	683b      	ldr	r3, [r7, #0]
 8013364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013368:	d805      	bhi.n	8013376 <ZbTimeoutRemaining+0x26>
        /* Timeout has rolled over, we haven't expired.
         * Compute timeout remaining */
        u_delta = (ZB_UPTIME_MAX - now) + expire_time + 1U;
 801336a:	683a      	ldr	r2, [r7, #0]
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	1ad3      	subs	r3, r2, r3
 8013370:	60fb      	str	r3, [r7, #12]

        return (unsigned int)u_delta;
 8013372:	68fb      	ldr	r3, [r7, #12]
 8013374:	e014      	b.n	80133a0 <ZbTimeoutRemaining+0x50>
    }

    /* Check for 'now' rollover condition */
    if ((expire_time >= TIMER_ROLL_OVER_HIGH) && (now <= TIMER_ROLL_OVER_LOW)) {
 8013376:	683b      	ldr	r3, [r7, #0]
 8013378:	4a0c      	ldr	r2, [pc, #48]	@ (80133ac <ZbTimeoutRemaining+0x5c>)
 801337a:	4293      	cmp	r3, r2
 801337c:	d905      	bls.n	801338a <ZbTimeoutRemaining+0x3a>
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013384:	d801      	bhi.n	801338a <ZbTimeoutRemaining+0x3a>
        /* 'now' has rolled over, so now is > timeout, meaning we expired. */
        return 0;
 8013386:	2300      	movs	r3, #0
 8013388:	e00a      	b.n	80133a0 <ZbTimeoutRemaining+0x50>
    }

    /* No rollover, check if timer has expired */
    if (now >= expire_time) {
 801338a:	687a      	ldr	r2, [r7, #4]
 801338c:	683b      	ldr	r3, [r7, #0]
 801338e:	429a      	cmp	r2, r3
 8013390:	d301      	bcc.n	8013396 <ZbTimeoutRemaining+0x46>
        /* Timer has expired */
        return 0;
 8013392:	2300      	movs	r3, #0
 8013394:	e004      	b.n	80133a0 <ZbTimeoutRemaining+0x50>
    }

    /* Compute time remaining */
    u_delta = expire_time - now;
 8013396:	683a      	ldr	r2, [r7, #0]
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	1ad3      	subs	r3, r2, r3
 801339c:	60fb      	str	r3, [r7, #12]

    return (unsigned int)u_delta;
 801339e:	68fb      	ldr	r3, [r7, #12]
}
 80133a0:	4618      	mov	r0, r3
 80133a2:	3714      	adds	r7, #20
 80133a4:	46bd      	mov	sp, r7
 80133a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133aa:	4770      	bx	lr
 80133ac:	bffffffd 	.word	0xbffffffd

080133b0 <ZbNwkGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbNwkGetIndex(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b08c      	sub	sp, #48	@ 0x30
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	60f8      	str	r0, [r7, #12]
 80133b8:	607a      	str	r2, [r7, #4]
 80133ba:	603b      	str	r3, [r7, #0]
 80133bc:	460b      	mov	r3, r1
 80133be:	817b      	strh	r3, [r7, #10]
    struct ZbNlmeGetReqT nlmeGetReq;
    struct ZbNlmeGetConfT nlmeGetConf;
    enum ZbStatusCodeT status;

    /* Form the NLME-GET.request */
    nlmeGetReq.attrId = attrId;
 80133c0:	897b      	ldrh	r3, [r7, #10]
 80133c2:	833b      	strh	r3, [r7, #24]
    nlmeGetReq.attr = attrPtr;
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	61fb      	str	r3, [r7, #28]
    nlmeGetReq.attrLength = attrSz;
 80133c8:	683b      	ldr	r3, [r7, #0]
 80133ca:	623b      	str	r3, [r7, #32]
    nlmeGetReq.attrIndex = attrIndex;
 80133cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133ce:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 80133d0:	f002 fe58 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80133d4:	f002 fde8 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80133d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_NWK_GET_INDEX;
 80133da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133dc:	2200      	movs	r2, #0
 80133de:	701a      	strb	r2, [r3, #0]
 80133e0:	2200      	movs	r2, #0
 80133e2:	f042 0203 	orr.w	r2, r2, #3
 80133e6:	705a      	strb	r2, [r3, #1]
 80133e8:	2200      	movs	r2, #0
 80133ea:	709a      	strb	r2, [r3, #2]
 80133ec:	2200      	movs	r2, #0
 80133ee:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 80133f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133f2:	2200      	movs	r2, #0
 80133f4:	f042 0202 	orr.w	r2, r2, #2
 80133f8:	711a      	strb	r2, [r3, #4]
 80133fa:	2200      	movs	r2, #0
 80133fc:	715a      	strb	r2, [r3, #5]
 80133fe:	2200      	movs	r2, #0
 8013400:	719a      	strb	r2, [r3, #6]
 8013402:	2200      	movs	r2, #0
 8013404:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&nlmeGetReq;
 8013406:	f107 0218 	add.w	r2, r7, #24
 801340a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801340c:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&nlmeGetConf;
 801340e:	f107 0214 	add.w	r2, r7, #20
 8013412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013414:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8013416:	f002 fdf7 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 801341a:	f7ff fa8f 	bl	801293c <Post_ZigbeeCmdProcessing>
    status = nlmeGetConf.status;
 801341e:	7d3b      	ldrb	r3, [r7, #20]
 8013420:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 8013424:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8013428:	4618      	mov	r0, r3
 801342a:	3730      	adds	r7, #48	@ 0x30
 801342c:	46bd      	mov	sp, r7
 801342e:	bd80      	pop	{r7, pc}

08013430 <ZbNwkGet>:
    return status;
}

enum ZbStatusCodeT
ZbNwkGet(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr, unsigned int attrSz)
{
 8013430:	b580      	push	{r7, lr}
 8013432:	b086      	sub	sp, #24
 8013434:	af02      	add	r7, sp, #8
 8013436:	60f8      	str	r0, [r7, #12]
 8013438:	607a      	str	r2, [r7, #4]
 801343a:	603b      	str	r3, [r7, #0]
 801343c:	460b      	mov	r3, r1
 801343e:	817b      	strh	r3, [r7, #10]
    return ZbNwkGetIndex(zb, attrId, attrPtr, attrSz, 0);
 8013440:	8979      	ldrh	r1, [r7, #10]
 8013442:	2300      	movs	r3, #0
 8013444:	9300      	str	r3, [sp, #0]
 8013446:	683b      	ldr	r3, [r7, #0]
 8013448:	687a      	ldr	r2, [r7, #4]
 801344a:	68f8      	ldr	r0, [r7, #12]
 801344c:	f7ff ffb0 	bl	80133b0 <ZbNwkGetIndex>
 8013450:	4603      	mov	r3, r0
}
 8013452:	4618      	mov	r0, r3
 8013454:	3710      	adds	r7, #16
 8013456:	46bd      	mov	sp, r7
 8013458:	bd80      	pop	{r7, pc}

0801345a <ZbZclUptime>:
 ******************************************************************************
 */

ZbUptimeT
ZbZclUptime(struct ZigBeeT *zb)
{
 801345a:	b580      	push	{r7, lr}
 801345c:	b086      	sub	sp, #24
 801345e:	af02      	add	r7, sp, #8
 8013460:	6078      	str	r0, [r7, #4]
    uint32_t uptime;

    ZbBdbGet(zb, ZB_BDB_Uptime, &uptime, sizeof(uptime));
 8013462:	f107 020c 	add.w	r2, r7, #12
 8013466:	2300      	movs	r3, #0
 8013468:	9300      	str	r3, [sp, #0]
 801346a:	2304      	movs	r3, #4
 801346c:	f241 111d 	movw	r1, #4381	@ 0x111d
 8013470:	6878      	ldr	r0, [r7, #4]
 8013472:	f7ff fc3f 	bl	8012cf4 <ZbBdbGetIndex>
    return (ZbUptimeT)uptime;
 8013476:	68fb      	ldr	r3, [r7, #12]
}
 8013478:	4618      	mov	r0, r3
 801347a:	3710      	adds	r7, #16
 801347c:	46bd      	mov	sp, r7
 801347e:	bd80      	pop	{r7, pc}

08013480 <ZbZclDeviceLogCheckAllow>:

bool
ZbZclDeviceLogCheckAllow(struct ZigBeeT *zb, struct ZbApsdeDataIndT *dataIndPtr, struct ZbZclHeaderT *zclHdrPtr)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b086      	sub	sp, #24
 8013484:	af00      	add	r7, sp, #0
 8013486:	60f8      	str	r0, [r7, #12]
 8013488:	60b9      	str	r1, [r7, #8]
 801348a:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 801348c:	f002 fdfa 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013490:	f002 fd8a 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013494:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_DEVICE_LOG_CHECK;
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	2200      	movs	r2, #0
 801349a:	f042 021d 	orr.w	r2, r2, #29
 801349e:	701a      	strb	r2, [r3, #0]
 80134a0:	2200      	movs	r2, #0
 80134a2:	f042 0204 	orr.w	r2, r2, #4
 80134a6:	705a      	strb	r2, [r3, #1]
 80134a8:	2200      	movs	r2, #0
 80134aa:	709a      	strb	r2, [r3, #2]
 80134ac:	2200      	movs	r2, #0
 80134ae:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 80134b0:	697b      	ldr	r3, [r7, #20]
 80134b2:	2200      	movs	r2, #0
 80134b4:	f042 0202 	orr.w	r2, r2, #2
 80134b8:	711a      	strb	r2, [r3, #4]
 80134ba:	2200      	movs	r2, #0
 80134bc:	715a      	strb	r2, [r3, #5]
 80134be:	2200      	movs	r2, #0
 80134c0:	719a      	strb	r2, [r3, #6]
 80134c2:	2200      	movs	r2, #0
 80134c4:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)dataIndPtr;
 80134c6:	68ba      	ldr	r2, [r7, #8]
 80134c8:	697b      	ldr	r3, [r7, #20]
 80134ca:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)zclHdrPtr;
 80134cc:	687a      	ldr	r2, [r7, #4]
 80134ce:	697b      	ldr	r3, [r7, #20]
 80134d0:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 80134d2:	f002 fd99 	bl	8016008 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 80134d6:	f7ff fa7f 	bl	80129d8 <zb_ipc_m4_get_retval>
 80134da:	4603      	mov	r3, r0
 80134dc:	2b00      	cmp	r3, #0
 80134de:	bf14      	ite	ne
 80134e0:	2301      	movne	r3, #1
 80134e2:	2300      	moveq	r3, #0
 80134e4:	74fb      	strb	r3, [r7, #19]
    Post_ZigbeeCmdProcessing();
 80134e6:	f7ff fa29 	bl	801293c <Post_ZigbeeCmdProcessing>
    return rc;
 80134ea:	7cfb      	ldrb	r3, [r7, #19]
}
 80134ec:	4618      	mov	r0, r3
 80134ee:	3718      	adds	r7, #24
 80134f0:	46bd      	mov	sp, r7
 80134f2:	bd80      	pop	{r7, pc}

080134f4 <ZbZclBasicServerConfigDefaults>:
    return rc;
}

void
ZbZclBasicServerConfigDefaults(struct ZigBeeT *zb, const struct ZbZclBasicServerDefaults *defaults)
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	b084      	sub	sp, #16
 80134f8:	af00      	add	r7, sp, #0
 80134fa:	6078      	str	r0, [r7, #4]
 80134fc:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 80134fe:	f002 fdc1 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013502:	f002 fd51 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013506:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_BASIC_SERVER_CONFIG_DEFAULTS;
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	2200      	movs	r2, #0
 801350c:	f042 0221 	orr.w	r2, r2, #33	@ 0x21
 8013510:	701a      	strb	r2, [r3, #0]
 8013512:	2200      	movs	r2, #0
 8013514:	f042 0204 	orr.w	r2, r2, #4
 8013518:	705a      	strb	r2, [r3, #1]
 801351a:	2200      	movs	r2, #0
 801351c:	709a      	strb	r2, [r3, #2]
 801351e:	2200      	movs	r2, #0
 8013520:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	2200      	movs	r2, #0
 8013526:	f042 0201 	orr.w	r2, r2, #1
 801352a:	711a      	strb	r2, [r3, #4]
 801352c:	2200      	movs	r2, #0
 801352e:	715a      	strb	r2, [r3, #5]
 8013530:	2200      	movs	r2, #0
 8013532:	719a      	strb	r2, [r3, #6]
 8013534:	2200      	movs	r2, #0
 8013536:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)defaults;
 8013538:	683a      	ldr	r2, [r7, #0]
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 801353e:	f002 fd63 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013542:	f7ff f9fb 	bl	801293c <Post_ZigbeeCmdProcessing>
}
 8013546:	bf00      	nop
 8013548:	3710      	adds	r7, #16
 801354a:	46bd      	mov	sp, r7
 801354c:	bd80      	pop	{r7, pc}

0801354e <ZbZclAddEndpoint>:
    return rc;
}

void
ZbZclAddEndpoint(struct ZigBeeT *zb, struct ZbApsmeAddEndpointReqT *req, struct ZbApsmeAddEndpointConfT *conf)
{
 801354e:	b580      	push	{r7, lr}
 8013550:	b086      	sub	sp, #24
 8013552:	af00      	add	r7, sp, #0
 8013554:	60f8      	str	r0, [r7, #12]
 8013556:	60b9      	str	r1, [r7, #8]
 8013558:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 801355a:	f002 fd93 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801355e:	f002 fd23 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013562:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_ENDPOINT_ADD;
 8013564:	697b      	ldr	r3, [r7, #20]
 8013566:	2200      	movs	r2, #0
 8013568:	701a      	strb	r2, [r3, #0]
 801356a:	2200      	movs	r2, #0
 801356c:	f042 0204 	orr.w	r2, r2, #4
 8013570:	705a      	strb	r2, [r3, #1]
 8013572:	2200      	movs	r2, #0
 8013574:	709a      	strb	r2, [r3, #2]
 8013576:	2200      	movs	r2, #0
 8013578:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 801357a:	697b      	ldr	r3, [r7, #20]
 801357c:	2200      	movs	r2, #0
 801357e:	f042 0202 	orr.w	r2, r2, #2
 8013582:	711a      	strb	r2, [r3, #4]
 8013584:	2200      	movs	r2, #0
 8013586:	715a      	strb	r2, [r3, #5]
 8013588:	2200      	movs	r2, #0
 801358a:	719a      	strb	r2, [r3, #6]
 801358c:	2200      	movs	r2, #0
 801358e:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)req;
 8013590:	68ba      	ldr	r2, [r7, #8]
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)conf;
 8013596:	687a      	ldr	r2, [r7, #4]
 8013598:	697b      	ldr	r3, [r7, #20]
 801359a:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 801359c:	f002 fd34 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80135a0:	f7ff f9cc 	bl	801293c <Post_ZigbeeCmdProcessing>
}
 80135a4:	bf00      	nop
 80135a6:	3718      	adds	r7, #24
 80135a8:	46bd      	mov	sp, r7
 80135aa:	bd80      	pop	{r7, pc}

080135ac <ZbZclGetNextSeqnum>:
    ZbZclDiscoverAttrReqT, ZbZclDiscoverAttrRspT);
/* Followed up in MSG_M0TOM4_ZCL_DISCOVER_ATTR_CB handler */

uint8_t
ZbZclGetNextSeqnum(void)
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	b082      	sub	sp, #8
 80135b0:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint8_t rc;

    Pre_ZigbeeCmdProcessing();
 80135b2:	f002 fd67 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80135b6:	f002 fcf7 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80135ba:	6078      	str	r0, [r7, #4]
    ipcc_req->ID = MSG_M4TOM0_ZCL_GET_SEQNUM;
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	2200      	movs	r2, #0
 80135c0:	f042 0211 	orr.w	r2, r2, #17
 80135c4:	701a      	strb	r2, [r3, #0]
 80135c6:	2200      	movs	r2, #0
 80135c8:	f042 0204 	orr.w	r2, r2, #4
 80135cc:	705a      	strb	r2, [r3, #1]
 80135ce:	2200      	movs	r2, #0
 80135d0:	709a      	strb	r2, [r3, #2]
 80135d2:	2200      	movs	r2, #0
 80135d4:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	2200      	movs	r2, #0
 80135da:	711a      	strb	r2, [r3, #4]
 80135dc:	2200      	movs	r2, #0
 80135de:	715a      	strb	r2, [r3, #5]
 80135e0:	2200      	movs	r2, #0
 80135e2:	719a      	strb	r2, [r3, #6]
 80135e4:	2200      	movs	r2, #0
 80135e6:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 80135e8:	f002 fd0e 	bl	8016008 <ZIGBEE_CmdTransfer>
    rc = (uint8_t)zb_ipc_m4_get_retval();
 80135ec:	f7ff f9f4 	bl	80129d8 <zb_ipc_m4_get_retval>
 80135f0:	4603      	mov	r3, r0
 80135f2:	70fb      	strb	r3, [r7, #3]
    Post_ZigbeeCmdProcessing();
 80135f4:	f7ff f9a2 	bl	801293c <Post_ZigbeeCmdProcessing>
    return rc;
 80135f8:	78fb      	ldrb	r3, [r7, #3]
}
 80135fa:	4618      	mov	r0, r3
 80135fc:	3708      	adds	r7, #8
 80135fe:	46bd      	mov	sp, r7
 8013600:	bd80      	pop	{r7, pc}

08013602 <ZbZclCommandReq>:

enum ZclStatusCodeT
ZbZclCommandReq(struct ZigBeeT *zb, struct ZbZclCommandReqT *zclReq,
    void (*callback)(struct ZbZclCommandRspT *rsp, void *arg), void *arg)
{
 8013602:	b580      	push	{r7, lr}
 8013604:	b088      	sub	sp, #32
 8013606:	af00      	add	r7, sp, #0
 8013608:	60f8      	str	r0, [r7, #12]
 801360a:	60b9      	str	r1, [r7, #8]
 801360c:	607a      	str	r2, [r7, #4]
 801360e:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_ipc_m4_cb_info_t *info = NULL;
 8013610:	2300      	movs	r3, #0
 8013612:	61fb      	str	r3, [r7, #28]
    enum ZclStatusCodeT status;

    if (callback != NULL) {
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d013      	beq.n	8013642 <ZbZclCommandReq+0x40>
        info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 801361a:	6839      	ldr	r1, [r7, #0]
 801361c:	6878      	ldr	r0, [r7, #4]
 801361e:	f7ff f9b3 	bl	8012988 <zb_ipc_m4_cb_info_alloc>
 8013622:	61f8      	str	r0, [r7, #28]
        if (info == NULL) {
 8013624:	69fb      	ldr	r3, [r7, #28]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d101      	bne.n	801362e <ZbZclCommandReq+0x2c>
            return ZCL_STATUS_INSUFFICIENT_SPACE;
 801362a:	2389      	movs	r3, #137	@ 0x89
 801362c:	e03e      	b.n	80136ac <ZbZclCommandReq+0xaa>
        }
        if (ZbApsAddrIsBcast(&zclReq->dst)) {
 801362e:	68bb      	ldr	r3, [r7, #8]
 8013630:	4618      	mov	r0, r3
 8013632:	f7ff fc19 	bl	8012e68 <ZbApsAddrIsBcast>
 8013636:	4603      	mov	r3, r0
 8013638:	2b00      	cmp	r3, #0
 801363a:	d002      	beq.n	8013642 <ZbZclCommandReq+0x40>
            info->zcl_recv_multi_rsp = true; /* callback only freed on ZCL_STATUS_TIMEOUT */
 801363c:	69fb      	ldr	r3, [r7, #28]
 801363e:	2201      	movs	r2, #1
 8013640:	721a      	strb	r2, [r3, #8]
        }
    }
    Pre_ZigbeeCmdProcessing();
 8013642:	f002 fd1f 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013646:	f002 fcaf 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 801364a:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_ZCL_COMMAND_REQ;
 801364c:	69bb      	ldr	r3, [r7, #24]
 801364e:	2200      	movs	r2, #0
 8013650:	f042 0212 	orr.w	r2, r2, #18
 8013654:	701a      	strb	r2, [r3, #0]
 8013656:	2200      	movs	r2, #0
 8013658:	f042 0204 	orr.w	r2, r2, #4
 801365c:	705a      	strb	r2, [r3, #1]
 801365e:	2200      	movs	r2, #0
 8013660:	709a      	strb	r2, [r3, #2]
 8013662:	2200      	movs	r2, #0
 8013664:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8013666:	69bb      	ldr	r3, [r7, #24]
 8013668:	2200      	movs	r2, #0
 801366a:	f042 0202 	orr.w	r2, r2, #2
 801366e:	711a      	strb	r2, [r3, #4]
 8013670:	2200      	movs	r2, #0
 8013672:	715a      	strb	r2, [r3, #5]
 8013674:	2200      	movs	r2, #0
 8013676:	719a      	strb	r2, [r3, #6]
 8013678:	2200      	movs	r2, #0
 801367a:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)zclReq;
 801367c:	68ba      	ldr	r2, [r7, #8]
 801367e:	69bb      	ldr	r3, [r7, #24]
 8013680:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 8013682:	69fa      	ldr	r2, [r7, #28]
 8013684:	69bb      	ldr	r3, [r7, #24]
 8013686:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 8013688:	f002 fcbe 	bl	8016008 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 801368c:	f7ff f9a4 	bl	80129d8 <zb_ipc_m4_get_retval>
 8013690:	4603      	mov	r3, r0
 8013692:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 8013694:	f7ff f952 	bl	801293c <Post_ZigbeeCmdProcessing>
    if (status != ZCL_STATUS_SUCCESS) {
 8013698:	7dfb      	ldrb	r3, [r7, #23]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d005      	beq.n	80136aa <ZbZclCommandReq+0xa8>
        if (info != NULL) {
 801369e:	69fb      	ldr	r3, [r7, #28]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d002      	beq.n	80136aa <ZbZclCommandReq+0xa8>
            zb_ipc_m4_cb_info_free(info);
 80136a4:	69f8      	ldr	r0, [r7, #28]
 80136a6:	f7ff f98c 	bl	80129c2 <zb_ipc_m4_cb_info_free>
        }
    }
    return status;
 80136aa:	7dfb      	ldrb	r3, [r7, #23]
    /* Followed up in MSG_M0TOM4_ZCL_COMMAND_REQ_CB handler if callback != NULL */
}
 80136ac:	4618      	mov	r0, r3
 80136ae:	3720      	adds	r7, #32
 80136b0:	46bd      	mov	sp, r7
 80136b2:	bd80      	pop	{r7, pc}

080136b4 <ZbZclSendDefaultResponse>:

void
ZbZclSendDefaultResponse(struct ZbZclClusterT *clusterPtr, struct ZbApsdeDataIndT *dataIndPtr,
    struct ZbZclHeaderT *zclHdrPtr, enum ZclStatusCodeT status)
{
 80136b4:	b580      	push	{r7, lr}
 80136b6:	b086      	sub	sp, #24
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	60f8      	str	r0, [r7, #12]
 80136bc:	60b9      	str	r1, [r7, #8]
 80136be:	607a      	str	r2, [r7, #4]
 80136c0:	70fb      	strb	r3, [r7, #3]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 80136c2:	f002 fcdf 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80136c6:	f002 fc6f 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80136ca:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_SEND_DEFAULT_RSP;
 80136cc:	697b      	ldr	r3, [r7, #20]
 80136ce:	2200      	movs	r2, #0
 80136d0:	f042 0214 	orr.w	r2, r2, #20
 80136d4:	701a      	strb	r2, [r3, #0]
 80136d6:	2200      	movs	r2, #0
 80136d8:	f042 0204 	orr.w	r2, r2, #4
 80136dc:	705a      	strb	r2, [r3, #1]
 80136de:	2200      	movs	r2, #0
 80136e0:	709a      	strb	r2, [r3, #2]
 80136e2:	2200      	movs	r2, #0
 80136e4:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 80136e6:	697b      	ldr	r3, [r7, #20]
 80136e8:	2200      	movs	r2, #0
 80136ea:	f042 0204 	orr.w	r2, r2, #4
 80136ee:	711a      	strb	r2, [r3, #4]
 80136f0:	2200      	movs	r2, #0
 80136f2:	715a      	strb	r2, [r3, #5]
 80136f4:	2200      	movs	r2, #0
 80136f6:	719a      	strb	r2, [r3, #6]
 80136f8:	2200      	movs	r2, #0
 80136fa:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80136fc:	68fa      	ldr	r2, [r7, #12]
 80136fe:	697b      	ldr	r3, [r7, #20]
 8013700:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)dataIndPtr;
 8013702:	68ba      	ldr	r2, [r7, #8]
 8013704:	697b      	ldr	r3, [r7, #20]
 8013706:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)zclHdrPtr;
 8013708:	687a      	ldr	r2, [r7, #4]
 801370a:	697b      	ldr	r3, [r7, #20]
 801370c:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)status;
 801370e:	78fa      	ldrb	r2, [r7, #3]
 8013710:	697b      	ldr	r3, [r7, #20]
 8013712:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 8013714:	f002 fc78 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013718:	f7ff f910 	bl	801293c <Post_ZigbeeCmdProcessing>
}
 801371c:	bf00      	nop
 801371e:	3718      	adds	r7, #24
 8013720:	46bd      	mov	sp, r7
 8013722:	bd80      	pop	{r7, pc}

08013724 <ZbZclClusterCommandReq>:

enum ZclStatusCodeT
ZbZclClusterCommandReq(struct ZbZclClusterT *clusterPtr, struct ZbZclClusterCommandReqT *req,
    void (*callback)(struct ZbZclCommandRspT *zcl_rsp, void *arg), void *arg)
{
 8013724:	b590      	push	{r4, r7, lr}
 8013726:	b091      	sub	sp, #68	@ 0x44
 8013728:	af00      	add	r7, sp, #0
 801372a:	60f8      	str	r0, [r7, #12]
 801372c:	60b9      	str	r1, [r7, #8]
 801372e:	607a      	str	r2, [r7, #4]
 8013730:	603b      	str	r3, [r7, #0]
    struct ZbZclCommandReqT zcl_req;

    /* Configure the request */
    ZbZclClusterInitCommandReq(clusterPtr, &zcl_req);
 8013732:	f107 0310 	add.w	r3, r7, #16
 8013736:	4619      	mov	r1, r3
 8013738:	68f8      	ldr	r0, [r7, #12]
 801373a:	f7f0 fae4 	bl	8003d06 <ZbZclClusterInitCommandReq>
    zcl_req.dst = req->dst;
 801373e:	68bb      	ldr	r3, [r7, #8]
 8013740:	f107 0410 	add.w	r4, r7, #16
 8013744:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013746:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    /* ZCL Header */
    zcl_req.hdr.cmdId = req->cmdId;
 801374a:	68bb      	ldr	r3, [r7, #8]
 801374c:	7c1b      	ldrb	r3, [r3, #16]
 801374e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    zcl_req.hdr.frameCtrl.frameType = ZCL_FRAMETYPE_CLUSTER;
 8013752:	2301      	movs	r3, #1
 8013754:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    zcl_req.hdr.frameCtrl.manufacturer = (clusterPtr->mfrCode != 0U) ? 1U : 0U;
 8013758:	68fb      	ldr	r3, [r7, #12]
 801375a:	8a1b      	ldrh	r3, [r3, #16]
 801375c:	2b00      	cmp	r3, #0
 801375e:	d001      	beq.n	8013764 <ZbZclClusterCommandReq+0x40>
 8013760:	2301      	movs	r3, #1
 8013762:	e000      	b.n	8013766 <ZbZclClusterCommandReq+0x42>
 8013764:	2300      	movs	r3, #0
 8013766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    zcl_req.hdr.frameCtrl.direction = (clusterPtr->direction == ZCL_DIRECTION_TO_SERVER) ? \
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	7f1b      	ldrb	r3, [r3, #28]
        ZCL_DIRECTION_TO_CLIENT : ZCL_DIRECTION_TO_SERVER;
 801376e:	2b00      	cmp	r3, #0
 8013770:	bf0c      	ite	eq
 8013772:	2301      	moveq	r3, #1
 8013774:	2300      	movne	r3, #0
 8013776:	b2db      	uxtb	r3, r3
    zcl_req.hdr.frameCtrl.direction = (clusterPtr->direction == ZCL_DIRECTION_TO_SERVER) ? \
 8013778:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    zcl_req.hdr.frameCtrl.noDefaultResp = req->noDefaultResp;
 801377c:	68bb      	ldr	r3, [r7, #8]
 801377e:	7c5b      	ldrb	r3, [r3, #17]
 8013780:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    zcl_req.hdr.manufacturerCode = clusterPtr->mfrCode;
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	8a1b      	ldrh	r3, [r3, #16]
 8013788:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    zcl_req.hdr.seqNum = ZbZclGetNextSeqnum();
 801378a:	f7ff ff0f 	bl	80135ac <ZbZclGetNextSeqnum>
 801378e:	4603      	mov	r3, r0
 8013790:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30

    /* Payload */
    zcl_req.payload = req->payload;
 8013794:	68bb      	ldr	r3, [r7, #8]
 8013796:	695b      	ldr	r3, [r3, #20]
 8013798:	637b      	str	r3, [r7, #52]	@ 0x34
    zcl_req.length = req->length;
 801379a:	68bb      	ldr	r3, [r7, #8]
 801379c:	699b      	ldr	r3, [r3, #24]
 801379e:	63bb      	str	r3, [r7, #56]	@ 0x38

    return ZbZclCommandReq(clusterPtr->zb, &zcl_req, callback, arg);
 80137a0:	68fb      	ldr	r3, [r7, #12]
 80137a2:	6898      	ldr	r0, [r3, #8]
 80137a4:	f107 0110 	add.w	r1, r7, #16
 80137a8:	683b      	ldr	r3, [r7, #0]
 80137aa:	687a      	ldr	r2, [r7, #4]
 80137ac:	f7ff ff29 	bl	8013602 <ZbZclCommandReq>
 80137b0:	4603      	mov	r3, r0
}
 80137b2:	4618      	mov	r0, r3
 80137b4:	3744      	adds	r7, #68	@ 0x44
 80137b6:	46bd      	mov	sp, r7
 80137b8:	bd90      	pop	{r4, r7, pc}

080137ba <ZbZclClusterEndpointRegister>:
    return status;
}

bool
ZbZclClusterEndpointRegister(struct ZbZclClusterT *clusterPtr)
{
 80137ba:	b580      	push	{r7, lr}
 80137bc:	b084      	sub	sp, #16
 80137be:	af00      	add	r7, sp, #0
 80137c0:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 80137c2:	f002 fc5f 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80137c6:	f002 fbef 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80137ca:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_EP_REGISTER;
 80137cc:	68fb      	ldr	r3, [r7, #12]
 80137ce:	2200      	movs	r2, #0
 80137d0:	f042 0202 	orr.w	r2, r2, #2
 80137d4:	701a      	strb	r2, [r3, #0]
 80137d6:	2200      	movs	r2, #0
 80137d8:	f042 0204 	orr.w	r2, r2, #4
 80137dc:	705a      	strb	r2, [r3, #1]
 80137de:	2200      	movs	r2, #0
 80137e0:	709a      	strb	r2, [r3, #2]
 80137e2:	2200      	movs	r2, #0
 80137e4:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	2200      	movs	r2, #0
 80137ea:	f042 0201 	orr.w	r2, r2, #1
 80137ee:	711a      	strb	r2, [r3, #4]
 80137f0:	2200      	movs	r2, #0
 80137f2:	715a      	strb	r2, [r3, #5]
 80137f4:	2200      	movs	r2, #0
 80137f6:	719a      	strb	r2, [r3, #6]
 80137f8:	2200      	movs	r2, #0
 80137fa:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80137fc:	687a      	ldr	r2, [r7, #4]
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8013802:	f002 fc01 	bl	8016008 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 8013806:	f7ff f8e7 	bl	80129d8 <zb_ipc_m4_get_retval>
 801380a:	4603      	mov	r3, r0
 801380c:	2b00      	cmp	r3, #0
 801380e:	bf14      	ite	ne
 8013810:	2301      	movne	r3, #1
 8013812:	2300      	moveq	r3, #0
 8013814:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 8013816:	f7ff f891 	bl	801293c <Post_ZigbeeCmdProcessing>
    return rc;
 801381a:	7afb      	ldrb	r3, [r7, #11]
}
 801381c:	4618      	mov	r0, r3
 801381e:	3710      	adds	r7, #16
 8013820:	46bd      	mov	sp, r7
 8013822:	bd80      	pop	{r7, pc}

08013824 <ZbZclClusterEndpointRemove>:

bool
ZbZclClusterEndpointRemove(struct ZbZclClusterT *clusterPtr)
{
 8013824:	b580      	push	{r7, lr}
 8013826:	b084      	sub	sp, #16
 8013828:	af00      	add	r7, sp, #0
 801382a:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 801382c:	f002 fc2a 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013830:	f002 fbba 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013834:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_EP_REMOVE;
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	2200      	movs	r2, #0
 801383a:	f042 0203 	orr.w	r2, r2, #3
 801383e:	701a      	strb	r2, [r3, #0]
 8013840:	2200      	movs	r2, #0
 8013842:	f042 0204 	orr.w	r2, r2, #4
 8013846:	705a      	strb	r2, [r3, #1]
 8013848:	2200      	movs	r2, #0
 801384a:	709a      	strb	r2, [r3, #2]
 801384c:	2200      	movs	r2, #0
 801384e:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	2200      	movs	r2, #0
 8013854:	f042 0201 	orr.w	r2, r2, #1
 8013858:	711a      	strb	r2, [r3, #4]
 801385a:	2200      	movs	r2, #0
 801385c:	715a      	strb	r2, [r3, #5]
 801385e:	2200      	movs	r2, #0
 8013860:	719a      	strb	r2, [r3, #6]
 8013862:	2200      	movs	r2, #0
 8013864:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 8013866:	687a      	ldr	r2, [r7, #4]
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 801386c:	f002 fbcc 	bl	8016008 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 8013870:	f7ff f8b2 	bl	80129d8 <zb_ipc_m4_get_retval>
 8013874:	4603      	mov	r3, r0
 8013876:	2b00      	cmp	r3, #0
 8013878:	bf14      	ite	ne
 801387a:	2301      	movne	r3, #1
 801387c:	2300      	moveq	r3, #0
 801387e:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 8013880:	f7ff f85c 	bl	801293c <Post_ZigbeeCmdProcessing>
    return rc;
 8013884:	7afb      	ldrb	r3, [r7, #11]
}
 8013886:	4618      	mov	r0, r3
 8013888:	3710      	adds	r7, #16
 801388a:	46bd      	mov	sp, r7
 801388c:	bd80      	pop	{r7, pc}

0801388e <ZbZclClusterBind>:

enum ZclStatusCodeT
ZbZclClusterBind(struct ZbZclClusterT *clusterPtr, uint8_t endpoint, uint16_t profileId, enum ZbZclDirectionT direction)
{
 801388e:	b580      	push	{r7, lr}
 8013890:	b084      	sub	sp, #16
 8013892:	af00      	add	r7, sp, #0
 8013894:	6078      	str	r0, [r7, #4]
 8013896:	4608      	mov	r0, r1
 8013898:	4611      	mov	r1, r2
 801389a:	461a      	mov	r2, r3
 801389c:	4603      	mov	r3, r0
 801389e:	70fb      	strb	r3, [r7, #3]
 80138a0:	460b      	mov	r3, r1
 80138a2:	803b      	strh	r3, [r7, #0]
 80138a4:	4613      	mov	r3, r2
 80138a6:	70bb      	strb	r3, [r7, #2]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZclStatusCodeT status;

    Pre_ZigbeeCmdProcessing();
 80138a8:	f002 fbec 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80138ac:	f002 fb7c 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80138b0:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_BIND;
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	2200      	movs	r2, #0
 80138b6:	f042 0204 	orr.w	r2, r2, #4
 80138ba:	701a      	strb	r2, [r3, #0]
 80138bc:	2200      	movs	r2, #0
 80138be:	f042 0204 	orr.w	r2, r2, #4
 80138c2:	705a      	strb	r2, [r3, #1]
 80138c4:	2200      	movs	r2, #0
 80138c6:	709a      	strb	r2, [r3, #2]
 80138c8:	2200      	movs	r2, #0
 80138ca:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	2200      	movs	r2, #0
 80138d0:	f042 0204 	orr.w	r2, r2, #4
 80138d4:	711a      	strb	r2, [r3, #4]
 80138d6:	2200      	movs	r2, #0
 80138d8:	715a      	strb	r2, [r3, #5]
 80138da:	2200      	movs	r2, #0
 80138dc:	719a      	strb	r2, [r3, #6]
 80138de:	2200      	movs	r2, #0
 80138e0:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80138e2:	687a      	ldr	r2, [r7, #4]
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)endpoint;
 80138e8:	78fa      	ldrb	r2, [r7, #3]
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)profileId;
 80138ee:	883a      	ldrh	r2, [r7, #0]
 80138f0:	68fb      	ldr	r3, [r7, #12]
 80138f2:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)direction;
 80138f4:	78ba      	ldrb	r2, [r7, #2]
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 80138fa:	f002 fb85 	bl	8016008 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 80138fe:	f7ff f86b 	bl	80129d8 <zb_ipc_m4_get_retval>
 8013902:	4603      	mov	r3, r0
 8013904:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 8013906:	f7ff f819 	bl	801293c <Post_ZigbeeCmdProcessing>
    return status;
 801390a:	7afb      	ldrb	r3, [r7, #11]

    /* Data indication callbacks go to MSG_M0TOM4_ZCL_CLUSTER_DATA_IND */
}
 801390c:	4618      	mov	r0, r3
 801390e:	3710      	adds	r7, #16
 8013910:	46bd      	mov	sp, r7
 8013912:	bd80      	pop	{r7, pc}

08013914 <ZbZclClusterUnbind>:

void
ZbZclClusterUnbind(struct ZbZclClusterT *clusterPtr)
{
 8013914:	b580      	push	{r7, lr}
 8013916:	b084      	sub	sp, #16
 8013918:	af00      	add	r7, sp, #0
 801391a:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 801391c:	f002 fbb2 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013920:	f002 fb42 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8013924:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_UNBIND;
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	2200      	movs	r2, #0
 801392a:	f042 0206 	orr.w	r2, r2, #6
 801392e:	701a      	strb	r2, [r3, #0]
 8013930:	2200      	movs	r2, #0
 8013932:	f042 0204 	orr.w	r2, r2, #4
 8013936:	705a      	strb	r2, [r3, #1]
 8013938:	2200      	movs	r2, #0
 801393a:	709a      	strb	r2, [r3, #2]
 801393c:	2200      	movs	r2, #0
 801393e:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	2200      	movs	r2, #0
 8013944:	f042 0201 	orr.w	r2, r2, #1
 8013948:	711a      	strb	r2, [r3, #4]
 801394a:	2200      	movs	r2, #0
 801394c:	715a      	strb	r2, [r3, #5]
 801394e:	2200      	movs	r2, #0
 8013950:	719a      	strb	r2, [r3, #6]
 8013952:	2200      	movs	r2, #0
 8013954:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 8013956:	687a      	ldr	r2, [r7, #4]
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 801395c:	f002 fb54 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8013960:	f7fe ffec 	bl	801293c <Post_ZigbeeCmdProcessing>
}
 8013964:	bf00      	nop
 8013966:	3710      	adds	r7, #16
 8013968:	46bd      	mov	sp, r7
 801396a:	bd80      	pop	{r7, pc}

0801396c <ZbZclClusterRemoveAlarmResetHandler>:
    /* Callbacks followed up in MSG_M0TOM4_ZCL_CLUSTER_ALARM_CB handler. */
}

void
ZbZclClusterRemoveAlarmResetHandler(struct ZbZclClusterT *clusterPtr)
{
 801396c:	b580      	push	{r7, lr}
 801396e:	b084      	sub	sp, #16
 8013970:	af00      	add	r7, sp, #0
 8013972:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8013974:	f002 fb86 	bl	8016084 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8013978:	f002 fb16 	bl	8015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 801397c:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_ALARM_REMOVE_FILTER;
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	2200      	movs	r2, #0
 8013982:	f042 020b 	orr.w	r2, r2, #11
 8013986:	701a      	strb	r2, [r3, #0]
 8013988:	2200      	movs	r2, #0
 801398a:	f042 0204 	orr.w	r2, r2, #4
 801398e:	705a      	strb	r2, [r3, #1]
 8013990:	2200      	movs	r2, #0
 8013992:	709a      	strb	r2, [r3, #2]
 8013994:	2200      	movs	r2, #0
 8013996:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	2200      	movs	r2, #0
 801399c:	f042 0201 	orr.w	r2, r2, #1
 80139a0:	711a      	strb	r2, [r3, #4]
 80139a2:	2200      	movs	r2, #0
 80139a4:	715a      	strb	r2, [r3, #5]
 80139a6:	2200      	movs	r2, #0
 80139a8:	719a      	strb	r2, [r3, #6]
 80139aa:	2200      	movs	r2, #0
 80139ac:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80139ae:	687a      	ldr	r2, [r7, #4]
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80139b4:	f002 fb28 	bl	8016008 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80139b8:	f7fe ffc0 	bl	801293c <Post_ZigbeeCmdProcessing>
}
 80139bc:	bf00      	nop
 80139be:	3710      	adds	r7, #16
 80139c0:	46bd      	mov	sp, r7
 80139c2:	bd80      	pop	{r7, pc}

080139c4 <zb_heap_alloc>:
 * Memory Helpers
 ******************************************************************************
 */
void *
zb_heap_alloc(struct ZigBeeT *zb, size_t sz, const char *filename, unsigned int line)
{
 80139c4:	b580      	push	{r7, lr}
 80139c6:	b084      	sub	sp, #16
 80139c8:	af00      	add	r7, sp, #0
 80139ca:	60f8      	str	r0, [r7, #12]
 80139cc:	60b9      	str	r1, [r7, #8]
 80139ce:	607a      	str	r2, [r7, #4]
 80139d0:	603b      	str	r3, [r7, #0]
    /* The M4 has access to malloc */
    return malloc(sz);
 80139d2:	68b8      	ldr	r0, [r7, #8]
 80139d4:	f003 f97a 	bl	8016ccc <malloc>
 80139d8:	4603      	mov	r3, r0
}
 80139da:	4618      	mov	r0, r3
 80139dc:	3710      	adds	r7, #16
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}

080139e2 <zb_heap_free>:

void
zb_heap_free(struct ZigBeeT *zb, void *ptr, const char *filename, unsigned int line)
{
 80139e2:	b580      	push	{r7, lr}
 80139e4:	b084      	sub	sp, #16
 80139e6:	af00      	add	r7, sp, #0
 80139e8:	60f8      	str	r0, [r7, #12]
 80139ea:	60b9      	str	r1, [r7, #8]
 80139ec:	607a      	str	r2, [r7, #4]
 80139ee:	603b      	str	r3, [r7, #0]
    free(ptr);
 80139f0:	68b8      	ldr	r0, [r7, #8]
 80139f2:	f003 f973 	bl	8016cdc <free>
}
 80139f6:	bf00      	nop
 80139f8:	3710      	adds	r7, #16
 80139fa:	46bd      	mov	sp, r7
 80139fc:	bd80      	pop	{r7, pc}
	...

08013a00 <WpanCrc>:
    0x7BC7, 0x6A4E, 0x58D5, 0x495C, 0x3DE3, 0x2C6A, 0x1EF1, 0x0F78
};

uint16_t
WpanCrc(uint16_t crc, const void *dataPtr, unsigned int dataLen)
{
 8013a00:	b480      	push	{r7}
 8013a02:	b087      	sub	sp, #28
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	4603      	mov	r3, r0
 8013a08:	60b9      	str	r1, [r7, #8]
 8013a0a:	607a      	str	r2, [r7, #4]
 8013a0c:	81fb      	strh	r3, [r7, #14]
    const uint8_t *p = dataPtr;
 8013a0e:	68bb      	ldr	r3, [r7, #8]
 8013a10:	617b      	str	r3, [r7, #20]
     * Step 4: Repeat until out of data.
     *
     * Non-Reflected CRCs use the same algorithm, except that the crc register
     * is shifted left, and the table needs to be regenerated.
     */
    while (dataLen--) {
 8013a12:	e00e      	b.n	8013a32 <WpanCrc+0x32>
        crc = (crc >> 8) ^ wpanCrcTable[(crc & 0xff) ^ *p++];
 8013a14:	89fb      	ldrh	r3, [r7, #14]
 8013a16:	0a1b      	lsrs	r3, r3, #8
 8013a18:	b29a      	uxth	r2, r3
 8013a1a:	89fb      	ldrh	r3, [r7, #14]
 8013a1c:	b2d9      	uxtb	r1, r3
 8013a1e:	697b      	ldr	r3, [r7, #20]
 8013a20:	1c58      	adds	r0, r3, #1
 8013a22:	6178      	str	r0, [r7, #20]
 8013a24:	781b      	ldrb	r3, [r3, #0]
 8013a26:	404b      	eors	r3, r1
 8013a28:	4908      	ldr	r1, [pc, #32]	@ (8013a4c <WpanCrc+0x4c>)
 8013a2a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8013a2e:	4053      	eors	r3, r2
 8013a30:	81fb      	strh	r3, [r7, #14]
    while (dataLen--) {
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	1e5a      	subs	r2, r3, #1
 8013a36:	607a      	str	r2, [r7, #4]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d1eb      	bne.n	8013a14 <WpanCrc+0x14>
    }
    return crc;
 8013a3c:	89fb      	ldrh	r3, [r7, #14]
}
 8013a3e:	4618      	mov	r0, r3
 8013a40:	371c      	adds	r7, #28
 8013a42:	46bd      	mov	sp, r7
 8013a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a48:	4770      	bx	lr
 8013a4a:	bf00      	nop
 8013a4c:	08019e84 	.word	0x08019e84

08013a50 <Zigbee_CallBackProcessing>:
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef
Zigbee_CallBackProcessing(void)
{
 8013a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013a52:	b0cf      	sub	sp, #316	@ 0x13c
 8013a54:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 8013a56:	2300      	movs	r3, #0
 8013a58:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    struct zb_ipc_m4_cb_info_t *info = NULL;
 8013a5c:	2300      	movs	r3, #0
 8013a5e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Zigbee_Cmd_Request_t *p_notification;
    uint32_t retval = 0;
 8013a62:	2300      	movs	r3, #0
 8013a64:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    /* Get pointer on received event buffer from M0 */
    p_notification = ZIGBEE_Get_NotificationPayloadBuffer();
 8013a68:	f002 fab6 	bl	8015fd8 <ZIGBEE_Get_NotificationPayloadBuffer>
 8013a6c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

    switch (p_notification->ID) {
 8013a70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	f240 421c 	movw	r2, #1052	@ 0x41c
 8013a7a:	4293      	cmp	r3, r2
 8013a7c:	f201 82f0 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013a80:	f240 4205 	movw	r2, #1029	@ 0x405
 8013a84:	4293      	cmp	r3, r2
 8013a86:	d22d      	bcs.n	8013ae4 <Zigbee_CallBackProcessing+0x94>
 8013a88:	f240 321d 	movw	r2, #797	@ 0x31d
 8013a8c:	4293      	cmp	r3, r2
 8013a8e:	f201 82e7 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013a92:	f240 3206 	movw	r2, #774	@ 0x306
 8013a96:	4293      	cmp	r3, r2
 8013a98:	d25c      	bcs.n	8013b54 <Zigbee_CallBackProcessing+0x104>
 8013a9a:	f240 2209 	movw	r2, #521	@ 0x209
 8013a9e:	4293      	cmp	r3, r2
 8013aa0:	f000 847e 	beq.w	80143a0 <Zigbee_CallBackProcessing+0x950>
 8013aa4:	f240 2209 	movw	r2, #521	@ 0x209
 8013aa8:	4293      	cmp	r3, r2
 8013aaa:	f201 82d9 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013aae:	f240 2207 	movw	r2, #519	@ 0x207
 8013ab2:	4293      	cmp	r3, r2
 8013ab4:	f000 8443 	beq.w	801433e <Zigbee_CallBackProcessing+0x8ee>
 8013ab8:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 8013abc:	f081 82d0 	bcs.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013ac0:	f240 2205 	movw	r2, #517	@ 0x205
 8013ac4:	4293      	cmp	r3, r2
 8013ac6:	f000 840c 	beq.w	80142e2 <Zigbee_CallBackProcessing+0x892>
 8013aca:	f240 2205 	movw	r2, #517	@ 0x205
 8013ace:	4293      	cmp	r3, r2
 8013ad0:	f201 82c6 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013ad4:	2b3e      	cmp	r3, #62	@ 0x3e
 8013ad6:	f200 8133 	bhi.w	8013d40 <Zigbee_CallBackProcessing+0x2f0>
 8013ada:	2b0d      	cmp	r3, #13
 8013adc:	f080 80c4 	bcs.w	8013c68 <Zigbee_CallBackProcessing+0x218>
 8013ae0:	f001 babe 	b.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013ae4:	f2a3 4305 	subw	r3, r3, #1029	@ 0x405
 8013ae8:	2b17      	cmp	r3, #23
 8013aea:	f201 82b9 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013aee:	a201      	add	r2, pc, #4	@ (adr r2, 8013af4 <Zigbee_CallBackProcessing+0xa4>)
 8013af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013af4:	08014cf7 	.word	0x08014cf7
 8013af8:	08015061 	.word	0x08015061
 8013afc:	08015061 	.word	0x08015061
 8013b00:	08015061 	.word	0x08015061
 8013b04:	08015061 	.word	0x08015061
 8013b08:	08014d3f 	.word	0x08014d3f
 8013b0c:	08015061 	.word	0x08015061
 8013b10:	08015061 	.word	0x08015061
 8013b14:	08015061 	.word	0x08015061
 8013b18:	08015061 	.word	0x08015061
 8013b1c:	08014d87 	.word	0x08014d87
 8013b20:	08015061 	.word	0x08015061
 8013b24:	08015061 	.word	0x08015061
 8013b28:	08015061 	.word	0x08015061
 8013b2c:	08014dfb 	.word	0x08014dfb
 8013b30:	08015061 	.word	0x08015061
 8013b34:	08015061 	.word	0x08015061
 8013b38:	08014e85 	.word	0x08014e85
 8013b3c:	08015061 	.word	0x08015061
 8013b40:	08014edf 	.word	0x08014edf
 8013b44:	08015061 	.word	0x08015061
 8013b48:	08014f39 	.word	0x08014f39
 8013b4c:	08015061 	.word	0x08015061
 8013b50:	08014f93 	.word	0x08014f93
 8013b54:	f2a3 3306 	subw	r3, r3, #774	@ 0x306
 8013b58:	2b17      	cmp	r3, #23
 8013b5a:	f201 8281 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8013b64 <Zigbee_CallBackProcessing+0x114>)
 8013b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b64:	08014421 	.word	0x08014421
 8013b68:	08015061 	.word	0x08015061
 8013b6c:	080144d9 	.word	0x080144d9
 8013b70:	08015061 	.word	0x08015061
 8013b74:	08015061 	.word	0x08015061
 8013b78:	08015061 	.word	0x08015061
 8013b7c:	08014535 	.word	0x08014535
 8013b80:	08015061 	.word	0x08015061
 8013b84:	08014591 	.word	0x08014591
 8013b88:	08015061 	.word	0x08015061
 8013b8c:	08015061 	.word	0x08015061
 8013b90:	08015061 	.word	0x08015061
 8013b94:	08015061 	.word	0x08015061
 8013b98:	08015061 	.word	0x08015061
 8013b9c:	08015061 	.word	0x08015061
 8013ba0:	08015061 	.word	0x08015061
 8013ba4:	08015061 	.word	0x08015061
 8013ba8:	08015061 	.word	0x08015061
 8013bac:	08015061 	.word	0x08015061
 8013bb0:	08015061 	.word	0x08015061
 8013bb4:	08015061 	.word	0x08015061
 8013bb8:	08015061 	.word	0x08015061
 8013bbc:	08015061 	.word	0x08015061
 8013bc0:	0801447d 	.word	0x0801447d
 8013bc4:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8013bc8:	2b24      	cmp	r3, #36	@ 0x24
 8013bca:	f201 8249 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013bce:	a201      	add	r2, pc, #4	@ (adr r2, 8013bd4 <Zigbee_CallBackProcessing+0x184>)
 8013bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bd4:	0801468f 	.word	0x0801468f
 8013bd8:	08015061 	.word	0x08015061
 8013bdc:	080146e7 	.word	0x080146e7
 8013be0:	08015061 	.word	0x08015061
 8013be4:	08014759 	.word	0x08014759
 8013be8:	08015061 	.word	0x08015061
 8013bec:	080147b1 	.word	0x080147b1
 8013bf0:	08015061 	.word	0x08015061
 8013bf4:	08014809 	.word	0x08014809
 8013bf8:	08015061 	.word	0x08015061
 8013bfc:	08014861 	.word	0x08014861
 8013c00:	08015061 	.word	0x08015061
 8013c04:	080148b9 	.word	0x080148b9
 8013c08:	08015061 	.word	0x08015061
 8013c0c:	0801490f 	.word	0x0801490f
 8013c10:	08015061 	.word	0x08015061
 8013c14:	08015061 	.word	0x08015061
 8013c18:	08015061 	.word	0x08015061
 8013c1c:	080145ed 	.word	0x080145ed
 8013c20:	08015061 	.word	0x08015061
 8013c24:	08014959 	.word	0x08014959
 8013c28:	08015061 	.word	0x08015061
 8013c2c:	080149b3 	.word	0x080149b3
 8013c30:	08015061 	.word	0x08015061
 8013c34:	08014a0d 	.word	0x08014a0d
 8013c38:	08015061 	.word	0x08015061
 8013c3c:	08014a81 	.word	0x08014a81
 8013c40:	08015061 	.word	0x08015061
 8013c44:	08014adb 	.word	0x08014adb
 8013c48:	08015061 	.word	0x08015061
 8013c4c:	08014b35 	.word	0x08014b35
 8013c50:	08015061 	.word	0x08015061
 8013c54:	08014b8f 	.word	0x08014b8f
 8013c58:	08015061 	.word	0x08015061
 8013c5c:	08014be9 	.word	0x08014be9
 8013c60:	08015061 	.word	0x08015061
 8013c64:	08014c43 	.word	0x08014c43
 8013c68:	3b0d      	subs	r3, #13
 8013c6a:	2b31      	cmp	r3, #49	@ 0x31
 8013c6c:	f201 81f8 	bhi.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013c70:	a201      	add	r2, pc, #4	@ (adr r2, 8013c78 <Zigbee_CallBackProcessing+0x228>)
 8013c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c76:	bf00      	nop
 8013c78:	08013d55 	.word	0x08013d55
 8013c7c:	08015061 	.word	0x08015061
 8013c80:	08015061 	.word	0x08015061
 8013c84:	08015061 	.word	0x08015061
 8013c88:	08015061 	.word	0x08015061
 8013c8c:	08013dbb 	.word	0x08013dbb
 8013c90:	08015061 	.word	0x08015061
 8013c94:	08015061 	.word	0x08015061
 8013c98:	08015061 	.word	0x08015061
 8013c9c:	08015061 	.word	0x08015061
 8013ca0:	08015061 	.word	0x08015061
 8013ca4:	08015061 	.word	0x08015061
 8013ca8:	08015061 	.word	0x08015061
 8013cac:	08013e2f 	.word	0x08013e2f
 8013cb0:	08015061 	.word	0x08015061
 8013cb4:	08015061 	.word	0x08015061
 8013cb8:	08013e8b 	.word	0x08013e8b
 8013cbc:	08015061 	.word	0x08015061
 8013cc0:	08013ef3 	.word	0x08013ef3
 8013cc4:	08015061 	.word	0x08015061
 8013cc8:	08013f5b 	.word	0x08013f5b
 8013ccc:	08015061 	.word	0x08015061
 8013cd0:	08013fc3 	.word	0x08013fc3
 8013cd4:	08015061 	.word	0x08015061
 8013cd8:	08015061 	.word	0x08015061
 8013cdc:	0801402b 	.word	0x0801402b
 8013ce0:	08015061 	.word	0x08015061
 8013ce4:	08015061 	.word	0x08015061
 8013ce8:	080140ad 	.word	0x080140ad
 8013cec:	08015061 	.word	0x08015061
 8013cf0:	08014115 	.word	0x08014115
 8013cf4:	08015061 	.word	0x08015061
 8013cf8:	08015061 	.word	0x08015061
 8013cfc:	08015061 	.word	0x08015061
 8013d00:	08014133 	.word	0x08014133
 8013d04:	08015061 	.word	0x08015061
 8013d08:	08015061 	.word	0x08015061
 8013d0c:	08015061 	.word	0x08015061
 8013d10:	0801418b 	.word	0x0801418b
 8013d14:	08015061 	.word	0x08015061
 8013d18:	08015061 	.word	0x08015061
 8013d1c:	08015061 	.word	0x08015061
 8013d20:	08015061 	.word	0x08015061
 8013d24:	08015061 	.word	0x08015061
 8013d28:	080141db 	.word	0x080141db
 8013d2c:	08015061 	.word	0x08015061
 8013d30:	08014233 	.word	0x08014233
 8013d34:	08015061 	.word	0x08015061
 8013d38:	0801428b 	.word	0x0801428b
 8013d3c:	0801500d 	.word	0x0801500d
 8013d40:	f5b3 7f93 	cmp.w	r3, #294	@ 0x126
 8013d44:	f081 818c 	bcs.w	8015060 <Zigbee_CallBackProcessing+0x1610>
 8013d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013d4c:	f63f af3a 	bhi.w	8013bc4 <Zigbee_CallBackProcessing+0x174>
 8013d50:	f001 b986 	b.w	8015060 <Zigbee_CallBackProcessing+0x1610>
        case MSG_M0TOM4_ZB_DESTROY_CB:
            zb_ipc_globals.zb = NULL;
 8013d54:	4bbb      	ldr	r3, [pc, #748]	@ (8014044 <Zigbee_CallBackProcessing+0x5f4>)
 8013d56:	2200      	movs	r2, #0
 8013d58:	601a      	str	r2, [r3, #0]
            assert(p_notification->Size == 1);
 8013d5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013d5e:	685b      	ldr	r3, [r3, #4]
 8013d60:	2b01      	cmp	r3, #1
 8013d62:	d006      	beq.n	8013d72 <Zigbee_CallBackProcessing+0x322>
 8013d64:	4bb8      	ldr	r3, [pc, #736]	@ (8014048 <Zigbee_CallBackProcessing+0x5f8>)
 8013d66:	4ab9      	ldr	r2, [pc, #740]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8013d68:	f640 51ed 	movw	r1, #3565	@ 0xded
 8013d6c:	48b8      	ldr	r0, [pc, #736]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 8013d6e:	f002 ff8f 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[0];
 8013d72:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013d76:	689b      	ldr	r3, [r3, #8]
 8013d78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013d7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	f001 8171 	beq.w	8015068 <Zigbee_CallBackProcessing+0x1618>
 8013d86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	f001 816b 	beq.w	8015068 <Zigbee_CallBackProcessing+0x1618>
                void (*callback)(void *arg);

                callback = (void (*)(void *arg))info->callback;
 8013d92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013d96:	681a      	ldr	r2, [r3, #0]
 8013d98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013d9c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8013da0:	601a      	str	r2, [r3, #0]
                callback(info->arg);
 8013da2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013da6:	685a      	ldr	r2, [r3, #4]
 8013da8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013dac:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	4610      	mov	r0, r2
 8013db4:	4798      	blx	r3
            }
            break;
 8013db6:	f001 b957 	b.w	8015068 <Zigbee_CallBackProcessing+0x1618>
        case MSG_M0TOM4_FILTER_MSG_CB:
        {
            struct zb_msg_filter_cb_info_t *cb_info;
            enum zb_msg_filter_rc filter_rc;

            assert(p_notification->Size == 3);
 8013dba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013dbe:	685b      	ldr	r3, [r3, #4]
 8013dc0:	2b03      	cmp	r3, #3
 8013dc2:	d006      	beq.n	8013dd2 <Zigbee_CallBackProcessing+0x382>
 8013dc4:	4ba3      	ldr	r3, [pc, #652]	@ (8014054 <Zigbee_CallBackProcessing+0x604>)
 8013dc6:	4aa1      	ldr	r2, [pc, #644]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8013dc8:	f640 51fc 	movw	r1, #3580	@ 0xdfc
 8013dcc:	48a0      	ldr	r0, [pc, #640]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 8013dce:	f002 ff5f 	bl	8016c90 <__assert_func>
            cb_info = (struct zb_msg_filter_cb_info_t *)p_notification->Data[2];
 8013dd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013dd6:	691a      	ldr	r2, [r3, #16]
 8013dd8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013ddc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013de0:	601a      	str	r2, [r3, #0]
            filter_rc = cb_info->callback(zb_ipc_globals.zb, (uint32_t)p_notification->Data[0],
 8013de2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013de6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	685d      	ldr	r5, [r3, #4]
 8013dee:	4b95      	ldr	r3, [pc, #596]	@ (8014044 <Zigbee_CallBackProcessing+0x5f4>)
 8013df0:	6818      	ldr	r0, [r3, #0]
 8013df2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013df6:	6899      	ldr	r1, [r3, #8]
                    (void *)p_notification->Data[1], cb_info->arg);
 8013df8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013dfc:	68db      	ldr	r3, [r3, #12]
            filter_rc = cb_info->callback(zb_ipc_globals.zb, (uint32_t)p_notification->Data[0],
 8013dfe:	461e      	mov	r6, r3
 8013e00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e04:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	689b      	ldr	r3, [r3, #8]
 8013e0c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8013e10:	f2a2 141d 	subw	r4, r2, #285	@ 0x11d
 8013e14:	4632      	mov	r2, r6
 8013e16:	47a8      	blx	r5
 8013e18:	4603      	mov	r3, r0
 8013e1a:	7023      	strb	r3, [r4, #0]
            retval = (uint32_t)filter_rc;
 8013e1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e20:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8013e24:	781b      	ldrb	r3, [r3, #0]
 8013e26:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 8013e2a:	f001 b980 	b.w	801512e <Zigbee_CallBackProcessing+0x16de>

        case MSG_M0TOM4_TIMER_CB:
        {
            struct ZbTimerT *timer;

            assert(p_notification->Size == 1);
 8013e2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013e32:	685b      	ldr	r3, [r3, #4]
 8013e34:	2b01      	cmp	r3, #1
 8013e36:	d006      	beq.n	8013e46 <Zigbee_CallBackProcessing+0x3f6>
 8013e38:	4b83      	ldr	r3, [pc, #524]	@ (8014048 <Zigbee_CallBackProcessing+0x5f8>)
 8013e3a:	4a84      	ldr	r2, [pc, #528]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8013e3c:	f640 6108 	movw	r1, #3592	@ 0xe08
 8013e40:	4883      	ldr	r0, [pc, #524]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 8013e42:	f002 ff25 	bl	8016c90 <__assert_func>
            timer = (struct ZbTimerT *)p_notification->Data[0];
 8013e46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013e4a:	689a      	ldr	r2, [r3, #8]
 8013e4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e50:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8013e54:	601a      	str	r2, [r3, #0]
            if (timer->callback != NULL) {
 8013e56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e5a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	f001 8102 	beq.w	801506c <Zigbee_CallBackProcessing+0x161c>
                timer->callback(NULL, timer->arg);
 8013e68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013e6c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8013e70:	681b      	ldr	r3, [r3, #0]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8013e78:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8013e7c:	6812      	ldr	r2, [r2, #0]
 8013e7e:	6852      	ldr	r2, [r2, #4]
 8013e80:	4611      	mov	r1, r2
 8013e82:	2000      	movs	r0, #0
 8013e84:	4798      	blx	r3
            }
            break;
 8013e86:	f001 b8f1 	b.w	801506c <Zigbee_CallBackProcessing+0x161c>
        }

        case MSG_M0TOM4_STARTUP_CB:
            assert(p_notification->Size == 2);
 8013e8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013e8e:	685b      	ldr	r3, [r3, #4]
 8013e90:	2b02      	cmp	r3, #2
 8013e92:	d006      	beq.n	8013ea2 <Zigbee_CallBackProcessing+0x452>
 8013e94:	4b70      	ldr	r3, [pc, #448]	@ (8014058 <Zigbee_CallBackProcessing+0x608>)
 8013e96:	4a6d      	ldr	r2, [pc, #436]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8013e98:	f640 6111 	movw	r1, #3601	@ 0xe11
 8013e9c:	486c      	ldr	r0, [pc, #432]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 8013e9e:	f002 fef7 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8013ea2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013ea6:	68db      	ldr	r3, [r3, #12]
 8013ea8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013eac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	f001 80dd 	beq.w	8015070 <Zigbee_CallBackProcessing+0x1620>
 8013eb6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013eba:	681b      	ldr	r3, [r3, #0]
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	f001 80d7 	beq.w	8015070 <Zigbee_CallBackProcessing+0x1620>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8013ec2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013ec6:	681a      	ldr	r2, [r3, #0]
 8013ec8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013ecc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013ed0:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8013ed2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013ed6:	689b      	ldr	r3, [r3, #8]
 8013ed8:	b2da      	uxtb	r2, r3
 8013eda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013ede:	6859      	ldr	r1, [r3, #4]
 8013ee0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013ee4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	4610      	mov	r0, r2
 8013eec:	4798      	blx	r3
            }
            break;
 8013eee:	f001 b8bf 	b.w	8015070 <Zigbee_CallBackProcessing+0x1620>

        case MSG_M0TOM4_STARTUP_REJOIN_CB:
            assert(p_notification->Size == 2);
 8013ef2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013ef6:	685b      	ldr	r3, [r3, #4]
 8013ef8:	2b02      	cmp	r3, #2
 8013efa:	d006      	beq.n	8013f0a <Zigbee_CallBackProcessing+0x4ba>
 8013efc:	4b56      	ldr	r3, [pc, #344]	@ (8014058 <Zigbee_CallBackProcessing+0x608>)
 8013efe:	4a53      	ldr	r2, [pc, #332]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8013f00:	f640 611c 	movw	r1, #3612	@ 0xe1c
 8013f04:	4852      	ldr	r0, [pc, #328]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 8013f06:	f002 fec3 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8013f0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013f0e:	68db      	ldr	r3, [r3, #12]
 8013f10:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013f14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	f001 80ab 	beq.w	8015074 <Zigbee_CallBackProcessing+0x1624>
 8013f1e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	f001 80a5 	beq.w	8015074 <Zigbee_CallBackProcessing+0x1624>
                void (*callback)(struct ZbNlmeJoinConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeJoinConfT *conf, void *arg))info->callback;
 8013f2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f2e:	681a      	ldr	r2, [r3, #0]
 8013f30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f34:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8013f38:	601a      	str	r2, [r3, #0]
                callback((struct ZbNlmeJoinConfT *)p_notification->Data[0], info->arg);
 8013f3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013f3e:	689b      	ldr	r3, [r3, #8]
 8013f40:	4618      	mov	r0, r3
 8013f42:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f46:	685a      	ldr	r2, [r3, #4]
 8013f48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f4c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8013f50:	681b      	ldr	r3, [r3, #0]
 8013f52:	4611      	mov	r1, r2
 8013f54:	4798      	blx	r3
            }
            break;
 8013f56:	f001 b88d 	b.w	8015074 <Zigbee_CallBackProcessing+0x1624>

        case MSG_M0TOM4_STARTUP_PERSIST_CB:
            assert(p_notification->Size == 2);
 8013f5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013f5e:	685b      	ldr	r3, [r3, #4]
 8013f60:	2b02      	cmp	r3, #2
 8013f62:	d006      	beq.n	8013f72 <Zigbee_CallBackProcessing+0x522>
 8013f64:	4b3c      	ldr	r3, [pc, #240]	@ (8014058 <Zigbee_CallBackProcessing+0x608>)
 8013f66:	4a39      	ldr	r2, [pc, #228]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8013f68:	f640 6127 	movw	r1, #3623	@ 0xe27
 8013f6c:	4838      	ldr	r0, [pc, #224]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 8013f6e:	f002 fe8f 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8013f72:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013f76:	68db      	ldr	r3, [r3, #12]
 8013f78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013f7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	f001 8079 	beq.w	8015078 <Zigbee_CallBackProcessing+0x1628>
 8013f86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	f001 8073 	beq.w	8015078 <Zigbee_CallBackProcessing+0x1628>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8013f92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013f96:	681a      	ldr	r2, [r3, #0]
 8013f98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013f9c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013fa0:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8013fa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013fa6:	689b      	ldr	r3, [r3, #8]
 8013fa8:	b2da      	uxtb	r2, r3
 8013faa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013fae:	6859      	ldr	r1, [r3, #4]
 8013fb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8013fb4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013fb8:	681b      	ldr	r3, [r3, #0]
 8013fba:	4610      	mov	r0, r2
 8013fbc:	4798      	blx	r3
            }
            break;
 8013fbe:	f001 b85b 	b.w	8015078 <Zigbee_CallBackProcessing+0x1628>

        case MSG_M0TOM4_STARTUP_FINDBIND_CB:
            assert(p_notification->Size == 2);
 8013fc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013fc6:	685b      	ldr	r3, [r3, #4]
 8013fc8:	2b02      	cmp	r3, #2
 8013fca:	d006      	beq.n	8013fda <Zigbee_CallBackProcessing+0x58a>
 8013fcc:	4b22      	ldr	r3, [pc, #136]	@ (8014058 <Zigbee_CallBackProcessing+0x608>)
 8013fce:	4a1f      	ldr	r2, [pc, #124]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8013fd0:	f640 6132 	movw	r1, #3634	@ 0xe32
 8013fd4:	481e      	ldr	r0, [pc, #120]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 8013fd6:	f002 fe5b 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8013fda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013fde:	68db      	ldr	r3, [r3, #12]
 8013fe0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8013fe4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	f001 8047 	beq.w	801507c <Zigbee_CallBackProcessing+0x162c>
 8013fee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013ff2:	681b      	ldr	r3, [r3, #0]
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	f001 8041 	beq.w	801507c <Zigbee_CallBackProcessing+0x162c>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8013ffa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8013ffe:	681a      	ldr	r2, [r3, #0]
 8014000:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014004:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8014008:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 801400a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801400e:	689b      	ldr	r3, [r3, #8]
 8014010:	b2da      	uxtb	r2, r3
 8014012:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014016:	6859      	ldr	r1, [r3, #4]
 8014018:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801401c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	4610      	mov	r0, r2
 8014024:	4798      	blx	r3
            }
            break;
 8014026:	f001 b829 	b.w	801507c <Zigbee_CallBackProcessing+0x162c>

        case MSG_M0TOM4_STARTUP_TCSO_CB:
            assert(p_notification->Size == 2);
 801402a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801402e:	685b      	ldr	r3, [r3, #4]
 8014030:	2b02      	cmp	r3, #2
 8014032:	d013      	beq.n	801405c <Zigbee_CallBackProcessing+0x60c>
 8014034:	4b08      	ldr	r3, [pc, #32]	@ (8014058 <Zigbee_CallBackProcessing+0x608>)
 8014036:	4a05      	ldr	r2, [pc, #20]	@ (801404c <Zigbee_CallBackProcessing+0x5fc>)
 8014038:	f640 613d 	movw	r1, #3645	@ 0xe3d
 801403c:	4804      	ldr	r0, [pc, #16]	@ (8014050 <Zigbee_CallBackProcessing+0x600>)
 801403e:	f002 fe27 	bl	8016c90 <__assert_func>
 8014042:	bf00      	nop
 8014044:	2000057c 	.word	0x2000057c
 8014048:	080192b0 	.word	0x080192b0
 801404c:	0801a0b0 	.word	0x0801a0b0
 8014050:	08019220 	.word	0x08019220
 8014054:	080192cc 	.word	0x080192cc
 8014058:	080192e8 	.word	0x080192e8
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801405c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014060:	68db      	ldr	r3, [r3, #12]
 8014062:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014066:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801406a:	2b00      	cmp	r3, #0
 801406c:	f001 8008 	beq.w	8015080 <Zigbee_CallBackProcessing+0x1630>
 8014070:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	2b00      	cmp	r3, #0
 8014078:	f001 8002 	beq.w	8015080 <Zigbee_CallBackProcessing+0x1630>
                void (*callback)(enum ZbTcsoStatusT status, void *arg);

                callback = (void (*)(enum ZbTcsoStatusT status, void *arg))info->callback;
 801407c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014080:	681a      	ldr	r2, [r3, #0]
 8014082:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014086:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801408a:	601a      	str	r2, [r3, #0]
                callback((enum ZbTcsoStatusT)p_notification->Data[0], info->arg);
 801408c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014090:	689b      	ldr	r3, [r3, #8]
 8014092:	b2da      	uxtb	r2, r3
 8014094:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014098:	6859      	ldr	r1, [r3, #4]
 801409a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801409e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80140a2:	681b      	ldr	r3, [r3, #0]
 80140a4:	4610      	mov	r0, r2
 80140a6:	4798      	blx	r3
            }
            break;
 80140a8:	f000 bfea 	b.w	8015080 <Zigbee_CallBackProcessing+0x1630>

        case MSG_M0TOM4_STARTUP_TC_REJOIN_CB:
            assert(p_notification->Size == 2);
 80140ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80140b0:	685b      	ldr	r3, [r3, #4]
 80140b2:	2b02      	cmp	r3, #2
 80140b4:	d006      	beq.n	80140c4 <Zigbee_CallBackProcessing+0x674>
 80140b6:	4bc2      	ldr	r3, [pc, #776]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 80140b8:	4ac2      	ldr	r2, [pc, #776]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 80140ba:	f640 6148 	movw	r1, #3656	@ 0xe48
 80140be:	48c2      	ldr	r0, [pc, #776]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 80140c0:	f002 fde6 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80140c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80140c8:	68db      	ldr	r3, [r3, #12]
 80140ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80140ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	f000 87d6 	beq.w	8015084 <Zigbee_CallBackProcessing+0x1634>
 80140d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80140dc:	681b      	ldr	r3, [r3, #0]
 80140de:	2b00      	cmp	r3, #0
 80140e0:	f000 87d0 	beq.w	8015084 <Zigbee_CallBackProcessing+0x1634>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 80140e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80140e8:	681a      	ldr	r2, [r3, #0]
 80140ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80140ee:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80140f2:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 80140f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80140f8:	689b      	ldr	r3, [r3, #8]
 80140fa:	b2da      	uxtb	r2, r3
 80140fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014100:	6859      	ldr	r1, [r3, #4]
 8014102:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8014106:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 801410a:	681b      	ldr	r3, [r3, #0]
 801410c:	4610      	mov	r0, r2
 801410e:	4798      	blx	r3
            }
            break;
 8014110:	f000 bfb8 	b.w	8015084 <Zigbee_CallBackProcessing+0x1634>

        case MSG_M0TOM4_PERSIST_CB:
            if (zb_persist_cb != NULL) {
 8014114:	4bad      	ldr	r3, [pc, #692]	@ (80143cc <Zigbee_CallBackProcessing+0x97c>)
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	2b00      	cmp	r3, #0
 801411a:	f000 87b5 	beq.w	8015088 <Zigbee_CallBackProcessing+0x1638>
                zb_persist_cb(zb_ipc_globals.zb, zb_persist_arg);
 801411e:	4bab      	ldr	r3, [pc, #684]	@ (80143cc <Zigbee_CallBackProcessing+0x97c>)
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	4aab      	ldr	r2, [pc, #684]	@ (80143d0 <Zigbee_CallBackProcessing+0x980>)
 8014124:	6812      	ldr	r2, [r2, #0]
 8014126:	49ab      	ldr	r1, [pc, #684]	@ (80143d4 <Zigbee_CallBackProcessing+0x984>)
 8014128:	6809      	ldr	r1, [r1, #0]
 801412a:	4610      	mov	r0, r2
 801412c:	4798      	blx	r3
            }
            break;
 801412e:	f000 bfab 	b.w	8015088 <Zigbee_CallBackProcessing+0x1638>

        case MSG_M0TOM4_ZB_LEAVE_CB:
            assert(p_notification->Size == 2);
 8014132:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014136:	685b      	ldr	r3, [r3, #4]
 8014138:	2b02      	cmp	r3, #2
 801413a:	d006      	beq.n	801414a <Zigbee_CallBackProcessing+0x6fa>
 801413c:	4ba0      	ldr	r3, [pc, #640]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 801413e:	4aa1      	ldr	r2, [pc, #644]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 8014140:	f640 6159 	movw	r1, #3673	@ 0xe59
 8014144:	48a0      	ldr	r0, [pc, #640]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 8014146:	f002 fda3 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801414a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801414e:	68db      	ldr	r3, [r3, #12]
 8014150:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014154:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014158:	2b00      	cmp	r3, #0
 801415a:	f000 8797 	beq.w	801508c <Zigbee_CallBackProcessing+0x163c>
 801415e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	2b00      	cmp	r3, #0
 8014166:	f000 8791 	beq.w	801508c <Zigbee_CallBackProcessing+0x163c>
                void (*callback)(struct ZbNlmeLeaveConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeLeaveConfT *conf, void *arg))info->callback;
 801416a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	637b      	str	r3, [r7, #52]	@ 0x34
                callback((struct ZbNlmeLeaveConfT *)p_notification->Data[0], info->arg);
 8014172:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014176:	689b      	ldr	r3, [r3, #8]
 8014178:	4618      	mov	r0, r3
 801417a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801417e:	685a      	ldr	r2, [r3, #4]
 8014180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014182:	4611      	mov	r1, r2
 8014184:	4798      	blx	r3
            }
            break;
 8014186:	f000 bf81 	b.w	801508c <Zigbee_CallBackProcessing+0x163c>

        case MSG_M0TOM4_ZB_STATE_PAUSE_CB:
            assert(p_notification->Size == 1);
 801418a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801418e:	685b      	ldr	r3, [r3, #4]
 8014190:	2b01      	cmp	r3, #1
 8014192:	d006      	beq.n	80141a2 <Zigbee_CallBackProcessing+0x752>
 8014194:	4b90      	ldr	r3, [pc, #576]	@ (80143d8 <Zigbee_CallBackProcessing+0x988>)
 8014196:	4a8b      	ldr	r2, [pc, #556]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 8014198:	f640 6164 	movw	r1, #3684	@ 0xe64
 801419c:	488a      	ldr	r0, [pc, #552]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 801419e:	f002 fd77 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[0];
 80141a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80141a6:	689b      	ldr	r3, [r3, #8]
 80141a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80141ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	f000 876d 	beq.w	8015090 <Zigbee_CallBackProcessing+0x1640>
 80141b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	f000 8767 	beq.w	8015090 <Zigbee_CallBackProcessing+0x1640>
                void (*callback)(void *arg);

                callback = (void (*)(void *arg))info->callback;
 80141c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	63bb      	str	r3, [r7, #56]	@ 0x38
                callback(info->arg);
 80141ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80141ce:	685a      	ldr	r2, [r3, #4]
 80141d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80141d2:	4610      	mov	r0, r2
 80141d4:	4798      	blx	r3
            }
            break;
 80141d6:	f000 bf5b 	b.w	8015090 <Zigbee_CallBackProcessing+0x1640>

        /* void (*callback)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_GET_GRP_CB:
            assert(p_notification->Size == 2);
 80141da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80141de:	685b      	ldr	r3, [r3, #4]
 80141e0:	2b02      	cmp	r3, #2
 80141e2:	d006      	beq.n	80141f2 <Zigbee_CallBackProcessing+0x7a2>
 80141e4:	4b76      	ldr	r3, [pc, #472]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 80141e6:	4a77      	ldr	r2, [pc, #476]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 80141e8:	f44f 6167 	mov.w	r1, #3696	@ 0xe70
 80141ec:	4876      	ldr	r0, [pc, #472]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 80141ee:	f002 fd4f 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80141f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80141f6:	68db      	ldr	r3, [r3, #12]
 80141f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80141fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014200:	2b00      	cmp	r3, #0
 8014202:	f000 8747 	beq.w	8015094 <Zigbee_CallBackProcessing+0x1644>
 8014206:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	2b00      	cmp	r3, #0
 801420e:	f000 8741 	beq.w	8015094 <Zigbee_CallBackProcessing+0x1644>
                void (*callback)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg);

                callback = (void (*)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg))info->callback;
 8014212:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014216:	681b      	ldr	r3, [r3, #0]
 8014218:	63fb      	str	r3, [r7, #60]	@ 0x3c
                callback((struct ZbTlGetGroupIdsRspCmd *)p_notification->Data[0], info->arg);
 801421a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801421e:	689b      	ldr	r3, [r3, #8]
 8014220:	4618      	mov	r0, r3
 8014222:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014226:	685a      	ldr	r2, [r3, #4]
 8014228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801422a:	4611      	mov	r1, r2
 801422c:	4798      	blx	r3
            }
            break;
 801422e:	f000 bf31 	b.w	8015094 <Zigbee_CallBackProcessing+0x1644>

        /* void (*callback)(struct ZbTlGetEpListRspCmd *rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_GET_EPLIST_CB:
            assert(p_notification->Size == 2);
 8014232:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014236:	685b      	ldr	r3, [r3, #4]
 8014238:	2b02      	cmp	r3, #2
 801423a:	d006      	beq.n	801424a <Zigbee_CallBackProcessing+0x7fa>
 801423c:	4b60      	ldr	r3, [pc, #384]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 801423e:	4a61      	ldr	r2, [pc, #388]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 8014240:	f640 617c 	movw	r1, #3708	@ 0xe7c
 8014244:	4860      	ldr	r0, [pc, #384]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 8014246:	f002 fd23 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801424a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801424e:	68db      	ldr	r3, [r3, #12]
 8014250:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014254:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014258:	2b00      	cmp	r3, #0
 801425a:	f000 871d 	beq.w	8015098 <Zigbee_CallBackProcessing+0x1648>
 801425e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	2b00      	cmp	r3, #0
 8014266:	f000 8717 	beq.w	8015098 <Zigbee_CallBackProcessing+0x1648>
                void (*callback)(struct ZbTlGetEpListRspCmd *rsp, void *arg);

                callback = (void (*)(struct ZbTlGetEpListRspCmd *rsp, void *arg))info->callback;
 801426a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	643b      	str	r3, [r7, #64]	@ 0x40
                callback((struct ZbTlGetEpListRspCmd *)p_notification->Data[0], info->arg);
 8014272:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014276:	689b      	ldr	r3, [r3, #8]
 8014278:	4618      	mov	r0, r3
 801427a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801427e:	685a      	ldr	r2, [r3, #4]
 8014280:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014282:	4611      	mov	r1, r2
 8014284:	4798      	blx	r3
            }
            break;
 8014286:	f000 bf07 	b.w	8015098 <Zigbee_CallBackProcessing+0x1648>

        /* void (*callback)(struct ZbZclCommandRspT *zcl_rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_SEND_EPINFO_CB:
            assert(p_notification->Size == 2);
 801428a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801428e:	685b      	ldr	r3, [r3, #4]
 8014290:	2b02      	cmp	r3, #2
 8014292:	d006      	beq.n	80142a2 <Zigbee_CallBackProcessing+0x852>
 8014294:	4b4a      	ldr	r3, [pc, #296]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 8014296:	4a4b      	ldr	r2, [pc, #300]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 8014298:	f640 6188 	movw	r1, #3720	@ 0xe88
 801429c:	484a      	ldr	r0, [pc, #296]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 801429e:	f002 fcf7 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80142a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80142a6:	68db      	ldr	r3, [r3, #12]
 80142a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80142ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	f000 86f3 	beq.w	801509c <Zigbee_CallBackProcessing+0x164c>
 80142b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	2b00      	cmp	r3, #0
 80142be:	f000 86ed 	beq.w	801509c <Zigbee_CallBackProcessing+0x164c>
                void (*callback)(struct ZbZclCommandRspT *rsp, void *arg);

                callback = (void (*)(struct ZbZclCommandRspT *rsp, void *arg))info->callback;
 80142c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	647b      	str	r3, [r7, #68]	@ 0x44
                callback((struct ZbZclCommandRspT *)p_notification->Data[0], info->arg);
 80142ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80142ce:	689b      	ldr	r3, [r3, #8]
 80142d0:	4618      	mov	r0, r3
 80142d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80142d6:	685a      	ldr	r2, [r3, #4]
 80142d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80142da:	4611      	mov	r1, r2
 80142dc:	4798      	blx	r3
            }
            break;
 80142de:	f000 bedd 	b.w	801509c <Zigbee_CallBackProcessing+0x164c>

        case MSG_M0TOM4_APSDE_DATA_REQ_CB:
            assert(p_notification->Size == 2);
 80142e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80142e6:	685b      	ldr	r3, [r3, #4]
 80142e8:	2b02      	cmp	r3, #2
 80142ea:	d006      	beq.n	80142fa <Zigbee_CallBackProcessing+0x8aa>
 80142ec:	4b34      	ldr	r3, [pc, #208]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 80142ee:	4a35      	ldr	r2, [pc, #212]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 80142f0:	f640 6193 	movw	r1, #3731	@ 0xe93
 80142f4:	4834      	ldr	r0, [pc, #208]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 80142f6:	f002 fccb 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80142fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80142fe:	68db      	ldr	r3, [r3, #12]
 8014300:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014304:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014308:	2b00      	cmp	r3, #0
 801430a:	f000 86c9 	beq.w	80150a0 <Zigbee_CallBackProcessing+0x1650>
 801430e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	2b00      	cmp	r3, #0
 8014316:	f000 86c3 	beq.w	80150a0 <Zigbee_CallBackProcessing+0x1650>
                void (*callback)(struct ZbApsdeDataConfT *conf, void *arg);

                callback = (void (*)(struct ZbApsdeDataConfT *conf, void *arg))info->callback;
 801431a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
                callback((struct ZbApsdeDataConfT *)p_notification->Data[0], info->arg);
 8014324:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014328:	689b      	ldr	r3, [r3, #8]
 801432a:	4618      	mov	r0, r3
 801432c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014330:	685a      	ldr	r2, [r3, #4]
 8014332:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8014336:	4611      	mov	r1, r2
 8014338:	4798      	blx	r3
            }
            break;
 801433a:	f000 beb1 	b.w	80150a0 <Zigbee_CallBackProcessing+0x1650>

        case MSG_M0TOM4_APS_FILTER_ENDPOINT_CB:
        {
            struct ZbApsdeDataIndT *data_ind;
            struct aps_filter_cb_t *aps_filter_cb;
            int err = ZB_APS_FILTER_CONTINUE;
 801433e:	2300      	movs	r3, #0
 8014340:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

            assert(p_notification->Size == 2);
 8014344:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014348:	685b      	ldr	r3, [r3, #4]
 801434a:	2b02      	cmp	r3, #2
 801434c:	d006      	beq.n	801435c <Zigbee_CallBackProcessing+0x90c>
 801434e:	4b1c      	ldr	r3, [pc, #112]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 8014350:	4a1c      	ldr	r2, [pc, #112]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 8014352:	f640 61a3 	movw	r1, #3747	@ 0xea3
 8014356:	481c      	ldr	r0, [pc, #112]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 8014358:	f002 fc9a 	bl	8016c90 <__assert_func>
            data_ind = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 801435c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014360:	689b      	ldr	r3, [r3, #8]
 8014362:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
            aps_filter_cb = (struct aps_filter_cb_t *)p_notification->Data[1];
 8014366:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801436a:	68db      	ldr	r3, [r3, #12]
 801436c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
            if (aps_filter_cb->callback != NULL) {
 8014370:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014374:	685b      	ldr	r3, [r3, #4]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d00b      	beq.n	8014392 <Zigbee_CallBackProcessing+0x942>
                err = aps_filter_cb->callback(data_ind, aps_filter_cb->cb_arg);
 801437a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801437e:	685b      	ldr	r3, [r3, #4]
 8014380:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8014384:	6892      	ldr	r2, [r2, #8]
 8014386:	4611      	mov	r1, r2
 8014388:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 801438c:	4798      	blx	r3
 801438e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014392:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8014396:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801439a:	60da      	str	r2, [r3, #12]
            break;
 801439c:	f000 bec7 	b.w	801512e <Zigbee_CallBackProcessing+0x16de>

        case MSG_M0TOM4_APS_FILTER_CLUSTER_CB:
        {
            struct ZbApsdeDataIndT *data_ind;
            struct aps_filter_cb_t *aps_filter_cb;
            int err = ZB_APS_FILTER_CONTINUE;
 80143a0:	2300      	movs	r3, #0
 80143a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

            assert(p_notification->Size == 2);
 80143a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80143aa:	685b      	ldr	r3, [r3, #4]
 80143ac:	2b02      	cmp	r3, #2
 80143ae:	d015      	beq.n	80143dc <Zigbee_CallBackProcessing+0x98c>
 80143b0:	4b03      	ldr	r3, [pc, #12]	@ (80143c0 <Zigbee_CallBackProcessing+0x970>)
 80143b2:	4a04      	ldr	r2, [pc, #16]	@ (80143c4 <Zigbee_CallBackProcessing+0x974>)
 80143b4:	f640 61b4 	movw	r1, #3764	@ 0xeb4
 80143b8:	4803      	ldr	r0, [pc, #12]	@ (80143c8 <Zigbee_CallBackProcessing+0x978>)
 80143ba:	f002 fc69 	bl	8016c90 <__assert_func>
 80143be:	bf00      	nop
 80143c0:	080192e8 	.word	0x080192e8
 80143c4:	0801a0b0 	.word	0x0801a0b0
 80143c8:	08019220 	.word	0x08019220
 80143cc:	2000056c 	.word	0x2000056c
 80143d0:	2000057c 	.word	0x2000057c
 80143d4:	20000570 	.word	0x20000570
 80143d8:	080192b0 	.word	0x080192b0
            data_ind = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 80143dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80143e0:	689b      	ldr	r3, [r3, #8]
 80143e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            aps_filter_cb = (struct aps_filter_cb_t *)p_notification->Data[1];
 80143e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80143ea:	68db      	ldr	r3, [r3, #12]
 80143ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            if (aps_filter_cb->callback != NULL) {
 80143f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80143f4:	685b      	ldr	r3, [r3, #4]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d00b      	beq.n	8014412 <Zigbee_CallBackProcessing+0x9c2>
                err = aps_filter_cb->callback(data_ind, aps_filter_cb->cb_arg);
 80143fa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80143fe:	685b      	ldr	r3, [r3, #4]
 8014400:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8014404:	6892      	ldr	r2, [r2, #8]
 8014406:	4611      	mov	r1, r2
 8014408:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 801440c:	4798      	blx	r3
 801440e:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014412:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8014416:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801441a:	60da      	str	r2, [r3, #12]
            break;
 801441c:	f000 be87 	b.w	801512e <Zigbee_CallBackProcessing+0x16de>
        }

        case MSG_M0TOM4_NLME_NET_DISC_CB:
            assert(p_notification->Size == 2);
 8014420:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014424:	685b      	ldr	r3, [r3, #4]
 8014426:	2b02      	cmp	r3, #2
 8014428:	d006      	beq.n	8014438 <Zigbee_CallBackProcessing+0x9e8>
 801442a:	4bc5      	ldr	r3, [pc, #788]	@ (8014740 <Zigbee_CallBackProcessing+0xcf0>)
 801442c:	4ac5      	ldr	r2, [pc, #788]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 801442e:	f44f 616c 	mov.w	r1, #3776	@ 0xec0
 8014432:	48c5      	ldr	r0, [pc, #788]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 8014434:	f002 fc2c 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014438:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801443c:	68db      	ldr	r3, [r3, #12]
 801443e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014442:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014446:	2b00      	cmp	r3, #0
 8014448:	f000 862c 	beq.w	80150a4 <Zigbee_CallBackProcessing+0x1654>
 801444c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	2b00      	cmp	r3, #0
 8014454:	f000 8626 	beq.w	80150a4 <Zigbee_CallBackProcessing+0x1654>
                void (*callback)(struct ZbNlmeNetDiscConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeNetDiscConfT *conf, void *arg))info->callback;
 8014458:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                callback((struct ZbNlmeNetDiscConfT *)p_notification->Data[0], info->arg);
 8014462:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014466:	689b      	ldr	r3, [r3, #8]
 8014468:	4618      	mov	r0, r3
 801446a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801446e:	685a      	ldr	r2, [r3, #4]
 8014470:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8014474:	4611      	mov	r1, r2
 8014476:	4798      	blx	r3
            }
            break;
 8014478:	f000 be14 	b.w	80150a4 <Zigbee_CallBackProcessing+0x1654>

#ifndef CONFIG_ZB_ENDNODE
        case MSG_M0TOM4_NLME_ED_SCAN_CB:
            assert(p_notification->Size == 2);
 801447c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014480:	685b      	ldr	r3, [r3, #4]
 8014482:	2b02      	cmp	r3, #2
 8014484:	d006      	beq.n	8014494 <Zigbee_CallBackProcessing+0xa44>
 8014486:	4bae      	ldr	r3, [pc, #696]	@ (8014740 <Zigbee_CallBackProcessing+0xcf0>)
 8014488:	4aae      	ldr	r2, [pc, #696]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 801448a:	f640 61cc 	movw	r1, #3788	@ 0xecc
 801448e:	48ae      	ldr	r0, [pc, #696]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 8014490:	f002 fbfe 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014494:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014498:	68db      	ldr	r3, [r3, #12]
 801449a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801449e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	f000 8600 	beq.w	80150a8 <Zigbee_CallBackProcessing+0x1658>
 80144a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	f000 85fa 	beq.w	80150a8 <Zigbee_CallBackProcessing+0x1658>
                void (*callback)(struct ZbNlmeEdScanConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeEdScanConfT *conf, void *arg))info->callback;
 80144b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                callback((struct ZbNlmeEdScanConfT *)p_notification->Data[0], info->arg);
 80144be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80144c2:	689b      	ldr	r3, [r3, #8]
 80144c4:	4618      	mov	r0, r3
 80144c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80144ca:	685a      	ldr	r2, [r3, #4]
 80144cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80144d0:	4611      	mov	r1, r2
 80144d2:	4798      	blx	r3
            }
            break;
 80144d4:	f000 bde8 	b.w	80150a8 <Zigbee_CallBackProcessing+0x1658>
#endif

        case MSG_M0TOM4_NLME_LEAVE_CB:
            assert(p_notification->Size == 2);
 80144d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80144dc:	685b      	ldr	r3, [r3, #4]
 80144de:	2b02      	cmp	r3, #2
 80144e0:	d006      	beq.n	80144f0 <Zigbee_CallBackProcessing+0xaa0>
 80144e2:	4b97      	ldr	r3, [pc, #604]	@ (8014740 <Zigbee_CallBackProcessing+0xcf0>)
 80144e4:	4a97      	ldr	r2, [pc, #604]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 80144e6:	f640 61d8 	movw	r1, #3800	@ 0xed8
 80144ea:	4897      	ldr	r0, [pc, #604]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 80144ec:	f002 fbd0 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80144f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80144f4:	68db      	ldr	r3, [r3, #12]
 80144f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80144fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80144fe:	2b00      	cmp	r3, #0
 8014500:	f000 85d4 	beq.w	80150ac <Zigbee_CallBackProcessing+0x165c>
 8014504:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	2b00      	cmp	r3, #0
 801450c:	f000 85ce 	beq.w	80150ac <Zigbee_CallBackProcessing+0x165c>
                void (*callback)(struct ZbNlmeLeaveConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeLeaveConfT *conf, void *arg))info->callback;
 8014510:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
                callback((struct ZbNlmeLeaveConfT *)p_notification->Data[0], info->arg);
 801451a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801451e:	689b      	ldr	r3, [r3, #8]
 8014520:	4618      	mov	r0, r3
 8014522:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014526:	685a      	ldr	r2, [r3, #4]
 8014528:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801452c:	4611      	mov	r1, r2
 801452e:	4798      	blx	r3
            }
            break;
 8014530:	f000 bdbc 	b.w	80150ac <Zigbee_CallBackProcessing+0x165c>

        case MSG_M0TOM4_NLME_SYNC_CB:
            assert(p_notification->Size == 2);
 8014534:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014538:	685b      	ldr	r3, [r3, #4]
 801453a:	2b02      	cmp	r3, #2
 801453c:	d006      	beq.n	801454c <Zigbee_CallBackProcessing+0xafc>
 801453e:	4b80      	ldr	r3, [pc, #512]	@ (8014740 <Zigbee_CallBackProcessing+0xcf0>)
 8014540:	4a80      	ldr	r2, [pc, #512]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 8014542:	f640 61e3 	movw	r1, #3811	@ 0xee3
 8014546:	4880      	ldr	r0, [pc, #512]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 8014548:	f002 fba2 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801454c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014550:	68db      	ldr	r3, [r3, #12]
 8014552:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014556:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801455a:	2b00      	cmp	r3, #0
 801455c:	f000 85a8 	beq.w	80150b0 <Zigbee_CallBackProcessing+0x1660>
 8014560:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014564:	681b      	ldr	r3, [r3, #0]
 8014566:	2b00      	cmp	r3, #0
 8014568:	f000 85a2 	beq.w	80150b0 <Zigbee_CallBackProcessing+0x1660>
                void (*callback)(struct ZbNlmeSyncConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeSyncConfT *discConf, void *arg))info->callback;
 801456c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014570:	681b      	ldr	r3, [r3, #0]
 8014572:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                callback((struct ZbNlmeSyncConfT *)p_notification->Data[0], info->arg);
 8014576:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801457a:	689b      	ldr	r3, [r3, #8]
 801457c:	4618      	mov	r0, r3
 801457e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014582:	685a      	ldr	r2, [r3, #4]
 8014584:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8014588:	4611      	mov	r1, r2
 801458a:	4798      	blx	r3
            }
            break;
 801458c:	f000 bd90 	b.w	80150b0 <Zigbee_CallBackProcessing+0x1660>

        case MSG_M0TOM4_NLME_ROUTE_DISC_CB:
            assert(p_notification->Size == 2);
 8014590:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014594:	685b      	ldr	r3, [r3, #4]
 8014596:	2b02      	cmp	r3, #2
 8014598:	d006      	beq.n	80145a8 <Zigbee_CallBackProcessing+0xb58>
 801459a:	4b69      	ldr	r3, [pc, #420]	@ (8014740 <Zigbee_CallBackProcessing+0xcf0>)
 801459c:	4a69      	ldr	r2, [pc, #420]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 801459e:	f640 61ee 	movw	r1, #3822	@ 0xeee
 80145a2:	4869      	ldr	r0, [pc, #420]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 80145a4:	f002 fb74 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80145a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80145ac:	68db      	ldr	r3, [r3, #12]
 80145ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80145b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	f000 857c 	beq.w	80150b4 <Zigbee_CallBackProcessing+0x1664>
 80145bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	2b00      	cmp	r3, #0
 80145c4:	f000 8576 	beq.w	80150b4 <Zigbee_CallBackProcessing+0x1664>
                void (*callback)(struct ZbNlmeRouteDiscConfT *discConf, void *cbarg);

                callback = (void (*)(struct ZbNlmeRouteDiscConfT *discConf, void *cbarg))info->callback;
 80145c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145cc:	681b      	ldr	r3, [r3, #0]
 80145ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                callback((struct ZbNlmeRouteDiscConfT *)p_notification->Data[0], info->arg);
 80145d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80145d6:	689b      	ldr	r3, [r3, #8]
 80145d8:	4618      	mov	r0, r3
 80145da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80145de:	685a      	ldr	r2, [r3, #4]
 80145e0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80145e4:	4611      	mov	r1, r2
 80145e6:	4798      	blx	r3
            }
            break;
 80145e8:	f000 bd64 	b.w	80150b4 <Zigbee_CallBackProcessing+0x1664>

        case MSG_M0TOM4_ZDO_DEVICE_ANNCE_FILTER_CB:
        {
            struct zdo_filter_cb_info_t *cb_info;

            assert(p_notification->Size == 3);
 80145ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80145f0:	685b      	ldr	r3, [r3, #4]
 80145f2:	2b03      	cmp	r3, #3
 80145f4:	d006      	beq.n	8014604 <Zigbee_CallBackProcessing+0xbb4>
 80145f6:	4b55      	ldr	r3, [pc, #340]	@ (801474c <Zigbee_CallBackProcessing+0xcfc>)
 80145f8:	4a52      	ldr	r2, [pc, #328]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 80145fa:	f640 61fc 	movw	r1, #3836	@ 0xefc
 80145fe:	4852      	ldr	r0, [pc, #328]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 8014600:	f002 fb46 	bl	8016c90 <__assert_func>
            cb_info = (void *)p_notification->Data[2];
 8014604:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014608:	691b      	ldr	r3, [r3, #16]
 801460a:	67fb      	str	r3, [r7, #124]	@ 0x7c
            if ((cb_info != NULL) && (cb_info->callback != NULL)) {
 801460c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801460e:	2b00      	cmp	r3, #0
 8014610:	f000 8552 	beq.w	80150b8 <Zigbee_CallBackProcessing+0x1668>
 8014614:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8014616:	685b      	ldr	r3, [r3, #4]
 8014618:	2b00      	cmp	r3, #0
 801461a:	f000 854d 	beq.w	80150b8 <Zigbee_CallBackProcessing+0x1668>
                struct ZbZdoDeviceAnnceT *msg;
                uint8_t seqno;
                unsigned int i;
                int (*callback)(struct ZigBeeT *zb, struct ZbZdoDeviceAnnceT *annce, uint8_t seqno, void *arg);

                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 801461e:	2300      	movs	r3, #0
 8014620:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8014624:	e02a      	b.n	801467c <Zigbee_CallBackProcessing+0xc2c>
                    /* Find the matching filter callback */
                    if (cb_info != &zdo_filter_cb_list[i]) {
 8014626:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 801462a:	4613      	mov	r3, r2
 801462c:	005b      	lsls	r3, r3, #1
 801462e:	4413      	add	r3, r2
 8014630:	009b      	lsls	r3, r3, #2
 8014632:	4a47      	ldr	r2, [pc, #284]	@ (8014750 <Zigbee_CallBackProcessing+0xd00>)
 8014634:	4413      	add	r3, r2
 8014636:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8014638:	429a      	cmp	r2, r3
 801463a:	d119      	bne.n	8014670 <Zigbee_CallBackProcessing+0xc20>
                        continue;
                    }
                    if (cb_info->filter == NULL) {
 801463c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	2b00      	cmp	r3, #0
 8014642:	d021      	beq.n	8014688 <Zigbee_CallBackProcessing+0xc38>
                        /* Shouldn't get here */
                        break;
                    }
                    /* Call the Device Annce callback */
                    msg = (struct ZbZdoDeviceAnnceT *)p_notification->Data[0];
 8014644:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014648:	689b      	ldr	r3, [r3, #8]
 801464a:	67bb      	str	r3, [r7, #120]	@ 0x78
                    seqno = (uint8_t)p_notification->Data[1];
 801464c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014650:	68db      	ldr	r3, [r3, #12]
 8014652:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
                    callback = (int (*)(struct ZigBeeT *zb, struct ZbZdoDeviceAnnceT *annce, uint8_t seqno, void *arg))cb_info->callback;
 8014656:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8014658:	685b      	ldr	r3, [r3, #4]
 801465a:	673b      	str	r3, [r7, #112]	@ 0x70
                    callback(zb_ipc_globals.zb, msg, seqno, cb_info->arg);
 801465c:	4b3d      	ldr	r3, [pc, #244]	@ (8014754 <Zigbee_CallBackProcessing+0xd04>)
 801465e:	6818      	ldr	r0, [r3, #0]
 8014660:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8014662:	689b      	ldr	r3, [r3, #8]
 8014664:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8014668:	6f3c      	ldr	r4, [r7, #112]	@ 0x70
 801466a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801466c:	47a0      	blx	r4
                    break;
 801466e:	e00c      	b.n	801468a <Zigbee_CallBackProcessing+0xc3a>
                        continue;
 8014670:	bf00      	nop
                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 8014672:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8014676:	3301      	adds	r3, #1
 8014678:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 801467c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8014680:	2b07      	cmp	r3, #7
 8014682:	d9d0      	bls.n	8014626 <Zigbee_CallBackProcessing+0xbd6>
                }
            }
            break;
 8014684:	f000 bd18 	b.w	80150b8 <Zigbee_CallBackProcessing+0x1668>
                        break;
 8014688:	bf00      	nop
            break;
 801468a:	f000 bd15 	b.w	80150b8 <Zigbee_CallBackProcessing+0x1668>
        }

        case MSG_M0TOM4_ZDO_NWK_ADDR_CB:
            assert(p_notification->Size == 2);
 801468e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014692:	685b      	ldr	r3, [r3, #4]
 8014694:	2b02      	cmp	r3, #2
 8014696:	d006      	beq.n	80146a6 <Zigbee_CallBackProcessing+0xc56>
 8014698:	4b29      	ldr	r3, [pc, #164]	@ (8014740 <Zigbee_CallBackProcessing+0xcf0>)
 801469a:	4a2a      	ldr	r2, [pc, #168]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 801469c:	f640 7119 	movw	r1, #3865	@ 0xf19
 80146a0:	4829      	ldr	r0, [pc, #164]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 80146a2:	f002 faf5 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80146a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80146aa:	68db      	ldr	r3, [r3, #12]
 80146ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80146b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	f000 8501 	beq.w	80150bc <Zigbee_CallBackProcessing+0x166c>
 80146ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80146be:	681b      	ldr	r3, [r3, #0]
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	f000 84fb 	beq.w	80150bc <Zigbee_CallBackProcessing+0x166c>
                void (*callback)(struct ZbZdoNwkAddrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNwkAddrRspT *rsp, void *cbarg))info->callback;
 80146c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	653b      	str	r3, [r7, #80]	@ 0x50
                callback((struct ZbZdoNwkAddrRspT *)p_notification->Data[0], info->arg);
 80146ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80146d2:	689b      	ldr	r3, [r3, #8]
 80146d4:	4618      	mov	r0, r3
 80146d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80146da:	685a      	ldr	r2, [r3, #4]
 80146dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80146de:	4611      	mov	r1, r2
 80146e0:	4798      	blx	r3
            }
            break;
 80146e2:	f000 bceb 	b.w	80150bc <Zigbee_CallBackProcessing+0x166c>

        case MSG_M0TOM4_ZDO_IEEE_ADDR_CB:
            assert(p_notification->Size == 2);
 80146e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80146ea:	685b      	ldr	r3, [r3, #4]
 80146ec:	2b02      	cmp	r3, #2
 80146ee:	d006      	beq.n	80146fe <Zigbee_CallBackProcessing+0xcae>
 80146f0:	4b13      	ldr	r3, [pc, #76]	@ (8014740 <Zigbee_CallBackProcessing+0xcf0>)
 80146f2:	4a14      	ldr	r2, [pc, #80]	@ (8014744 <Zigbee_CallBackProcessing+0xcf4>)
 80146f4:	f640 7124 	movw	r1, #3876	@ 0xf24
 80146f8:	4813      	ldr	r0, [pc, #76]	@ (8014748 <Zigbee_CallBackProcessing+0xcf8>)
 80146fa:	f002 fac9 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80146fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014702:	68db      	ldr	r3, [r3, #12]
 8014704:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014708:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801470c:	2b00      	cmp	r3, #0
 801470e:	f000 84d7 	beq.w	80150c0 <Zigbee_CallBackProcessing+0x1670>
 8014712:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	2b00      	cmp	r3, #0
 801471a:	f000 84d1 	beq.w	80150c0 <Zigbee_CallBackProcessing+0x1670>
                void (*callback)(struct ZbZdoIeeeAddrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoIeeeAddrRspT *rsp, void *cbarg))info->callback;
 801471e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014722:	681b      	ldr	r3, [r3, #0]
 8014724:	657b      	str	r3, [r7, #84]	@ 0x54
                callback((struct ZbZdoIeeeAddrRspT *)p_notification->Data[0], info->arg);
 8014726:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801472a:	689b      	ldr	r3, [r3, #8]
 801472c:	4618      	mov	r0, r3
 801472e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014732:	685a      	ldr	r2, [r3, #4]
 8014734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014736:	4611      	mov	r1, r2
 8014738:	4798      	blx	r3
            }
            break;
 801473a:	f000 bcc1 	b.w	80150c0 <Zigbee_CallBackProcessing+0x1670>
 801473e:	bf00      	nop
 8014740:	080192e8 	.word	0x080192e8
 8014744:	0801a0b0 	.word	0x0801a0b0
 8014748:	08019220 	.word	0x08019220
 801474c:	080192cc 	.word	0x080192cc
 8014750:	20000710 	.word	0x20000710
 8014754:	2000057c 	.word	0x2000057c

        case MSG_M0TOM4_ZDO_NODE_DESC_CB:
            assert(p_notification->Size == 2);
 8014758:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801475c:	685b      	ldr	r3, [r3, #4]
 801475e:	2b02      	cmp	r3, #2
 8014760:	d006      	beq.n	8014770 <Zigbee_CallBackProcessing+0xd20>
 8014762:	4bc1      	ldr	r3, [pc, #772]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 8014764:	4ac1      	ldr	r2, [pc, #772]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 8014766:	f640 712f 	movw	r1, #3887	@ 0xf2f
 801476a:	48c1      	ldr	r0, [pc, #772]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 801476c:	f002 fa90 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014770:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014774:	68db      	ldr	r3, [r3, #12]
 8014776:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801477a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801477e:	2b00      	cmp	r3, #0
 8014780:	f000 84a0 	beq.w	80150c4 <Zigbee_CallBackProcessing+0x1674>
 8014784:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	2b00      	cmp	r3, #0
 801478c:	f000 849a 	beq.w	80150c4 <Zigbee_CallBackProcessing+0x1674>
                void (*callback)(struct ZbZdoNodeDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNodeDescRspT *rsp, void *cbarg))info->callback;
 8014790:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014794:	681b      	ldr	r3, [r3, #0]
 8014796:	65bb      	str	r3, [r7, #88]	@ 0x58
                callback((struct ZbZdoNodeDescRspT *)p_notification->Data[0], info->arg);
 8014798:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801479c:	689b      	ldr	r3, [r3, #8]
 801479e:	4618      	mov	r0, r3
 80147a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147a4:	685a      	ldr	r2, [r3, #4]
 80147a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80147a8:	4611      	mov	r1, r2
 80147aa:	4798      	blx	r3
            }
            break;
 80147ac:	f000 bc8a 	b.w	80150c4 <Zigbee_CallBackProcessing+0x1674>

        case MSG_M0TOM4_ZDO_POWER_DESC_CB:
            assert(p_notification->Size == 2);
 80147b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80147b4:	685b      	ldr	r3, [r3, #4]
 80147b6:	2b02      	cmp	r3, #2
 80147b8:	d006      	beq.n	80147c8 <Zigbee_CallBackProcessing+0xd78>
 80147ba:	4bab      	ldr	r3, [pc, #684]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 80147bc:	4aab      	ldr	r2, [pc, #684]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 80147be:	f640 713a 	movw	r1, #3898	@ 0xf3a
 80147c2:	48ab      	ldr	r0, [pc, #684]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 80147c4:	f002 fa64 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80147c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80147cc:	68db      	ldr	r3, [r3, #12]
 80147ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80147d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	f000 8476 	beq.w	80150c8 <Zigbee_CallBackProcessing+0x1678>
 80147dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147e0:	681b      	ldr	r3, [r3, #0]
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	f000 8470 	beq.w	80150c8 <Zigbee_CallBackProcessing+0x1678>
                void (*callback)(struct ZbZdoPowerDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoPowerDescRspT *rsp, void *cbarg))info->callback;
 80147e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
                callback((struct ZbZdoPowerDescRspT *)p_notification->Data[0], info->arg);
 80147f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80147f4:	689b      	ldr	r3, [r3, #8]
 80147f6:	4618      	mov	r0, r3
 80147f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80147fc:	685a      	ldr	r2, [r3, #4]
 80147fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014800:	4611      	mov	r1, r2
 8014802:	4798      	blx	r3
            }
            break;
 8014804:	f000 bc60 	b.w	80150c8 <Zigbee_CallBackProcessing+0x1678>

        case MSG_M0TOM4_ZDO_SIMPLE_DESC_CB:
            assert(p_notification->Size == 2);
 8014808:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801480c:	685b      	ldr	r3, [r3, #4]
 801480e:	2b02      	cmp	r3, #2
 8014810:	d006      	beq.n	8014820 <Zigbee_CallBackProcessing+0xdd0>
 8014812:	4b95      	ldr	r3, [pc, #596]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 8014814:	4a95      	ldr	r2, [pc, #596]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 8014816:	f640 7145 	movw	r1, #3909	@ 0xf45
 801481a:	4895      	ldr	r0, [pc, #596]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 801481c:	f002 fa38 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014820:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014824:	68db      	ldr	r3, [r3, #12]
 8014826:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801482a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801482e:	2b00      	cmp	r3, #0
 8014830:	f000 844c 	beq.w	80150cc <Zigbee_CallBackProcessing+0x167c>
 8014834:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014838:	681b      	ldr	r3, [r3, #0]
 801483a:	2b00      	cmp	r3, #0
 801483c:	f000 8446 	beq.w	80150cc <Zigbee_CallBackProcessing+0x167c>
                void (*callback)(struct ZbZdoSimpleDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoSimpleDescRspT *rsp, void *cbarg))info->callback;
 8014840:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	663b      	str	r3, [r7, #96]	@ 0x60
                callback((struct ZbZdoSimpleDescRspT *)p_notification->Data[0], info->arg);
 8014848:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801484c:	689b      	ldr	r3, [r3, #8]
 801484e:	4618      	mov	r0, r3
 8014850:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014854:	685a      	ldr	r2, [r3, #4]
 8014856:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014858:	4611      	mov	r1, r2
 801485a:	4798      	blx	r3
            }
            break;
 801485c:	f000 bc36 	b.w	80150cc <Zigbee_CallBackProcessing+0x167c>

        case MSG_M0TOM4_ZDO_ACTIVE_EP_CB:
            assert(p_notification->Size == 2);
 8014860:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014864:	685b      	ldr	r3, [r3, #4]
 8014866:	2b02      	cmp	r3, #2
 8014868:	d006      	beq.n	8014878 <Zigbee_CallBackProcessing+0xe28>
 801486a:	4b7f      	ldr	r3, [pc, #508]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 801486c:	4a7f      	ldr	r2, [pc, #508]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 801486e:	f44f 6175 	mov.w	r1, #3920	@ 0xf50
 8014872:	487f      	ldr	r0, [pc, #508]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 8014874:	f002 fa0c 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014878:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801487c:	68db      	ldr	r3, [r3, #12]
 801487e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014882:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014886:	2b00      	cmp	r3, #0
 8014888:	f000 8422 	beq.w	80150d0 <Zigbee_CallBackProcessing+0x1680>
 801488c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	2b00      	cmp	r3, #0
 8014894:	f000 841c 	beq.w	80150d0 <Zigbee_CallBackProcessing+0x1680>
                void (*callback)(struct ZbZdoActiveEpRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoActiveEpRspT *rsp, void *cbarg))info->callback;
 8014898:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	667b      	str	r3, [r7, #100]	@ 0x64
                callback((struct ZbZdoActiveEpRspT *)p_notification->Data[0], info->arg);
 80148a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80148a4:	689b      	ldr	r3, [r3, #8]
 80148a6:	4618      	mov	r0, r3
 80148a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148ac:	685a      	ldr	r2, [r3, #4]
 80148ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80148b0:	4611      	mov	r1, r2
 80148b2:	4798      	blx	r3
            }
            break;
 80148b4:	f000 bc0c 	b.w	80150d0 <Zigbee_CallBackProcessing+0x1680>

        case MSG_M0TOM4_ZDO_MATCH_DESC_CB:
            assert(p_notification->Size == 2);
 80148b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80148bc:	685b      	ldr	r3, [r3, #4]
 80148be:	2b02      	cmp	r3, #2
 80148c0:	d006      	beq.n	80148d0 <Zigbee_CallBackProcessing+0xe80>
 80148c2:	4b69      	ldr	r3, [pc, #420]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 80148c4:	4a69      	ldr	r2, [pc, #420]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 80148c6:	f640 715b 	movw	r1, #3931	@ 0xf5b
 80148ca:	4869      	ldr	r0, [pc, #420]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 80148cc:	f002 f9e0 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80148d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80148d4:	68db      	ldr	r3, [r3, #12]
 80148d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80148da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148de:	2b00      	cmp	r3, #0
 80148e0:	f000 83f8 	beq.w	80150d4 <Zigbee_CallBackProcessing+0x1684>
 80148e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	f000 83f2 	beq.w	80150d4 <Zigbee_CallBackProcessing+0x1684>
                void (*callback)(struct ZbZdoMatchDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoMatchDescRspT *rsp, void *cbarg))info->callback;
 80148f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80148f4:	681b      	ldr	r3, [r3, #0]
 80148f6:	66bb      	str	r3, [r7, #104]	@ 0x68
                callback((struct ZbZdoMatchDescRspT *)p_notification->Data[0], info->arg);
 80148f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80148fc:	689b      	ldr	r3, [r3, #8]
 80148fe:	4618      	mov	r0, r3
 8014900:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014904:	685a      	ldr	r2, [r3, #4]
 8014906:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014908:	4611      	mov	r1, r2
 801490a:	4798      	blx	r3
            }
            break;
 801490c:	e3e2      	b.n	80150d4 <Zigbee_CallBackProcessing+0x1684>

        case MSG_M0TOM4_ZDO_MATCH_DESC_MULTI_CB:
            /* Note, we're not using zb_ipc_m4_cb_info for this API, so we don't need
             * the callback argument. */
            assert(p_notification->Size == 1);
 801490e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014912:	685b      	ldr	r3, [r3, #4]
 8014914:	2b01      	cmp	r3, #1
 8014916:	d006      	beq.n	8014926 <Zigbee_CallBackProcessing+0xed6>
 8014918:	4b56      	ldr	r3, [pc, #344]	@ (8014a74 <Zigbee_CallBackProcessing+0x1024>)
 801491a:	4a54      	ldr	r2, [pc, #336]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 801491c:	f640 7168 	movw	r1, #3944	@ 0xf68
 8014920:	4853      	ldr	r0, [pc, #332]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 8014922:	f002 f9b5 	bl	8016c90 <__assert_func>
            if (zdo_match_multi_cb != NULL) {
 8014926:	4b54      	ldr	r3, [pc, #336]	@ (8014a78 <Zigbee_CallBackProcessing+0x1028>)
 8014928:	681b      	ldr	r3, [r3, #0]
 801492a:	2b00      	cmp	r3, #0
 801492c:	f000 83d4 	beq.w	80150d8 <Zigbee_CallBackProcessing+0x1688>
                struct ZbZdoMatchDescRspT *rsp;

                rsp = (struct ZbZdoMatchDescRspT *)p_notification->Data[0];
 8014930:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014934:	689b      	ldr	r3, [r3, #8]
 8014936:	66fb      	str	r3, [r7, #108]	@ 0x6c
                zdo_match_multi_cb(rsp, zdo_match_multi_arg);
 8014938:	4b4f      	ldr	r3, [pc, #316]	@ (8014a78 <Zigbee_CallBackProcessing+0x1028>)
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	4a4f      	ldr	r2, [pc, #316]	@ (8014a7c <Zigbee_CallBackProcessing+0x102c>)
 801493e:	6812      	ldr	r2, [r2, #0]
 8014940:	4611      	mov	r1, r2
 8014942:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014944:	4798      	blx	r3
                if (rsp->status == ZB_ZDP_STATUS_TIMEOUT) {
 8014946:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014948:	781b      	ldrb	r3, [r3, #0]
 801494a:	2b85      	cmp	r3, #133	@ 0x85
 801494c:	f040 83c4 	bne.w	80150d8 <Zigbee_CallBackProcessing+0x1688>
                    /* Release the callback */
                    zdo_match_multi_cb = NULL;
 8014950:	4b49      	ldr	r3, [pc, #292]	@ (8014a78 <Zigbee_CallBackProcessing+0x1028>)
 8014952:	2200      	movs	r2, #0
 8014954:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 8014956:	e3bf      	b.n	80150d8 <Zigbee_CallBackProcessing+0x1688>

        case MSG_M0TOM4_ZDO_BIND_CB:
            assert(p_notification->Size == 2);
 8014958:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801495c:	685b      	ldr	r3, [r3, #4]
 801495e:	2b02      	cmp	r3, #2
 8014960:	d006      	beq.n	8014970 <Zigbee_CallBackProcessing+0xf20>
 8014962:	4b41      	ldr	r3, [pc, #260]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 8014964:	4a41      	ldr	r2, [pc, #260]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 8014966:	f640 7176 	movw	r1, #3958	@ 0xf76
 801496a:	4841      	ldr	r0, [pc, #260]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 801496c:	f002 f990 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014970:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014974:	68db      	ldr	r3, [r3, #12]
 8014976:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801497a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801497e:	2b00      	cmp	r3, #0
 8014980:	f000 83ac 	beq.w	80150dc <Zigbee_CallBackProcessing+0x168c>
 8014984:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014988:	681b      	ldr	r3, [r3, #0]
 801498a:	2b00      	cmp	r3, #0
 801498c:	f000 83a6 	beq.w	80150dc <Zigbee_CallBackProcessing+0x168c>
                void (*callback)(struct ZbZdoBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoBindRspT *rsp, void *cbarg))info->callback;
 8014990:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                callback((struct ZbZdoBindRspT *)p_notification->Data[0], info->arg);
 801499a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801499e:	689b      	ldr	r3, [r3, #8]
 80149a0:	4618      	mov	r0, r3
 80149a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80149a6:	685a      	ldr	r2, [r3, #4]
 80149a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80149ac:	4611      	mov	r1, r2
 80149ae:	4798      	blx	r3
            }
            break;
 80149b0:	e394      	b.n	80150dc <Zigbee_CallBackProcessing+0x168c>

        case MSG_M0TOM4_ZDO_UNBIND_CB:
            assert(p_notification->Size == 2);
 80149b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80149b6:	685b      	ldr	r3, [r3, #4]
 80149b8:	2b02      	cmp	r3, #2
 80149ba:	d006      	beq.n	80149ca <Zigbee_CallBackProcessing+0xf7a>
 80149bc:	4b2a      	ldr	r3, [pc, #168]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 80149be:	4a2b      	ldr	r2, [pc, #172]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 80149c0:	f640 7181 	movw	r1, #3969	@ 0xf81
 80149c4:	482a      	ldr	r0, [pc, #168]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 80149c6:	f002 f963 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80149ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80149ce:	68db      	ldr	r3, [r3, #12]
 80149d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80149d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80149d8:	2b00      	cmp	r3, #0
 80149da:	f000 8381 	beq.w	80150e0 <Zigbee_CallBackProcessing+0x1690>
 80149de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80149e2:	681b      	ldr	r3, [r3, #0]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	f000 837b 	beq.w	80150e0 <Zigbee_CallBackProcessing+0x1690>
                void (*callback)(struct ZbZdoBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoBindRspT *rsp, void *cbarg))info->callback;
 80149ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                callback((struct ZbZdoBindRspT *)p_notification->Data[0], info->arg);
 80149f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80149f8:	689b      	ldr	r3, [r3, #8]
 80149fa:	4618      	mov	r0, r3
 80149fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a00:	685a      	ldr	r2, [r3, #4]
 8014a02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014a06:	4611      	mov	r1, r2
 8014a08:	4798      	blx	r3
            }
            break;
 8014a0a:	e369      	b.n	80150e0 <Zigbee_CallBackProcessing+0x1690>

        case MSG_M0TOM4_ZDO_MGMT_LQI_CB:
            assert(p_notification->Size == 2);
 8014a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a10:	685b      	ldr	r3, [r3, #4]
 8014a12:	2b02      	cmp	r3, #2
 8014a14:	d006      	beq.n	8014a24 <Zigbee_CallBackProcessing+0xfd4>
 8014a16:	4b14      	ldr	r3, [pc, #80]	@ (8014a68 <Zigbee_CallBackProcessing+0x1018>)
 8014a18:	4a14      	ldr	r2, [pc, #80]	@ (8014a6c <Zigbee_CallBackProcessing+0x101c>)
 8014a1a:	f640 718c 	movw	r1, #3980	@ 0xf8c
 8014a1e:	4814      	ldr	r0, [pc, #80]	@ (8014a70 <Zigbee_CallBackProcessing+0x1020>)
 8014a20:	f002 f936 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014a24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a28:	68db      	ldr	r3, [r3, #12]
 8014a2a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014a2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	f000 8356 	beq.w	80150e4 <Zigbee_CallBackProcessing+0x1694>
 8014a38:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	f000 8350 	beq.w	80150e4 <Zigbee_CallBackProcessing+0x1694>
                void (*callback)(struct ZbZdoLqiRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoLqiRspT *rsp, void *cbarg))info->callback;
 8014a44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                callback((struct ZbZdoLqiRspT *)p_notification->Data[0], info->arg);
 8014a4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a52:	689b      	ldr	r3, [r3, #8]
 8014a54:	4618      	mov	r0, r3
 8014a56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014a5a:	685a      	ldr	r2, [r3, #4]
 8014a5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8014a60:	4611      	mov	r1, r2
 8014a62:	4798      	blx	r3
            }
            break;
 8014a64:	e33e      	b.n	80150e4 <Zigbee_CallBackProcessing+0x1694>
 8014a66:	bf00      	nop
 8014a68:	080192e8 	.word	0x080192e8
 8014a6c:	0801a0b0 	.word	0x0801a0b0
 8014a70:	08019220 	.word	0x08019220
 8014a74:	080192b0 	.word	0x080192b0
 8014a78:	20000574 	.word	0x20000574
 8014a7c:	20000578 	.word	0x20000578

        case MSG_M0TOM4_ZDO_MGMT_RTG_CB:
            assert(p_notification->Size == 2);
 8014a80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a84:	685b      	ldr	r3, [r3, #4]
 8014a86:	2b02      	cmp	r3, #2
 8014a88:	d006      	beq.n	8014a98 <Zigbee_CallBackProcessing+0x1048>
 8014a8a:	4bc5      	ldr	r3, [pc, #788]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014a8c:	4ac5      	ldr	r2, [pc, #788]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014a8e:	f640 7197 	movw	r1, #3991	@ 0xf97
 8014a92:	48c5      	ldr	r0, [pc, #788]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014a94:	f002 f8fc 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014a98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014a9c:	68db      	ldr	r3, [r3, #12]
 8014a9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014aa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	f000 831e 	beq.w	80150e8 <Zigbee_CallBackProcessing+0x1698>
 8014aac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ab0:	681b      	ldr	r3, [r3, #0]
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	f000 8318 	beq.w	80150e8 <Zigbee_CallBackProcessing+0x1698>
                void (*callback)(struct ZbZdoRtgRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoRtgRspT *rsp, void *cbarg))info->callback;
 8014ab8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014abc:	681b      	ldr	r3, [r3, #0]
 8014abe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                callback((struct ZbZdoRtgRspT *)p_notification->Data[0], info->arg);
 8014ac2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ac6:	689b      	ldr	r3, [r3, #8]
 8014ac8:	4618      	mov	r0, r3
 8014aca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ace:	685a      	ldr	r2, [r3, #4]
 8014ad0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014ad4:	4611      	mov	r1, r2
 8014ad6:	4798      	blx	r3
            }
            break;
 8014ad8:	e306      	b.n	80150e8 <Zigbee_CallBackProcessing+0x1698>

        case MSG_M0TOM4_ZDO_MGMT_BIND_CB:
            assert(p_notification->Size == 2);
 8014ada:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ade:	685b      	ldr	r3, [r3, #4]
 8014ae0:	2b02      	cmp	r3, #2
 8014ae2:	d006      	beq.n	8014af2 <Zigbee_CallBackProcessing+0x10a2>
 8014ae4:	4bae      	ldr	r3, [pc, #696]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014ae6:	4aaf      	ldr	r2, [pc, #700]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014ae8:	f640 71a2 	movw	r1, #4002	@ 0xfa2
 8014aec:	48ae      	ldr	r0, [pc, #696]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014aee:	f002 f8cf 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014af2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014af6:	68db      	ldr	r3, [r3, #12]
 8014af8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014afc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	f000 82f3 	beq.w	80150ec <Zigbee_CallBackProcessing+0x169c>
 8014b06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b0a:	681b      	ldr	r3, [r3, #0]
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	f000 82ed 	beq.w	80150ec <Zigbee_CallBackProcessing+0x169c>
                void (*callback)(struct ZbZdoMgmtBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoMgmtBindRspT *rsp, void *cbarg))info->callback;
 8014b12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b16:	681b      	ldr	r3, [r3, #0]
 8014b18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                callback((struct ZbZdoMgmtBindRspT *)p_notification->Data[0], info->arg);
 8014b1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b20:	689b      	ldr	r3, [r3, #8]
 8014b22:	4618      	mov	r0, r3
 8014b24:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b28:	685a      	ldr	r2, [r3, #4]
 8014b2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014b2e:	4611      	mov	r1, r2
 8014b30:	4798      	blx	r3
            }
            break;
 8014b32:	e2db      	b.n	80150ec <Zigbee_CallBackProcessing+0x169c>

        case MSG_M0TOM4_ZDO_MGMT_LEAVE_CB:
            assert(p_notification->Size == 2);
 8014b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b38:	685b      	ldr	r3, [r3, #4]
 8014b3a:	2b02      	cmp	r3, #2
 8014b3c:	d006      	beq.n	8014b4c <Zigbee_CallBackProcessing+0x10fc>
 8014b3e:	4b98      	ldr	r3, [pc, #608]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014b40:	4a98      	ldr	r2, [pc, #608]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014b42:	f640 71ad 	movw	r1, #4013	@ 0xfad
 8014b46:	4898      	ldr	r0, [pc, #608]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014b48:	f002 f8a2 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014b4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b50:	68db      	ldr	r3, [r3, #12]
 8014b52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014b56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	f000 82c8 	beq.w	80150f0 <Zigbee_CallBackProcessing+0x16a0>
 8014b60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	f000 82c2 	beq.w	80150f0 <Zigbee_CallBackProcessing+0x16a0>
                void (*callback)(struct ZbZdoLeaveRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoLeaveRspT *rsp, void *cbarg))info->callback;
 8014b6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                callback((struct ZbZdoLeaveRspT *)p_notification->Data[0], info->arg);
 8014b76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b7a:	689b      	ldr	r3, [r3, #8]
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014b82:	685a      	ldr	r2, [r3, #4]
 8014b84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8014b88:	4611      	mov	r1, r2
 8014b8a:	4798      	blx	r3
            }
            break;
 8014b8c:	e2b0      	b.n	80150f0 <Zigbee_CallBackProcessing+0x16a0>

        case MSG_M0TOM4_ZDO_MGMT_PERMIT_JOIN_CB:
            assert(p_notification->Size == 2);
 8014b8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014b92:	685b      	ldr	r3, [r3, #4]
 8014b94:	2b02      	cmp	r3, #2
 8014b96:	d006      	beq.n	8014ba6 <Zigbee_CallBackProcessing+0x1156>
 8014b98:	4b81      	ldr	r3, [pc, #516]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014b9a:	4a82      	ldr	r2, [pc, #520]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014b9c:	f640 71b8 	movw	r1, #4024	@ 0xfb8
 8014ba0:	4881      	ldr	r0, [pc, #516]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014ba2:	f002 f875 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014ba6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014baa:	68db      	ldr	r3, [r3, #12]
 8014bac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014bb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	f000 829d 	beq.w	80150f4 <Zigbee_CallBackProcessing+0x16a4>
 8014bba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	f000 8297 	beq.w	80150f4 <Zigbee_CallBackProcessing+0x16a4>
                void (*callback)(struct ZbZdoPermitJoinRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoPermitJoinRspT *rsp, void *cbarg))info->callback;
 8014bc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bca:	681b      	ldr	r3, [r3, #0]
 8014bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
                callback((struct ZbZdoPermitJoinRspT *)p_notification->Data[0], info->arg);
 8014bd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014bd4:	689b      	ldr	r3, [r3, #8]
 8014bd6:	4618      	mov	r0, r3
 8014bd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014bdc:	685a      	ldr	r2, [r3, #4]
 8014bde:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8014be2:	4611      	mov	r1, r2
 8014be4:	4798      	blx	r3
            }
            break;
 8014be6:	e285      	b.n	80150f4 <Zigbee_CallBackProcessing+0x16a4>

        case MSG_M0TOM4_ZDO_MGMT_NWK_UPDATE_CB:
            assert(p_notification->Size == 2);
 8014be8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014bec:	685b      	ldr	r3, [r3, #4]
 8014bee:	2b02      	cmp	r3, #2
 8014bf0:	d006      	beq.n	8014c00 <Zigbee_CallBackProcessing+0x11b0>
 8014bf2:	4b6b      	ldr	r3, [pc, #428]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014bf4:	4a6b      	ldr	r2, [pc, #428]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014bf6:	f640 71c3 	movw	r1, #4035	@ 0xfc3
 8014bfa:	486b      	ldr	r0, [pc, #428]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014bfc:	f002 f848 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014c00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c04:	68db      	ldr	r3, [r3, #12]
 8014c06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014c0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	f000 8272 	beq.w	80150f8 <Zigbee_CallBackProcessing+0x16a8>
 8014c14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c18:	681b      	ldr	r3, [r3, #0]
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	f000 826c 	beq.w	80150f8 <Zigbee_CallBackProcessing+0x16a8>
                void (*callback)(struct ZbZdoNwkUpdateNotifyT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNwkUpdateNotifyT *rsp, void *cbarg))info->callback;
 8014c20:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c24:	681b      	ldr	r3, [r3, #0]
 8014c26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                callback((struct ZbZdoNwkUpdateNotifyT *)p_notification->Data[0], info->arg);
 8014c2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c2e:	689b      	ldr	r3, [r3, #8]
 8014c30:	4618      	mov	r0, r3
 8014c32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014c36:	685a      	ldr	r2, [r3, #4]
 8014c38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014c3c:	4611      	mov	r1, r2
 8014c3e:	4798      	blx	r3
            }
            break;
 8014c40:	e25a      	b.n	80150f8 <Zigbee_CallBackProcessing+0x16a8>

        case MSG_M0TOM4_ZDO_MGMT_NWK_UPDATE_FILTER_CB:
        {
            struct zdo_filter_cb_info_t *cb_info;

            assert(p_notification->Size == 3);
 8014c42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c46:	685b      	ldr	r3, [r3, #4]
 8014c48:	2b03      	cmp	r3, #3
 8014c4a:	d006      	beq.n	8014c5a <Zigbee_CallBackProcessing+0x120a>
 8014c4c:	4b57      	ldr	r3, [pc, #348]	@ (8014dac <Zigbee_CallBackProcessing+0x135c>)
 8014c4e:	4a55      	ldr	r2, [pc, #340]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014c50:	f640 71d1 	movw	r1, #4049	@ 0xfd1
 8014c54:	4854      	ldr	r0, [pc, #336]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014c56:	f002 f81b 	bl	8016c90 <__assert_func>
            cb_info = (void *)p_notification->Data[2];
 8014c5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014c5e:	691b      	ldr	r3, [r3, #16]
 8014c60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            if ((cb_info != NULL) && (cb_info->callback != NULL)) {
 8014c64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	f000 8247 	beq.w	80150fc <Zigbee_CallBackProcessing+0x16ac>
 8014c6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014c72:	685b      	ldr	r3, [r3, #4]
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	f000 8241 	beq.w	80150fc <Zigbee_CallBackProcessing+0x16ac>
                struct ZbZdoNwkUpdateNotifyT *msg;
                uint8_t seqno;
                unsigned int i;
                int (*callback)(struct ZigBeeT *zb, struct ZbZdoNwkUpdateNotifyT *msg, uint8_t seqno, void *arg);

                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8014c80:	e032      	b.n	8014ce8 <Zigbee_CallBackProcessing+0x1298>
                    /* Find the matching filter callback */
                    if (cb_info != &zdo_filter_cb_list[i]) {
 8014c82:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8014c86:	4613      	mov	r3, r2
 8014c88:	005b      	lsls	r3, r3, #1
 8014c8a:	4413      	add	r3, r2
 8014c8c:	009b      	lsls	r3, r3, #2
 8014c8e:	4a48      	ldr	r2, [pc, #288]	@ (8014db0 <Zigbee_CallBackProcessing+0x1360>)
 8014c90:	4413      	add	r3, r2
 8014c92:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8014c96:	429a      	cmp	r2, r3
 8014c98:	d120      	bne.n	8014cdc <Zigbee_CallBackProcessing+0x128c>
                        continue;
                    }
                    if (cb_info->filter == NULL) {
 8014c9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014c9e:	681b      	ldr	r3, [r3, #0]
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d026      	beq.n	8014cf2 <Zigbee_CallBackProcessing+0x12a2>
                        /* Shouldn't get here */
                        break;
                    }
                    msg = (struct ZbZdoNwkUpdateNotifyT *)p_notification->Data[0];
 8014ca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ca8:	689b      	ldr	r3, [r3, #8]
 8014caa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                    seqno = (uint8_t)p_notification->Data[1];
 8014cae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014cb2:	68db      	ldr	r3, [r3, #12]
 8014cb4:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
                    callback = (int (*)(struct ZigBeeT *zb, struct ZbZdoNwkUpdateNotifyT *msg, uint8_t seqno, void *arg))cb_info->callback;
 8014cb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014cbc:	685b      	ldr	r3, [r3, #4]
 8014cbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
                    callback(zb_ipc_globals.zb, msg, seqno, cb_info->arg);
 8014cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8014db4 <Zigbee_CallBackProcessing+0x1364>)
 8014cc4:	6818      	ldr	r0, [r3, #0]
 8014cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014cca:	689b      	ldr	r3, [r3, #8]
 8014ccc:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8014cd0:	f8d7 40a0 	ldr.w	r4, [r7, #160]	@ 0xa0
 8014cd4:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 8014cd8:	47a0      	blx	r4
                    break;
 8014cda:	e00b      	b.n	8014cf4 <Zigbee_CallBackProcessing+0x12a4>
                        continue;
 8014cdc:	bf00      	nop
                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 8014cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014ce2:	3301      	adds	r3, #1
 8014ce4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8014ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8014cec:	2b07      	cmp	r3, #7
 8014cee:	d9c8      	bls.n	8014c82 <Zigbee_CallBackProcessing+0x1232>
                }
            }
            break;
 8014cf0:	e204      	b.n	80150fc <Zigbee_CallBackProcessing+0x16ac>
                        break;
 8014cf2:	bf00      	nop
            break;
 8014cf4:	e202      	b.n	80150fc <Zigbee_CallBackProcessing+0x16ac>
        {
            struct ZbApsdeDataIndT *dataIndPtr;
            void *cb_arg;
            int err;

            assert(p_notification->Size == 2);
 8014cf6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014cfa:	685b      	ldr	r3, [r3, #4]
 8014cfc:	2b02      	cmp	r3, #2
 8014cfe:	d006      	beq.n	8014d0e <Zigbee_CallBackProcessing+0x12be>
 8014d00:	4b27      	ldr	r3, [pc, #156]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014d02:	4a28      	ldr	r2, [pc, #160]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014d04:	f640 71f2 	movw	r1, #4082	@ 0xff2
 8014d08:	4827      	ldr	r0, [pc, #156]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014d0a:	f001 ffc1 	bl	8016c90 <__assert_func>
            dataIndPtr = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8014d0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d12:	689b      	ldr	r3, [r3, #8]
 8014d14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
            cb_arg = (void *)p_notification->Data[1];
 8014d18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d1c:	68db      	ldr	r3, [r3, #12]
 8014d1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            err = zcl_cluster_data_ind(dataIndPtr, cb_arg);
 8014d22:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8014d26:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8014d2a:	f7f1 faa5 	bl	8006278 <zcl_cluster_data_ind>
 8014d2e:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014d32:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8014d36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d3a:	60da      	str	r2, [r3, #12]
            break;
 8014d3c:	e1f7      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
        {
            struct ZbApsdeDataIndT *dataIndPtr;
            void *cb_arg;
            int err;

            assert(p_notification->Size == 2);
 8014d3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d42:	685b      	ldr	r3, [r3, #4]
 8014d44:	2b02      	cmp	r3, #2
 8014d46:	d006      	beq.n	8014d56 <Zigbee_CallBackProcessing+0x1306>
 8014d48:	4b15      	ldr	r3, [pc, #84]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014d4a:	4a16      	ldr	r2, [pc, #88]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014d4c:	f241 0101 	movw	r1, #4097	@ 0x1001
 8014d50:	4815      	ldr	r0, [pc, #84]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014d52:	f001 ff9d 	bl	8016c90 <__assert_func>
            dataIndPtr = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8014d56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d5a:	689b      	ldr	r3, [r3, #8]
 8014d5c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
            cb_arg = (void *)p_notification->Data[1];
 8014d60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d64:	68db      	ldr	r3, [r3, #12]
 8014d66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
            err = zcl_cluster_alarm_data_ind(dataIndPtr, cb_arg);
 8014d6a:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8014d6e:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8014d72:	f7f1 fa9b 	bl	80062ac <zcl_cluster_alarm_data_ind>
 8014d76:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014d7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8014d7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d82:	60da      	str	r2, [r3, #12]
            break;
 8014d84:	e1d3      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
        }

        case MSG_M0TOM4_ZCL_CLUSTER_CMD_RSP_CONF_CB:
            assert(p_notification->Size == 2);
 8014d86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014d8a:	685b      	ldr	r3, [r3, #4]
 8014d8c:	2b02      	cmp	r3, #2
 8014d8e:	d013      	beq.n	8014db8 <Zigbee_CallBackProcessing+0x1368>
 8014d90:	4b03      	ldr	r3, [pc, #12]	@ (8014da0 <Zigbee_CallBackProcessing+0x1350>)
 8014d92:	4a04      	ldr	r2, [pc, #16]	@ (8014da4 <Zigbee_CallBackProcessing+0x1354>)
 8014d94:	f241 010b 	movw	r1, #4107	@ 0x100b
 8014d98:	4803      	ldr	r0, [pc, #12]	@ (8014da8 <Zigbee_CallBackProcessing+0x1358>)
 8014d9a:	f001 ff79 	bl	8016c90 <__assert_func>
 8014d9e:	bf00      	nop
 8014da0:	080192e8 	.word	0x080192e8
 8014da4:	0801a0b0 	.word	0x0801a0b0
 8014da8:	08019220 	.word	0x08019220
 8014dac:	080192cc 	.word	0x080192cc
 8014db0:	20000710 	.word	0x20000710
 8014db4:	2000057c 	.word	0x2000057c
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014db8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014dbc:	68db      	ldr	r3, [r3, #12]
 8014dbe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014dc2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	f000 81a8 	beq.w	801511c <Zigbee_CallBackProcessing+0x16cc>
 8014dcc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014dd0:	681b      	ldr	r3, [r3, #0]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	f000 81a2 	beq.w	801511c <Zigbee_CallBackProcessing+0x16cc>
                void (*callback)(struct ZbApsdeDataConfT *conf, void *arg);

                callback = (void (*)(struct ZbApsdeDataConfT *conf, void *arg))info->callback;
 8014dd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
                callback((struct ZbApsdeDataConfT *)p_notification->Data[0], info->arg);
 8014de2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014de6:	689b      	ldr	r3, [r3, #8]
 8014de8:	4618      	mov	r0, r3
 8014dea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014dee:	685a      	ldr	r2, [r3, #4]
 8014df0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8014df4:	4611      	mov	r1, r2
 8014df6:	4798      	blx	r3
            }
            break;
 8014df8:	e190      	b.n	801511c <Zigbee_CallBackProcessing+0x16cc>

        case MSG_M0TOM4_ZCL_COMMAND_REQ_CB:
        {
            int err = ZB_APS_FILTER_CONTINUE;
 8014dfa:	2300      	movs	r3, #0
 8014dfc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

            assert(p_notification->Size == 2);
 8014e00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e04:	685b      	ldr	r3, [r3, #4]
 8014e06:	2b02      	cmp	r3, #2
 8014e08:	d006      	beq.n	8014e18 <Zigbee_CallBackProcessing+0x13c8>
 8014e0a:	4bbd      	ldr	r3, [pc, #756]	@ (8015100 <Zigbee_CallBackProcessing+0x16b0>)
 8014e0c:	4abd      	ldr	r2, [pc, #756]	@ (8015104 <Zigbee_CallBackProcessing+0x16b4>)
 8014e0e:	f241 0119 	movw	r1, #4121	@ 0x1019
 8014e12:	48bd      	ldr	r0, [pc, #756]	@ (8015108 <Zigbee_CallBackProcessing+0x16b8>)
 8014e14:	f001 ff3c 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014e18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e1c:	68db      	ldr	r3, [r3, #12]
 8014e1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            /* Note: shouldn't get here if callback was NULL in request, so info should
             * always be non-NULL. */
            if (info != NULL) {
 8014e22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d026      	beq.n	8014e78 <Zigbee_CallBackProcessing+0x1428>
                struct ZbZclCommandRspT *zcl_rsp = (struct ZbZclCommandRspT *)p_notification->Data[0];
 8014e2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e2e:	689b      	ldr	r3, [r3, #8]
 8014e30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

                if (info->callback != NULL) {
 8014e34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d00f      	beq.n	8014e5e <Zigbee_CallBackProcessing+0x140e>
                    int (*callback)(struct ZbZclCommandRspT *conf, void *arg);

                    callback = (int (*)(struct ZbZclCommandRspT *rsp, void *arg))info->callback;
 8014e3e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                    err = callback(zcl_rsp, info->arg);
 8014e48:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e4c:	685a      	ldr	r2, [r3, #4]
 8014e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014e52:	4611      	mov	r1, r2
 8014e54:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8014e58:	4798      	blx	r3
 8014e5a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
                }
                if (info->zcl_recv_multi_rsp && (zcl_rsp->status != ZCL_STATUS_TIMEOUT)) {
 8014e5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014e62:	7a1b      	ldrb	r3, [r3, #8]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d007      	beq.n	8014e78 <Zigbee_CallBackProcessing+0x1428>
 8014e68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8014e6c:	785b      	ldrb	r3, [r3, #1]
 8014e6e:	2b94      	cmp	r3, #148	@ 0x94
 8014e70:	d002      	beq.n	8014e78 <Zigbee_CallBackProcessing+0x1428>
                    /* Don't free the callback yet */
                    info = NULL;
 8014e72:	2300      	movs	r3, #0
 8014e74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                }
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8014e78:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8014e7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e80:	60da      	str	r2, [r3, #12]
            break;
 8014e82:	e154      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
        }

        case MSG_M0TOM4_ZCL_READ_CB:
            assert(p_notification->Size == 2);
 8014e84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014e88:	685b      	ldr	r3, [r3, #4]
 8014e8a:	2b02      	cmp	r3, #2
 8014e8c:	d006      	beq.n	8014e9c <Zigbee_CallBackProcessing+0x144c>
 8014e8e:	4b9c      	ldr	r3, [pc, #624]	@ (8015100 <Zigbee_CallBackProcessing+0x16b0>)
 8014e90:	4a9c      	ldr	r2, [pc, #624]	@ (8015104 <Zigbee_CallBackProcessing+0x16b4>)
 8014e92:	f241 0131 	movw	r1, #4145	@ 0x1031
 8014e96:	489c      	ldr	r0, [pc, #624]	@ (8015108 <Zigbee_CallBackProcessing+0x16b8>)
 8014e98:	f001 fefa 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014e9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ea0:	68db      	ldr	r3, [r3, #12]
 8014ea2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014ea6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	f000 8138 	beq.w	8015120 <Zigbee_CallBackProcessing+0x16d0>
 8014eb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014eb4:	681b      	ldr	r3, [r3, #0]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	f000 8132 	beq.w	8015120 <Zigbee_CallBackProcessing+0x16d0>
                void (*callback)(struct ZbZclReadRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclReadRspT *rsp, void *cbarg))info->callback;
 8014ebc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ec0:	681b      	ldr	r3, [r3, #0]
 8014ec2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                callback((struct ZbZclReadRspT *)p_notification->Data[0], info->arg);
 8014ec6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014eca:	689b      	ldr	r3, [r3, #8]
 8014ecc:	4618      	mov	r0, r3
 8014ece:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ed2:	685a      	ldr	r2, [r3, #4]
 8014ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014ed8:	4611      	mov	r1, r2
 8014eda:	4798      	blx	r3
            }
            break;
 8014edc:	e120      	b.n	8015120 <Zigbee_CallBackProcessing+0x16d0>

        case MSG_M0TOM4_ZCL_WRITE_CB:
            assert(p_notification->Size == 2);
 8014ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ee2:	685b      	ldr	r3, [r3, #4]
 8014ee4:	2b02      	cmp	r3, #2
 8014ee6:	d006      	beq.n	8014ef6 <Zigbee_CallBackProcessing+0x14a6>
 8014ee8:	4b85      	ldr	r3, [pc, #532]	@ (8015100 <Zigbee_CallBackProcessing+0x16b0>)
 8014eea:	4a86      	ldr	r2, [pc, #536]	@ (8015104 <Zigbee_CallBackProcessing+0x16b4>)
 8014eec:	f241 013c 	movw	r1, #4156	@ 0x103c
 8014ef0:	4885      	ldr	r0, [pc, #532]	@ (8015108 <Zigbee_CallBackProcessing+0x16b8>)
 8014ef2:	f001 fecd 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014ef6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014efa:	68db      	ldr	r3, [r3, #12]
 8014efc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014f00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	f000 810d 	beq.w	8015124 <Zigbee_CallBackProcessing+0x16d4>
 8014f0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f0e:	681b      	ldr	r3, [r3, #0]
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	f000 8107 	beq.w	8015124 <Zigbee_CallBackProcessing+0x16d4>
                void (*callback)(struct ZbZclWriteRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclWriteRspT *rsp, void *cbarg))info->callback;
 8014f16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f1a:	681b      	ldr	r3, [r3, #0]
 8014f1c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
                callback((struct ZbZclWriteRspT *)p_notification->Data[0], info->arg);
 8014f20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f24:	689b      	ldr	r3, [r3, #8]
 8014f26:	4618      	mov	r0, r3
 8014f28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f2c:	685a      	ldr	r2, [r3, #4]
 8014f2e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8014f32:	4611      	mov	r1, r2
 8014f34:	4798      	blx	r3
            }
            break;
 8014f36:	e0f5      	b.n	8015124 <Zigbee_CallBackProcessing+0x16d4>

        case MSG_M0TOM4_ZCL_DISCOVER_ATTR_CB:
            assert(p_notification->Size == 2);
 8014f38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f3c:	685b      	ldr	r3, [r3, #4]
 8014f3e:	2b02      	cmp	r3, #2
 8014f40:	d006      	beq.n	8014f50 <Zigbee_CallBackProcessing+0x1500>
 8014f42:	4b6f      	ldr	r3, [pc, #444]	@ (8015100 <Zigbee_CallBackProcessing+0x16b0>)
 8014f44:	4a6f      	ldr	r2, [pc, #444]	@ (8015104 <Zigbee_CallBackProcessing+0x16b4>)
 8014f46:	f241 0147 	movw	r1, #4167	@ 0x1047
 8014f4a:	486f      	ldr	r0, [pc, #444]	@ (8015108 <Zigbee_CallBackProcessing+0x16b8>)
 8014f4c:	f001 fea0 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8014f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f54:	68db      	ldr	r3, [r3, #12]
 8014f56:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014f5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	f000 80e2 	beq.w	8015128 <Zigbee_CallBackProcessing+0x16d8>
 8014f64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f68:	681b      	ldr	r3, [r3, #0]
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	f000 80dc 	beq.w	8015128 <Zigbee_CallBackProcessing+0x16d8>
                void (*callback)(struct ZbZclDiscoverAttrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclDiscoverAttrRspT *rsp, void *cbarg))info->callback;
 8014f70:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                callback((struct ZbZclDiscoverAttrRspT *)p_notification->Data[0], info->arg);
 8014f7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f7e:	689b      	ldr	r3, [r3, #8]
 8014f80:	4618      	mov	r0, r3
 8014f82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f86:	685a      	ldr	r2, [r3, #4]
 8014f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8014f8c:	4611      	mov	r1, r2
 8014f8e:	4798      	blx	r3
            }
            break;
 8014f90:	e0ca      	b.n	8015128 <Zigbee_CallBackProcessing+0x16d8>

        case MSG_M0TOM4_ZCL_KE_WITH_DEVICE_CB:
            assert(p_notification->Size == 5);
 8014f92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014f96:	685b      	ldr	r3, [r3, #4]
 8014f98:	2b05      	cmp	r3, #5
 8014f9a:	d006      	beq.n	8014faa <Zigbee_CallBackProcessing+0x155a>
 8014f9c:	4b5b      	ldr	r3, [pc, #364]	@ (801510c <Zigbee_CallBackProcessing+0x16bc>)
 8014f9e:	4a59      	ldr	r2, [pc, #356]	@ (8015104 <Zigbee_CallBackProcessing+0x16b4>)
 8014fa0:	f241 0152 	movw	r1, #4178	@ 0x1052
 8014fa4:	4858      	ldr	r0, [pc, #352]	@ (8015108 <Zigbee_CallBackProcessing+0x16b8>)
 8014fa6:	f001 fe73 	bl	8016c90 <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[4];
 8014faa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014fae:	699b      	ldr	r3, [r3, #24]
 8014fb0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8014fb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	f000 80b7 	beq.w	801512c <Zigbee_CallBackProcessing+0x16dc>
 8014fbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	f000 80b1 	beq.w	801512c <Zigbee_CallBackProcessing+0x16dc>
                void (*callback)(uint64_t partnerAddr, uint16_t keSuite, enum ZbZclKeyStatusT key_status, void *arg);
                uint64_t partnerAddr;

                zb_ipc_m4_memcpy2(&partnerAddr, (void *)&p_notification->Data[0], 8);
 8014fca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014fce:	f103 0108 	add.w	r1, r3, #8
 8014fd2:	463b      	mov	r3, r7
 8014fd4:	2208      	movs	r2, #8
 8014fd6:	4618      	mov	r0, r3
 8014fd8:	f7fd fcb7 	bl	801294a <zb_ipc_m4_memcpy2>
                callback = (void (*)(uint64_t partnerAddr, uint16_t keSuite, enum ZbZclKeyStatusT key_status, void *arg))info->callback;
 8014fdc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
                callback(partnerAddr, (uint16_t)p_notification->Data[2], (enum ZbZclKeyStatusT)p_notification->Data[3], info->arg);
 8014fe6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8014fea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014fee:	691b      	ldr	r3, [r3, #16]
 8014ff0:	b29a      	uxth	r2, r3
 8014ff2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8014ff6:	695b      	ldr	r3, [r3, #20]
 8014ff8:	b2dd      	uxtb	r5, r3
 8014ffa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ffe:	685b      	ldr	r3, [r3, #4]
 8015000:	9300      	str	r3, [sp, #0]
 8015002:	f8d7 4108 	ldr.w	r4, [r7, #264]	@ 0x108
 8015006:	462b      	mov	r3, r5
 8015008:	47a0      	blx	r4
            }
            break;
 801500a:	e08f      	b.n	801512c <Zigbee_CallBackProcessing+0x16dc>
        case MSG_M0TOM4_ZCL_TL_EP_INFO_CB:
        {
            struct ZbTlEpInfoCmd *cmd;
            struct ZbZclAddrInfoT *srcInfo;

            assert(p_notification->Size == 3);
 801500c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015010:	685b      	ldr	r3, [r3, #4]
 8015012:	2b03      	cmp	r3, #3
 8015014:	d006      	beq.n	8015024 <Zigbee_CallBackProcessing+0x15d4>
 8015016:	4b3e      	ldr	r3, [pc, #248]	@ (8015110 <Zigbee_CallBackProcessing+0x16c0>)
 8015018:	4a3a      	ldr	r2, [pc, #232]	@ (8015104 <Zigbee_CallBackProcessing+0x16b4>)
 801501a:	f241 0163 	movw	r1, #4195	@ 0x1063
 801501e:	483a      	ldr	r0, [pc, #232]	@ (8015108 <Zigbee_CallBackProcessing+0x16b8>)
 8015020:	f001 fe36 	bl	8016c90 <__assert_func>
            if (zigbee_m4_tl_callbacks.ep_info_cb == NULL) {
 8015024:	4b3b      	ldr	r3, [pc, #236]	@ (8015114 <Zigbee_CallBackProcessing+0x16c4>)
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	2b00      	cmp	r3, #0
 801502a:	d103      	bne.n	8015034 <Zigbee_CallBackProcessing+0x15e4>
                retval = (uint32_t)ZCL_STATUS_UNSUPP_COMMAND;
 801502c:	2381      	movs	r3, #129	@ 0x81
 801502e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                break;
 8015032:	e07c      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            }
            cmd = (struct ZbTlEpInfoCmd *)p_notification->Data[0];
 8015034:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015038:	689b      	ldr	r3, [r3, #8]
 801503a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            srcInfo = (struct ZbZclAddrInfoT *)p_notification->Data[1];
 801503c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015040:	68db      	ldr	r3, [r3, #12]
 8015042:	64bb      	str	r3, [r7, #72]	@ 0x48
            retval = (uint32_t)zigbee_m4_tl_callbacks.ep_info_cb(zb_ipc_globals.zb, cmd,
 8015044:	4b33      	ldr	r3, [pc, #204]	@ (8015114 <Zigbee_CallBackProcessing+0x16c4>)
 8015046:	681c      	ldr	r4, [r3, #0]
 8015048:	4b33      	ldr	r3, [pc, #204]	@ (8015118 <Zigbee_CallBackProcessing+0x16c8>)
 801504a:	6818      	ldr	r0, [r3, #0]
                    srcInfo, (void *)p_notification->Data[2]);
 801504c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015050:	691b      	ldr	r3, [r3, #16]
            retval = (uint32_t)zigbee_m4_tl_callbacks.ep_info_cb(zb_ipc_globals.zb, cmd,
 8015052:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015054:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8015056:	47a0      	blx	r4
 8015058:	4603      	mov	r3, r0
 801505a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 801505e:	e066      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
        }

        default:
            status = HAL_ERROR;
 8015060:	2301      	movs	r3, #1
 8015062:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8015066:	e062      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015068:	bf00      	nop
 801506a:	e060      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 801506c:	bf00      	nop
 801506e:	e05e      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015070:	bf00      	nop
 8015072:	e05c      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015074:	bf00      	nop
 8015076:	e05a      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015078:	bf00      	nop
 801507a:	e058      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 801507c:	bf00      	nop
 801507e:	e056      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015080:	bf00      	nop
 8015082:	e054      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015084:	bf00      	nop
 8015086:	e052      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015088:	bf00      	nop
 801508a:	e050      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 801508c:	bf00      	nop
 801508e:	e04e      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015090:	bf00      	nop
 8015092:	e04c      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015094:	bf00      	nop
 8015096:	e04a      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015098:	bf00      	nop
 801509a:	e048      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 801509c:	bf00      	nop
 801509e:	e046      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150a0:	bf00      	nop
 80150a2:	e044      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150a4:	bf00      	nop
 80150a6:	e042      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150a8:	bf00      	nop
 80150aa:	e040      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150ac:	bf00      	nop
 80150ae:	e03e      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150b0:	bf00      	nop
 80150b2:	e03c      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150b4:	bf00      	nop
 80150b6:	e03a      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150b8:	bf00      	nop
 80150ba:	e038      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150bc:	bf00      	nop
 80150be:	e036      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150c0:	bf00      	nop
 80150c2:	e034      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150c4:	bf00      	nop
 80150c6:	e032      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150c8:	bf00      	nop
 80150ca:	e030      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150cc:	bf00      	nop
 80150ce:	e02e      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150d0:	bf00      	nop
 80150d2:	e02c      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150d4:	bf00      	nop
 80150d6:	e02a      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150d8:	bf00      	nop
 80150da:	e028      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150dc:	bf00      	nop
 80150de:	e026      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150e0:	bf00      	nop
 80150e2:	e024      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150e4:	bf00      	nop
 80150e6:	e022      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150e8:	bf00      	nop
 80150ea:	e020      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150ec:	bf00      	nop
 80150ee:	e01e      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150f0:	bf00      	nop
 80150f2:	e01c      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150f4:	bf00      	nop
 80150f6:	e01a      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150f8:	bf00      	nop
 80150fa:	e018      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 80150fc:	bf00      	nop
 80150fe:	e016      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
 8015100:	080192e8 	.word	0x080192e8
 8015104:	0801a0b0 	.word	0x0801a0b0
 8015108:	08019220 	.word	0x08019220
 801510c:	08019304 	.word	0x08019304
 8015110:	080192cc 	.word	0x080192cc
 8015114:	20000568 	.word	0x20000568
 8015118:	2000057c 	.word	0x2000057c
            break;
 801511c:	bf00      	nop
 801511e:	e006      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015120:	bf00      	nop
 8015122:	e004      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015124:	bf00      	nop
 8015126:	e002      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 8015128:	bf00      	nop
 801512a:	e000      	b.n	801512e <Zigbee_CallBackProcessing+0x16de>
            break;
 801512c:	bf00      	nop
    }

    if (info != NULL) {
 801512e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015132:	2b00      	cmp	r3, #0
 8015134:	d003      	beq.n	801513e <Zigbee_CallBackProcessing+0x16ee>
        zb_ipc_m4_cb_info_free(info);
 8015136:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 801513a:	f7fd fc42 	bl	80129c2 <zb_ipc_m4_cb_info_free>
    }

    /* Return the retval, if any. */
    p_notification->Data[0] = retval;
 801513e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8015142:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8015146:	609a      	str	r2, [r3, #8]

    TL_ZIGBEE_SendM4AckToM0Notify();
 8015148:	f7fd fada 	bl	8012700 <TL_ZIGBEE_SendM4AckToM0Notify>
    return status;
 801514c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
}
 8015150:	4618      	mov	r0, r3
 8015152:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8015156:	46bd      	mov	sp, r7
 8015158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801515a:	bf00      	nop

0801515c <Zigbee_M0RequestProcessing>:

HAL_StatusTypeDef
Zigbee_M0RequestProcessing(void)
{
 801515c:	b590      	push	{r4, r7, lr}
 801515e:	b089      	sub	sp, #36	@ 0x24
 8015160:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 8015162:	2300      	movs	r3, #0
 8015164:	75fb      	strb	r3, [r7, #23]
    Zigbee_Cmd_Request_t *p_logging = ZIGBEE_Get_M0RequestPayloadBuffer();
 8015166:	f000 ff43 	bl	8015ff0 <ZIGBEE_Get_M0RequestPayloadBuffer>
 801516a:	60f8      	str	r0, [r7, #12]

    switch (p_logging->ID) {
 801516c:	68fb      	ldr	r3, [r7, #12]
 801516e:	681b      	ldr	r3, [r3, #0]
 8015170:	2b09      	cmp	r3, #9
 8015172:	d046      	beq.n	8015202 <Zigbee_M0RequestProcessing+0xa6>
 8015174:	2b09      	cmp	r3, #9
 8015176:	d864      	bhi.n	8015242 <Zigbee_M0RequestProcessing+0xe6>
 8015178:	2b07      	cmp	r3, #7
 801517a:	d002      	beq.n	8015182 <Zigbee_M0RequestProcessing+0x26>
 801517c:	2b08      	cmp	r3, #8
 801517e:	d01e      	beq.n	80151be <Zigbee_M0RequestProcessing+0x62>
 8015180:	e05f      	b.n	8015242 <Zigbee_M0RequestProcessing+0xe6>
        case MSG_M0TOM4_ZB_LOGGING:
        {
            const char *log_str;

            assert(p_logging->Size == 1);
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	685b      	ldr	r3, [r3, #4]
 8015186:	2b01      	cmp	r3, #1
 8015188:	d006      	beq.n	8015198 <Zigbee_M0RequestProcessing+0x3c>
 801518a:	4b33      	ldr	r3, [pc, #204]	@ (8015258 <Zigbee_M0RequestProcessing+0xfc>)
 801518c:	4a33      	ldr	r2, [pc, #204]	@ (801525c <Zigbee_M0RequestProcessing+0x100>)
 801518e:	f241 018a 	movw	r1, #4234	@ 0x108a
 8015192:	4833      	ldr	r0, [pc, #204]	@ (8015260 <Zigbee_M0RequestProcessing+0x104>)
 8015194:	f001 fd7c 	bl	8016c90 <__assert_func>
            log_str = (const char *)p_logging->Data[0];
 8015198:	68fb      	ldr	r3, [r7, #12]
 801519a:	689b      	ldr	r3, [r3, #8]
 801519c:	603b      	str	r3, [r7, #0]
            if (zb_ipc_globals.log_cb != NULL) {
 801519e:	4b31      	ldr	r3, [pc, #196]	@ (8015264 <Zigbee_M0RequestProcessing+0x108>)
 80151a0:	685b      	ldr	r3, [r3, #4]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d050      	beq.n	8015248 <Zigbee_M0RequestProcessing+0xec>
                /* We just need to print the raw string. The formatting has already been done. */
                zb_ipc_globals.log_cb(zb_ipc_globals.zb, 0 /* mask is unknown */, NULL,
 80151a6:	4b2f      	ldr	r3, [pc, #188]	@ (8015264 <Zigbee_M0RequestProcessing+0x108>)
 80151a8:	685c      	ldr	r4, [r3, #4]
 80151aa:	4b2e      	ldr	r3, [pc, #184]	@ (8015264 <Zigbee_M0RequestProcessing+0x108>)
 80151ac:	6818      	ldr	r0, [r3, #0]
 80151ae:	4b2e      	ldr	r3, [pc, #184]	@ (8015268 <Zigbee_M0RequestProcessing+0x10c>)
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	9300      	str	r3, [sp, #0]
 80151b4:	683b      	ldr	r3, [r7, #0]
 80151b6:	2200      	movs	r2, #0
 80151b8:	2100      	movs	r1, #0
 80151ba:	47a0      	blx	r4
                    log_str /* fmt */, va_null);
            }
            break;
 80151bc:	e044      	b.n	8015248 <Zigbee_M0RequestProcessing+0xec>
        case MSG_M0TOM4_ZB_MALLOC:
        {
            void *ptr;
            uint32_t alloc_sz;

            assert(p_logging->Size == 1);
 80151be:	68fb      	ldr	r3, [r7, #12]
 80151c0:	685b      	ldr	r3, [r3, #4]
 80151c2:	2b01      	cmp	r3, #1
 80151c4:	d006      	beq.n	80151d4 <Zigbee_M0RequestProcessing+0x78>
 80151c6:	4b24      	ldr	r3, [pc, #144]	@ (8015258 <Zigbee_M0RequestProcessing+0xfc>)
 80151c8:	4a24      	ldr	r2, [pc, #144]	@ (801525c <Zigbee_M0RequestProcessing+0x100>)
 80151ca:	f241 019a 	movw	r1, #4250	@ 0x109a
 80151ce:	4824      	ldr	r0, [pc, #144]	@ (8015260 <Zigbee_M0RequestProcessing+0x104>)
 80151d0:	f001 fd5e 	bl	8016c90 <__assert_func>
            alloc_sz = (uint32_t)p_logging->Data[0];
 80151d4:	68fb      	ldr	r3, [r7, #12]
 80151d6:	689b      	ldr	r3, [r3, #8]
 80151d8:	607b      	str	r3, [r7, #4]
#ifndef CONFIG_ZB_M4_MALLOC_DEBUG_SZ
            /* Make room for tracking size at start of memory block */
            alloc_sz += 4U;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	3304      	adds	r3, #4
 80151de:	607b      	str	r3, [r7, #4]
#endif
            ptr = malloc(alloc_sz);
 80151e0:	6878      	ldr	r0, [r7, #4]
 80151e2:	f001 fd73 	bl	8016ccc <malloc>
 80151e6:	4603      	mov	r3, r0
 80151e8:	613b      	str	r3, [r7, #16]
            if (ptr != NULL) {
 80151ea:	693b      	ldr	r3, [r7, #16]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d004      	beq.n	80151fa <Zigbee_M0RequestProcessing+0x9e>
                ptr = zb_malloc_track(ptr, alloc_sz);
 80151f0:	6879      	ldr	r1, [r7, #4]
 80151f2:	6938      	ldr	r0, [r7, #16]
 80151f4:	f000 f83c 	bl	8015270 <zb_malloc_track>
 80151f8:	6138      	str	r0, [r7, #16]
            }
            /* Return ptr in second argument */
            p_logging->Data[1] = (uint32_t)ptr;
 80151fa:	693a      	ldr	r2, [r7, #16]
 80151fc:	68fb      	ldr	r3, [r7, #12]
 80151fe:	60da      	str	r2, [r3, #12]
            break;
 8015200:	e023      	b.n	801524a <Zigbee_M0RequestProcessing+0xee>
        /* ZbFree */
        case MSG_M0TOM4_ZB_FREE:
        {
            void *ptr;

            assert(p_logging->Size == 1);
 8015202:	68fb      	ldr	r3, [r7, #12]
 8015204:	685b      	ldr	r3, [r3, #4]
 8015206:	2b01      	cmp	r3, #1
 8015208:	d006      	beq.n	8015218 <Zigbee_M0RequestProcessing+0xbc>
 801520a:	4b13      	ldr	r3, [pc, #76]	@ (8015258 <Zigbee_M0RequestProcessing+0xfc>)
 801520c:	4a13      	ldr	r2, [pc, #76]	@ (801525c <Zigbee_M0RequestProcessing+0x100>)
 801520e:	f241 01ae 	movw	r1, #4270	@ 0x10ae
 8015212:	4813      	ldr	r0, [pc, #76]	@ (8015260 <Zigbee_M0RequestProcessing+0x104>)
 8015214:	f001 fd3c 	bl	8016c90 <__assert_func>
            ptr = (void *)p_logging->Data[0];
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	689b      	ldr	r3, [r3, #8]
 801521c:	60bb      	str	r3, [r7, #8]
            assert(ptr != NULL);
 801521e:	68bb      	ldr	r3, [r7, #8]
 8015220:	2b00      	cmp	r3, #0
 8015222:	d106      	bne.n	8015232 <Zigbee_M0RequestProcessing+0xd6>
 8015224:	4b11      	ldr	r3, [pc, #68]	@ (801526c <Zigbee_M0RequestProcessing+0x110>)
 8015226:	4a0d      	ldr	r2, [pc, #52]	@ (801525c <Zigbee_M0RequestProcessing+0x100>)
 8015228:	f241 01b0 	movw	r1, #4272	@ 0x10b0
 801522c:	480c      	ldr	r0, [pc, #48]	@ (8015260 <Zigbee_M0RequestProcessing+0x104>)
 801522e:	f001 fd2f 	bl	8016c90 <__assert_func>
            ptr = zb_malloc_untrack(ptr);
 8015232:	68b8      	ldr	r0, [r7, #8]
 8015234:	f000 f838 	bl	80152a8 <zb_malloc_untrack>
 8015238:	60b8      	str	r0, [r7, #8]
            free(ptr);
 801523a:	68b8      	ldr	r0, [r7, #8]
 801523c:	f001 fd4e 	bl	8016cdc <free>
            break;
 8015240:	e003      	b.n	801524a <Zigbee_M0RequestProcessing+0xee>
        }

        default:
            status = HAL_ERROR;
 8015242:	2301      	movs	r3, #1
 8015244:	75fb      	strb	r3, [r7, #23]
            break;
 8015246:	e000      	b.n	801524a <Zigbee_M0RequestProcessing+0xee>
            break;
 8015248:	bf00      	nop
    }

    TL_ZIGBEE_SendM4AckToM0Request();
 801524a:	f7fd fa73 	bl	8012734 <TL_ZIGBEE_SendM4AckToM0Request>
    return status;
 801524e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015250:	4618      	mov	r0, r3
 8015252:	371c      	adds	r7, #28
 8015254:	46bd      	mov	sp, r7
 8015256:	bd90      	pop	{r4, r7, pc}
 8015258:	08019320 	.word	0x08019320
 801525c:	0801a0cc 	.word	0x0801a0cc
 8015260:	08019220 	.word	0x08019220
 8015264:	2000057c 	.word	0x2000057c
 8015268:	08019e80 	.word	0x08019e80
 801526c:	08019338 	.word	0x08019338

08015270 <zb_malloc_track>:

/* ZbMalloc (MSG_M0TOM4_ZB_MALLOC) Debugging */
static void *
zb_malloc_track(void *ptr, unsigned int sz)
{
 8015270:	b480      	push	{r7}
 8015272:	b085      	sub	sp, #20
 8015274:	af00      	add	r7, sp, #0
 8015276:	6078      	str	r0, [r7, #4]
 8015278:	6039      	str	r1, [r7, #0]
    return ptr;

#else
    void *ret;

    *(uint32_t *)ptr = sz;
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	683a      	ldr	r2, [r7, #0]
 801527e:	601a      	str	r2, [r3, #0]
    ret = ((uint8_t *)ptr) + 4U;
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	3304      	adds	r3, #4
 8015284:	60fb      	str	r3, [r7, #12]
    zb_ipc_globals.zb_alloc_sz += sz;
 8015286:	4b07      	ldr	r3, [pc, #28]	@ (80152a4 <zb_malloc_track+0x34>)
 8015288:	f8d3 200d 	ldr.w	r2, [r3, #13]
 801528c:	683b      	ldr	r3, [r7, #0]
 801528e:	4413      	add	r3, r2
 8015290:	4a04      	ldr	r2, [pc, #16]	@ (80152a4 <zb_malloc_track+0x34>)
 8015292:	f8c2 300d 	str.w	r3, [r2, #13]
    return ret;
 8015296:	68fb      	ldr	r3, [r7, #12]
#endif
}
 8015298:	4618      	mov	r0, r3
 801529a:	3714      	adds	r7, #20
 801529c:	46bd      	mov	sp, r7
 801529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152a2:	4770      	bx	lr
 80152a4:	2000057c 	.word	0x2000057c

080152a8 <zb_malloc_untrack>:

static void *
zb_malloc_untrack(void *ptr)
{
 80152a8:	b480      	push	{r7}
 80152aa:	b085      	sub	sp, #20
 80152ac:	af00      	add	r7, sp, #0
 80152ae:	6078      	str	r0, [r7, #4]

#else
    uint32_t sz;
    void *ret;

    ret = ((uint8_t *)ptr) - 4U;
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	3b04      	subs	r3, #4
 80152b4:	60fb      	str	r3, [r7, #12]
    sz = *(uint32_t *)ret;
 80152b6:	68fb      	ldr	r3, [r7, #12]
 80152b8:	681b      	ldr	r3, [r3, #0]
 80152ba:	60bb      	str	r3, [r7, #8]
    zb_ipc_globals.zb_alloc_sz -= sz;
 80152bc:	4b07      	ldr	r3, [pc, #28]	@ (80152dc <zb_malloc_untrack+0x34>)
 80152be:	f8d3 200d 	ldr.w	r2, [r3, #13]
 80152c2:	68bb      	ldr	r3, [r7, #8]
 80152c4:	1ad3      	subs	r3, r2, r3
 80152c6:	4a05      	ldr	r2, [pc, #20]	@ (80152dc <zb_malloc_untrack+0x34>)
 80152c8:	f8c2 300d 	str.w	r3, [r2, #13]
    return ret;
 80152cc:	68fb      	ldr	r3, [r7, #12]
#endif
}
 80152ce:	4618      	mov	r0, r3
 80152d0:	3714      	adds	r7, #20
 80152d2:	46bd      	mov	sp, r7
 80152d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d8:	4770      	bx	lr
 80152da:	bf00      	nop
 80152dc:	2000057c 	.word	0x2000057c

080152e0 <onOff_server_1_off>:
/* USER CODE END PV */
/* Functions Definition ------------------------------------------------------*/

/* OnOff server off 1 command callback */
static enum ZclStatusCodeT onOff_server_1_off(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 80152e0:	b580      	push	{r7, lr}
 80152e2:	b086      	sub	sp, #24
 80152e4:	af00      	add	r7, sp, #0
 80152e6:	60f8      	str	r0, [r7, #12]
 80152e8:	60b9      	str	r1, [r7, #8]
 80152ea:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 OnOff server 1 off 1 */
	uint8_t endpoint;
	  //ZbZclAttrIntegerWrite(zigbee_app_info.water_content_client_2, ZCL_WC_MEAS_ATTR_MEAS_VAL, test1--);


	  endpoint = ZbZclClusterGetEndpoint(cluster);
 80152ec:	68f8      	ldr	r0, [r7, #12]
 80152ee:	f7ee fbc5 	bl	8003a7c <ZbZclClusterGetEndpoint>
 80152f2:	4603      	mov	r3, r0
 80152f4:	75fb      	strb	r3, [r7, #23]
	  if (endpoint == SW1_ENDPOINT)
 80152f6:	7dfb      	ldrb	r3, [r7, #23]
 80152f8:	2b14      	cmp	r3, #20
 80152fa:	d11a      	bne.n	8015332 <onOff_server_1_off+0x52>
	  {
	    APP_DBG("LED_RED OFF");
 80152fc:	480f      	ldr	r0, [pc, #60]	@ (801533c <onOff_server_1_off+0x5c>)
 80152fe:	f7fc fdbd 	bl	8011e7c <DbgTraceGetFileName>
 8015302:	4601      	mov	r1, r0
 8015304:	23c5      	movs	r3, #197	@ 0xc5
 8015306:	4a0e      	ldr	r2, [pc, #56]	@ (8015340 <onOff_server_1_off+0x60>)
 8015308:	480e      	ldr	r0, [pc, #56]	@ (8015344 <onOff_server_1_off+0x64>)
 801530a:	f001 fe71 	bl	8016ff0 <iprintf>
 801530e:	4a0e      	ldr	r2, [pc, #56]	@ (8015348 <onOff_server_1_off+0x68>)
 8015310:	2101      	movs	r1, #1
 8015312:	2000      	movs	r0, #0
 8015314:	f7f4 fe6e 	bl	8009ff4 <logApplication>
	    RGB_turn_off(&OBJ_RGB_LED);
 8015318:	480c      	ldr	r0, [pc, #48]	@ (801534c <onOff_server_1_off+0x6c>)
 801531a:	f7f5 fc5a 	bl	800abd2 <RGB_turn_off>
		(void)ZbZclAttrIntegerWrite(cluster, ZCL_ONOFF_ATTR_ONOFF, 0);
 801531e:	f04f 0200 	mov.w	r2, #0
 8015322:	f04f 0300 	mov.w	r3, #0
 8015326:	2100      	movs	r1, #0
 8015328:	68f8      	ldr	r0, [r7, #12]
 801532a:	f7ec fb9a 	bl	8001a62 <ZbZclAttrIntegerWrite>
	  else
	  {
	    /* Unknown endpoint */
	    return ZCL_STATUS_FAILURE;
	  }
	  return ZCL_STATUS_SUCCESS;
 801532e:	2300      	movs	r3, #0
 8015330:	e000      	b.n	8015334 <onOff_server_1_off+0x54>
	    return ZCL_STATUS_FAILURE;
 8015332:	2301      	movs	r3, #1
  /* USER CODE END 0 OnOff server 1 off 1 */
}
 8015334:	4618      	mov	r0, r3
 8015336:	3718      	adds	r7, #24
 8015338:	46bd      	mov	sp, r7
 801533a:	bd80      	pop	{r7, pc}
 801533c:	08019344 	.word	0x08019344
 8015340:	0801a0e8 	.word	0x0801a0e8
 8015344:	08019364 	.word	0x08019364
 8015348:	08019374 	.word	0x08019374
 801534c:	200004c0 	.word	0x200004c0

08015350 <onOff_server_1_on>:

/* OnOff server on 1 command callback */
static enum ZclStatusCodeT onOff_server_1_on(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8015350:	b580      	push	{r7, lr}
 8015352:	b086      	sub	sp, #24
 8015354:	af00      	add	r7, sp, #0
 8015356:	60f8      	str	r0, [r7, #12]
 8015358:	60b9      	str	r1, [r7, #8]
 801535a:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 1 OnOff server 1 on 1 */
	uint8_t endpoint;

	  endpoint = ZbZclClusterGetEndpoint(cluster);
 801535c:	68f8      	ldr	r0, [r7, #12]
 801535e:	f7ee fb8d 	bl	8003a7c <ZbZclClusterGetEndpoint>
 8015362:	4603      	mov	r3, r0
 8015364:	75fb      	strb	r3, [r7, #23]
	  if (endpoint == SW1_ENDPOINT)
 8015366:	7dfb      	ldrb	r3, [r7, #23]
 8015368:	2b14      	cmp	r3, #20
 801536a:	d11a      	bne.n	80153a2 <onOff_server_1_on+0x52>
	  {
	    APP_DBG("LED_RED ON");
 801536c:	480f      	ldr	r0, [pc, #60]	@ (80153ac <onOff_server_1_on+0x5c>)
 801536e:	f7fc fd85 	bl	8011e7c <DbgTraceGetFileName>
 8015372:	4601      	mov	r1, r0
 8015374:	23db      	movs	r3, #219	@ 0xdb
 8015376:	4a0e      	ldr	r2, [pc, #56]	@ (80153b0 <onOff_server_1_on+0x60>)
 8015378:	480e      	ldr	r0, [pc, #56]	@ (80153b4 <onOff_server_1_on+0x64>)
 801537a:	f001 fe39 	bl	8016ff0 <iprintf>
 801537e:	4a0e      	ldr	r2, [pc, #56]	@ (80153b8 <onOff_server_1_on+0x68>)
 8015380:	2101      	movs	r1, #1
 8015382:	2000      	movs	r0, #0
 8015384:	f7f4 fe36 	bl	8009ff4 <logApplication>
	    RGB_turn_on(&OBJ_RGB_LED);
 8015388:	480c      	ldr	r0, [pc, #48]	@ (80153bc <onOff_server_1_on+0x6c>)
 801538a:	f7f5 fc39 	bl	800ac00 <RGB_turn_on>
	    (void)ZbZclAttrIntegerWrite(cluster, ZCL_ONOFF_ATTR_ONOFF, 1);
 801538e:	f04f 0201 	mov.w	r2, #1
 8015392:	f04f 0300 	mov.w	r3, #0
 8015396:	2100      	movs	r1, #0
 8015398:	68f8      	ldr	r0, [r7, #12]
 801539a:	f7ec fb62 	bl	8001a62 <ZbZclAttrIntegerWrite>
	  else
	  {
	    /* Unknown endpoint */
	    return ZCL_STATUS_FAILURE;
	  }
	  return ZCL_STATUS_SUCCESS;
 801539e:	2300      	movs	r3, #0
 80153a0:	e000      	b.n	80153a4 <onOff_server_1_on+0x54>
	    return ZCL_STATUS_FAILURE;
 80153a2:	2301      	movs	r3, #1
  /* USER CODE END 1 OnOff server 1 on 1 */
}
 80153a4:	4618      	mov	r0, r3
 80153a6:	3718      	adds	r7, #24
 80153a8:	46bd      	mov	sp, r7
 80153aa:	bd80      	pop	{r7, pc}
 80153ac:	08019344 	.word	0x08019344
 80153b0:	0801a0fc 	.word	0x0801a0fc
 80153b4:	08019364 	.word	0x08019364
 80153b8:	08019380 	.word	0x08019380
 80153bc:	200004c0 	.word	0x200004c0

080153c0 <onOff_server_1_toggle>:

/* OnOff server toggle 1 command callback */
static enum ZclStatusCodeT onOff_server_1_toggle(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 80153c0:	b580      	push	{r7, lr}
 80153c2:	b088      	sub	sp, #32
 80153c4:	af02      	add	r7, sp, #8
 80153c6:	60f8      	str	r0, [r7, #12]
 80153c8:	60b9      	str	r1, [r7, #8]
 80153ca:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 2 OnOff server 1 toggle 1 */
	uint8_t attrVal;

	  if (ZbZclAttrRead(cluster, ZCL_ONOFF_ATTR_ONOFF, NULL,
 80153cc:	f107 0317 	add.w	r3, r7, #23
 80153d0:	2200      	movs	r2, #0
 80153d2:	9201      	str	r2, [sp, #4]
 80153d4:	2201      	movs	r2, #1
 80153d6:	9200      	str	r2, [sp, #0]
 80153d8:	2200      	movs	r2, #0
 80153da:	2100      	movs	r1, #0
 80153dc:	68f8      	ldr	r0, [r7, #12]
 80153de:	f7eb f802 	bl	80003e6 <ZbZclAttrRead>
 80153e2:	4603      	mov	r3, r0
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d001      	beq.n	80153ec <onOff_server_1_toggle+0x2c>
	            &attrVal, sizeof(attrVal), false) != ZCL_STATUS_SUCCESS)
	  {
	    return ZCL_STATUS_FAILURE;
 80153e8:	2301      	movs	r3, #1
 80153ea:	e00f      	b.n	801540c <onOff_server_1_toggle+0x4c>
	  }

	  if (attrVal != 0)
 80153ec:	7dfb      	ldrb	r3, [r7, #23]
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d006      	beq.n	8015400 <onOff_server_1_toggle+0x40>
	  {
	    return onOff_server_1_off(cluster, srcInfo, arg);
 80153f2:	687a      	ldr	r2, [r7, #4]
 80153f4:	68b9      	ldr	r1, [r7, #8]
 80153f6:	68f8      	ldr	r0, [r7, #12]
 80153f8:	f7ff ff72 	bl	80152e0 <onOff_server_1_off>
 80153fc:	4603      	mov	r3, r0
 80153fe:	e005      	b.n	801540c <onOff_server_1_toggle+0x4c>
	  }
	  else
	  {
	    return onOff_server_1_on(cluster, srcInfo, arg);
 8015400:	687a      	ldr	r2, [r7, #4]
 8015402:	68b9      	ldr	r1, [r7, #8]
 8015404:	68f8      	ldr	r0, [r7, #12]
 8015406:	f7ff ffa3 	bl	8015350 <onOff_server_1_on>
 801540a:	4603      	mov	r3, r0
	  }
  /* USER CODE END 2 OnOff server 1 toggle 1 */
}
 801540c:	4618      	mov	r0, r3
 801540e:	3718      	adds	r7, #24
 8015410:	46bd      	mov	sp, r7
 8015412:	bd80      	pop	{r7, pc}

08015414 <colorControl_server_1_move_to_color_xy>:

/* ColorControl server move_to_color_xy 1 command callback */
static enum ZclStatusCodeT colorControl_server_1_move_to_color_xy(struct ZbZclClusterT *cluster, struct ZbZclColorClientMoveToColorXYReqT *req, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8015414:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8015418:	b086      	sub	sp, #24
 801541a:	af00      	add	r7, sp, #0
 801541c:	60f8      	str	r0, [r7, #12]
 801541e:	60b9      	str	r1, [r7, #8]
 8015420:	607a      	str	r2, [r7, #4]
 8015422:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN 3 ColorControl server 1 move_to_color_xy 1 */
	uint8_t endpoint;

	      endpoint = ZbZclClusterGetEndpoint(cluster);
 8015424:	68f8      	ldr	r0, [r7, #12]
 8015426:	f7ee fb29 	bl	8003a7c <ZbZclClusterGetEndpoint>
 801542a:	4603      	mov	r3, r0
 801542c:	75fb      	strb	r3, [r7, #23]
	      if (endpoint == SW1_ENDPOINT)
 801542e:	7dfb      	ldrb	r3, [r7, #23]
 8015430:	2b14      	cmp	r3, #20
 8015432:	d121      	bne.n	8015478 <colorControl_server_1_move_to_color_xy+0x64>
	      {
	    	RGB_set_xy(&OBJ_RGB_LED, req->color_x, req->color_y);
 8015434:	68bb      	ldr	r3, [r7, #8]
 8015436:	8819      	ldrh	r1, [r3, #0]
 8015438:	68bb      	ldr	r3, [r7, #8]
 801543a:	885b      	ldrh	r3, [r3, #2]
 801543c:	461a      	mov	r2, r3
 801543e:	4811      	ldr	r0, [pc, #68]	@ (8015484 <colorControl_server_1_move_to_color_xy+0x70>)
 8015440:	f7f5 fb4f 	bl	800aae2 <RGB_set_xy>
	        (void)ZbZclAttrIntegerWrite(cluster, ZCL_COLOR_ATTR_CURRENT_X, req->color_x);
 8015444:	68bb      	ldr	r3, [r7, #8]
 8015446:	881b      	ldrh	r3, [r3, #0]
 8015448:	b29b      	uxth	r3, r3
 801544a:	2200      	movs	r2, #0
 801544c:	4698      	mov	r8, r3
 801544e:	4691      	mov	r9, r2
 8015450:	4642      	mov	r2, r8
 8015452:	464b      	mov	r3, r9
 8015454:	2103      	movs	r1, #3
 8015456:	68f8      	ldr	r0, [r7, #12]
 8015458:	f7ec fb03 	bl	8001a62 <ZbZclAttrIntegerWrite>
	        (void)ZbZclAttrIntegerWrite(cluster, ZCL_COLOR_ATTR_CURRENT_Y, req->color_y);
 801545c:	68bb      	ldr	r3, [r7, #8]
 801545e:	885b      	ldrh	r3, [r3, #2]
 8015460:	b29b      	uxth	r3, r3
 8015462:	2200      	movs	r2, #0
 8015464:	461c      	mov	r4, r3
 8015466:	4615      	mov	r5, r2
 8015468:	4622      	mov	r2, r4
 801546a:	462b      	mov	r3, r5
 801546c:	2104      	movs	r1, #4
 801546e:	68f8      	ldr	r0, [r7, #12]
 8015470:	f7ec faf7 	bl	8001a62 <ZbZclAttrIntegerWrite>
	      else
	      {
	        /* Unknown endpoint */
	        return ZCL_STATUS_FAILURE;
	      }
	      return ZCL_STATUS_SUCCESS;
 8015474:	2300      	movs	r3, #0
 8015476:	e000      	b.n	801547a <colorControl_server_1_move_to_color_xy+0x66>
	        return ZCL_STATUS_FAILURE;
 8015478:	2301      	movs	r3, #1
  /* USER CODE END 3 ColorControl server 1 move_to_color_xy 1 */
}
 801547a:	4618      	mov	r0, r3
 801547c:	3718      	adds	r7, #24
 801547e:	46bd      	mov	sp, r7
 8015480:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8015484:	200004c0 	.word	0x200004c0

08015488 <levelControl_server_1_move_to_level>:

/* LevelControl server move_to_level 1 command callback */
static enum ZclStatusCodeT levelControl_server_1_move_to_level(struct ZbZclClusterT *cluster, struct ZbZclLevelClientMoveToLevelReqT *req, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8015488:	b5b0      	push	{r4, r5, r7, lr}
 801548a:	b086      	sub	sp, #24
 801548c:	af00      	add	r7, sp, #0
 801548e:	60f8      	str	r0, [r7, #12]
 8015490:	60b9      	str	r1, [r7, #8]
 8015492:	607a      	str	r2, [r7, #4]
 8015494:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN 4 LevelControl server 1 move_to_level 1 */
	uint8_t endpoint;

	  endpoint = ZbZclClusterGetEndpoint(cluster);
 8015496:	68f8      	ldr	r0, [r7, #12]
 8015498:	f7ee faf0 	bl	8003a7c <ZbZclClusterGetEndpoint>
 801549c:	4603      	mov	r3, r0
 801549e:	75fb      	strb	r3, [r7, #23]
	  if (endpoint == SW1_ENDPOINT)
 80154a0:	7dfb      	ldrb	r3, [r7, #23]
 80154a2:	2b14      	cmp	r3, #20
 80154a4:	d113      	bne.n	80154ce <levelControl_server_1_move_to_level+0x46>
	  {
		RGB_set_brightness(&OBJ_RGB_LED, req->level);
 80154a6:	68bb      	ldr	r3, [r7, #8]
 80154a8:	785b      	ldrb	r3, [r3, #1]
 80154aa:	4619      	mov	r1, r3
 80154ac:	480a      	ldr	r0, [pc, #40]	@ (80154d8 <levelControl_server_1_move_to_level+0x50>)
 80154ae:	f7f5 fb2d 	bl	800ab0c <RGB_set_brightness>
		(void)ZbZclAttrIntegerWrite(cluster, ZCL_LEVEL_ATTR_CURRLEVEL, req->level);
 80154b2:	68bb      	ldr	r3, [r7, #8]
 80154b4:	785b      	ldrb	r3, [r3, #1]
 80154b6:	b2db      	uxtb	r3, r3
 80154b8:	2200      	movs	r2, #0
 80154ba:	461c      	mov	r4, r3
 80154bc:	4615      	mov	r5, r2
 80154be:	4622      	mov	r2, r4
 80154c0:	462b      	mov	r3, r5
 80154c2:	2100      	movs	r1, #0
 80154c4:	68f8      	ldr	r0, [r7, #12]
 80154c6:	f7ec facc 	bl	8001a62 <ZbZclAttrIntegerWrite>
	  else
	  {
		/* Unknown endpoint */
		return ZCL_STATUS_FAILURE;
	  }
	  return ZCL_STATUS_SUCCESS;
 80154ca:	2300      	movs	r3, #0
 80154cc:	e000      	b.n	80154d0 <levelControl_server_1_move_to_level+0x48>
		return ZCL_STATUS_FAILURE;
 80154ce:	2301      	movs	r3, #1
  /* USER CODE END 4 LevelControl server 1 move_to_level 1 */
}
 80154d0:	4618      	mov	r0, r3
 80154d2:	3718      	adds	r7, #24
 80154d4:	46bd      	mov	sp, r7
 80154d6:	bdb0      	pop	{r4, r5, r7, pc}
 80154d8:	200004c0 	.word	0x200004c0

080154dc <APP_ZIGBEE_Init>:
 * @brief  Zigbee application initialization
 * @param  None
 * @retval None
 */
void APP_ZIGBEE_Init(void)
{
 80154dc:	b580      	push	{r7, lr}
 80154de:	b082      	sub	sp, #8
 80154e0:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t ZigbeeInitStatus;

  APP_DBG("APP_ZIGBEE_Init");
 80154e2:	4817      	ldr	r0, [pc, #92]	@ (8015540 <APP_ZIGBEE_Init+0x64>)
 80154e4:	f7fc fcca 	bl	8011e7c <DbgTraceGetFileName>
 80154e8:	4601      	mov	r1, r0
 80154ea:	f240 1335 	movw	r3, #309	@ 0x135
 80154ee:	4a15      	ldr	r2, [pc, #84]	@ (8015544 <APP_ZIGBEE_Init+0x68>)
 80154f0:	4815      	ldr	r0, [pc, #84]	@ (8015548 <APP_ZIGBEE_Init+0x6c>)
 80154f2:	f001 fd7d 	bl	8016ff0 <iprintf>
 80154f6:	4a15      	ldr	r2, [pc, #84]	@ (801554c <APP_ZIGBEE_Init+0x70>)
 80154f8:	2101      	movs	r1, #1
 80154fa:	2000      	movs	r0, #0
 80154fc:	f7f4 fd7a 	bl	8009ff4 <logApplication>

  /* Check the compatibility with the Coprocessor Wireless Firmware loaded */
  APP_ZIGBEE_CheckWirelessFirmwareInfo();
 8015500:	f000 fb86 	bl	8015c10 <APP_ZIGBEE_CheckWirelessFirmwareInfo>

  /* Register cmdbuffer */
  APP_ZIGBEE_RegisterCmdBuffer(&ZigbeeOtCmdBuffer);
 8015504:	4812      	ldr	r0, [pc, #72]	@ (8015550 <APP_ZIGBEE_Init+0x74>)
 8015506:	f000 fd3f 	bl	8015f88 <APP_ZIGBEE_RegisterCmdBuffer>

  /* Init config buffer and call TL_ZIGBEE_Init */
  APP_ZIGBEE_TL_INIT();
 801550a:	f000 fdf9 	bl	8016100 <APP_ZIGBEE_TL_INIT>

  /* Register task */
  /* Create the different tasks */
  UTIL_SEQ_RegTask(1U << (uint32_t)CFG_TASK_NOTIFY_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_ZIGBEE_ProcessNotifyM0ToM4);
 801550e:	4a11      	ldr	r2, [pc, #68]	@ (8015554 <APP_ZIGBEE_Init+0x78>)
 8015510:	2100      	movs	r1, #0
 8015512:	2001      	movs	r0, #1
 8015514:	f001 fabe 	bl	8016a94 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask(1U << (uint32_t)CFG_TASK_REQUEST_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_ZIGBEE_ProcessRequestM0ToM4);
 8015518:	4a0f      	ldr	r2, [pc, #60]	@ (8015558 <APP_ZIGBEE_Init+0x7c>)
 801551a:	2100      	movs	r1, #0
 801551c:	2002      	movs	r0, #2
 801551e:	f001 fab9 	bl	8016a94 <UTIL_SEQ_RegTask>

  /* Task associated with network creation process */
  UTIL_SEQ_RegTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, UTIL_SEQ_RFU, APP_ZIGBEE_NwkForm);
 8015522:	4a0e      	ldr	r2, [pc, #56]	@ (801555c <APP_ZIGBEE_Init+0x80>)
 8015524:	2100      	movs	r1, #0
 8015526:	2004      	movs	r0, #4
 8015528:	f001 fab4 	bl	8016a94 <UTIL_SEQ_RegTask>

  /* USER CODE BEGIN APP_ZIGBEE_INIT */
  /* USER CODE END APP_ZIGBEE_INIT */

  /* Start the Zigbee on the CPU2 side */
  ZigbeeInitStatus = SHCI_C2_ZIGBEE_Init();
 801552c:	f7fc fcf6 	bl	8011f1c <SHCI_C2_ZIGBEE_Init>
 8015530:	4603      	mov	r3, r0
 8015532:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ZigbeeInitStatus);

  /* Initialize Zigbee stack layers */
  APP_ZIGBEE_StackLayersInit();
 8015534:	f000 f814 	bl	8015560 <APP_ZIGBEE_StackLayersInit>

}
 8015538:	bf00      	nop
 801553a:	3708      	adds	r7, #8
 801553c:	46bd      	mov	sp, r7
 801553e:	bd80      	pop	{r7, pc}
 8015540:	08019344 	.word	0x08019344
 8015544:	0801a110 	.word	0x0801a110
 8015548:	08019364 	.word	0x08019364
 801554c:	0801938c 	.word	0x0801938c
 8015550:	20030838 	.word	0x20030838
 8015554:	08016131 	.word	0x08016131
 8015558:	08016151 	.word	0x08016151
 801555c:	08015989 	.word	0x08015989

08015560 <APP_ZIGBEE_StackLayersInit>:
 * @brief  Initialize Zigbee stack layers
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_StackLayersInit(void)
{
 8015560:	b580      	push	{r7, lr}
 8015562:	af00      	add	r7, sp, #0
  APP_DBG("APP_ZIGBEE_StackLayersInit");
 8015564:	481e      	ldr	r0, [pc, #120]	@ (80155e0 <APP_ZIGBEE_StackLayersInit+0x80>)
 8015566:	f7fc fc89 	bl	8011e7c <DbgTraceGetFileName>
 801556a:	4601      	mov	r1, r0
 801556c:	f44f 73ae 	mov.w	r3, #348	@ 0x15c
 8015570:	4a1c      	ldr	r2, [pc, #112]	@ (80155e4 <APP_ZIGBEE_StackLayersInit+0x84>)
 8015572:	481d      	ldr	r0, [pc, #116]	@ (80155e8 <APP_ZIGBEE_StackLayersInit+0x88>)
 8015574:	f001 fd3c 	bl	8016ff0 <iprintf>
 8015578:	4a1c      	ldr	r2, [pc, #112]	@ (80155ec <APP_ZIGBEE_StackLayersInit+0x8c>)
 801557a:	2101      	movs	r1, #1
 801557c:	2000      	movs	r0, #0
 801557e:	f7f4 fd39 	bl	8009ff4 <logApplication>

  zigbee_app_info.zb = ZbInit(0U, NULL, NULL);
 8015582:	2300      	movs	r3, #0
 8015584:	2200      	movs	r2, #0
 8015586:	f04f 0000 	mov.w	r0, #0
 801558a:	f04f 0100 	mov.w	r1, #0
 801558e:	f7fd fa47 	bl	8012a20 <ZbInit>
 8015592:	4603      	mov	r3, r0
 8015594:	4a16      	ldr	r2, [pc, #88]	@ (80155f0 <APP_ZIGBEE_StackLayersInit+0x90>)
 8015596:	6053      	str	r3, [r2, #4]
  assert(zigbee_app_info.zb != NULL);
 8015598:	4b15      	ldr	r3, [pc, #84]	@ (80155f0 <APP_ZIGBEE_StackLayersInit+0x90>)
 801559a:	685b      	ldr	r3, [r3, #4]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d106      	bne.n	80155ae <APP_ZIGBEE_StackLayersInit+0x4e>
 80155a0:	4b14      	ldr	r3, [pc, #80]	@ (80155f4 <APP_ZIGBEE_StackLayersInit+0x94>)
 80155a2:	4a15      	ldr	r2, [pc, #84]	@ (80155f8 <APP_ZIGBEE_StackLayersInit+0x98>)
 80155a4:	f240 115f 	movw	r1, #351	@ 0x15f
 80155a8:	480d      	ldr	r0, [pc, #52]	@ (80155e0 <APP_ZIGBEE_StackLayersInit+0x80>)
 80155aa:	f001 fb71 	bl	8016c90 <__assert_func>

  /* Create the endpoint and cluster(s) */
  APP_ZIGBEE_ConfigEndpoints();
 80155ae:	f000 f825 	bl	80155fc <APP_ZIGBEE_ConfigEndpoints>

  /* USER CODE BEGIN APP_ZIGBEE_StackLayersInit */
  APP_ZIGBEE_ConfigBasicServer();
 80155b2:	f000 fddd 	bl	8016170 <APP_ZIGBEE_ConfigBasicServer>

  /* USER CODE END APP_ZIGBEE_StackLayersInit */

  /* Configure the joining parameters */
  zigbee_app_info.join_status = (enum ZbStatusCodeT) 0x01; /* init to error status */
 80155b6:	4b0e      	ldr	r3, [pc, #56]	@ (80155f0 <APP_ZIGBEE_StackLayersInit+0x90>)
 80155b8:	2201      	movs	r2, #1
 80155ba:	725a      	strb	r2, [r3, #9]
  zigbee_app_info.join_delay = HAL_GetTick(); /* now */
 80155bc:	f7f5 ff3e 	bl	800b43c <HAL_GetTick>
 80155c0:	4603      	mov	r3, r0
 80155c2:	4a0b      	ldr	r2, [pc, #44]	@ (80155f0 <APP_ZIGBEE_StackLayersInit+0x90>)
 80155c4:	60d3      	str	r3, [r2, #12]
  zigbee_app_info.startupControl = ZbStartTypeJoin;
 80155c6:	4b0a      	ldr	r3, [pc, #40]	@ (80155f0 <APP_ZIGBEE_StackLayersInit+0x90>)
 80155c8:	2203      	movs	r2, #3
 80155ca:	721a      	strb	r2, [r3, #8]

  /* Initialization Complete */
  zigbee_app_info.has_init = true;
 80155cc:	4b08      	ldr	r3, [pc, #32]	@ (80155f0 <APP_ZIGBEE_StackLayersInit+0x90>)
 80155ce:	2201      	movs	r2, #1
 80155d0:	701a      	strb	r2, [r3, #0]

  /* run the task */
  UTIL_SEQ_SetTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, CFG_SCH_PRIO_0);
 80155d2:	2100      	movs	r1, #0
 80155d4:	2004      	movs	r0, #4
 80155d6:	f001 fa7f 	bl	8016ad8 <UTIL_SEQ_SetTask>
}
 80155da:	bf00      	nop
 80155dc:	bd80      	pop	{r7, pc}
 80155de:	bf00      	nop
 80155e0:	08019344 	.word	0x08019344
 80155e4:	0801a120 	.word	0x0801a120
 80155e8:	08019364 	.word	0x08019364
 80155ec:	0801939c 	.word	0x0801939c
 80155f0:	20000784 	.word	0x20000784
 80155f4:	080193b8 	.word	0x080193b8
 80155f8:	0801a13c 	.word	0x0801a13c

080155fc <APP_ZIGBEE_ConfigEndpoints>:
 * @brief  Configure Zigbee application endpoints
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ConfigEndpoints(void)
{
 80155fc:	b5b0      	push	{r4, r5, r7, lr}
 80155fe:	b0a0      	sub	sp, #128	@ 0x80
 8015600:	af04      	add	r7, sp, #16
  struct ZbApsmeAddEndpointReqT req;
  struct ZbApsmeAddEndpointConfT conf;

  memset(&req, 0, sizeof(req));
 8015602:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8015606:	2218      	movs	r2, #24
 8015608:	2100      	movs	r1, #0
 801560a:	4618      	mov	r0, r3
 801560c:	f001 ff0c 	bl	8017428 <memset>

  /* Endpoint: SW1_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 8015610:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8015614:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_ONOFF_SWITCH;
 8015618:	2300      	movs	r3, #0
 801561a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW1_ENDPOINT;
 801561e:	2314      	movs	r3, #20
 8015620:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 8015624:	4bac      	ldr	r3, [pc, #688]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015626:	685b      	ldr	r3, [r3, #4]
 8015628:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 801562c:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8015630:	4618      	mov	r0, r3
 8015632:	f7fd ff8c 	bl	801354e <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 8015636:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801563a:	2b00      	cmp	r3, #0
 801563c:	d006      	beq.n	801564c <APP_ZIGBEE_ConfigEndpoints+0x50>
 801563e:	4ba7      	ldr	r3, [pc, #668]	@ (80158dc <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015640:	4aa7      	ldr	r2, [pc, #668]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 8015642:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 8015646:	48a7      	ldr	r0, [pc, #668]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015648:	f001 fb22 	bl	8016c90 <__assert_func>

  /* Basic client/server */
  zigbee_app_info.basic_client_1 = ZbZclBasicClientAlloc(zigbee_app_info.zb, SW1_ENDPOINT);
 801564c:	4ba2      	ldr	r3, [pc, #648]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801564e:	685b      	ldr	r3, [r3, #4]
 8015650:	2114      	movs	r1, #20
 8015652:	4618      	mov	r0, r3
 8015654:	f7ee f9c6 	bl	80039e4 <ZbZclBasicClientAlloc>
 8015658:	4603      	mov	r3, r0
 801565a:	4a9f      	ldr	r2, [pc, #636]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801565c:	6153      	str	r3, [r2, #20]
  assert(zigbee_app_info.basic_client_1 != NULL);
 801565e:	4b9e      	ldr	r3, [pc, #632]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015660:	695b      	ldr	r3, [r3, #20]
 8015662:	2b00      	cmp	r3, #0
 8015664:	d106      	bne.n	8015674 <APP_ZIGBEE_ConfigEndpoints+0x78>
 8015666:	4ba0      	ldr	r3, [pc, #640]	@ (80158e8 <APP_ZIGBEE_ConfigEndpoints+0x2ec>)
 8015668:	4a9d      	ldr	r2, [pc, #628]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 801566a:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 801566e:	489d      	ldr	r0, [pc, #628]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015670:	f001 fb0e 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.basic_client_1);
 8015674:	4b98      	ldr	r3, [pc, #608]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015676:	695b      	ldr	r3, [r3, #20]
 8015678:	4618      	mov	r0, r3
 801567a:	f7fe f89e 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* OnOff server */
  zigbee_app_info.onOff_server_1 = ZbZclOnOffServerAlloc(zigbee_app_info.zb, SW1_ENDPOINT, &OnOffServerCallbacks_1, NULL);
 801567e:	4b96      	ldr	r3, [pc, #600]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015680:	6858      	ldr	r0, [r3, #4]
 8015682:	2300      	movs	r3, #0
 8015684:	4a99      	ldr	r2, [pc, #612]	@ (80158ec <APP_ZIGBEE_ConfigEndpoints+0x2f0>)
 8015686:	2114      	movs	r1, #20
 8015688:	f7f1 fa40 	bl	8006b0c <ZbZclOnOffServerAlloc>
 801568c:	4603      	mov	r3, r0
 801568e:	4a92      	ldr	r2, [pc, #584]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015690:	6193      	str	r3, [r2, #24]
  assert(zigbee_app_info.onOff_server_1 != NULL);
 8015692:	4b91      	ldr	r3, [pc, #580]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015694:	699b      	ldr	r3, [r3, #24]
 8015696:	2b00      	cmp	r3, #0
 8015698:	d106      	bne.n	80156a8 <APP_ZIGBEE_ConfigEndpoints+0xac>
 801569a:	4b95      	ldr	r3, [pc, #596]	@ (80158f0 <APP_ZIGBEE_ConfigEndpoints+0x2f4>)
 801569c:	4a90      	ldr	r2, [pc, #576]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 801569e:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 80156a2:	4890      	ldr	r0, [pc, #576]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80156a4:	f001 faf4 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.onOff_server_1);
 80156a8:	4b8b      	ldr	r3, [pc, #556]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80156aa:	699b      	ldr	r3, [r3, #24]
 80156ac:	4618      	mov	r0, r3
 80156ae:	f7fe f884 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* ColorControl server */
  struct ZbColorClusterConfig colorServerConfig_1 = {
 80156b2:	4a90      	ldr	r2, [pc, #576]	@ (80158f4 <APP_ZIGBEE_ConfigEndpoints+0x2f8>)
 80156b4:	1d3b      	adds	r3, r7, #4
 80156b6:	4611      	mov	r1, r2
 80156b8:	224c      	movs	r2, #76	@ 0x4c
 80156ba:	4618      	mov	r0, r3
 80156bc:	f001 ff65 	bl	801758a <memcpy>
 80156c0:	2308      	movs	r3, #8
 80156c2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
     */
    /* USER CODE BEGIN Color Server Config (endpoint1) */
	.capabilities = ZCL_COLOR_CAP_XY,
    /* USER CODE END Color Server Config (endpoint1) */
  };
  zigbee_app_info.colorControl_server_1 = ZbZclColorServerAlloc(zigbee_app_info.zb, SW1_ENDPOINT, zigbee_app_info.onOff_server_1, NULL, 0, &colorServerConfig_1, NULL);
 80156c6:	4b84      	ldr	r3, [pc, #528]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80156c8:	6858      	ldr	r0, [r3, #4]
 80156ca:	4b83      	ldr	r3, [pc, #524]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80156cc:	699a      	ldr	r2, [r3, #24]
 80156ce:	2300      	movs	r3, #0
 80156d0:	9302      	str	r3, [sp, #8]
 80156d2:	1d3b      	adds	r3, r7, #4
 80156d4:	9301      	str	r3, [sp, #4]
 80156d6:	2300      	movs	r3, #0
 80156d8:	9300      	str	r3, [sp, #0]
 80156da:	2300      	movs	r3, #0
 80156dc:	2114      	movs	r1, #20
 80156de:	f7ee fe61 	bl	80043a4 <ZbZclColorServerAlloc>
 80156e2:	4603      	mov	r3, r0
 80156e4:	4a7c      	ldr	r2, [pc, #496]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80156e6:	61d3      	str	r3, [r2, #28]
  assert(zigbee_app_info.colorControl_server_1 != NULL);
 80156e8:	4b7b      	ldr	r3, [pc, #492]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80156ea:	69db      	ldr	r3, [r3, #28]
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d106      	bne.n	80156fe <APP_ZIGBEE_ConfigEndpoints+0x102>
 80156f0:	4b81      	ldr	r3, [pc, #516]	@ (80158f8 <APP_ZIGBEE_ConfigEndpoints+0x2fc>)
 80156f2:	4a7b      	ldr	r2, [pc, #492]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 80156f4:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 80156f8:	487a      	ldr	r0, [pc, #488]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80156fa:	f001 fac9 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.colorControl_server_1);
 80156fe:	4b76      	ldr	r3, [pc, #472]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015700:	69db      	ldr	r3, [r3, #28]
 8015702:	4618      	mov	r0, r3
 8015704:	f7fe f859 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* LevelControl server */
  zigbee_app_info.levelControl_server_1 = ZbZclLevelServerAlloc(zigbee_app_info.zb, SW1_ENDPOINT, zigbee_app_info.onOff_server_1, &LevelServerCallbacks_1, NULL);
 8015708:	4b73      	ldr	r3, [pc, #460]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801570a:	6858      	ldr	r0, [r3, #4]
 801570c:	4b72      	ldr	r3, [pc, #456]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801570e:	699a      	ldr	r2, [r3, #24]
 8015710:	2300      	movs	r3, #0
 8015712:	9300      	str	r3, [sp, #0]
 8015714:	4b79      	ldr	r3, [pc, #484]	@ (80158fc <APP_ZIGBEE_ConfigEndpoints+0x300>)
 8015716:	2114      	movs	r1, #20
 8015718:	f7f0 ff72 	bl	8006600 <ZbZclLevelServerAlloc>
 801571c:	4603      	mov	r3, r0
 801571e:	4a6e      	ldr	r2, [pc, #440]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015720:	6213      	str	r3, [r2, #32]
  assert(zigbee_app_info.levelControl_server_1 != NULL);
 8015722:	4b6d      	ldr	r3, [pc, #436]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015724:	6a1b      	ldr	r3, [r3, #32]
 8015726:	2b00      	cmp	r3, #0
 8015728:	d106      	bne.n	8015738 <APP_ZIGBEE_ConfigEndpoints+0x13c>
 801572a:	4b75      	ldr	r3, [pc, #468]	@ (8015900 <APP_ZIGBEE_ConfigEndpoints+0x304>)
 801572c:	4a6c      	ldr	r2, [pc, #432]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 801572e:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8015732:	486c      	ldr	r0, [pc, #432]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015734:	f001 faac 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.levelControl_server_1);
 8015738:	4b67      	ldr	r3, [pc, #412]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801573a:	6a1b      	ldr	r3, [r3, #32]
 801573c:	4618      	mov	r0, r3
 801573e:	f7fe f83c 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* Endpoint: SW2_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 8015742:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8015746:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_SIMPLE_SENSOR;
 801574a:	230c      	movs	r3, #12
 801574c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW2_ENDPOINT;
 8015750:	2315      	movs	r3, #21
 8015752:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 8015756:	4b60      	ldr	r3, [pc, #384]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015758:	685b      	ldr	r3, [r3, #4]
 801575a:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 801575e:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8015762:	4618      	mov	r0, r3
 8015764:	f7fd fef3 	bl	801354e <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 8015768:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801576c:	2b00      	cmp	r3, #0
 801576e:	d006      	beq.n	801577e <APP_ZIGBEE_ConfigEndpoints+0x182>
 8015770:	4b5a      	ldr	r3, [pc, #360]	@ (80158dc <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015772:	4a5b      	ldr	r2, [pc, #364]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 8015774:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8015778:	485a      	ldr	r0, [pc, #360]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 801577a:	f001 fa89 	bl	8016c90 <__assert_func>

  /* Basic client/server */
  zigbee_app_info.basic_client_2 = ZbZclBasicClientAlloc(zigbee_app_info.zb, SW2_ENDPOINT);
 801577e:	4b56      	ldr	r3, [pc, #344]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015780:	685b      	ldr	r3, [r3, #4]
 8015782:	2115      	movs	r1, #21
 8015784:	4618      	mov	r0, r3
 8015786:	f7ee f92d 	bl	80039e4 <ZbZclBasicClientAlloc>
 801578a:	4603      	mov	r3, r0
 801578c:	4a52      	ldr	r2, [pc, #328]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801578e:	6253      	str	r3, [r2, #36]	@ 0x24
  assert(zigbee_app_info.basic_client_2 != NULL);
 8015790:	4b51      	ldr	r3, [pc, #324]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015794:	2b00      	cmp	r3, #0
 8015796:	d106      	bne.n	80157a6 <APP_ZIGBEE_ConfigEndpoints+0x1aa>
 8015798:	4b5a      	ldr	r3, [pc, #360]	@ (8015904 <APP_ZIGBEE_ConfigEndpoints+0x308>)
 801579a:	4a51      	ldr	r2, [pc, #324]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 801579c:	f240 11ab 	movw	r1, #427	@ 0x1ab
 80157a0:	4850      	ldr	r0, [pc, #320]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80157a2:	f001 fa75 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.basic_client_2);
 80157a6:	4b4c      	ldr	r3, [pc, #304]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80157a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157aa:	4618      	mov	r0, r3
 80157ac:	f7fe f805 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* Temperature meas server */
  zigbee_app_info.temperature_meas_server_2 = ZbZclTempMeasServerAlloc(zigbee_app_info.zb, SW2_ENDPOINT, TEMP_MIN_2, TEMP_MAX_2, TEMP_TOLERANCE_2);
 80157b0:	4b49      	ldr	r3, [pc, #292]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80157b2:	6858      	ldr	r0, [r3, #4]
 80157b4:	2301      	movs	r3, #1
 80157b6:	9300      	str	r3, [sp, #0]
 80157b8:	2364      	movs	r3, #100	@ 0x64
 80157ba:	f06f 0213 	mvn.w	r2, #19
 80157be:	2115      	movs	r1, #21
 80157c0:	f7f1 fae8 	bl	8006d94 <ZbZclTempMeasServerAlloc>
 80157c4:	4603      	mov	r3, r0
 80157c6:	4a44      	ldr	r2, [pc, #272]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80157c8:	6293      	str	r3, [r2, #40]	@ 0x28
  assert(zigbee_app_info.temperature_meas_server_2 != NULL);
 80157ca:	4b43      	ldr	r3, [pc, #268]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80157cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d106      	bne.n	80157e0 <APP_ZIGBEE_ConfigEndpoints+0x1e4>
 80157d2:	4b4d      	ldr	r3, [pc, #308]	@ (8015908 <APP_ZIGBEE_ConfigEndpoints+0x30c>)
 80157d4:	4a42      	ldr	r2, [pc, #264]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 80157d6:	f240 11af 	movw	r1, #431	@ 0x1af
 80157da:	4842      	ldr	r0, [pc, #264]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80157dc:	f001 fa58 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.temperature_meas_server_2);
 80157e0:	4b3d      	ldr	r3, [pc, #244]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80157e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80157e4:	4618      	mov	r0, r3
 80157e6:	f7fd ffe8 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* Water content server */
  zigbee_app_info.water_content_server_2 = ZbZclWaterContentMeasServerAlloc(zigbee_app_info.zb, SW2_ENDPOINT, ZCL_CLUSTER_MEAS_HUMIDITY, HUMIDITY_MIN_2, HUMIDITY_MAX_2);
 80157ea:	4b3b      	ldr	r3, [pc, #236]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80157ec:	6858      	ldr	r0, [r3, #4]
 80157ee:	2364      	movs	r3, #100	@ 0x64
 80157f0:	9300      	str	r3, [sp, #0]
 80157f2:	2300      	movs	r3, #0
 80157f4:	f240 4205 	movw	r2, #1029	@ 0x405
 80157f8:	2115      	movs	r1, #21
 80157fa:	f7f1 fba5 	bl	8006f48 <ZbZclWaterContentMeasServerAlloc>
 80157fe:	4603      	mov	r3, r0
 8015800:	4a35      	ldr	r2, [pc, #212]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015802:	62d3      	str	r3, [r2, #44]	@ 0x2c
  assert(zigbee_app_info.water_content_server_2 != NULL);
 8015804:	4b34      	ldr	r3, [pc, #208]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015808:	2b00      	cmp	r3, #0
 801580a:	d106      	bne.n	801581a <APP_ZIGBEE_ConfigEndpoints+0x21e>
 801580c:	4b3f      	ldr	r3, [pc, #252]	@ (801590c <APP_ZIGBEE_ConfigEndpoints+0x310>)
 801580e:	4a34      	ldr	r2, [pc, #208]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 8015810:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015814:	4833      	ldr	r0, [pc, #204]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 8015816:	f001 fa3b 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.water_content_server_2);
 801581a:	4b2f      	ldr	r3, [pc, #188]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801581c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801581e:	4618      	mov	r0, r3
 8015820:	f7fd ffcb 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* Endpoint: SW3_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 8015824:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8015828:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_SIMPLE_SENSOR;
 801582c:	230c      	movs	r3, #12
 801582e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW3_ENDPOINT;
 8015832:	2316      	movs	r3, #22
 8015834:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 8015838:	4b27      	ldr	r3, [pc, #156]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801583a:	685b      	ldr	r3, [r3, #4]
 801583c:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8015840:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8015844:	4618      	mov	r0, r3
 8015846:	f7fd fe82 	bl	801354e <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 801584a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801584e:	2b00      	cmp	r3, #0
 8015850:	d006      	beq.n	8015860 <APP_ZIGBEE_ConfigEndpoints+0x264>
 8015852:	4b22      	ldr	r3, [pc, #136]	@ (80158dc <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 8015854:	4a22      	ldr	r2, [pc, #136]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 8015856:	f44f 71dd 	mov.w	r1, #442	@ 0x1ba
 801585a:	4822      	ldr	r0, [pc, #136]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 801585c:	f001 fa18 	bl	8016c90 <__assert_func>

  /* Water content server */
  zigbee_app_info.water_content_server_3 = ZbZclWaterContentMeasServerAlloc(zigbee_app_info.zb, SW3_ENDPOINT, ZCL_CLUSTER_MEAS_HUMIDITY, HUMIDITY_MIN_3, HUMIDITY_MAX_3);
 8015860:	4b1d      	ldr	r3, [pc, #116]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015862:	6858      	ldr	r0, [r3, #4]
 8015864:	2364      	movs	r3, #100	@ 0x64
 8015866:	9300      	str	r3, [sp, #0]
 8015868:	2300      	movs	r3, #0
 801586a:	f240 4205 	movw	r2, #1029	@ 0x405
 801586e:	2116      	movs	r1, #22
 8015870:	f7f1 fb6a 	bl	8006f48 <ZbZclWaterContentMeasServerAlloc>
 8015874:	4603      	mov	r3, r0
 8015876:	4a18      	ldr	r2, [pc, #96]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015878:	6313      	str	r3, [r2, #48]	@ 0x30
  assert(zigbee_app_info.water_content_server_3 != NULL);
 801587a:	4b17      	ldr	r3, [pc, #92]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 801587c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801587e:	2b00      	cmp	r3, #0
 8015880:	d106      	bne.n	8015890 <APP_ZIGBEE_ConfigEndpoints+0x294>
 8015882:	4b23      	ldr	r3, [pc, #140]	@ (8015910 <APP_ZIGBEE_ConfigEndpoints+0x314>)
 8015884:	4a16      	ldr	r2, [pc, #88]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 8015886:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 801588a:	4816      	ldr	r0, [pc, #88]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 801588c:	f001 fa00 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.water_content_server_3);
 8015890:	4b11      	ldr	r3, [pc, #68]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 8015892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015894:	4618      	mov	r0, r3
 8015896:	f7fd ff90 	bl	80137ba <ZbZclClusterEndpointRegister>
  /* Endpoint: SW4_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 801589a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 801589e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  req.deviceId = ZCL_DEVICE_SIMPLE_SENSOR;
 80158a2:	230c      	movs	r3, #12
 80158a4:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  req.endpoint = SW4_ENDPOINT;
 80158a8:	2317      	movs	r3, #23
 80158aa:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 80158ae:	4b0a      	ldr	r3, [pc, #40]	@ (80158d8 <APP_ZIGBEE_ConfigEndpoints+0x2dc>)
 80158b0:	685b      	ldr	r3, [r3, #4]
 80158b2:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80158b6:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80158ba:	4618      	mov	r0, r3
 80158bc:	f7fd fe47 	bl	801354e <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 80158c0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d025      	beq.n	8015914 <APP_ZIGBEE_ConfigEndpoints+0x318>
 80158c8:	4b04      	ldr	r3, [pc, #16]	@ (80158dc <APP_ZIGBEE_ConfigEndpoints+0x2e0>)
 80158ca:	4a05      	ldr	r2, [pc, #20]	@ (80158e0 <APP_ZIGBEE_ConfigEndpoints+0x2e4>)
 80158cc:	f240 11c5 	movw	r1, #453	@ 0x1c5
 80158d0:	4804      	ldr	r0, [pc, #16]	@ (80158e4 <APP_ZIGBEE_ConfigEndpoints+0x2e8>)
 80158d2:	f001 f9dd 	bl	8016c90 <__assert_func>
 80158d6:	bf00      	nop
 80158d8:	20000784 	.word	0x20000784
 80158dc:	080193d4 	.word	0x080193d4
 80158e0:	0801a158 	.word	0x0801a158
 80158e4:	08019344 	.word	0x08019344
 80158e8:	080193f8 	.word	0x080193f8
 80158ec:	20000018 	.word	0x20000018
 80158f0:	08019420 	.word	0x08019420
 80158f4:	20000024 	.word	0x20000024
 80158f8:	08019448 	.word	0x08019448
 80158fc:	20000070 	.word	0x20000070
 8015900:	08019478 	.word	0x08019478
 8015904:	080194a8 	.word	0x080194a8
 8015908:	080194d0 	.word	0x080194d0
 801590c:	08019504 	.word	0x08019504
 8015910:	08019534 	.word	0x08019534

  /* Water content server */
  zigbee_app_info.water_content_server_4 = ZbZclWaterContentMeasServerAlloc(zigbee_app_info.zb, SW4_ENDPOINT, ZCL_CLUSTER_MEAS_HUMIDITY, HUMIDITY_MIN_4, HUMIDITY_MAX_4);
 8015914:	4b17      	ldr	r3, [pc, #92]	@ (8015974 <APP_ZIGBEE_ConfigEndpoints+0x378>)
 8015916:	6858      	ldr	r0, [r3, #4]
 8015918:	2364      	movs	r3, #100	@ 0x64
 801591a:	9300      	str	r3, [sp, #0]
 801591c:	2300      	movs	r3, #0
 801591e:	f240 4205 	movw	r2, #1029	@ 0x405
 8015922:	2117      	movs	r1, #23
 8015924:	f7f1 fb10 	bl	8006f48 <ZbZclWaterContentMeasServerAlloc>
 8015928:	4603      	mov	r3, r0
 801592a:	4a12      	ldr	r2, [pc, #72]	@ (8015974 <APP_ZIGBEE_ConfigEndpoints+0x378>)
 801592c:	6353      	str	r3, [r2, #52]	@ 0x34
  assert(zigbee_app_info.water_content_server_4 != NULL);
 801592e:	4b11      	ldr	r3, [pc, #68]	@ (8015974 <APP_ZIGBEE_ConfigEndpoints+0x378>)
 8015930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015932:	2b00      	cmp	r3, #0
 8015934:	d106      	bne.n	8015944 <APP_ZIGBEE_ConfigEndpoints+0x348>
 8015936:	4b10      	ldr	r3, [pc, #64]	@ (8015978 <APP_ZIGBEE_ConfigEndpoints+0x37c>)
 8015938:	4a10      	ldr	r2, [pc, #64]	@ (801597c <APP_ZIGBEE_ConfigEndpoints+0x380>)
 801593a:	f240 11c9 	movw	r1, #457	@ 0x1c9
 801593e:	4810      	ldr	r0, [pc, #64]	@ (8015980 <APP_ZIGBEE_ConfigEndpoints+0x384>)
 8015940:	f001 f9a6 	bl	8016c90 <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.water_content_server_4);
 8015944:	4b0b      	ldr	r3, [pc, #44]	@ (8015974 <APP_ZIGBEE_ConfigEndpoints+0x378>)
 8015946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015948:	4618      	mov	r0, r3
 801594a:	f7fd ff36 	bl	80137ba <ZbZclClusterEndpointRegister>

  /* USER CODE BEGIN CONFIG_ENDPOINT */
  ZbZclAttrIntegerWrite(zigbee_app_info.water_content_server_2, ZCL_WC_MEAS_ATTR_MEAS_VAL, test++);
 801594e:	4b09      	ldr	r3, [pc, #36]	@ (8015974 <APP_ZIGBEE_ConfigEndpoints+0x378>)
 8015950:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015952:	4b0c      	ldr	r3, [pc, #48]	@ (8015984 <APP_ZIGBEE_ConfigEndpoints+0x388>)
 8015954:	681b      	ldr	r3, [r3, #0]
 8015956:	1c5a      	adds	r2, r3, #1
 8015958:	490a      	ldr	r1, [pc, #40]	@ (8015984 <APP_ZIGBEE_ConfigEndpoints+0x388>)
 801595a:	600a      	str	r2, [r1, #0]
 801595c:	17da      	asrs	r2, r3, #31
 801595e:	461c      	mov	r4, r3
 8015960:	4615      	mov	r5, r2
 8015962:	4622      	mov	r2, r4
 8015964:	462b      	mov	r3, r5
 8015966:	2100      	movs	r1, #0
 8015968:	f7ec f87b 	bl	8001a62 <ZbZclAttrIntegerWrite>

  /* USER CODE END CONFIG_ENDPOINT */
}
 801596c:	bf00      	nop
 801596e:	3770      	adds	r7, #112	@ 0x70
 8015970:	46bd      	mov	sp, r7
 8015972:	bdb0      	pop	{r4, r5, r7, pc}
 8015974:	20000784 	.word	0x20000784
 8015978:	08019564 	.word	0x08019564
 801597c:	0801a158 	.word	0x0801a158
 8015980:	08019344 	.word	0x08019344
 8015984:	200007bc 	.word	0x200007bc

08015988 <APP_ZIGBEE_NwkForm>:
 * @brief  Handle Zigbee network forming and joining
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_NwkForm(void)
{
 8015988:	b590      	push	{r4, r7, lr}
 801598a:	b0f9      	sub	sp, #484	@ 0x1e4
 801598c:	af00      	add	r7, sp, #0
  if ((zigbee_app_info.join_status != ZB_STATUS_SUCCESS) && (HAL_GetTick() >= zigbee_app_info.join_delay))
 801598e:	4b56      	ldr	r3, [pc, #344]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 8015990:	7a5b      	ldrb	r3, [r3, #9]
 8015992:	2b00      	cmp	r3, #0
 8015994:	f000 809b 	beq.w	8015ace <APP_ZIGBEE_NwkForm+0x146>
 8015998:	f7f5 fd50 	bl	800b43c <HAL_GetTick>
 801599c:	4602      	mov	r2, r0
 801599e:	4b52      	ldr	r3, [pc, #328]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 80159a0:	68db      	ldr	r3, [r3, #12]
 80159a2:	429a      	cmp	r2, r3
 80159a4:	f0c0 8093 	bcc.w	8015ace <APP_ZIGBEE_NwkForm+0x146>
  {
    struct ZbStartupT config;
    enum ZbStatusCodeT status;

    /* Configure Zigbee Logging */
    ZbSetLogging(zigbee_app_info.zb, ZB_LOG_MASK_LEVEL_5, NULL);
 80159a8:	4b4f      	ldr	r3, [pc, #316]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 80159aa:	685b      	ldr	r3, [r3, #4]
 80159ac:	2200      	movs	r2, #0
 80159ae:	211f      	movs	r1, #31
 80159b0:	4618      	mov	r0, r3
 80159b2:	f7fd f889 	bl	8012ac8 <ZbSetLogging>

    /* Attempt to join a zigbee network */
    ZbStartupConfigGetProDefaults(&config);
 80159b6:	463b      	mov	r3, r7
 80159b8:	4618      	mov	r0, r3
 80159ba:	f7fd f923 	bl	8012c04 <ZbStartupConfigGetProDefaults>

    /* Set the centralized network */
    APP_DBG("Network config : APP_STARTUP_CENTRALIZED_ROUTER");
 80159be:	484b      	ldr	r0, [pc, #300]	@ (8015aec <APP_ZIGBEE_NwkForm+0x164>)
 80159c0:	f7fc fa5c 	bl	8011e7c <DbgTraceGetFileName>
 80159c4:	4601      	mov	r1, r0
 80159c6:	f240 13e5 	movw	r3, #485	@ 0x1e5
 80159ca:	4a49      	ldr	r2, [pc, #292]	@ (8015af0 <APP_ZIGBEE_NwkForm+0x168>)
 80159cc:	4849      	ldr	r0, [pc, #292]	@ (8015af4 <APP_ZIGBEE_NwkForm+0x16c>)
 80159ce:	f001 fb0f 	bl	8016ff0 <iprintf>
 80159d2:	4a49      	ldr	r2, [pc, #292]	@ (8015af8 <APP_ZIGBEE_NwkForm+0x170>)
 80159d4:	2101      	movs	r1, #1
 80159d6:	2000      	movs	r0, #0
 80159d8:	f7f4 fb0c 	bl	8009ff4 <logApplication>
    config.startupControl = zigbee_app_info.startupControl;
 80159dc:	4b42      	ldr	r3, [pc, #264]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 80159de:	7a1a      	ldrb	r2, [r3, #8]
 80159e0:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 80159e4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80159e8:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e

    /* Using the default HA preconfigured Link Key */
    memcpy(config.security.preconfiguredLinkKey, sec_key_ha, ZB_SEC_KEYSIZE);
 80159ec:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 80159f0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80159f4:	4a41      	ldr	r2, [pc, #260]	@ (8015afc <APP_ZIGBEE_NwkForm+0x174>)
 80159f6:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 80159fa:	4613      	mov	r3, r2
 80159fc:	6818      	ldr	r0, [r3, #0]
 80159fe:	6859      	ldr	r1, [r3, #4]
 8015a00:	689a      	ldr	r2, [r3, #8]
 8015a02:	68db      	ldr	r3, [r3, #12]
 8015a04:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    config.channelList.count = 1;
 8015a06:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015a0a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015a0e:	2201      	movs	r2, #1
 8015a10:	741a      	strb	r2, [r3, #16]
    config.channelList.list[0].page = 0;
 8015a12:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015a16:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015a1a:	2200      	movs	r2, #0
 8015a1c:	751a      	strb	r2, [r3, #20]
    config.channelList.list[0].channelMask = 1 << CHANNEL; /*Channel in use */
 8015a1e:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8015a22:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8015a26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015a2a:	619a      	str	r2, [r3, #24]

    /* Using ZbStartupWait (blocking) */
    status = ZbStartupWait(zigbee_app_info.zb, &config);
 8015a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 8015a2e:	685b      	ldr	r3, [r3, #4]
 8015a30:	463a      	mov	r2, r7
 8015a32:	4611      	mov	r1, r2
 8015a34:	4618      	mov	r0, r3
 8015a36:	f000 f87f 	bl	8015b38 <ZbStartupWait>
 8015a3a:	4603      	mov	r3, r0
 8015a3c:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df

    APP_DBG("ZbStartup Callback (status = 0x%02x)", status);
 8015a40:	482a      	ldr	r0, [pc, #168]	@ (8015aec <APP_ZIGBEE_NwkForm+0x164>)
 8015a42:	f7fc fa1b 	bl	8011e7c <DbgTraceGetFileName>
 8015a46:	4601      	mov	r1, r0
 8015a48:	f44f 73f9 	mov.w	r3, #498	@ 0x1f2
 8015a4c:	4a28      	ldr	r2, [pc, #160]	@ (8015af0 <APP_ZIGBEE_NwkForm+0x168>)
 8015a4e:	4829      	ldr	r0, [pc, #164]	@ (8015af4 <APP_ZIGBEE_NwkForm+0x16c>)
 8015a50:	f001 face 	bl	8016ff0 <iprintf>
 8015a54:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8015a58:	4a29      	ldr	r2, [pc, #164]	@ (8015b00 <APP_ZIGBEE_NwkForm+0x178>)
 8015a5a:	2101      	movs	r1, #1
 8015a5c:	2000      	movs	r0, #0
 8015a5e:	f7f4 fac9 	bl	8009ff4 <logApplication>
    zigbee_app_info.join_status = status;
 8015a62:	4a21      	ldr	r2, [pc, #132]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 8015a64:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8015a68:	7253      	strb	r3, [r2, #9]

    if (status == ZB_STATUS_SUCCESS)
 8015a6a:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d115      	bne.n	8015a9e <APP_ZIGBEE_NwkForm+0x116>
    {
      zigbee_app_info.join_delay = 0U;
 8015a72:	4b1d      	ldr	r3, [pc, #116]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 8015a74:	2200      	movs	r2, #0
 8015a76:	60da      	str	r2, [r3, #12]
      zigbee_app_info.init_after_join = true;
 8015a78:	4b1b      	ldr	r3, [pc, #108]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 8015a7a:	2201      	movs	r2, #1
 8015a7c:	741a      	strb	r2, [r3, #16]
      APP_DBG("Startup done !\n");
 8015a7e:	481b      	ldr	r0, [pc, #108]	@ (8015aec <APP_ZIGBEE_NwkForm+0x164>)
 8015a80:	f7fc f9fc 	bl	8011e7c <DbgTraceGetFileName>
 8015a84:	4601      	mov	r1, r0
 8015a86:	f240 13f9 	movw	r3, #505	@ 0x1f9
 8015a8a:	4a19      	ldr	r2, [pc, #100]	@ (8015af0 <APP_ZIGBEE_NwkForm+0x168>)
 8015a8c:	4819      	ldr	r0, [pc, #100]	@ (8015af4 <APP_ZIGBEE_NwkForm+0x16c>)
 8015a8e:	f001 faaf 	bl	8016ff0 <iprintf>
 8015a92:	4a1c      	ldr	r2, [pc, #112]	@ (8015b04 <APP_ZIGBEE_NwkForm+0x17c>)
 8015a94:	2101      	movs	r1, #1
 8015a96:	2000      	movs	r0, #0
 8015a98:	f7f4 faac 	bl	8009ff4 <logApplication>
 8015a9c:	e017      	b.n	8015ace <APP_ZIGBEE_NwkForm+0x146>

      /* USER CODE END 5 */
    }
    else
    {
      APP_DBG("Startup failed, attempting again after a short delay (%d ms)", APP_ZIGBEE_STARTUP_FAIL_DELAY);
 8015a9e:	4813      	ldr	r0, [pc, #76]	@ (8015aec <APP_ZIGBEE_NwkForm+0x164>)
 8015aa0:	f7fc f9ec 	bl	8011e7c <DbgTraceGetFileName>
 8015aa4:	4601      	mov	r1, r0
 8015aa6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015aaa:	4a11      	ldr	r2, [pc, #68]	@ (8015af0 <APP_ZIGBEE_NwkForm+0x168>)
 8015aac:	4811      	ldr	r0, [pc, #68]	@ (8015af4 <APP_ZIGBEE_NwkForm+0x16c>)
 8015aae:	f001 fa9f 	bl	8016ff0 <iprintf>
 8015ab2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8015ab6:	4a14      	ldr	r2, [pc, #80]	@ (8015b08 <APP_ZIGBEE_NwkForm+0x180>)
 8015ab8:	2101      	movs	r1, #1
 8015aba:	2000      	movs	r0, #0
 8015abc:	f7f4 fa9a 	bl	8009ff4 <logApplication>
      zigbee_app_info.join_delay = HAL_GetTick() + APP_ZIGBEE_STARTUP_FAIL_DELAY;
 8015ac0:	f7f5 fcbc 	bl	800b43c <HAL_GetTick>
 8015ac4:	4603      	mov	r3, r0
 8015ac6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8015aca:	4a07      	ldr	r2, [pc, #28]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 8015acc:	60d3      	str	r3, [r2, #12]
      /* USER CODE END 6 */
    }
  }

  /* If Network forming/joining was not successful reschedule the current task to retry the process */
  if (zigbee_app_info.join_status != ZB_STATUS_SUCCESS)
 8015ace:	4b06      	ldr	r3, [pc, #24]	@ (8015ae8 <APP_ZIGBEE_NwkForm+0x160>)
 8015ad0:	7a5b      	ldrb	r3, [r3, #9]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d003      	beq.n	8015ade <APP_ZIGBEE_NwkForm+0x156>
  {
    UTIL_SEQ_SetTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, CFG_SCH_PRIO_0);
 8015ad6:	2100      	movs	r1, #0
 8015ad8:	2004      	movs	r0, #4
 8015ada:	f000 fffd 	bl	8016ad8 <UTIL_SEQ_SetTask>
  }
  /* USER CODE BEGIN NW_FORM */
  /* USER CODE END NW_FORM */
}
 8015ade:	bf00      	nop
 8015ae0:	f507 77f2 	add.w	r7, r7, #484	@ 0x1e4
 8015ae4:	46bd      	mov	sp, r7
 8015ae6:	bd90      	pop	{r4, r7, pc}
 8015ae8:	20000784 	.word	0x20000784
 8015aec:	08019344 	.word	0x08019344
 8015af0:	0801a174 	.word	0x0801a174
 8015af4:	08019364 	.word	0x08019364
 8015af8:	08019594 	.word	0x08019594
 8015afc:	08019e5c 	.word	0x08019e5c
 8015b00:	080195c4 	.word	0x080195c4
 8015b04:	080195ec 	.word	0x080195ec
 8015b08:	080195fc 	.word	0x080195fc

08015b0c <ZbStartupWaitCb>:
  bool active;
  enum ZbStatusCodeT status;
};

static void ZbStartupWaitCb(enum ZbStatusCodeT status, void *cb_arg)
{
 8015b0c:	b580      	push	{r7, lr}
 8015b0e:	b084      	sub	sp, #16
 8015b10:	af00      	add	r7, sp, #0
 8015b12:	4603      	mov	r3, r0
 8015b14:	6039      	str	r1, [r7, #0]
 8015b16:	71fb      	strb	r3, [r7, #7]
  struct ZbStartupWaitInfo *info = cb_arg;
 8015b18:	683b      	ldr	r3, [r7, #0]
 8015b1a:	60fb      	str	r3, [r7, #12]

  info->status = status;
 8015b1c:	68fb      	ldr	r3, [r7, #12]
 8015b1e:	79fa      	ldrb	r2, [r7, #7]
 8015b20:	705a      	strb	r2, [r3, #1]
  info->active = false;
 8015b22:	68fb      	ldr	r3, [r7, #12]
 8015b24:	2200      	movs	r2, #0
 8015b26:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetEvt(EVENT_ZIGBEE_STARTUP_ENDED);
 8015b28:	2008      	movs	r0, #8
 8015b2a:	f001 f801 	bl	8016b30 <UTIL_SEQ_SetEvt>
}
 8015b2e:	bf00      	nop
 8015b30:	3710      	adds	r7, #16
 8015b32:	46bd      	mov	sp, r7
 8015b34:	bd80      	pop	{r7, pc}
	...

08015b38 <ZbStartupWait>:

enum ZbStatusCodeT ZbStartupWait(struct ZigBeeT *zb, struct ZbStartupT *config)
{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b084      	sub	sp, #16
 8015b3c:	af00      	add	r7, sp, #0
 8015b3e:	6078      	str	r0, [r7, #4]
 8015b40:	6039      	str	r1, [r7, #0]
  struct ZbStartupWaitInfo *info;
  enum ZbStatusCodeT status;

  info = malloc(sizeof(struct ZbStartupWaitInfo));
 8015b42:	2002      	movs	r0, #2
 8015b44:	f001 f8c2 	bl	8016ccc <malloc>
 8015b48:	4603      	mov	r3, r0
 8015b4a:	60fb      	str	r3, [r7, #12]
  if (info == NULL)
 8015b4c:	68fb      	ldr	r3, [r7, #12]
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d101      	bne.n	8015b56 <ZbStartupWait+0x1e>
  {
    return ZB_STATUS_ALLOC_FAIL;
 8015b52:	2370      	movs	r3, #112	@ 0x70
 8015b54:	e021      	b.n	8015b9a <ZbStartupWait+0x62>
  }
  memset(info, 0, sizeof(struct ZbStartupWaitInfo));
 8015b56:	2202      	movs	r2, #2
 8015b58:	2100      	movs	r1, #0
 8015b5a:	68f8      	ldr	r0, [r7, #12]
 8015b5c:	f001 fc64 	bl	8017428 <memset>

  info->active = true;
 8015b60:	68fb      	ldr	r3, [r7, #12]
 8015b62:	2201      	movs	r2, #1
 8015b64:	701a      	strb	r2, [r3, #0]
  status = ZbStartup(zb, config, ZbStartupWaitCb, info);
 8015b66:	68fb      	ldr	r3, [r7, #12]
 8015b68:	4a0e      	ldr	r2, [pc, #56]	@ (8015ba4 <ZbStartupWait+0x6c>)
 8015b6a:	6839      	ldr	r1, [r7, #0]
 8015b6c:	6878      	ldr	r0, [r7, #4]
 8015b6e:	f7fd f873 	bl	8012c58 <ZbStartup>
 8015b72:	4603      	mov	r3, r0
 8015b74:	72fb      	strb	r3, [r7, #11]
  if (status != ZB_STATUS_SUCCESS)
 8015b76:	7afb      	ldrb	r3, [r7, #11]
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d004      	beq.n	8015b86 <ZbStartupWait+0x4e>
  {
    free(info);
 8015b7c:	68f8      	ldr	r0, [r7, #12]
 8015b7e:	f001 f8ad 	bl	8016cdc <free>
    return status;
 8015b82:	7afb      	ldrb	r3, [r7, #11]
 8015b84:	e009      	b.n	8015b9a <ZbStartupWait+0x62>
  }

  UTIL_SEQ_WaitEvt(EVENT_ZIGBEE_STARTUP_ENDED);
 8015b86:	2008      	movs	r0, #8
 8015b88:	f000 fff2 	bl	8016b70 <UTIL_SEQ_WaitEvt>
  status = info->status;
 8015b8c:	68fb      	ldr	r3, [r7, #12]
 8015b8e:	785b      	ldrb	r3, [r3, #1]
 8015b90:	72fb      	strb	r3, [r7, #11]
  free(info);
 8015b92:	68f8      	ldr	r0, [r7, #12]
 8015b94:	f001 f8a2 	bl	8016cdc <free>
  return status;
 8015b98:	7afb      	ldrb	r3, [r7, #11]
}
 8015b9a:	4618      	mov	r0, r3
 8015b9c:	3710      	adds	r7, #16
 8015b9e:	46bd      	mov	sp, r7
 8015ba0:	bd80      	pop	{r7, pc}
 8015ba2:	bf00      	nop
 8015ba4:	08015b0d 	.word	0x08015b0d

08015ba8 <APP_ZIGBEE_Error>:
 * @param  ErrId :
 * @param  ErrCode
 * @retval None
 */
void APP_ZIGBEE_Error(uint32_t ErrId, uint32_t ErrCode)
{
 8015ba8:	b580      	push	{r7, lr}
 8015baa:	b082      	sub	sp, #8
 8015bac:	af00      	add	r7, sp, #0
 8015bae:	6078      	str	r0, [r7, #4]
 8015bb0:	6039      	str	r1, [r7, #0]
  switch (ErrId)
  {
    default:
      APP_ZIGBEE_TraceError("ERROR Unknown ", 0);
 8015bb2:	2100      	movs	r1, #0
 8015bb4:	4803      	ldr	r0, [pc, #12]	@ (8015bc4 <APP_ZIGBEE_Error+0x1c>)
 8015bb6:	f000 f807 	bl	8015bc8 <APP_ZIGBEE_TraceError>
      break;
 8015bba:	bf00      	nop
  }
}
 8015bbc:	bf00      	nop
 8015bbe:	3708      	adds	r7, #8
 8015bc0:	46bd      	mov	sp, r7
 8015bc2:	bd80      	pop	{r7, pc}
 8015bc4:	0801963c 	.word	0x0801963c

08015bc8 <APP_ZIGBEE_TraceError>:
 * @param  pMess  : Message associated to the error.
 * @param  ErrCode: Error code associated to the module (Zigbee or other module if any)
 * @retval None
 */
static void APP_ZIGBEE_TraceError(const char *pMess, uint32_t ErrCode)
{
 8015bc8:	b580      	push	{r7, lr}
 8015bca:	b084      	sub	sp, #16
 8015bcc:	af02      	add	r7, sp, #8
 8015bce:	6078      	str	r0, [r7, #4]
 8015bd0:	6039      	str	r1, [r7, #0]
  APP_DBG("**** Fatal error = %s (Err = %d)", pMess, ErrCode);
 8015bd2:	480b      	ldr	r0, [pc, #44]	@ (8015c00 <APP_ZIGBEE_TraceError+0x38>)
 8015bd4:	f7fc f952 	bl	8011e7c <DbgTraceGetFileName>
 8015bd8:	4601      	mov	r1, r0
 8015bda:	f44f 7317 	mov.w	r3, #604	@ 0x25c
 8015bde:	4a09      	ldr	r2, [pc, #36]	@ (8015c04 <APP_ZIGBEE_TraceError+0x3c>)
 8015be0:	4809      	ldr	r0, [pc, #36]	@ (8015c08 <APP_ZIGBEE_TraceError+0x40>)
 8015be2:	f001 fa05 	bl	8016ff0 <iprintf>
 8015be6:	683b      	ldr	r3, [r7, #0]
 8015be8:	9300      	str	r3, [sp, #0]
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	4a07      	ldr	r2, [pc, #28]	@ (8015c0c <APP_ZIGBEE_TraceError+0x44>)
 8015bee:	2101      	movs	r1, #1
 8015bf0:	2000      	movs	r0, #0
 8015bf2:	f7f4 f9ff 	bl	8009ff4 <logApplication>
  /* USER CODE BEGIN TRACE_ERROR */
  /* USER CODE END TRACE_ERROR */

}
 8015bf6:	bf00      	nop
 8015bf8:	3708      	adds	r7, #8
 8015bfa:	46bd      	mov	sp, r7
 8015bfc:	bd80      	pop	{r7, pc}
 8015bfe:	bf00      	nop
 8015c00:	08019344 	.word	0x08019344
 8015c04:	0801a188 	.word	0x0801a188
 8015c08:	08019364 	.word	0x08019364
 8015c0c:	0801964c 	.word	0x0801964c

08015c10 <APP_ZIGBEE_CheckWirelessFirmwareInfo>:
 *        and display associated information
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_CheckWirelessFirmwareInfo(void)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b098      	sub	sp, #96	@ 0x60
 8015c14:	af02      	add	r7, sp, #8
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;
 8015c16:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8015c1a:	653b      	str	r3, [r7, #80]	@ 0x50

  if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8015c1c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8015c1e:	f7fc f991 	bl	8011f44 <SHCI_GetWirelessFwInfo>
 8015c22:	4603      	mov	r3, r0
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d004      	beq.n	8015c32 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x22>
  {
    APP_ZIGBEE_Error((uint32_t)ERR_ZIGBEE_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8015c28:	2101      	movs	r1, #1
 8015c2a:	2001      	movs	r0, #1
 8015c2c:	f7ff ffbc 	bl	8015ba8 <APP_ZIGBEE_Error>
    APP_DBG("water_content Server on Endpoint %d", SW2_ENDPOINT);
    APP_DBG("water_content Server on Endpoint %d", SW3_ENDPOINT);
    APP_DBG("water_content Server on Endpoint %d", SW4_ENDPOINT);
    APP_DBG("**********************************************************");
  }
}
 8015c30:	e17b      	b.n	8015f2a <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x31a>
    APP_DBG("**********************************************************");
 8015c32:	48c0      	ldr	r0, [pc, #768]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015c34:	f7fc f922 	bl	8011e7c <DbgTraceGetFileName>
 8015c38:	4601      	mov	r1, r0
 8015c3a:	f240 2373 	movw	r3, #627	@ 0x273
 8015c3e:	4abe      	ldr	r2, [pc, #760]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015c40:	48be      	ldr	r0, [pc, #760]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015c42:	f001 f9d5 	bl	8016ff0 <iprintf>
 8015c46:	4abe      	ldr	r2, [pc, #760]	@ (8015f40 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x330>)
 8015c48:	2101      	movs	r1, #1
 8015c4a:	2000      	movs	r0, #0
 8015c4c:	f7f4 f9d2 	bl	8009ff4 <logApplication>
    APP_DBG("WIRELESS COPROCESSOR FW:");
 8015c50:	48b8      	ldr	r0, [pc, #736]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015c52:	f7fc f913 	bl	8011e7c <DbgTraceGetFileName>
 8015c56:	4601      	mov	r1, r0
 8015c58:	f44f 731d 	mov.w	r3, #628	@ 0x274
 8015c5c:	4ab6      	ldr	r2, [pc, #728]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015c5e:	48b7      	ldr	r0, [pc, #732]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015c60:	f001 f9c6 	bl	8016ff0 <iprintf>
 8015c64:	4ab7      	ldr	r2, [pc, #732]	@ (8015f44 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x334>)
 8015c66:	2101      	movs	r1, #1
 8015c68:	2000      	movs	r0, #0
 8015c6a:	f7f4 f9c3 	bl	8009ff4 <logApplication>
    APP_DBG("VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8015c6e:	48b1      	ldr	r0, [pc, #708]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015c70:	f7fc f904 	bl	8011e7c <DbgTraceGetFileName>
 8015c74:	4601      	mov	r1, r0
 8015c76:	f240 2376 	movw	r3, #630	@ 0x276
 8015c7a:	4aaf      	ldr	r2, [pc, #700]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015c7c:	48af      	ldr	r0, [pc, #700]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015c7e:	f001 f9b7 	bl	8016ff0 <iprintf>
 8015c82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015c84:	781b      	ldrb	r3, [r3, #0]
 8015c86:	4619      	mov	r1, r3
 8015c88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015c8a:	785b      	ldrb	r3, [r3, #1]
 8015c8c:	461a      	mov	r2, r3
 8015c8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015c90:	789b      	ldrb	r3, [r3, #2]
 8015c92:	9301      	str	r3, [sp, #4]
 8015c94:	9200      	str	r2, [sp, #0]
 8015c96:	460b      	mov	r3, r1
 8015c98:	4aab      	ldr	r2, [pc, #684]	@ (8015f48 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x338>)
 8015c9a:	2101      	movs	r1, #1
 8015c9c:	2000      	movs	r0, #0
 8015c9e:	f7f4 f9a9 	bl	8009ff4 <logApplication>
    switch (p_wireless_info->StackType)
 8015ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015ca4:	7a5b      	ldrb	r3, [r3, #9]
 8015ca6:	2b30      	cmp	r3, #48	@ 0x30
 8015ca8:	d002      	beq.n	8015cb0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xa0>
 8015caa:	2b31      	cmp	r3, #49	@ 0x31
 8015cac:	d010      	beq.n	8015cd0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xc0>
 8015cae:	e01f      	b.n	8015cf0 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xe0>
        APP_DBG("FW Type : FFD Zigbee stack");
 8015cb0:	48a0      	ldr	r0, [pc, #640]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015cb2:	f7fc f8e3 	bl	8011e7c <DbgTraceGetFileName>
 8015cb6:	4601      	mov	r1, r0
 8015cb8:	f240 237b 	movw	r3, #635	@ 0x27b
 8015cbc:	4a9e      	ldr	r2, [pc, #632]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015cbe:	489f      	ldr	r0, [pc, #636]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015cc0:	f001 f996 	bl	8016ff0 <iprintf>
 8015cc4:	4aa1      	ldr	r2, [pc, #644]	@ (8015f4c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x33c>)
 8015cc6:	2101      	movs	r1, #1
 8015cc8:	2000      	movs	r0, #0
 8015cca:	f7f4 f993 	bl	8009ff4 <logApplication>
        break;
 8015cce:	e014      	b.n	8015cfa <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xea>
        APP_DBG("FW Type : RFD Zigbee stack");
 8015cd0:	4898      	ldr	r0, [pc, #608]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015cd2:	f7fc f8d3 	bl	8011e7c <DbgTraceGetFileName>
 8015cd6:	4601      	mov	r1, r0
 8015cd8:	f240 237f 	movw	r3, #639	@ 0x27f
 8015cdc:	4a96      	ldr	r2, [pc, #600]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015cde:	4897      	ldr	r0, [pc, #604]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015ce0:	f001 f986 	bl	8016ff0 <iprintf>
 8015ce4:	4a9a      	ldr	r2, [pc, #616]	@ (8015f50 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x340>)
 8015ce6:	2101      	movs	r1, #1
 8015ce8:	2000      	movs	r0, #0
 8015cea:	f7f4 f983 	bl	8009ff4 <logApplication>
        break;
 8015cee:	e004      	b.n	8015cfa <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xea>
        APP_ZIGBEE_Error((uint32_t)ERR_ZIGBEE_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8015cf0:	2101      	movs	r1, #1
 8015cf2:	2001      	movs	r0, #1
 8015cf4:	f7ff ff58 	bl	8015ba8 <APP_ZIGBEE_Error>
        break;
 8015cf8:	bf00      	nop
    char *__PathProject__ = (strstr(__FILE__, "Zigbee") ? strstr(__FILE__, "Zigbee") + 7 : __FILE__);
 8015cfa:	4b8e      	ldr	r3, [pc, #568]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015cfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    char *pdel = NULL;
 8015cfe:	2300      	movs	r3, #0
 8015d00:	64bb      	str	r3, [r7, #72]	@ 0x48
      pdel = strchr(__PathProject__, '/');
 8015d02:	212f      	movs	r1, #47	@ 0x2f
 8015d04:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8015d06:	f001 fb97 	bl	8017438 <strchr>
 8015d0a:	64b8      	str	r0, [r7, #72]	@ 0x48
    int index = (int)(pdel - __PathProject__);
 8015d0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015d10:	1ad3      	subs	r3, r2, r3
 8015d12:	647b      	str	r3, [r7, #68]	@ 0x44
    APP_DBG("Application flashed: %*.*s", index, index, __PathProject__);
 8015d14:	4887      	ldr	r0, [pc, #540]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015d16:	f7fc f8b1 	bl	8011e7c <DbgTraceGetFileName>
 8015d1a:	4601      	mov	r1, r0
 8015d1c:	f240 2395 	movw	r3, #661	@ 0x295
 8015d20:	4a85      	ldr	r2, [pc, #532]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015d22:	4886      	ldr	r0, [pc, #536]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015d24:	f001 f964 	bl	8016ff0 <iprintf>
 8015d28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015d2a:	9301      	str	r3, [sp, #4]
 8015d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015d2e:	9300      	str	r3, [sp, #0]
 8015d30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015d32:	4a88      	ldr	r2, [pc, #544]	@ (8015f54 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x344>)
 8015d34:	2101      	movs	r1, #1
 8015d36:	2000      	movs	r0, #0
 8015d38:	f7f4 f95c 	bl	8009ff4 <logApplication>
    APP_DBG("Channel used: %d", CHANNEL);
 8015d3c:	487d      	ldr	r0, [pc, #500]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015d3e:	f7fc f89d 	bl	8011e7c <DbgTraceGetFileName>
 8015d42:	4601      	mov	r1, r0
 8015d44:	f44f 7326 	mov.w	r3, #664	@ 0x298
 8015d48:	4a7b      	ldr	r2, [pc, #492]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015d4a:	487c      	ldr	r0, [pc, #496]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015d4c:	f001 f950 	bl	8016ff0 <iprintf>
 8015d50:	230b      	movs	r3, #11
 8015d52:	4a81      	ldr	r2, [pc, #516]	@ (8015f58 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x348>)
 8015d54:	2101      	movs	r1, #1
 8015d56:	2000      	movs	r0, #0
 8015d58:	f7f4 f94c 	bl	8009ff4 <logApplication>
    APP_DBG("Link Key: %.16s", sec_key_ha);
 8015d5c:	4875      	ldr	r0, [pc, #468]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015d5e:	f7fc f88d 	bl	8011e7c <DbgTraceGetFileName>
 8015d62:	4601      	mov	r1, r0
 8015d64:	f240 239a 	movw	r3, #666	@ 0x29a
 8015d68:	4a73      	ldr	r2, [pc, #460]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015d6a:	4874      	ldr	r0, [pc, #464]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015d6c:	f001 f940 	bl	8016ff0 <iprintf>
 8015d70:	4b7a      	ldr	r3, [pc, #488]	@ (8015f5c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x34c>)
 8015d72:	4a7b      	ldr	r2, [pc, #492]	@ (8015f60 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x350>)
 8015d74:	2101      	movs	r1, #1
 8015d76:	2000      	movs	r0, #0
 8015d78:	f7f4 f93c 	bl	8009ff4 <logApplication>
    Z09_LL_string[0] = 0;
 8015d7c:	2300      	movs	r3, #0
 8015d7e:	703b      	strb	r3, [r7, #0]
    for (int str_index = 0; str_index < ZB_SEC_KEYSIZE; str_index++)
 8015d80:	2300      	movs	r3, #0
 8015d82:	657b      	str	r3, [r7, #84]	@ 0x54
 8015d84:	e010      	b.n	8015da8 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x198>
      sprintf(&Z09_LL_string[str_index*3], "%02x ", sec_key_ha[str_index]);
 8015d86:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015d88:	4613      	mov	r3, r2
 8015d8a:	005b      	lsls	r3, r3, #1
 8015d8c:	4413      	add	r3, r2
 8015d8e:	463a      	mov	r2, r7
 8015d90:	18d0      	adds	r0, r2, r3
 8015d92:	4a72      	ldr	r2, [pc, #456]	@ (8015f5c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x34c>)
 8015d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015d96:	4413      	add	r3, r2
 8015d98:	781b      	ldrb	r3, [r3, #0]
 8015d9a:	461a      	mov	r2, r3
 8015d9c:	4971      	ldr	r1, [pc, #452]	@ (8015f64 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x354>)
 8015d9e:	f001 fa4b 	bl	8017238 <siprintf>
    for (int str_index = 0; str_index < ZB_SEC_KEYSIZE; str_index++)
 8015da2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015da4:	3301      	adds	r3, #1
 8015da6:	657b      	str	r3, [r7, #84]	@ 0x54
 8015da8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015daa:	2b0f      	cmp	r3, #15
 8015dac:	d9eb      	bls.n	8015d86 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x176>
    APP_DBG("Link Key value: %s", Z09_LL_string);
 8015dae:	4861      	ldr	r0, [pc, #388]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015db0:	f7fc f864 	bl	8011e7c <DbgTraceGetFileName>
 8015db4:	4601      	mov	r1, r0
 8015db6:	f240 23a3 	movw	r3, #675	@ 0x2a3
 8015dba:	4a5f      	ldr	r2, [pc, #380]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015dbc:	485f      	ldr	r0, [pc, #380]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015dbe:	f001 f917 	bl	8016ff0 <iprintf>
 8015dc2:	463b      	mov	r3, r7
 8015dc4:	4a68      	ldr	r2, [pc, #416]	@ (8015f68 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x358>)
 8015dc6:	2101      	movs	r1, #1
 8015dc8:	2000      	movs	r0, #0
 8015dca:	f7f4 f913 	bl	8009ff4 <logApplication>
    APP_DBG("Clusters allocated are:");
 8015dce:	4859      	ldr	r0, [pc, #356]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015dd0:	f7fc f854 	bl	8011e7c <DbgTraceGetFileName>
 8015dd4:	4601      	mov	r1, r0
 8015dd6:	f240 23a5 	movw	r3, #677	@ 0x2a5
 8015dda:	4a57      	ldr	r2, [pc, #348]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015ddc:	4857      	ldr	r0, [pc, #348]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015dde:	f001 f907 	bl	8016ff0 <iprintf>
 8015de2:	4a62      	ldr	r2, [pc, #392]	@ (8015f6c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x35c>)
 8015de4:	2101      	movs	r1, #1
 8015de6:	2000      	movs	r0, #0
 8015de8:	f7f4 f904 	bl	8009ff4 <logApplication>
    APP_DBG("basic Client on Endpoint %d", SW1_ENDPOINT);
 8015dec:	4851      	ldr	r0, [pc, #324]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015dee:	f7fc f845 	bl	8011e7c <DbgTraceGetFileName>
 8015df2:	4601      	mov	r1, r0
 8015df4:	f240 23a6 	movw	r3, #678	@ 0x2a6
 8015df8:	4a4f      	ldr	r2, [pc, #316]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015dfa:	4850      	ldr	r0, [pc, #320]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015dfc:	f001 f8f8 	bl	8016ff0 <iprintf>
 8015e00:	2314      	movs	r3, #20
 8015e02:	4a5b      	ldr	r2, [pc, #364]	@ (8015f70 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x360>)
 8015e04:	2101      	movs	r1, #1
 8015e06:	2000      	movs	r0, #0
 8015e08:	f7f4 f8f4 	bl	8009ff4 <logApplication>
    APP_DBG("onOff Server on Endpoint %d", SW1_ENDPOINT);
 8015e0c:	4849      	ldr	r0, [pc, #292]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e0e:	f7fc f835 	bl	8011e7c <DbgTraceGetFileName>
 8015e12:	4601      	mov	r1, r0
 8015e14:	f240 23a7 	movw	r3, #679	@ 0x2a7
 8015e18:	4a47      	ldr	r2, [pc, #284]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e1a:	4848      	ldr	r0, [pc, #288]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e1c:	f001 f8e8 	bl	8016ff0 <iprintf>
 8015e20:	2314      	movs	r3, #20
 8015e22:	4a54      	ldr	r2, [pc, #336]	@ (8015f74 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x364>)
 8015e24:	2101      	movs	r1, #1
 8015e26:	2000      	movs	r0, #0
 8015e28:	f7f4 f8e4 	bl	8009ff4 <logApplication>
    APP_DBG("colorControl Server on Endpoint %d", SW1_ENDPOINT);
 8015e2c:	4841      	ldr	r0, [pc, #260]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e2e:	f7fc f825 	bl	8011e7c <DbgTraceGetFileName>
 8015e32:	4601      	mov	r1, r0
 8015e34:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 8015e38:	4a3f      	ldr	r2, [pc, #252]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e3a:	4840      	ldr	r0, [pc, #256]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e3c:	f001 f8d8 	bl	8016ff0 <iprintf>
 8015e40:	2314      	movs	r3, #20
 8015e42:	4a4d      	ldr	r2, [pc, #308]	@ (8015f78 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x368>)
 8015e44:	2101      	movs	r1, #1
 8015e46:	2000      	movs	r0, #0
 8015e48:	f7f4 f8d4 	bl	8009ff4 <logApplication>
    APP_DBG("levelControl Server on Endpoint %d", SW1_ENDPOINT);
 8015e4c:	4839      	ldr	r0, [pc, #228]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e4e:	f7fc f815 	bl	8011e7c <DbgTraceGetFileName>
 8015e52:	4601      	mov	r1, r0
 8015e54:	f240 23a9 	movw	r3, #681	@ 0x2a9
 8015e58:	4a37      	ldr	r2, [pc, #220]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e5a:	4838      	ldr	r0, [pc, #224]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e5c:	f001 f8c8 	bl	8016ff0 <iprintf>
 8015e60:	2314      	movs	r3, #20
 8015e62:	4a46      	ldr	r2, [pc, #280]	@ (8015f7c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x36c>)
 8015e64:	2101      	movs	r1, #1
 8015e66:	2000      	movs	r0, #0
 8015e68:	f7f4 f8c4 	bl	8009ff4 <logApplication>
    APP_DBG("basic Client on Endpoint %d", SW2_ENDPOINT);
 8015e6c:	4831      	ldr	r0, [pc, #196]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e6e:	f7fc f805 	bl	8011e7c <DbgTraceGetFileName>
 8015e72:	4601      	mov	r1, r0
 8015e74:	f240 23aa 	movw	r3, #682	@ 0x2aa
 8015e78:	4a2f      	ldr	r2, [pc, #188]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e7a:	4830      	ldr	r0, [pc, #192]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e7c:	f001 f8b8 	bl	8016ff0 <iprintf>
 8015e80:	2315      	movs	r3, #21
 8015e82:	4a3b      	ldr	r2, [pc, #236]	@ (8015f70 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x360>)
 8015e84:	2101      	movs	r1, #1
 8015e86:	2000      	movs	r0, #0
 8015e88:	f7f4 f8b4 	bl	8009ff4 <logApplication>
    APP_DBG("temperature_meas Server on Endpoint %d", SW2_ENDPOINT);
 8015e8c:	4829      	ldr	r0, [pc, #164]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015e8e:	f7fb fff5 	bl	8011e7c <DbgTraceGetFileName>
 8015e92:	4601      	mov	r1, r0
 8015e94:	f240 23ab 	movw	r3, #683	@ 0x2ab
 8015e98:	4a27      	ldr	r2, [pc, #156]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015e9a:	4828      	ldr	r0, [pc, #160]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015e9c:	f001 f8a8 	bl	8016ff0 <iprintf>
 8015ea0:	2315      	movs	r3, #21
 8015ea2:	4a37      	ldr	r2, [pc, #220]	@ (8015f80 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x370>)
 8015ea4:	2101      	movs	r1, #1
 8015ea6:	2000      	movs	r0, #0
 8015ea8:	f7f4 f8a4 	bl	8009ff4 <logApplication>
    APP_DBG("water_content Server on Endpoint %d", SW2_ENDPOINT);
 8015eac:	4821      	ldr	r0, [pc, #132]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015eae:	f7fb ffe5 	bl	8011e7c <DbgTraceGetFileName>
 8015eb2:	4601      	mov	r1, r0
 8015eb4:	f44f 732b 	mov.w	r3, #684	@ 0x2ac
 8015eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015eba:	4820      	ldr	r0, [pc, #128]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015ebc:	f001 f898 	bl	8016ff0 <iprintf>
 8015ec0:	2315      	movs	r3, #21
 8015ec2:	4a30      	ldr	r2, [pc, #192]	@ (8015f84 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x374>)
 8015ec4:	2101      	movs	r1, #1
 8015ec6:	2000      	movs	r0, #0
 8015ec8:	f7f4 f894 	bl	8009ff4 <logApplication>
    APP_DBG("water_content Server on Endpoint %d", SW3_ENDPOINT);
 8015ecc:	4819      	ldr	r0, [pc, #100]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015ece:	f7fb ffd5 	bl	8011e7c <DbgTraceGetFileName>
 8015ed2:	4601      	mov	r1, r0
 8015ed4:	f240 23ad 	movw	r3, #685	@ 0x2ad
 8015ed8:	4a17      	ldr	r2, [pc, #92]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015eda:	4818      	ldr	r0, [pc, #96]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015edc:	f001 f888 	bl	8016ff0 <iprintf>
 8015ee0:	2316      	movs	r3, #22
 8015ee2:	4a28      	ldr	r2, [pc, #160]	@ (8015f84 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x374>)
 8015ee4:	2101      	movs	r1, #1
 8015ee6:	2000      	movs	r0, #0
 8015ee8:	f7f4 f884 	bl	8009ff4 <logApplication>
    APP_DBG("water_content Server on Endpoint %d", SW4_ENDPOINT);
 8015eec:	4811      	ldr	r0, [pc, #68]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015eee:	f7fb ffc5 	bl	8011e7c <DbgTraceGetFileName>
 8015ef2:	4601      	mov	r1, r0
 8015ef4:	f240 23ae 	movw	r3, #686	@ 0x2ae
 8015ef8:	4a0f      	ldr	r2, [pc, #60]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015efa:	4810      	ldr	r0, [pc, #64]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015efc:	f001 f878 	bl	8016ff0 <iprintf>
 8015f00:	2317      	movs	r3, #23
 8015f02:	4a20      	ldr	r2, [pc, #128]	@ (8015f84 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x374>)
 8015f04:	2101      	movs	r1, #1
 8015f06:	2000      	movs	r0, #0
 8015f08:	f7f4 f874 	bl	8009ff4 <logApplication>
    APP_DBG("**********************************************************");
 8015f0c:	4809      	ldr	r0, [pc, #36]	@ (8015f34 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x324>)
 8015f0e:	f7fb ffb5 	bl	8011e7c <DbgTraceGetFileName>
 8015f12:	4601      	mov	r1, r0
 8015f14:	f240 23af 	movw	r3, #687	@ 0x2af
 8015f18:	4a07      	ldr	r2, [pc, #28]	@ (8015f38 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x328>)
 8015f1a:	4808      	ldr	r0, [pc, #32]	@ (8015f3c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x32c>)
 8015f1c:	f001 f868 	bl	8016ff0 <iprintf>
 8015f20:	4a07      	ldr	r2, [pc, #28]	@ (8015f40 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x330>)
 8015f22:	2101      	movs	r1, #1
 8015f24:	2000      	movs	r0, #0
 8015f26:	f7f4 f865 	bl	8009ff4 <logApplication>
}
 8015f2a:	bf00      	nop
 8015f2c:	3758      	adds	r7, #88	@ 0x58
 8015f2e:	46bd      	mov	sp, r7
 8015f30:	bd80      	pop	{r7, pc}
 8015f32:	bf00      	nop
 8015f34:	08019344 	.word	0x08019344
 8015f38:	0801a1a0 	.word	0x0801a1a0
 8015f3c:	08019364 	.word	0x08019364
 8015f40:	08019670 	.word	0x08019670
 8015f44:	080196ac 	.word	0x080196ac
 8015f48:	080196c8 	.word	0x080196c8
 8015f4c:	080196e0 	.word	0x080196e0
 8015f50:	080196fc 	.word	0x080196fc
 8015f54:	08019718 	.word	0x08019718
 8015f58:	08019734 	.word	0x08019734
 8015f5c:	08019e5c 	.word	0x08019e5c
 8015f60:	08019748 	.word	0x08019748
 8015f64:	08019758 	.word	0x08019758
 8015f68:	08019760 	.word	0x08019760
 8015f6c:	08019774 	.word	0x08019774
 8015f70:	0801978c 	.word	0x0801978c
 8015f74:	080197a8 	.word	0x080197a8
 8015f78:	080197c4 	.word	0x080197c4
 8015f7c:	080197e8 	.word	0x080197e8
 8015f80:	0801980c 	.word	0x0801980c
 8015f84:	08019834 	.word	0x08019834

08015f88 <APP_ZIGBEE_RegisterCmdBuffer>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_ZIGBEE_RegisterCmdBuffer(TL_CmdPacket_t *p_buffer)
{
 8015f88:	b480      	push	{r7}
 8015f8a:	b083      	sub	sp, #12
 8015f8c:	af00      	add	r7, sp, #0
 8015f8e:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_otcmdbuffer = p_buffer;
 8015f90:	4a04      	ldr	r2, [pc, #16]	@ (8015fa4 <APP_ZIGBEE_RegisterCmdBuffer+0x1c>)
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	6013      	str	r3, [r2, #0]
}
 8015f96:	bf00      	nop
 8015f98:	370c      	adds	r7, #12
 8015f9a:	46bd      	mov	sp, r7
 8015f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fa0:	4770      	bx	lr
 8015fa2:	bf00      	nop
 8015fa4:	20000770 	.word	0x20000770

08015fa8 <ZIGBEE_Get_OTCmdPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdPayloadBuffer(void)
{
 8015fa8:	b480      	push	{r7}
 8015faa:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 8015fac:	4b03      	ldr	r3, [pc, #12]	@ (8015fbc <ZIGBEE_Get_OTCmdPayloadBuffer+0x14>)
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	330c      	adds	r3, #12
}
 8015fb2:	4618      	mov	r0, r3
 8015fb4:	46bd      	mov	sp, r7
 8015fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fba:	4770      	bx	lr
 8015fbc:	20000770 	.word	0x20000770

08015fc0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdRspPayloadBuffer(void)
{
 8015fc0:	b480      	push	{r7}
 8015fc2:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)((TL_EvtPacket_t *)p_ZIGBEE_otcmdbuffer)->evtserial.evt.payload;
 8015fc4:	4b03      	ldr	r3, [pc, #12]	@ (8015fd4 <ZIGBEE_Get_OTCmdRspPayloadBuffer+0x14>)
 8015fc6:	681b      	ldr	r3, [r3, #0]
 8015fc8:	330b      	adds	r3, #11
}
 8015fca:	4618      	mov	r0, r3
 8015fcc:	46bd      	mov	sp, r7
 8015fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fd2:	4770      	bx	lr
 8015fd4:	20000770 	.word	0x20000770

08015fd8 <ZIGBEE_Get_NotificationPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_NotificationPayloadBuffer(void)
{
 8015fd8:	b480      	push	{r7}
 8015fda:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)(p_ZIGBEE_notif_M0_to_M4)->evtserial.evt.payload;
 8015fdc:	4b03      	ldr	r3, [pc, #12]	@ (8015fec <ZIGBEE_Get_NotificationPayloadBuffer+0x14>)
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	330b      	adds	r3, #11
}
 8015fe2:	4618      	mov	r0, r3
 8015fe4:	46bd      	mov	sp, r7
 8015fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fea:	4770      	bx	lr
 8015fec:	20000774 	.word	0x20000774

08015ff0 <ZIGBEE_Get_M0RequestPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_M0RequestPayloadBuffer(void)
{
 8015ff0:	b480      	push	{r7}
 8015ff2:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)(p_ZIGBEE_request_M0_to_M4)->evtserial.evt.payload;
 8015ff4:	4b03      	ldr	r3, [pc, #12]	@ (8016004 <ZIGBEE_Get_M0RequestPayloadBuffer+0x14>)
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	330b      	adds	r3, #11
}
 8015ffa:	4618      	mov	r0, r3
 8015ffc:	46bd      	mov	sp, r7
 8015ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016002:	4770      	bx	lr
 8016004:	20000778 	.word	0x20000778

08016008 <ZIGBEE_CmdTransfer>:
 *
 * @param   None
 * @return  None
 */
void ZIGBEE_CmdTransfer(void)
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b082      	sub	sp, #8
 801600c:	af00      	add	r7, sp, #0
  Zigbee_Cmd_Request_t *cmd_req = (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 801600e:	4b0f      	ldr	r3, [pc, #60]	@ (801604c <ZIGBEE_CmdTransfer+0x44>)
 8016010:	681b      	ldr	r3, [r3, #0]
 8016012:	330c      	adds	r3, #12
 8016014:	607b      	str	r3, [r7, #4]

  /* Zigbee OT command cmdcode range 0x280 .. 0x3DF = 352 */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 8016016:	4b0d      	ldr	r3, [pc, #52]	@ (801604c <ZIGBEE_CmdTransfer+0x44>)
 8016018:	681b      	ldr	r3, [r3, #0]
 801601a:	2200      	movs	r2, #0
 801601c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8016020:	725a      	strb	r2, [r3, #9]
 8016022:	2200      	movs	r2, #0
 8016024:	f042 0202 	orr.w	r2, r2, #2
 8016028:	729a      	strb	r2, [r3, #10]
  /* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
   * + ID (4 bytes) + Size (4 bytes) */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.plen = 8U + (cmd_req->Size * 4U);
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	685b      	ldr	r3, [r3, #4]
 801602e:	3302      	adds	r3, #2
 8016030:	b2da      	uxtb	r2, r3
 8016032:	4b06      	ldr	r3, [pc, #24]	@ (801604c <ZIGBEE_CmdTransfer+0x44>)
 8016034:	681b      	ldr	r3, [r3, #0]
 8016036:	0092      	lsls	r2, r2, #2
 8016038:	b2d2      	uxtb	r2, r2
 801603a:	72da      	strb	r2, [r3, #11]

  TL_ZIGBEE_SendM4RequestToM0();
 801603c:	f7fc fb3a 	bl	80126b4 <TL_ZIGBEE_SendM4RequestToM0>

  /* Wait completion of cmd */
  Wait_Getting_Ack_From_M0();
 8016040:	f000 f827 	bl	8016092 <Wait_Getting_Ack_From_M0>
}
 8016044:	bf00      	nop
 8016046:	3708      	adds	r7, #8
 8016048:	46bd      	mov	sp, r7
 801604a:	bd80      	pop	{r7, pc}
 801604c:	20000770 	.word	0x20000770

08016050 <TL_ZIGBEE_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_CmdEvtReceived(TL_EvtPacket_t *Otbuffer)
{
 8016050:	b580      	push	{r7, lr}
 8016052:	b082      	sub	sp, #8
 8016054:	af00      	add	r7, sp, #0
 8016056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Otbuffer);

  Receive_Ack_From_M0();
 8016058:	f000 f822 	bl	80160a0 <Receive_Ack_From_M0>
}
 801605c:	bf00      	nop
 801605e:	3708      	adds	r7, #8
 8016060:	46bd      	mov	sp, r7
 8016062:	bd80      	pop	{r7, pc}

08016064 <TL_ZIGBEE_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_NotReceived(TL_EvtPacket_t *Notbuffer)
{
 8016064:	b580      	push	{r7, lr}
 8016066:	b082      	sub	sp, #8
 8016068:	af00      	add	r7, sp, #0
 801606a:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_notif_M0_to_M4 = Notbuffer;
 801606c:	4a04      	ldr	r2, [pc, #16]	@ (8016080 <TL_ZIGBEE_NotReceived+0x1c>)
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	6013      	str	r3, [r2, #0]

  Receive_Notification_From_M0();
 8016072:	f000 f81d 	bl	80160b0 <Receive_Notification_From_M0>
}
 8016076:	bf00      	nop
 8016078:	3708      	adds	r7, #8
 801607a:	46bd      	mov	sp, r7
 801607c:	bd80      	pop	{r7, pc}
 801607e:	bf00      	nop
 8016080:	20000774 	.word	0x20000774

08016084 <Pre_ZigbeeCmdProcessing>:
 *         pending before sending a new ot command.
 * @param  None
 * @retval None
 */
void Pre_ZigbeeCmdProcessing(void)
{
 8016084:	b580      	push	{r7, lr}
 8016086:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8016088:	2004      	movs	r0, #4
 801608a:	f000 fd71 	bl	8016b70 <UTIL_SEQ_WaitEvt>
}
 801608e:	bf00      	nop
 8016090:	bd80      	pop	{r7, pc}

08016092 <Wait_Getting_Ack_From_M0>:
 *
 * @param  None
 * @retval None
 */
static void Wait_Getting_Ack_From_M0(void)
{
 8016092:	b580      	push	{r7, lr}
 8016094:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_ACK_FROM_M0_EVT);
 8016096:	2002      	movs	r0, #2
 8016098:	f000 fd6a 	bl	8016b70 <UTIL_SEQ_WaitEvt>
}
 801609c:	bf00      	nop
 801609e:	bd80      	pop	{r7, pc}

080160a0 <Receive_Ack_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Ack_From_M0(void)
{
 80160a0:	b580      	push	{r7, lr}
 80160a2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetEvt(EVENT_ACK_FROM_M0_EVT);
 80160a4:	2002      	movs	r0, #2
 80160a6:	f000 fd43 	bl	8016b30 <UTIL_SEQ_SetEvt>
}
 80160aa:	bf00      	nop
 80160ac:	bd80      	pop	{r7, pc}
	...

080160b0 <Receive_Notification_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Notification_From_M0(void)
{
 80160b0:	b580      	push	{r7, lr}
 80160b2:	af00      	add	r7, sp, #0
  CptReceiveNotifyFromM0++;
 80160b4:	4b05      	ldr	r3, [pc, #20]	@ (80160cc <Receive_Notification_From_M0+0x1c>)
 80160b6:	681b      	ldr	r3, [r3, #0]
 80160b8:	3301      	adds	r3, #1
 80160ba:	4a04      	ldr	r2, [pc, #16]	@ (80160cc <Receive_Notification_From_M0+0x1c>)
 80160bc:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_NOTIFY_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 80160be:	2100      	movs	r1, #0
 80160c0:	2001      	movs	r0, #1
 80160c2:	f000 fd09 	bl	8016ad8 <UTIL_SEQ_SetTask>
}
 80160c6:	bf00      	nop
 80160c8:	bd80      	pop	{r7, pc}
 80160ca:	bf00      	nop
 80160cc:	2000077c 	.word	0x2000077c

080160d0 <TL_ZIGBEE_M0RequestReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_M0RequestReceived(TL_EvtPacket_t *Reqbuffer)
{
 80160d0:	b580      	push	{r7, lr}
 80160d2:	b082      	sub	sp, #8
 80160d4:	af00      	add	r7, sp, #0
 80160d6:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_request_M0_to_M4 = Reqbuffer;
 80160d8:	4a07      	ldr	r2, [pc, #28]	@ (80160f8 <TL_ZIGBEE_M0RequestReceived+0x28>)
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	6013      	str	r3, [r2, #0]

  CptReceiveRequestFromM0++;
 80160de:	4b07      	ldr	r3, [pc, #28]	@ (80160fc <TL_ZIGBEE_M0RequestReceived+0x2c>)
 80160e0:	681b      	ldr	r3, [r3, #0]
 80160e2:	3301      	adds	r3, #1
 80160e4:	4a05      	ldr	r2, [pc, #20]	@ (80160fc <TL_ZIGBEE_M0RequestReceived+0x2c>)
 80160e6:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_REQUEST_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 80160e8:	2100      	movs	r1, #0
 80160ea:	2002      	movs	r0, #2
 80160ec:	f000 fcf4 	bl	8016ad8 <UTIL_SEQ_SetTask>
}
 80160f0:	bf00      	nop
 80160f2:	3708      	adds	r7, #8
 80160f4:	46bd      	mov	sp, r7
 80160f6:	bd80      	pop	{r7, pc}
 80160f8:	20000778 	.word	0x20000778
 80160fc:	20000780 	.word	0x20000780

08016100 <APP_ZIGBEE_TL_INIT>:
 * @brief Perform initialization of TL for Zigbee.
 * @param  None
 * @retval None
 */
void APP_ZIGBEE_TL_INIT(void)
{
 8016100:	b580      	push	{r7, lr}
 8016102:	af00      	add	r7, sp, #0
  ZigbeeConfigBuffer.p_ZigbeeOtCmdRspBuffer = (uint8_t *)&ZigbeeOtCmdBuffer;
 8016104:	4b06      	ldr	r3, [pc, #24]	@ (8016120 <APP_ZIGBEE_TL_INIT+0x20>)
 8016106:	4a07      	ldr	r2, [pc, #28]	@ (8016124 <APP_ZIGBEE_TL_INIT+0x24>)
 8016108:	601a      	str	r2, [r3, #0]
  ZigbeeConfigBuffer.p_ZigbeeNotAckBuffer = (uint8_t *)ZigbeeNotifRspEvtBuffer;
 801610a:	4b05      	ldr	r3, [pc, #20]	@ (8016120 <APP_ZIGBEE_TL_INIT+0x20>)
 801610c:	4a06      	ldr	r2, [pc, #24]	@ (8016128 <APP_ZIGBEE_TL_INIT+0x28>)
 801610e:	605a      	str	r2, [r3, #4]
  ZigbeeConfigBuffer.p_ZigbeeNotifRequestBuffer = (uint8_t *)ZigbeeNotifRequestBuffer;
 8016110:	4b03      	ldr	r3, [pc, #12]	@ (8016120 <APP_ZIGBEE_TL_INIT+0x20>)
 8016112:	4a06      	ldr	r2, [pc, #24]	@ (801612c <APP_ZIGBEE_TL_INIT+0x2c>)
 8016114:	609a      	str	r2, [r3, #8]
  TL_ZIGBEE_Init(&ZigbeeConfigBuffer);
 8016116:	4802      	ldr	r0, [pc, #8]	@ (8016120 <APP_ZIGBEE_TL_INIT+0x20>)
 8016118:	f7fc fab0 	bl	801267c <TL_ZIGBEE_Init>
}
 801611c:	bf00      	nop
 801611e:	bd80      	pop	{r7, pc}
 8016120:	200300d8 	.word	0x200300d8
 8016124:	20030838 	.word	0x20030838
 8016128:	20030944 	.word	0x20030944
 801612c:	20030a50 	.word	0x20030a50

08016130 <APP_ZIGBEE_ProcessNotifyM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ProcessNotifyM0ToM4(void)
{
 8016130:	b580      	push	{r7, lr}
 8016132:	af00      	add	r7, sp, #0
  if (CptReceiveNotifyFromM0 != 0)
 8016134:	4b05      	ldr	r3, [pc, #20]	@ (801614c <APP_ZIGBEE_ProcessNotifyM0ToM4+0x1c>)
 8016136:	681b      	ldr	r3, [r3, #0]
 8016138:	2b00      	cmp	r3, #0
 801613a:	d004      	beq.n	8016146 <APP_ZIGBEE_ProcessNotifyM0ToM4+0x16>
  {
    /* Reset counter */
    CptReceiveNotifyFromM0 = 0;
 801613c:	4b03      	ldr	r3, [pc, #12]	@ (801614c <APP_ZIGBEE_ProcessNotifyM0ToM4+0x1c>)
 801613e:	2200      	movs	r2, #0
 8016140:	601a      	str	r2, [r3, #0]
    Zigbee_CallBackProcessing();
 8016142:	f7fd fc85 	bl	8013a50 <Zigbee_CallBackProcessing>
  }
}
 8016146:	bf00      	nop
 8016148:	bd80      	pop	{r7, pc}
 801614a:	bf00      	nop
 801614c:	2000077c 	.word	0x2000077c

08016150 <APP_ZIGBEE_ProcessRequestM0ToM4>:
 * @brief Process the requests coming from the M0.
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ProcessRequestM0ToM4(void)
{
 8016150:	b580      	push	{r7, lr}
 8016152:	af00      	add	r7, sp, #0
  if (CptReceiveRequestFromM0 != 0)
 8016154:	4b05      	ldr	r3, [pc, #20]	@ (801616c <APP_ZIGBEE_ProcessRequestM0ToM4+0x1c>)
 8016156:	681b      	ldr	r3, [r3, #0]
 8016158:	2b00      	cmp	r3, #0
 801615a:	d004      	beq.n	8016166 <APP_ZIGBEE_ProcessRequestM0ToM4+0x16>
  {
    CptReceiveRequestFromM0 = 0;
 801615c:	4b03      	ldr	r3, [pc, #12]	@ (801616c <APP_ZIGBEE_ProcessRequestM0ToM4+0x1c>)
 801615e:	2200      	movs	r2, #0
 8016160:	601a      	str	r2, [r3, #0]
    Zigbee_M0RequestProcessing();
 8016162:	f7fe fffb 	bl	801515c <Zigbee_M0RequestProcessing>
  }
}
 8016166:	bf00      	nop
 8016168:	bd80      	pop	{r7, pc}
 801616a:	bf00      	nop
 801616c:	20000780 	.word	0x20000780

08016170 <APP_ZIGBEE_ConfigBasicServer>:
 * @brief  Configure Zigbee Basic Server Cluster
 * @param  None
 * @retval None
 */
void APP_ZIGBEE_ConfigBasicServer(void)
{
 8016170:	b580      	push	{r7, lr}
 8016172:	af00      	add	r7, sp, #0
  static struct ZbZclBasicServerDefaults   stBasicServerDefaults;

  /* Initialize Basic Server Cluster 'defaults' information */
  memset( &stBasicServerDefaults, 0x00, sizeof(stBasicServerDefaults) );
 8016174:	2268      	movs	r2, #104	@ 0x68
 8016176:	2100      	movs	r1, #0
 8016178:	481d      	ldr	r0, [pc, #116]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 801617a:	f001 f955 	bl	8017428 <memset>

  stBasicServerDefaults.mfr_name[0] = sizeof( APP_ZIGBEE_MFR_NAME );
 801617e:	4b1c      	ldr	r3, [pc, #112]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 8016180:	2209      	movs	r2, #9
 8016182:	70da      	strb	r2, [r3, #3]
  memcpy( &stBasicServerDefaults.mfr_name[1], APP_ZIGBEE_MFR_NAME, sizeof( APP_ZIGBEE_MFR_NAME ) );
 8016184:	2209      	movs	r2, #9
 8016186:	491b      	ldr	r1, [pc, #108]	@ (80161f4 <APP_ZIGBEE_ConfigBasicServer+0x84>)
 8016188:	481b      	ldr	r0, [pc, #108]	@ (80161f8 <APP_ZIGBEE_ConfigBasicServer+0x88>)
 801618a:	f001 f9fe 	bl	801758a <memcpy>

  stBasicServerDefaults.model_name[0] = sizeof( APP_ZIGBEE_CHIP_NAME );
 801618e:	4b18      	ldr	r3, [pc, #96]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 8016190:	220b      	movs	r2, #11
 8016192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  memcpy( &stBasicServerDefaults.model_name[1], APP_ZIGBEE_CHIP_NAME, sizeof( APP_ZIGBEE_CHIP_NAME ) );
 8016196:	220b      	movs	r2, #11
 8016198:	4918      	ldr	r1, [pc, #96]	@ (80161fc <APP_ZIGBEE_ConfigBasicServer+0x8c>)
 801619a:	4819      	ldr	r0, [pc, #100]	@ (8016200 <APP_ZIGBEE_ConfigBasicServer+0x90>)
 801619c:	f001 f9f5 	bl	801758a <memcpy>

  stBasicServerDefaults.date_code[0] = sizeof( APP_ZIGBEE_APP_DATE_CODE );
 80161a0:	4b13      	ldr	r3, [pc, #76]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 80161a2:	2209      	movs	r2, #9
 80161a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  memcpy( &stBasicServerDefaults.date_code[1], APP_ZIGBEE_APP_DATE_CODE, sizeof( APP_ZIGBEE_APP_DATE_CODE ) );
 80161a8:	2209      	movs	r2, #9
 80161aa:	4916      	ldr	r1, [pc, #88]	@ (8016204 <APP_ZIGBEE_ConfigBasicServer+0x94>)
 80161ac:	4816      	ldr	r0, [pc, #88]	@ (8016208 <APP_ZIGBEE_ConfigBasicServer+0x98>)
 80161ae:	f001 f9ec 	bl	801758a <memcpy>

  stBasicServerDefaults.sw_build_id[0] = sizeof( APP_ZIGBEE_APP_BUILD_ID );
 80161b2:	4b0f      	ldr	r3, [pc, #60]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 80161b4:	2209      	movs	r2, #9
 80161b6:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
  memcpy( &stBasicServerDefaults.sw_build_id[1], APP_ZIGBEE_APP_BUILD_ID, sizeof( APP_ZIGBEE_APP_BUILD_ID ) );
 80161ba:	2209      	movs	r2, #9
 80161bc:	4913      	ldr	r1, [pc, #76]	@ (801620c <APP_ZIGBEE_ConfigBasicServer+0x9c>)
 80161be:	4814      	ldr	r0, [pc, #80]	@ (8016210 <APP_ZIGBEE_ConfigBasicServer+0xa0>)
 80161c0:	f001 f9e3 	bl	801758a <memcpy>

  /* Version are on 8 bits : 3 bits for Major version and 5 bits for Minor version */
  stBasicServerDefaults.app_version = (uint8_t)( ( APP_ZIGBEE_APP_VERSION & 0x70u ) << 1u ) | ( APP_ZIGBEE_APP_VERSION & 0x0Fu );
 80161c4:	4b0a      	ldr	r3, [pc, #40]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 80161c6:	2220      	movs	r2, #32
 80161c8:	701a      	strb	r2, [r3, #0]
  stBasicServerDefaults.stack_version = (uint8_t)( ( APP_ZIGBEE_STACK_VERSION & 0x70u ) << 1u ) | ( APP_ZIGBEE_STACK_VERSION & 0x0Fu );
 80161ca:	4b09      	ldr	r3, [pc, #36]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 80161cc:	2220      	movs	r2, #32
 80161ce:	705a      	strb	r2, [r3, #1]
  stBasicServerDefaults.hw_version = (uint8_t)( ( APP_ZIGBEE_CHIP_VERSION & 0x70u ) << 1u ) | ( APP_ZIGBEE_CHIP_VERSION & 0x0Fu );
 80161d0:	4b07      	ldr	r3, [pc, #28]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 80161d2:	2220      	movs	r2, #32
 80161d4:	709a      	strb	r2, [r3, #2]

  stBasicServerDefaults.power_source = APP_ZIGBEE_BOARD_POWER;
 80161d6:	4b06      	ldr	r3, [pc, #24]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 80161d8:	2200      	movs	r2, #0
 80161da:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56

  /* Configure default Basic Server */
  ZbZclBasicServerConfigDefaults( zigbee_app_info.zb , &stBasicServerDefaults );
 80161de:	4b0d      	ldr	r3, [pc, #52]	@ (8016214 <APP_ZIGBEE_ConfigBasicServer+0xa4>)
 80161e0:	685b      	ldr	r3, [r3, #4]
 80161e2:	4903      	ldr	r1, [pc, #12]	@ (80161f0 <APP_ZIGBEE_ConfigBasicServer+0x80>)
 80161e4:	4618      	mov	r0, r3
 80161e6:	f7fd f985 	bl	80134f4 <ZbZclBasicServerConfigDefaults>
}
 80161ea:	bf00      	nop
 80161ec:	bd80      	pop	{r7, pc}
 80161ee:	bf00      	nop
 80161f0:	200007c0 	.word	0x200007c0
 80161f4:	08019858 	.word	0x08019858
 80161f8:	200007c4 	.word	0x200007c4
 80161fc:	08019864 	.word	0x08019864
 8016200:	200007e5 	.word	0x200007e5
 8016204:	08019870 	.word	0x08019870
 8016208:	20000806 	.word	0x20000806
 801620c:	0801987c 	.word	0x0801987c
 8016210:	20000818 	.word	0x20000818
 8016214:	20000784 	.word	0x20000784

08016218 <LL_PWR_EnableBootC2>:
{
 8016218:	b480      	push	{r7}
 801621a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 801621c:	4b05      	ldr	r3, [pc, #20]	@ (8016234 <LL_PWR_EnableBootC2+0x1c>)
 801621e:	68db      	ldr	r3, [r3, #12]
 8016220:	4a04      	ldr	r2, [pc, #16]	@ (8016234 <LL_PWR_EnableBootC2+0x1c>)
 8016222:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8016226:	60d3      	str	r3, [r2, #12]
}
 8016228:	bf00      	nop
 801622a:	46bd      	mov	sp, r7
 801622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016230:	4770      	bx	lr
 8016232:	bf00      	nop
 8016234:	58000400 	.word	0x58000400

08016238 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8016238:	b480      	push	{r7}
 801623a:	b083      	sub	sp, #12
 801623c:	af00      	add	r7, sp, #0
 801623e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8016240:	4b06      	ldr	r3, [pc, #24]	@ (801625c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8016242:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8016246:	4905      	ldr	r1, [pc, #20]	@ (801625c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	4313      	orrs	r3, r2
 801624c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8016250:	bf00      	nop
 8016252:	370c      	adds	r7, #12
 8016254:	46bd      	mov	sp, r7
 8016256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801625a:	4770      	bx	lr
 801625c:	58000800 	.word	0x58000800

08016260 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8016260:	b480      	push	{r7}
 8016262:	b083      	sub	sp, #12
 8016264:	af00      	add	r7, sp, #0
 8016266:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8016268:	4b05      	ldr	r3, [pc, #20]	@ (8016280 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801626a:	6a1a      	ldr	r2, [r3, #32]
 801626c:	4904      	ldr	r1, [pc, #16]	@ (8016280 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	4313      	orrs	r3, r2
 8016272:	620b      	str	r3, [r1, #32]
}
 8016274:	bf00      	nop
 8016276:	370c      	adds	r7, #12
 8016278:	46bd      	mov	sp, r7
 801627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801627e:	4770      	bx	lr
 8016280:	58000800 	.word	0x58000800

08016284 <LL_AHB3_GRP1_EnableClock>:
{
 8016284:	b480      	push	{r7}
 8016286:	b085      	sub	sp, #20
 8016288:	af00      	add	r7, sp, #0
 801628a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 801628c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8016290:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016292:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	4313      	orrs	r3, r2
 801629a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 801629c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80162a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	4013      	ands	r3, r2
 80162a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80162a8:	68fb      	ldr	r3, [r7, #12]
}
 80162aa:	bf00      	nop
 80162ac:	3714      	adds	r7, #20
 80162ae:	46bd      	mov	sp, r7
 80162b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162b4:	4770      	bx	lr

080162b6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80162b6:	b480      	push	{r7}
 80162b8:	b085      	sub	sp, #20
 80162ba:	af00      	add	r7, sp, #0
 80162bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80162be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80162c2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80162c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	4313      	orrs	r3, r2
 80162ce:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80162d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80162d6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	4013      	ands	r3, r2
 80162de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80162e0:	68fb      	ldr	r3, [r7, #12]
}
 80162e2:	bf00      	nop
 80162e4:	3714      	adds	r7, #20
 80162e6:	46bd      	mov	sp, r7
 80162e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162ec:	4770      	bx	lr

080162ee <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 80162ee:	b480      	push	{r7}
 80162f0:	b083      	sub	sp, #12
 80162f2:	af00      	add	r7, sp, #0
 80162f4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	601a      	str	r2, [r3, #0]
}
 8016302:	bf00      	nop
 8016304:	370c      	adds	r7, #12
 8016306:	46bd      	mov	sp, r7
 8016308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801630c:	4770      	bx	lr

0801630e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 801630e:	b480      	push	{r7}
 8016310:	b083      	sub	sp, #12
 8016312:	af00      	add	r7, sp, #0
 8016314:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	681b      	ldr	r3, [r3, #0]
 801631a:	f043 0201 	orr.w	r2, r3, #1
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	601a      	str	r2, [r3, #0]
}
 8016322:	bf00      	nop
 8016324:	370c      	adds	r7, #12
 8016326:	46bd      	mov	sp, r7
 8016328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801632c:	4770      	bx	lr

0801632e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801632e:	b480      	push	{r7}
 8016330:	b083      	sub	sp, #12
 8016332:	af00      	add	r7, sp, #0
 8016334:	6078      	str	r0, [r7, #4]
 8016336:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	685a      	ldr	r2, [r3, #4]
 801633c:	683b      	ldr	r3, [r7, #0]
 801633e:	041b      	lsls	r3, r3, #16
 8016340:	43db      	mvns	r3, r3
 8016342:	401a      	ands	r2, r3
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	605a      	str	r2, [r3, #4]
}
 8016348:	bf00      	nop
 801634a:	370c      	adds	r7, #12
 801634c:	46bd      	mov	sp, r7
 801634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016352:	4770      	bx	lr

08016354 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016354:	b480      	push	{r7}
 8016356:	b083      	sub	sp, #12
 8016358:	af00      	add	r7, sp, #0
 801635a:	6078      	str	r0, [r7, #4]
 801635c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	685a      	ldr	r2, [r3, #4]
 8016362:	683b      	ldr	r3, [r7, #0]
 8016364:	041b      	lsls	r3, r3, #16
 8016366:	431a      	orrs	r2, r3
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	605a      	str	r2, [r3, #4]
}
 801636c:	bf00      	nop
 801636e:	370c      	adds	r7, #12
 8016370:	46bd      	mov	sp, r7
 8016372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016376:	4770      	bx	lr

08016378 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016378:	b480      	push	{r7}
 801637a:	b083      	sub	sp, #12
 801637c:	af00      	add	r7, sp, #0
 801637e:	6078      	str	r0, [r7, #4]
 8016380:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	685a      	ldr	r2, [r3, #4]
 8016386:	683b      	ldr	r3, [r7, #0]
 8016388:	43db      	mvns	r3, r3
 801638a:	401a      	ands	r2, r3
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	605a      	str	r2, [r3, #4]
}
 8016390:	bf00      	nop
 8016392:	370c      	adds	r7, #12
 8016394:	46bd      	mov	sp, r7
 8016396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801639a:	4770      	bx	lr

0801639c <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801639c:	b480      	push	{r7}
 801639e:	b083      	sub	sp, #12
 80163a0:	af00      	add	r7, sp, #0
 80163a2:	6078      	str	r0, [r7, #4]
 80163a4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	685a      	ldr	r2, [r3, #4]
 80163aa:	683b      	ldr	r3, [r7, #0]
 80163ac:	431a      	orrs	r2, r3
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	605a      	str	r2, [r3, #4]
}
 80163b2:	bf00      	nop
 80163b4:	370c      	adds	r7, #12
 80163b6:	46bd      	mov	sp, r7
 80163b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163bc:	4770      	bx	lr

080163be <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80163be:	b480      	push	{r7}
 80163c0:	b083      	sub	sp, #12
 80163c2:	af00      	add	r7, sp, #0
 80163c4:	6078      	str	r0, [r7, #4]
 80163c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	683a      	ldr	r2, [r7, #0]
 80163cc:	609a      	str	r2, [r3, #8]
}
 80163ce:	bf00      	nop
 80163d0:	370c      	adds	r7, #12
 80163d2:	46bd      	mov	sp, r7
 80163d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163d8:	4770      	bx	lr

080163da <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80163da:	b480      	push	{r7}
 80163dc:	b083      	sub	sp, #12
 80163de:	af00      	add	r7, sp, #0
 80163e0:	6078      	str	r0, [r7, #4]
 80163e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80163e4:	683b      	ldr	r3, [r7, #0]
 80163e6:	041a      	lsls	r2, r3, #16
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	609a      	str	r2, [r3, #8]
}
 80163ec:	bf00      	nop
 80163ee:	370c      	adds	r7, #12
 80163f0:	46bd      	mov	sp, r7
 80163f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163f6:	4770      	bx	lr

080163f8 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80163f8:	b480      	push	{r7}
 80163fa:	b083      	sub	sp, #12
 80163fc:	af00      	add	r7, sp, #0
 80163fe:	6078      	str	r0, [r7, #4]
 8016400:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	68da      	ldr	r2, [r3, #12]
 8016406:	683b      	ldr	r3, [r7, #0]
 8016408:	4013      	ands	r3, r2
 801640a:	683a      	ldr	r2, [r7, #0]
 801640c:	429a      	cmp	r2, r3
 801640e:	d101      	bne.n	8016414 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8016410:	2301      	movs	r3, #1
 8016412:	e000      	b.n	8016416 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8016414:	2300      	movs	r3, #0
}
 8016416:	4618      	mov	r0, r3
 8016418:	370c      	adds	r7, #12
 801641a:	46bd      	mov	sp, r7
 801641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016420:	4770      	bx	lr

08016422 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8016422:	b480      	push	{r7}
 8016424:	b083      	sub	sp, #12
 8016426:	af00      	add	r7, sp, #0
 8016428:	6078      	str	r0, [r7, #4]
 801642a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	69da      	ldr	r2, [r3, #28]
 8016430:	683b      	ldr	r3, [r7, #0]
 8016432:	4013      	ands	r3, r2
 8016434:	683a      	ldr	r2, [r7, #0]
 8016436:	429a      	cmp	r2, r3
 8016438:	d101      	bne.n	801643e <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 801643a:	2301      	movs	r3, #1
 801643c:	e000      	b.n	8016440 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 801643e:	2300      	movs	r3, #0
}
 8016440:	4618      	mov	r0, r3
 8016442:	370c      	adds	r7, #12
 8016444:	46bd      	mov	sp, r7
 8016446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801644a:	4770      	bx	lr

0801644c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 801644c:	b580      	push	{r7, lr}
 801644e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8016450:	2102      	movs	r1, #2
 8016452:	4828      	ldr	r0, [pc, #160]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 8016454:	f7ff ffe5 	bl	8016422 <LL_C2_IPCC_IsActiveFlag_CHx>
 8016458:	4603      	mov	r3, r0
 801645a:	2b00      	cmp	r3, #0
 801645c:	d008      	beq.n	8016470 <HW_IPCC_Rx_Handler+0x24>
 801645e:	4b25      	ldr	r3, [pc, #148]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 8016460:	685b      	ldr	r3, [r3, #4]
 8016462:	f003 0302 	and.w	r3, r3, #2
 8016466:	2b00      	cmp	r3, #0
 8016468:	d102      	bne.n	8016470 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 801646a:	f000 f8f1 	bl	8016650 <HW_IPCC_SYS_EvtHandler>
 801646e:	e03e      	b.n	80164ee <HW_IPCC_Rx_Handler+0xa2>
  {
    HW_IPCC_LLD_BLE_ReceiveM0CmdHandler();
  }
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ))
 8016470:	2104      	movs	r1, #4
 8016472:	4820      	ldr	r0, [pc, #128]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 8016474:	f7ff ffd5 	bl	8016422 <LL_C2_IPCC_IsActiveFlag_CHx>
 8016478:	4603      	mov	r3, r0
 801647a:	2b00      	cmp	r3, #0
 801647c:	d008      	beq.n	8016490 <HW_IPCC_Rx_Handler+0x44>
 801647e:	4b1d      	ldr	r3, [pc, #116]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 8016480:	685b      	ldr	r3, [r3, #4]
 8016482:	f003 0304 	and.w	r3, r3, #4
 8016486:	2b00      	cmp	r3, #0
 8016488:	d102      	bne.n	8016490 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_ZIGBEE_StackNotifEvtHandler();
 801648a:	f000 f923 	bl	80166d4 <HW_IPCC_ZIGBEE_StackNotifEvtHandler>
 801648e:	e02e      	b.n	80164ee <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
 8016490:	2110      	movs	r1, #16
 8016492:	4818      	ldr	r0, [pc, #96]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 8016494:	f7ff ffc5 	bl	8016422 <LL_C2_IPCC_IsActiveFlag_CHx>
 8016498:	4603      	mov	r3, r0
 801649a:	2b00      	cmp	r3, #0
 801649c:	d008      	beq.n	80164b0 <HW_IPCC_Rx_Handler+0x64>
 801649e:	4b15      	ldr	r3, [pc, #84]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 80164a0:	685b      	ldr	r3, [r3, #4]
 80164a2:	f003 0310 	and.w	r3, r3, #16
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d102      	bne.n	80164b0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
 80164aa:	f000 f91f 	bl	80166ec <HW_IPCC_ZIGBEE_StackM0RequestHandler>
 80164ae:	e01e      	b.n	80164ee <HW_IPCC_Rx_Handler+0xa2>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 80164b0:	2101      	movs	r1, #1
 80164b2:	4810      	ldr	r0, [pc, #64]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 80164b4:	f7ff ffb5 	bl	8016422 <LL_C2_IPCC_IsActiveFlag_CHx>
 80164b8:	4603      	mov	r3, r0
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	d008      	beq.n	80164d0 <HW_IPCC_Rx_Handler+0x84>
 80164be:	4b0d      	ldr	r3, [pc, #52]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 80164c0:	685b      	ldr	r3, [r3, #4]
 80164c2:	f003 0301 	and.w	r3, r3, #1
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	d102      	bne.n	80164d0 <HW_IPCC_Rx_Handler+0x84>
  {
    HW_IPCC_BLE_EvtHandler();
 80164ca:	f000 f885 	bl	80165d8 <HW_IPCC_BLE_EvtHandler>
 80164ce:	e00e      	b.n	80164ee <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80164d0:	2108      	movs	r1, #8
 80164d2:	4808      	ldr	r0, [pc, #32]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 80164d4:	f7ff ffa5 	bl	8016422 <LL_C2_IPCC_IsActiveFlag_CHx>
 80164d8:	4603      	mov	r3, r0
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d008      	beq.n	80164f0 <HW_IPCC_Rx_Handler+0xa4>
 80164de:	4b05      	ldr	r3, [pc, #20]	@ (80164f4 <HW_IPCC_Rx_Handler+0xa8>)
 80164e0:	685b      	ldr	r3, [r3, #4]
 80164e2:	f003 0308 	and.w	r3, r3, #8
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d102      	bne.n	80164f0 <HW_IPCC_Rx_Handler+0xa4>
  {
    HW_IPCC_TRACES_EvtHandler();
 80164ea:	f000 f959 	bl	80167a0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80164ee:	bf00      	nop
 80164f0:	bf00      	nop
}
 80164f2:	bd80      	pop	{r7, pc}
 80164f4:	58000c00 	.word	0x58000c00

080164f8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80164fc:	2102      	movs	r1, #2
 80164fe:	4820      	ldr	r0, [pc, #128]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 8016500:	f7ff ff7a 	bl	80163f8 <LL_C1_IPCC_IsActiveFlag_CHx>
 8016504:	4603      	mov	r3, r0
 8016506:	2b00      	cmp	r3, #0
 8016508:	d107      	bne.n	801651a <HW_IPCC_Tx_Handler+0x22>
 801650a:	4b1d      	ldr	r3, [pc, #116]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 801650c:	685b      	ldr	r3, [r3, #4]
 801650e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016512:	2b00      	cmp	r3, #0
 8016514:	d101      	bne.n	801651a <HW_IPCC_Tx_Handler+0x22>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8016516:	f000 f88f 	bl	8016638 <HW_IPCC_SYS_CmdEvtHandler>
#endif /* THREAD_WB */
#ifdef LLD_TESTS_WB
// No TX handler for LLD tests
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
 801651a:	2104      	movs	r1, #4
 801651c:	4818      	ldr	r0, [pc, #96]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 801651e:	f7ff ff6b 	bl	80163f8 <LL_C1_IPCC_IsActiveFlag_CHx>
 8016522:	4603      	mov	r3, r0
 8016524:	2b00      	cmp	r3, #0
 8016526:	d108      	bne.n	801653a <HW_IPCC_Tx_Handler+0x42>
 8016528:	4b15      	ldr	r3, [pc, #84]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 801652a:	685b      	ldr	r3, [r3, #4]
 801652c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8016530:	2b00      	cmp	r3, #0
 8016532:	d102      	bne.n	801653a <HW_IPCC_Tx_Handler+0x42>
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
 8016534:	f000 f8c2 	bl	80166bc <HW_IPCC_ZIGBEE_CmdEvtHandler>
 8016538:	e01e      	b.n	8016578 <HW_IPCC_Tx_Handler+0x80>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 801653a:	2108      	movs	r1, #8
 801653c:	4810      	ldr	r0, [pc, #64]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 801653e:	f7ff ff5b 	bl	80163f8 <LL_C1_IPCC_IsActiveFlag_CHx>
 8016542:	4603      	mov	r3, r0
 8016544:	2b00      	cmp	r3, #0
 8016546:	d108      	bne.n	801655a <HW_IPCC_Tx_Handler+0x62>
 8016548:	4b0d      	ldr	r3, [pc, #52]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 801654a:	685b      	ldr	r3, [r3, #4]
 801654c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8016550:	2b00      	cmp	r3, #0
 8016552:	d102      	bne.n	801655a <HW_IPCC_Tx_Handler+0x62>
  {
    HW_IPCC_MM_FreeBufHandler();
 8016554:	f000 f906 	bl	8016764 <HW_IPCC_MM_FreeBufHandler>
 8016558:	e00e      	b.n	8016578 <HW_IPCC_Tx_Handler+0x80>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 801655a:	2120      	movs	r1, #32
 801655c:	4808      	ldr	r0, [pc, #32]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 801655e:	f7ff ff4b 	bl	80163f8 <LL_C1_IPCC_IsActiveFlag_CHx>
 8016562:	4603      	mov	r3, r0
 8016564:	2b00      	cmp	r3, #0
 8016566:	d108      	bne.n	801657a <HW_IPCC_Tx_Handler+0x82>
 8016568:	4b05      	ldr	r3, [pc, #20]	@ (8016580 <HW_IPCC_Tx_Handler+0x88>)
 801656a:	685b      	ldr	r3, [r3, #4]
 801656c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8016570:	2b00      	cmp	r3, #0
 8016572:	d102      	bne.n	801657a <HW_IPCC_Tx_Handler+0x82>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8016574:	f000 f83c 	bl	80165f0 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8016578:	bf00      	nop
 801657a:	bf00      	nop
}
 801657c:	bd80      	pop	{r7, pc}
 801657e:	bf00      	nop
 8016580:	58000c00 	.word	0x58000c00

08016584 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8016584:	b580      	push	{r7, lr}
 8016586:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8016588:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801658c:	f7ff fe93 	bl	80162b6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8016590:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8016594:	f7ff fe64 	bl	8016260 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8016598:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801659c:	f7ff fe4c 	bl	8016238 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80165a0:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80165a2:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 80165a4:	f7ff fe38 	bl	8016218 <LL_PWR_EnableBootC2>

  return;
 80165a8:	bf00      	nop
}
 80165aa:	bd80      	pop	{r7, pc}

080165ac <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80165ac:	b580      	push	{r7, lr}
 80165ae:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80165b0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80165b4:	f7ff fe66 	bl	8016284 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80165b8:	4806      	ldr	r0, [pc, #24]	@ (80165d4 <HW_IPCC_Init+0x28>)
 80165ba:	f7ff fea8 	bl	801630e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80165be:	4805      	ldr	r0, [pc, #20]	@ (80165d4 <HW_IPCC_Init+0x28>)
 80165c0:	f7ff fe95 	bl	80162ee <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80165c4:	202c      	movs	r0, #44	@ 0x2c
 80165c6:	f7f6 f918 	bl	800c7fa <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80165ca:	202d      	movs	r0, #45	@ 0x2d
 80165cc:	f7f6 f915 	bl	800c7fa <HAL_NVIC_EnableIRQ>

  return;
 80165d0:	bf00      	nop
}
 80165d2:	bd80      	pop	{r7, pc}
 80165d4:	58000c00 	.word	0x58000c00

080165d8 <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 80165d8:	b580      	push	{r7, lr}
 80165da:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80165dc:	f7fb ff96 	bl	801250c <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80165e0:	2101      	movs	r1, #1
 80165e2:	4802      	ldr	r0, [pc, #8]	@ (80165ec <HW_IPCC_BLE_EvtHandler+0x14>)
 80165e4:	f7ff feeb 	bl	80163be <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80165e8:	bf00      	nop
}
 80165ea:	bd80      	pop	{r7, pc}
 80165ec:	58000c00 	.word	0x58000c00

080165f0 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80165f0:	b580      	push	{r7, lr}
 80165f2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80165f4:	2120      	movs	r1, #32
 80165f6:	4803      	ldr	r0, [pc, #12]	@ (8016604 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80165f8:	f7ff feac 	bl	8016354 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 80165fc:	f7fb ffb6 	bl	801256c <HW_IPCC_BLE_AclDataAckNot>

  return;
 8016600:	bf00      	nop
}
 8016602:	bd80      	pop	{r7, pc}
 8016604:	58000c00 	.word	0x58000c00

08016608 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8016608:	b580      	push	{r7, lr}
 801660a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 801660c:	2102      	movs	r1, #2
 801660e:	4802      	ldr	r0, [pc, #8]	@ (8016618 <HW_IPCC_SYS_Init+0x10>)
 8016610:	f7ff feb2 	bl	8016378 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8016614:	bf00      	nop
}
 8016616:	bd80      	pop	{r7, pc}
 8016618:	58000c00 	.word	0x58000c00

0801661c <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 801661c:	b580      	push	{r7, lr}
 801661e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8016620:	2102      	movs	r1, #2
 8016622:	4804      	ldr	r0, [pc, #16]	@ (8016634 <HW_IPCC_SYS_SendCmd+0x18>)
 8016624:	f7ff fed9 	bl	80163da <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8016628:	2102      	movs	r1, #2
 801662a:	4802      	ldr	r0, [pc, #8]	@ (8016634 <HW_IPCC_SYS_SendCmd+0x18>)
 801662c:	f7ff fe7f 	bl	801632e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8016630:	bf00      	nop
}
 8016632:	bd80      	pop	{r7, pc}
 8016634:	58000c00 	.word	0x58000c00

08016638 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8016638:	b580      	push	{r7, lr}
 801663a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 801663c:	2102      	movs	r1, #2
 801663e:	4803      	ldr	r0, [pc, #12]	@ (801664c <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8016640:	f7ff fe88 	bl	8016354 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8016644:	f7fb ffe2 	bl	801260c <HW_IPCC_SYS_CmdEvtNot>

  return;
 8016648:	bf00      	nop
}
 801664a:	bd80      	pop	{r7, pc}
 801664c:	58000c00 	.word	0x58000c00

08016650 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8016650:	b580      	push	{r7, lr}
 8016652:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8016654:	f7fb fff0 	bl	8012638 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8016658:	2102      	movs	r1, #2
 801665a:	4802      	ldr	r0, [pc, #8]	@ (8016664 <HW_IPCC_SYS_EvtHandler+0x14>)
 801665c:	f7ff feaf 	bl	80163be <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8016660:	bf00      	nop
}
 8016662:	bd80      	pop	{r7, pc}
 8016664:	58000c00 	.word	0x58000c00

08016668 <HW_IPCC_ZIGBEE_Init>:
/******************************************************************************
 * ZIGBEE
 ******************************************************************************/
#ifdef ZIGBEE_WB
void HW_IPCC_ZIGBEE_Init( void )
{
 8016668:	b580      	push	{r7, lr}
 801666a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 801666c:	2104      	movs	r1, #4
 801666e:	4804      	ldr	r0, [pc, #16]	@ (8016680 <HW_IPCC_ZIGBEE_Init+0x18>)
 8016670:	f7ff fe82 	bl	8016378 <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8016674:	2110      	movs	r1, #16
 8016676:	4802      	ldr	r0, [pc, #8]	@ (8016680 <HW_IPCC_ZIGBEE_Init+0x18>)
 8016678:	f7ff fe7e 	bl	8016378 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 801667c:	bf00      	nop
}
 801667e:	bd80      	pop	{r7, pc}
 8016680:	58000c00 	.word	0x58000c00

08016684 <HW_IPCC_ZIGBEE_SendM4RequestToM0>:

void HW_IPCC_ZIGBEE_SendM4RequestToM0( void )
{
 8016684:	b580      	push	{r7, lr}
 8016686:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8016688:	2104      	movs	r1, #4
 801668a:	4804      	ldr	r0, [pc, #16]	@ (801669c <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x18>)
 801668c:	f7ff fea5 	bl	80163da <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8016690:	2104      	movs	r1, #4
 8016692:	4802      	ldr	r0, [pc, #8]	@ (801669c <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x18>)
 8016694:	f7ff fe4b 	bl	801632e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8016698:	bf00      	nop
}
 801669a:	bd80      	pop	{r7, pc}
 801669c:	58000c00 	.word	0x58000c00

080166a0 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify>:

void HW_IPCC_ZIGBEE_SendM4AckToM0Notify( void )
{
 80166a0:	b580      	push	{r7, lr}
 80166a2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 80166a4:	2104      	movs	r1, #4
 80166a6:	4804      	ldr	r0, [pc, #16]	@ (80166b8 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify+0x18>)
 80166a8:	f7ff fe89 	bl	80163be <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 80166ac:	2104      	movs	r1, #4
 80166ae:	4802      	ldr	r0, [pc, #8]	@ (80166b8 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify+0x18>)
 80166b0:	f7ff fe62 	bl	8016378 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80166b4:	bf00      	nop
}
 80166b6:	bd80      	pop	{r7, pc}
 80166b8:	58000c00 	.word	0x58000c00

080166bc <HW_IPCC_ZIGBEE_CmdEvtHandler>:

static void HW_IPCC_ZIGBEE_CmdEvtHandler( void )
{
 80166bc:	b580      	push	{r7, lr}
 80166be:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 80166c0:	2104      	movs	r1, #4
 80166c2:	4803      	ldr	r0, [pc, #12]	@ (80166d0 <HW_IPCC_ZIGBEE_CmdEvtHandler+0x14>)
 80166c4:	f7ff fe46 	bl	8016354 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_ZIGBEE_RecvAppliAckFromM0();
 80166c8:	f7fc f802 	bl	80126d0 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>

  return;
 80166cc:	bf00      	nop
}
 80166ce:	bd80      	pop	{r7, pc}
 80166d0:	58000c00 	.word	0x58000c00

080166d4 <HW_IPCC_ZIGBEE_StackNotifEvtHandler>:

static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void )
{
 80166d4:	b580      	push	{r7, lr}
 80166d6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 80166d8:	2104      	movs	r1, #4
 80166da:	4803      	ldr	r0, [pc, #12]	@ (80166e8 <HW_IPCC_ZIGBEE_StackNotifEvtHandler+0x14>)
 80166dc:	f7ff fe5e 	bl	801639c <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_ZIGBEE_RecvM0NotifyToM4();
 80166e0:	f7fc f802 	bl	80126e8 <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>

  return;
 80166e4:	bf00      	nop
}
 80166e6:	bd80      	pop	{r7, pc}
 80166e8:	58000c00 	.word	0x58000c00

080166ec <HW_IPCC_ZIGBEE_StackM0RequestHandler>:

static void HW_IPCC_ZIGBEE_StackM0RequestHandler( void )
{
 80166ec:	b580      	push	{r7, lr}
 80166ee:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 80166f0:	2110      	movs	r1, #16
 80166f2:	4803      	ldr	r0, [pc, #12]	@ (8016700 <HW_IPCC_ZIGBEE_StackM0RequestHandler+0x14>)
 80166f4:	f7ff fe52 	bl	801639c <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_ZIGBEE_RecvM0RequestToM4();
 80166f8:	f7fc f810 	bl	801271c <HW_IPCC_ZIGBEE_RecvM0RequestToM4>

  return;
 80166fc:	bf00      	nop
}
 80166fe:	bd80      	pop	{r7, pc}
 8016700:	58000c00 	.word	0x58000c00

08016704 <HW_IPCC_ZIGBEE_SendM4AckToM0Request>:

void HW_IPCC_ZIGBEE_SendM4AckToM0Request( void )
{
 8016704:	b580      	push	{r7, lr}
 8016706:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8016708:	2110      	movs	r1, #16
 801670a:	4804      	ldr	r0, [pc, #16]	@ (801671c <HW_IPCC_ZIGBEE_SendM4AckToM0Request+0x18>)
 801670c:	f7ff fe57 	bl	80163be <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8016710:	2110      	movs	r1, #16
 8016712:	4802      	ldr	r0, [pc, #8]	@ (801671c <HW_IPCC_ZIGBEE_SendM4AckToM0Request+0x18>)
 8016714:	f7ff fe30 	bl	8016378 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8016718:	bf00      	nop
}
 801671a:	bd80      	pop	{r7, pc}
 801671c:	58000c00 	.word	0x58000c00

08016720 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8016720:	b580      	push	{r7, lr}
 8016722:	b082      	sub	sp, #8
 8016724:	af00      	add	r7, sp, #0
 8016726:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8016728:	2108      	movs	r1, #8
 801672a:	480c      	ldr	r0, [pc, #48]	@ (801675c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801672c:	f7ff fe64 	bl	80163f8 <LL_C1_IPCC_IsActiveFlag_CHx>
 8016730:	4603      	mov	r3, r0
 8016732:	2b00      	cmp	r3, #0
 8016734:	d007      	beq.n	8016746 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8016736:	4a0a      	ldr	r2, [pc, #40]	@ (8016760 <HW_IPCC_MM_SendFreeBuf+0x40>)
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 801673c:	2108      	movs	r1, #8
 801673e:	4807      	ldr	r0, [pc, #28]	@ (801675c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8016740:	f7ff fdf5 	bl	801632e <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8016744:	e006      	b.n	8016754 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8016746:	687b      	ldr	r3, [r7, #4]
 8016748:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 801674a:	2108      	movs	r1, #8
 801674c:	4803      	ldr	r0, [pc, #12]	@ (801675c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801674e:	f7ff fe44 	bl	80163da <LL_C1_IPCC_SetFlag_CHx>
  return;
 8016752:	bf00      	nop
}
 8016754:	3708      	adds	r7, #8
 8016756:	46bd      	mov	sp, r7
 8016758:	bd80      	pop	{r7, pc}
 801675a:	bf00      	nop
 801675c:	58000c00 	.word	0x58000c00
 8016760:	20000828 	.word	0x20000828

08016764 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8016764:	b580      	push	{r7, lr}
 8016766:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8016768:	2108      	movs	r1, #8
 801676a:	4806      	ldr	r0, [pc, #24]	@ (8016784 <HW_IPCC_MM_FreeBufHandler+0x20>)
 801676c:	f7ff fdf2 	bl	8016354 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8016770:	4b05      	ldr	r3, [pc, #20]	@ (8016788 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8016776:	2108      	movs	r1, #8
 8016778:	4802      	ldr	r0, [pc, #8]	@ (8016784 <HW_IPCC_MM_FreeBufHandler+0x20>)
 801677a:	f7ff fe2e 	bl	80163da <LL_C1_IPCC_SetFlag_CHx>

  return;
 801677e:	bf00      	nop
}
 8016780:	bd80      	pop	{r7, pc}
 8016782:	bf00      	nop
 8016784:	58000c00 	.word	0x58000c00
 8016788:	20000828 	.word	0x20000828

0801678c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 801678c:	b580      	push	{r7, lr}
 801678e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8016790:	2108      	movs	r1, #8
 8016792:	4802      	ldr	r0, [pc, #8]	@ (801679c <HW_IPCC_TRACES_Init+0x10>)
 8016794:	f7ff fdf0 	bl	8016378 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8016798:	bf00      	nop
}
 801679a:	bd80      	pop	{r7, pc}
 801679c:	58000c00 	.word	0x58000c00

080167a0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80167a0:	b580      	push	{r7, lr}
 80167a2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80167a4:	f7fc f85a 	bl	801285c <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80167a8:	2108      	movs	r1, #8
 80167aa:	4802      	ldr	r0, [pc, #8]	@ (80167b4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80167ac:	f7ff fe07 	bl	80163be <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80167b0:	bf00      	nop
}
 80167b2:	bd80      	pop	{r7, pc}
 80167b4:	58000c00 	.word	0x58000c00

080167b8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80167b8:	b480      	push	{r7}
 80167ba:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80167bc:	4b05      	ldr	r3, [pc, #20]	@ (80167d4 <UTIL_LPM_Init+0x1c>)
 80167be:	2200      	movs	r2, #0
 80167c0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80167c2:	4b05      	ldr	r3, [pc, #20]	@ (80167d8 <UTIL_LPM_Init+0x20>)
 80167c4:	2200      	movs	r2, #0
 80167c6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80167c8:	bf00      	nop
 80167ca:	46bd      	mov	sp, r7
 80167cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167d0:	4770      	bx	lr
 80167d2:	bf00      	nop
 80167d4:	2000082c 	.word	0x2000082c
 80167d8:	20000830 	.word	0x20000830

080167dc <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80167dc:	b480      	push	{r7}
 80167de:	b087      	sub	sp, #28
 80167e0:	af00      	add	r7, sp, #0
 80167e2:	6078      	str	r0, [r7, #4]
 80167e4:	460b      	mov	r3, r1
 80167e6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80167e8:	f3ef 8310 	mrs	r3, PRIMASK
 80167ec:	613b      	str	r3, [r7, #16]
  return(result);
 80167ee:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80167f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80167f2:	b672      	cpsid	i
}
 80167f4:	bf00      	nop
  
  switch( state )
 80167f6:	78fb      	ldrb	r3, [r7, #3]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d008      	beq.n	801680e <UTIL_LPM_SetStopMode+0x32>
 80167fc:	2b01      	cmp	r3, #1
 80167fe:	d10e      	bne.n	801681e <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8016800:	4b0d      	ldr	r3, [pc, #52]	@ (8016838 <UTIL_LPM_SetStopMode+0x5c>)
 8016802:	681a      	ldr	r2, [r3, #0]
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	4313      	orrs	r3, r2
 8016808:	4a0b      	ldr	r2, [pc, #44]	@ (8016838 <UTIL_LPM_SetStopMode+0x5c>)
 801680a:	6013      	str	r3, [r2, #0]
      break;
 801680c:	e008      	b.n	8016820 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	43da      	mvns	r2, r3
 8016812:	4b09      	ldr	r3, [pc, #36]	@ (8016838 <UTIL_LPM_SetStopMode+0x5c>)
 8016814:	681b      	ldr	r3, [r3, #0]
 8016816:	4013      	ands	r3, r2
 8016818:	4a07      	ldr	r2, [pc, #28]	@ (8016838 <UTIL_LPM_SetStopMode+0x5c>)
 801681a:	6013      	str	r3, [r2, #0]
      break;
 801681c:	e000      	b.n	8016820 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801681e:	bf00      	nop
 8016820:	697b      	ldr	r3, [r7, #20]
 8016822:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016824:	68fb      	ldr	r3, [r7, #12]
 8016826:	f383 8810 	msr	PRIMASK, r3
}
 801682a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801682c:	bf00      	nop
 801682e:	371c      	adds	r7, #28
 8016830:	46bd      	mov	sp, r7
 8016832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016836:	4770      	bx	lr
 8016838:	2000082c 	.word	0x2000082c

0801683c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801683c:	b480      	push	{r7}
 801683e:	b087      	sub	sp, #28
 8016840:	af00      	add	r7, sp, #0
 8016842:	6078      	str	r0, [r7, #4]
 8016844:	460b      	mov	r3, r1
 8016846:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016848:	f3ef 8310 	mrs	r3, PRIMASK
 801684c:	613b      	str	r3, [r7, #16]
  return(result);
 801684e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8016850:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016852:	b672      	cpsid	i
}
 8016854:	bf00      	nop
  
  switch(state)
 8016856:	78fb      	ldrb	r3, [r7, #3]
 8016858:	2b00      	cmp	r3, #0
 801685a:	d008      	beq.n	801686e <UTIL_LPM_SetOffMode+0x32>
 801685c:	2b01      	cmp	r3, #1
 801685e:	d10e      	bne.n	801687e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8016860:	4b0d      	ldr	r3, [pc, #52]	@ (8016898 <UTIL_LPM_SetOffMode+0x5c>)
 8016862:	681a      	ldr	r2, [r3, #0]
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	4313      	orrs	r3, r2
 8016868:	4a0b      	ldr	r2, [pc, #44]	@ (8016898 <UTIL_LPM_SetOffMode+0x5c>)
 801686a:	6013      	str	r3, [r2, #0]
      break;
 801686c:	e008      	b.n	8016880 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	43da      	mvns	r2, r3
 8016872:	4b09      	ldr	r3, [pc, #36]	@ (8016898 <UTIL_LPM_SetOffMode+0x5c>)
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	4013      	ands	r3, r2
 8016878:	4a07      	ldr	r2, [pc, #28]	@ (8016898 <UTIL_LPM_SetOffMode+0x5c>)
 801687a:	6013      	str	r3, [r2, #0]
      break;
 801687c:	e000      	b.n	8016880 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801687e:	bf00      	nop
 8016880:	697b      	ldr	r3, [r7, #20]
 8016882:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016884:	68fb      	ldr	r3, [r7, #12]
 8016886:	f383 8810 	msr	PRIMASK, r3
}
 801688a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801688c:	bf00      	nop
 801688e:	371c      	adds	r7, #28
 8016890:	46bd      	mov	sp, r7
 8016892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016896:	4770      	bx	lr
 8016898:	20000830 	.word	0x20000830

0801689c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801689c:	b580      	push	{r7, lr}
 801689e:	b090      	sub	sp, #64	@ 0x40
 80168a0:	af00      	add	r7, sp, #0
 80168a2:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 80168a4:	4b73      	ldr	r3, [pc, #460]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 80168a6:	681b      	ldr	r3, [r3, #0]
 80168a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 80168aa:	4b72      	ldr	r3, [pc, #456]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 80168ac:	681a      	ldr	r2, [r3, #0]
 80168ae:	687b      	ldr	r3, [r7, #4]
 80168b0:	4013      	ands	r3, r2
 80168b2:	4a70      	ldr	r2, [pc, #448]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 80168b4:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 80168b6:	4b70      	ldr	r3, [pc, #448]	@ (8016a78 <UTIL_SEQ_Run+0x1dc>)
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 80168bc:	4b6f      	ldr	r3, [pc, #444]	@ (8016a7c <UTIL_SEQ_Run+0x1e0>)
 80168be:	681b      	ldr	r3, [r3, #0]
 80168c0:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 80168c2:	4b6f      	ldr	r3, [pc, #444]	@ (8016a80 <UTIL_SEQ_Run+0x1e4>)
 80168c4:	681b      	ldr	r3, [r3, #0]
 80168c6:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 80168c8:	4b6e      	ldr	r3, [pc, #440]	@ (8016a84 <UTIL_SEQ_Run+0x1e8>)
 80168ca:	681b      	ldr	r3, [r3, #0]
 80168cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80168ce:	e08d      	b.n	80169ec <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 80168d0:	2300      	movs	r3, #0
 80168d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80168d4:	e002      	b.n	80168dc <UTIL_SEQ_Run+0x40>
    {
      counter++;
 80168d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80168d8:	3301      	adds	r3, #1
 80168da:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80168dc:	4a6a      	ldr	r2, [pc, #424]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 80168de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80168e0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80168e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168e6:	401a      	ands	r2, r3
 80168e8:	4b62      	ldr	r3, [pc, #392]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	4013      	ands	r3, r2
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d0f1      	beq.n	80168d6 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80168f2:	4a65      	ldr	r2, [pc, #404]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 80168f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80168f6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80168fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168fc:	401a      	ands	r2, r3
 80168fe:	4b5d      	ldr	r3, [pc, #372]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 8016900:	681b      	ldr	r3, [r3, #0]
 8016902:	4013      	ands	r3, r2
 8016904:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8016906:	4a60      	ldr	r2, [pc, #384]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 8016908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801690a:	00db      	lsls	r3, r3, #3
 801690c:	4413      	add	r3, r2
 801690e:	685a      	ldr	r2, [r3, #4]
 8016910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016912:	4013      	ands	r3, r2
 8016914:	2b00      	cmp	r3, #0
 8016916:	d106      	bne.n	8016926 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8016918:	4a5b      	ldr	r2, [pc, #364]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 801691a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801691c:	00db      	lsls	r3, r3, #3
 801691e:	4413      	add	r3, r2
 8016920:	f04f 32ff 	mov.w	r2, #4294967295
 8016924:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8016926:	4a58      	ldr	r2, [pc, #352]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 8016928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801692a:	00db      	lsls	r3, r3, #3
 801692c:	4413      	add	r3, r2
 801692e:	685a      	ldr	r2, [r3, #4]
 8016930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016932:	4013      	ands	r3, r2
 8016934:	4618      	mov	r0, r3
 8016936:	f000 f973 	bl	8016c20 <SEQ_BitPosition>
 801693a:	4603      	mov	r3, r0
 801693c:	461a      	mov	r2, r3
 801693e:	4b53      	ldr	r3, [pc, #332]	@ (8016a8c <UTIL_SEQ_Run+0x1f0>)
 8016940:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8016942:	4a51      	ldr	r2, [pc, #324]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 8016944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016946:	00db      	lsls	r3, r3, #3
 8016948:	4413      	add	r3, r2
 801694a:	685a      	ldr	r2, [r3, #4]
 801694c:	4b4f      	ldr	r3, [pc, #316]	@ (8016a8c <UTIL_SEQ_Run+0x1f0>)
 801694e:	681b      	ldr	r3, [r3, #0]
 8016950:	2101      	movs	r1, #1
 8016952:	fa01 f303 	lsl.w	r3, r1, r3
 8016956:	43db      	mvns	r3, r3
 8016958:	401a      	ands	r2, r3
 801695a:	494b      	ldr	r1, [pc, #300]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 801695c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801695e:	00db      	lsls	r3, r3, #3
 8016960:	440b      	add	r3, r1
 8016962:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016964:	f3ef 8310 	mrs	r3, PRIMASK
 8016968:	61bb      	str	r3, [r7, #24]
  return(result);
 801696a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801696c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801696e:	b672      	cpsid	i
}
 8016970:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8016972:	4b46      	ldr	r3, [pc, #280]	@ (8016a8c <UTIL_SEQ_Run+0x1f0>)
 8016974:	681b      	ldr	r3, [r3, #0]
 8016976:	2201      	movs	r2, #1
 8016978:	fa02 f303 	lsl.w	r3, r2, r3
 801697c:	43da      	mvns	r2, r3
 801697e:	4b3e      	ldr	r3, [pc, #248]	@ (8016a78 <UTIL_SEQ_Run+0x1dc>)
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	4013      	ands	r3, r2
 8016984:	4a3c      	ldr	r2, [pc, #240]	@ (8016a78 <UTIL_SEQ_Run+0x1dc>)
 8016986:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8016988:	2302      	movs	r3, #2
 801698a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801698c:	e013      	b.n	80169b6 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801698e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016990:	3b01      	subs	r3, #1
 8016992:	4a3d      	ldr	r2, [pc, #244]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 8016994:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8016998:	4b3c      	ldr	r3, [pc, #240]	@ (8016a8c <UTIL_SEQ_Run+0x1f0>)
 801699a:	681b      	ldr	r3, [r3, #0]
 801699c:	2201      	movs	r2, #1
 801699e:	fa02 f303 	lsl.w	r3, r2, r3
 80169a2:	43da      	mvns	r2, r3
 80169a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169a6:	3b01      	subs	r3, #1
 80169a8:	400a      	ands	r2, r1
 80169aa:	4937      	ldr	r1, [pc, #220]	@ (8016a88 <UTIL_SEQ_Run+0x1ec>)
 80169ac:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80169b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169b2:	3b01      	subs	r3, #1
 80169b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80169b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d1e8      	bne.n	801698e <UTIL_SEQ_Run+0xf2>
 80169bc:	6a3b      	ldr	r3, [r7, #32]
 80169be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80169c0:	697b      	ldr	r3, [r7, #20]
 80169c2:	f383 8810 	msr	PRIMASK, r3
}
 80169c6:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 80169c8:	4b30      	ldr	r3, [pc, #192]	@ (8016a8c <UTIL_SEQ_Run+0x1f0>)
 80169ca:	681b      	ldr	r3, [r3, #0]
 80169cc:	4a30      	ldr	r2, [pc, #192]	@ (8016a90 <UTIL_SEQ_Run+0x1f4>)
 80169ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80169d2:	4798      	blx	r3

    local_taskset = TaskSet;
 80169d4:	4b28      	ldr	r3, [pc, #160]	@ (8016a78 <UTIL_SEQ_Run+0x1dc>)
 80169d6:	681b      	ldr	r3, [r3, #0]
 80169d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 80169da:	4b28      	ldr	r3, [pc, #160]	@ (8016a7c <UTIL_SEQ_Run+0x1e0>)
 80169dc:	681b      	ldr	r3, [r3, #0]
 80169de:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 80169e0:	4b27      	ldr	r3, [pc, #156]	@ (8016a80 <UTIL_SEQ_Run+0x1e4>)
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 80169e6:	4b27      	ldr	r3, [pc, #156]	@ (8016a84 <UTIL_SEQ_Run+0x1e8>)
 80169e8:	681b      	ldr	r3, [r3, #0]
 80169ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80169ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80169ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169f0:	401a      	ands	r2, r3
 80169f2:	4b20      	ldr	r3, [pc, #128]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 80169f4:	681b      	ldr	r3, [r3, #0]
 80169f6:	4013      	ands	r3, r2
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d005      	beq.n	8016a08 <UTIL_SEQ_Run+0x16c>
 80169fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80169fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a00:	4013      	ands	r3, r2
 8016a02:	2b00      	cmp	r3, #0
 8016a04:	f43f af64 	beq.w	80168d0 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8016a08:	4b20      	ldr	r3, [pc, #128]	@ (8016a8c <UTIL_SEQ_Run+0x1f0>)
 8016a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8016a0e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8016a10:	f000 f8f8 	bl	8016c04 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016a14:	f3ef 8310 	mrs	r3, PRIMASK
 8016a18:	613b      	str	r3, [r7, #16]
  return(result);
 8016a1a:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8016a1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8016a1e:	b672      	cpsid	i
}
 8016a20:	bf00      	nop
  local_taskset = TaskSet;
 8016a22:	4b15      	ldr	r3, [pc, #84]	@ (8016a78 <UTIL_SEQ_Run+0x1dc>)
 8016a24:	681b      	ldr	r3, [r3, #0]
 8016a26:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8016a28:	4b14      	ldr	r3, [pc, #80]	@ (8016a7c <UTIL_SEQ_Run+0x1e0>)
 8016a2a:	681b      	ldr	r3, [r3, #0]
 8016a2c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8016a2e:	4b14      	ldr	r3, [pc, #80]	@ (8016a80 <UTIL_SEQ_Run+0x1e4>)
 8016a30:	681b      	ldr	r3, [r3, #0]
 8016a32:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8016a34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a38:	401a      	ands	r2, r3
 8016a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 8016a3c:	681b      	ldr	r3, [r3, #0]
 8016a3e:	4013      	ands	r3, r2
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d107      	bne.n	8016a54 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8016a44:	4b0f      	ldr	r3, [pc, #60]	@ (8016a84 <UTIL_SEQ_Run+0x1e8>)
 8016a46:	681a      	ldr	r2, [r3, #0]
 8016a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a4a:	4013      	ands	r3, r2
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	d101      	bne.n	8016a54 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 8016a50:	f7f2 fabd 	bl	8008fce <UTIL_SEQ_Idle>
 8016a54:	69fb      	ldr	r3, [r7, #28]
 8016a56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016a58:	68fb      	ldr	r3, [r7, #12]
 8016a5a:	f383 8810 	msr	PRIMASK, r3
}
 8016a5e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 8016a60:	f000 f8d7 	bl	8016c12 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8016a64:	4a03      	ldr	r2, [pc, #12]	@ (8016a74 <UTIL_SEQ_Run+0x1d8>)
 8016a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a68:	6013      	str	r3, [r2, #0]

  return;
 8016a6a:	bf00      	nop
}
 8016a6c:	3740      	adds	r7, #64	@ 0x40
 8016a6e:	46bd      	mov	sp, r7
 8016a70:	bd80      	pop	{r7, pc}
 8016a72:	bf00      	nop
 8016a74:	20000084 	.word	0x20000084
 8016a78:	20000834 	.word	0x20000834
 8016a7c:	20000838 	.word	0x20000838
 8016a80:	20000080 	.word	0x20000080
 8016a84:	2000083c 	.word	0x2000083c
 8016a88:	200008c4 	.word	0x200008c4
 8016a8c:	20000840 	.word	0x20000840
 8016a90:	20000844 	.word	0x20000844

08016a94 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8016a94:	b580      	push	{r7, lr}
 8016a96:	b088      	sub	sp, #32
 8016a98:	af00      	add	r7, sp, #0
 8016a9a:	60f8      	str	r0, [r7, #12]
 8016a9c:	60b9      	str	r1, [r7, #8]
 8016a9e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8016aa4:	617b      	str	r3, [r7, #20]
  return(result);
 8016aa6:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8016aa8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8016aaa:	b672      	cpsid	i
}
 8016aac:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8016aae:	68f8      	ldr	r0, [r7, #12]
 8016ab0:	f000 f8b6 	bl	8016c20 <SEQ_BitPosition>
 8016ab4:	4603      	mov	r3, r0
 8016ab6:	4619      	mov	r1, r3
 8016ab8:	4a06      	ldr	r2, [pc, #24]	@ (8016ad4 <UTIL_SEQ_RegTask+0x40>)
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8016ac0:	69fb      	ldr	r3, [r7, #28]
 8016ac2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016ac4:	69bb      	ldr	r3, [r7, #24]
 8016ac6:	f383 8810 	msr	PRIMASK, r3
}
 8016aca:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8016acc:	bf00      	nop
}
 8016ace:	3720      	adds	r7, #32
 8016ad0:	46bd      	mov	sp, r7
 8016ad2:	bd80      	pop	{r7, pc}
 8016ad4:	20000844 	.word	0x20000844

08016ad8 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8016ad8:	b480      	push	{r7}
 8016ada:	b087      	sub	sp, #28
 8016adc:	af00      	add	r7, sp, #0
 8016ade:	6078      	str	r0, [r7, #4]
 8016ae0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016ae2:	f3ef 8310 	mrs	r3, PRIMASK
 8016ae6:	60fb      	str	r3, [r7, #12]
  return(result);
 8016ae8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8016aea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016aec:	b672      	cpsid	i
}
 8016aee:	bf00      	nop

  TaskSet |= TaskId_bm;
 8016af0:	4b0d      	ldr	r3, [pc, #52]	@ (8016b28 <UTIL_SEQ_SetTask+0x50>)
 8016af2:	681a      	ldr	r2, [r3, #0]
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	4313      	orrs	r3, r2
 8016af8:	4a0b      	ldr	r2, [pc, #44]	@ (8016b28 <UTIL_SEQ_SetTask+0x50>)
 8016afa:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8016afc:	4a0b      	ldr	r2, [pc, #44]	@ (8016b2c <UTIL_SEQ_SetTask+0x54>)
 8016afe:	683b      	ldr	r3, [r7, #0]
 8016b00:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	431a      	orrs	r2, r3
 8016b08:	4908      	ldr	r1, [pc, #32]	@ (8016b2c <UTIL_SEQ_SetTask+0x54>)
 8016b0a:	683b      	ldr	r3, [r7, #0]
 8016b0c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8016b10:	697b      	ldr	r3, [r7, #20]
 8016b12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016b14:	693b      	ldr	r3, [r7, #16]
 8016b16:	f383 8810 	msr	PRIMASK, r3
}
 8016b1a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8016b1c:	bf00      	nop
}
 8016b1e:	371c      	adds	r7, #28
 8016b20:	46bd      	mov	sp, r7
 8016b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b26:	4770      	bx	lr
 8016b28:	20000834 	.word	0x20000834
 8016b2c:	200008c4 	.word	0x200008c4

08016b30 <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8016b30:	b480      	push	{r7}
 8016b32:	b087      	sub	sp, #28
 8016b34:	af00      	add	r7, sp, #0
 8016b36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016b38:	f3ef 8310 	mrs	r3, PRIMASK
 8016b3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8016b3e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8016b40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016b42:	b672      	cpsid	i
}
 8016b44:	bf00      	nop

  EvtSet |= EvtId_bm;
 8016b46:	4b09      	ldr	r3, [pc, #36]	@ (8016b6c <UTIL_SEQ_SetEvt+0x3c>)
 8016b48:	681a      	ldr	r2, [r3, #0]
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	4313      	orrs	r3, r2
 8016b4e:	4a07      	ldr	r2, [pc, #28]	@ (8016b6c <UTIL_SEQ_SetEvt+0x3c>)
 8016b50:	6013      	str	r3, [r2, #0]
 8016b52:	697b      	ldr	r3, [r7, #20]
 8016b54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016b56:	693b      	ldr	r3, [r7, #16]
 8016b58:	f383 8810 	msr	PRIMASK, r3
}
 8016b5c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8016b5e:	bf00      	nop
}
 8016b60:	371c      	adds	r7, #28
 8016b62:	46bd      	mov	sp, r7
 8016b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b68:	4770      	bx	lr
 8016b6a:	bf00      	nop
 8016b6c:	20000838 	.word	0x20000838

08016b70 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8016b70:	b580      	push	{r7, lr}
 8016b72:	b088      	sub	sp, #32
 8016b74:	af00      	add	r7, sp, #0
 8016b76:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8016b78:	4b1f      	ldr	r3, [pc, #124]	@ (8016bf8 <UTIL_SEQ_WaitEvt+0x88>)
 8016b7a:	681b      	ldr	r3, [r3, #0]
 8016b7c:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8016b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8016bf8 <UTIL_SEQ_WaitEvt+0x88>)
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b86:	d102      	bne.n	8016b8e <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 8016b88:	2300      	movs	r3, #0
 8016b8a:	61fb      	str	r3, [r7, #28]
 8016b8c:	e005      	b.n	8016b9a <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8016b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8016bf8 <UTIL_SEQ_WaitEvt+0x88>)
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	2201      	movs	r2, #1
 8016b94:	fa02 f303 	lsl.w	r3, r2, r3
 8016b98:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 8016b9a:	4b18      	ldr	r3, [pc, #96]	@ (8016bfc <UTIL_SEQ_WaitEvt+0x8c>)
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 8016ba0:	4a16      	ldr	r2, [pc, #88]	@ (8016bfc <UTIL_SEQ_WaitEvt+0x8c>)
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 8016ba6:	e003      	b.n	8016bb0 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8016ba8:	6879      	ldr	r1, [r7, #4]
 8016baa:	69f8      	ldr	r0, [r7, #28]
 8016bac:	f7f2 fa16 	bl	8008fdc <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 8016bb0:	4b13      	ldr	r3, [pc, #76]	@ (8016c00 <UTIL_SEQ_WaitEvt+0x90>)
 8016bb2:	681a      	ldr	r2, [r3, #0]
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	4013      	ands	r3, r2
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d0f5      	beq.n	8016ba8 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 8016bbc:	4a0e      	ldr	r2, [pc, #56]	@ (8016bf8 <UTIL_SEQ_WaitEvt+0x88>)
 8016bbe:	69bb      	ldr	r3, [r7, #24]
 8016bc0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8016bc6:	60bb      	str	r3, [r7, #8]
  return(result);
 8016bc8:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8016bca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8016bcc:	b672      	cpsid	i
}
 8016bce:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	43da      	mvns	r2, r3
 8016bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8016c00 <UTIL_SEQ_WaitEvt+0x90>)
 8016bd6:	681b      	ldr	r3, [r3, #0]
 8016bd8:	4013      	ands	r3, r2
 8016bda:	4a09      	ldr	r2, [pc, #36]	@ (8016c00 <UTIL_SEQ_WaitEvt+0x90>)
 8016bdc:	6013      	str	r3, [r2, #0]
 8016bde:	693b      	ldr	r3, [r7, #16]
 8016be0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016be2:	68fb      	ldr	r3, [r7, #12]
 8016be4:	f383 8810 	msr	PRIMASK, r3
}
 8016be8:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 8016bea:	4a04      	ldr	r2, [pc, #16]	@ (8016bfc <UTIL_SEQ_WaitEvt+0x8c>)
 8016bec:	697b      	ldr	r3, [r7, #20]
 8016bee:	6013      	str	r3, [r2, #0]
  return;
 8016bf0:	bf00      	nop
}
 8016bf2:	3720      	adds	r7, #32
 8016bf4:	46bd      	mov	sp, r7
 8016bf6:	bd80      	pop	{r7, pc}
 8016bf8:	20000840 	.word	0x20000840
 8016bfc:	2000083c 	.word	0x2000083c
 8016c00:	20000838 	.word	0x20000838

08016c04 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8016c04:	b480      	push	{r7}
 8016c06:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8016c08:	bf00      	nop
}
 8016c0a:	46bd      	mov	sp, r7
 8016c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c10:	4770      	bx	lr

08016c12 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8016c12:	b480      	push	{r7}
 8016c14:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8016c16:	bf00      	nop
}
 8016c18:	46bd      	mov	sp, r7
 8016c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c1e:	4770      	bx	lr

08016c20 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8016c20:	b480      	push	{r7}
 8016c22:	b085      	sub	sp, #20
 8016c24:	af00      	add	r7, sp, #0
 8016c26:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 8016c28:	2300      	movs	r3, #0
 8016c2a:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 8016c30:	68bb      	ldr	r3, [r7, #8]
 8016c32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016c36:	d204      	bcs.n	8016c42 <SEQ_BitPosition+0x22>
 8016c38:	2310      	movs	r3, #16
 8016c3a:	73fb      	strb	r3, [r7, #15]
 8016c3c:	68bb      	ldr	r3, [r7, #8]
 8016c3e:	041b      	lsls	r3, r3, #16
 8016c40:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 8016c42:	68bb      	ldr	r3, [r7, #8]
 8016c44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016c48:	d205      	bcs.n	8016c56 <SEQ_BitPosition+0x36>
 8016c4a:	7bfb      	ldrb	r3, [r7, #15]
 8016c4c:	3308      	adds	r3, #8
 8016c4e:	73fb      	strb	r3, [r7, #15]
 8016c50:	68bb      	ldr	r3, [r7, #8]
 8016c52:	021b      	lsls	r3, r3, #8
 8016c54:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8016c56:	68bb      	ldr	r3, [r7, #8]
 8016c58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016c5c:	d205      	bcs.n	8016c6a <SEQ_BitPosition+0x4a>
 8016c5e:	7bfb      	ldrb	r3, [r7, #15]
 8016c60:	3304      	adds	r3, #4
 8016c62:	73fb      	strb	r3, [r7, #15]
 8016c64:	68bb      	ldr	r3, [r7, #8]
 8016c66:	011b      	lsls	r3, r3, #4
 8016c68:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 8016c6a:	68bb      	ldr	r3, [r7, #8]
 8016c6c:	0f1b      	lsrs	r3, r3, #28
 8016c6e:	4a07      	ldr	r2, [pc, #28]	@ (8016c8c <SEQ_BitPosition+0x6c>)
 8016c70:	5cd2      	ldrb	r2, [r2, r3]
 8016c72:	7bfb      	ldrb	r3, [r7, #15]
 8016c74:	4413      	add	r3, r2
 8016c76:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8016c78:	7bfb      	ldrb	r3, [r7, #15]
 8016c7a:	f1c3 031f 	rsb	r3, r3, #31
 8016c7e:	b2db      	uxtb	r3, r3
}
 8016c80:	4618      	mov	r0, r3
 8016c82:	3714      	adds	r7, #20
 8016c84:	46bd      	mov	sp, r7
 8016c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c8a:	4770      	bx	lr
 8016c8c:	0801a1c8 	.word	0x0801a1c8

08016c90 <__assert_func>:
 8016c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016c92:	4614      	mov	r4, r2
 8016c94:	461a      	mov	r2, r3
 8016c96:	4b09      	ldr	r3, [pc, #36]	@ (8016cbc <__assert_func+0x2c>)
 8016c98:	681b      	ldr	r3, [r3, #0]
 8016c9a:	4605      	mov	r5, r0
 8016c9c:	68d8      	ldr	r0, [r3, #12]
 8016c9e:	b954      	cbnz	r4, 8016cb6 <__assert_func+0x26>
 8016ca0:	4b07      	ldr	r3, [pc, #28]	@ (8016cc0 <__assert_func+0x30>)
 8016ca2:	461c      	mov	r4, r3
 8016ca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016ca8:	9100      	str	r1, [sp, #0]
 8016caa:	462b      	mov	r3, r5
 8016cac:	4905      	ldr	r1, [pc, #20]	@ (8016cc4 <__assert_func+0x34>)
 8016cae:	f000 f96f 	bl	8016f90 <fiprintf>
 8016cb2:	f000 fc78 	bl	80175a6 <abort>
 8016cb6:	4b04      	ldr	r3, [pc, #16]	@ (8016cc8 <__assert_func+0x38>)
 8016cb8:	e7f4      	b.n	8016ca4 <__assert_func+0x14>
 8016cba:	bf00      	nop
 8016cbc:	20000094 	.word	0x20000094
 8016cc0:	0801a213 	.word	0x0801a213
 8016cc4:	0801a1e5 	.word	0x0801a1e5
 8016cc8:	0801a1d8 	.word	0x0801a1d8

08016ccc <malloc>:
 8016ccc:	4b02      	ldr	r3, [pc, #8]	@ (8016cd8 <malloc+0xc>)
 8016cce:	4601      	mov	r1, r0
 8016cd0:	6818      	ldr	r0, [r3, #0]
 8016cd2:	f000 b82d 	b.w	8016d30 <_malloc_r>
 8016cd6:	bf00      	nop
 8016cd8:	20000094 	.word	0x20000094

08016cdc <free>:
 8016cdc:	4b02      	ldr	r3, [pc, #8]	@ (8016ce8 <free+0xc>)
 8016cde:	4601      	mov	r1, r0
 8016ce0:	6818      	ldr	r0, [r3, #0]
 8016ce2:	f000 bc67 	b.w	80175b4 <_free_r>
 8016ce6:	bf00      	nop
 8016ce8:	20000094 	.word	0x20000094

08016cec <sbrk_aligned>:
 8016cec:	b570      	push	{r4, r5, r6, lr}
 8016cee:	4e0f      	ldr	r6, [pc, #60]	@ (8016d2c <sbrk_aligned+0x40>)
 8016cf0:	460c      	mov	r4, r1
 8016cf2:	6831      	ldr	r1, [r6, #0]
 8016cf4:	4605      	mov	r5, r0
 8016cf6:	b911      	cbnz	r1, 8016cfe <sbrk_aligned+0x12>
 8016cf8:	f000 fbf6 	bl	80174e8 <_sbrk_r>
 8016cfc:	6030      	str	r0, [r6, #0]
 8016cfe:	4621      	mov	r1, r4
 8016d00:	4628      	mov	r0, r5
 8016d02:	f000 fbf1 	bl	80174e8 <_sbrk_r>
 8016d06:	1c43      	adds	r3, r0, #1
 8016d08:	d103      	bne.n	8016d12 <sbrk_aligned+0x26>
 8016d0a:	f04f 34ff 	mov.w	r4, #4294967295
 8016d0e:	4620      	mov	r0, r4
 8016d10:	bd70      	pop	{r4, r5, r6, pc}
 8016d12:	1cc4      	adds	r4, r0, #3
 8016d14:	f024 0403 	bic.w	r4, r4, #3
 8016d18:	42a0      	cmp	r0, r4
 8016d1a:	d0f8      	beq.n	8016d0e <sbrk_aligned+0x22>
 8016d1c:	1a21      	subs	r1, r4, r0
 8016d1e:	4628      	mov	r0, r5
 8016d20:	f000 fbe2 	bl	80174e8 <_sbrk_r>
 8016d24:	3001      	adds	r0, #1
 8016d26:	d1f2      	bne.n	8016d0e <sbrk_aligned+0x22>
 8016d28:	e7ef      	b.n	8016d0a <sbrk_aligned+0x1e>
 8016d2a:	bf00      	nop
 8016d2c:	200008d4 	.word	0x200008d4

08016d30 <_malloc_r>:
 8016d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016d34:	1ccd      	adds	r5, r1, #3
 8016d36:	f025 0503 	bic.w	r5, r5, #3
 8016d3a:	3508      	adds	r5, #8
 8016d3c:	2d0c      	cmp	r5, #12
 8016d3e:	bf38      	it	cc
 8016d40:	250c      	movcc	r5, #12
 8016d42:	2d00      	cmp	r5, #0
 8016d44:	4606      	mov	r6, r0
 8016d46:	db01      	blt.n	8016d4c <_malloc_r+0x1c>
 8016d48:	42a9      	cmp	r1, r5
 8016d4a:	d904      	bls.n	8016d56 <_malloc_r+0x26>
 8016d4c:	230c      	movs	r3, #12
 8016d4e:	6033      	str	r3, [r6, #0]
 8016d50:	2000      	movs	r0, #0
 8016d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016d56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016e2c <_malloc_r+0xfc>
 8016d5a:	f000 f869 	bl	8016e30 <__malloc_lock>
 8016d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8016d62:	461c      	mov	r4, r3
 8016d64:	bb44      	cbnz	r4, 8016db8 <_malloc_r+0x88>
 8016d66:	4629      	mov	r1, r5
 8016d68:	4630      	mov	r0, r6
 8016d6a:	f7ff ffbf 	bl	8016cec <sbrk_aligned>
 8016d6e:	1c43      	adds	r3, r0, #1
 8016d70:	4604      	mov	r4, r0
 8016d72:	d158      	bne.n	8016e26 <_malloc_r+0xf6>
 8016d74:	f8d8 4000 	ldr.w	r4, [r8]
 8016d78:	4627      	mov	r7, r4
 8016d7a:	2f00      	cmp	r7, #0
 8016d7c:	d143      	bne.n	8016e06 <_malloc_r+0xd6>
 8016d7e:	2c00      	cmp	r4, #0
 8016d80:	d04b      	beq.n	8016e1a <_malloc_r+0xea>
 8016d82:	6823      	ldr	r3, [r4, #0]
 8016d84:	4639      	mov	r1, r7
 8016d86:	4630      	mov	r0, r6
 8016d88:	eb04 0903 	add.w	r9, r4, r3
 8016d8c:	f000 fbac 	bl	80174e8 <_sbrk_r>
 8016d90:	4581      	cmp	r9, r0
 8016d92:	d142      	bne.n	8016e1a <_malloc_r+0xea>
 8016d94:	6821      	ldr	r1, [r4, #0]
 8016d96:	1a6d      	subs	r5, r5, r1
 8016d98:	4629      	mov	r1, r5
 8016d9a:	4630      	mov	r0, r6
 8016d9c:	f7ff ffa6 	bl	8016cec <sbrk_aligned>
 8016da0:	3001      	adds	r0, #1
 8016da2:	d03a      	beq.n	8016e1a <_malloc_r+0xea>
 8016da4:	6823      	ldr	r3, [r4, #0]
 8016da6:	442b      	add	r3, r5
 8016da8:	6023      	str	r3, [r4, #0]
 8016daa:	f8d8 3000 	ldr.w	r3, [r8]
 8016dae:	685a      	ldr	r2, [r3, #4]
 8016db0:	bb62      	cbnz	r2, 8016e0c <_malloc_r+0xdc>
 8016db2:	f8c8 7000 	str.w	r7, [r8]
 8016db6:	e00f      	b.n	8016dd8 <_malloc_r+0xa8>
 8016db8:	6822      	ldr	r2, [r4, #0]
 8016dba:	1b52      	subs	r2, r2, r5
 8016dbc:	d420      	bmi.n	8016e00 <_malloc_r+0xd0>
 8016dbe:	2a0b      	cmp	r2, #11
 8016dc0:	d917      	bls.n	8016df2 <_malloc_r+0xc2>
 8016dc2:	1961      	adds	r1, r4, r5
 8016dc4:	42a3      	cmp	r3, r4
 8016dc6:	6025      	str	r5, [r4, #0]
 8016dc8:	bf18      	it	ne
 8016dca:	6059      	strne	r1, [r3, #4]
 8016dcc:	6863      	ldr	r3, [r4, #4]
 8016dce:	bf08      	it	eq
 8016dd0:	f8c8 1000 	streq.w	r1, [r8]
 8016dd4:	5162      	str	r2, [r4, r5]
 8016dd6:	604b      	str	r3, [r1, #4]
 8016dd8:	4630      	mov	r0, r6
 8016dda:	f000 f82f 	bl	8016e3c <__malloc_unlock>
 8016dde:	f104 000b 	add.w	r0, r4, #11
 8016de2:	1d23      	adds	r3, r4, #4
 8016de4:	f020 0007 	bic.w	r0, r0, #7
 8016de8:	1ac2      	subs	r2, r0, r3
 8016dea:	bf1c      	itt	ne
 8016dec:	1a1b      	subne	r3, r3, r0
 8016dee:	50a3      	strne	r3, [r4, r2]
 8016df0:	e7af      	b.n	8016d52 <_malloc_r+0x22>
 8016df2:	6862      	ldr	r2, [r4, #4]
 8016df4:	42a3      	cmp	r3, r4
 8016df6:	bf0c      	ite	eq
 8016df8:	f8c8 2000 	streq.w	r2, [r8]
 8016dfc:	605a      	strne	r2, [r3, #4]
 8016dfe:	e7eb      	b.n	8016dd8 <_malloc_r+0xa8>
 8016e00:	4623      	mov	r3, r4
 8016e02:	6864      	ldr	r4, [r4, #4]
 8016e04:	e7ae      	b.n	8016d64 <_malloc_r+0x34>
 8016e06:	463c      	mov	r4, r7
 8016e08:	687f      	ldr	r7, [r7, #4]
 8016e0a:	e7b6      	b.n	8016d7a <_malloc_r+0x4a>
 8016e0c:	461a      	mov	r2, r3
 8016e0e:	685b      	ldr	r3, [r3, #4]
 8016e10:	42a3      	cmp	r3, r4
 8016e12:	d1fb      	bne.n	8016e0c <_malloc_r+0xdc>
 8016e14:	2300      	movs	r3, #0
 8016e16:	6053      	str	r3, [r2, #4]
 8016e18:	e7de      	b.n	8016dd8 <_malloc_r+0xa8>
 8016e1a:	230c      	movs	r3, #12
 8016e1c:	6033      	str	r3, [r6, #0]
 8016e1e:	4630      	mov	r0, r6
 8016e20:	f000 f80c 	bl	8016e3c <__malloc_unlock>
 8016e24:	e794      	b.n	8016d50 <_malloc_r+0x20>
 8016e26:	6005      	str	r5, [r0, #0]
 8016e28:	e7d6      	b.n	8016dd8 <_malloc_r+0xa8>
 8016e2a:	bf00      	nop
 8016e2c:	200008d8 	.word	0x200008d8

08016e30 <__malloc_lock>:
 8016e30:	4801      	ldr	r0, [pc, #4]	@ (8016e38 <__malloc_lock+0x8>)
 8016e32:	f000 bba6 	b.w	8017582 <__retarget_lock_acquire_recursive>
 8016e36:	bf00      	nop
 8016e38:	20000a1c 	.word	0x20000a1c

08016e3c <__malloc_unlock>:
 8016e3c:	4801      	ldr	r0, [pc, #4]	@ (8016e44 <__malloc_unlock+0x8>)
 8016e3e:	f000 bba1 	b.w	8017584 <__retarget_lock_release_recursive>
 8016e42:	bf00      	nop
 8016e44:	20000a1c 	.word	0x20000a1c

08016e48 <std>:
 8016e48:	2300      	movs	r3, #0
 8016e4a:	b510      	push	{r4, lr}
 8016e4c:	4604      	mov	r4, r0
 8016e4e:	e9c0 3300 	strd	r3, r3, [r0]
 8016e52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016e56:	6083      	str	r3, [r0, #8]
 8016e58:	8181      	strh	r1, [r0, #12]
 8016e5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8016e5c:	81c2      	strh	r2, [r0, #14]
 8016e5e:	6183      	str	r3, [r0, #24]
 8016e60:	4619      	mov	r1, r3
 8016e62:	2208      	movs	r2, #8
 8016e64:	305c      	adds	r0, #92	@ 0x5c
 8016e66:	f000 fadf 	bl	8017428 <memset>
 8016e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8016ea0 <std+0x58>)
 8016e6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8016e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8016ea4 <std+0x5c>)
 8016e70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016e72:	4b0d      	ldr	r3, [pc, #52]	@ (8016ea8 <std+0x60>)
 8016e74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016e76:	4b0d      	ldr	r3, [pc, #52]	@ (8016eac <std+0x64>)
 8016e78:	6323      	str	r3, [r4, #48]	@ 0x30
 8016e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8016eb0 <std+0x68>)
 8016e7c:	6224      	str	r4, [r4, #32]
 8016e7e:	429c      	cmp	r4, r3
 8016e80:	d006      	beq.n	8016e90 <std+0x48>
 8016e82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016e86:	4294      	cmp	r4, r2
 8016e88:	d002      	beq.n	8016e90 <std+0x48>
 8016e8a:	33d0      	adds	r3, #208	@ 0xd0
 8016e8c:	429c      	cmp	r4, r3
 8016e8e:	d105      	bne.n	8016e9c <std+0x54>
 8016e90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016e98:	f000 bb72 	b.w	8017580 <__retarget_lock_init_recursive>
 8016e9c:	bd10      	pop	{r4, pc}
 8016e9e:	bf00      	nop
 8016ea0:	08017279 	.word	0x08017279
 8016ea4:	0801729b 	.word	0x0801729b
 8016ea8:	080172d3 	.word	0x080172d3
 8016eac:	080172f7 	.word	0x080172f7
 8016eb0:	200008dc 	.word	0x200008dc

08016eb4 <stdio_exit_handler>:
 8016eb4:	4a02      	ldr	r2, [pc, #8]	@ (8016ec0 <stdio_exit_handler+0xc>)
 8016eb6:	4903      	ldr	r1, [pc, #12]	@ (8016ec4 <stdio_exit_handler+0x10>)
 8016eb8:	4803      	ldr	r0, [pc, #12]	@ (8016ec8 <stdio_exit_handler+0x14>)
 8016eba:	f000 b87b 	b.w	8016fb4 <_fwalk_sglue>
 8016ebe:	bf00      	nop
 8016ec0:	20000088 	.word	0x20000088
 8016ec4:	08017fa1 	.word	0x08017fa1
 8016ec8:	20000098 	.word	0x20000098

08016ecc <cleanup_stdio>:
 8016ecc:	6841      	ldr	r1, [r0, #4]
 8016ece:	4b0c      	ldr	r3, [pc, #48]	@ (8016f00 <cleanup_stdio+0x34>)
 8016ed0:	4299      	cmp	r1, r3
 8016ed2:	b510      	push	{r4, lr}
 8016ed4:	4604      	mov	r4, r0
 8016ed6:	d001      	beq.n	8016edc <cleanup_stdio+0x10>
 8016ed8:	f001 f862 	bl	8017fa0 <_fflush_r>
 8016edc:	68a1      	ldr	r1, [r4, #8]
 8016ede:	4b09      	ldr	r3, [pc, #36]	@ (8016f04 <cleanup_stdio+0x38>)
 8016ee0:	4299      	cmp	r1, r3
 8016ee2:	d002      	beq.n	8016eea <cleanup_stdio+0x1e>
 8016ee4:	4620      	mov	r0, r4
 8016ee6:	f001 f85b 	bl	8017fa0 <_fflush_r>
 8016eea:	68e1      	ldr	r1, [r4, #12]
 8016eec:	4b06      	ldr	r3, [pc, #24]	@ (8016f08 <cleanup_stdio+0x3c>)
 8016eee:	4299      	cmp	r1, r3
 8016ef0:	d004      	beq.n	8016efc <cleanup_stdio+0x30>
 8016ef2:	4620      	mov	r0, r4
 8016ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016ef8:	f001 b852 	b.w	8017fa0 <_fflush_r>
 8016efc:	bd10      	pop	{r4, pc}
 8016efe:	bf00      	nop
 8016f00:	200008dc 	.word	0x200008dc
 8016f04:	20000944 	.word	0x20000944
 8016f08:	200009ac 	.word	0x200009ac

08016f0c <global_stdio_init.part.0>:
 8016f0c:	b510      	push	{r4, lr}
 8016f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8016f3c <global_stdio_init.part.0+0x30>)
 8016f10:	4c0b      	ldr	r4, [pc, #44]	@ (8016f40 <global_stdio_init.part.0+0x34>)
 8016f12:	4a0c      	ldr	r2, [pc, #48]	@ (8016f44 <global_stdio_init.part.0+0x38>)
 8016f14:	601a      	str	r2, [r3, #0]
 8016f16:	4620      	mov	r0, r4
 8016f18:	2200      	movs	r2, #0
 8016f1a:	2104      	movs	r1, #4
 8016f1c:	f7ff ff94 	bl	8016e48 <std>
 8016f20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016f24:	2201      	movs	r2, #1
 8016f26:	2109      	movs	r1, #9
 8016f28:	f7ff ff8e 	bl	8016e48 <std>
 8016f2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016f30:	2202      	movs	r2, #2
 8016f32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016f36:	2112      	movs	r1, #18
 8016f38:	f7ff bf86 	b.w	8016e48 <std>
 8016f3c:	20000a14 	.word	0x20000a14
 8016f40:	200008dc 	.word	0x200008dc
 8016f44:	08016eb5 	.word	0x08016eb5

08016f48 <__sfp_lock_acquire>:
 8016f48:	4801      	ldr	r0, [pc, #4]	@ (8016f50 <__sfp_lock_acquire+0x8>)
 8016f4a:	f000 bb1a 	b.w	8017582 <__retarget_lock_acquire_recursive>
 8016f4e:	bf00      	nop
 8016f50:	20000a1d 	.word	0x20000a1d

08016f54 <__sfp_lock_release>:
 8016f54:	4801      	ldr	r0, [pc, #4]	@ (8016f5c <__sfp_lock_release+0x8>)
 8016f56:	f000 bb15 	b.w	8017584 <__retarget_lock_release_recursive>
 8016f5a:	bf00      	nop
 8016f5c:	20000a1d 	.word	0x20000a1d

08016f60 <__sinit>:
 8016f60:	b510      	push	{r4, lr}
 8016f62:	4604      	mov	r4, r0
 8016f64:	f7ff fff0 	bl	8016f48 <__sfp_lock_acquire>
 8016f68:	6a23      	ldr	r3, [r4, #32]
 8016f6a:	b11b      	cbz	r3, 8016f74 <__sinit+0x14>
 8016f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016f70:	f7ff bff0 	b.w	8016f54 <__sfp_lock_release>
 8016f74:	4b04      	ldr	r3, [pc, #16]	@ (8016f88 <__sinit+0x28>)
 8016f76:	6223      	str	r3, [r4, #32]
 8016f78:	4b04      	ldr	r3, [pc, #16]	@ (8016f8c <__sinit+0x2c>)
 8016f7a:	681b      	ldr	r3, [r3, #0]
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	d1f5      	bne.n	8016f6c <__sinit+0xc>
 8016f80:	f7ff ffc4 	bl	8016f0c <global_stdio_init.part.0>
 8016f84:	e7f2      	b.n	8016f6c <__sinit+0xc>
 8016f86:	bf00      	nop
 8016f88:	08016ecd 	.word	0x08016ecd
 8016f8c:	20000a14 	.word	0x20000a14

08016f90 <fiprintf>:
 8016f90:	b40e      	push	{r1, r2, r3}
 8016f92:	b503      	push	{r0, r1, lr}
 8016f94:	4601      	mov	r1, r0
 8016f96:	ab03      	add	r3, sp, #12
 8016f98:	4805      	ldr	r0, [pc, #20]	@ (8016fb0 <fiprintf+0x20>)
 8016f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8016f9e:	6800      	ldr	r0, [r0, #0]
 8016fa0:	9301      	str	r3, [sp, #4]
 8016fa2:	f000 fcd3 	bl	801794c <_vfiprintf_r>
 8016fa6:	b002      	add	sp, #8
 8016fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8016fac:	b003      	add	sp, #12
 8016fae:	4770      	bx	lr
 8016fb0:	20000094 	.word	0x20000094

08016fb4 <_fwalk_sglue>:
 8016fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016fb8:	4607      	mov	r7, r0
 8016fba:	4688      	mov	r8, r1
 8016fbc:	4614      	mov	r4, r2
 8016fbe:	2600      	movs	r6, #0
 8016fc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016fc4:	f1b9 0901 	subs.w	r9, r9, #1
 8016fc8:	d505      	bpl.n	8016fd6 <_fwalk_sglue+0x22>
 8016fca:	6824      	ldr	r4, [r4, #0]
 8016fcc:	2c00      	cmp	r4, #0
 8016fce:	d1f7      	bne.n	8016fc0 <_fwalk_sglue+0xc>
 8016fd0:	4630      	mov	r0, r6
 8016fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016fd6:	89ab      	ldrh	r3, [r5, #12]
 8016fd8:	2b01      	cmp	r3, #1
 8016fda:	d907      	bls.n	8016fec <_fwalk_sglue+0x38>
 8016fdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016fe0:	3301      	adds	r3, #1
 8016fe2:	d003      	beq.n	8016fec <_fwalk_sglue+0x38>
 8016fe4:	4629      	mov	r1, r5
 8016fe6:	4638      	mov	r0, r7
 8016fe8:	47c0      	blx	r8
 8016fea:	4306      	orrs	r6, r0
 8016fec:	3568      	adds	r5, #104	@ 0x68
 8016fee:	e7e9      	b.n	8016fc4 <_fwalk_sglue+0x10>

08016ff0 <iprintf>:
 8016ff0:	b40f      	push	{r0, r1, r2, r3}
 8016ff2:	b507      	push	{r0, r1, r2, lr}
 8016ff4:	4906      	ldr	r1, [pc, #24]	@ (8017010 <iprintf+0x20>)
 8016ff6:	ab04      	add	r3, sp, #16
 8016ff8:	6808      	ldr	r0, [r1, #0]
 8016ffa:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ffe:	6881      	ldr	r1, [r0, #8]
 8017000:	9301      	str	r3, [sp, #4]
 8017002:	f000 fca3 	bl	801794c <_vfiprintf_r>
 8017006:	b003      	add	sp, #12
 8017008:	f85d eb04 	ldr.w	lr, [sp], #4
 801700c:	b004      	add	sp, #16
 801700e:	4770      	bx	lr
 8017010:	20000094 	.word	0x20000094

08017014 <_puts_r>:
 8017014:	6a03      	ldr	r3, [r0, #32]
 8017016:	b570      	push	{r4, r5, r6, lr}
 8017018:	6884      	ldr	r4, [r0, #8]
 801701a:	4605      	mov	r5, r0
 801701c:	460e      	mov	r6, r1
 801701e:	b90b      	cbnz	r3, 8017024 <_puts_r+0x10>
 8017020:	f7ff ff9e 	bl	8016f60 <__sinit>
 8017024:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017026:	07db      	lsls	r3, r3, #31
 8017028:	d405      	bmi.n	8017036 <_puts_r+0x22>
 801702a:	89a3      	ldrh	r3, [r4, #12]
 801702c:	0598      	lsls	r0, r3, #22
 801702e:	d402      	bmi.n	8017036 <_puts_r+0x22>
 8017030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017032:	f000 faa6 	bl	8017582 <__retarget_lock_acquire_recursive>
 8017036:	89a3      	ldrh	r3, [r4, #12]
 8017038:	0719      	lsls	r1, r3, #28
 801703a:	d502      	bpl.n	8017042 <_puts_r+0x2e>
 801703c:	6923      	ldr	r3, [r4, #16]
 801703e:	2b00      	cmp	r3, #0
 8017040:	d135      	bne.n	80170ae <_puts_r+0x9a>
 8017042:	4621      	mov	r1, r4
 8017044:	4628      	mov	r0, r5
 8017046:	f000 f999 	bl	801737c <__swsetup_r>
 801704a:	b380      	cbz	r0, 80170ae <_puts_r+0x9a>
 801704c:	f04f 35ff 	mov.w	r5, #4294967295
 8017050:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017052:	07da      	lsls	r2, r3, #31
 8017054:	d405      	bmi.n	8017062 <_puts_r+0x4e>
 8017056:	89a3      	ldrh	r3, [r4, #12]
 8017058:	059b      	lsls	r3, r3, #22
 801705a:	d402      	bmi.n	8017062 <_puts_r+0x4e>
 801705c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801705e:	f000 fa91 	bl	8017584 <__retarget_lock_release_recursive>
 8017062:	4628      	mov	r0, r5
 8017064:	bd70      	pop	{r4, r5, r6, pc}
 8017066:	2b00      	cmp	r3, #0
 8017068:	da04      	bge.n	8017074 <_puts_r+0x60>
 801706a:	69a2      	ldr	r2, [r4, #24]
 801706c:	429a      	cmp	r2, r3
 801706e:	dc17      	bgt.n	80170a0 <_puts_r+0x8c>
 8017070:	290a      	cmp	r1, #10
 8017072:	d015      	beq.n	80170a0 <_puts_r+0x8c>
 8017074:	6823      	ldr	r3, [r4, #0]
 8017076:	1c5a      	adds	r2, r3, #1
 8017078:	6022      	str	r2, [r4, #0]
 801707a:	7019      	strb	r1, [r3, #0]
 801707c:	68a3      	ldr	r3, [r4, #8]
 801707e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8017082:	3b01      	subs	r3, #1
 8017084:	60a3      	str	r3, [r4, #8]
 8017086:	2900      	cmp	r1, #0
 8017088:	d1ed      	bne.n	8017066 <_puts_r+0x52>
 801708a:	2b00      	cmp	r3, #0
 801708c:	da11      	bge.n	80170b2 <_puts_r+0x9e>
 801708e:	4622      	mov	r2, r4
 8017090:	210a      	movs	r1, #10
 8017092:	4628      	mov	r0, r5
 8017094:	f000 f933 	bl	80172fe <__swbuf_r>
 8017098:	3001      	adds	r0, #1
 801709a:	d0d7      	beq.n	801704c <_puts_r+0x38>
 801709c:	250a      	movs	r5, #10
 801709e:	e7d7      	b.n	8017050 <_puts_r+0x3c>
 80170a0:	4622      	mov	r2, r4
 80170a2:	4628      	mov	r0, r5
 80170a4:	f000 f92b 	bl	80172fe <__swbuf_r>
 80170a8:	3001      	adds	r0, #1
 80170aa:	d1e7      	bne.n	801707c <_puts_r+0x68>
 80170ac:	e7ce      	b.n	801704c <_puts_r+0x38>
 80170ae:	3e01      	subs	r6, #1
 80170b0:	e7e4      	b.n	801707c <_puts_r+0x68>
 80170b2:	6823      	ldr	r3, [r4, #0]
 80170b4:	1c5a      	adds	r2, r3, #1
 80170b6:	6022      	str	r2, [r4, #0]
 80170b8:	220a      	movs	r2, #10
 80170ba:	701a      	strb	r2, [r3, #0]
 80170bc:	e7ee      	b.n	801709c <_puts_r+0x88>
	...

080170c0 <puts>:
 80170c0:	4b02      	ldr	r3, [pc, #8]	@ (80170cc <puts+0xc>)
 80170c2:	4601      	mov	r1, r0
 80170c4:	6818      	ldr	r0, [r3, #0]
 80170c6:	f7ff bfa5 	b.w	8017014 <_puts_r>
 80170ca:	bf00      	nop
 80170cc:	20000094 	.word	0x20000094

080170d0 <setvbuf>:
 80170d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80170d4:	461d      	mov	r5, r3
 80170d6:	4b57      	ldr	r3, [pc, #348]	@ (8017234 <setvbuf+0x164>)
 80170d8:	681f      	ldr	r7, [r3, #0]
 80170da:	4604      	mov	r4, r0
 80170dc:	460e      	mov	r6, r1
 80170de:	4690      	mov	r8, r2
 80170e0:	b127      	cbz	r7, 80170ec <setvbuf+0x1c>
 80170e2:	6a3b      	ldr	r3, [r7, #32]
 80170e4:	b913      	cbnz	r3, 80170ec <setvbuf+0x1c>
 80170e6:	4638      	mov	r0, r7
 80170e8:	f7ff ff3a 	bl	8016f60 <__sinit>
 80170ec:	f1b8 0f02 	cmp.w	r8, #2
 80170f0:	d006      	beq.n	8017100 <setvbuf+0x30>
 80170f2:	f1b8 0f01 	cmp.w	r8, #1
 80170f6:	f200 809a 	bhi.w	801722e <setvbuf+0x15e>
 80170fa:	2d00      	cmp	r5, #0
 80170fc:	f2c0 8097 	blt.w	801722e <setvbuf+0x15e>
 8017100:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017102:	07d9      	lsls	r1, r3, #31
 8017104:	d405      	bmi.n	8017112 <setvbuf+0x42>
 8017106:	89a3      	ldrh	r3, [r4, #12]
 8017108:	059a      	lsls	r2, r3, #22
 801710a:	d402      	bmi.n	8017112 <setvbuf+0x42>
 801710c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801710e:	f000 fa38 	bl	8017582 <__retarget_lock_acquire_recursive>
 8017112:	4621      	mov	r1, r4
 8017114:	4638      	mov	r0, r7
 8017116:	f000 ff43 	bl	8017fa0 <_fflush_r>
 801711a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801711c:	b141      	cbz	r1, 8017130 <setvbuf+0x60>
 801711e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017122:	4299      	cmp	r1, r3
 8017124:	d002      	beq.n	801712c <setvbuf+0x5c>
 8017126:	4638      	mov	r0, r7
 8017128:	f000 fa44 	bl	80175b4 <_free_r>
 801712c:	2300      	movs	r3, #0
 801712e:	6363      	str	r3, [r4, #52]	@ 0x34
 8017130:	2300      	movs	r3, #0
 8017132:	61a3      	str	r3, [r4, #24]
 8017134:	6063      	str	r3, [r4, #4]
 8017136:	89a3      	ldrh	r3, [r4, #12]
 8017138:	061b      	lsls	r3, r3, #24
 801713a:	d503      	bpl.n	8017144 <setvbuf+0x74>
 801713c:	6921      	ldr	r1, [r4, #16]
 801713e:	4638      	mov	r0, r7
 8017140:	f000 fa38 	bl	80175b4 <_free_r>
 8017144:	89a3      	ldrh	r3, [r4, #12]
 8017146:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801714a:	f023 0303 	bic.w	r3, r3, #3
 801714e:	f1b8 0f02 	cmp.w	r8, #2
 8017152:	81a3      	strh	r3, [r4, #12]
 8017154:	d061      	beq.n	801721a <setvbuf+0x14a>
 8017156:	ab01      	add	r3, sp, #4
 8017158:	466a      	mov	r2, sp
 801715a:	4621      	mov	r1, r4
 801715c:	4638      	mov	r0, r7
 801715e:	f000 ff47 	bl	8017ff0 <__swhatbuf_r>
 8017162:	89a3      	ldrh	r3, [r4, #12]
 8017164:	4318      	orrs	r0, r3
 8017166:	81a0      	strh	r0, [r4, #12]
 8017168:	bb2d      	cbnz	r5, 80171b6 <setvbuf+0xe6>
 801716a:	9d00      	ldr	r5, [sp, #0]
 801716c:	4628      	mov	r0, r5
 801716e:	f7ff fdad 	bl	8016ccc <malloc>
 8017172:	4606      	mov	r6, r0
 8017174:	2800      	cmp	r0, #0
 8017176:	d152      	bne.n	801721e <setvbuf+0x14e>
 8017178:	f8dd 9000 	ldr.w	r9, [sp]
 801717c:	45a9      	cmp	r9, r5
 801717e:	d140      	bne.n	8017202 <setvbuf+0x132>
 8017180:	f04f 35ff 	mov.w	r5, #4294967295
 8017184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017188:	f043 0202 	orr.w	r2, r3, #2
 801718c:	81a2      	strh	r2, [r4, #12]
 801718e:	2200      	movs	r2, #0
 8017190:	60a2      	str	r2, [r4, #8]
 8017192:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8017196:	6022      	str	r2, [r4, #0]
 8017198:	6122      	str	r2, [r4, #16]
 801719a:	2201      	movs	r2, #1
 801719c:	6162      	str	r2, [r4, #20]
 801719e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80171a0:	07d6      	lsls	r6, r2, #31
 80171a2:	d404      	bmi.n	80171ae <setvbuf+0xde>
 80171a4:	0598      	lsls	r0, r3, #22
 80171a6:	d402      	bmi.n	80171ae <setvbuf+0xde>
 80171a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80171aa:	f000 f9eb 	bl	8017584 <__retarget_lock_release_recursive>
 80171ae:	4628      	mov	r0, r5
 80171b0:	b003      	add	sp, #12
 80171b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80171b6:	2e00      	cmp	r6, #0
 80171b8:	d0d8      	beq.n	801716c <setvbuf+0x9c>
 80171ba:	6a3b      	ldr	r3, [r7, #32]
 80171bc:	b913      	cbnz	r3, 80171c4 <setvbuf+0xf4>
 80171be:	4638      	mov	r0, r7
 80171c0:	f7ff fece 	bl	8016f60 <__sinit>
 80171c4:	f1b8 0f01 	cmp.w	r8, #1
 80171c8:	bf08      	it	eq
 80171ca:	89a3      	ldrheq	r3, [r4, #12]
 80171cc:	6026      	str	r6, [r4, #0]
 80171ce:	bf04      	itt	eq
 80171d0:	f043 0301 	orreq.w	r3, r3, #1
 80171d4:	81a3      	strheq	r3, [r4, #12]
 80171d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80171da:	f013 0208 	ands.w	r2, r3, #8
 80171de:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80171e2:	d01e      	beq.n	8017222 <setvbuf+0x152>
 80171e4:	07d9      	lsls	r1, r3, #31
 80171e6:	bf41      	itttt	mi
 80171e8:	2200      	movmi	r2, #0
 80171ea:	426d      	negmi	r5, r5
 80171ec:	60a2      	strmi	r2, [r4, #8]
 80171ee:	61a5      	strmi	r5, [r4, #24]
 80171f0:	bf58      	it	pl
 80171f2:	60a5      	strpl	r5, [r4, #8]
 80171f4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80171f6:	07d2      	lsls	r2, r2, #31
 80171f8:	d401      	bmi.n	80171fe <setvbuf+0x12e>
 80171fa:	059b      	lsls	r3, r3, #22
 80171fc:	d513      	bpl.n	8017226 <setvbuf+0x156>
 80171fe:	2500      	movs	r5, #0
 8017200:	e7d5      	b.n	80171ae <setvbuf+0xde>
 8017202:	4648      	mov	r0, r9
 8017204:	f7ff fd62 	bl	8016ccc <malloc>
 8017208:	4606      	mov	r6, r0
 801720a:	2800      	cmp	r0, #0
 801720c:	d0b8      	beq.n	8017180 <setvbuf+0xb0>
 801720e:	89a3      	ldrh	r3, [r4, #12]
 8017210:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017214:	81a3      	strh	r3, [r4, #12]
 8017216:	464d      	mov	r5, r9
 8017218:	e7cf      	b.n	80171ba <setvbuf+0xea>
 801721a:	2500      	movs	r5, #0
 801721c:	e7b2      	b.n	8017184 <setvbuf+0xb4>
 801721e:	46a9      	mov	r9, r5
 8017220:	e7f5      	b.n	801720e <setvbuf+0x13e>
 8017222:	60a2      	str	r2, [r4, #8]
 8017224:	e7e6      	b.n	80171f4 <setvbuf+0x124>
 8017226:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017228:	f000 f9ac 	bl	8017584 <__retarget_lock_release_recursive>
 801722c:	e7e7      	b.n	80171fe <setvbuf+0x12e>
 801722e:	f04f 35ff 	mov.w	r5, #4294967295
 8017232:	e7bc      	b.n	80171ae <setvbuf+0xde>
 8017234:	20000094 	.word	0x20000094

08017238 <siprintf>:
 8017238:	b40e      	push	{r1, r2, r3}
 801723a:	b500      	push	{lr}
 801723c:	b09c      	sub	sp, #112	@ 0x70
 801723e:	ab1d      	add	r3, sp, #116	@ 0x74
 8017240:	9002      	str	r0, [sp, #8]
 8017242:	9006      	str	r0, [sp, #24]
 8017244:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017248:	4809      	ldr	r0, [pc, #36]	@ (8017270 <siprintf+0x38>)
 801724a:	9107      	str	r1, [sp, #28]
 801724c:	9104      	str	r1, [sp, #16]
 801724e:	4909      	ldr	r1, [pc, #36]	@ (8017274 <siprintf+0x3c>)
 8017250:	f853 2b04 	ldr.w	r2, [r3], #4
 8017254:	9105      	str	r1, [sp, #20]
 8017256:	6800      	ldr	r0, [r0, #0]
 8017258:	9301      	str	r3, [sp, #4]
 801725a:	a902      	add	r1, sp, #8
 801725c:	f000 fa50 	bl	8017700 <_svfiprintf_r>
 8017260:	9b02      	ldr	r3, [sp, #8]
 8017262:	2200      	movs	r2, #0
 8017264:	701a      	strb	r2, [r3, #0]
 8017266:	b01c      	add	sp, #112	@ 0x70
 8017268:	f85d eb04 	ldr.w	lr, [sp], #4
 801726c:	b003      	add	sp, #12
 801726e:	4770      	bx	lr
 8017270:	20000094 	.word	0x20000094
 8017274:	ffff0208 	.word	0xffff0208

08017278 <__sread>:
 8017278:	b510      	push	{r4, lr}
 801727a:	460c      	mov	r4, r1
 801727c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017280:	f000 f920 	bl	80174c4 <_read_r>
 8017284:	2800      	cmp	r0, #0
 8017286:	bfab      	itete	ge
 8017288:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801728a:	89a3      	ldrhlt	r3, [r4, #12]
 801728c:	181b      	addge	r3, r3, r0
 801728e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017292:	bfac      	ite	ge
 8017294:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017296:	81a3      	strhlt	r3, [r4, #12]
 8017298:	bd10      	pop	{r4, pc}

0801729a <__swrite>:
 801729a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801729e:	461f      	mov	r7, r3
 80172a0:	898b      	ldrh	r3, [r1, #12]
 80172a2:	05db      	lsls	r3, r3, #23
 80172a4:	4605      	mov	r5, r0
 80172a6:	460c      	mov	r4, r1
 80172a8:	4616      	mov	r6, r2
 80172aa:	d505      	bpl.n	80172b8 <__swrite+0x1e>
 80172ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80172b0:	2302      	movs	r3, #2
 80172b2:	2200      	movs	r2, #0
 80172b4:	f000 f8f4 	bl	80174a0 <_lseek_r>
 80172b8:	89a3      	ldrh	r3, [r4, #12]
 80172ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80172be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80172c2:	81a3      	strh	r3, [r4, #12]
 80172c4:	4632      	mov	r2, r6
 80172c6:	463b      	mov	r3, r7
 80172c8:	4628      	mov	r0, r5
 80172ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80172ce:	f000 b91b 	b.w	8017508 <_write_r>

080172d2 <__sseek>:
 80172d2:	b510      	push	{r4, lr}
 80172d4:	460c      	mov	r4, r1
 80172d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80172da:	f000 f8e1 	bl	80174a0 <_lseek_r>
 80172de:	1c43      	adds	r3, r0, #1
 80172e0:	89a3      	ldrh	r3, [r4, #12]
 80172e2:	bf15      	itete	ne
 80172e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80172e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80172ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80172ee:	81a3      	strheq	r3, [r4, #12]
 80172f0:	bf18      	it	ne
 80172f2:	81a3      	strhne	r3, [r4, #12]
 80172f4:	bd10      	pop	{r4, pc}

080172f6 <__sclose>:
 80172f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80172fa:	f000 b8c1 	b.w	8017480 <_close_r>

080172fe <__swbuf_r>:
 80172fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017300:	460e      	mov	r6, r1
 8017302:	4614      	mov	r4, r2
 8017304:	4605      	mov	r5, r0
 8017306:	b118      	cbz	r0, 8017310 <__swbuf_r+0x12>
 8017308:	6a03      	ldr	r3, [r0, #32]
 801730a:	b90b      	cbnz	r3, 8017310 <__swbuf_r+0x12>
 801730c:	f7ff fe28 	bl	8016f60 <__sinit>
 8017310:	69a3      	ldr	r3, [r4, #24]
 8017312:	60a3      	str	r3, [r4, #8]
 8017314:	89a3      	ldrh	r3, [r4, #12]
 8017316:	071a      	lsls	r2, r3, #28
 8017318:	d501      	bpl.n	801731e <__swbuf_r+0x20>
 801731a:	6923      	ldr	r3, [r4, #16]
 801731c:	b943      	cbnz	r3, 8017330 <__swbuf_r+0x32>
 801731e:	4621      	mov	r1, r4
 8017320:	4628      	mov	r0, r5
 8017322:	f000 f82b 	bl	801737c <__swsetup_r>
 8017326:	b118      	cbz	r0, 8017330 <__swbuf_r+0x32>
 8017328:	f04f 37ff 	mov.w	r7, #4294967295
 801732c:	4638      	mov	r0, r7
 801732e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017330:	6823      	ldr	r3, [r4, #0]
 8017332:	6922      	ldr	r2, [r4, #16]
 8017334:	1a98      	subs	r0, r3, r2
 8017336:	6963      	ldr	r3, [r4, #20]
 8017338:	b2f6      	uxtb	r6, r6
 801733a:	4283      	cmp	r3, r0
 801733c:	4637      	mov	r7, r6
 801733e:	dc05      	bgt.n	801734c <__swbuf_r+0x4e>
 8017340:	4621      	mov	r1, r4
 8017342:	4628      	mov	r0, r5
 8017344:	f000 fe2c 	bl	8017fa0 <_fflush_r>
 8017348:	2800      	cmp	r0, #0
 801734a:	d1ed      	bne.n	8017328 <__swbuf_r+0x2a>
 801734c:	68a3      	ldr	r3, [r4, #8]
 801734e:	3b01      	subs	r3, #1
 8017350:	60a3      	str	r3, [r4, #8]
 8017352:	6823      	ldr	r3, [r4, #0]
 8017354:	1c5a      	adds	r2, r3, #1
 8017356:	6022      	str	r2, [r4, #0]
 8017358:	701e      	strb	r6, [r3, #0]
 801735a:	6962      	ldr	r2, [r4, #20]
 801735c:	1c43      	adds	r3, r0, #1
 801735e:	429a      	cmp	r2, r3
 8017360:	d004      	beq.n	801736c <__swbuf_r+0x6e>
 8017362:	89a3      	ldrh	r3, [r4, #12]
 8017364:	07db      	lsls	r3, r3, #31
 8017366:	d5e1      	bpl.n	801732c <__swbuf_r+0x2e>
 8017368:	2e0a      	cmp	r6, #10
 801736a:	d1df      	bne.n	801732c <__swbuf_r+0x2e>
 801736c:	4621      	mov	r1, r4
 801736e:	4628      	mov	r0, r5
 8017370:	f000 fe16 	bl	8017fa0 <_fflush_r>
 8017374:	2800      	cmp	r0, #0
 8017376:	d0d9      	beq.n	801732c <__swbuf_r+0x2e>
 8017378:	e7d6      	b.n	8017328 <__swbuf_r+0x2a>
	...

0801737c <__swsetup_r>:
 801737c:	b538      	push	{r3, r4, r5, lr}
 801737e:	4b29      	ldr	r3, [pc, #164]	@ (8017424 <__swsetup_r+0xa8>)
 8017380:	4605      	mov	r5, r0
 8017382:	6818      	ldr	r0, [r3, #0]
 8017384:	460c      	mov	r4, r1
 8017386:	b118      	cbz	r0, 8017390 <__swsetup_r+0x14>
 8017388:	6a03      	ldr	r3, [r0, #32]
 801738a:	b90b      	cbnz	r3, 8017390 <__swsetup_r+0x14>
 801738c:	f7ff fde8 	bl	8016f60 <__sinit>
 8017390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017394:	0719      	lsls	r1, r3, #28
 8017396:	d422      	bmi.n	80173de <__swsetup_r+0x62>
 8017398:	06da      	lsls	r2, r3, #27
 801739a:	d407      	bmi.n	80173ac <__swsetup_r+0x30>
 801739c:	2209      	movs	r2, #9
 801739e:	602a      	str	r2, [r5, #0]
 80173a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80173a4:	81a3      	strh	r3, [r4, #12]
 80173a6:	f04f 30ff 	mov.w	r0, #4294967295
 80173aa:	e033      	b.n	8017414 <__swsetup_r+0x98>
 80173ac:	0758      	lsls	r0, r3, #29
 80173ae:	d512      	bpl.n	80173d6 <__swsetup_r+0x5a>
 80173b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80173b2:	b141      	cbz	r1, 80173c6 <__swsetup_r+0x4a>
 80173b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80173b8:	4299      	cmp	r1, r3
 80173ba:	d002      	beq.n	80173c2 <__swsetup_r+0x46>
 80173bc:	4628      	mov	r0, r5
 80173be:	f000 f8f9 	bl	80175b4 <_free_r>
 80173c2:	2300      	movs	r3, #0
 80173c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80173c6:	89a3      	ldrh	r3, [r4, #12]
 80173c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80173cc:	81a3      	strh	r3, [r4, #12]
 80173ce:	2300      	movs	r3, #0
 80173d0:	6063      	str	r3, [r4, #4]
 80173d2:	6923      	ldr	r3, [r4, #16]
 80173d4:	6023      	str	r3, [r4, #0]
 80173d6:	89a3      	ldrh	r3, [r4, #12]
 80173d8:	f043 0308 	orr.w	r3, r3, #8
 80173dc:	81a3      	strh	r3, [r4, #12]
 80173de:	6923      	ldr	r3, [r4, #16]
 80173e0:	b94b      	cbnz	r3, 80173f6 <__swsetup_r+0x7a>
 80173e2:	89a3      	ldrh	r3, [r4, #12]
 80173e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80173e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80173ec:	d003      	beq.n	80173f6 <__swsetup_r+0x7a>
 80173ee:	4621      	mov	r1, r4
 80173f0:	4628      	mov	r0, r5
 80173f2:	f000 fe23 	bl	801803c <__smakebuf_r>
 80173f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173fa:	f013 0201 	ands.w	r2, r3, #1
 80173fe:	d00a      	beq.n	8017416 <__swsetup_r+0x9a>
 8017400:	2200      	movs	r2, #0
 8017402:	60a2      	str	r2, [r4, #8]
 8017404:	6962      	ldr	r2, [r4, #20]
 8017406:	4252      	negs	r2, r2
 8017408:	61a2      	str	r2, [r4, #24]
 801740a:	6922      	ldr	r2, [r4, #16]
 801740c:	b942      	cbnz	r2, 8017420 <__swsetup_r+0xa4>
 801740e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017412:	d1c5      	bne.n	80173a0 <__swsetup_r+0x24>
 8017414:	bd38      	pop	{r3, r4, r5, pc}
 8017416:	0799      	lsls	r1, r3, #30
 8017418:	bf58      	it	pl
 801741a:	6962      	ldrpl	r2, [r4, #20]
 801741c:	60a2      	str	r2, [r4, #8]
 801741e:	e7f4      	b.n	801740a <__swsetup_r+0x8e>
 8017420:	2000      	movs	r0, #0
 8017422:	e7f7      	b.n	8017414 <__swsetup_r+0x98>
 8017424:	20000094 	.word	0x20000094

08017428 <memset>:
 8017428:	4402      	add	r2, r0
 801742a:	4603      	mov	r3, r0
 801742c:	4293      	cmp	r3, r2
 801742e:	d100      	bne.n	8017432 <memset+0xa>
 8017430:	4770      	bx	lr
 8017432:	f803 1b01 	strb.w	r1, [r3], #1
 8017436:	e7f9      	b.n	801742c <memset+0x4>

08017438 <strchr>:
 8017438:	b2c9      	uxtb	r1, r1
 801743a:	4603      	mov	r3, r0
 801743c:	4618      	mov	r0, r3
 801743e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017442:	b112      	cbz	r2, 801744a <strchr+0x12>
 8017444:	428a      	cmp	r2, r1
 8017446:	d1f9      	bne.n	801743c <strchr+0x4>
 8017448:	4770      	bx	lr
 801744a:	2900      	cmp	r1, #0
 801744c:	bf18      	it	ne
 801744e:	2000      	movne	r0, #0
 8017450:	4770      	bx	lr

08017452 <strrchr>:
 8017452:	b538      	push	{r3, r4, r5, lr}
 8017454:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 8017458:	4603      	mov	r3, r0
 801745a:	d10e      	bne.n	801747a <strrchr+0x28>
 801745c:	4621      	mov	r1, r4
 801745e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017462:	f7ff bfe9 	b.w	8017438 <strchr>
 8017466:	1c43      	adds	r3, r0, #1
 8017468:	4605      	mov	r5, r0
 801746a:	4621      	mov	r1, r4
 801746c:	4618      	mov	r0, r3
 801746e:	f7ff ffe3 	bl	8017438 <strchr>
 8017472:	2800      	cmp	r0, #0
 8017474:	d1f7      	bne.n	8017466 <strrchr+0x14>
 8017476:	4628      	mov	r0, r5
 8017478:	bd38      	pop	{r3, r4, r5, pc}
 801747a:	2500      	movs	r5, #0
 801747c:	e7f5      	b.n	801746a <strrchr+0x18>
	...

08017480 <_close_r>:
 8017480:	b538      	push	{r3, r4, r5, lr}
 8017482:	4d06      	ldr	r5, [pc, #24]	@ (801749c <_close_r+0x1c>)
 8017484:	2300      	movs	r3, #0
 8017486:	4604      	mov	r4, r0
 8017488:	4608      	mov	r0, r1
 801748a:	602b      	str	r3, [r5, #0]
 801748c:	f7f2 fe1e 	bl	800a0cc <_close>
 8017490:	1c43      	adds	r3, r0, #1
 8017492:	d102      	bne.n	801749a <_close_r+0x1a>
 8017494:	682b      	ldr	r3, [r5, #0]
 8017496:	b103      	cbz	r3, 801749a <_close_r+0x1a>
 8017498:	6023      	str	r3, [r4, #0]
 801749a:	bd38      	pop	{r3, r4, r5, pc}
 801749c:	20000a18 	.word	0x20000a18

080174a0 <_lseek_r>:
 80174a0:	b538      	push	{r3, r4, r5, lr}
 80174a2:	4d07      	ldr	r5, [pc, #28]	@ (80174c0 <_lseek_r+0x20>)
 80174a4:	4604      	mov	r4, r0
 80174a6:	4608      	mov	r0, r1
 80174a8:	4611      	mov	r1, r2
 80174aa:	2200      	movs	r2, #0
 80174ac:	602a      	str	r2, [r5, #0]
 80174ae:	461a      	mov	r2, r3
 80174b0:	f7f2 fe33 	bl	800a11a <_lseek>
 80174b4:	1c43      	adds	r3, r0, #1
 80174b6:	d102      	bne.n	80174be <_lseek_r+0x1e>
 80174b8:	682b      	ldr	r3, [r5, #0]
 80174ba:	b103      	cbz	r3, 80174be <_lseek_r+0x1e>
 80174bc:	6023      	str	r3, [r4, #0]
 80174be:	bd38      	pop	{r3, r4, r5, pc}
 80174c0:	20000a18 	.word	0x20000a18

080174c4 <_read_r>:
 80174c4:	b538      	push	{r3, r4, r5, lr}
 80174c6:	4d07      	ldr	r5, [pc, #28]	@ (80174e4 <_read_r+0x20>)
 80174c8:	4604      	mov	r4, r0
 80174ca:	4608      	mov	r0, r1
 80174cc:	4611      	mov	r1, r2
 80174ce:	2200      	movs	r2, #0
 80174d0:	602a      	str	r2, [r5, #0]
 80174d2:	461a      	mov	r2, r3
 80174d4:	f7f2 fdc1 	bl	800a05a <_read>
 80174d8:	1c43      	adds	r3, r0, #1
 80174da:	d102      	bne.n	80174e2 <_read_r+0x1e>
 80174dc:	682b      	ldr	r3, [r5, #0]
 80174de:	b103      	cbz	r3, 80174e2 <_read_r+0x1e>
 80174e0:	6023      	str	r3, [r4, #0]
 80174e2:	bd38      	pop	{r3, r4, r5, pc}
 80174e4:	20000a18 	.word	0x20000a18

080174e8 <_sbrk_r>:
 80174e8:	b538      	push	{r3, r4, r5, lr}
 80174ea:	4d06      	ldr	r5, [pc, #24]	@ (8017504 <_sbrk_r+0x1c>)
 80174ec:	2300      	movs	r3, #0
 80174ee:	4604      	mov	r4, r0
 80174f0:	4608      	mov	r0, r1
 80174f2:	602b      	str	r3, [r5, #0]
 80174f4:	f7f2 fe1e 	bl	800a134 <_sbrk>
 80174f8:	1c43      	adds	r3, r0, #1
 80174fa:	d102      	bne.n	8017502 <_sbrk_r+0x1a>
 80174fc:	682b      	ldr	r3, [r5, #0]
 80174fe:	b103      	cbz	r3, 8017502 <_sbrk_r+0x1a>
 8017500:	6023      	str	r3, [r4, #0]
 8017502:	bd38      	pop	{r3, r4, r5, pc}
 8017504:	20000a18 	.word	0x20000a18

08017508 <_write_r>:
 8017508:	b538      	push	{r3, r4, r5, lr}
 801750a:	4d07      	ldr	r5, [pc, #28]	@ (8017528 <_write_r+0x20>)
 801750c:	4604      	mov	r4, r0
 801750e:	4608      	mov	r0, r1
 8017510:	4611      	mov	r1, r2
 8017512:	2200      	movs	r2, #0
 8017514:	602a      	str	r2, [r5, #0]
 8017516:	461a      	mov	r2, r3
 8017518:	f7f2 fdbc 	bl	800a094 <_write>
 801751c:	1c43      	adds	r3, r0, #1
 801751e:	d102      	bne.n	8017526 <_write_r+0x1e>
 8017520:	682b      	ldr	r3, [r5, #0]
 8017522:	b103      	cbz	r3, 8017526 <_write_r+0x1e>
 8017524:	6023      	str	r3, [r4, #0]
 8017526:	bd38      	pop	{r3, r4, r5, pc}
 8017528:	20000a18 	.word	0x20000a18

0801752c <__errno>:
 801752c:	4b01      	ldr	r3, [pc, #4]	@ (8017534 <__errno+0x8>)
 801752e:	6818      	ldr	r0, [r3, #0]
 8017530:	4770      	bx	lr
 8017532:	bf00      	nop
 8017534:	20000094 	.word	0x20000094

08017538 <__libc_init_array>:
 8017538:	b570      	push	{r4, r5, r6, lr}
 801753a:	4d0d      	ldr	r5, [pc, #52]	@ (8017570 <__libc_init_array+0x38>)
 801753c:	4c0d      	ldr	r4, [pc, #52]	@ (8017574 <__libc_init_array+0x3c>)
 801753e:	1b64      	subs	r4, r4, r5
 8017540:	10a4      	asrs	r4, r4, #2
 8017542:	2600      	movs	r6, #0
 8017544:	42a6      	cmp	r6, r4
 8017546:	d109      	bne.n	801755c <__libc_init_array+0x24>
 8017548:	4d0b      	ldr	r5, [pc, #44]	@ (8017578 <__libc_init_array+0x40>)
 801754a:	4c0c      	ldr	r4, [pc, #48]	@ (801757c <__libc_init_array+0x44>)
 801754c:	f001 fdc6 	bl	80190dc <_init>
 8017550:	1b64      	subs	r4, r4, r5
 8017552:	10a4      	asrs	r4, r4, #2
 8017554:	2600      	movs	r6, #0
 8017556:	42a6      	cmp	r6, r4
 8017558:	d105      	bne.n	8017566 <__libc_init_array+0x2e>
 801755a:	bd70      	pop	{r4, r5, r6, pc}
 801755c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017560:	4798      	blx	r3
 8017562:	3601      	adds	r6, #1
 8017564:	e7ee      	b.n	8017544 <__libc_init_array+0xc>
 8017566:	f855 3b04 	ldr.w	r3, [r5], #4
 801756a:	4798      	blx	r3
 801756c:	3601      	adds	r6, #1
 801756e:	e7f2      	b.n	8017556 <__libc_init_array+0x1e>
 8017570:	0801a280 	.word	0x0801a280
 8017574:	0801a280 	.word	0x0801a280
 8017578:	0801a280 	.word	0x0801a280
 801757c:	0801a284 	.word	0x0801a284

08017580 <__retarget_lock_init_recursive>:
 8017580:	4770      	bx	lr

08017582 <__retarget_lock_acquire_recursive>:
 8017582:	4770      	bx	lr

08017584 <__retarget_lock_release_recursive>:
 8017584:	4770      	bx	lr

08017586 <__aeabi_memcpy>:
 8017586:	f000 b800 	b.w	801758a <memcpy>

0801758a <memcpy>:
 801758a:	440a      	add	r2, r1
 801758c:	4291      	cmp	r1, r2
 801758e:	f100 33ff 	add.w	r3, r0, #4294967295
 8017592:	d100      	bne.n	8017596 <memcpy+0xc>
 8017594:	4770      	bx	lr
 8017596:	b510      	push	{r4, lr}
 8017598:	f811 4b01 	ldrb.w	r4, [r1], #1
 801759c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80175a0:	4291      	cmp	r1, r2
 80175a2:	d1f9      	bne.n	8017598 <memcpy+0xe>
 80175a4:	bd10      	pop	{r4, pc}

080175a6 <abort>:
 80175a6:	b508      	push	{r3, lr}
 80175a8:	2006      	movs	r0, #6
 80175aa:	f000 fdc5 	bl	8018138 <raise>
 80175ae:	2001      	movs	r0, #1
 80175b0:	f7f2 fd48 	bl	800a044 <_exit>

080175b4 <_free_r>:
 80175b4:	b538      	push	{r3, r4, r5, lr}
 80175b6:	4605      	mov	r5, r0
 80175b8:	2900      	cmp	r1, #0
 80175ba:	d041      	beq.n	8017640 <_free_r+0x8c>
 80175bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80175c0:	1f0c      	subs	r4, r1, #4
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	bfb8      	it	lt
 80175c6:	18e4      	addlt	r4, r4, r3
 80175c8:	f7ff fc32 	bl	8016e30 <__malloc_lock>
 80175cc:	4a1d      	ldr	r2, [pc, #116]	@ (8017644 <_free_r+0x90>)
 80175ce:	6813      	ldr	r3, [r2, #0]
 80175d0:	b933      	cbnz	r3, 80175e0 <_free_r+0x2c>
 80175d2:	6063      	str	r3, [r4, #4]
 80175d4:	6014      	str	r4, [r2, #0]
 80175d6:	4628      	mov	r0, r5
 80175d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80175dc:	f7ff bc2e 	b.w	8016e3c <__malloc_unlock>
 80175e0:	42a3      	cmp	r3, r4
 80175e2:	d908      	bls.n	80175f6 <_free_r+0x42>
 80175e4:	6820      	ldr	r0, [r4, #0]
 80175e6:	1821      	adds	r1, r4, r0
 80175e8:	428b      	cmp	r3, r1
 80175ea:	bf01      	itttt	eq
 80175ec:	6819      	ldreq	r1, [r3, #0]
 80175ee:	685b      	ldreq	r3, [r3, #4]
 80175f0:	1809      	addeq	r1, r1, r0
 80175f2:	6021      	streq	r1, [r4, #0]
 80175f4:	e7ed      	b.n	80175d2 <_free_r+0x1e>
 80175f6:	461a      	mov	r2, r3
 80175f8:	685b      	ldr	r3, [r3, #4]
 80175fa:	b10b      	cbz	r3, 8017600 <_free_r+0x4c>
 80175fc:	42a3      	cmp	r3, r4
 80175fe:	d9fa      	bls.n	80175f6 <_free_r+0x42>
 8017600:	6811      	ldr	r1, [r2, #0]
 8017602:	1850      	adds	r0, r2, r1
 8017604:	42a0      	cmp	r0, r4
 8017606:	d10b      	bne.n	8017620 <_free_r+0x6c>
 8017608:	6820      	ldr	r0, [r4, #0]
 801760a:	4401      	add	r1, r0
 801760c:	1850      	adds	r0, r2, r1
 801760e:	4283      	cmp	r3, r0
 8017610:	6011      	str	r1, [r2, #0]
 8017612:	d1e0      	bne.n	80175d6 <_free_r+0x22>
 8017614:	6818      	ldr	r0, [r3, #0]
 8017616:	685b      	ldr	r3, [r3, #4]
 8017618:	6053      	str	r3, [r2, #4]
 801761a:	4408      	add	r0, r1
 801761c:	6010      	str	r0, [r2, #0]
 801761e:	e7da      	b.n	80175d6 <_free_r+0x22>
 8017620:	d902      	bls.n	8017628 <_free_r+0x74>
 8017622:	230c      	movs	r3, #12
 8017624:	602b      	str	r3, [r5, #0]
 8017626:	e7d6      	b.n	80175d6 <_free_r+0x22>
 8017628:	6820      	ldr	r0, [r4, #0]
 801762a:	1821      	adds	r1, r4, r0
 801762c:	428b      	cmp	r3, r1
 801762e:	bf04      	itt	eq
 8017630:	6819      	ldreq	r1, [r3, #0]
 8017632:	685b      	ldreq	r3, [r3, #4]
 8017634:	6063      	str	r3, [r4, #4]
 8017636:	bf04      	itt	eq
 8017638:	1809      	addeq	r1, r1, r0
 801763a:	6021      	streq	r1, [r4, #0]
 801763c:	6054      	str	r4, [r2, #4]
 801763e:	e7ca      	b.n	80175d6 <_free_r+0x22>
 8017640:	bd38      	pop	{r3, r4, r5, pc}
 8017642:	bf00      	nop
 8017644:	200008d8 	.word	0x200008d8

08017648 <__ssputs_r>:
 8017648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801764c:	688e      	ldr	r6, [r1, #8]
 801764e:	461f      	mov	r7, r3
 8017650:	42be      	cmp	r6, r7
 8017652:	680b      	ldr	r3, [r1, #0]
 8017654:	4682      	mov	sl, r0
 8017656:	460c      	mov	r4, r1
 8017658:	4690      	mov	r8, r2
 801765a:	d82d      	bhi.n	80176b8 <__ssputs_r+0x70>
 801765c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017660:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017664:	d026      	beq.n	80176b4 <__ssputs_r+0x6c>
 8017666:	6965      	ldr	r5, [r4, #20]
 8017668:	6909      	ldr	r1, [r1, #16]
 801766a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801766e:	eba3 0901 	sub.w	r9, r3, r1
 8017672:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017676:	1c7b      	adds	r3, r7, #1
 8017678:	444b      	add	r3, r9
 801767a:	106d      	asrs	r5, r5, #1
 801767c:	429d      	cmp	r5, r3
 801767e:	bf38      	it	cc
 8017680:	461d      	movcc	r5, r3
 8017682:	0553      	lsls	r3, r2, #21
 8017684:	d527      	bpl.n	80176d6 <__ssputs_r+0x8e>
 8017686:	4629      	mov	r1, r5
 8017688:	f7ff fb52 	bl	8016d30 <_malloc_r>
 801768c:	4606      	mov	r6, r0
 801768e:	b360      	cbz	r0, 80176ea <__ssputs_r+0xa2>
 8017690:	6921      	ldr	r1, [r4, #16]
 8017692:	464a      	mov	r2, r9
 8017694:	f7ff ff79 	bl	801758a <memcpy>
 8017698:	89a3      	ldrh	r3, [r4, #12]
 801769a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801769e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80176a2:	81a3      	strh	r3, [r4, #12]
 80176a4:	6126      	str	r6, [r4, #16]
 80176a6:	6165      	str	r5, [r4, #20]
 80176a8:	444e      	add	r6, r9
 80176aa:	eba5 0509 	sub.w	r5, r5, r9
 80176ae:	6026      	str	r6, [r4, #0]
 80176b0:	60a5      	str	r5, [r4, #8]
 80176b2:	463e      	mov	r6, r7
 80176b4:	42be      	cmp	r6, r7
 80176b6:	d900      	bls.n	80176ba <__ssputs_r+0x72>
 80176b8:	463e      	mov	r6, r7
 80176ba:	6820      	ldr	r0, [r4, #0]
 80176bc:	4632      	mov	r2, r6
 80176be:	4641      	mov	r1, r8
 80176c0:	f000 fcf8 	bl	80180b4 <memmove>
 80176c4:	68a3      	ldr	r3, [r4, #8]
 80176c6:	1b9b      	subs	r3, r3, r6
 80176c8:	60a3      	str	r3, [r4, #8]
 80176ca:	6823      	ldr	r3, [r4, #0]
 80176cc:	4433      	add	r3, r6
 80176ce:	6023      	str	r3, [r4, #0]
 80176d0:	2000      	movs	r0, #0
 80176d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80176d6:	462a      	mov	r2, r5
 80176d8:	f000 fd6c 	bl	80181b4 <_realloc_r>
 80176dc:	4606      	mov	r6, r0
 80176de:	2800      	cmp	r0, #0
 80176e0:	d1e0      	bne.n	80176a4 <__ssputs_r+0x5c>
 80176e2:	6921      	ldr	r1, [r4, #16]
 80176e4:	4650      	mov	r0, sl
 80176e6:	f7ff ff65 	bl	80175b4 <_free_r>
 80176ea:	230c      	movs	r3, #12
 80176ec:	f8ca 3000 	str.w	r3, [sl]
 80176f0:	89a3      	ldrh	r3, [r4, #12]
 80176f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80176f6:	81a3      	strh	r3, [r4, #12]
 80176f8:	f04f 30ff 	mov.w	r0, #4294967295
 80176fc:	e7e9      	b.n	80176d2 <__ssputs_r+0x8a>
	...

08017700 <_svfiprintf_r>:
 8017700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017704:	4698      	mov	r8, r3
 8017706:	898b      	ldrh	r3, [r1, #12]
 8017708:	061b      	lsls	r3, r3, #24
 801770a:	b09d      	sub	sp, #116	@ 0x74
 801770c:	4607      	mov	r7, r0
 801770e:	460d      	mov	r5, r1
 8017710:	4614      	mov	r4, r2
 8017712:	d510      	bpl.n	8017736 <_svfiprintf_r+0x36>
 8017714:	690b      	ldr	r3, [r1, #16]
 8017716:	b973      	cbnz	r3, 8017736 <_svfiprintf_r+0x36>
 8017718:	2140      	movs	r1, #64	@ 0x40
 801771a:	f7ff fb09 	bl	8016d30 <_malloc_r>
 801771e:	6028      	str	r0, [r5, #0]
 8017720:	6128      	str	r0, [r5, #16]
 8017722:	b930      	cbnz	r0, 8017732 <_svfiprintf_r+0x32>
 8017724:	230c      	movs	r3, #12
 8017726:	603b      	str	r3, [r7, #0]
 8017728:	f04f 30ff 	mov.w	r0, #4294967295
 801772c:	b01d      	add	sp, #116	@ 0x74
 801772e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017732:	2340      	movs	r3, #64	@ 0x40
 8017734:	616b      	str	r3, [r5, #20]
 8017736:	2300      	movs	r3, #0
 8017738:	9309      	str	r3, [sp, #36]	@ 0x24
 801773a:	2320      	movs	r3, #32
 801773c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017740:	f8cd 800c 	str.w	r8, [sp, #12]
 8017744:	2330      	movs	r3, #48	@ 0x30
 8017746:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80178e4 <_svfiprintf_r+0x1e4>
 801774a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801774e:	f04f 0901 	mov.w	r9, #1
 8017752:	4623      	mov	r3, r4
 8017754:	469a      	mov	sl, r3
 8017756:	f813 2b01 	ldrb.w	r2, [r3], #1
 801775a:	b10a      	cbz	r2, 8017760 <_svfiprintf_r+0x60>
 801775c:	2a25      	cmp	r2, #37	@ 0x25
 801775e:	d1f9      	bne.n	8017754 <_svfiprintf_r+0x54>
 8017760:	ebba 0b04 	subs.w	fp, sl, r4
 8017764:	d00b      	beq.n	801777e <_svfiprintf_r+0x7e>
 8017766:	465b      	mov	r3, fp
 8017768:	4622      	mov	r2, r4
 801776a:	4629      	mov	r1, r5
 801776c:	4638      	mov	r0, r7
 801776e:	f7ff ff6b 	bl	8017648 <__ssputs_r>
 8017772:	3001      	adds	r0, #1
 8017774:	f000 80a7 	beq.w	80178c6 <_svfiprintf_r+0x1c6>
 8017778:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801777a:	445a      	add	r2, fp
 801777c:	9209      	str	r2, [sp, #36]	@ 0x24
 801777e:	f89a 3000 	ldrb.w	r3, [sl]
 8017782:	2b00      	cmp	r3, #0
 8017784:	f000 809f 	beq.w	80178c6 <_svfiprintf_r+0x1c6>
 8017788:	2300      	movs	r3, #0
 801778a:	f04f 32ff 	mov.w	r2, #4294967295
 801778e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017792:	f10a 0a01 	add.w	sl, sl, #1
 8017796:	9304      	str	r3, [sp, #16]
 8017798:	9307      	str	r3, [sp, #28]
 801779a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801779e:	931a      	str	r3, [sp, #104]	@ 0x68
 80177a0:	4654      	mov	r4, sl
 80177a2:	2205      	movs	r2, #5
 80177a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80177a8:	484e      	ldr	r0, [pc, #312]	@ (80178e4 <_svfiprintf_r+0x1e4>)
 80177aa:	f7f0 fb09 	bl	8007dc0 <memchr>
 80177ae:	9a04      	ldr	r2, [sp, #16]
 80177b0:	b9d8      	cbnz	r0, 80177ea <_svfiprintf_r+0xea>
 80177b2:	06d0      	lsls	r0, r2, #27
 80177b4:	bf44      	itt	mi
 80177b6:	2320      	movmi	r3, #32
 80177b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80177bc:	0711      	lsls	r1, r2, #28
 80177be:	bf44      	itt	mi
 80177c0:	232b      	movmi	r3, #43	@ 0x2b
 80177c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80177c6:	f89a 3000 	ldrb.w	r3, [sl]
 80177ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80177cc:	d015      	beq.n	80177fa <_svfiprintf_r+0xfa>
 80177ce:	9a07      	ldr	r2, [sp, #28]
 80177d0:	4654      	mov	r4, sl
 80177d2:	2000      	movs	r0, #0
 80177d4:	f04f 0c0a 	mov.w	ip, #10
 80177d8:	4621      	mov	r1, r4
 80177da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80177de:	3b30      	subs	r3, #48	@ 0x30
 80177e0:	2b09      	cmp	r3, #9
 80177e2:	d94b      	bls.n	801787c <_svfiprintf_r+0x17c>
 80177e4:	b1b0      	cbz	r0, 8017814 <_svfiprintf_r+0x114>
 80177e6:	9207      	str	r2, [sp, #28]
 80177e8:	e014      	b.n	8017814 <_svfiprintf_r+0x114>
 80177ea:	eba0 0308 	sub.w	r3, r0, r8
 80177ee:	fa09 f303 	lsl.w	r3, r9, r3
 80177f2:	4313      	orrs	r3, r2
 80177f4:	9304      	str	r3, [sp, #16]
 80177f6:	46a2      	mov	sl, r4
 80177f8:	e7d2      	b.n	80177a0 <_svfiprintf_r+0xa0>
 80177fa:	9b03      	ldr	r3, [sp, #12]
 80177fc:	1d19      	adds	r1, r3, #4
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	9103      	str	r1, [sp, #12]
 8017802:	2b00      	cmp	r3, #0
 8017804:	bfbb      	ittet	lt
 8017806:	425b      	neglt	r3, r3
 8017808:	f042 0202 	orrlt.w	r2, r2, #2
 801780c:	9307      	strge	r3, [sp, #28]
 801780e:	9307      	strlt	r3, [sp, #28]
 8017810:	bfb8      	it	lt
 8017812:	9204      	strlt	r2, [sp, #16]
 8017814:	7823      	ldrb	r3, [r4, #0]
 8017816:	2b2e      	cmp	r3, #46	@ 0x2e
 8017818:	d10a      	bne.n	8017830 <_svfiprintf_r+0x130>
 801781a:	7863      	ldrb	r3, [r4, #1]
 801781c:	2b2a      	cmp	r3, #42	@ 0x2a
 801781e:	d132      	bne.n	8017886 <_svfiprintf_r+0x186>
 8017820:	9b03      	ldr	r3, [sp, #12]
 8017822:	1d1a      	adds	r2, r3, #4
 8017824:	681b      	ldr	r3, [r3, #0]
 8017826:	9203      	str	r2, [sp, #12]
 8017828:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801782c:	3402      	adds	r4, #2
 801782e:	9305      	str	r3, [sp, #20]
 8017830:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80178f4 <_svfiprintf_r+0x1f4>
 8017834:	7821      	ldrb	r1, [r4, #0]
 8017836:	2203      	movs	r2, #3
 8017838:	4650      	mov	r0, sl
 801783a:	f7f0 fac1 	bl	8007dc0 <memchr>
 801783e:	b138      	cbz	r0, 8017850 <_svfiprintf_r+0x150>
 8017840:	9b04      	ldr	r3, [sp, #16]
 8017842:	eba0 000a 	sub.w	r0, r0, sl
 8017846:	2240      	movs	r2, #64	@ 0x40
 8017848:	4082      	lsls	r2, r0
 801784a:	4313      	orrs	r3, r2
 801784c:	3401      	adds	r4, #1
 801784e:	9304      	str	r3, [sp, #16]
 8017850:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017854:	4824      	ldr	r0, [pc, #144]	@ (80178e8 <_svfiprintf_r+0x1e8>)
 8017856:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801785a:	2206      	movs	r2, #6
 801785c:	f7f0 fab0 	bl	8007dc0 <memchr>
 8017860:	2800      	cmp	r0, #0
 8017862:	d036      	beq.n	80178d2 <_svfiprintf_r+0x1d2>
 8017864:	4b21      	ldr	r3, [pc, #132]	@ (80178ec <_svfiprintf_r+0x1ec>)
 8017866:	bb1b      	cbnz	r3, 80178b0 <_svfiprintf_r+0x1b0>
 8017868:	9b03      	ldr	r3, [sp, #12]
 801786a:	3307      	adds	r3, #7
 801786c:	f023 0307 	bic.w	r3, r3, #7
 8017870:	3308      	adds	r3, #8
 8017872:	9303      	str	r3, [sp, #12]
 8017874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017876:	4433      	add	r3, r6
 8017878:	9309      	str	r3, [sp, #36]	@ 0x24
 801787a:	e76a      	b.n	8017752 <_svfiprintf_r+0x52>
 801787c:	fb0c 3202 	mla	r2, ip, r2, r3
 8017880:	460c      	mov	r4, r1
 8017882:	2001      	movs	r0, #1
 8017884:	e7a8      	b.n	80177d8 <_svfiprintf_r+0xd8>
 8017886:	2300      	movs	r3, #0
 8017888:	3401      	adds	r4, #1
 801788a:	9305      	str	r3, [sp, #20]
 801788c:	4619      	mov	r1, r3
 801788e:	f04f 0c0a 	mov.w	ip, #10
 8017892:	4620      	mov	r0, r4
 8017894:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017898:	3a30      	subs	r2, #48	@ 0x30
 801789a:	2a09      	cmp	r2, #9
 801789c:	d903      	bls.n	80178a6 <_svfiprintf_r+0x1a6>
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d0c6      	beq.n	8017830 <_svfiprintf_r+0x130>
 80178a2:	9105      	str	r1, [sp, #20]
 80178a4:	e7c4      	b.n	8017830 <_svfiprintf_r+0x130>
 80178a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80178aa:	4604      	mov	r4, r0
 80178ac:	2301      	movs	r3, #1
 80178ae:	e7f0      	b.n	8017892 <_svfiprintf_r+0x192>
 80178b0:	ab03      	add	r3, sp, #12
 80178b2:	9300      	str	r3, [sp, #0]
 80178b4:	462a      	mov	r2, r5
 80178b6:	4b0e      	ldr	r3, [pc, #56]	@ (80178f0 <_svfiprintf_r+0x1f0>)
 80178b8:	a904      	add	r1, sp, #16
 80178ba:	4638      	mov	r0, r7
 80178bc:	f3af 8000 	nop.w
 80178c0:	1c42      	adds	r2, r0, #1
 80178c2:	4606      	mov	r6, r0
 80178c4:	d1d6      	bne.n	8017874 <_svfiprintf_r+0x174>
 80178c6:	89ab      	ldrh	r3, [r5, #12]
 80178c8:	065b      	lsls	r3, r3, #25
 80178ca:	f53f af2d 	bmi.w	8017728 <_svfiprintf_r+0x28>
 80178ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80178d0:	e72c      	b.n	801772c <_svfiprintf_r+0x2c>
 80178d2:	ab03      	add	r3, sp, #12
 80178d4:	9300      	str	r3, [sp, #0]
 80178d6:	462a      	mov	r2, r5
 80178d8:	4b05      	ldr	r3, [pc, #20]	@ (80178f0 <_svfiprintf_r+0x1f0>)
 80178da:	a904      	add	r1, sp, #16
 80178dc:	4638      	mov	r0, r7
 80178de:	f000 f9bb 	bl	8017c58 <_printf_i>
 80178e2:	e7ed      	b.n	80178c0 <_svfiprintf_r+0x1c0>
 80178e4:	0801a214 	.word	0x0801a214
 80178e8:	0801a21e 	.word	0x0801a21e
 80178ec:	00000000 	.word	0x00000000
 80178f0:	08017649 	.word	0x08017649
 80178f4:	0801a21a 	.word	0x0801a21a

080178f8 <__sfputc_r>:
 80178f8:	6893      	ldr	r3, [r2, #8]
 80178fa:	3b01      	subs	r3, #1
 80178fc:	2b00      	cmp	r3, #0
 80178fe:	b410      	push	{r4}
 8017900:	6093      	str	r3, [r2, #8]
 8017902:	da08      	bge.n	8017916 <__sfputc_r+0x1e>
 8017904:	6994      	ldr	r4, [r2, #24]
 8017906:	42a3      	cmp	r3, r4
 8017908:	db01      	blt.n	801790e <__sfputc_r+0x16>
 801790a:	290a      	cmp	r1, #10
 801790c:	d103      	bne.n	8017916 <__sfputc_r+0x1e>
 801790e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017912:	f7ff bcf4 	b.w	80172fe <__swbuf_r>
 8017916:	6813      	ldr	r3, [r2, #0]
 8017918:	1c58      	adds	r0, r3, #1
 801791a:	6010      	str	r0, [r2, #0]
 801791c:	7019      	strb	r1, [r3, #0]
 801791e:	4608      	mov	r0, r1
 8017920:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017924:	4770      	bx	lr

08017926 <__sfputs_r>:
 8017926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017928:	4606      	mov	r6, r0
 801792a:	460f      	mov	r7, r1
 801792c:	4614      	mov	r4, r2
 801792e:	18d5      	adds	r5, r2, r3
 8017930:	42ac      	cmp	r4, r5
 8017932:	d101      	bne.n	8017938 <__sfputs_r+0x12>
 8017934:	2000      	movs	r0, #0
 8017936:	e007      	b.n	8017948 <__sfputs_r+0x22>
 8017938:	f814 1b01 	ldrb.w	r1, [r4], #1
 801793c:	463a      	mov	r2, r7
 801793e:	4630      	mov	r0, r6
 8017940:	f7ff ffda 	bl	80178f8 <__sfputc_r>
 8017944:	1c43      	adds	r3, r0, #1
 8017946:	d1f3      	bne.n	8017930 <__sfputs_r+0xa>
 8017948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801794c <_vfiprintf_r>:
 801794c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017950:	460d      	mov	r5, r1
 8017952:	b09d      	sub	sp, #116	@ 0x74
 8017954:	4614      	mov	r4, r2
 8017956:	4698      	mov	r8, r3
 8017958:	4606      	mov	r6, r0
 801795a:	b118      	cbz	r0, 8017964 <_vfiprintf_r+0x18>
 801795c:	6a03      	ldr	r3, [r0, #32]
 801795e:	b90b      	cbnz	r3, 8017964 <_vfiprintf_r+0x18>
 8017960:	f7ff fafe 	bl	8016f60 <__sinit>
 8017964:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017966:	07d9      	lsls	r1, r3, #31
 8017968:	d405      	bmi.n	8017976 <_vfiprintf_r+0x2a>
 801796a:	89ab      	ldrh	r3, [r5, #12]
 801796c:	059a      	lsls	r2, r3, #22
 801796e:	d402      	bmi.n	8017976 <_vfiprintf_r+0x2a>
 8017970:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017972:	f7ff fe06 	bl	8017582 <__retarget_lock_acquire_recursive>
 8017976:	89ab      	ldrh	r3, [r5, #12]
 8017978:	071b      	lsls	r3, r3, #28
 801797a:	d501      	bpl.n	8017980 <_vfiprintf_r+0x34>
 801797c:	692b      	ldr	r3, [r5, #16]
 801797e:	b99b      	cbnz	r3, 80179a8 <_vfiprintf_r+0x5c>
 8017980:	4629      	mov	r1, r5
 8017982:	4630      	mov	r0, r6
 8017984:	f7ff fcfa 	bl	801737c <__swsetup_r>
 8017988:	b170      	cbz	r0, 80179a8 <_vfiprintf_r+0x5c>
 801798a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801798c:	07dc      	lsls	r4, r3, #31
 801798e:	d504      	bpl.n	801799a <_vfiprintf_r+0x4e>
 8017990:	f04f 30ff 	mov.w	r0, #4294967295
 8017994:	b01d      	add	sp, #116	@ 0x74
 8017996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801799a:	89ab      	ldrh	r3, [r5, #12]
 801799c:	0598      	lsls	r0, r3, #22
 801799e:	d4f7      	bmi.n	8017990 <_vfiprintf_r+0x44>
 80179a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80179a2:	f7ff fdef 	bl	8017584 <__retarget_lock_release_recursive>
 80179a6:	e7f3      	b.n	8017990 <_vfiprintf_r+0x44>
 80179a8:	2300      	movs	r3, #0
 80179aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80179ac:	2320      	movs	r3, #32
 80179ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80179b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80179b6:	2330      	movs	r3, #48	@ 0x30
 80179b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017b68 <_vfiprintf_r+0x21c>
 80179bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80179c0:	f04f 0901 	mov.w	r9, #1
 80179c4:	4623      	mov	r3, r4
 80179c6:	469a      	mov	sl, r3
 80179c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80179cc:	b10a      	cbz	r2, 80179d2 <_vfiprintf_r+0x86>
 80179ce:	2a25      	cmp	r2, #37	@ 0x25
 80179d0:	d1f9      	bne.n	80179c6 <_vfiprintf_r+0x7a>
 80179d2:	ebba 0b04 	subs.w	fp, sl, r4
 80179d6:	d00b      	beq.n	80179f0 <_vfiprintf_r+0xa4>
 80179d8:	465b      	mov	r3, fp
 80179da:	4622      	mov	r2, r4
 80179dc:	4629      	mov	r1, r5
 80179de:	4630      	mov	r0, r6
 80179e0:	f7ff ffa1 	bl	8017926 <__sfputs_r>
 80179e4:	3001      	adds	r0, #1
 80179e6:	f000 80a7 	beq.w	8017b38 <_vfiprintf_r+0x1ec>
 80179ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80179ec:	445a      	add	r2, fp
 80179ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80179f0:	f89a 3000 	ldrb.w	r3, [sl]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	f000 809f 	beq.w	8017b38 <_vfiprintf_r+0x1ec>
 80179fa:	2300      	movs	r3, #0
 80179fc:	f04f 32ff 	mov.w	r2, #4294967295
 8017a00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017a04:	f10a 0a01 	add.w	sl, sl, #1
 8017a08:	9304      	str	r3, [sp, #16]
 8017a0a:	9307      	str	r3, [sp, #28]
 8017a0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017a10:	931a      	str	r3, [sp, #104]	@ 0x68
 8017a12:	4654      	mov	r4, sl
 8017a14:	2205      	movs	r2, #5
 8017a16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017a1a:	4853      	ldr	r0, [pc, #332]	@ (8017b68 <_vfiprintf_r+0x21c>)
 8017a1c:	f7f0 f9d0 	bl	8007dc0 <memchr>
 8017a20:	9a04      	ldr	r2, [sp, #16]
 8017a22:	b9d8      	cbnz	r0, 8017a5c <_vfiprintf_r+0x110>
 8017a24:	06d1      	lsls	r1, r2, #27
 8017a26:	bf44      	itt	mi
 8017a28:	2320      	movmi	r3, #32
 8017a2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017a2e:	0713      	lsls	r3, r2, #28
 8017a30:	bf44      	itt	mi
 8017a32:	232b      	movmi	r3, #43	@ 0x2b
 8017a34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017a38:	f89a 3000 	ldrb.w	r3, [sl]
 8017a3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8017a3e:	d015      	beq.n	8017a6c <_vfiprintf_r+0x120>
 8017a40:	9a07      	ldr	r2, [sp, #28]
 8017a42:	4654      	mov	r4, sl
 8017a44:	2000      	movs	r0, #0
 8017a46:	f04f 0c0a 	mov.w	ip, #10
 8017a4a:	4621      	mov	r1, r4
 8017a4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017a50:	3b30      	subs	r3, #48	@ 0x30
 8017a52:	2b09      	cmp	r3, #9
 8017a54:	d94b      	bls.n	8017aee <_vfiprintf_r+0x1a2>
 8017a56:	b1b0      	cbz	r0, 8017a86 <_vfiprintf_r+0x13a>
 8017a58:	9207      	str	r2, [sp, #28]
 8017a5a:	e014      	b.n	8017a86 <_vfiprintf_r+0x13a>
 8017a5c:	eba0 0308 	sub.w	r3, r0, r8
 8017a60:	fa09 f303 	lsl.w	r3, r9, r3
 8017a64:	4313      	orrs	r3, r2
 8017a66:	9304      	str	r3, [sp, #16]
 8017a68:	46a2      	mov	sl, r4
 8017a6a:	e7d2      	b.n	8017a12 <_vfiprintf_r+0xc6>
 8017a6c:	9b03      	ldr	r3, [sp, #12]
 8017a6e:	1d19      	adds	r1, r3, #4
 8017a70:	681b      	ldr	r3, [r3, #0]
 8017a72:	9103      	str	r1, [sp, #12]
 8017a74:	2b00      	cmp	r3, #0
 8017a76:	bfbb      	ittet	lt
 8017a78:	425b      	neglt	r3, r3
 8017a7a:	f042 0202 	orrlt.w	r2, r2, #2
 8017a7e:	9307      	strge	r3, [sp, #28]
 8017a80:	9307      	strlt	r3, [sp, #28]
 8017a82:	bfb8      	it	lt
 8017a84:	9204      	strlt	r2, [sp, #16]
 8017a86:	7823      	ldrb	r3, [r4, #0]
 8017a88:	2b2e      	cmp	r3, #46	@ 0x2e
 8017a8a:	d10a      	bne.n	8017aa2 <_vfiprintf_r+0x156>
 8017a8c:	7863      	ldrb	r3, [r4, #1]
 8017a8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8017a90:	d132      	bne.n	8017af8 <_vfiprintf_r+0x1ac>
 8017a92:	9b03      	ldr	r3, [sp, #12]
 8017a94:	1d1a      	adds	r2, r3, #4
 8017a96:	681b      	ldr	r3, [r3, #0]
 8017a98:	9203      	str	r2, [sp, #12]
 8017a9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017a9e:	3402      	adds	r4, #2
 8017aa0:	9305      	str	r3, [sp, #20]
 8017aa2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017b78 <_vfiprintf_r+0x22c>
 8017aa6:	7821      	ldrb	r1, [r4, #0]
 8017aa8:	2203      	movs	r2, #3
 8017aaa:	4650      	mov	r0, sl
 8017aac:	f7f0 f988 	bl	8007dc0 <memchr>
 8017ab0:	b138      	cbz	r0, 8017ac2 <_vfiprintf_r+0x176>
 8017ab2:	9b04      	ldr	r3, [sp, #16]
 8017ab4:	eba0 000a 	sub.w	r0, r0, sl
 8017ab8:	2240      	movs	r2, #64	@ 0x40
 8017aba:	4082      	lsls	r2, r0
 8017abc:	4313      	orrs	r3, r2
 8017abe:	3401      	adds	r4, #1
 8017ac0:	9304      	str	r3, [sp, #16]
 8017ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ac6:	4829      	ldr	r0, [pc, #164]	@ (8017b6c <_vfiprintf_r+0x220>)
 8017ac8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017acc:	2206      	movs	r2, #6
 8017ace:	f7f0 f977 	bl	8007dc0 <memchr>
 8017ad2:	2800      	cmp	r0, #0
 8017ad4:	d03f      	beq.n	8017b56 <_vfiprintf_r+0x20a>
 8017ad6:	4b26      	ldr	r3, [pc, #152]	@ (8017b70 <_vfiprintf_r+0x224>)
 8017ad8:	bb1b      	cbnz	r3, 8017b22 <_vfiprintf_r+0x1d6>
 8017ada:	9b03      	ldr	r3, [sp, #12]
 8017adc:	3307      	adds	r3, #7
 8017ade:	f023 0307 	bic.w	r3, r3, #7
 8017ae2:	3308      	adds	r3, #8
 8017ae4:	9303      	str	r3, [sp, #12]
 8017ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017ae8:	443b      	add	r3, r7
 8017aea:	9309      	str	r3, [sp, #36]	@ 0x24
 8017aec:	e76a      	b.n	80179c4 <_vfiprintf_r+0x78>
 8017aee:	fb0c 3202 	mla	r2, ip, r2, r3
 8017af2:	460c      	mov	r4, r1
 8017af4:	2001      	movs	r0, #1
 8017af6:	e7a8      	b.n	8017a4a <_vfiprintf_r+0xfe>
 8017af8:	2300      	movs	r3, #0
 8017afa:	3401      	adds	r4, #1
 8017afc:	9305      	str	r3, [sp, #20]
 8017afe:	4619      	mov	r1, r3
 8017b00:	f04f 0c0a 	mov.w	ip, #10
 8017b04:	4620      	mov	r0, r4
 8017b06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017b0a:	3a30      	subs	r2, #48	@ 0x30
 8017b0c:	2a09      	cmp	r2, #9
 8017b0e:	d903      	bls.n	8017b18 <_vfiprintf_r+0x1cc>
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	d0c6      	beq.n	8017aa2 <_vfiprintf_r+0x156>
 8017b14:	9105      	str	r1, [sp, #20]
 8017b16:	e7c4      	b.n	8017aa2 <_vfiprintf_r+0x156>
 8017b18:	fb0c 2101 	mla	r1, ip, r1, r2
 8017b1c:	4604      	mov	r4, r0
 8017b1e:	2301      	movs	r3, #1
 8017b20:	e7f0      	b.n	8017b04 <_vfiprintf_r+0x1b8>
 8017b22:	ab03      	add	r3, sp, #12
 8017b24:	9300      	str	r3, [sp, #0]
 8017b26:	462a      	mov	r2, r5
 8017b28:	4b12      	ldr	r3, [pc, #72]	@ (8017b74 <_vfiprintf_r+0x228>)
 8017b2a:	a904      	add	r1, sp, #16
 8017b2c:	4630      	mov	r0, r6
 8017b2e:	f3af 8000 	nop.w
 8017b32:	4607      	mov	r7, r0
 8017b34:	1c78      	adds	r0, r7, #1
 8017b36:	d1d6      	bne.n	8017ae6 <_vfiprintf_r+0x19a>
 8017b38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017b3a:	07d9      	lsls	r1, r3, #31
 8017b3c:	d405      	bmi.n	8017b4a <_vfiprintf_r+0x1fe>
 8017b3e:	89ab      	ldrh	r3, [r5, #12]
 8017b40:	059a      	lsls	r2, r3, #22
 8017b42:	d402      	bmi.n	8017b4a <_vfiprintf_r+0x1fe>
 8017b44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017b46:	f7ff fd1d 	bl	8017584 <__retarget_lock_release_recursive>
 8017b4a:	89ab      	ldrh	r3, [r5, #12]
 8017b4c:	065b      	lsls	r3, r3, #25
 8017b4e:	f53f af1f 	bmi.w	8017990 <_vfiprintf_r+0x44>
 8017b52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017b54:	e71e      	b.n	8017994 <_vfiprintf_r+0x48>
 8017b56:	ab03      	add	r3, sp, #12
 8017b58:	9300      	str	r3, [sp, #0]
 8017b5a:	462a      	mov	r2, r5
 8017b5c:	4b05      	ldr	r3, [pc, #20]	@ (8017b74 <_vfiprintf_r+0x228>)
 8017b5e:	a904      	add	r1, sp, #16
 8017b60:	4630      	mov	r0, r6
 8017b62:	f000 f879 	bl	8017c58 <_printf_i>
 8017b66:	e7e4      	b.n	8017b32 <_vfiprintf_r+0x1e6>
 8017b68:	0801a214 	.word	0x0801a214
 8017b6c:	0801a21e 	.word	0x0801a21e
 8017b70:	00000000 	.word	0x00000000
 8017b74:	08017927 	.word	0x08017927
 8017b78:	0801a21a 	.word	0x0801a21a

08017b7c <_printf_common>:
 8017b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017b80:	4616      	mov	r6, r2
 8017b82:	4698      	mov	r8, r3
 8017b84:	688a      	ldr	r2, [r1, #8]
 8017b86:	690b      	ldr	r3, [r1, #16]
 8017b88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017b8c:	4293      	cmp	r3, r2
 8017b8e:	bfb8      	it	lt
 8017b90:	4613      	movlt	r3, r2
 8017b92:	6033      	str	r3, [r6, #0]
 8017b94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017b98:	4607      	mov	r7, r0
 8017b9a:	460c      	mov	r4, r1
 8017b9c:	b10a      	cbz	r2, 8017ba2 <_printf_common+0x26>
 8017b9e:	3301      	adds	r3, #1
 8017ba0:	6033      	str	r3, [r6, #0]
 8017ba2:	6823      	ldr	r3, [r4, #0]
 8017ba4:	0699      	lsls	r1, r3, #26
 8017ba6:	bf42      	ittt	mi
 8017ba8:	6833      	ldrmi	r3, [r6, #0]
 8017baa:	3302      	addmi	r3, #2
 8017bac:	6033      	strmi	r3, [r6, #0]
 8017bae:	6825      	ldr	r5, [r4, #0]
 8017bb0:	f015 0506 	ands.w	r5, r5, #6
 8017bb4:	d106      	bne.n	8017bc4 <_printf_common+0x48>
 8017bb6:	f104 0a19 	add.w	sl, r4, #25
 8017bba:	68e3      	ldr	r3, [r4, #12]
 8017bbc:	6832      	ldr	r2, [r6, #0]
 8017bbe:	1a9b      	subs	r3, r3, r2
 8017bc0:	42ab      	cmp	r3, r5
 8017bc2:	dc26      	bgt.n	8017c12 <_printf_common+0x96>
 8017bc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017bc8:	6822      	ldr	r2, [r4, #0]
 8017bca:	3b00      	subs	r3, #0
 8017bcc:	bf18      	it	ne
 8017bce:	2301      	movne	r3, #1
 8017bd0:	0692      	lsls	r2, r2, #26
 8017bd2:	d42b      	bmi.n	8017c2c <_printf_common+0xb0>
 8017bd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017bd8:	4641      	mov	r1, r8
 8017bda:	4638      	mov	r0, r7
 8017bdc:	47c8      	blx	r9
 8017bde:	3001      	adds	r0, #1
 8017be0:	d01e      	beq.n	8017c20 <_printf_common+0xa4>
 8017be2:	6823      	ldr	r3, [r4, #0]
 8017be4:	6922      	ldr	r2, [r4, #16]
 8017be6:	f003 0306 	and.w	r3, r3, #6
 8017bea:	2b04      	cmp	r3, #4
 8017bec:	bf02      	ittt	eq
 8017bee:	68e5      	ldreq	r5, [r4, #12]
 8017bf0:	6833      	ldreq	r3, [r6, #0]
 8017bf2:	1aed      	subeq	r5, r5, r3
 8017bf4:	68a3      	ldr	r3, [r4, #8]
 8017bf6:	bf0c      	ite	eq
 8017bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017bfc:	2500      	movne	r5, #0
 8017bfe:	4293      	cmp	r3, r2
 8017c00:	bfc4      	itt	gt
 8017c02:	1a9b      	subgt	r3, r3, r2
 8017c04:	18ed      	addgt	r5, r5, r3
 8017c06:	2600      	movs	r6, #0
 8017c08:	341a      	adds	r4, #26
 8017c0a:	42b5      	cmp	r5, r6
 8017c0c:	d11a      	bne.n	8017c44 <_printf_common+0xc8>
 8017c0e:	2000      	movs	r0, #0
 8017c10:	e008      	b.n	8017c24 <_printf_common+0xa8>
 8017c12:	2301      	movs	r3, #1
 8017c14:	4652      	mov	r2, sl
 8017c16:	4641      	mov	r1, r8
 8017c18:	4638      	mov	r0, r7
 8017c1a:	47c8      	blx	r9
 8017c1c:	3001      	adds	r0, #1
 8017c1e:	d103      	bne.n	8017c28 <_printf_common+0xac>
 8017c20:	f04f 30ff 	mov.w	r0, #4294967295
 8017c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017c28:	3501      	adds	r5, #1
 8017c2a:	e7c6      	b.n	8017bba <_printf_common+0x3e>
 8017c2c:	18e1      	adds	r1, r4, r3
 8017c2e:	1c5a      	adds	r2, r3, #1
 8017c30:	2030      	movs	r0, #48	@ 0x30
 8017c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017c36:	4422      	add	r2, r4
 8017c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017c40:	3302      	adds	r3, #2
 8017c42:	e7c7      	b.n	8017bd4 <_printf_common+0x58>
 8017c44:	2301      	movs	r3, #1
 8017c46:	4622      	mov	r2, r4
 8017c48:	4641      	mov	r1, r8
 8017c4a:	4638      	mov	r0, r7
 8017c4c:	47c8      	blx	r9
 8017c4e:	3001      	adds	r0, #1
 8017c50:	d0e6      	beq.n	8017c20 <_printf_common+0xa4>
 8017c52:	3601      	adds	r6, #1
 8017c54:	e7d9      	b.n	8017c0a <_printf_common+0x8e>
	...

08017c58 <_printf_i>:
 8017c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017c5c:	7e0f      	ldrb	r7, [r1, #24]
 8017c5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017c60:	2f78      	cmp	r7, #120	@ 0x78
 8017c62:	4691      	mov	r9, r2
 8017c64:	4680      	mov	r8, r0
 8017c66:	460c      	mov	r4, r1
 8017c68:	469a      	mov	sl, r3
 8017c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017c6e:	d807      	bhi.n	8017c80 <_printf_i+0x28>
 8017c70:	2f62      	cmp	r7, #98	@ 0x62
 8017c72:	d80a      	bhi.n	8017c8a <_printf_i+0x32>
 8017c74:	2f00      	cmp	r7, #0
 8017c76:	f000 80d2 	beq.w	8017e1e <_printf_i+0x1c6>
 8017c7a:	2f58      	cmp	r7, #88	@ 0x58
 8017c7c:	f000 80b9 	beq.w	8017df2 <_printf_i+0x19a>
 8017c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017c88:	e03a      	b.n	8017d00 <_printf_i+0xa8>
 8017c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017c8e:	2b15      	cmp	r3, #21
 8017c90:	d8f6      	bhi.n	8017c80 <_printf_i+0x28>
 8017c92:	a101      	add	r1, pc, #4	@ (adr r1, 8017c98 <_printf_i+0x40>)
 8017c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017c98:	08017cf1 	.word	0x08017cf1
 8017c9c:	08017d05 	.word	0x08017d05
 8017ca0:	08017c81 	.word	0x08017c81
 8017ca4:	08017c81 	.word	0x08017c81
 8017ca8:	08017c81 	.word	0x08017c81
 8017cac:	08017c81 	.word	0x08017c81
 8017cb0:	08017d05 	.word	0x08017d05
 8017cb4:	08017c81 	.word	0x08017c81
 8017cb8:	08017c81 	.word	0x08017c81
 8017cbc:	08017c81 	.word	0x08017c81
 8017cc0:	08017c81 	.word	0x08017c81
 8017cc4:	08017e05 	.word	0x08017e05
 8017cc8:	08017d2f 	.word	0x08017d2f
 8017ccc:	08017dbf 	.word	0x08017dbf
 8017cd0:	08017c81 	.word	0x08017c81
 8017cd4:	08017c81 	.word	0x08017c81
 8017cd8:	08017e27 	.word	0x08017e27
 8017cdc:	08017c81 	.word	0x08017c81
 8017ce0:	08017d2f 	.word	0x08017d2f
 8017ce4:	08017c81 	.word	0x08017c81
 8017ce8:	08017c81 	.word	0x08017c81
 8017cec:	08017dc7 	.word	0x08017dc7
 8017cf0:	6833      	ldr	r3, [r6, #0]
 8017cf2:	1d1a      	adds	r2, r3, #4
 8017cf4:	681b      	ldr	r3, [r3, #0]
 8017cf6:	6032      	str	r2, [r6, #0]
 8017cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017d00:	2301      	movs	r3, #1
 8017d02:	e09d      	b.n	8017e40 <_printf_i+0x1e8>
 8017d04:	6833      	ldr	r3, [r6, #0]
 8017d06:	6820      	ldr	r0, [r4, #0]
 8017d08:	1d19      	adds	r1, r3, #4
 8017d0a:	6031      	str	r1, [r6, #0]
 8017d0c:	0606      	lsls	r6, r0, #24
 8017d0e:	d501      	bpl.n	8017d14 <_printf_i+0xbc>
 8017d10:	681d      	ldr	r5, [r3, #0]
 8017d12:	e003      	b.n	8017d1c <_printf_i+0xc4>
 8017d14:	0645      	lsls	r5, r0, #25
 8017d16:	d5fb      	bpl.n	8017d10 <_printf_i+0xb8>
 8017d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017d1c:	2d00      	cmp	r5, #0
 8017d1e:	da03      	bge.n	8017d28 <_printf_i+0xd0>
 8017d20:	232d      	movs	r3, #45	@ 0x2d
 8017d22:	426d      	negs	r5, r5
 8017d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017d28:	4859      	ldr	r0, [pc, #356]	@ (8017e90 <_printf_i+0x238>)
 8017d2a:	230a      	movs	r3, #10
 8017d2c:	e011      	b.n	8017d52 <_printf_i+0xfa>
 8017d2e:	6821      	ldr	r1, [r4, #0]
 8017d30:	6833      	ldr	r3, [r6, #0]
 8017d32:	0608      	lsls	r0, r1, #24
 8017d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8017d38:	d402      	bmi.n	8017d40 <_printf_i+0xe8>
 8017d3a:	0649      	lsls	r1, r1, #25
 8017d3c:	bf48      	it	mi
 8017d3e:	b2ad      	uxthmi	r5, r5
 8017d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8017d42:	4853      	ldr	r0, [pc, #332]	@ (8017e90 <_printf_i+0x238>)
 8017d44:	6033      	str	r3, [r6, #0]
 8017d46:	bf14      	ite	ne
 8017d48:	230a      	movne	r3, #10
 8017d4a:	2308      	moveq	r3, #8
 8017d4c:	2100      	movs	r1, #0
 8017d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017d52:	6866      	ldr	r6, [r4, #4]
 8017d54:	60a6      	str	r6, [r4, #8]
 8017d56:	2e00      	cmp	r6, #0
 8017d58:	bfa2      	ittt	ge
 8017d5a:	6821      	ldrge	r1, [r4, #0]
 8017d5c:	f021 0104 	bicge.w	r1, r1, #4
 8017d60:	6021      	strge	r1, [r4, #0]
 8017d62:	b90d      	cbnz	r5, 8017d68 <_printf_i+0x110>
 8017d64:	2e00      	cmp	r6, #0
 8017d66:	d04b      	beq.n	8017e00 <_printf_i+0x1a8>
 8017d68:	4616      	mov	r6, r2
 8017d6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8017d6e:	fb03 5711 	mls	r7, r3, r1, r5
 8017d72:	5dc7      	ldrb	r7, [r0, r7]
 8017d74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017d78:	462f      	mov	r7, r5
 8017d7a:	42bb      	cmp	r3, r7
 8017d7c:	460d      	mov	r5, r1
 8017d7e:	d9f4      	bls.n	8017d6a <_printf_i+0x112>
 8017d80:	2b08      	cmp	r3, #8
 8017d82:	d10b      	bne.n	8017d9c <_printf_i+0x144>
 8017d84:	6823      	ldr	r3, [r4, #0]
 8017d86:	07df      	lsls	r7, r3, #31
 8017d88:	d508      	bpl.n	8017d9c <_printf_i+0x144>
 8017d8a:	6923      	ldr	r3, [r4, #16]
 8017d8c:	6861      	ldr	r1, [r4, #4]
 8017d8e:	4299      	cmp	r1, r3
 8017d90:	bfde      	ittt	le
 8017d92:	2330      	movle	r3, #48	@ 0x30
 8017d94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017d98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017d9c:	1b92      	subs	r2, r2, r6
 8017d9e:	6122      	str	r2, [r4, #16]
 8017da0:	f8cd a000 	str.w	sl, [sp]
 8017da4:	464b      	mov	r3, r9
 8017da6:	aa03      	add	r2, sp, #12
 8017da8:	4621      	mov	r1, r4
 8017daa:	4640      	mov	r0, r8
 8017dac:	f7ff fee6 	bl	8017b7c <_printf_common>
 8017db0:	3001      	adds	r0, #1
 8017db2:	d14a      	bne.n	8017e4a <_printf_i+0x1f2>
 8017db4:	f04f 30ff 	mov.w	r0, #4294967295
 8017db8:	b004      	add	sp, #16
 8017dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017dbe:	6823      	ldr	r3, [r4, #0]
 8017dc0:	f043 0320 	orr.w	r3, r3, #32
 8017dc4:	6023      	str	r3, [r4, #0]
 8017dc6:	4833      	ldr	r0, [pc, #204]	@ (8017e94 <_printf_i+0x23c>)
 8017dc8:	2778      	movs	r7, #120	@ 0x78
 8017dca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017dce:	6823      	ldr	r3, [r4, #0]
 8017dd0:	6831      	ldr	r1, [r6, #0]
 8017dd2:	061f      	lsls	r7, r3, #24
 8017dd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8017dd8:	d402      	bmi.n	8017de0 <_printf_i+0x188>
 8017dda:	065f      	lsls	r7, r3, #25
 8017ddc:	bf48      	it	mi
 8017dde:	b2ad      	uxthmi	r5, r5
 8017de0:	6031      	str	r1, [r6, #0]
 8017de2:	07d9      	lsls	r1, r3, #31
 8017de4:	bf44      	itt	mi
 8017de6:	f043 0320 	orrmi.w	r3, r3, #32
 8017dea:	6023      	strmi	r3, [r4, #0]
 8017dec:	b11d      	cbz	r5, 8017df6 <_printf_i+0x19e>
 8017dee:	2310      	movs	r3, #16
 8017df0:	e7ac      	b.n	8017d4c <_printf_i+0xf4>
 8017df2:	4827      	ldr	r0, [pc, #156]	@ (8017e90 <_printf_i+0x238>)
 8017df4:	e7e9      	b.n	8017dca <_printf_i+0x172>
 8017df6:	6823      	ldr	r3, [r4, #0]
 8017df8:	f023 0320 	bic.w	r3, r3, #32
 8017dfc:	6023      	str	r3, [r4, #0]
 8017dfe:	e7f6      	b.n	8017dee <_printf_i+0x196>
 8017e00:	4616      	mov	r6, r2
 8017e02:	e7bd      	b.n	8017d80 <_printf_i+0x128>
 8017e04:	6833      	ldr	r3, [r6, #0]
 8017e06:	6825      	ldr	r5, [r4, #0]
 8017e08:	6961      	ldr	r1, [r4, #20]
 8017e0a:	1d18      	adds	r0, r3, #4
 8017e0c:	6030      	str	r0, [r6, #0]
 8017e0e:	062e      	lsls	r6, r5, #24
 8017e10:	681b      	ldr	r3, [r3, #0]
 8017e12:	d501      	bpl.n	8017e18 <_printf_i+0x1c0>
 8017e14:	6019      	str	r1, [r3, #0]
 8017e16:	e002      	b.n	8017e1e <_printf_i+0x1c6>
 8017e18:	0668      	lsls	r0, r5, #25
 8017e1a:	d5fb      	bpl.n	8017e14 <_printf_i+0x1bc>
 8017e1c:	8019      	strh	r1, [r3, #0]
 8017e1e:	2300      	movs	r3, #0
 8017e20:	6123      	str	r3, [r4, #16]
 8017e22:	4616      	mov	r6, r2
 8017e24:	e7bc      	b.n	8017da0 <_printf_i+0x148>
 8017e26:	6833      	ldr	r3, [r6, #0]
 8017e28:	1d1a      	adds	r2, r3, #4
 8017e2a:	6032      	str	r2, [r6, #0]
 8017e2c:	681e      	ldr	r6, [r3, #0]
 8017e2e:	6862      	ldr	r2, [r4, #4]
 8017e30:	2100      	movs	r1, #0
 8017e32:	4630      	mov	r0, r6
 8017e34:	f7ef ffc4 	bl	8007dc0 <memchr>
 8017e38:	b108      	cbz	r0, 8017e3e <_printf_i+0x1e6>
 8017e3a:	1b80      	subs	r0, r0, r6
 8017e3c:	6060      	str	r0, [r4, #4]
 8017e3e:	6863      	ldr	r3, [r4, #4]
 8017e40:	6123      	str	r3, [r4, #16]
 8017e42:	2300      	movs	r3, #0
 8017e44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017e48:	e7aa      	b.n	8017da0 <_printf_i+0x148>
 8017e4a:	6923      	ldr	r3, [r4, #16]
 8017e4c:	4632      	mov	r2, r6
 8017e4e:	4649      	mov	r1, r9
 8017e50:	4640      	mov	r0, r8
 8017e52:	47d0      	blx	sl
 8017e54:	3001      	adds	r0, #1
 8017e56:	d0ad      	beq.n	8017db4 <_printf_i+0x15c>
 8017e58:	6823      	ldr	r3, [r4, #0]
 8017e5a:	079b      	lsls	r3, r3, #30
 8017e5c:	d413      	bmi.n	8017e86 <_printf_i+0x22e>
 8017e5e:	68e0      	ldr	r0, [r4, #12]
 8017e60:	9b03      	ldr	r3, [sp, #12]
 8017e62:	4298      	cmp	r0, r3
 8017e64:	bfb8      	it	lt
 8017e66:	4618      	movlt	r0, r3
 8017e68:	e7a6      	b.n	8017db8 <_printf_i+0x160>
 8017e6a:	2301      	movs	r3, #1
 8017e6c:	4632      	mov	r2, r6
 8017e6e:	4649      	mov	r1, r9
 8017e70:	4640      	mov	r0, r8
 8017e72:	47d0      	blx	sl
 8017e74:	3001      	adds	r0, #1
 8017e76:	d09d      	beq.n	8017db4 <_printf_i+0x15c>
 8017e78:	3501      	adds	r5, #1
 8017e7a:	68e3      	ldr	r3, [r4, #12]
 8017e7c:	9903      	ldr	r1, [sp, #12]
 8017e7e:	1a5b      	subs	r3, r3, r1
 8017e80:	42ab      	cmp	r3, r5
 8017e82:	dcf2      	bgt.n	8017e6a <_printf_i+0x212>
 8017e84:	e7eb      	b.n	8017e5e <_printf_i+0x206>
 8017e86:	2500      	movs	r5, #0
 8017e88:	f104 0619 	add.w	r6, r4, #25
 8017e8c:	e7f5      	b.n	8017e7a <_printf_i+0x222>
 8017e8e:	bf00      	nop
 8017e90:	0801a225 	.word	0x0801a225
 8017e94:	0801a236 	.word	0x0801a236

08017e98 <__sflush_r>:
 8017e98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ea0:	0716      	lsls	r6, r2, #28
 8017ea2:	4605      	mov	r5, r0
 8017ea4:	460c      	mov	r4, r1
 8017ea6:	d454      	bmi.n	8017f52 <__sflush_r+0xba>
 8017ea8:	684b      	ldr	r3, [r1, #4]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	dc02      	bgt.n	8017eb4 <__sflush_r+0x1c>
 8017eae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	dd48      	ble.n	8017f46 <__sflush_r+0xae>
 8017eb4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017eb6:	2e00      	cmp	r6, #0
 8017eb8:	d045      	beq.n	8017f46 <__sflush_r+0xae>
 8017eba:	2300      	movs	r3, #0
 8017ebc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017ec0:	682f      	ldr	r7, [r5, #0]
 8017ec2:	6a21      	ldr	r1, [r4, #32]
 8017ec4:	602b      	str	r3, [r5, #0]
 8017ec6:	d030      	beq.n	8017f2a <__sflush_r+0x92>
 8017ec8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017eca:	89a3      	ldrh	r3, [r4, #12]
 8017ecc:	0759      	lsls	r1, r3, #29
 8017ece:	d505      	bpl.n	8017edc <__sflush_r+0x44>
 8017ed0:	6863      	ldr	r3, [r4, #4]
 8017ed2:	1ad2      	subs	r2, r2, r3
 8017ed4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017ed6:	b10b      	cbz	r3, 8017edc <__sflush_r+0x44>
 8017ed8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017eda:	1ad2      	subs	r2, r2, r3
 8017edc:	2300      	movs	r3, #0
 8017ede:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017ee0:	6a21      	ldr	r1, [r4, #32]
 8017ee2:	4628      	mov	r0, r5
 8017ee4:	47b0      	blx	r6
 8017ee6:	1c43      	adds	r3, r0, #1
 8017ee8:	89a3      	ldrh	r3, [r4, #12]
 8017eea:	d106      	bne.n	8017efa <__sflush_r+0x62>
 8017eec:	6829      	ldr	r1, [r5, #0]
 8017eee:	291d      	cmp	r1, #29
 8017ef0:	d82b      	bhi.n	8017f4a <__sflush_r+0xb2>
 8017ef2:	4a2a      	ldr	r2, [pc, #168]	@ (8017f9c <__sflush_r+0x104>)
 8017ef4:	410a      	asrs	r2, r1
 8017ef6:	07d6      	lsls	r6, r2, #31
 8017ef8:	d427      	bmi.n	8017f4a <__sflush_r+0xb2>
 8017efa:	2200      	movs	r2, #0
 8017efc:	6062      	str	r2, [r4, #4]
 8017efe:	04d9      	lsls	r1, r3, #19
 8017f00:	6922      	ldr	r2, [r4, #16]
 8017f02:	6022      	str	r2, [r4, #0]
 8017f04:	d504      	bpl.n	8017f10 <__sflush_r+0x78>
 8017f06:	1c42      	adds	r2, r0, #1
 8017f08:	d101      	bne.n	8017f0e <__sflush_r+0x76>
 8017f0a:	682b      	ldr	r3, [r5, #0]
 8017f0c:	b903      	cbnz	r3, 8017f10 <__sflush_r+0x78>
 8017f0e:	6560      	str	r0, [r4, #84]	@ 0x54
 8017f10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017f12:	602f      	str	r7, [r5, #0]
 8017f14:	b1b9      	cbz	r1, 8017f46 <__sflush_r+0xae>
 8017f16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017f1a:	4299      	cmp	r1, r3
 8017f1c:	d002      	beq.n	8017f24 <__sflush_r+0x8c>
 8017f1e:	4628      	mov	r0, r5
 8017f20:	f7ff fb48 	bl	80175b4 <_free_r>
 8017f24:	2300      	movs	r3, #0
 8017f26:	6363      	str	r3, [r4, #52]	@ 0x34
 8017f28:	e00d      	b.n	8017f46 <__sflush_r+0xae>
 8017f2a:	2301      	movs	r3, #1
 8017f2c:	4628      	mov	r0, r5
 8017f2e:	47b0      	blx	r6
 8017f30:	4602      	mov	r2, r0
 8017f32:	1c50      	adds	r0, r2, #1
 8017f34:	d1c9      	bne.n	8017eca <__sflush_r+0x32>
 8017f36:	682b      	ldr	r3, [r5, #0]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d0c6      	beq.n	8017eca <__sflush_r+0x32>
 8017f3c:	2b1d      	cmp	r3, #29
 8017f3e:	d001      	beq.n	8017f44 <__sflush_r+0xac>
 8017f40:	2b16      	cmp	r3, #22
 8017f42:	d11e      	bne.n	8017f82 <__sflush_r+0xea>
 8017f44:	602f      	str	r7, [r5, #0]
 8017f46:	2000      	movs	r0, #0
 8017f48:	e022      	b.n	8017f90 <__sflush_r+0xf8>
 8017f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017f4e:	b21b      	sxth	r3, r3
 8017f50:	e01b      	b.n	8017f8a <__sflush_r+0xf2>
 8017f52:	690f      	ldr	r7, [r1, #16]
 8017f54:	2f00      	cmp	r7, #0
 8017f56:	d0f6      	beq.n	8017f46 <__sflush_r+0xae>
 8017f58:	0793      	lsls	r3, r2, #30
 8017f5a:	680e      	ldr	r6, [r1, #0]
 8017f5c:	bf08      	it	eq
 8017f5e:	694b      	ldreq	r3, [r1, #20]
 8017f60:	600f      	str	r7, [r1, #0]
 8017f62:	bf18      	it	ne
 8017f64:	2300      	movne	r3, #0
 8017f66:	eba6 0807 	sub.w	r8, r6, r7
 8017f6a:	608b      	str	r3, [r1, #8]
 8017f6c:	f1b8 0f00 	cmp.w	r8, #0
 8017f70:	dde9      	ble.n	8017f46 <__sflush_r+0xae>
 8017f72:	6a21      	ldr	r1, [r4, #32]
 8017f74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017f76:	4643      	mov	r3, r8
 8017f78:	463a      	mov	r2, r7
 8017f7a:	4628      	mov	r0, r5
 8017f7c:	47b0      	blx	r6
 8017f7e:	2800      	cmp	r0, #0
 8017f80:	dc08      	bgt.n	8017f94 <__sflush_r+0xfc>
 8017f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017f8a:	81a3      	strh	r3, [r4, #12]
 8017f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8017f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f94:	4407      	add	r7, r0
 8017f96:	eba8 0800 	sub.w	r8, r8, r0
 8017f9a:	e7e7      	b.n	8017f6c <__sflush_r+0xd4>
 8017f9c:	dfbffffe 	.word	0xdfbffffe

08017fa0 <_fflush_r>:
 8017fa0:	b538      	push	{r3, r4, r5, lr}
 8017fa2:	690b      	ldr	r3, [r1, #16]
 8017fa4:	4605      	mov	r5, r0
 8017fa6:	460c      	mov	r4, r1
 8017fa8:	b913      	cbnz	r3, 8017fb0 <_fflush_r+0x10>
 8017faa:	2500      	movs	r5, #0
 8017fac:	4628      	mov	r0, r5
 8017fae:	bd38      	pop	{r3, r4, r5, pc}
 8017fb0:	b118      	cbz	r0, 8017fba <_fflush_r+0x1a>
 8017fb2:	6a03      	ldr	r3, [r0, #32]
 8017fb4:	b90b      	cbnz	r3, 8017fba <_fflush_r+0x1a>
 8017fb6:	f7fe ffd3 	bl	8016f60 <__sinit>
 8017fba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017fbe:	2b00      	cmp	r3, #0
 8017fc0:	d0f3      	beq.n	8017faa <_fflush_r+0xa>
 8017fc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017fc4:	07d0      	lsls	r0, r2, #31
 8017fc6:	d404      	bmi.n	8017fd2 <_fflush_r+0x32>
 8017fc8:	0599      	lsls	r1, r3, #22
 8017fca:	d402      	bmi.n	8017fd2 <_fflush_r+0x32>
 8017fcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017fce:	f7ff fad8 	bl	8017582 <__retarget_lock_acquire_recursive>
 8017fd2:	4628      	mov	r0, r5
 8017fd4:	4621      	mov	r1, r4
 8017fd6:	f7ff ff5f 	bl	8017e98 <__sflush_r>
 8017fda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017fdc:	07da      	lsls	r2, r3, #31
 8017fde:	4605      	mov	r5, r0
 8017fe0:	d4e4      	bmi.n	8017fac <_fflush_r+0xc>
 8017fe2:	89a3      	ldrh	r3, [r4, #12]
 8017fe4:	059b      	lsls	r3, r3, #22
 8017fe6:	d4e1      	bmi.n	8017fac <_fflush_r+0xc>
 8017fe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017fea:	f7ff facb 	bl	8017584 <__retarget_lock_release_recursive>
 8017fee:	e7dd      	b.n	8017fac <_fflush_r+0xc>

08017ff0 <__swhatbuf_r>:
 8017ff0:	b570      	push	{r4, r5, r6, lr}
 8017ff2:	460c      	mov	r4, r1
 8017ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ff8:	2900      	cmp	r1, #0
 8017ffa:	b096      	sub	sp, #88	@ 0x58
 8017ffc:	4615      	mov	r5, r2
 8017ffe:	461e      	mov	r6, r3
 8018000:	da0d      	bge.n	801801e <__swhatbuf_r+0x2e>
 8018002:	89a3      	ldrh	r3, [r4, #12]
 8018004:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018008:	f04f 0100 	mov.w	r1, #0
 801800c:	bf14      	ite	ne
 801800e:	2340      	movne	r3, #64	@ 0x40
 8018010:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018014:	2000      	movs	r0, #0
 8018016:	6031      	str	r1, [r6, #0]
 8018018:	602b      	str	r3, [r5, #0]
 801801a:	b016      	add	sp, #88	@ 0x58
 801801c:	bd70      	pop	{r4, r5, r6, pc}
 801801e:	466a      	mov	r2, sp
 8018020:	f000 f892 	bl	8018148 <_fstat_r>
 8018024:	2800      	cmp	r0, #0
 8018026:	dbec      	blt.n	8018002 <__swhatbuf_r+0x12>
 8018028:	9901      	ldr	r1, [sp, #4]
 801802a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801802e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018032:	4259      	negs	r1, r3
 8018034:	4159      	adcs	r1, r3
 8018036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801803a:	e7eb      	b.n	8018014 <__swhatbuf_r+0x24>

0801803c <__smakebuf_r>:
 801803c:	898b      	ldrh	r3, [r1, #12]
 801803e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018040:	079d      	lsls	r5, r3, #30
 8018042:	4606      	mov	r6, r0
 8018044:	460c      	mov	r4, r1
 8018046:	d507      	bpl.n	8018058 <__smakebuf_r+0x1c>
 8018048:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801804c:	6023      	str	r3, [r4, #0]
 801804e:	6123      	str	r3, [r4, #16]
 8018050:	2301      	movs	r3, #1
 8018052:	6163      	str	r3, [r4, #20]
 8018054:	b003      	add	sp, #12
 8018056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018058:	ab01      	add	r3, sp, #4
 801805a:	466a      	mov	r2, sp
 801805c:	f7ff ffc8 	bl	8017ff0 <__swhatbuf_r>
 8018060:	9f00      	ldr	r7, [sp, #0]
 8018062:	4605      	mov	r5, r0
 8018064:	4639      	mov	r1, r7
 8018066:	4630      	mov	r0, r6
 8018068:	f7fe fe62 	bl	8016d30 <_malloc_r>
 801806c:	b948      	cbnz	r0, 8018082 <__smakebuf_r+0x46>
 801806e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018072:	059a      	lsls	r2, r3, #22
 8018074:	d4ee      	bmi.n	8018054 <__smakebuf_r+0x18>
 8018076:	f023 0303 	bic.w	r3, r3, #3
 801807a:	f043 0302 	orr.w	r3, r3, #2
 801807e:	81a3      	strh	r3, [r4, #12]
 8018080:	e7e2      	b.n	8018048 <__smakebuf_r+0xc>
 8018082:	89a3      	ldrh	r3, [r4, #12]
 8018084:	6020      	str	r0, [r4, #0]
 8018086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801808a:	81a3      	strh	r3, [r4, #12]
 801808c:	9b01      	ldr	r3, [sp, #4]
 801808e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018092:	b15b      	cbz	r3, 80180ac <__smakebuf_r+0x70>
 8018094:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018098:	4630      	mov	r0, r6
 801809a:	f000 f867 	bl	801816c <_isatty_r>
 801809e:	b128      	cbz	r0, 80180ac <__smakebuf_r+0x70>
 80180a0:	89a3      	ldrh	r3, [r4, #12]
 80180a2:	f023 0303 	bic.w	r3, r3, #3
 80180a6:	f043 0301 	orr.w	r3, r3, #1
 80180aa:	81a3      	strh	r3, [r4, #12]
 80180ac:	89a3      	ldrh	r3, [r4, #12]
 80180ae:	431d      	orrs	r5, r3
 80180b0:	81a5      	strh	r5, [r4, #12]
 80180b2:	e7cf      	b.n	8018054 <__smakebuf_r+0x18>

080180b4 <memmove>:
 80180b4:	4288      	cmp	r0, r1
 80180b6:	b510      	push	{r4, lr}
 80180b8:	eb01 0402 	add.w	r4, r1, r2
 80180bc:	d902      	bls.n	80180c4 <memmove+0x10>
 80180be:	4284      	cmp	r4, r0
 80180c0:	4623      	mov	r3, r4
 80180c2:	d807      	bhi.n	80180d4 <memmove+0x20>
 80180c4:	1e43      	subs	r3, r0, #1
 80180c6:	42a1      	cmp	r1, r4
 80180c8:	d008      	beq.n	80180dc <memmove+0x28>
 80180ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80180ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80180d2:	e7f8      	b.n	80180c6 <memmove+0x12>
 80180d4:	4402      	add	r2, r0
 80180d6:	4601      	mov	r1, r0
 80180d8:	428a      	cmp	r2, r1
 80180da:	d100      	bne.n	80180de <memmove+0x2a>
 80180dc:	bd10      	pop	{r4, pc}
 80180de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80180e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80180e6:	e7f7      	b.n	80180d8 <memmove+0x24>

080180e8 <_raise_r>:
 80180e8:	291f      	cmp	r1, #31
 80180ea:	b538      	push	{r3, r4, r5, lr}
 80180ec:	4605      	mov	r5, r0
 80180ee:	460c      	mov	r4, r1
 80180f0:	d904      	bls.n	80180fc <_raise_r+0x14>
 80180f2:	2316      	movs	r3, #22
 80180f4:	6003      	str	r3, [r0, #0]
 80180f6:	f04f 30ff 	mov.w	r0, #4294967295
 80180fa:	bd38      	pop	{r3, r4, r5, pc}
 80180fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80180fe:	b112      	cbz	r2, 8018106 <_raise_r+0x1e>
 8018100:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018104:	b94b      	cbnz	r3, 801811a <_raise_r+0x32>
 8018106:	4628      	mov	r0, r5
 8018108:	f000 f852 	bl	80181b0 <_getpid_r>
 801810c:	4622      	mov	r2, r4
 801810e:	4601      	mov	r1, r0
 8018110:	4628      	mov	r0, r5
 8018112:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018116:	f000 b839 	b.w	801818c <_kill_r>
 801811a:	2b01      	cmp	r3, #1
 801811c:	d00a      	beq.n	8018134 <_raise_r+0x4c>
 801811e:	1c59      	adds	r1, r3, #1
 8018120:	d103      	bne.n	801812a <_raise_r+0x42>
 8018122:	2316      	movs	r3, #22
 8018124:	6003      	str	r3, [r0, #0]
 8018126:	2001      	movs	r0, #1
 8018128:	e7e7      	b.n	80180fa <_raise_r+0x12>
 801812a:	2100      	movs	r1, #0
 801812c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018130:	4620      	mov	r0, r4
 8018132:	4798      	blx	r3
 8018134:	2000      	movs	r0, #0
 8018136:	e7e0      	b.n	80180fa <_raise_r+0x12>

08018138 <raise>:
 8018138:	4b02      	ldr	r3, [pc, #8]	@ (8018144 <raise+0xc>)
 801813a:	4601      	mov	r1, r0
 801813c:	6818      	ldr	r0, [r3, #0]
 801813e:	f7ff bfd3 	b.w	80180e8 <_raise_r>
 8018142:	bf00      	nop
 8018144:	20000094 	.word	0x20000094

08018148 <_fstat_r>:
 8018148:	b538      	push	{r3, r4, r5, lr}
 801814a:	4d07      	ldr	r5, [pc, #28]	@ (8018168 <_fstat_r+0x20>)
 801814c:	2300      	movs	r3, #0
 801814e:	4604      	mov	r4, r0
 8018150:	4608      	mov	r0, r1
 8018152:	4611      	mov	r1, r2
 8018154:	602b      	str	r3, [r5, #0]
 8018156:	f7f1 ffc5 	bl	800a0e4 <_fstat>
 801815a:	1c43      	adds	r3, r0, #1
 801815c:	d102      	bne.n	8018164 <_fstat_r+0x1c>
 801815e:	682b      	ldr	r3, [r5, #0]
 8018160:	b103      	cbz	r3, 8018164 <_fstat_r+0x1c>
 8018162:	6023      	str	r3, [r4, #0]
 8018164:	bd38      	pop	{r3, r4, r5, pc}
 8018166:	bf00      	nop
 8018168:	20000a18 	.word	0x20000a18

0801816c <_isatty_r>:
 801816c:	b538      	push	{r3, r4, r5, lr}
 801816e:	4d06      	ldr	r5, [pc, #24]	@ (8018188 <_isatty_r+0x1c>)
 8018170:	2300      	movs	r3, #0
 8018172:	4604      	mov	r4, r0
 8018174:	4608      	mov	r0, r1
 8018176:	602b      	str	r3, [r5, #0]
 8018178:	f7f1 ffc4 	bl	800a104 <_isatty>
 801817c:	1c43      	adds	r3, r0, #1
 801817e:	d102      	bne.n	8018186 <_isatty_r+0x1a>
 8018180:	682b      	ldr	r3, [r5, #0]
 8018182:	b103      	cbz	r3, 8018186 <_isatty_r+0x1a>
 8018184:	6023      	str	r3, [r4, #0]
 8018186:	bd38      	pop	{r3, r4, r5, pc}
 8018188:	20000a18 	.word	0x20000a18

0801818c <_kill_r>:
 801818c:	b538      	push	{r3, r4, r5, lr}
 801818e:	4d07      	ldr	r5, [pc, #28]	@ (80181ac <_kill_r+0x20>)
 8018190:	2300      	movs	r3, #0
 8018192:	4604      	mov	r4, r0
 8018194:	4608      	mov	r0, r1
 8018196:	4611      	mov	r1, r2
 8018198:	602b      	str	r3, [r5, #0]
 801819a:	f7f1 ff43 	bl	800a024 <_kill>
 801819e:	1c43      	adds	r3, r0, #1
 80181a0:	d102      	bne.n	80181a8 <_kill_r+0x1c>
 80181a2:	682b      	ldr	r3, [r5, #0]
 80181a4:	b103      	cbz	r3, 80181a8 <_kill_r+0x1c>
 80181a6:	6023      	str	r3, [r4, #0]
 80181a8:	bd38      	pop	{r3, r4, r5, pc}
 80181aa:	bf00      	nop
 80181ac:	20000a18 	.word	0x20000a18

080181b0 <_getpid_r>:
 80181b0:	f7f1 bf30 	b.w	800a014 <_getpid>

080181b4 <_realloc_r>:
 80181b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80181b8:	4680      	mov	r8, r0
 80181ba:	4615      	mov	r5, r2
 80181bc:	460c      	mov	r4, r1
 80181be:	b921      	cbnz	r1, 80181ca <_realloc_r+0x16>
 80181c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80181c4:	4611      	mov	r1, r2
 80181c6:	f7fe bdb3 	b.w	8016d30 <_malloc_r>
 80181ca:	b92a      	cbnz	r2, 80181d8 <_realloc_r+0x24>
 80181cc:	f7ff f9f2 	bl	80175b4 <_free_r>
 80181d0:	2400      	movs	r4, #0
 80181d2:	4620      	mov	r0, r4
 80181d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80181d8:	f000 f81a 	bl	8018210 <_malloc_usable_size_r>
 80181dc:	4285      	cmp	r5, r0
 80181de:	4606      	mov	r6, r0
 80181e0:	d802      	bhi.n	80181e8 <_realloc_r+0x34>
 80181e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80181e6:	d8f4      	bhi.n	80181d2 <_realloc_r+0x1e>
 80181e8:	4629      	mov	r1, r5
 80181ea:	4640      	mov	r0, r8
 80181ec:	f7fe fda0 	bl	8016d30 <_malloc_r>
 80181f0:	4607      	mov	r7, r0
 80181f2:	2800      	cmp	r0, #0
 80181f4:	d0ec      	beq.n	80181d0 <_realloc_r+0x1c>
 80181f6:	42b5      	cmp	r5, r6
 80181f8:	462a      	mov	r2, r5
 80181fa:	4621      	mov	r1, r4
 80181fc:	bf28      	it	cs
 80181fe:	4632      	movcs	r2, r6
 8018200:	f7ff f9c3 	bl	801758a <memcpy>
 8018204:	4621      	mov	r1, r4
 8018206:	4640      	mov	r0, r8
 8018208:	f7ff f9d4 	bl	80175b4 <_free_r>
 801820c:	463c      	mov	r4, r7
 801820e:	e7e0      	b.n	80181d2 <_realloc_r+0x1e>

08018210 <_malloc_usable_size_r>:
 8018210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018214:	1f18      	subs	r0, r3, #4
 8018216:	2b00      	cmp	r3, #0
 8018218:	bfbc      	itt	lt
 801821a:	580b      	ldrlt	r3, [r1, r0]
 801821c:	18c0      	addlt	r0, r0, r3
 801821e:	4770      	bx	lr

08018220 <pow>:
 8018220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018222:	ed2d 8b02 	vpush	{d8}
 8018226:	eeb0 8a40 	vmov.f32	s16, s0
 801822a:	eef0 8a60 	vmov.f32	s17, s1
 801822e:	ec55 4b11 	vmov	r4, r5, d1
 8018232:	f000 f871 	bl	8018318 <__ieee754_pow>
 8018236:	4622      	mov	r2, r4
 8018238:	462b      	mov	r3, r5
 801823a:	4620      	mov	r0, r4
 801823c:	4629      	mov	r1, r5
 801823e:	ec57 6b10 	vmov	r6, r7, d0
 8018242:	f7f0 fa6f 	bl	8008724 <__aeabi_dcmpun>
 8018246:	2800      	cmp	r0, #0
 8018248:	d13b      	bne.n	80182c2 <pow+0xa2>
 801824a:	ec51 0b18 	vmov	r0, r1, d8
 801824e:	2200      	movs	r2, #0
 8018250:	2300      	movs	r3, #0
 8018252:	f7f0 fa35 	bl	80086c0 <__aeabi_dcmpeq>
 8018256:	b1b8      	cbz	r0, 8018288 <pow+0x68>
 8018258:	2200      	movs	r2, #0
 801825a:	2300      	movs	r3, #0
 801825c:	4620      	mov	r0, r4
 801825e:	4629      	mov	r1, r5
 8018260:	f7f0 fa2e 	bl	80086c0 <__aeabi_dcmpeq>
 8018264:	2800      	cmp	r0, #0
 8018266:	d146      	bne.n	80182f6 <pow+0xd6>
 8018268:	ec45 4b10 	vmov	d0, r4, r5
 801826c:	f000 f848 	bl	8018300 <finite>
 8018270:	b338      	cbz	r0, 80182c2 <pow+0xa2>
 8018272:	2200      	movs	r2, #0
 8018274:	2300      	movs	r3, #0
 8018276:	4620      	mov	r0, r4
 8018278:	4629      	mov	r1, r5
 801827a:	f7f0 fa2b 	bl	80086d4 <__aeabi_dcmplt>
 801827e:	b300      	cbz	r0, 80182c2 <pow+0xa2>
 8018280:	f7ff f954 	bl	801752c <__errno>
 8018284:	2322      	movs	r3, #34	@ 0x22
 8018286:	e01b      	b.n	80182c0 <pow+0xa0>
 8018288:	ec47 6b10 	vmov	d0, r6, r7
 801828c:	f000 f838 	bl	8018300 <finite>
 8018290:	b9e0      	cbnz	r0, 80182cc <pow+0xac>
 8018292:	eeb0 0a48 	vmov.f32	s0, s16
 8018296:	eef0 0a68 	vmov.f32	s1, s17
 801829a:	f000 f831 	bl	8018300 <finite>
 801829e:	b1a8      	cbz	r0, 80182cc <pow+0xac>
 80182a0:	ec45 4b10 	vmov	d0, r4, r5
 80182a4:	f000 f82c 	bl	8018300 <finite>
 80182a8:	b180      	cbz	r0, 80182cc <pow+0xac>
 80182aa:	4632      	mov	r2, r6
 80182ac:	463b      	mov	r3, r7
 80182ae:	4630      	mov	r0, r6
 80182b0:	4639      	mov	r1, r7
 80182b2:	f7f0 fa37 	bl	8008724 <__aeabi_dcmpun>
 80182b6:	2800      	cmp	r0, #0
 80182b8:	d0e2      	beq.n	8018280 <pow+0x60>
 80182ba:	f7ff f937 	bl	801752c <__errno>
 80182be:	2321      	movs	r3, #33	@ 0x21
 80182c0:	6003      	str	r3, [r0, #0]
 80182c2:	ecbd 8b02 	vpop	{d8}
 80182c6:	ec47 6b10 	vmov	d0, r6, r7
 80182ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80182cc:	2200      	movs	r2, #0
 80182ce:	2300      	movs	r3, #0
 80182d0:	4630      	mov	r0, r6
 80182d2:	4639      	mov	r1, r7
 80182d4:	f7f0 f9f4 	bl	80086c0 <__aeabi_dcmpeq>
 80182d8:	2800      	cmp	r0, #0
 80182da:	d0f2      	beq.n	80182c2 <pow+0xa2>
 80182dc:	eeb0 0a48 	vmov.f32	s0, s16
 80182e0:	eef0 0a68 	vmov.f32	s1, s17
 80182e4:	f000 f80c 	bl	8018300 <finite>
 80182e8:	2800      	cmp	r0, #0
 80182ea:	d0ea      	beq.n	80182c2 <pow+0xa2>
 80182ec:	ec45 4b10 	vmov	d0, r4, r5
 80182f0:	f000 f806 	bl	8018300 <finite>
 80182f4:	e7c3      	b.n	801827e <pow+0x5e>
 80182f6:	4f01      	ldr	r7, [pc, #4]	@ (80182fc <pow+0xdc>)
 80182f8:	2600      	movs	r6, #0
 80182fa:	e7e2      	b.n	80182c2 <pow+0xa2>
 80182fc:	3ff00000 	.word	0x3ff00000

08018300 <finite>:
 8018300:	b082      	sub	sp, #8
 8018302:	ed8d 0b00 	vstr	d0, [sp]
 8018306:	9801      	ldr	r0, [sp, #4]
 8018308:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 801830c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8018310:	0fc0      	lsrs	r0, r0, #31
 8018312:	b002      	add	sp, #8
 8018314:	4770      	bx	lr
	...

08018318 <__ieee754_pow>:
 8018318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801831c:	b091      	sub	sp, #68	@ 0x44
 801831e:	ed8d 1b00 	vstr	d1, [sp]
 8018322:	e9dd 1900 	ldrd	r1, r9, [sp]
 8018326:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 801832a:	ea5a 0001 	orrs.w	r0, sl, r1
 801832e:	ec57 6b10 	vmov	r6, r7, d0
 8018332:	d113      	bne.n	801835c <__ieee754_pow+0x44>
 8018334:	19b3      	adds	r3, r6, r6
 8018336:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 801833a:	4152      	adcs	r2, r2
 801833c:	4298      	cmp	r0, r3
 801833e:	4b98      	ldr	r3, [pc, #608]	@ (80185a0 <__ieee754_pow+0x288>)
 8018340:	4193      	sbcs	r3, r2
 8018342:	f080 84ea 	bcs.w	8018d1a <__ieee754_pow+0xa02>
 8018346:	e9dd 2300 	ldrd	r2, r3, [sp]
 801834a:	4630      	mov	r0, r6
 801834c:	4639      	mov	r1, r7
 801834e:	f7ef fd99 	bl	8007e84 <__adddf3>
 8018352:	ec41 0b10 	vmov	d0, r0, r1
 8018356:	b011      	add	sp, #68	@ 0x44
 8018358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801835c:	4a91      	ldr	r2, [pc, #580]	@ (80185a4 <__ieee754_pow+0x28c>)
 801835e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8018362:	4590      	cmp	r8, r2
 8018364:	463d      	mov	r5, r7
 8018366:	4633      	mov	r3, r6
 8018368:	d806      	bhi.n	8018378 <__ieee754_pow+0x60>
 801836a:	d101      	bne.n	8018370 <__ieee754_pow+0x58>
 801836c:	2e00      	cmp	r6, #0
 801836e:	d1ea      	bne.n	8018346 <__ieee754_pow+0x2e>
 8018370:	4592      	cmp	sl, r2
 8018372:	d801      	bhi.n	8018378 <__ieee754_pow+0x60>
 8018374:	d10e      	bne.n	8018394 <__ieee754_pow+0x7c>
 8018376:	b169      	cbz	r1, 8018394 <__ieee754_pow+0x7c>
 8018378:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 801837c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8018380:	431d      	orrs	r5, r3
 8018382:	d1e0      	bne.n	8018346 <__ieee754_pow+0x2e>
 8018384:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018388:	18db      	adds	r3, r3, r3
 801838a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 801838e:	4152      	adcs	r2, r2
 8018390:	429d      	cmp	r5, r3
 8018392:	e7d4      	b.n	801833e <__ieee754_pow+0x26>
 8018394:	2d00      	cmp	r5, #0
 8018396:	46c3      	mov	fp, r8
 8018398:	da3a      	bge.n	8018410 <__ieee754_pow+0xf8>
 801839a:	4a83      	ldr	r2, [pc, #524]	@ (80185a8 <__ieee754_pow+0x290>)
 801839c:	4592      	cmp	sl, r2
 801839e:	d84d      	bhi.n	801843c <__ieee754_pow+0x124>
 80183a0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80183a4:	4592      	cmp	sl, r2
 80183a6:	f240 84c7 	bls.w	8018d38 <__ieee754_pow+0xa20>
 80183aa:	ea4f 522a 	mov.w	r2, sl, asr #20
 80183ae:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80183b2:	2a14      	cmp	r2, #20
 80183b4:	dd0f      	ble.n	80183d6 <__ieee754_pow+0xbe>
 80183b6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80183ba:	fa21 f402 	lsr.w	r4, r1, r2
 80183be:	fa04 f202 	lsl.w	r2, r4, r2
 80183c2:	428a      	cmp	r2, r1
 80183c4:	f040 84b8 	bne.w	8018d38 <__ieee754_pow+0xa20>
 80183c8:	f004 0401 	and.w	r4, r4, #1
 80183cc:	f1c4 0402 	rsb	r4, r4, #2
 80183d0:	2900      	cmp	r1, #0
 80183d2:	d158      	bne.n	8018486 <__ieee754_pow+0x16e>
 80183d4:	e00e      	b.n	80183f4 <__ieee754_pow+0xdc>
 80183d6:	2900      	cmp	r1, #0
 80183d8:	d154      	bne.n	8018484 <__ieee754_pow+0x16c>
 80183da:	f1c2 0214 	rsb	r2, r2, #20
 80183de:	fa4a f402 	asr.w	r4, sl, r2
 80183e2:	fa04 f202 	lsl.w	r2, r4, r2
 80183e6:	4552      	cmp	r2, sl
 80183e8:	f040 84a3 	bne.w	8018d32 <__ieee754_pow+0xa1a>
 80183ec:	f004 0401 	and.w	r4, r4, #1
 80183f0:	f1c4 0402 	rsb	r4, r4, #2
 80183f4:	4a6d      	ldr	r2, [pc, #436]	@ (80185ac <__ieee754_pow+0x294>)
 80183f6:	4592      	cmp	sl, r2
 80183f8:	d12e      	bne.n	8018458 <__ieee754_pow+0x140>
 80183fa:	f1b9 0f00 	cmp.w	r9, #0
 80183fe:	f280 8494 	bge.w	8018d2a <__ieee754_pow+0xa12>
 8018402:	496a      	ldr	r1, [pc, #424]	@ (80185ac <__ieee754_pow+0x294>)
 8018404:	4632      	mov	r2, r6
 8018406:	463b      	mov	r3, r7
 8018408:	2000      	movs	r0, #0
 801840a:	f7f0 f81b 	bl	8008444 <__aeabi_ddiv>
 801840e:	e7a0      	b.n	8018352 <__ieee754_pow+0x3a>
 8018410:	2400      	movs	r4, #0
 8018412:	bbc1      	cbnz	r1, 8018486 <__ieee754_pow+0x16e>
 8018414:	4a63      	ldr	r2, [pc, #396]	@ (80185a4 <__ieee754_pow+0x28c>)
 8018416:	4592      	cmp	sl, r2
 8018418:	d1ec      	bne.n	80183f4 <__ieee754_pow+0xdc>
 801841a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 801841e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8018422:	431a      	orrs	r2, r3
 8018424:	f000 8479 	beq.w	8018d1a <__ieee754_pow+0xa02>
 8018428:	4b61      	ldr	r3, [pc, #388]	@ (80185b0 <__ieee754_pow+0x298>)
 801842a:	4598      	cmp	r8, r3
 801842c:	d908      	bls.n	8018440 <__ieee754_pow+0x128>
 801842e:	f1b9 0f00 	cmp.w	r9, #0
 8018432:	f2c0 8476 	blt.w	8018d22 <__ieee754_pow+0xa0a>
 8018436:	e9dd 0100 	ldrd	r0, r1, [sp]
 801843a:	e78a      	b.n	8018352 <__ieee754_pow+0x3a>
 801843c:	2402      	movs	r4, #2
 801843e:	e7e8      	b.n	8018412 <__ieee754_pow+0xfa>
 8018440:	f1b9 0f00 	cmp.w	r9, #0
 8018444:	f04f 0000 	mov.w	r0, #0
 8018448:	f04f 0100 	mov.w	r1, #0
 801844c:	da81      	bge.n	8018352 <__ieee754_pow+0x3a>
 801844e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8018452:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8018456:	e77c      	b.n	8018352 <__ieee754_pow+0x3a>
 8018458:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 801845c:	d106      	bne.n	801846c <__ieee754_pow+0x154>
 801845e:	4632      	mov	r2, r6
 8018460:	463b      	mov	r3, r7
 8018462:	4630      	mov	r0, r6
 8018464:	4639      	mov	r1, r7
 8018466:	f7ef fec3 	bl	80081f0 <__aeabi_dmul>
 801846a:	e772      	b.n	8018352 <__ieee754_pow+0x3a>
 801846c:	4a51      	ldr	r2, [pc, #324]	@ (80185b4 <__ieee754_pow+0x29c>)
 801846e:	4591      	cmp	r9, r2
 8018470:	d109      	bne.n	8018486 <__ieee754_pow+0x16e>
 8018472:	2d00      	cmp	r5, #0
 8018474:	db07      	blt.n	8018486 <__ieee754_pow+0x16e>
 8018476:	ec47 6b10 	vmov	d0, r6, r7
 801847a:	b011      	add	sp, #68	@ 0x44
 801847c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018480:	f000 bd52 	b.w	8018f28 <__ieee754_sqrt>
 8018484:	2400      	movs	r4, #0
 8018486:	ec47 6b10 	vmov	d0, r6, r7
 801848a:	9302      	str	r3, [sp, #8]
 801848c:	f000 fc88 	bl	8018da0 <fabs>
 8018490:	9b02      	ldr	r3, [sp, #8]
 8018492:	ec51 0b10 	vmov	r0, r1, d0
 8018496:	bb53      	cbnz	r3, 80184ee <__ieee754_pow+0x1d6>
 8018498:	4b44      	ldr	r3, [pc, #272]	@ (80185ac <__ieee754_pow+0x294>)
 801849a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 801849e:	429a      	cmp	r2, r3
 80184a0:	d002      	beq.n	80184a8 <__ieee754_pow+0x190>
 80184a2:	f1b8 0f00 	cmp.w	r8, #0
 80184a6:	d122      	bne.n	80184ee <__ieee754_pow+0x1d6>
 80184a8:	f1b9 0f00 	cmp.w	r9, #0
 80184ac:	da05      	bge.n	80184ba <__ieee754_pow+0x1a2>
 80184ae:	4602      	mov	r2, r0
 80184b0:	460b      	mov	r3, r1
 80184b2:	2000      	movs	r0, #0
 80184b4:	493d      	ldr	r1, [pc, #244]	@ (80185ac <__ieee754_pow+0x294>)
 80184b6:	f7ef ffc5 	bl	8008444 <__aeabi_ddiv>
 80184ba:	2d00      	cmp	r5, #0
 80184bc:	f6bf af49 	bge.w	8018352 <__ieee754_pow+0x3a>
 80184c0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80184c4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80184c8:	ea58 0804 	orrs.w	r8, r8, r4
 80184cc:	d108      	bne.n	80184e0 <__ieee754_pow+0x1c8>
 80184ce:	4602      	mov	r2, r0
 80184d0:	460b      	mov	r3, r1
 80184d2:	4610      	mov	r0, r2
 80184d4:	4619      	mov	r1, r3
 80184d6:	f7ef fcd3 	bl	8007e80 <__aeabi_dsub>
 80184da:	4602      	mov	r2, r0
 80184dc:	460b      	mov	r3, r1
 80184de:	e794      	b.n	801840a <__ieee754_pow+0xf2>
 80184e0:	2c01      	cmp	r4, #1
 80184e2:	f47f af36 	bne.w	8018352 <__ieee754_pow+0x3a>
 80184e6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80184ea:	4619      	mov	r1, r3
 80184ec:	e731      	b.n	8018352 <__ieee754_pow+0x3a>
 80184ee:	0feb      	lsrs	r3, r5, #31
 80184f0:	3b01      	subs	r3, #1
 80184f2:	ea53 0204 	orrs.w	r2, r3, r4
 80184f6:	d102      	bne.n	80184fe <__ieee754_pow+0x1e6>
 80184f8:	4632      	mov	r2, r6
 80184fa:	463b      	mov	r3, r7
 80184fc:	e7e9      	b.n	80184d2 <__ieee754_pow+0x1ba>
 80184fe:	3c01      	subs	r4, #1
 8018500:	431c      	orrs	r4, r3
 8018502:	d016      	beq.n	8018532 <__ieee754_pow+0x21a>
 8018504:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8018590 <__ieee754_pow+0x278>
 8018508:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 801850c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018510:	f240 8112 	bls.w	8018738 <__ieee754_pow+0x420>
 8018514:	4b28      	ldr	r3, [pc, #160]	@ (80185b8 <__ieee754_pow+0x2a0>)
 8018516:	459a      	cmp	sl, r3
 8018518:	4b25      	ldr	r3, [pc, #148]	@ (80185b0 <__ieee754_pow+0x298>)
 801851a:	d916      	bls.n	801854a <__ieee754_pow+0x232>
 801851c:	4598      	cmp	r8, r3
 801851e:	d80b      	bhi.n	8018538 <__ieee754_pow+0x220>
 8018520:	f1b9 0f00 	cmp.w	r9, #0
 8018524:	da0b      	bge.n	801853e <__ieee754_pow+0x226>
 8018526:	2000      	movs	r0, #0
 8018528:	b011      	add	sp, #68	@ 0x44
 801852a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801852e:	f000 bcf3 	b.w	8018f18 <__math_oflow>
 8018532:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8018598 <__ieee754_pow+0x280>
 8018536:	e7e7      	b.n	8018508 <__ieee754_pow+0x1f0>
 8018538:	f1b9 0f00 	cmp.w	r9, #0
 801853c:	dcf3      	bgt.n	8018526 <__ieee754_pow+0x20e>
 801853e:	2000      	movs	r0, #0
 8018540:	b011      	add	sp, #68	@ 0x44
 8018542:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018546:	f000 bcdf 	b.w	8018f08 <__math_uflow>
 801854a:	4598      	cmp	r8, r3
 801854c:	d20c      	bcs.n	8018568 <__ieee754_pow+0x250>
 801854e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018552:	2200      	movs	r2, #0
 8018554:	2300      	movs	r3, #0
 8018556:	f7f0 f8bd 	bl	80086d4 <__aeabi_dcmplt>
 801855a:	3800      	subs	r0, #0
 801855c:	bf18      	it	ne
 801855e:	2001      	movne	r0, #1
 8018560:	f1b9 0f00 	cmp.w	r9, #0
 8018564:	daec      	bge.n	8018540 <__ieee754_pow+0x228>
 8018566:	e7df      	b.n	8018528 <__ieee754_pow+0x210>
 8018568:	4b10      	ldr	r3, [pc, #64]	@ (80185ac <__ieee754_pow+0x294>)
 801856a:	4598      	cmp	r8, r3
 801856c:	f04f 0200 	mov.w	r2, #0
 8018570:	d924      	bls.n	80185bc <__ieee754_pow+0x2a4>
 8018572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018576:	2300      	movs	r3, #0
 8018578:	f7f0 f8ac 	bl	80086d4 <__aeabi_dcmplt>
 801857c:	3800      	subs	r0, #0
 801857e:	bf18      	it	ne
 8018580:	2001      	movne	r0, #1
 8018582:	f1b9 0f00 	cmp.w	r9, #0
 8018586:	dccf      	bgt.n	8018528 <__ieee754_pow+0x210>
 8018588:	e7da      	b.n	8018540 <__ieee754_pow+0x228>
 801858a:	bf00      	nop
 801858c:	f3af 8000 	nop.w
 8018590:	00000000 	.word	0x00000000
 8018594:	3ff00000 	.word	0x3ff00000
 8018598:	00000000 	.word	0x00000000
 801859c:	bff00000 	.word	0xbff00000
 80185a0:	fff00000 	.word	0xfff00000
 80185a4:	7ff00000 	.word	0x7ff00000
 80185a8:	433fffff 	.word	0x433fffff
 80185ac:	3ff00000 	.word	0x3ff00000
 80185b0:	3fefffff 	.word	0x3fefffff
 80185b4:	3fe00000 	.word	0x3fe00000
 80185b8:	43f00000 	.word	0x43f00000
 80185bc:	4b5a      	ldr	r3, [pc, #360]	@ (8018728 <__ieee754_pow+0x410>)
 80185be:	f7ef fc5f 	bl	8007e80 <__aeabi_dsub>
 80185c2:	a351      	add	r3, pc, #324	@ (adr r3, 8018708 <__ieee754_pow+0x3f0>)
 80185c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80185c8:	4604      	mov	r4, r0
 80185ca:	460d      	mov	r5, r1
 80185cc:	f7ef fe10 	bl	80081f0 <__aeabi_dmul>
 80185d0:	a34f      	add	r3, pc, #316	@ (adr r3, 8018710 <__ieee754_pow+0x3f8>)
 80185d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80185d6:	4606      	mov	r6, r0
 80185d8:	460f      	mov	r7, r1
 80185da:	4620      	mov	r0, r4
 80185dc:	4629      	mov	r1, r5
 80185de:	f7ef fe07 	bl	80081f0 <__aeabi_dmul>
 80185e2:	4b52      	ldr	r3, [pc, #328]	@ (801872c <__ieee754_pow+0x414>)
 80185e4:	4682      	mov	sl, r0
 80185e6:	468b      	mov	fp, r1
 80185e8:	2200      	movs	r2, #0
 80185ea:	4620      	mov	r0, r4
 80185ec:	4629      	mov	r1, r5
 80185ee:	f7ef fdff 	bl	80081f0 <__aeabi_dmul>
 80185f2:	4602      	mov	r2, r0
 80185f4:	460b      	mov	r3, r1
 80185f6:	a148      	add	r1, pc, #288	@ (adr r1, 8018718 <__ieee754_pow+0x400>)
 80185f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80185fc:	f7ef fc40 	bl	8007e80 <__aeabi_dsub>
 8018600:	4622      	mov	r2, r4
 8018602:	462b      	mov	r3, r5
 8018604:	f7ef fdf4 	bl	80081f0 <__aeabi_dmul>
 8018608:	4602      	mov	r2, r0
 801860a:	460b      	mov	r3, r1
 801860c:	2000      	movs	r0, #0
 801860e:	4948      	ldr	r1, [pc, #288]	@ (8018730 <__ieee754_pow+0x418>)
 8018610:	f7ef fc36 	bl	8007e80 <__aeabi_dsub>
 8018614:	4622      	mov	r2, r4
 8018616:	4680      	mov	r8, r0
 8018618:	4689      	mov	r9, r1
 801861a:	462b      	mov	r3, r5
 801861c:	4620      	mov	r0, r4
 801861e:	4629      	mov	r1, r5
 8018620:	f7ef fde6 	bl	80081f0 <__aeabi_dmul>
 8018624:	4602      	mov	r2, r0
 8018626:	460b      	mov	r3, r1
 8018628:	4640      	mov	r0, r8
 801862a:	4649      	mov	r1, r9
 801862c:	f7ef fde0 	bl	80081f0 <__aeabi_dmul>
 8018630:	a33b      	add	r3, pc, #236	@ (adr r3, 8018720 <__ieee754_pow+0x408>)
 8018632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018636:	f7ef fddb 	bl	80081f0 <__aeabi_dmul>
 801863a:	4602      	mov	r2, r0
 801863c:	460b      	mov	r3, r1
 801863e:	4650      	mov	r0, sl
 8018640:	4659      	mov	r1, fp
 8018642:	f7ef fc1d 	bl	8007e80 <__aeabi_dsub>
 8018646:	4602      	mov	r2, r0
 8018648:	460b      	mov	r3, r1
 801864a:	4680      	mov	r8, r0
 801864c:	4689      	mov	r9, r1
 801864e:	4630      	mov	r0, r6
 8018650:	4639      	mov	r1, r7
 8018652:	f7ef fc17 	bl	8007e84 <__adddf3>
 8018656:	2400      	movs	r4, #0
 8018658:	4632      	mov	r2, r6
 801865a:	463b      	mov	r3, r7
 801865c:	4620      	mov	r0, r4
 801865e:	460d      	mov	r5, r1
 8018660:	f7ef fc0e 	bl	8007e80 <__aeabi_dsub>
 8018664:	4602      	mov	r2, r0
 8018666:	460b      	mov	r3, r1
 8018668:	4640      	mov	r0, r8
 801866a:	4649      	mov	r1, r9
 801866c:	f7ef fc08 	bl	8007e80 <__aeabi_dsub>
 8018670:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018674:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018678:	2300      	movs	r3, #0
 801867a:	9304      	str	r3, [sp, #16]
 801867c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8018680:	4606      	mov	r6, r0
 8018682:	460f      	mov	r7, r1
 8018684:	4652      	mov	r2, sl
 8018686:	465b      	mov	r3, fp
 8018688:	e9dd 0100 	ldrd	r0, r1, [sp]
 801868c:	f7ef fbf8 	bl	8007e80 <__aeabi_dsub>
 8018690:	4622      	mov	r2, r4
 8018692:	462b      	mov	r3, r5
 8018694:	f7ef fdac 	bl	80081f0 <__aeabi_dmul>
 8018698:	e9dd 2300 	ldrd	r2, r3, [sp]
 801869c:	4680      	mov	r8, r0
 801869e:	4689      	mov	r9, r1
 80186a0:	4630      	mov	r0, r6
 80186a2:	4639      	mov	r1, r7
 80186a4:	f7ef fda4 	bl	80081f0 <__aeabi_dmul>
 80186a8:	4602      	mov	r2, r0
 80186aa:	460b      	mov	r3, r1
 80186ac:	4640      	mov	r0, r8
 80186ae:	4649      	mov	r1, r9
 80186b0:	f7ef fbe8 	bl	8007e84 <__adddf3>
 80186b4:	4652      	mov	r2, sl
 80186b6:	465b      	mov	r3, fp
 80186b8:	4606      	mov	r6, r0
 80186ba:	460f      	mov	r7, r1
 80186bc:	4620      	mov	r0, r4
 80186be:	4629      	mov	r1, r5
 80186c0:	f7ef fd96 	bl	80081f0 <__aeabi_dmul>
 80186c4:	460b      	mov	r3, r1
 80186c6:	4602      	mov	r2, r0
 80186c8:	4680      	mov	r8, r0
 80186ca:	4689      	mov	r9, r1
 80186cc:	4630      	mov	r0, r6
 80186ce:	4639      	mov	r1, r7
 80186d0:	f7ef fbd8 	bl	8007e84 <__adddf3>
 80186d4:	4b17      	ldr	r3, [pc, #92]	@ (8018734 <__ieee754_pow+0x41c>)
 80186d6:	4299      	cmp	r1, r3
 80186d8:	4604      	mov	r4, r0
 80186da:	460d      	mov	r5, r1
 80186dc:	468a      	mov	sl, r1
 80186de:	468b      	mov	fp, r1
 80186e0:	f340 82ef 	ble.w	8018cc2 <__ieee754_pow+0x9aa>
 80186e4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80186e8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80186ec:	4303      	orrs	r3, r0
 80186ee:	f000 81e8 	beq.w	8018ac2 <__ieee754_pow+0x7aa>
 80186f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80186f6:	2200      	movs	r2, #0
 80186f8:	2300      	movs	r3, #0
 80186fa:	f7ef ffeb 	bl	80086d4 <__aeabi_dcmplt>
 80186fe:	3800      	subs	r0, #0
 8018700:	bf18      	it	ne
 8018702:	2001      	movne	r0, #1
 8018704:	e710      	b.n	8018528 <__ieee754_pow+0x210>
 8018706:	bf00      	nop
 8018708:	60000000 	.word	0x60000000
 801870c:	3ff71547 	.word	0x3ff71547
 8018710:	f85ddf44 	.word	0xf85ddf44
 8018714:	3e54ae0b 	.word	0x3e54ae0b
 8018718:	55555555 	.word	0x55555555
 801871c:	3fd55555 	.word	0x3fd55555
 8018720:	652b82fe 	.word	0x652b82fe
 8018724:	3ff71547 	.word	0x3ff71547
 8018728:	3ff00000 	.word	0x3ff00000
 801872c:	3fd00000 	.word	0x3fd00000
 8018730:	3fe00000 	.word	0x3fe00000
 8018734:	408fffff 	.word	0x408fffff
 8018738:	4bd5      	ldr	r3, [pc, #852]	@ (8018a90 <__ieee754_pow+0x778>)
 801873a:	402b      	ands	r3, r5
 801873c:	2200      	movs	r2, #0
 801873e:	b92b      	cbnz	r3, 801874c <__ieee754_pow+0x434>
 8018740:	4bd4      	ldr	r3, [pc, #848]	@ (8018a94 <__ieee754_pow+0x77c>)
 8018742:	f7ef fd55 	bl	80081f0 <__aeabi_dmul>
 8018746:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801874a:	468b      	mov	fp, r1
 801874c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8018750:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8018754:	4413      	add	r3, r2
 8018756:	930a      	str	r3, [sp, #40]	@ 0x28
 8018758:	4bcf      	ldr	r3, [pc, #828]	@ (8018a98 <__ieee754_pow+0x780>)
 801875a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 801875e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8018762:	459b      	cmp	fp, r3
 8018764:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8018768:	dd08      	ble.n	801877c <__ieee754_pow+0x464>
 801876a:	4bcc      	ldr	r3, [pc, #816]	@ (8018a9c <__ieee754_pow+0x784>)
 801876c:	459b      	cmp	fp, r3
 801876e:	f340 81a5 	ble.w	8018abc <__ieee754_pow+0x7a4>
 8018772:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018774:	3301      	adds	r3, #1
 8018776:	930a      	str	r3, [sp, #40]	@ 0x28
 8018778:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 801877c:	f04f 0a00 	mov.w	sl, #0
 8018780:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8018784:	930b      	str	r3, [sp, #44]	@ 0x2c
 8018786:	4bc6      	ldr	r3, [pc, #792]	@ (8018aa0 <__ieee754_pow+0x788>)
 8018788:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801878c:	ed93 7b00 	vldr	d7, [r3]
 8018790:	4629      	mov	r1, r5
 8018792:	ec53 2b17 	vmov	r2, r3, d7
 8018796:	ed8d 7b06 	vstr	d7, [sp, #24]
 801879a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801879e:	f7ef fb6f 	bl	8007e80 <__aeabi_dsub>
 80187a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80187a6:	4606      	mov	r6, r0
 80187a8:	460f      	mov	r7, r1
 80187aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80187ae:	f7ef fb69 	bl	8007e84 <__adddf3>
 80187b2:	4602      	mov	r2, r0
 80187b4:	460b      	mov	r3, r1
 80187b6:	2000      	movs	r0, #0
 80187b8:	49ba      	ldr	r1, [pc, #744]	@ (8018aa4 <__ieee754_pow+0x78c>)
 80187ba:	f7ef fe43 	bl	8008444 <__aeabi_ddiv>
 80187be:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80187c2:	4602      	mov	r2, r0
 80187c4:	460b      	mov	r3, r1
 80187c6:	4630      	mov	r0, r6
 80187c8:	4639      	mov	r1, r7
 80187ca:	f7ef fd11 	bl	80081f0 <__aeabi_dmul>
 80187ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80187d2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80187d6:	106d      	asrs	r5, r5, #1
 80187d8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80187dc:	f04f 0b00 	mov.w	fp, #0
 80187e0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80187e4:	4661      	mov	r1, ip
 80187e6:	2200      	movs	r2, #0
 80187e8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80187ec:	4658      	mov	r0, fp
 80187ee:	46e1      	mov	r9, ip
 80187f0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80187f4:	4614      	mov	r4, r2
 80187f6:	461d      	mov	r5, r3
 80187f8:	f7ef fcfa 	bl	80081f0 <__aeabi_dmul>
 80187fc:	4602      	mov	r2, r0
 80187fe:	460b      	mov	r3, r1
 8018800:	4630      	mov	r0, r6
 8018802:	4639      	mov	r1, r7
 8018804:	f7ef fb3c 	bl	8007e80 <__aeabi_dsub>
 8018808:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801880c:	4606      	mov	r6, r0
 801880e:	460f      	mov	r7, r1
 8018810:	4620      	mov	r0, r4
 8018812:	4629      	mov	r1, r5
 8018814:	f7ef fb34 	bl	8007e80 <__aeabi_dsub>
 8018818:	4602      	mov	r2, r0
 801881a:	460b      	mov	r3, r1
 801881c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018820:	f7ef fb2e 	bl	8007e80 <__aeabi_dsub>
 8018824:	465a      	mov	r2, fp
 8018826:	464b      	mov	r3, r9
 8018828:	f7ef fce2 	bl	80081f0 <__aeabi_dmul>
 801882c:	4602      	mov	r2, r0
 801882e:	460b      	mov	r3, r1
 8018830:	4630      	mov	r0, r6
 8018832:	4639      	mov	r1, r7
 8018834:	f7ef fb24 	bl	8007e80 <__aeabi_dsub>
 8018838:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801883c:	f7ef fcd8 	bl	80081f0 <__aeabi_dmul>
 8018840:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018844:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018848:	4610      	mov	r0, r2
 801884a:	4619      	mov	r1, r3
 801884c:	f7ef fcd0 	bl	80081f0 <__aeabi_dmul>
 8018850:	a37d      	add	r3, pc, #500	@ (adr r3, 8018a48 <__ieee754_pow+0x730>)
 8018852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018856:	4604      	mov	r4, r0
 8018858:	460d      	mov	r5, r1
 801885a:	f7ef fcc9 	bl	80081f0 <__aeabi_dmul>
 801885e:	a37c      	add	r3, pc, #496	@ (adr r3, 8018a50 <__ieee754_pow+0x738>)
 8018860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018864:	f7ef fb0e 	bl	8007e84 <__adddf3>
 8018868:	4622      	mov	r2, r4
 801886a:	462b      	mov	r3, r5
 801886c:	f7ef fcc0 	bl	80081f0 <__aeabi_dmul>
 8018870:	a379      	add	r3, pc, #484	@ (adr r3, 8018a58 <__ieee754_pow+0x740>)
 8018872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018876:	f7ef fb05 	bl	8007e84 <__adddf3>
 801887a:	4622      	mov	r2, r4
 801887c:	462b      	mov	r3, r5
 801887e:	f7ef fcb7 	bl	80081f0 <__aeabi_dmul>
 8018882:	a377      	add	r3, pc, #476	@ (adr r3, 8018a60 <__ieee754_pow+0x748>)
 8018884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018888:	f7ef fafc 	bl	8007e84 <__adddf3>
 801888c:	4622      	mov	r2, r4
 801888e:	462b      	mov	r3, r5
 8018890:	f7ef fcae 	bl	80081f0 <__aeabi_dmul>
 8018894:	a374      	add	r3, pc, #464	@ (adr r3, 8018a68 <__ieee754_pow+0x750>)
 8018896:	e9d3 2300 	ldrd	r2, r3, [r3]
 801889a:	f7ef faf3 	bl	8007e84 <__adddf3>
 801889e:	4622      	mov	r2, r4
 80188a0:	462b      	mov	r3, r5
 80188a2:	f7ef fca5 	bl	80081f0 <__aeabi_dmul>
 80188a6:	a372      	add	r3, pc, #456	@ (adr r3, 8018a70 <__ieee754_pow+0x758>)
 80188a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188ac:	f7ef faea 	bl	8007e84 <__adddf3>
 80188b0:	4622      	mov	r2, r4
 80188b2:	4606      	mov	r6, r0
 80188b4:	460f      	mov	r7, r1
 80188b6:	462b      	mov	r3, r5
 80188b8:	4620      	mov	r0, r4
 80188ba:	4629      	mov	r1, r5
 80188bc:	f7ef fc98 	bl	80081f0 <__aeabi_dmul>
 80188c0:	4602      	mov	r2, r0
 80188c2:	460b      	mov	r3, r1
 80188c4:	4630      	mov	r0, r6
 80188c6:	4639      	mov	r1, r7
 80188c8:	f7ef fc92 	bl	80081f0 <__aeabi_dmul>
 80188cc:	465a      	mov	r2, fp
 80188ce:	4604      	mov	r4, r0
 80188d0:	460d      	mov	r5, r1
 80188d2:	464b      	mov	r3, r9
 80188d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80188d8:	f7ef fad4 	bl	8007e84 <__adddf3>
 80188dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80188e0:	f7ef fc86 	bl	80081f0 <__aeabi_dmul>
 80188e4:	4622      	mov	r2, r4
 80188e6:	462b      	mov	r3, r5
 80188e8:	f7ef facc 	bl	8007e84 <__adddf3>
 80188ec:	465a      	mov	r2, fp
 80188ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80188f2:	464b      	mov	r3, r9
 80188f4:	4658      	mov	r0, fp
 80188f6:	4649      	mov	r1, r9
 80188f8:	f7ef fc7a 	bl	80081f0 <__aeabi_dmul>
 80188fc:	4b6a      	ldr	r3, [pc, #424]	@ (8018aa8 <__ieee754_pow+0x790>)
 80188fe:	2200      	movs	r2, #0
 8018900:	4606      	mov	r6, r0
 8018902:	460f      	mov	r7, r1
 8018904:	f7ef fabe 	bl	8007e84 <__adddf3>
 8018908:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801890c:	f7ef faba 	bl	8007e84 <__adddf3>
 8018910:	46d8      	mov	r8, fp
 8018912:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8018916:	460d      	mov	r5, r1
 8018918:	465a      	mov	r2, fp
 801891a:	460b      	mov	r3, r1
 801891c:	4640      	mov	r0, r8
 801891e:	4649      	mov	r1, r9
 8018920:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8018924:	f7ef fc64 	bl	80081f0 <__aeabi_dmul>
 8018928:	465c      	mov	r4, fp
 801892a:	4680      	mov	r8, r0
 801892c:	4689      	mov	r9, r1
 801892e:	4b5e      	ldr	r3, [pc, #376]	@ (8018aa8 <__ieee754_pow+0x790>)
 8018930:	2200      	movs	r2, #0
 8018932:	4620      	mov	r0, r4
 8018934:	4629      	mov	r1, r5
 8018936:	f7ef faa3 	bl	8007e80 <__aeabi_dsub>
 801893a:	4632      	mov	r2, r6
 801893c:	463b      	mov	r3, r7
 801893e:	f7ef fa9f 	bl	8007e80 <__aeabi_dsub>
 8018942:	4602      	mov	r2, r0
 8018944:	460b      	mov	r3, r1
 8018946:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801894a:	f7ef fa99 	bl	8007e80 <__aeabi_dsub>
 801894e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018952:	f7ef fc4d 	bl	80081f0 <__aeabi_dmul>
 8018956:	4622      	mov	r2, r4
 8018958:	4606      	mov	r6, r0
 801895a:	460f      	mov	r7, r1
 801895c:	462b      	mov	r3, r5
 801895e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018962:	f7ef fc45 	bl	80081f0 <__aeabi_dmul>
 8018966:	4602      	mov	r2, r0
 8018968:	460b      	mov	r3, r1
 801896a:	4630      	mov	r0, r6
 801896c:	4639      	mov	r1, r7
 801896e:	f7ef fa89 	bl	8007e84 <__adddf3>
 8018972:	4606      	mov	r6, r0
 8018974:	460f      	mov	r7, r1
 8018976:	4602      	mov	r2, r0
 8018978:	460b      	mov	r3, r1
 801897a:	4640      	mov	r0, r8
 801897c:	4649      	mov	r1, r9
 801897e:	f7ef fa81 	bl	8007e84 <__adddf3>
 8018982:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8018986:	a33c      	add	r3, pc, #240	@ (adr r3, 8018a78 <__ieee754_pow+0x760>)
 8018988:	e9d3 2300 	ldrd	r2, r3, [r3]
 801898c:	4658      	mov	r0, fp
 801898e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8018992:	460d      	mov	r5, r1
 8018994:	f7ef fc2c 	bl	80081f0 <__aeabi_dmul>
 8018998:	465c      	mov	r4, fp
 801899a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801899e:	4642      	mov	r2, r8
 80189a0:	464b      	mov	r3, r9
 80189a2:	4620      	mov	r0, r4
 80189a4:	4629      	mov	r1, r5
 80189a6:	f7ef fa6b 	bl	8007e80 <__aeabi_dsub>
 80189aa:	4602      	mov	r2, r0
 80189ac:	460b      	mov	r3, r1
 80189ae:	4630      	mov	r0, r6
 80189b0:	4639      	mov	r1, r7
 80189b2:	f7ef fa65 	bl	8007e80 <__aeabi_dsub>
 80189b6:	a332      	add	r3, pc, #200	@ (adr r3, 8018a80 <__ieee754_pow+0x768>)
 80189b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189bc:	f7ef fc18 	bl	80081f0 <__aeabi_dmul>
 80189c0:	a331      	add	r3, pc, #196	@ (adr r3, 8018a88 <__ieee754_pow+0x770>)
 80189c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189c6:	4606      	mov	r6, r0
 80189c8:	460f      	mov	r7, r1
 80189ca:	4620      	mov	r0, r4
 80189cc:	4629      	mov	r1, r5
 80189ce:	f7ef fc0f 	bl	80081f0 <__aeabi_dmul>
 80189d2:	4602      	mov	r2, r0
 80189d4:	460b      	mov	r3, r1
 80189d6:	4630      	mov	r0, r6
 80189d8:	4639      	mov	r1, r7
 80189da:	f7ef fa53 	bl	8007e84 <__adddf3>
 80189de:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80189e0:	4b32      	ldr	r3, [pc, #200]	@ (8018aac <__ieee754_pow+0x794>)
 80189e2:	4413      	add	r3, r2
 80189e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189e8:	f7ef fa4c 	bl	8007e84 <__adddf3>
 80189ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80189f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80189f2:	f7ef fb93 	bl	800811c <__aeabi_i2d>
 80189f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80189f8:	4b2d      	ldr	r3, [pc, #180]	@ (8018ab0 <__ieee754_pow+0x798>)
 80189fa:	4413      	add	r3, r2
 80189fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018a00:	4606      	mov	r6, r0
 8018a02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018a06:	460f      	mov	r7, r1
 8018a08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018a0c:	f7ef fa3a 	bl	8007e84 <__adddf3>
 8018a10:	4642      	mov	r2, r8
 8018a12:	464b      	mov	r3, r9
 8018a14:	f7ef fa36 	bl	8007e84 <__adddf3>
 8018a18:	4632      	mov	r2, r6
 8018a1a:	463b      	mov	r3, r7
 8018a1c:	f7ef fa32 	bl	8007e84 <__adddf3>
 8018a20:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8018a24:	4632      	mov	r2, r6
 8018a26:	463b      	mov	r3, r7
 8018a28:	4658      	mov	r0, fp
 8018a2a:	460d      	mov	r5, r1
 8018a2c:	f7ef fa28 	bl	8007e80 <__aeabi_dsub>
 8018a30:	4642      	mov	r2, r8
 8018a32:	464b      	mov	r3, r9
 8018a34:	f7ef fa24 	bl	8007e80 <__aeabi_dsub>
 8018a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018a3c:	f7ef fa20 	bl	8007e80 <__aeabi_dsub>
 8018a40:	465c      	mov	r4, fp
 8018a42:	4602      	mov	r2, r0
 8018a44:	e036      	b.n	8018ab4 <__ieee754_pow+0x79c>
 8018a46:	bf00      	nop
 8018a48:	4a454eef 	.word	0x4a454eef
 8018a4c:	3fca7e28 	.word	0x3fca7e28
 8018a50:	93c9db65 	.word	0x93c9db65
 8018a54:	3fcd864a 	.word	0x3fcd864a
 8018a58:	a91d4101 	.word	0xa91d4101
 8018a5c:	3fd17460 	.word	0x3fd17460
 8018a60:	518f264d 	.word	0x518f264d
 8018a64:	3fd55555 	.word	0x3fd55555
 8018a68:	db6fabff 	.word	0xdb6fabff
 8018a6c:	3fdb6db6 	.word	0x3fdb6db6
 8018a70:	33333303 	.word	0x33333303
 8018a74:	3fe33333 	.word	0x3fe33333
 8018a78:	e0000000 	.word	0xe0000000
 8018a7c:	3feec709 	.word	0x3feec709
 8018a80:	dc3a03fd 	.word	0xdc3a03fd
 8018a84:	3feec709 	.word	0x3feec709
 8018a88:	145b01f5 	.word	0x145b01f5
 8018a8c:	be3e2fe0 	.word	0xbe3e2fe0
 8018a90:	7ff00000 	.word	0x7ff00000
 8018a94:	43400000 	.word	0x43400000
 8018a98:	0003988e 	.word	0x0003988e
 8018a9c:	000bb679 	.word	0x000bb679
 8018aa0:	0801a268 	.word	0x0801a268
 8018aa4:	3ff00000 	.word	0x3ff00000
 8018aa8:	40080000 	.word	0x40080000
 8018aac:	0801a248 	.word	0x0801a248
 8018ab0:	0801a258 	.word	0x0801a258
 8018ab4:	460b      	mov	r3, r1
 8018ab6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018aba:	e5d7      	b.n	801866c <__ieee754_pow+0x354>
 8018abc:	f04f 0a01 	mov.w	sl, #1
 8018ac0:	e65e      	b.n	8018780 <__ieee754_pow+0x468>
 8018ac2:	a3b4      	add	r3, pc, #720	@ (adr r3, 8018d94 <__ieee754_pow+0xa7c>)
 8018ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ac8:	4630      	mov	r0, r6
 8018aca:	4639      	mov	r1, r7
 8018acc:	f7ef f9da 	bl	8007e84 <__adddf3>
 8018ad0:	4642      	mov	r2, r8
 8018ad2:	e9cd 0100 	strd	r0, r1, [sp]
 8018ad6:	464b      	mov	r3, r9
 8018ad8:	4620      	mov	r0, r4
 8018ada:	4629      	mov	r1, r5
 8018adc:	f7ef f9d0 	bl	8007e80 <__aeabi_dsub>
 8018ae0:	4602      	mov	r2, r0
 8018ae2:	460b      	mov	r3, r1
 8018ae4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018ae8:	f7ef fe12 	bl	8008710 <__aeabi_dcmpgt>
 8018aec:	2800      	cmp	r0, #0
 8018aee:	f47f ae00 	bne.w	80186f2 <__ieee754_pow+0x3da>
 8018af2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8018af6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8018afa:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8018afe:	fa43 fa0a 	asr.w	sl, r3, sl
 8018b02:	44da      	add	sl, fp
 8018b04:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8018b08:	489d      	ldr	r0, [pc, #628]	@ (8018d80 <__ieee754_pow+0xa68>)
 8018b0a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8018b0e:	4108      	asrs	r0, r1
 8018b10:	ea00 030a 	and.w	r3, r0, sl
 8018b14:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8018b18:	f1c1 0114 	rsb	r1, r1, #20
 8018b1c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8018b20:	fa4a fa01 	asr.w	sl, sl, r1
 8018b24:	f1bb 0f00 	cmp.w	fp, #0
 8018b28:	4640      	mov	r0, r8
 8018b2a:	4649      	mov	r1, r9
 8018b2c:	f04f 0200 	mov.w	r2, #0
 8018b30:	bfb8      	it	lt
 8018b32:	f1ca 0a00 	rsblt	sl, sl, #0
 8018b36:	f7ef f9a3 	bl	8007e80 <__aeabi_dsub>
 8018b3a:	4680      	mov	r8, r0
 8018b3c:	4689      	mov	r9, r1
 8018b3e:	4632      	mov	r2, r6
 8018b40:	463b      	mov	r3, r7
 8018b42:	4640      	mov	r0, r8
 8018b44:	4649      	mov	r1, r9
 8018b46:	f7ef f99d 	bl	8007e84 <__adddf3>
 8018b4a:	2400      	movs	r4, #0
 8018b4c:	a37c      	add	r3, pc, #496	@ (adr r3, 8018d40 <__ieee754_pow+0xa28>)
 8018b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b52:	4620      	mov	r0, r4
 8018b54:	460d      	mov	r5, r1
 8018b56:	f7ef fb4b 	bl	80081f0 <__aeabi_dmul>
 8018b5a:	4642      	mov	r2, r8
 8018b5c:	e9cd 0100 	strd	r0, r1, [sp]
 8018b60:	464b      	mov	r3, r9
 8018b62:	4620      	mov	r0, r4
 8018b64:	4629      	mov	r1, r5
 8018b66:	f7ef f98b 	bl	8007e80 <__aeabi_dsub>
 8018b6a:	4602      	mov	r2, r0
 8018b6c:	460b      	mov	r3, r1
 8018b6e:	4630      	mov	r0, r6
 8018b70:	4639      	mov	r1, r7
 8018b72:	f7ef f985 	bl	8007e80 <__aeabi_dsub>
 8018b76:	a374      	add	r3, pc, #464	@ (adr r3, 8018d48 <__ieee754_pow+0xa30>)
 8018b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b7c:	f7ef fb38 	bl	80081f0 <__aeabi_dmul>
 8018b80:	a373      	add	r3, pc, #460	@ (adr r3, 8018d50 <__ieee754_pow+0xa38>)
 8018b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b86:	4680      	mov	r8, r0
 8018b88:	4689      	mov	r9, r1
 8018b8a:	4620      	mov	r0, r4
 8018b8c:	4629      	mov	r1, r5
 8018b8e:	f7ef fb2f 	bl	80081f0 <__aeabi_dmul>
 8018b92:	4602      	mov	r2, r0
 8018b94:	460b      	mov	r3, r1
 8018b96:	4640      	mov	r0, r8
 8018b98:	4649      	mov	r1, r9
 8018b9a:	f7ef f973 	bl	8007e84 <__adddf3>
 8018b9e:	4604      	mov	r4, r0
 8018ba0:	460d      	mov	r5, r1
 8018ba2:	4602      	mov	r2, r0
 8018ba4:	460b      	mov	r3, r1
 8018ba6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018baa:	f7ef f96b 	bl	8007e84 <__adddf3>
 8018bae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018bb2:	4680      	mov	r8, r0
 8018bb4:	4689      	mov	r9, r1
 8018bb6:	f7ef f963 	bl	8007e80 <__aeabi_dsub>
 8018bba:	4602      	mov	r2, r0
 8018bbc:	460b      	mov	r3, r1
 8018bbe:	4620      	mov	r0, r4
 8018bc0:	4629      	mov	r1, r5
 8018bc2:	f7ef f95d 	bl	8007e80 <__aeabi_dsub>
 8018bc6:	4642      	mov	r2, r8
 8018bc8:	4606      	mov	r6, r0
 8018bca:	460f      	mov	r7, r1
 8018bcc:	464b      	mov	r3, r9
 8018bce:	4640      	mov	r0, r8
 8018bd0:	4649      	mov	r1, r9
 8018bd2:	f7ef fb0d 	bl	80081f0 <__aeabi_dmul>
 8018bd6:	a360      	add	r3, pc, #384	@ (adr r3, 8018d58 <__ieee754_pow+0xa40>)
 8018bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bdc:	4604      	mov	r4, r0
 8018bde:	460d      	mov	r5, r1
 8018be0:	f7ef fb06 	bl	80081f0 <__aeabi_dmul>
 8018be4:	a35e      	add	r3, pc, #376	@ (adr r3, 8018d60 <__ieee754_pow+0xa48>)
 8018be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bea:	f7ef f949 	bl	8007e80 <__aeabi_dsub>
 8018bee:	4622      	mov	r2, r4
 8018bf0:	462b      	mov	r3, r5
 8018bf2:	f7ef fafd 	bl	80081f0 <__aeabi_dmul>
 8018bf6:	a35c      	add	r3, pc, #368	@ (adr r3, 8018d68 <__ieee754_pow+0xa50>)
 8018bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bfc:	f7ef f942 	bl	8007e84 <__adddf3>
 8018c00:	4622      	mov	r2, r4
 8018c02:	462b      	mov	r3, r5
 8018c04:	f7ef faf4 	bl	80081f0 <__aeabi_dmul>
 8018c08:	a359      	add	r3, pc, #356	@ (adr r3, 8018d70 <__ieee754_pow+0xa58>)
 8018c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c0e:	f7ef f937 	bl	8007e80 <__aeabi_dsub>
 8018c12:	4622      	mov	r2, r4
 8018c14:	462b      	mov	r3, r5
 8018c16:	f7ef faeb 	bl	80081f0 <__aeabi_dmul>
 8018c1a:	a357      	add	r3, pc, #348	@ (adr r3, 8018d78 <__ieee754_pow+0xa60>)
 8018c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c20:	f7ef f930 	bl	8007e84 <__adddf3>
 8018c24:	4622      	mov	r2, r4
 8018c26:	462b      	mov	r3, r5
 8018c28:	f7ef fae2 	bl	80081f0 <__aeabi_dmul>
 8018c2c:	4602      	mov	r2, r0
 8018c2e:	460b      	mov	r3, r1
 8018c30:	4640      	mov	r0, r8
 8018c32:	4649      	mov	r1, r9
 8018c34:	f7ef f924 	bl	8007e80 <__aeabi_dsub>
 8018c38:	4604      	mov	r4, r0
 8018c3a:	460d      	mov	r5, r1
 8018c3c:	4602      	mov	r2, r0
 8018c3e:	460b      	mov	r3, r1
 8018c40:	4640      	mov	r0, r8
 8018c42:	4649      	mov	r1, r9
 8018c44:	f7ef fad4 	bl	80081f0 <__aeabi_dmul>
 8018c48:	2200      	movs	r2, #0
 8018c4a:	e9cd 0100 	strd	r0, r1, [sp]
 8018c4e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8018c52:	4620      	mov	r0, r4
 8018c54:	4629      	mov	r1, r5
 8018c56:	f7ef f913 	bl	8007e80 <__aeabi_dsub>
 8018c5a:	4602      	mov	r2, r0
 8018c5c:	460b      	mov	r3, r1
 8018c5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018c62:	f7ef fbef 	bl	8008444 <__aeabi_ddiv>
 8018c66:	4632      	mov	r2, r6
 8018c68:	4604      	mov	r4, r0
 8018c6a:	460d      	mov	r5, r1
 8018c6c:	463b      	mov	r3, r7
 8018c6e:	4640      	mov	r0, r8
 8018c70:	4649      	mov	r1, r9
 8018c72:	f7ef fabd 	bl	80081f0 <__aeabi_dmul>
 8018c76:	4632      	mov	r2, r6
 8018c78:	463b      	mov	r3, r7
 8018c7a:	f7ef f903 	bl	8007e84 <__adddf3>
 8018c7e:	4602      	mov	r2, r0
 8018c80:	460b      	mov	r3, r1
 8018c82:	4620      	mov	r0, r4
 8018c84:	4629      	mov	r1, r5
 8018c86:	f7ef f8fb 	bl	8007e80 <__aeabi_dsub>
 8018c8a:	4642      	mov	r2, r8
 8018c8c:	464b      	mov	r3, r9
 8018c8e:	f7ef f8f7 	bl	8007e80 <__aeabi_dsub>
 8018c92:	460b      	mov	r3, r1
 8018c94:	4602      	mov	r2, r0
 8018c96:	493b      	ldr	r1, [pc, #236]	@ (8018d84 <__ieee754_pow+0xa6c>)
 8018c98:	2000      	movs	r0, #0
 8018c9a:	f7ef f8f1 	bl	8007e80 <__aeabi_dsub>
 8018c9e:	ec41 0b10 	vmov	d0, r0, r1
 8018ca2:	ee10 3a90 	vmov	r3, s1
 8018ca6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8018caa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018cae:	da30      	bge.n	8018d12 <__ieee754_pow+0x9fa>
 8018cb0:	4650      	mov	r0, sl
 8018cb2:	f000 f87d 	bl	8018db0 <scalbn>
 8018cb6:	ec51 0b10 	vmov	r0, r1, d0
 8018cba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018cbe:	f7ff bbd2 	b.w	8018466 <__ieee754_pow+0x14e>
 8018cc2:	4c31      	ldr	r4, [pc, #196]	@ (8018d88 <__ieee754_pow+0xa70>)
 8018cc4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018cc8:	42a3      	cmp	r3, r4
 8018cca:	d91a      	bls.n	8018d02 <__ieee754_pow+0x9ea>
 8018ccc:	4b2f      	ldr	r3, [pc, #188]	@ (8018d8c <__ieee754_pow+0xa74>)
 8018cce:	440b      	add	r3, r1
 8018cd0:	4303      	orrs	r3, r0
 8018cd2:	d009      	beq.n	8018ce8 <__ieee754_pow+0x9d0>
 8018cd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018cd8:	2200      	movs	r2, #0
 8018cda:	2300      	movs	r3, #0
 8018cdc:	f7ef fcfa 	bl	80086d4 <__aeabi_dcmplt>
 8018ce0:	3800      	subs	r0, #0
 8018ce2:	bf18      	it	ne
 8018ce4:	2001      	movne	r0, #1
 8018ce6:	e42b      	b.n	8018540 <__ieee754_pow+0x228>
 8018ce8:	4642      	mov	r2, r8
 8018cea:	464b      	mov	r3, r9
 8018cec:	f7ef f8c8 	bl	8007e80 <__aeabi_dsub>
 8018cf0:	4632      	mov	r2, r6
 8018cf2:	463b      	mov	r3, r7
 8018cf4:	f7ef fd02 	bl	80086fc <__aeabi_dcmpge>
 8018cf8:	2800      	cmp	r0, #0
 8018cfa:	d1eb      	bne.n	8018cd4 <__ieee754_pow+0x9bc>
 8018cfc:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8018d9c <__ieee754_pow+0xa84>
 8018d00:	e6f7      	b.n	8018af2 <__ieee754_pow+0x7da>
 8018d02:	469a      	mov	sl, r3
 8018d04:	4b22      	ldr	r3, [pc, #136]	@ (8018d90 <__ieee754_pow+0xa78>)
 8018d06:	459a      	cmp	sl, r3
 8018d08:	f63f aef3 	bhi.w	8018af2 <__ieee754_pow+0x7da>
 8018d0c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8018d10:	e715      	b.n	8018b3e <__ieee754_pow+0x826>
 8018d12:	ec51 0b10 	vmov	r0, r1, d0
 8018d16:	4619      	mov	r1, r3
 8018d18:	e7cf      	b.n	8018cba <__ieee754_pow+0x9a2>
 8018d1a:	491a      	ldr	r1, [pc, #104]	@ (8018d84 <__ieee754_pow+0xa6c>)
 8018d1c:	2000      	movs	r0, #0
 8018d1e:	f7ff bb18 	b.w	8018352 <__ieee754_pow+0x3a>
 8018d22:	2000      	movs	r0, #0
 8018d24:	2100      	movs	r1, #0
 8018d26:	f7ff bb14 	b.w	8018352 <__ieee754_pow+0x3a>
 8018d2a:	4630      	mov	r0, r6
 8018d2c:	4639      	mov	r1, r7
 8018d2e:	f7ff bb10 	b.w	8018352 <__ieee754_pow+0x3a>
 8018d32:	460c      	mov	r4, r1
 8018d34:	f7ff bb5e 	b.w	80183f4 <__ieee754_pow+0xdc>
 8018d38:	2400      	movs	r4, #0
 8018d3a:	f7ff bb49 	b.w	80183d0 <__ieee754_pow+0xb8>
 8018d3e:	bf00      	nop
 8018d40:	00000000 	.word	0x00000000
 8018d44:	3fe62e43 	.word	0x3fe62e43
 8018d48:	fefa39ef 	.word	0xfefa39ef
 8018d4c:	3fe62e42 	.word	0x3fe62e42
 8018d50:	0ca86c39 	.word	0x0ca86c39
 8018d54:	be205c61 	.word	0xbe205c61
 8018d58:	72bea4d0 	.word	0x72bea4d0
 8018d5c:	3e663769 	.word	0x3e663769
 8018d60:	c5d26bf1 	.word	0xc5d26bf1
 8018d64:	3ebbbd41 	.word	0x3ebbbd41
 8018d68:	af25de2c 	.word	0xaf25de2c
 8018d6c:	3f11566a 	.word	0x3f11566a
 8018d70:	16bebd93 	.word	0x16bebd93
 8018d74:	3f66c16c 	.word	0x3f66c16c
 8018d78:	5555553e 	.word	0x5555553e
 8018d7c:	3fc55555 	.word	0x3fc55555
 8018d80:	fff00000 	.word	0xfff00000
 8018d84:	3ff00000 	.word	0x3ff00000
 8018d88:	4090cbff 	.word	0x4090cbff
 8018d8c:	3f6f3400 	.word	0x3f6f3400
 8018d90:	3fe00000 	.word	0x3fe00000
 8018d94:	652b82fe 	.word	0x652b82fe
 8018d98:	3c971547 	.word	0x3c971547
 8018d9c:	4090cc00 	.word	0x4090cc00

08018da0 <fabs>:
 8018da0:	ec51 0b10 	vmov	r0, r1, d0
 8018da4:	4602      	mov	r2, r0
 8018da6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018daa:	ec43 2b10 	vmov	d0, r2, r3
 8018dae:	4770      	bx	lr

08018db0 <scalbn>:
 8018db0:	b570      	push	{r4, r5, r6, lr}
 8018db2:	ec55 4b10 	vmov	r4, r5, d0
 8018db6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8018dba:	4606      	mov	r6, r0
 8018dbc:	462b      	mov	r3, r5
 8018dbe:	b991      	cbnz	r1, 8018de6 <scalbn+0x36>
 8018dc0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8018dc4:	4323      	orrs	r3, r4
 8018dc6:	d03d      	beq.n	8018e44 <scalbn+0x94>
 8018dc8:	4b35      	ldr	r3, [pc, #212]	@ (8018ea0 <scalbn+0xf0>)
 8018dca:	4620      	mov	r0, r4
 8018dcc:	4629      	mov	r1, r5
 8018dce:	2200      	movs	r2, #0
 8018dd0:	f7ef fa0e 	bl	80081f0 <__aeabi_dmul>
 8018dd4:	4b33      	ldr	r3, [pc, #204]	@ (8018ea4 <scalbn+0xf4>)
 8018dd6:	429e      	cmp	r6, r3
 8018dd8:	4604      	mov	r4, r0
 8018dda:	460d      	mov	r5, r1
 8018ddc:	da0f      	bge.n	8018dfe <scalbn+0x4e>
 8018dde:	a328      	add	r3, pc, #160	@ (adr r3, 8018e80 <scalbn+0xd0>)
 8018de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018de4:	e01e      	b.n	8018e24 <scalbn+0x74>
 8018de6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8018dea:	4291      	cmp	r1, r2
 8018dec:	d10b      	bne.n	8018e06 <scalbn+0x56>
 8018dee:	4622      	mov	r2, r4
 8018df0:	4620      	mov	r0, r4
 8018df2:	4629      	mov	r1, r5
 8018df4:	f7ef f846 	bl	8007e84 <__adddf3>
 8018df8:	4604      	mov	r4, r0
 8018dfa:	460d      	mov	r5, r1
 8018dfc:	e022      	b.n	8018e44 <scalbn+0x94>
 8018dfe:	460b      	mov	r3, r1
 8018e00:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8018e04:	3936      	subs	r1, #54	@ 0x36
 8018e06:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8018e0a:	4296      	cmp	r6, r2
 8018e0c:	dd0d      	ble.n	8018e2a <scalbn+0x7a>
 8018e0e:	2d00      	cmp	r5, #0
 8018e10:	a11d      	add	r1, pc, #116	@ (adr r1, 8018e88 <scalbn+0xd8>)
 8018e12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018e16:	da02      	bge.n	8018e1e <scalbn+0x6e>
 8018e18:	a11d      	add	r1, pc, #116	@ (adr r1, 8018e90 <scalbn+0xe0>)
 8018e1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018e1e:	a31a      	add	r3, pc, #104	@ (adr r3, 8018e88 <scalbn+0xd8>)
 8018e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e24:	f7ef f9e4 	bl	80081f0 <__aeabi_dmul>
 8018e28:	e7e6      	b.n	8018df8 <scalbn+0x48>
 8018e2a:	1872      	adds	r2, r6, r1
 8018e2c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8018e30:	428a      	cmp	r2, r1
 8018e32:	dcec      	bgt.n	8018e0e <scalbn+0x5e>
 8018e34:	2a00      	cmp	r2, #0
 8018e36:	dd08      	ble.n	8018e4a <scalbn+0x9a>
 8018e38:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8018e3c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8018e40:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018e44:	ec45 4b10 	vmov	d0, r4, r5
 8018e48:	bd70      	pop	{r4, r5, r6, pc}
 8018e4a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8018e4e:	da08      	bge.n	8018e62 <scalbn+0xb2>
 8018e50:	2d00      	cmp	r5, #0
 8018e52:	a10b      	add	r1, pc, #44	@ (adr r1, 8018e80 <scalbn+0xd0>)
 8018e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018e58:	dac1      	bge.n	8018dde <scalbn+0x2e>
 8018e5a:	a10f      	add	r1, pc, #60	@ (adr r1, 8018e98 <scalbn+0xe8>)
 8018e5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018e60:	e7bd      	b.n	8018dde <scalbn+0x2e>
 8018e62:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8018e66:	3236      	adds	r2, #54	@ 0x36
 8018e68:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8018e6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018e70:	4620      	mov	r0, r4
 8018e72:	4b0d      	ldr	r3, [pc, #52]	@ (8018ea8 <scalbn+0xf8>)
 8018e74:	4629      	mov	r1, r5
 8018e76:	2200      	movs	r2, #0
 8018e78:	e7d4      	b.n	8018e24 <scalbn+0x74>
 8018e7a:	bf00      	nop
 8018e7c:	f3af 8000 	nop.w
 8018e80:	c2f8f359 	.word	0xc2f8f359
 8018e84:	01a56e1f 	.word	0x01a56e1f
 8018e88:	8800759c 	.word	0x8800759c
 8018e8c:	7e37e43c 	.word	0x7e37e43c
 8018e90:	8800759c 	.word	0x8800759c
 8018e94:	fe37e43c 	.word	0xfe37e43c
 8018e98:	c2f8f359 	.word	0xc2f8f359
 8018e9c:	81a56e1f 	.word	0x81a56e1f
 8018ea0:	43500000 	.word	0x43500000
 8018ea4:	ffff3cb0 	.word	0xffff3cb0
 8018ea8:	3c900000 	.word	0x3c900000

08018eac <with_errno>:
 8018eac:	b510      	push	{r4, lr}
 8018eae:	ed2d 8b02 	vpush	{d8}
 8018eb2:	eeb0 8a40 	vmov.f32	s16, s0
 8018eb6:	eef0 8a60 	vmov.f32	s17, s1
 8018eba:	4604      	mov	r4, r0
 8018ebc:	f7fe fb36 	bl	801752c <__errno>
 8018ec0:	eeb0 0a48 	vmov.f32	s0, s16
 8018ec4:	eef0 0a68 	vmov.f32	s1, s17
 8018ec8:	ecbd 8b02 	vpop	{d8}
 8018ecc:	6004      	str	r4, [r0, #0]
 8018ece:	bd10      	pop	{r4, pc}

08018ed0 <xflow>:
 8018ed0:	4603      	mov	r3, r0
 8018ed2:	b507      	push	{r0, r1, r2, lr}
 8018ed4:	ec51 0b10 	vmov	r0, r1, d0
 8018ed8:	b183      	cbz	r3, 8018efc <xflow+0x2c>
 8018eda:	4602      	mov	r2, r0
 8018edc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8018ee0:	e9cd 2300 	strd	r2, r3, [sp]
 8018ee4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018ee8:	f7ef f982 	bl	80081f0 <__aeabi_dmul>
 8018eec:	ec41 0b10 	vmov	d0, r0, r1
 8018ef0:	2022      	movs	r0, #34	@ 0x22
 8018ef2:	b003      	add	sp, #12
 8018ef4:	f85d eb04 	ldr.w	lr, [sp], #4
 8018ef8:	f7ff bfd8 	b.w	8018eac <with_errno>
 8018efc:	4602      	mov	r2, r0
 8018efe:	460b      	mov	r3, r1
 8018f00:	e7ee      	b.n	8018ee0 <xflow+0x10>
 8018f02:	0000      	movs	r0, r0
 8018f04:	0000      	movs	r0, r0
	...

08018f08 <__math_uflow>:
 8018f08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018f10 <__math_uflow+0x8>
 8018f0c:	f7ff bfe0 	b.w	8018ed0 <xflow>
 8018f10:	00000000 	.word	0x00000000
 8018f14:	10000000 	.word	0x10000000

08018f18 <__math_oflow>:
 8018f18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018f20 <__math_oflow+0x8>
 8018f1c:	f7ff bfd8 	b.w	8018ed0 <xflow>
 8018f20:	00000000 	.word	0x00000000
 8018f24:	70000000 	.word	0x70000000

08018f28 <__ieee754_sqrt>:
 8018f28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f2c:	4a68      	ldr	r2, [pc, #416]	@ (80190d0 <__ieee754_sqrt+0x1a8>)
 8018f2e:	ec55 4b10 	vmov	r4, r5, d0
 8018f32:	43aa      	bics	r2, r5
 8018f34:	462b      	mov	r3, r5
 8018f36:	4621      	mov	r1, r4
 8018f38:	d110      	bne.n	8018f5c <__ieee754_sqrt+0x34>
 8018f3a:	4622      	mov	r2, r4
 8018f3c:	4620      	mov	r0, r4
 8018f3e:	4629      	mov	r1, r5
 8018f40:	f7ef f956 	bl	80081f0 <__aeabi_dmul>
 8018f44:	4602      	mov	r2, r0
 8018f46:	460b      	mov	r3, r1
 8018f48:	4620      	mov	r0, r4
 8018f4a:	4629      	mov	r1, r5
 8018f4c:	f7ee ff9a 	bl	8007e84 <__adddf3>
 8018f50:	4604      	mov	r4, r0
 8018f52:	460d      	mov	r5, r1
 8018f54:	ec45 4b10 	vmov	d0, r4, r5
 8018f58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f5c:	2d00      	cmp	r5, #0
 8018f5e:	dc0e      	bgt.n	8018f7e <__ieee754_sqrt+0x56>
 8018f60:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8018f64:	4322      	orrs	r2, r4
 8018f66:	d0f5      	beq.n	8018f54 <__ieee754_sqrt+0x2c>
 8018f68:	b19d      	cbz	r5, 8018f92 <__ieee754_sqrt+0x6a>
 8018f6a:	4622      	mov	r2, r4
 8018f6c:	4620      	mov	r0, r4
 8018f6e:	4629      	mov	r1, r5
 8018f70:	f7ee ff86 	bl	8007e80 <__aeabi_dsub>
 8018f74:	4602      	mov	r2, r0
 8018f76:	460b      	mov	r3, r1
 8018f78:	f7ef fa64 	bl	8008444 <__aeabi_ddiv>
 8018f7c:	e7e8      	b.n	8018f50 <__ieee754_sqrt+0x28>
 8018f7e:	152a      	asrs	r2, r5, #20
 8018f80:	d115      	bne.n	8018fae <__ieee754_sqrt+0x86>
 8018f82:	2000      	movs	r0, #0
 8018f84:	e009      	b.n	8018f9a <__ieee754_sqrt+0x72>
 8018f86:	0acb      	lsrs	r3, r1, #11
 8018f88:	3a15      	subs	r2, #21
 8018f8a:	0549      	lsls	r1, r1, #21
 8018f8c:	2b00      	cmp	r3, #0
 8018f8e:	d0fa      	beq.n	8018f86 <__ieee754_sqrt+0x5e>
 8018f90:	e7f7      	b.n	8018f82 <__ieee754_sqrt+0x5a>
 8018f92:	462a      	mov	r2, r5
 8018f94:	e7fa      	b.n	8018f8c <__ieee754_sqrt+0x64>
 8018f96:	005b      	lsls	r3, r3, #1
 8018f98:	3001      	adds	r0, #1
 8018f9a:	02dc      	lsls	r4, r3, #11
 8018f9c:	d5fb      	bpl.n	8018f96 <__ieee754_sqrt+0x6e>
 8018f9e:	1e44      	subs	r4, r0, #1
 8018fa0:	1b12      	subs	r2, r2, r4
 8018fa2:	f1c0 0420 	rsb	r4, r0, #32
 8018fa6:	fa21 f404 	lsr.w	r4, r1, r4
 8018faa:	4323      	orrs	r3, r4
 8018fac:	4081      	lsls	r1, r0
 8018fae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018fb2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8018fb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8018fba:	07d2      	lsls	r2, r2, #31
 8018fbc:	bf5c      	itt	pl
 8018fbe:	005b      	lslpl	r3, r3, #1
 8018fc0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8018fc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018fc8:	bf58      	it	pl
 8018fca:	0049      	lslpl	r1, r1, #1
 8018fcc:	2600      	movs	r6, #0
 8018fce:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8018fd2:	106d      	asrs	r5, r5, #1
 8018fd4:	0049      	lsls	r1, r1, #1
 8018fd6:	2016      	movs	r0, #22
 8018fd8:	4632      	mov	r2, r6
 8018fda:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8018fde:	1917      	adds	r7, r2, r4
 8018fe0:	429f      	cmp	r7, r3
 8018fe2:	bfde      	ittt	le
 8018fe4:	193a      	addle	r2, r7, r4
 8018fe6:	1bdb      	suble	r3, r3, r7
 8018fe8:	1936      	addle	r6, r6, r4
 8018fea:	0fcf      	lsrs	r7, r1, #31
 8018fec:	3801      	subs	r0, #1
 8018fee:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8018ff2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8018ff6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8018ffa:	d1f0      	bne.n	8018fde <__ieee754_sqrt+0xb6>
 8018ffc:	4604      	mov	r4, r0
 8018ffe:	2720      	movs	r7, #32
 8019000:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8019004:	429a      	cmp	r2, r3
 8019006:	eb00 0e0c 	add.w	lr, r0, ip
 801900a:	db02      	blt.n	8019012 <__ieee754_sqrt+0xea>
 801900c:	d113      	bne.n	8019036 <__ieee754_sqrt+0x10e>
 801900e:	458e      	cmp	lr, r1
 8019010:	d811      	bhi.n	8019036 <__ieee754_sqrt+0x10e>
 8019012:	f1be 0f00 	cmp.w	lr, #0
 8019016:	eb0e 000c 	add.w	r0, lr, ip
 801901a:	da42      	bge.n	80190a2 <__ieee754_sqrt+0x17a>
 801901c:	2800      	cmp	r0, #0
 801901e:	db40      	blt.n	80190a2 <__ieee754_sqrt+0x17a>
 8019020:	f102 0801 	add.w	r8, r2, #1
 8019024:	1a9b      	subs	r3, r3, r2
 8019026:	458e      	cmp	lr, r1
 8019028:	bf88      	it	hi
 801902a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801902e:	eba1 010e 	sub.w	r1, r1, lr
 8019032:	4464      	add	r4, ip
 8019034:	4642      	mov	r2, r8
 8019036:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801903a:	3f01      	subs	r7, #1
 801903c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8019040:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8019044:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8019048:	d1dc      	bne.n	8019004 <__ieee754_sqrt+0xdc>
 801904a:	4319      	orrs	r1, r3
 801904c:	d01b      	beq.n	8019086 <__ieee754_sqrt+0x15e>
 801904e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80190d4 <__ieee754_sqrt+0x1ac>
 8019052:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80190d8 <__ieee754_sqrt+0x1b0>
 8019056:	e9da 0100 	ldrd	r0, r1, [sl]
 801905a:	e9db 2300 	ldrd	r2, r3, [fp]
 801905e:	f7ee ff0f 	bl	8007e80 <__aeabi_dsub>
 8019062:	e9da 8900 	ldrd	r8, r9, [sl]
 8019066:	4602      	mov	r2, r0
 8019068:	460b      	mov	r3, r1
 801906a:	4640      	mov	r0, r8
 801906c:	4649      	mov	r1, r9
 801906e:	f7ef fb3b 	bl	80086e8 <__aeabi_dcmple>
 8019072:	b140      	cbz	r0, 8019086 <__ieee754_sqrt+0x15e>
 8019074:	f1b4 3fff 	cmp.w	r4, #4294967295
 8019078:	e9da 0100 	ldrd	r0, r1, [sl]
 801907c:	e9db 2300 	ldrd	r2, r3, [fp]
 8019080:	d111      	bne.n	80190a6 <__ieee754_sqrt+0x17e>
 8019082:	3601      	adds	r6, #1
 8019084:	463c      	mov	r4, r7
 8019086:	1072      	asrs	r2, r6, #1
 8019088:	0863      	lsrs	r3, r4, #1
 801908a:	07f1      	lsls	r1, r6, #31
 801908c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8019090:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8019094:	bf48      	it	mi
 8019096:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801909a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801909e:	4618      	mov	r0, r3
 80190a0:	e756      	b.n	8018f50 <__ieee754_sqrt+0x28>
 80190a2:	4690      	mov	r8, r2
 80190a4:	e7be      	b.n	8019024 <__ieee754_sqrt+0xfc>
 80190a6:	f7ee feed 	bl	8007e84 <__adddf3>
 80190aa:	e9da 8900 	ldrd	r8, r9, [sl]
 80190ae:	4602      	mov	r2, r0
 80190b0:	460b      	mov	r3, r1
 80190b2:	4640      	mov	r0, r8
 80190b4:	4649      	mov	r1, r9
 80190b6:	f7ef fb0d 	bl	80086d4 <__aeabi_dcmplt>
 80190ba:	b120      	cbz	r0, 80190c6 <__ieee754_sqrt+0x19e>
 80190bc:	1ca0      	adds	r0, r4, #2
 80190be:	bf08      	it	eq
 80190c0:	3601      	addeq	r6, #1
 80190c2:	3402      	adds	r4, #2
 80190c4:	e7df      	b.n	8019086 <__ieee754_sqrt+0x15e>
 80190c6:	1c63      	adds	r3, r4, #1
 80190c8:	f023 0401 	bic.w	r4, r3, #1
 80190cc:	e7db      	b.n	8019086 <__ieee754_sqrt+0x15e>
 80190ce:	bf00      	nop
 80190d0:	7ff00000 	.word	0x7ff00000
 80190d4:	200000f0 	.word	0x200000f0
 80190d8:	200000e8 	.word	0x200000e8

080190dc <_init>:
 80190dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190de:	bf00      	nop
 80190e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80190e2:	bc08      	pop	{r3}
 80190e4:	469e      	mov	lr, r3
 80190e6:	4770      	bx	lr

080190e8 <_fini>:
 80190e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190ea:	bf00      	nop
 80190ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80190ee:	bc08      	pop	{r3}
 80190f0:	469e      	mov	lr, r3
 80190f2:	4770      	bx	lr
