// Seed: 2207285586
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  always @(id_1 or posedge id_3) id_4 <= id_2;
endmodule
