// Seed: 2721014600
module module_0;
  initial
    case (1)
      default: id_1 = id_1;
      id_1: ;
      id_1: id_1 <= id_1;
    endcase
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3
);
  wire id_5, id_6;
  always $display(id_6);
  wire id_7;
  supply1 id_8, id_9;
  assign id_0 = id_2;
  assign id_9 = 1;
  module_0();
  wire id_10, id_11, id_12, id_13, id_14;
  wire id_15, id_16, id_17;
  wire id_18;
endmodule
