TimeQuest Timing Analyzer report for shift_reg
Wed May 07 19:37:57 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Slow Model Minimum Pulse Width: 'SetCLOCK'
 15. Slow Model Minimum Pulse Width: 'SetDATA'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'Clock'
 26. Fast Model Hold: 'Clock'
 27. Fast Model Minimum Pulse Width: 'Clock'
 28. Fast Model Minimum Pulse Width: 'SetCLOCK'
 29. Fast Model Minimum Pulse Width: 'SetDATA'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths
 44. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; shift_reg                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }    ;
; SetCLOCK   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SetCLOCK } ;
; SetDATA    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SetDATA }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 312.3 MHz ; 312.3 MHz       ; Clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -2.202 ; -18.339       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.095 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; Clock    ; -1.777 ; -32.941            ;
; SetCLOCK ; -1.777 ; -1.777             ;
; SetDATA  ; -1.777 ; -1.777             ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.202 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.242      ;
; -2.202 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.242      ;
; -2.202 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.242      ;
; -2.202 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.242      ;
; -2.127 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.167      ;
; -2.127 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.167      ;
; -2.127 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.167      ;
; -2.127 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.167      ;
; -1.825 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.865      ;
; -1.825 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.865      ;
; -1.825 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.865      ;
; -1.825 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.865      ;
; -1.713 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.753      ;
; -1.713 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.753      ;
; -1.713 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.753      ;
; -1.713 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.753      ;
; -1.125 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.165      ;
; -1.124 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.164      ;
; -1.047 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.087      ;
; -1.010 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.662      ;
; -0.935 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.587      ;
; -0.793 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.833      ;
; -0.778 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.818      ;
; -0.709 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.361      ;
; -0.706 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.358      ;
; -0.706 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.358      ;
; -0.704 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.356      ;
; -0.704 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.356      ;
; -0.634 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.286      ;
; -0.633 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.285      ;
; -0.631 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.283      ;
; -0.631 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.283      ;
; -0.629 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.281      ;
; -0.629 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.281      ;
; -0.537 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.189      ;
; -0.521 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.173      ;
; -0.492 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.532      ;
; -0.485 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.525      ;
; -0.482 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.522      ;
; -0.462 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.114      ;
; -0.455 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.107      ;
; -0.452 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.104      ;
; -0.450 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.102      ;
; -0.447 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.099      ;
; -0.445 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.097      ;
; -0.443 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.483      ;
; -0.441 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.481      ;
; -0.435 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.475      ;
; -0.429 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.469      ;
; -0.380 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.032      ;
; -0.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.029      ;
; -0.375 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.027      ;
; -0.372 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.024      ;
; -0.370 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 3.022      ;
; -0.332 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.984      ;
; -0.329 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.981      ;
; -0.329 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.981      ;
; -0.327 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.979      ;
; -0.327 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.979      ;
; -0.308 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.348      ;
; -0.244 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.896      ;
; -0.244 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.896      ;
; -0.220 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.872      ;
; -0.217 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.869      ;
; -0.217 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.869      ;
; -0.215 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.867      ;
; -0.215 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.867      ;
; -0.169 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.821      ;
; -0.169 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.821      ;
; -0.160 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.812      ;
; -0.078 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.730      ;
; -0.075 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.727      ;
; -0.073 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.725      ;
; -0.070 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.722      ;
; -0.068 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.720      ;
; -0.048 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.700      ;
; -0.035 ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.075      ;
; -0.007 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.047      ;
; 0.034  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.618      ;
; 0.037  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.615      ;
; 0.039  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.613      ;
; 0.042  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.610      ;
; 0.044  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.608      ;
; 0.133  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.519      ;
; 0.133  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.519      ;
; 0.235  ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst3                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; speed_loader:inst1|inst5                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.805      ;
; 0.245  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.407      ;
; 0.245  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 1.612      ; 2.407      ;
; 0.411  ; data_loader:inst|inst36                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; SetDATA      ; Clock       ; 0.500        ; 0.775      ; 0.904      ;
; 0.453  ; data_loader:inst|inst34                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; SetDATA      ; Clock       ; 0.500        ; 0.773      ; 0.860      ;
; 0.465  ; data_loader:inst|inst39                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; SetDATA      ; Clock       ; 0.500        ; 0.784      ; 0.859      ;
; 0.470  ; data_loader:inst|inst41                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; SetDATA      ; Clock       ; 0.500        ; 0.781      ; 0.851      ;
; 0.474  ; data_loader:inst|inst38                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; SetDATA      ; Clock       ; 0.500        ; 0.619      ; 0.685      ;
; 0.622  ; data_loader:inst|inst33                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; SetDATA      ; Clock       ; 0.500        ; 0.772      ; 0.690      ;
; 0.623  ; data_loader:inst|inst35                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; SetDATA      ; Clock       ; 0.500        ; 0.772      ; 0.689      ;
; 0.629  ; data_loader:inst|inst32                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; SetDATA      ; Clock       ; 0.500        ; 0.775      ; 0.686      ;
; 0.632  ; data_loader:inst|inst42                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; SetDATA      ; Clock       ; 0.500        ; 0.781      ; 0.689      ;
; 0.637  ; data_loader:inst|inst37                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; SetDATA      ; Clock       ; 0.500        ; 0.785      ; 0.688      ;
; 0.638  ; data_loader:inst|inst                                                                  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; SetDATA      ; Clock       ; 0.500        ; 0.776      ; 0.678      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.095 ; data_loader:inst|inst40                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; SetDATA      ; Clock       ; -0.500       ; 0.782      ; 0.683      ;
; 0.096 ; data_loader:inst|inst                                                                  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; SetDATA      ; Clock       ; -0.500       ; 0.776      ; 0.678      ;
; 0.097 ; data_loader:inst|inst37                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; SetDATA      ; Clock       ; -0.500       ; 0.785      ; 0.688      ;
; 0.102 ; data_loader:inst|inst42                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; SetDATA      ; Clock       ; -0.500       ; 0.781      ; 0.689      ;
; 0.105 ; data_loader:inst|inst32                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; SetDATA      ; Clock       ; -0.500       ; 0.775      ; 0.686      ;
; 0.111 ; data_loader:inst|inst35                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; SetDATA      ; Clock       ; -0.500       ; 0.772      ; 0.689      ;
; 0.112 ; data_loader:inst|inst33                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; SetDATA      ; Clock       ; -0.500       ; 0.772      ; 0.690      ;
; 0.260 ; data_loader:inst|inst38                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; SetDATA      ; Clock       ; -0.500       ; 0.619      ; 0.685      ;
; 0.264 ; data_loader:inst|inst41                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; SetDATA      ; Clock       ; -0.500       ; 0.781      ; 0.851      ;
; 0.269 ; data_loader:inst|inst39                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; SetDATA      ; Clock       ; -0.500       ; 0.784      ; 0.859      ;
; 0.281 ; data_loader:inst|inst34                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; SetDATA      ; Clock       ; -0.500       ; 0.773      ; 0.860      ;
; 0.323 ; data_loader:inst|inst36                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; SetDATA      ; Clock       ; -0.500       ; 0.775      ; 0.904      ;
; 0.489 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.407      ;
; 0.489 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.407      ;
; 0.499 ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst3                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; speed_loader:inst1|inst5                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.601 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.519      ;
; 0.601 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.519      ;
; 0.690 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.608      ;
; 0.692 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.610      ;
; 0.695 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.613      ;
; 0.697 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.615      ;
; 0.700 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.618      ;
; 0.741 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.769 ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.075      ;
; 0.782 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.700      ;
; 0.802 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.720      ;
; 0.804 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.722      ;
; 0.807 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.725      ;
; 0.809 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.727      ;
; 0.812 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.730      ;
; 0.894 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.812      ;
; 0.903 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.821      ;
; 0.903 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.821      ;
; 0.949 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.867      ;
; 0.949 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.867      ;
; 0.951 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.869      ;
; 0.951 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.869      ;
; 0.954 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.872      ;
; 0.978 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.896      ;
; 0.978 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.896      ;
; 1.042 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.348      ;
; 1.061 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.979      ;
; 1.061 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.979      ;
; 1.063 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.981      ;
; 1.063 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.981      ;
; 1.066 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 2.984      ;
; 1.104 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.022      ;
; 1.106 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.024      ;
; 1.109 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.027      ;
; 1.111 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.029      ;
; 1.114 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.032      ;
; 1.163 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.469      ;
; 1.167 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.169 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.475      ;
; 1.175 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.481      ;
; 1.177 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.483      ;
; 1.179 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.097      ;
; 1.181 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.099      ;
; 1.184 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.102      ;
; 1.186 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.104      ;
; 1.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.107      ;
; 1.196 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.114      ;
; 1.216 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.522      ;
; 1.219 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.525      ;
; 1.226 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.532      ;
; 1.255 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.173      ;
; 1.271 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.189      ;
; 1.363 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.281      ;
; 1.363 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.281      ;
; 1.365 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.283      ;
; 1.365 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.283      ;
; 1.367 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.285      ;
; 1.368 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.286      ;
; 1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.356      ;
; 1.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.356      ;
; 1.440 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.358      ;
; 1.440 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.358      ;
; 1.443 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.361      ;
; 1.465 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.771      ;
; 1.512 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.818      ;
; 1.527 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.833      ;
; 1.645 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.951      ;
; 1.646 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.952      ;
; 1.656 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.962      ;
; 1.669 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.587      ;
; 1.731 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.037      ;
; 1.742 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.048      ;
; 1.744 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 1.612      ; 3.662      ;
; 1.781 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.087      ;
; 1.817 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.123      ;
; 1.858 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.164      ;
; 1.859 ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.165      ;
; 2.447 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.753      ;
; 2.559 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.865      ;
; 2.559 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.865      ;
; 2.936 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.242      ;
; 2.936 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.242      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Fall       ; speed_loader:inst1|inst3                                                               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Fall       ; speed_loader:inst1|inst3                                                               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Fall       ; speed_loader:inst1|inst5                                                               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Fall       ; speed_loader:inst1|inst5                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst3|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst3|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst5|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst5|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|combout                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|combout                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|datab                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|datab                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[10]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[10]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[11]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[11]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[12]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[12]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[13]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[13]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[14]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[14]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SetCLOCK'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; SetCLOCK ; Rise       ; SetCLOCK                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; SetCLOCK|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; SetCLOCK|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst11|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst11|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst11|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst11|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst1|inst4|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst1|inst4|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst1|inst7|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst1|inst7|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Fall       ; speed_loader:inst1|inst4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Fall       ; speed_loader:inst1|inst4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Fall       ; speed_loader:inst1|inst7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Fall       ; speed_loader:inst1|inst7 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SetDATA'                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; SetDATA ; Rise       ; SetDATA                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; SetDATA|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; SetDATA|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst32 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst32 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst34 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst34 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst35 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst35 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst36 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst36 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst37 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst37 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst38 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst38 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst39 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst39 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst40 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst40 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst41 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst41 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst42 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst42 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst32|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst32|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst33|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst33|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst34|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst34|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst35|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst35|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst36|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst36|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst37|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst37|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst38|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst38|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst39|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst39|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst40|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst40|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst41|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst41|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst42|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst42|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst|datad         ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; In[*]     ; Clock      ; 4.789  ; 4.789  ; Rise       ; Clock           ;
;  In[0]    ; Clock      ; 4.246  ; 4.246  ; Rise       ; Clock           ;
;  In[1]    ; Clock      ; 4.789  ; 4.789  ; Rise       ; Clock           ;
;  In[2]    ; Clock      ; 0.514  ; 0.514  ; Rise       ; Clock           ;
;  In[3]    ; Clock      ; 0.058  ; 0.058  ; Rise       ; Clock           ;
;  In[4]    ; Clock      ; 0.121  ; 0.121  ; Rise       ; Clock           ;
;  In[5]    ; Clock      ; 4.185  ; 4.185  ; Rise       ; Clock           ;
;  In[6]    ; Clock      ; 4.456  ; 4.456  ; Rise       ; Clock           ;
;  In[7]    ; Clock      ; 4.191  ; 4.191  ; Rise       ; Clock           ;
;  In[8]    ; Clock      ; 3.786  ; 3.786  ; Rise       ; Clock           ;
;  In[9]    ; Clock      ; 3.998  ; 3.998  ; Rise       ; Clock           ;
;  In[10]   ; Clock      ; 4.032  ; 4.032  ; Rise       ; Clock           ;
;  In[11]   ; Clock      ; 3.956  ; 3.956  ; Rise       ; Clock           ;
; Start     ; Clock      ; 4.226  ; 4.226  ; Rise       ; Clock           ;
; Addr[*]   ; SetCLOCK   ; 5.647  ; 5.647  ; Fall       ; SetCLOCK        ;
;  Addr[0]  ; SetCLOCK   ; 5.338  ; 5.338  ; Fall       ; SetCLOCK        ;
;  Addr[1]  ; SetCLOCK   ; 5.647  ; 5.647  ; Fall       ; SetCLOCK        ;
; In[*]     ; SetDATA    ; 3.997  ; 3.997  ; Fall       ; SetDATA         ;
;  In[0]    ; SetDATA    ; 3.626  ; 3.626  ; Fall       ; SetDATA         ;
;  In[1]    ; SetDATA    ; 3.935  ; 3.935  ; Fall       ; SetDATA         ;
;  In[2]    ; SetDATA    ; -0.345 ; -0.345 ; Fall       ; SetDATA         ;
;  In[3]    ; SetDATA    ; -0.379 ; -0.379 ; Fall       ; SetDATA         ;
;  In[4]    ; SetDATA    ; -0.687 ; -0.687 ; Fall       ; SetDATA         ;
;  In[5]    ; SetDATA    ; 3.216  ; 3.216  ; Fall       ; SetDATA         ;
;  In[6]    ; SetDATA    ; 3.205  ; 3.205  ; Fall       ; SetDATA         ;
;  In[7]    ; SetDATA    ; 3.038  ; 3.038  ; Fall       ; SetDATA         ;
;  In[8]    ; SetDATA    ; 3.301  ; 3.301  ; Fall       ; SetDATA         ;
;  In[9]    ; SetDATA    ; 3.568  ; 3.568  ; Fall       ; SetDATA         ;
;  In[10]   ; SetDATA    ; 3.300  ; 3.300  ; Fall       ; SetDATA         ;
;  In[11]   ; SetDATA    ; 3.997  ; 3.997  ; Fall       ; SetDATA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; In[*]     ; Clock      ; 0.208  ; 0.208  ; Rise       ; Clock           ;
;  In[0]    ; Clock      ; -3.980 ; -3.980 ; Rise       ; Clock           ;
;  In[1]    ; Clock      ; -4.523 ; -4.523 ; Rise       ; Clock           ;
;  In[2]    ; Clock      ; -0.248 ; -0.248 ; Rise       ; Clock           ;
;  In[3]    ; Clock      ; 0.208  ; 0.208  ; Rise       ; Clock           ;
;  In[4]    ; Clock      ; 0.145  ; 0.145  ; Rise       ; Clock           ;
;  In[5]    ; Clock      ; -3.919 ; -3.919 ; Rise       ; Clock           ;
;  In[6]    ; Clock      ; -4.190 ; -4.190 ; Rise       ; Clock           ;
;  In[7]    ; Clock      ; -3.925 ; -3.925 ; Rise       ; Clock           ;
;  In[8]    ; Clock      ; -3.520 ; -3.520 ; Rise       ; Clock           ;
;  In[9]    ; Clock      ; -3.732 ; -3.732 ; Rise       ; Clock           ;
;  In[10]   ; Clock      ; -3.766 ; -3.766 ; Rise       ; Clock           ;
;  In[11]   ; Clock      ; -3.690 ; -3.690 ; Rise       ; Clock           ;
; Start     ; Clock      ; -1.494 ; -1.494 ; Rise       ; Clock           ;
; Addr[*]   ; SetCLOCK   ; -4.380 ; -4.380 ; Fall       ; SetCLOCK        ;
;  Addr[0]  ; SetCLOCK   ; -4.380 ; -4.380 ; Fall       ; SetCLOCK        ;
;  Addr[1]  ; SetCLOCK   ; -4.392 ; -4.392 ; Fall       ; SetCLOCK        ;
; In[*]     ; SetDATA    ; 1.886  ; 1.886  ; Fall       ; SetDATA         ;
;  In[0]    ; SetDATA    ; -2.435 ; -2.435 ; Fall       ; SetDATA         ;
;  In[1]    ; SetDATA    ; -2.735 ; -2.735 ; Fall       ; SetDATA         ;
;  In[2]    ; SetDATA    ; 1.298  ; 1.298  ; Fall       ; SetDATA         ;
;  In[3]    ; SetDATA    ; 1.337  ; 1.337  ; Fall       ; SetDATA         ;
;  In[4]    ; SetDATA    ; 1.886  ; 1.886  ; Fall       ; SetDATA         ;
;  In[5]    ; SetDATA    ; -2.017 ; -2.017 ; Fall       ; SetDATA         ;
;  In[6]    ; SetDATA    ; -2.005 ; -2.005 ; Fall       ; SetDATA         ;
;  In[7]    ; SetDATA    ; -2.095 ; -2.095 ; Fall       ; SetDATA         ;
;  In[8]    ; SetDATA    ; -2.348 ; -2.348 ; Fall       ; SetDATA         ;
;  In[9]    ; SetDATA    ; -2.316 ; -2.316 ; Fall       ; SetDATA         ;
;  In[10]   ; SetDATA    ; -2.351 ; -2.351 ; Fall       ; SetDATA         ;
;  In[11]   ; SetDATA    ; -2.742 ; -2.742 ; Fall       ; SetDATA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Result    ; Clock      ; 10.137 ; 10.137 ; Rise       ; Clock           ;
; process   ; Clock      ; 9.783  ; 9.783  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Result    ; Clock      ; 10.137 ; 10.137 ; Rise       ; Clock           ;
; process   ; Clock      ; 9.294  ; 9.294  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -0.120 ; -0.480        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -0.115 ; -0.465        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; Clock    ; -1.222 ; -22.222            ;
; SetCLOCK ; -1.222 ; -1.222             ;
; SetDATA  ; -1.222 ; -1.222             ;
+----------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.120 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.152      ;
; -0.120 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.152      ;
; -0.120 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.152      ;
; -0.120 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.152      ;
; -0.101 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.133      ;
; -0.101 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.133      ;
; -0.101 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.133      ;
; -0.101 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.133      ;
; -0.032 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.064      ;
; 0.011  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.021      ;
; 0.011  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.021      ;
; 0.011  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.021      ;
; 0.011  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.021      ;
; 0.332  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.700      ;
; 0.334  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.698      ;
; 0.355  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.677      ;
; 0.414  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.618      ;
; 0.425  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.607      ;
; 0.501  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.531      ;
; 0.511  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.521      ;
; 0.512  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.520      ;
; 0.513  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.519      ;
; 0.516  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.516      ;
; 0.516  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.516      ;
; 0.517  ; data_loader:inst|inst36                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; SetDATA      ; Clock       ; 0.500        ; 0.267      ; 0.282      ;
; 0.521  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.511      ;
; 0.534  ; data_loader:inst|inst34                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; SetDATA      ; Clock       ; 0.500        ; 0.265      ; 0.263      ;
; 0.544  ; data_loader:inst|inst39                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; SetDATA      ; Clock       ; 0.500        ; 0.274      ; 0.262      ;
; 0.544  ; data_loader:inst|inst38                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; SetDATA      ; Clock       ; 0.500        ; 0.223      ; 0.211      ;
; 0.546  ; data_loader:inst|inst41                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; SetDATA      ; Clock       ; 0.500        ; 0.271      ; 0.257      ;
; 0.559  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.473      ;
; 0.581  ; data_loader:inst|inst33                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; SetDATA      ; Clock       ; 0.500        ; 0.264      ; 0.215      ;
; 0.582  ; data_loader:inst|inst35                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; SetDATA      ; Clock       ; 0.500        ; 0.264      ; 0.214      ;
; 0.588  ; data_loader:inst|inst32                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; SetDATA      ; Clock       ; 0.500        ; 0.267      ; 0.211      ;
; 0.591  ; data_loader:inst|inst42                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; SetDATA      ; Clock       ; 0.500        ; 0.271      ; 0.212      ;
; 0.591  ; data_loader:inst|inst                                                                  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; SetDATA      ; Clock       ; 0.500        ; 0.267      ; 0.208      ;
; 0.593  ; data_loader:inst|inst40                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; SetDATA      ; Clock       ; 0.500        ; 0.272      ; 0.211      ;
; 0.594  ; data_loader:inst|inst37                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; SetDATA      ; Clock       ; 0.500        ; 0.275      ; 0.213      ;
; 0.626  ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.406      ;
; 0.641  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.391      ;
; 0.662  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.147      ;
; 0.665  ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst3                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; speed_loader:inst1|inst5                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.681  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.128      ;
; 0.721  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.088      ;
; 0.721  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.088      ;
; 0.721  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.088      ;
; 0.724  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.085      ;
; 0.725  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.084      ;
; 0.740  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.069      ;
; 0.740  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.069      ;
; 0.740  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.069      ;
; 0.743  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.066      ;
; 0.744  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.065      ;
; 0.750  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.059      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.023      ;
; 0.786  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.023      ;
; 0.788  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.021      ;
; 0.788  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.021      ;
; 0.788  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.021      ;
; 0.793  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.016      ;
; 0.794  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.015      ;
; 0.805  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.004      ;
; 0.805  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.004      ;
; 0.807  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.002      ;
; 0.807  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.002      ;
; 0.807  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.002      ;
; 0.809  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.000      ;
; 0.809  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.000      ;
; 0.809  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 1.000      ;
; 0.812  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.997      ;
; 0.813  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.996      ;
; 0.813  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.996      ;
; 0.852  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.957      ;
; 0.852  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.957      ;
; 0.852  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.957      ;
; 0.855  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.954      ;
; 0.856  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.953      ;
; 0.863  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.946      ;
; 0.864  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.945      ;
; 0.874  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.935      ;
; 0.874  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.935      ;
; 0.876  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.933      ;
; 0.876  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.933      ;
; 0.876  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.933      ;
; 0.882  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.927      ;
; 0.882  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.927      ;
; 0.883  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.926      ;
; 0.917  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.892      ;
; 0.917  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.892      ;
; 0.919  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.890      ;
; 0.919  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.890      ;
; 0.919  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.890      ;
; 0.925  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.884      ;
; 0.951  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.858      ;
; 0.952  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.857      ;
; 0.994  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 1.000        ; 0.777      ; 0.815      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.115 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.814      ;
; -0.114 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.815      ;
; -0.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.857      ;
; -0.071 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.858      ;
; -0.045 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.884      ;
; -0.039 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.890      ;
; -0.039 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.890      ;
; -0.039 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.890      ;
; -0.037 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.892      ;
; -0.037 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.892      ;
; -0.003 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.926      ;
; -0.002 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.927      ;
; -0.002 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.927      ;
; 0.004  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.933      ;
; 0.004  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.933      ;
; 0.004  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.933      ;
; 0.006  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.935      ;
; 0.006  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.935      ;
; 0.016  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.945      ;
; 0.017  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.946      ;
; 0.024  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.953      ;
; 0.025  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.954      ;
; 0.028  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.957      ;
; 0.028  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.957      ;
; 0.028  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.957      ;
; 0.067  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.996      ;
; 0.067  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.996      ;
; 0.068  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 0.997      ;
; 0.071  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.000      ;
; 0.071  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.000      ;
; 0.071  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.000      ;
; 0.073  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.002      ;
; 0.073  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.002      ;
; 0.073  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.002      ;
; 0.075  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.004      ;
; 0.075  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.004      ;
; 0.086  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.015      ;
; 0.087  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.016      ;
; 0.092  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.021      ;
; 0.092  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.021      ;
; 0.092  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.021      ;
; 0.094  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.023      ;
; 0.094  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.023      ;
; 0.130  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.059      ;
; 0.136  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.065      ;
; 0.137  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.066      ;
; 0.140  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.069      ;
; 0.140  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.069      ;
; 0.140  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.069      ;
; 0.155  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.084      ;
; 0.156  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.085      ;
; 0.159  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.088      ;
; 0.159  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.088      ;
; 0.159  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.088      ;
; 0.199  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.128      ;
; 0.215  ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst3                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; speed_loader:inst1|inst5                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.218  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 0.777      ; 1.147      ;
; 0.239  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.254  ; speed_loader:inst1|inst3                                                               ; speed_loader:inst1|inst5                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.286  ; data_loader:inst|inst37                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; SetDATA      ; Clock       ; -0.500       ; 0.275      ; 0.213      ;
; 0.287  ; data_loader:inst|inst40                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; SetDATA      ; Clock       ; -0.500       ; 0.272      ; 0.211      ;
; 0.289  ; data_loader:inst|inst42                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; SetDATA      ; Clock       ; -0.500       ; 0.271      ; 0.212      ;
; 0.289  ; data_loader:inst|inst                                                                  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; SetDATA      ; Clock       ; -0.500       ; 0.267      ; 0.208      ;
; 0.292  ; data_loader:inst|inst32                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; SetDATA      ; Clock       ; -0.500       ; 0.267      ; 0.211      ;
; 0.298  ; data_loader:inst|inst35                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; SetDATA      ; Clock       ; -0.500       ; 0.264      ; 0.214      ;
; 0.299  ; data_loader:inst|inst33                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; SetDATA      ; Clock       ; -0.500       ; 0.264      ; 0.215      ;
; 0.321  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.473      ;
; 0.334  ; data_loader:inst|inst41                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; SetDATA      ; Clock       ; -0.500       ; 0.271      ; 0.257      ;
; 0.336  ; data_loader:inst|inst39                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; SetDATA      ; Clock       ; -0.500       ; 0.274      ; 0.262      ;
; 0.336  ; data_loader:inst|inst38                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; SetDATA      ; Clock       ; -0.500       ; 0.223      ; 0.211      ;
; 0.346  ; data_loader:inst|inst34                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; SetDATA      ; Clock       ; -0.500       ; 0.265      ; 0.263      ;
; 0.357  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; data_loader:inst|inst36                                                                ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; SetDATA      ; Clock       ; -0.500       ; 0.267      ; 0.282      ;
; 0.364  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.367  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.379  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.531      ;
; 0.437  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.589      ;
; 0.455  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.607      ;
; 0.466  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.618      ;
; 0.495  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.499  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.525  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.677      ;
; 0.530  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.682      ;
; 0.534  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.546  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.548  ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.700      ;
; 0.565  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.717      ;
; 0.869  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.021      ;
; 0.912  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.064      ;
; 0.912  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.064      ;
; 1.000  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.152      ;
; 1.000  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.152      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_6ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_shiftreg0:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; speed_loader:inst1|inst3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; speed_loader:inst1|inst3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Fall       ; speed_loader:inst1|inst5                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Fall       ; speed_loader:inst1|inst5                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst3|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst3|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst5|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst5|clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|combout                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|combout                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|datab                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|_~0|datab                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Fall       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[10]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[10]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[11]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[11]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[12]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[12]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[13]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[13]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[14]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[14]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SetCLOCK'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SetCLOCK ; Rise       ; SetCLOCK                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; SetCLOCK|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; SetCLOCK|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst11|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst11|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst11|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst11|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst1|inst4|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst1|inst4|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Rise       ; inst1|inst7|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Rise       ; inst1|inst7|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Fall       ; speed_loader:inst1|inst4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Fall       ; speed_loader:inst1|inst4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetCLOCK ; Fall       ; speed_loader:inst1|inst7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetCLOCK ; Fall       ; speed_loader:inst1|inst7 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SetDATA'                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SetDATA ; Rise       ; SetDATA                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; SetDATA|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; SetDATA|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst32 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst32 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst34 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst34 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst35 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst35 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst36 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst36 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst37 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst37 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst38 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst38 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst39 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst39 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst40 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst40 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst41 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst41 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Fall       ; data_loader:inst|inst42 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Fall       ; data_loader:inst|inst42 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst32|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst32|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst33|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst33|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst34|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst34|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst35|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst35|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst36|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst36|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst37|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst37|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst38|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst38|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst39|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst39|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst40|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst40|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst41|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst41|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst42|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst42|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SetDATA ; Rise       ; inst|inst|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SetDATA ; Rise       ; inst|inst|datad         ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; In[*]     ; Clock      ; 2.042  ; 2.042  ; Rise       ; Clock           ;
;  In[0]    ; Clock      ; 1.905  ; 1.905  ; Rise       ; Clock           ;
;  In[1]    ; Clock      ; 2.042  ; 2.042  ; Rise       ; Clock           ;
;  In[2]    ; Clock      ; -0.307 ; -0.307 ; Rise       ; Clock           ;
;  In[3]    ; Clock      ; -0.416 ; -0.416 ; Rise       ; Clock           ;
;  In[4]    ; Clock      ; -0.383 ; -0.383 ; Rise       ; Clock           ;
;  In[5]    ; Clock      ; 1.854  ; 1.854  ; Rise       ; Clock           ;
;  In[6]    ; Clock      ; 1.969  ; 1.969  ; Rise       ; Clock           ;
;  In[7]    ; Clock      ; 1.865  ; 1.865  ; Rise       ; Clock           ;
;  In[8]    ; Clock      ; 1.780  ; 1.780  ; Rise       ; Clock           ;
;  In[9]    ; Clock      ; 1.821  ; 1.821  ; Rise       ; Clock           ;
;  In[10]   ; Clock      ; 1.820  ; 1.820  ; Rise       ; Clock           ;
;  In[11]   ; Clock      ; 1.819  ; 1.819  ; Rise       ; Clock           ;
; Start     ; Clock      ; 2.350  ; 2.350  ; Rise       ; Clock           ;
; Addr[*]   ; SetCLOCK   ; 2.738  ; 2.738  ; Fall       ; SetCLOCK        ;
;  Addr[0]  ; SetCLOCK   ; 2.642  ; 2.642  ; Fall       ; SetCLOCK        ;
;  Addr[1]  ; SetCLOCK   ; 2.738  ; 2.738  ; Fall       ; SetCLOCK        ;
; In[*]     ; SetDATA    ; 1.881  ; 1.881  ; Fall       ; SetDATA         ;
;  In[0]    ; SetDATA    ; 1.793  ; 1.793  ; Fall       ; SetDATA         ;
;  In[1]    ; SetDATA    ; 1.868  ; 1.868  ; Fall       ; SetDATA         ;
;  In[2]    ; SetDATA    ; -0.481 ; -0.481 ; Fall       ; SetDATA         ;
;  In[3]    ; SetDATA    ; -0.473 ; -0.473 ; Fall       ; SetDATA         ;
;  In[4]    ; SetDATA    ; -0.551 ; -0.551 ; Fall       ; SetDATA         ;
;  In[5]    ; SetDATA    ; 1.640  ; 1.640  ; Fall       ; SetDATA         ;
;  In[6]    ; SetDATA    ; 1.678  ; 1.678  ; Fall       ; SetDATA         ;
;  In[7]    ; SetDATA    ; 1.592  ; 1.592  ; Fall       ; SetDATA         ;
;  In[8]    ; SetDATA    ; 1.709  ; 1.709  ; Fall       ; SetDATA         ;
;  In[9]    ; SetDATA    ; 1.759  ; 1.759  ; Fall       ; SetDATA         ;
;  In[10]   ; SetDATA    ; 1.680  ; 1.680  ; Fall       ; SetDATA         ;
;  In[11]   ; SetDATA    ; 1.881  ; 1.881  ; Fall       ; SetDATA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; In[*]     ; Clock      ; 0.536  ; 0.536  ; Rise       ; Clock           ;
;  In[0]    ; Clock      ; -1.785 ; -1.785 ; Rise       ; Clock           ;
;  In[1]    ; Clock      ; -1.922 ; -1.922 ; Rise       ; Clock           ;
;  In[2]    ; Clock      ; 0.427  ; 0.427  ; Rise       ; Clock           ;
;  In[3]    ; Clock      ; 0.536  ; 0.536  ; Rise       ; Clock           ;
;  In[4]    ; Clock      ; 0.503  ; 0.503  ; Rise       ; Clock           ;
;  In[5]    ; Clock      ; -1.734 ; -1.734 ; Rise       ; Clock           ;
;  In[6]    ; Clock      ; -1.849 ; -1.849 ; Rise       ; Clock           ;
;  In[7]    ; Clock      ; -1.745 ; -1.745 ; Rise       ; Clock           ;
;  In[8]    ; Clock      ; -1.660 ; -1.660 ; Rise       ; Clock           ;
;  In[9]    ; Clock      ; -1.701 ; -1.701 ; Rise       ; Clock           ;
;  In[10]   ; Clock      ; -1.700 ; -1.700 ; Rise       ; Clock           ;
;  In[11]   ; Clock      ; -1.699 ; -1.699 ; Rise       ; Clock           ;
; Start     ; Clock      ; -1.084 ; -1.084 ; Rise       ; Clock           ;
; Addr[*]   ; SetCLOCK   ; -2.364 ; -2.364 ; Fall       ; SetCLOCK        ;
;  Addr[0]  ; SetCLOCK   ; -2.364 ; -2.364 ; Fall       ; SetCLOCK        ;
;  Addr[1]  ; SetCLOCK   ; -2.381 ; -2.381 ; Fall       ; SetCLOCK        ;
; In[*]     ; SetDATA    ; 0.895  ; 0.895  ; Fall       ; SetDATA         ;
;  In[0]    ; SetDATA    ; -1.452 ; -1.452 ; Fall       ; SetDATA         ;
;  In[1]    ; SetDATA    ; -1.523 ; -1.523 ; Fall       ; SetDATA         ;
;  In[2]    ; SetDATA    ; 0.756  ; 0.756  ; Fall       ; SetDATA         ;
;  In[3]    ; SetDATA    ; 0.749  ; 0.749  ; Fall       ; SetDATA         ;
;  In[4]    ; SetDATA    ; 0.895  ; 0.895  ; Fall       ; SetDATA         ;
;  In[5]    ; SetDATA    ; -1.296 ; -1.296 ; Fall       ; SetDATA         ;
;  In[6]    ; SetDATA    ; -1.332 ; -1.332 ; Fall       ; SetDATA         ;
;  In[7]    ; SetDATA    ; -1.319 ; -1.319 ; Fall       ; SetDATA         ;
;  In[8]    ; SetDATA    ; -1.433 ; -1.433 ; Fall       ; SetDATA         ;
;  In[9]    ; SetDATA    ; -1.405 ; -1.405 ; Fall       ; SetDATA         ;
;  In[10]   ; SetDATA    ; -1.406 ; -1.406 ; Fall       ; SetDATA         ;
;  In[11]   ; SetDATA    ; -1.525 ; -1.525 ; Fall       ; SetDATA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Result    ; Clock      ; 4.339 ; 4.339 ; Rise       ; Clock           ;
; process   ; Clock      ; 3.951 ; 3.951 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Result    ; Clock      ; 4.339 ; 4.339 ; Rise       ; Clock           ;
; process   ; Clock      ; 3.820 ; 3.820 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -2.202  ; -0.115 ; N/A      ; N/A     ; -1.777              ;
;  Clock           ; -2.202  ; -0.115 ; N/A      ; N/A     ; -1.777              ;
;  SetCLOCK        ; N/A     ; N/A    ; N/A      ; N/A     ; -1.777              ;
;  SetDATA         ; N/A     ; N/A    ; N/A      ; N/A     ; -1.777              ;
; Design-wide TNS  ; -18.339 ; -0.465 ; 0.0      ; 0.0     ; -36.495             ;
;  Clock           ; -18.339 ; -0.465 ; N/A      ; N/A     ; -32.941             ;
;  SetCLOCK        ; N/A     ; N/A    ; N/A      ; N/A     ; -1.777              ;
;  SetDATA         ; N/A     ; N/A    ; N/A      ; N/A     ; -1.777              ;
+------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; In[*]     ; Clock      ; 4.789  ; 4.789  ; Rise       ; Clock           ;
;  In[0]    ; Clock      ; 4.246  ; 4.246  ; Rise       ; Clock           ;
;  In[1]    ; Clock      ; 4.789  ; 4.789  ; Rise       ; Clock           ;
;  In[2]    ; Clock      ; 0.514  ; 0.514  ; Rise       ; Clock           ;
;  In[3]    ; Clock      ; 0.058  ; 0.058  ; Rise       ; Clock           ;
;  In[4]    ; Clock      ; 0.121  ; 0.121  ; Rise       ; Clock           ;
;  In[5]    ; Clock      ; 4.185  ; 4.185  ; Rise       ; Clock           ;
;  In[6]    ; Clock      ; 4.456  ; 4.456  ; Rise       ; Clock           ;
;  In[7]    ; Clock      ; 4.191  ; 4.191  ; Rise       ; Clock           ;
;  In[8]    ; Clock      ; 3.786  ; 3.786  ; Rise       ; Clock           ;
;  In[9]    ; Clock      ; 3.998  ; 3.998  ; Rise       ; Clock           ;
;  In[10]   ; Clock      ; 4.032  ; 4.032  ; Rise       ; Clock           ;
;  In[11]   ; Clock      ; 3.956  ; 3.956  ; Rise       ; Clock           ;
; Start     ; Clock      ; 4.226  ; 4.226  ; Rise       ; Clock           ;
; Addr[*]   ; SetCLOCK   ; 5.647  ; 5.647  ; Fall       ; SetCLOCK        ;
;  Addr[0]  ; SetCLOCK   ; 5.338  ; 5.338  ; Fall       ; SetCLOCK        ;
;  Addr[1]  ; SetCLOCK   ; 5.647  ; 5.647  ; Fall       ; SetCLOCK        ;
; In[*]     ; SetDATA    ; 3.997  ; 3.997  ; Fall       ; SetDATA         ;
;  In[0]    ; SetDATA    ; 3.626  ; 3.626  ; Fall       ; SetDATA         ;
;  In[1]    ; SetDATA    ; 3.935  ; 3.935  ; Fall       ; SetDATA         ;
;  In[2]    ; SetDATA    ; -0.345 ; -0.345 ; Fall       ; SetDATA         ;
;  In[3]    ; SetDATA    ; -0.379 ; -0.379 ; Fall       ; SetDATA         ;
;  In[4]    ; SetDATA    ; -0.551 ; -0.551 ; Fall       ; SetDATA         ;
;  In[5]    ; SetDATA    ; 3.216  ; 3.216  ; Fall       ; SetDATA         ;
;  In[6]    ; SetDATA    ; 3.205  ; 3.205  ; Fall       ; SetDATA         ;
;  In[7]    ; SetDATA    ; 3.038  ; 3.038  ; Fall       ; SetDATA         ;
;  In[8]    ; SetDATA    ; 3.301  ; 3.301  ; Fall       ; SetDATA         ;
;  In[9]    ; SetDATA    ; 3.568  ; 3.568  ; Fall       ; SetDATA         ;
;  In[10]   ; SetDATA    ; 3.300  ; 3.300  ; Fall       ; SetDATA         ;
;  In[11]   ; SetDATA    ; 3.997  ; 3.997  ; Fall       ; SetDATA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; In[*]     ; Clock      ; 0.536  ; 0.536  ; Rise       ; Clock           ;
;  In[0]    ; Clock      ; -1.785 ; -1.785 ; Rise       ; Clock           ;
;  In[1]    ; Clock      ; -1.922 ; -1.922 ; Rise       ; Clock           ;
;  In[2]    ; Clock      ; 0.427  ; 0.427  ; Rise       ; Clock           ;
;  In[3]    ; Clock      ; 0.536  ; 0.536  ; Rise       ; Clock           ;
;  In[4]    ; Clock      ; 0.503  ; 0.503  ; Rise       ; Clock           ;
;  In[5]    ; Clock      ; -1.734 ; -1.734 ; Rise       ; Clock           ;
;  In[6]    ; Clock      ; -1.849 ; -1.849 ; Rise       ; Clock           ;
;  In[7]    ; Clock      ; -1.745 ; -1.745 ; Rise       ; Clock           ;
;  In[8]    ; Clock      ; -1.660 ; -1.660 ; Rise       ; Clock           ;
;  In[9]    ; Clock      ; -1.701 ; -1.701 ; Rise       ; Clock           ;
;  In[10]   ; Clock      ; -1.700 ; -1.700 ; Rise       ; Clock           ;
;  In[11]   ; Clock      ; -1.699 ; -1.699 ; Rise       ; Clock           ;
; Start     ; Clock      ; -1.084 ; -1.084 ; Rise       ; Clock           ;
; Addr[*]   ; SetCLOCK   ; -2.364 ; -2.364 ; Fall       ; SetCLOCK        ;
;  Addr[0]  ; SetCLOCK   ; -2.364 ; -2.364 ; Fall       ; SetCLOCK        ;
;  Addr[1]  ; SetCLOCK   ; -2.381 ; -2.381 ; Fall       ; SetCLOCK        ;
; In[*]     ; SetDATA    ; 1.886  ; 1.886  ; Fall       ; SetDATA         ;
;  In[0]    ; SetDATA    ; -1.452 ; -1.452 ; Fall       ; SetDATA         ;
;  In[1]    ; SetDATA    ; -1.523 ; -1.523 ; Fall       ; SetDATA         ;
;  In[2]    ; SetDATA    ; 1.298  ; 1.298  ; Fall       ; SetDATA         ;
;  In[3]    ; SetDATA    ; 1.337  ; 1.337  ; Fall       ; SetDATA         ;
;  In[4]    ; SetDATA    ; 1.886  ; 1.886  ; Fall       ; SetDATA         ;
;  In[5]    ; SetDATA    ; -1.296 ; -1.296 ; Fall       ; SetDATA         ;
;  In[6]    ; SetDATA    ; -1.332 ; -1.332 ; Fall       ; SetDATA         ;
;  In[7]    ; SetDATA    ; -1.319 ; -1.319 ; Fall       ; SetDATA         ;
;  In[8]    ; SetDATA    ; -1.433 ; -1.433 ; Fall       ; SetDATA         ;
;  In[9]    ; SetDATA    ; -1.405 ; -1.405 ; Fall       ; SetDATA         ;
;  In[10]   ; SetDATA    ; -1.406 ; -1.406 ; Fall       ; SetDATA         ;
;  In[11]   ; SetDATA    ; -1.525 ; -1.525 ; Fall       ; SetDATA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Result    ; Clock      ; 10.137 ; 10.137 ; Rise       ; Clock           ;
; process   ; Clock      ; 9.783  ; 9.783  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Result    ; Clock      ; 4.339 ; 4.339 ; Rise       ; Clock           ;
; process   ; Clock      ; 3.820 ; 3.820 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 96       ; 0        ; 0        ; 3        ;
; SetDATA    ; Clock    ; 0        ; 12       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 96       ; 0        ; 0        ; 3        ;
; SetDATA    ; Clock    ; 0        ; 12       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 07 19:37:56 2025
Info: Command: quartus_sta shift_reg -c shift_reg
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'shift_reg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name SetCLOCK SetCLOCK
    Info (332105): create_clock -period 1.000 -name SetDATA SetDATA
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.202       -18.339 Clock 
Info (332146): Worst-case hold slack is 0.095
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.095         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.777       -32.941 Clock 
    Info (332119):    -1.777        -1.777 SetCLOCK 
    Info (332119):    -1.777        -1.777 SetDATA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.120        -0.480 Clock 
Info (332146): Worst-case hold slack is -0.115
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.115        -0.465 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -22.222 Clock 
    Info (332119):    -1.222        -1.222 SetCLOCK 
    Info (332119):    -1.222        -1.222 SetDATA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4531 megabytes
    Info: Processing ended: Wed May 07 19:37:57 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


