Return-Path: <linux-hwmon-owner@vger.kernel.org>
X-Original-To: lists+linux-hwmon@lfdr.de
Delivered-To: lists+linux-hwmon@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id D4FFB109DD5
	for <lists+linux-hwmon@lfdr.de>; Tue, 26 Nov 2019 13:22:38 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727836AbfKZMWi (ORCPT <rfc822;lists+linux-hwmon@lfdr.de>);
        Tue, 26 Nov 2019 07:22:38 -0500
Received: from mail-oi1-f193.google.com ([209.85.167.193]:39649 "EHLO
        mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727646AbfKZMWi (ORCPT
        <rfc822;linux-hwmon@vger.kernel.org>);
        Tue, 26 Nov 2019 07:22:38 -0500
Received: by mail-oi1-f193.google.com with SMTP id v138so16441633oif.6
        for <linux-hwmon@vger.kernel.org>; Tue, 26 Nov 2019 04:22:37 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=sender:subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=sRq9+XNXZ64XDSevJHF2aB/THfEL+Vhw7XwY0uXV6tg=;
        b=d4i9L74Ea4LtQk4fqrM4bHnpV/+OkovRReXIqZpMfL03odD0qozWCvQmAuvWoNdTox
         yLeVmKLLIPRBaju4p78mFD0kyaFNcpfDQkaLVsig1wRhl6Hr6+hm0xZvj/BuoJk4ns3Y
         DHe+z1mi1SHAjTL06OzN1uQkqWFU8NS25CuuKDIYBmLuXLdPpj5PgFNdmCiSsIj8XK/9
         DFvaq4kRvha6xonPQh533aU+ML9JdfDW3OP3GNXr0Ade1yIscoYTngvzm3itJDJMvPeg
         ImirfzhRoo2a6hm37905GBi22iKecb7CD877fVV+uZPYMLoRYmmxJolAzpswE2It17yv
         adVg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:sender:subject:to:cc:references:from:message-id
         :date:user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding;
        bh=sRq9+XNXZ64XDSevJHF2aB/THfEL+Vhw7XwY0uXV6tg=;
        b=Kw/ld70Q3sY4ZYULfHTiubhRPg6rn94RMAScjpvsi6wFNb9BHV4vAoBs9HVvlK3eZA
         AeyyIrYULrSntp2vqk5/UYJpsz8VpjIEV8vs78YC+r17wW1n9wX0gsYxEY0FEKreQzml
         qGEZ6ThmPPV1bfyrWWxb2cUlgCJFtOxANyt9CyIGvcWFuXr9+u2sXzTv7usf2Es5cQEE
         sXcb2O2aCvVtRAe94hEqiX6aUe9RBCmD+S1p2Vl2C+kF6x7dB9XztJYCuXfpgq+k+qJb
         ihX8U3V6zAyQUxF7BySPAYrDdjI3NHP92D6yd+4iHLGrQehCyGJ56RKwJdheRIyIDZ3a
         zjoQ==
X-Gm-Message-State: APjAAAUUMsXI5Y5PAFChGf+CNrLyQxyiZVBZ21gbHAqygXAWEfnNQWWF
        NIhFSOx0d6JXe5xX2w+gCD5Qi2NO
X-Google-Smtp-Source: APXvYqzGoG19xBOZ4pDMthLMTi1V6SeDbfPE4RCyy7lUKPcRDDrEE3bfSyQMbvPuadFxQfz+9m5PYQ==
X-Received: by 2002:aca:a949:: with SMTP id s70mr3448262oie.80.1574770956683;
        Tue, 26 Nov 2019 04:22:36 -0800 (PST)
Received: from server.roeck-us.net ([2600:1700:e321:62f0:329c:23ff:fee3:9d7c])
        by smtp.gmail.com with ESMTPSA id 94sm3567402otx.3.2019.11.26.04.22.35
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Tue, 26 Nov 2019 04:22:36 -0800 (PST)
Subject: Re: hwmon: (nct7802) buggy VSEN1/2/3 alarm
To:     Gilles Buloz <Gilles.Buloz@kontron.com>
Cc:     "linux-hwmon@vger.kernel.org" <linux-hwmon@vger.kernel.org>
References: <5DDBD386.4070408@kontron.com>
 <6cde95e5-0ab3-016f-b67d-73db8c16ff71@roeck-us.net>
 <5DDC04FB.1030705@kontron.com> <20191125173538.GA21072@roeck-us.net>
 <5DDC1812.9080009@kontron.com> <5DDCF86F.7010703@kontron.com>
From:   Guenter Roeck <linux@roeck-us.net>
Message-ID: <fc7c1f0b-abaf-0281-7b1b-726f08abcb16@roeck-us.net>
Date:   Tue, 26 Nov 2019 04:22:34 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
MIME-Version: 1.0
In-Reply-To: <5DDCF86F.7010703@kontron.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 8bit
Sender: linux-hwmon-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-hwmon.vger.kernel.org>
X-Mailing-List: linux-hwmon@vger.kernel.org

On 11/26/19 2:03 AM, Gilles Buloz wrote:
> I have a functional patch (see below), but before going further (split and cleanup), I would like to have your opinion on how the
> NCT7802Y handles the thresholds status.
> Except for temperatures and in "comparator interrupt mode", the status bits are NOT set after each ADC conversion, but only once
> when crossing a threshold. So an alarm for a threshold is reported only to the first process reading the status and not to the others.
> For instance if you run "sensors" you only get "ALARM" once the nothing until the threshold is crossed again in the other direction.
> Maybe the expected behaviour would be to display "ALARM" as long as we are outside the thresholds, not only once.
> 

Yes, that is the expected behavior.

Guenter

> --- nct7802.c.orig    2019-11-25 22:17:04.845718422 +0100
> +++ nct7802.c    2019-11-25 23:22:00.905387154 +0100
> @@ -32,8 +32,8 @@
>    static const u8 REG_VOLTAGE[5] = { 0x09, 0x0a, 0x0c, 0x0d, 0x0e };
> 
>    static const u8 REG_VOLTAGE_LIMIT_LSB[2][5] = {
> -    { 0x40, 0x00, 0x42, 0x44, 0x46 },
> -    { 0x3f, 0x00, 0x41, 0x43, 0x45 },
> +    { 0x46, 0x00, 0x40, 0x42, 0x44 },
> +    { 0x45, 0x00, 0x3f, 0x41, 0x43 },
>    };
> 
>    static const u8 REG_VOLTAGE_LIMIT_MSB[5] = { 0x48, 0x00, 0x47, 0x47, 0x48 };
> @@ -60,6 +60,9 @@
>    #define REG_CHIP_ID        0xfe
>    #define REG_VERSION_ID        0xff
> 
> +#define REG_CACHE_START        0x17
> +#define REG_CACHE_END        0x20
> +
>    /*
>     * Data structures and manipulation thereof
>     */
> @@ -67,6 +70,7 @@
>    struct nct7802_data {
>        struct regmap *regmap;
>        struct mutex access_lock; /* for multi-byte read and write operations */
> +    u8 reg_cache[REG_CACHE_END - REG_CACHE_START + 1];
>    };
> 
>    static ssize_t show_temp_type(struct device *dev, struct device_attribute *attr,
> @@ -467,6 +471,15 @@  static ssize_t show_alarm(struct device *dev, struct device_attribute *attr,
>        if (ret < 0)
>            return ret;
> 
> +    /*
> +     * For registers cleared on read, use a cache to keep all bits
> +     * that are set until they are returned to the caller
> +     */
> +    if ((sattr->nr >= REG_CACHE_START) && (sattr->nr <= REG_CACHE_END)) {
> +        val |= data->reg_cache[sattr->nr - REG_CACHE_START];
> +        data->reg_cache[sattr->nr - REG_CACHE_START] = val & ~(1 << bit);
> +    }
> +
>        return sprintf(buf, "%u\n", !!(val & (1 << bit)));
>    }
> 
> Le 25/11/2019 19:06, Gilles BULOZ a écrit :
>> Le 25/11/2019 18:35, Guenter Roeck a écrit :
>>> On Mon, Nov 25, 2019 at 04:44:44PM +0000, Gilles Buloz wrote:
>>>> Le 25/11/2019 15:31, Guenter Roeck a écrit :
>>>>> On 11/25/19 5:13 AM, Gilles Buloz wrote:
>>>>>> Hi Guenter,
>>>>>>
>>>>>> According to the NCT7802Y datasheet, the REG_VOLTAGE_LIMIT_LSB definition is wrong and leads to wrong threshold registers
>>>>>> used. It
>>>>>> should be :
>>>>>> static const u8 REG_VOLTAGE_LIMIT_LSB[2][5] = {
>>>>>>             { 0x46, 0x00, 0x40, 0x42, 0x44 },
>>>>>>             { 0x45, 0x00, 0x3f, 0x41, 0x43 },
>>>>>> };
>>>>>> With this definition, the right bit is set in "Voltage SMI Status Register @0x1e" for each threshold reached (using i2cget to
>>>>>> check)
>>>>>>
>>>>> Good catch. Care to send a patch ?
>>>> As a fix for this is only useful with a fix for the problem below, maybe a single patch for both would be better.
>>> Not really. Those are two separate issues. The reported and selected
>>> limits are wrong, period. This will require two patches.
>> OK
>>>>>> But I'm unable to get any "ALARM" reported by the command "sensors" for VSEN1/2/3 = in2,in3,in4 because status for in0 is read
>>>>>> before (unless I set "ignore in0" in sensors file). The problem is that status bits in "Voltage SMI Status Register @0x1e" are
>>>>>> cleared when reading, and a read is done for each inX processed, so only the first inX has a chance to get its alarm bit set.
>>>>>> For this problem I don't see how to fix this easily; just to let you know ...
>>>>>>
>>>>> One possible fix would be to cache each alarm register and to clear the cache
>>>>> either after reading it (bitwise) or after a timeout. The latter is probably
>>>>> better to avoid stale information.
>>>> As we have status registers cleared at byte level and we want them to be cleared at bit level when each bit is read, I think a
>>>> cache
>>>> would be better. I suggest this :
>>>> - have a cached value for each status register, by default at 0x00
>>>> - when reading a register to get a bit, "OR" its byte value with its cached value, then use its cached value for processing.
>>>> - then clear the bit that has been processed from the cached value.
>>>>
>>> Both methods I suggested would have to involve a cache. The question is
>>> when to clear the cache - either clear a bit after reporting it, or
>>> clear it after a timeout.
>>>
>>>> I think a timeout would not be obvious to set : at least the time for sensors to read all info (including when terminal is a serial
>>>> line and output is slower) and to deal with possible latencies, but not too long...
>>> The timeout would be determined by the chip's conversion rate (register 0x26),
>> As I understand, the status must be kept in cache between the first read of status register @1E for in0 (clearing all status
>> bits), and the last read for in4. This duration depends on the "sensors" execution time and I'can see any link with the conversion
>> rate here.
>>> or, for simplicity, just be set to one second. I don't immediately see why
>>> that would be difficult to implement. Not that it matters much, really;
>>> I would accept patches with and without timeout.
>>>
>>> Guenter
>>> .
>>>
>>
> 

