-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    bias_src : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln137 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln137_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln130 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_dst_ce0 : OUT STD_LOGIC;
    bias_dst_we0 : OUT STD_LOGIC;
    bias_dst_d0 : OUT STD_LOGIC_VECTOR (287 downto 0) );
end;


architecture behav of ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv9_E : STD_LOGIC_VECTOR (8 downto 0) := "000001110";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv9_12 : STD_LOGIC_VECTOR (8 downto 0) := "000010010";
    constant ap_const_lv9_14 : STD_LOGIC_VECTOR (8 downto 0) := "000010100";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv9_18 : STD_LOGIC_VECTOR (8 downto 0) := "000011000";
    constant ap_const_lv9_1A : STD_LOGIC_VECTOR (8 downto 0) := "000011010";
    constant ap_const_lv9_1C : STD_LOGIC_VECTOR (8 downto 0) := "000011100";
    constant ap_const_lv9_1E : STD_LOGIC_VECTOR (8 downto 0) := "000011110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal icmp_ln130_reg_1371 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage8 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state16_io : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal weights_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln130_cast_fu_437_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln130_cast_reg_1286 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_14_cast_fu_441_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_14_cast_reg_1291 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_13_cast_fu_445_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_13_cast_reg_1296 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_12_cast_fu_449_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_12_cast_reg_1301 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_11_cast_fu_453_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_11_cast_reg_1306 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_10_cast_fu_457_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_10_cast_reg_1311 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_9_cast_fu_461_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_9_cast_reg_1316 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_8_cast_fu_465_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_8_cast_reg_1321 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_7_cast_fu_469_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_7_cast_reg_1326 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_6_cast_fu_473_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_6_cast_reg_1331 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_5_cast_fu_477_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_5_cast_reg_1336 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_4_cast_fu_481_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_4_cast_reg_1341 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_3_cast_fu_485_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_3_cast_reg_1346 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_2_cast_fu_489_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_2_cast_reg_1351 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_1_cast_fu_493_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_1_cast_reg_1356 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_cast_fu_497_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln137_cast_reg_1361 : STD_LOGIC_VECTOR (255 downto 0);
    signal next_dst_block_reg_1366 : STD_LOGIC_VECTOR (3 downto 0);
    signal next_dst_block_reg_1366_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln130_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln137_s_fu_521_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln137_s_reg_1375 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln137_s_reg_1394 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln137_1_reg_1405 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal trunc_ln137_2_reg_1416 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln137_3_reg_1427 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln137_4_reg_1438 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln137_5_reg_1449 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal trunc_ln137_6_reg_1460 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal trunc_ln137_7_reg_1471 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_read_reg_1476 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal trunc_ln137_8_reg_1487 : STD_LOGIC_VECTOR (58 downto 0);
    signal weights_addr_52_read_reg_1492 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal trunc_ln137_9_reg_1503 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln838_fu_864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_reg_1508 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_53_read_reg_1513 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal trunc_ln137_10_reg_1524 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln838_1_fu_906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_1_reg_1529 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_54_read_reg_1534 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal trunc_ln137_11_reg_1545 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln838_2_fu_948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_2_reg_1550 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_55_read_reg_1555 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal trunc_ln137_12_reg_1566 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln838_3_fu_990_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_3_reg_1571 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_56_read_reg_1576 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal trunc_ln137_13_reg_1587 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln838_4_fu_1032_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_4_reg_1592 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_57_read_reg_1597 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state15_io : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal trunc_ln137_14_reg_1608 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln838_5_fu_1074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_5_reg_1613 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_58_read_reg_1618 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal trunc_ln137_15_reg_1629 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln838_6_fu_1116_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_6_reg_1634 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_59_read_reg_1639 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_7_fu_1134_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_7_reg_1650 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_60_read_reg_1655 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_8_fu_1142_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_8_reg_1660 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_61_read_reg_1665 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_9_fu_1150_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_9_reg_1670 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_62_read_reg_1675 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_10_fu_1158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_10_reg_1680 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_63_read_reg_1685 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_11_fu_1166_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_11_reg_1690 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_64_read_reg_1695 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_12_fu_1174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_12_reg_1700 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_65_read_reg_1705 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_13_fu_1182_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_13_reg_1710 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_addr_66_read_reg_1715 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_14_fu_1190_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln838_14_reg_1720 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln130_1_fu_1194_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_fu_554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_1_fu_588_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_2_fu_622_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_3_fu_656_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_4_fu_690_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_5_fu_724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_6_fu_758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_7_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_8_fu_830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_9_fu_872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_10_fu_914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_11_fu_956_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_12_fu_998_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_13_fu_1040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_14_fu_1082_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_15_fu_1124_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dst_block_fu_126 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln142_fu_515_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_next_dst_block : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln137_15_fu_529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_fu_533_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_fu_564_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_16_fu_569_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_1_fu_573_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_1_fu_598_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_17_fu_603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_2_fu_607_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_2_fu_632_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_18_fu_637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_3_fu_641_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_3_fu_666_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_19_fu_671_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_4_fu_675_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_4_fu_700_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_20_fu_705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_5_fu_709_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_5_fu_734_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_21_fu_739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_6_fu_743_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_6_fu_768_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_22_fu_773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_7_fu_777_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_7_fu_802_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_23_fu_807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_8_fu_811_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln137_8_fu_840_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_24_fu_845_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_9_fu_849_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_fu_826_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_9_fu_882_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_25_fu_887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_10_fu_891_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_1_fu_868_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_10_fu_924_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_26_fu_929_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_11_fu_933_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_2_fu_910_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_11_fu_966_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_27_fu_971_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_12_fu_975_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_3_fu_952_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_12_fu_1008_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_28_fu_1013_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_13_fu_1017_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_4_fu_994_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_13_fu_1050_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_29_fu_1055_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_14_fu_1059_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_5_fu_1036_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln137_14_fu_1092_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln137_30_fu_1097_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_15_fu_1101_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln137_6_fu_1078_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_7_fu_1120_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_8_fu_1138_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_9_fu_1146_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_10_fu_1154_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_11_fu_1162_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_12_fu_1170_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_13_fu_1178_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_14_fu_1186_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln137_15_fu_1198_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln838_15_fu_1202_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ViT_act_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage8,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    dst_block_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln130_fu_509_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    dst_block_fu_126 <= add_ln142_fu_515_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    dst_block_fu_126 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln130_reg_1371 <= icmp_ln130_fu_509_p2;
                next_dst_block_reg_1366 <= ap_sig_allocacmp_next_dst_block;
                next_dst_block_reg_1366_pp0_iter1_reg <= next_dst_block_reg_1366;
                trunc_ln838_7_reg_1650 <= trunc_ln838_7_fu_1134_p1;
                weights_addr_59_read_reg_1639 <= m_axi_weights_RDATA;
                    zext_ln130_cast_reg_1286(7 downto 0) <= zext_ln130_cast_fu_437_p1(7 downto 0);
                    zext_ln137_10_cast_reg_1311(7 downto 0) <= zext_ln137_10_cast_fu_457_p1(7 downto 0);
                    zext_ln137_11_cast_reg_1306(7 downto 0) <= zext_ln137_11_cast_fu_453_p1(7 downto 0);
                    zext_ln137_12_cast_reg_1301(7 downto 0) <= zext_ln137_12_cast_fu_449_p1(7 downto 0);
                    zext_ln137_13_cast_reg_1296(7 downto 0) <= zext_ln137_13_cast_fu_445_p1(7 downto 0);
                    zext_ln137_14_cast_reg_1291(7 downto 0) <= zext_ln137_14_cast_fu_441_p1(7 downto 0);
                    zext_ln137_1_cast_reg_1356(7 downto 0) <= zext_ln137_1_cast_fu_493_p1(7 downto 0);
                    zext_ln137_2_cast_reg_1351(7 downto 0) <= zext_ln137_2_cast_fu_489_p1(7 downto 0);
                    zext_ln137_3_cast_reg_1346(7 downto 0) <= zext_ln137_3_cast_fu_485_p1(7 downto 0);
                    zext_ln137_4_cast_reg_1341(7 downto 0) <= zext_ln137_4_cast_fu_481_p1(7 downto 0);
                    zext_ln137_5_cast_reg_1336(7 downto 0) <= zext_ln137_5_cast_fu_477_p1(7 downto 0);
                    zext_ln137_6_cast_reg_1331(7 downto 0) <= zext_ln137_6_cast_fu_473_p1(7 downto 0);
                    zext_ln137_7_cast_reg_1326(7 downto 0) <= zext_ln137_7_cast_fu_469_p1(7 downto 0);
                    zext_ln137_8_cast_reg_1321(7 downto 0) <= zext_ln137_8_cast_fu_465_p1(7 downto 0);
                    zext_ln137_9_cast_reg_1316(7 downto 0) <= zext_ln137_9_cast_fu_461_p1(7 downto 0);
                    zext_ln137_cast_reg_1361(7 downto 0) <= zext_ln137_cast_fu_497_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln130_fu_509_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    shl_ln137_s_reg_1375(8 downto 5) <= shl_ln137_s_fu_521_p3(8 downto 5);
                trunc_ln137_s_reg_1394 <= add_ln137_fu_533_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_10_reg_1524 <= add_ln137_10_fu_891_p2(63 downto 5);
                trunc_ln838_1_reg_1529 <= trunc_ln838_1_fu_906_p1;
                weights_addr_53_read_reg_1513 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_11_reg_1545 <= add_ln137_11_fu_933_p2(63 downto 5);
                trunc_ln838_2_reg_1550 <= trunc_ln838_2_fu_948_p1;
                weights_addr_54_read_reg_1534 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_12_reg_1566 <= add_ln137_12_fu_975_p2(63 downto 5);
                trunc_ln838_3_reg_1571 <= trunc_ln838_3_fu_990_p1;
                weights_addr_55_read_reg_1555 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_13_reg_1587 <= add_ln137_13_fu_1017_p2(63 downto 5);
                trunc_ln838_4_reg_1592 <= trunc_ln838_4_fu_1032_p1;
                weights_addr_56_read_reg_1576 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_14_reg_1608 <= add_ln137_14_fu_1059_p2(63 downto 5);
                trunc_ln838_5_reg_1613 <= trunc_ln838_5_fu_1074_p1;
                weights_addr_57_read_reg_1597 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_15_reg_1629 <= add_ln137_15_fu_1101_p2(63 downto 5);
                trunc_ln838_6_reg_1634 <= trunc_ln838_6_fu_1116_p1;
                weights_addr_58_read_reg_1618 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_1_reg_1405 <= add_ln137_1_fu_573_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_2_reg_1416 <= add_ln137_2_fu_607_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_3_reg_1427 <= add_ln137_3_fu_641_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_4_reg_1438 <= add_ln137_4_fu_675_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_5_reg_1449 <= add_ln137_5_fu_709_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_6_reg_1460 <= add_ln137_6_fu_743_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_7_reg_1471 <= add_ln137_7_fu_777_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_8_reg_1487 <= add_ln137_8_fu_811_p2(63 downto 5);
                weights_addr_read_reg_1476 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then
                trunc_ln137_9_reg_1503 <= add_ln137_9_fu_849_p2(63 downto 5);
                trunc_ln838_reg_1508 <= trunc_ln838_fu_864_p1;
                weights_addr_52_read_reg_1492 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                trunc_ln838_10_reg_1680 <= trunc_ln838_10_fu_1158_p1;
                weights_addr_62_read_reg_1675 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                trunc_ln838_11_reg_1690 <= trunc_ln838_11_fu_1166_p1;
                weights_addr_63_read_reg_1685 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                trunc_ln838_12_reg_1700 <= trunc_ln838_12_fu_1174_p1;
                weights_addr_64_read_reg_1695 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                trunc_ln838_13_reg_1710 <= trunc_ln838_13_fu_1182_p1;
                weights_addr_65_read_reg_1705 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                trunc_ln838_14_reg_1720 <= trunc_ln838_14_fu_1190_p1;
                weights_addr_66_read_reg_1715 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                trunc_ln838_8_reg_1660 <= trunc_ln838_8_fu_1142_p1;
                weights_addr_60_read_reg_1655 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                trunc_ln838_9_reg_1670 <= trunc_ln838_9_fu_1150_p1;
                weights_addr_61_read_reg_1665 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    zext_ln130_cast_reg_1286(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_14_cast_reg_1291(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_13_cast_reg_1296(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_12_cast_reg_1301(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_11_cast_reg_1306(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_10_cast_reg_1311(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_9_cast_reg_1316(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_8_cast_reg_1321(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_7_cast_reg_1326(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_6_cast_reg_1331(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_5_cast_reg_1336(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_4_cast_reg_1341(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_3_cast_reg_1346(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_2_cast_reg_1351(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_1_cast_reg_1356(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln137_cast_reg_1361(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    shl_ln137_s_reg_1375(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage8_subdone, ap_condition_exit_pp0_iter0_stage8, ap_block_pp0_stage15_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln137_10_fu_891_p2 <= std_logic_vector(unsigned(zext_ln137_25_fu_887_p1) + unsigned(bias_src));
    add_ln137_11_fu_933_p2 <= std_logic_vector(unsigned(zext_ln137_26_fu_929_p1) + unsigned(bias_src));
    add_ln137_12_fu_975_p2 <= std_logic_vector(unsigned(zext_ln137_27_fu_971_p1) + unsigned(bias_src));
    add_ln137_13_fu_1017_p2 <= std_logic_vector(unsigned(zext_ln137_28_fu_1013_p1) + unsigned(bias_src));
    add_ln137_14_fu_1059_p2 <= std_logic_vector(unsigned(zext_ln137_29_fu_1055_p1) + unsigned(bias_src));
    add_ln137_15_fu_1101_p2 <= std_logic_vector(unsigned(zext_ln137_30_fu_1097_p1) + unsigned(bias_src));
    add_ln137_1_fu_573_p2 <= std_logic_vector(unsigned(zext_ln137_16_fu_569_p1) + unsigned(bias_src));
    add_ln137_2_fu_607_p2 <= std_logic_vector(unsigned(zext_ln137_17_fu_603_p1) + unsigned(bias_src));
    add_ln137_3_fu_641_p2 <= std_logic_vector(unsigned(zext_ln137_18_fu_637_p1) + unsigned(bias_src));
    add_ln137_4_fu_675_p2 <= std_logic_vector(unsigned(zext_ln137_19_fu_671_p1) + unsigned(bias_src));
    add_ln137_5_fu_709_p2 <= std_logic_vector(unsigned(zext_ln137_20_fu_705_p1) + unsigned(bias_src));
    add_ln137_6_fu_743_p2 <= std_logic_vector(unsigned(zext_ln137_21_fu_739_p1) + unsigned(bias_src));
    add_ln137_7_fu_777_p2 <= std_logic_vector(unsigned(zext_ln137_22_fu_773_p1) + unsigned(bias_src));
    add_ln137_8_fu_811_p2 <= std_logic_vector(unsigned(zext_ln137_23_fu_807_p1) + unsigned(bias_src));
    add_ln137_9_fu_849_p2 <= std_logic_vector(unsigned(zext_ln137_24_fu_845_p1) + unsigned(bias_src));
    add_ln137_fu_533_p2 <= std_logic_vector(unsigned(zext_ln137_15_fu_529_p1) + unsigned(bias_src));
    add_ln142_fu_515_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_next_dst_block) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_weights_ARREADY, m_axi_weights_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_weights_RVALID = ap_const_logic_0) or (m_axi_weights_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state11_io)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state11_io)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state5_io)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state6_io)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state7_io)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_weights_RVALID, ap_block_state8_io)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state9_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state10_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_block_state10_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0))));
    end process;


    ap_block_state10_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state10_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state11_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state11_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state12_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state12_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state13_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state13_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state14_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state14_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state15_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state15_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state16_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state16_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage0_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state17_pp0_stage0_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage1_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state18_pp0_stage1_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage2_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state19_pp0_stage2_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage3_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state20_pp0_stage3_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage4_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state21_pp0_stage4_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage5_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state22_pp0_stage5_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage6_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state23_pp0_stage6_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage7_iter1_assign_proc : process(m_axi_weights_RVALID)
    begin
                ap_block_state24_pp0_stage7_iter1 <= (m_axi_weights_RVALID = ap_const_logic_0);
    end process;

        ap_block_state25_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state2_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state3_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state4_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state5_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state6_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state7_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;

        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state8_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln130_reg_1371)
    begin
                ap_block_state9_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_block_state9_pp0_stage8_iter0_assign_proc : process(m_axi_weights_RVALID, icmp_ln130_reg_1371)
    begin
                ap_block_state9_pp0_stage8_iter0 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln130_reg_1371 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1371, ap_block_pp0_stage8_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (icmp_ln130_reg_1371 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage8;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_next_dst_block_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, dst_block_fu_126, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_next_dst_block <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_next_dst_block <= dst_block_fu_126;
        end if; 
    end process;

    bias_dst_address0 <= zext_ln130_1_fu_1194_p1(6 - 1 downto 0);

    bias_dst_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
            bias_dst_ce0 <= ap_const_logic_1;
        else 
            bias_dst_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bias_dst_d0 <= (((((((((((((((((((((((((((((((trunc_ln838_15_fu_1202_p1 & ap_const_lv2_0) & trunc_ln838_14_reg_1720) & ap_const_lv2_0) & trunc_ln838_13_reg_1710) & ap_const_lv2_0) & trunc_ln838_12_reg_1700) & ap_const_lv2_0) & trunc_ln838_11_reg_1690) & ap_const_lv2_0) & trunc_ln838_10_reg_1680) & ap_const_lv2_0) & trunc_ln838_9_reg_1670) & ap_const_lv2_0) & trunc_ln838_8_reg_1660) & ap_const_lv2_0) & trunc_ln838_7_reg_1650) & ap_const_lv2_0) & trunc_ln838_6_reg_1634) & ap_const_lv2_0) & trunc_ln838_5_reg_1613) & ap_const_lv2_0) & trunc_ln838_4_reg_1592) & ap_const_lv2_0) & trunc_ln838_3_reg_1571) & ap_const_lv2_0) & trunc_ln838_2_reg_1550) & ap_const_lv2_0) & trunc_ln838_1_reg_1529) & ap_const_lv2_0) & trunc_ln838_reg_1508) & ap_const_lv2_0);

    bias_dst_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
            bias_dst_we0 <= ap_const_logic_1;
        else 
            bias_dst_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln130_fu_509_p2 <= "1" when (ap_sig_allocacmp_next_dst_block = ap_const_lv4_C) else "0";
    lshr_ln137_10_fu_1154_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_61_read_reg_1665),to_integer(unsigned('0' & zext_ln137_10_cast_reg_1311(31-1 downto 0)))));
    lshr_ln137_11_fu_1162_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_62_read_reg_1675),to_integer(unsigned('0' & zext_ln137_11_cast_reg_1306(31-1 downto 0)))));
    lshr_ln137_12_fu_1170_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_63_read_reg_1685),to_integer(unsigned('0' & zext_ln137_12_cast_reg_1301(31-1 downto 0)))));
    lshr_ln137_13_fu_1178_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_64_read_reg_1695),to_integer(unsigned('0' & zext_ln137_13_cast_reg_1296(31-1 downto 0)))));
    lshr_ln137_14_fu_1186_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_65_read_reg_1705),to_integer(unsigned('0' & zext_ln137_14_cast_reg_1291(31-1 downto 0)))));
    lshr_ln137_15_fu_1198_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_66_read_reg_1715),to_integer(unsigned('0' & zext_ln130_cast_reg_1286(31-1 downto 0)))));
    lshr_ln137_1_fu_868_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_52_read_reg_1492),to_integer(unsigned('0' & zext_ln137_1_cast_reg_1356(31-1 downto 0)))));
    lshr_ln137_2_fu_910_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_53_read_reg_1513),to_integer(unsigned('0' & zext_ln137_2_cast_reg_1351(31-1 downto 0)))));
    lshr_ln137_3_fu_952_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_54_read_reg_1534),to_integer(unsigned('0' & zext_ln137_3_cast_reg_1346(31-1 downto 0)))));
    lshr_ln137_4_fu_994_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_55_read_reg_1555),to_integer(unsigned('0' & zext_ln137_4_cast_reg_1341(31-1 downto 0)))));
    lshr_ln137_5_fu_1036_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_56_read_reg_1576),to_integer(unsigned('0' & zext_ln137_5_cast_reg_1336(31-1 downto 0)))));
    lshr_ln137_6_fu_1078_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_57_read_reg_1597),to_integer(unsigned('0' & zext_ln137_6_cast_reg_1331(31-1 downto 0)))));
    lshr_ln137_7_fu_1120_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_58_read_reg_1618),to_integer(unsigned('0' & zext_ln137_7_cast_reg_1326(31-1 downto 0)))));
    lshr_ln137_8_fu_1138_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_59_read_reg_1639),to_integer(unsigned('0' & zext_ln137_8_cast_reg_1321(31-1 downto 0)))));
    lshr_ln137_9_fu_1146_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_60_read_reg_1655),to_integer(unsigned('0' & zext_ln137_9_cast_reg_1316(31-1 downto 0)))));
    lshr_ln137_fu_826_p2 <= std_logic_vector(shift_right(unsigned(weights_addr_read_reg_1476),to_integer(unsigned('0' & zext_ln137_cast_reg_1361(31-1 downto 0)))));

    m_axi_weights_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1371, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, sext_ln137_fu_554_p1, sext_ln137_1_fu_588_p1, sext_ln137_2_fu_622_p1, sext_ln137_3_fu_656_p1, sext_ln137_4_fu_690_p1, sext_ln137_5_fu_724_p1, sext_ln137_6_fu_758_p1, sext_ln137_7_fu_792_p1, sext_ln137_8_fu_830_p1, sext_ln137_9_fu_872_p1, sext_ln137_10_fu_914_p1, sext_ln137_11_fu_956_p1, sext_ln137_12_fu_998_p1, sext_ln137_13_fu_1040_p1, sext_ln137_14_fu_1082_p1, sext_ln137_15_fu_1124_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_weights_ARADDR <= sext_ln137_15_fu_1124_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_14_fu_1082_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_13_fu_1040_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_12_fu_998_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_11_fu_956_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_10_fu_914_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_9_fu_872_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_8_fu_830_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_7_fu_792_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_6_fu_758_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_5_fu_724_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_4_fu_690_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_3_fu_656_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_2_fu_622_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_1_fu_588_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0))) then 
            m_axi_weights_ARADDR <= sext_ln137_fu_554_p1;
        else 
            m_axi_weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_weights_ARBURST <= ap_const_lv2_0;
    m_axi_weights_ARCACHE <= ap_const_lv4_0;
    m_axi_weights_ARID <= ap_const_lv1_0;
    m_axi_weights_ARLEN <= ap_const_lv32_1;
    m_axi_weights_ARLOCK <= ap_const_lv2_0;
    m_axi_weights_ARPROT <= ap_const_lv3_0;
    m_axi_weights_ARQOS <= ap_const_lv4_0;
    m_axi_weights_ARREGION <= ap_const_lv4_0;
    m_axi_weights_ARSIZE <= ap_const_lv3_0;
    m_axi_weights_ARUSER <= ap_const_lv1_0;

    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1371, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln130_reg_1371, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln130_reg_1371 = ap_const_lv1_0)))) then 
            m_axi_weights_RREADY <= ap_const_logic_1;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    or_ln137_10_fu_924_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_16);
    or_ln137_11_fu_966_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_18);
    or_ln137_12_fu_1008_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_1A);
    or_ln137_13_fu_1050_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_1C);
    or_ln137_14_fu_1092_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_1E);
    or_ln137_1_fu_598_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_4);
    or_ln137_2_fu_632_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_6);
    or_ln137_3_fu_666_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_8);
    or_ln137_4_fu_700_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_A);
    or_ln137_5_fu_734_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_C);
    or_ln137_6_fu_768_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_E);
    or_ln137_7_fu_802_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_10);
    or_ln137_8_fu_840_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_12);
    or_ln137_9_fu_882_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_14);
    or_ln137_fu_564_p2 <= (shl_ln137_s_reg_1375 or ap_const_lv9_2);
        sext_ln137_10_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_10_reg_1524),64));

        sext_ln137_11_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_11_reg_1545),64));

        sext_ln137_12_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_12_reg_1566),64));

        sext_ln137_13_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_13_reg_1587),64));

        sext_ln137_14_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_14_reg_1608),64));

        sext_ln137_15_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_15_reg_1629),64));

        sext_ln137_1_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_1_reg_1405),64));

        sext_ln137_2_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_2_reg_1416),64));

        sext_ln137_3_fu_656_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_3_reg_1427),64));

        sext_ln137_4_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_4_reg_1438),64));

        sext_ln137_5_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_5_reg_1449),64));

        sext_ln137_6_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_6_reg_1460),64));

        sext_ln137_7_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_7_reg_1471),64));

        sext_ln137_8_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_8_reg_1487),64));

        sext_ln137_9_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_9_reg_1503),64));

        sext_ln137_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln137_s_reg_1394),64));

    shl_ln137_s_fu_521_p3 <= (ap_sig_allocacmp_next_dst_block & ap_const_lv5_0);
    trunc_ln838_10_fu_1158_p1 <= lshr_ln137_10_fu_1154_p2(16 - 1 downto 0);
    trunc_ln838_11_fu_1166_p1 <= lshr_ln137_11_fu_1162_p2(16 - 1 downto 0);
    trunc_ln838_12_fu_1174_p1 <= lshr_ln137_12_fu_1170_p2(16 - 1 downto 0);
    trunc_ln838_13_fu_1182_p1 <= lshr_ln137_13_fu_1178_p2(16 - 1 downto 0);
    trunc_ln838_14_fu_1190_p1 <= lshr_ln137_14_fu_1186_p2(16 - 1 downto 0);
    trunc_ln838_15_fu_1202_p1 <= lshr_ln137_15_fu_1198_p2(16 - 1 downto 0);
    trunc_ln838_1_fu_906_p1 <= lshr_ln137_1_fu_868_p2(16 - 1 downto 0);
    trunc_ln838_2_fu_948_p1 <= lshr_ln137_2_fu_910_p2(16 - 1 downto 0);
    trunc_ln838_3_fu_990_p1 <= lshr_ln137_3_fu_952_p2(16 - 1 downto 0);
    trunc_ln838_4_fu_1032_p1 <= lshr_ln137_4_fu_994_p2(16 - 1 downto 0);
    trunc_ln838_5_fu_1074_p1 <= lshr_ln137_5_fu_1036_p2(16 - 1 downto 0);
    trunc_ln838_6_fu_1116_p1 <= lshr_ln137_6_fu_1078_p2(16 - 1 downto 0);
    trunc_ln838_7_fu_1134_p1 <= lshr_ln137_7_fu_1120_p2(16 - 1 downto 0);
    trunc_ln838_8_fu_1142_p1 <= lshr_ln137_8_fu_1138_p2(16 - 1 downto 0);
    trunc_ln838_9_fu_1150_p1 <= lshr_ln137_9_fu_1146_p2(16 - 1 downto 0);
    trunc_ln838_fu_864_p1 <= lshr_ln137_fu_826_p2(16 - 1 downto 0);

    weights_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_weights_ARREADY, icmp_ln130_reg_1371, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln130_reg_1371 = ap_const_lv1_0)))) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weights_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_weights_RVALID, icmp_ln130_reg_1371, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln130_reg_1371 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln130_reg_1371 = ap_const_lv1_0)))) then 
            weights_blk_n_R <= m_axi_weights_RVALID;
        else 
            weights_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    zext_ln130_1_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(next_dst_block_reg_1366_pp0_iter1_reg),64));
    zext_ln130_cast_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln130),256));
    zext_ln137_10_cast_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_10),256));
    zext_ln137_11_cast_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_11),256));
    zext_ln137_12_cast_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_12),256));
    zext_ln137_13_cast_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_13),256));
    zext_ln137_14_cast_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_14),256));
    zext_ln137_15_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln137_s_fu_521_p3),64));
    zext_ln137_16_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_fu_564_p2),64));
    zext_ln137_17_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_1_fu_598_p2),64));
    zext_ln137_18_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_2_fu_632_p2),64));
    zext_ln137_19_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_3_fu_666_p2),64));
    zext_ln137_1_cast_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_1),256));
    zext_ln137_20_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_4_fu_700_p2),64));
    zext_ln137_21_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_5_fu_734_p2),64));
    zext_ln137_22_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_6_fu_768_p2),64));
    zext_ln137_23_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_7_fu_802_p2),64));
    zext_ln137_24_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_8_fu_840_p2),64));
    zext_ln137_25_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_9_fu_882_p2),64));
    zext_ln137_26_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_10_fu_924_p2),64));
    zext_ln137_27_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_11_fu_966_p2),64));
    zext_ln137_28_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_12_fu_1008_p2),64));
    zext_ln137_29_fu_1055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_13_fu_1050_p2),64));
    zext_ln137_2_cast_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_2),256));
    zext_ln137_30_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_14_fu_1092_p2),64));
    zext_ln137_3_cast_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_3),256));
    zext_ln137_4_cast_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_4),256));
    zext_ln137_5_cast_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_5),256));
    zext_ln137_6_cast_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_6),256));
    zext_ln137_7_cast_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_7),256));
    zext_ln137_8_cast_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_8),256));
    zext_ln137_9_cast_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137_9),256));
    zext_ln137_cast_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln137),256));
end behav;
