

================================================================
== Vitis HLS Report for 'pu_kernel_Pipeline_VITIS_LOOP_164_1'
================================================================
* Date:           Mon Sep  1 15:55:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pu_comp_fu_90  |pu_comp  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_164_1  |        ?|        ?|         ?|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       17|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      294|      231|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       91|    -|
|Register             |        -|     -|       57|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|     4|      351|      339|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+-----+-----+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+---------+---------+----+-----+-----+-----+
    |grp_pu_comp_fu_90  |pu_comp  |        0|   4|  294|  231|    0|
    +-------------------+---------+---------+----+-----+-----+-----+
    |Total              |         |        0|   4|  294|  231|    0|
    +-------------------+---------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |                         Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |resA_U  |pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W  |       16|  0|   0|    0|  61278|   32|     1|      1960896|
    |resB_U  |pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W  |       16|  0|   0|    0|  61278|   32|     1|      1960896|
    +--------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                                                        |       32|  0|   0|    0| 122556|   64|     2|      3921792|
    +--------+--------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln164_fu_121_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln164_fu_109_p2  |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  17|           4|           3|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |Dbuf_ce0   |   9|          2|    1|          2|
    |ap_NS_fsm  |  37|          7|    1|          7|
    |i_fu_46    |   9|          2|    2|          4|
    |resA_ce0   |   9|          2|    1|          2|
    |resA_we0   |   9|          2|    1|          2|
    |resB_ce0   |   9|          2|    1|          2|
    |resB_we0   |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  91|         19|    8|         21|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |empty_46_reg_167                |  16|   0|   16|          0|
    |grp_pu_comp_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_46                         |   2|   0|    2|          0|
    |tile_value_load_reg_162         |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  57|   0|   57|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_VITIS_LOOP_164_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_VITIS_LOOP_164_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_VITIS_LOOP_164_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_VITIS_LOOP_164_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_VITIS_LOOP_164_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_VITIS_LOOP_164_1|  return value|
|tile_value_address0  |  out|    2|   ap_memory|                           tile_value|         array|
|tile_value_ce0       |  out|    1|   ap_memory|                           tile_value|         array|
|tile_value_q0        |   in|   32|   ap_memory|                           tile_value|         array|
|tile_y_address0      |  out|    2|   ap_memory|                               tile_y|         array|
|tile_y_ce0           |  out|    1|   ap_memory|                               tile_y|         array|
|tile_y_q0            |   in|   32|   ap_memory|                               tile_y|         array|
|Dbuf_address0        |  out|   16|   ap_memory|                                 Dbuf|         array|
|Dbuf_ce0             |  out|    1|   ap_memory|                                 Dbuf|         array|
|Dbuf_q0              |   in|   32|   ap_memory|                                 Dbuf|         array|
|trunc_ln             |   in|   30|     ap_none|                             trunc_ln|        scalar|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.24ns)   --->   "%resA = alloca i64 1" [src/spmm_device_fpga.cpp:162->src/spmm_device_fpga.cpp:222]   --->   Operation 10 'alloca' 'resA' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 11 [1/1] (1.24ns)   --->   "%resB = alloca i64 1" [src/spmm_device_fpga.cpp:162->src/spmm_device_fpga.cpp:222]   --->   Operation 11 'alloca' 'resB' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 1, i2 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_5 = load i2 %i" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 14 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.34ns)   --->   "%icmp_ln164 = icmp_eq  i2 %i_5, i2 3" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 16 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %for.inc22.split.i, void %pu_kernel.exit.exitStub" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 18 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_5_cast_i = zext i2 %i_5" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 19 'zext' 'i_5_cast_i' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tile_value_addr = getelementptr i32 %tile_value, i64 0, i64 %i_5_cast_i" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 20 'getelementptr' 'tile_value_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %i_5_cast_i" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 21 'getelementptr' 'tile_y_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 22 'load' 'tile_value_load' <Predicate = (!icmp_ln164)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 23 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 23 'load' 'tile_y_load' <Predicate = (!icmp_ln164)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln164 = add i2 %i_5, i2 1" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 24 'add' 'add_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln164 = store i2 %add_ln164, i2 %i" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 25 'store' 'store_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 27 [1/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 27 'load' 'tile_value_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 28 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 28 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %tile_y_load" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 29 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.53ns)   --->   "%call_ln165 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_46, i32 %Dbuf, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 30 'call' 'call_ln165' <Predicate = true> <Delay = 0.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln165 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_46, i32 %Dbuf, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:222]   --->   Operation 31 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 32 [2/2] (0.53ns)   --->   "%call_ln166 = call void @pu_comp, i32 %resB, i32 %tile_value_load, i16 %empty_46, i32 %Dbuf, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:166->src/spmm_device_fpga.cpp:222]   --->   Operation 32 'call' 'call_ln166' <Predicate = true> <Delay = 0.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 33 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln166 = call void @pu_comp, i32 %resB, i32 %tile_value_load, i16 %empty_46, i32 %Dbuf, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:166->src/spmm_device_fpga.cpp:222]   --->   Operation 34 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln164 = br void %for.inc22.i" [src/spmm_device_fpga.cpp:164->src/spmm_device_fpga.cpp:222]   --->   Operation 35 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tile_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tile_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0111111]
specmemcore_ln0    (specmemcore      ) [ 0000000]
trunc_ln_read      (read             ) [ 0011111]
resA               (alloca           ) [ 0011111]
resB               (alloca           ) [ 0011111]
store_ln0          (store            ) [ 0000000]
br_ln0             (br               ) [ 0000000]
i_5                (load             ) [ 0000000]
specpipeline_ln0   (specpipeline     ) [ 0000000]
icmp_ln164         (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
br_ln164           (br               ) [ 0000000]
i_5_cast_i         (zext             ) [ 0000000]
tile_value_addr    (getelementptr    ) [ 0001000]
tile_y_addr        (getelementptr    ) [ 0001000]
add_ln164          (add              ) [ 0000000]
store_ln164        (store            ) [ 0000000]
ret_ln0            (ret              ) [ 0000000]
tile_value_load    (load             ) [ 0000111]
tile_y_load        (load             ) [ 0000000]
empty_46           (trunc            ) [ 0000111]
call_ln165         (call             ) [ 0000000]
specloopname_ln164 (specloopname     ) [ 0000000]
call_ln166         (call             ) [ 0000000]
br_ln164           (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tile_value">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tile_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Dbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_comp"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="resA_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resA/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="resB_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resB/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="trunc_ln_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="30" slack="0"/>
<pin id="60" dir="0" index="1" bw="30" slack="0"/>
<pin id="61" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tile_value_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="2" slack="0"/>
<pin id="68" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_value_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tile_y_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="2" slack="0"/>
<pin id="75" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_load/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_pu_comp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="16" slack="0"/>
<pin id="95" dir="0" index="4" bw="32" slack="0"/>
<pin id="96" dir="0" index="5" bw="30" slack="2"/>
<pin id="97" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/3 call_ln166/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="2" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_5_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln164_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="2" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_5_cast_i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast_i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln164_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln164_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="1"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_46_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="144" class="1005" name="trunc_ln_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="2"/>
<pin id="146" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="tile_value_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="tile_y_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="tile_value_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_load "/>
</bind>
</comp>

<comp id="167" class="1005" name="empty_46_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="64" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="71" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="78" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="125"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="84" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="140"><net_src comp="46" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="147"><net_src comp="58" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="155"><net_src comp="64" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="160"><net_src comp="71" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="165"><net_src comp="78" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="170"><net_src comp="132" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="90" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pu_kernel_Pipeline_VITIS_LOOP_164_1 : tile_value | {2 3 }
	Port: pu_kernel_Pipeline_VITIS_LOOP_164_1 : tile_y | {2 3 }
	Port: pu_kernel_Pipeline_VITIS_LOOP_164_1 : Dbuf | {3 4 5 6 }
	Port: pu_kernel_Pipeline_VITIS_LOOP_164_1 : trunc_ln | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln164 : 1
		br_ln164 : 2
		i_5_cast_i : 1
		tile_value_addr : 2
		tile_y_addr : 2
		tile_value_load : 3
		tile_y_load : 3
		add_ln164 : 1
		store_ln164 : 2
	State 3
		empty_46 : 1
		call_ln165 : 2
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |     grp_pu_comp_fu_90    |    4    |  1.161  |   427   |   184   |
|----------|--------------------------|---------|---------|---------|---------|
|    add   |     add_ln164_fu_121     |    0    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|---------|
|   icmp   |     icmp_ln164_fu_109    |    0    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|---------|
|   read   | trunc_ln_read_read_fu_58 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   zext   |     i_5_cast_i_fu_115    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   trunc  |      empty_46_fu_132     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    4    |  1.161  |   427   |   201   |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|resA|   16   |    0   |    0   |    0   |
|resB|   16   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   32   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    empty_46_reg_167   |   16   |
|       i_reg_137       |    2   |
|tile_value_addr_reg_152|    2   |
|tile_value_load_reg_162|   32   |
|  tile_y_addr_reg_157  |    2   |
| trunc_ln_read_reg_144 |   30   |
+-----------------------+--------+
|         Total         |   84   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_84 |  p0  |   2  |   2  |    4   ||    9    |
| grp_pu_comp_fu_90 |  p2  |   2  |  32  |   64   ||    9    |
| grp_pu_comp_fu_90 |  p3  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  1.548  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    1   |   427  |   201  |    -   |
|   Memory  |   32   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   84   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |    4   |    2   |   511  |   237  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
