m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/simulation/modelsim
Esign_extender
Z1 w1742187111
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender.vhd
Z7 FC:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender.vhd
l0
L5
V?c60iJXV53mH;FiFGz6VH0
!s100 V@nH?G;8D<A>NY3`4eHaa3
Z8 OV;C;10.5b;63
31
Z9 !s110 1742187189
!i10b 1
Z10 !s108 1742187189.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender.vhd|
Z12 !s107 C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 13 sign_extender 0 22 ?c60iJXV53mH;FiFGz6VH0
l13
L12
Vj>lJ0^=RU8kU7fNBI7eK[0
!s100 _NXLN=[z0X1ZfhW<1n3E;0
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Esign_extender_tb
Z15 w1742187105
R2
R3
R4
R5
R0
Z16 8C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender_tb.vhd
Z17 FC:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender_tb.vhd
l0
L5
VDP@W]gM;mWKAY7EkS@2AF3
!s100 Qd^NW:hW:2oamTNd82:Ih3
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender_tb.vhd|
Z19 !s107 C:/Users/Matheus/Desktop/processor_mips_8bits/Sign_Extender/Sign_Extender_tb.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
R4
R5
DEx4 work 16 sign_extender_tb 0 22 DP@W]gM;mWKAY7EkS@2AF3
l21
L8
VWYkU>fYG2S^2zh9Hb>?KQ0
!s100 KJ]=5H6N<0Cfi``W9>HCJ0
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
