head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.05.28.16.39.50;	author yufeng;	state Exp;
branches;
next	1.1;

1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.47;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Correct the relocation names for R_AARCH64_TLSDESC_LD_PREL19 and R_AARCH64_TLSDESC_ADR_PAGE21.
@
text
@#objdump: -dr

.*:     file format .*

Disassembly of section \.text:

0000000000000000 <.*>:
   0:	90000000 	adrp	x0, 0 <var>
			0: R_AARCH64_TLSDESC_ADR_PAGE21	var
   4:	f9400001 	ldr	x1, \[x0\]
			4: R_AARCH64_TLSDESC_LD64_LO12_NC	var
   8:	91000000 	add	x0, x0, #0x0
			8: R_AARCH64_TLSDESC_ADD_LO12_NC	var
   c:	d63f0020 	blr	x1
			c: R_AARCH64_TLSDESC_CALL	var
  10:	90000000 	adrp	x0, 0 <var>
			10: R_AARCH64_TLSGD_ADR_PAGE21	var
  14:	91000000 	add	x0, x0, #0x0
			14: R_AARCH64_TLSGD_ADD_LO12_NC	var
  18:	94000000 	bl	0 <__tls_get_addr>
			18: R_AARCH64_CALL26	__tls_get_addr
  1c:	90000000 	adrp	x0, 0 <var>
			1c: R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21	var
  20:	f9400000 	ldr	x0, \[x0\]
			20: R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC	var
  24:	91000020 	add	x0, x1, #0x0
			24: R_AARCH64_TLSLE_ADD_TPREL_LO12	var
  28:	91400020 	add	x0, x1, #0x0, lsl #12
			28: R_AARCH64_TLSLE_ADD_TPREL_HI12	var
  2c:	91400020 	add	x0, x1, #0x0, lsl #12
			2c: R_AARCH64_TLSLE_ADD_TPREL_HI12	var
  30:	91000020 	add	x0, x1, #0x0
			30: R_AARCH64_TLSLE_ADD_TPREL_LO12_NC	var
@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@d9 1
a9 1
			0: R_AARCH64_TLSDESC_ADR_PAGE	var
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@

