|REG8withlpm
output[0] <= lpm_bustri0:inst1.tridata[0]
output[1] <= lpm_bustri0:inst1.tridata[1]
output[2] <= lpm_bustri0:inst1.tridata[2]
output[3] <= lpm_bustri0:inst1.tridata[3]
output[4] <= lpm_bustri0:inst1.tridata[4]
output[5] <= lpm_bustri0:inst1.tridata[5]
output[6] <= lpm_bustri0:inst1.tridata[6]
output[7] <= lpm_bustri0:inst1.tridata[7]
output[8] <= lpm_bustri0:inst1.tridata[8]
output[9] <= lpm_bustri0:inst1.tridata[9]
output[10] <= lpm_bustri0:inst1.tridata[10]
output[11] <= lpm_bustri0:inst1.tridata[11]
output[12] <= lpm_bustri0:inst1.tridata[12]
output[13] <= lpm_bustri0:inst1.tridata[13]
output[14] <= lpm_bustri0:inst1.tridata[14]
output[15] <= lpm_bustri0:inst1.tridata[15]
EN => lpm_bustri0:inst1.enabledt
clk => REG_AR8:inst.clk
data[0] => REG_AR8:inst.data[0]
data[1] => REG_AR8:inst.data[1]
data[2] => REG_AR8:inst.data[2]
data[3] => REG_AR8:inst.data[3]
data[4] => REG_AR8:inst.data[4]
data[5] => REG_AR8:inst.data[5]
data[6] => REG_AR8:inst.data[6]
data[7] => REG_AR8:inst.data[7]
data[8] => REG_AR8:inst.data[8]
data[9] => REG_AR8:inst.data[9]
data[10] => REG_AR8:inst.data[10]
data[11] => REG_AR8:inst.data[11]
data[12] => REG_AR8:inst.data[12]
data[13] => REG_AR8:inst.data[13]
data[14] => REG_AR8:inst.data[14]
data[15] => REG_AR8:inst.data[15]
sel[0] => REG_AR8:inst.sel[0]
sel[1] => REG_AR8:inst.sel[1]
sel[2] => REG_AR8:inst.sel[2]


|REG8withlpm|lpm_bustri0:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|REG8withlpm|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|REG8withlpm|REG_AR8:inst
data[0] => ramdata~18.DATAIN
data[0] => ramdata.DATAIN
data[1] => ramdata~17.DATAIN
data[1] => ramdata.DATAIN1
data[2] => ramdata~16.DATAIN
data[2] => ramdata.DATAIN2
data[3] => ramdata~15.DATAIN
data[3] => ramdata.DATAIN3
data[4] => ramdata~14.DATAIN
data[4] => ramdata.DATAIN4
data[5] => ramdata~13.DATAIN
data[5] => ramdata.DATAIN5
data[6] => ramdata~12.DATAIN
data[6] => ramdata.DATAIN6
data[7] => ramdata~11.DATAIN
data[7] => ramdata.DATAIN7
data[8] => ramdata~10.DATAIN
data[8] => ramdata.DATAIN8
data[9] => ramdata~9.DATAIN
data[9] => ramdata.DATAIN9
data[10] => ramdata~8.DATAIN
data[10] => ramdata.DATAIN10
data[11] => ramdata~7.DATAIN
data[11] => ramdata.DATAIN11
data[12] => ramdata~6.DATAIN
data[12] => ramdata.DATAIN12
data[13] => ramdata~5.DATAIN
data[13] => ramdata.DATAIN13
data[14] => ramdata~4.DATAIN
data[14] => ramdata.DATAIN14
data[15] => ramdata~3.DATAIN
data[15] => ramdata.DATAIN15
sel[0] => ramdata~2.DATAIN
sel[0] => ramdata.WADDR
sel[0] => ramdata.RADDR
sel[1] => ramdata~1.DATAIN
sel[1] => ramdata.WADDR1
sel[1] => ramdata.RADDR1
sel[2] => ramdata~0.DATAIN
sel[2] => ramdata.WADDR2
sel[2] => ramdata.RADDR2
clk => ramdata~19.CLK
clk => ramdata~0.CLK
clk => ramdata~1.CLK
clk => ramdata~2.CLK
clk => ramdata~3.CLK
clk => ramdata~4.CLK
clk => ramdata~5.CLK
clk => ramdata~6.CLK
clk => ramdata~7.CLK
clk => ramdata~8.CLK
clk => ramdata~9.CLK
clk => ramdata~10.CLK
clk => ramdata~11.CLK
clk => ramdata~12.CLK
clk => ramdata~13.CLK
clk => ramdata~14.CLK
clk => ramdata~15.CLK
clk => ramdata~16.CLK
clk => ramdata~17.CLK
clk => ramdata~18.CLK
clk => ramdata.CLK0
q[0] <= ramdata.DATAOUT
q[1] <= ramdata.DATAOUT1
q[2] <= ramdata.DATAOUT2
q[3] <= ramdata.DATAOUT3
q[4] <= ramdata.DATAOUT4
q[5] <= ramdata.DATAOUT5
q[6] <= ramdata.DATAOUT6
q[7] <= ramdata.DATAOUT7
q[8] <= ramdata.DATAOUT8
q[9] <= ramdata.DATAOUT9
q[10] <= ramdata.DATAOUT10
q[11] <= ramdata.DATAOUT11
q[12] <= ramdata.DATAOUT12
q[13] <= ramdata.DATAOUT13
q[14] <= ramdata.DATAOUT14
q[15] <= ramdata.DATAOUT15


