

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Wed Sep 21 14:53:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|      148|  0.360 us|  2.960 us|   19|  149|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_runTestAfterInit_fu_267  |runTestAfterInit  |      145|      145|  2.900 us|  2.900 us|    8|    8|  dataflow|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_393_2  |       16|       16|         2|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        9|    -|    6332|   7679|    0|
|Memory           |        1|    -|     128|     48|    0|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|     166|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    0|    6626|   7956|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       6|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+------+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+------------------+---------+----+------+------+-----+
    |control_s_axi_U              |control_s_axi     |        1|   0|   380|   444|    0|
    |gmem_m_axi_U                 |gmem_m_axi        |        0|   0|  1087|  1790|    0|
    |grp_runTestAfterInit_fu_267  |runTestAfterInit  |        8|   0|  4865|  5445|    0|
    +-----------------------------+------------------+---------+----+------+------+-----+
    |Total                        |                  |        9|   0|  6332|  7679|    0|
    +-----------------------------+------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |n_regions_V_U  |n_regions_V_RAM_AUTO_1R1W  |        1|  128|  48|    0|   128|    8|     1|         1024|
    +---------------+---------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  128|  48|    0|   128|    8|     1|         1024|
    +---------------+---------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_335_p2                                   |         +|   0|  0|  13|           4|           1|
    |outcomeInRam_fu_306_p2                          |         +|   0|  0|  71|          64|          15|
    |grp_runTestAfterInit_fu_267_toScheduler_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln393_fu_329_p2                            |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_267_ap_done     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_267_ap_ready    |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0| 101|          76|          25|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  37|          7|    1|          7|
    |ap_done               |   9|          2|    1|          2|
    |gmem_ARVALID          |   9|          2|    1|          2|
    |gmem_AWVALID          |   9|          2|    1|          2|
    |gmem_BREADY           |   9|          2|    1|          2|
    |gmem_RREADY           |   9|          2|    1|          2|
    |gmem_WVALID           |   9|          2|    1|          2|
    |i_fu_224              |   9|          2|    4|          8|
    |n_regions_V_address0  |  14|          3|    7|         21|
    |n_regions_V_ce0       |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 128|         27|   19|         51|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   6|   0|    6|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_267_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_267_ap_ready  |   1|   0|    1|          0|
    |contr_taskId_V_reg_357                            |  16|   0|   16|          0|
    |fsmstate                                          |   1|   0|    1|          0|
    |grp_runTestAfterInit_fu_267_ap_start_reg          |   1|   0|    1|          0|
    |i_fu_224                                          |   4|   0|    4|          0|
    |outcomeInRam_reg_362                              |  64|   0|   64|          0|
    |sharedMem_read_reg_352                            |  64|   0|   64|          0|
    |zext_ln393_reg_377                                |   4|   0|   64|         60|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 166|   0|  226|         60|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   19|          s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   19|          s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
|toScheduler_TDATA      |  out|    8|           axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|           axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|           axis|   toScheduler|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

