
## Verilog Digital Design Project

### Goal
To design and verify a digital logic module using Verilog.

### Tools
- Verilog HDL
- Simulation & waveform analysis

### What I Implemented
- RTL module
- Testbench for verification

### Key Learnings
- RTL fundamentals
- Importance of verification
