0.6
2019.1
May 24 2019
14:51:52
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_a.v,1588000498,systemVerilog,,,,AESL_automem_a,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_b.v,1588000498,systemVerilog,,,,AESL_automem_b,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_c.v,1588000498,systemVerilog,,,,AESL_automem_c,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_out_r.v,1588000498,systemVerilog,,,,AESL_automem_out_r,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6.autotb.v,1588000498,systemVerilog,,,,apatb_poly6_top,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6.v,1588000488,systemVerilog,,,,poly6,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_am_addmul_16s_8s_16s_32_1_1.v,1588000488,systemVerilog,,,,poly6_am_addmul_16s_8s_16s_32_1_1;poly6_am_addmul_16s_8s_16s_32_1_1_DSP48_5,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1.v,1588000488,systemVerilog,,,,poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1;poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1_DSP48_7,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1.v,1588000488,systemVerilog,,,,poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1;poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1_DSP48_4,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_10ns_16s_25_1_1.v,1588000488,systemVerilog,,,,poly6_mac_muladd_16s_10ns_16s_25_1_1;poly6_mac_muladd_16s_10ns_16s_25_1_1_DSP48_2,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_13ns_22s_28_1_1.v,1588000488,systemVerilog,,,,poly6_mac_muladd_16s_13ns_22s_28_1_1;poly6_mac_muladd_16s_13ns_22s_28_1_1_DSP48_3,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_20s_23ns_32_1_1.v,1588000488,systemVerilog,,,,poly6_mac_muladd_16s_20s_23ns_32_1_1;poly6_mac_muladd_16s_20s_23ns_32_1_1_DSP48_0,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_8ns_13ns_23_1_1.v,1588000488,systemVerilog,,,,poly6_mac_muladd_16s_8ns_13ns_23_1_1;poly6_mac_muladd_16s_8ns_13ns_23_1_1_DSP48_6,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mul_mul_16s_16s_32_1_1.v,1588000488,systemVerilog,,,,poly6_mul_mul_16s_16s_32_1_1;poly6_mul_mul_16s_16s_32_1_1_DSP48_1,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
