$date
	Sun Oct 23 04:58:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#842595
b10001 !
1"
#842598
b10001 &
b10001 %
1$
#842599
0"
#842602
b110100 &
b110100 %
#842606
b11010 &
b11010 %
#842610
b1101 &
b1101 %
#842614
b101000 &
b101000 %
#842618
b10100 &
b10100 %
#842622
b1010 &
b1010 %
#842626
b101 &
b101 %
#842630
b10000 &
b10000 %
#842634
b1000 &
b1000 %
#842638
b100 &
b100 %
#842642
b10 &
b10 %
#842646
b1 &
1#
b1 %
#842650
b0 &
b0 %
0#
0$
#1860356
b10000 !
1"
#1860358
b10000 &
b10000 %
1$
#1860359
0"
#1860362
b1000 &
b1000 %
#1860366
b100 &
b100 %
#1860370
b10 &
b10 %
#1860374
b1 &
1#
b1 %
#1860378
b0 &
b0 %
0#
0$
#2832799
b1001 !
1"
#2832802
b1001 &
b1001 %
1$
#2832803
0"
#2832806
b11100 &
b11100 %
#2832810
b1110 &
b1110 %
#2832814
b111 &
b111 %
#2832818
b10110 &
b10110 %
#2832822
b1011 &
b1011 %
#2832826
b100010 &
b100010 %
#2832830
b10001 &
b10001 %
#2832834
b110100 &
b110100 %
#2832838
b11010 &
b11010 %
#2832842
b1101 &
b1101 %
#2832846
b101000 &
b101000 %
#2832850
b10100 &
b10100 %
#2832854
b1010 &
b1010 %
#2832858
b101 &
b101 %
#2832862
b10000 &
b10000 %
#2832866
b1000 &
b1000 %
#2832870
b100 &
b100 %
#2832874
b10 &
b10 %
#2832878
b1 &
1#
b1 %
#2832882
b0 &
b0 %
0#
0$
#4500012
