<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Development\Project\melon-riscv\melon-riscv\src\top.v<br>
D:\Development\Project\melon-riscv\melon-riscv\src\clockworks.v<br>
D:\Development\Project\melon-riscv\melon-riscv\src\cpu.v<br>
D:\Development\Project\melon-riscv\melon-riscv\src\mem.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 17 16:50:38 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>soc</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 488.035MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 488.035MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 488.035MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 488.035MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 488.035MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 488.035MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 488.035MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>954</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>332</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>570</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>127</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>127</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>6</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1083(956 LUT, 127 ALU) / 20736</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>73 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>73 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 46</td>
<td>14%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_div/slow_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk_count_0_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_div/slow_clk</td>
<td>100.000(MHz)</td>
<td>78.338(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.620</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[18]</td>
</tr>
<tr>
<td>3.094</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/I0</td>
</tr>
<tr>
<td>3.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/F</td>
</tr>
<tr>
<td>4.085</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s1/I3</td>
</tr>
<tr>
<td>4.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_cpu/aluIn2_18_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_18_s/I1</td>
</tr>
<tr>
<td>5.500</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>5.535</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>5.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>5.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>5.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>5.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>5.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>5.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>5.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>5.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/SUM</td>
</tr>
<tr>
<td>6.655</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/I1</td>
</tr>
<tr>
<td>7.210</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/I0</td>
</tr>
<tr>
<td>8.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>9.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>9.666</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>10.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>10.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>10.964</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_2_s5/I2</td>
</tr>
<tr>
<td>11.891</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_2_s5/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_2_s3/S0</td>
</tr>
<tr>
<td>12.616</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_2_s3/O</td>
</tr>
<tr>
<td>13.090</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/PC_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu/PC_2_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu/PC_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.256, 41.289%; route: 5.214, 40.958%; tC2Q: 2.260, 17.753%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.620</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[18]</td>
</tr>
<tr>
<td>3.094</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/I0</td>
</tr>
<tr>
<td>3.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/F</td>
</tr>
<tr>
<td>4.085</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s1/I3</td>
</tr>
<tr>
<td>4.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_cpu/aluIn2_18_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_18_s/I1</td>
</tr>
<tr>
<td>5.500</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>5.535</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>5.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>5.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>5.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>5.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>5.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>5.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>5.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>5.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/SUM</td>
</tr>
<tr>
<td>6.655</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/I1</td>
</tr>
<tr>
<td>7.210</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/I0</td>
</tr>
<tr>
<td>8.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>9.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>9.666</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>10.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>10.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>10.964</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_3_s0/I2</td>
</tr>
<tr>
<td>11.891</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_3_s0/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/PC_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu/PC_3_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu/PC_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.005, 41.692%; route: 4.740, 39.483%; tC2Q: 2.260, 18.825%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.620</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[18]</td>
</tr>
<tr>
<td>3.094</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/I0</td>
</tr>
<tr>
<td>3.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/F</td>
</tr>
<tr>
<td>4.085</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s1/I3</td>
</tr>
<tr>
<td>4.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_cpu/aluIn2_18_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_18_s/I1</td>
</tr>
<tr>
<td>5.500</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>5.535</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>5.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>5.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>5.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>5.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>5.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>5.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>5.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>5.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/SUM</td>
</tr>
<tr>
<td>6.655</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/I1</td>
</tr>
<tr>
<td>7.210</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/I0</td>
</tr>
<tr>
<td>8.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>9.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>9.666</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>10.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>10.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>10.964</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_6_s0/I2</td>
</tr>
<tr>
<td>11.891</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_6_s0/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/PC_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu/PC_6_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu/PC_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.005, 41.692%; route: 4.740, 39.483%; tC2Q: 2.260, 18.825%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.620</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[18]</td>
</tr>
<tr>
<td>3.094</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/I0</td>
</tr>
<tr>
<td>3.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/F</td>
</tr>
<tr>
<td>4.085</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s1/I3</td>
</tr>
<tr>
<td>4.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_cpu/aluIn2_18_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_18_s/I1</td>
</tr>
<tr>
<td>5.500</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>5.535</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>5.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>5.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>5.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>5.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>5.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>5.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>5.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>5.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/SUM</td>
</tr>
<tr>
<td>6.655</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/I1</td>
</tr>
<tr>
<td>7.210</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/I0</td>
</tr>
<tr>
<td>8.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>9.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>9.666</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>10.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>10.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>10.964</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_8_s0/I2</td>
</tr>
<tr>
<td>11.891</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_8_s0/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/PC_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu/PC_8_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu/PC_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.005, 41.692%; route: 4.740, 39.483%; tC2Q: 2.260, 18.825%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/slow_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.620</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[18]</td>
</tr>
<tr>
<td>3.094</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/I0</td>
</tr>
<tr>
<td>3.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s2/F</td>
</tr>
<tr>
<td>4.085</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluIn2_18_s1/I3</td>
</tr>
<tr>
<td>4.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_cpu/aluIn2_18_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_18_s/I1</td>
</tr>
<tr>
<td>5.500</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>5.535</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>5.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>5.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>5.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>5.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>5.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>5.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>5.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>5.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>6.181</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_cpu/aluMinus_25_s/SUM</td>
</tr>
<tr>
<td>6.655</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/I1</td>
</tr>
<tr>
<td>7.210</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s9/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/I0</td>
</tr>
<tr>
<td>8.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>8.675</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>9.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>9.666</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>10.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>10.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>10.964</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_9_s0/I2</td>
</tr>
<tr>
<td>11.891</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/nextPC_9_s0/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_cpu/PC_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu/PC_9_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu/PC_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.005, 41.692%; route: 4.740, 39.483%; tC2Q: 2.260, 18.825%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
