#-- Synopsys, Inc.
#-- Version E-2010.09L-SP2
#-- Project file /usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/scratchproject.prs

#project files
add_file -verilog "/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/wb_resync.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/syscon.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/wb_spi.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/wb_arbiter.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/wb_writebuffer.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/spi_sbus.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/ts7500_top.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/tagmem.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/pll2.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/pll.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/coefficient_blockram.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/lattice_ram_16bit_4kbyte.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/coefficient_memwindow.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/logging_bram.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/lattice_ram_16bit_8kbyte.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/logging_memwindow.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/adc_buffer.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/biquad_filter_32bit.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/wb_biquad_interface_128.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/sigma_delta_buffer_filter.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/spi_module.v"
add_file -verilog "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/pga_control.v"


#implementation: "opencore"
impl -add /usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 3
set_option -num_startend_points 0
set_option -project_relative_includes 1
set_option -include_path /usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/
set_option -include_path /usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore

#device options
set_option -technology LATTICE-XP2
set_option -part LFXP2_5E
set_option -package TN144C
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "ts7500_top"

# mapper_options
set_option -frequency auto
set_option -auto_constrain_io 1
set_option -write_verilog 1
set_option -write_vhdl 1
set_option -resolve_multiple_driver 1

# Lattice XP
set_option -maxfan 100
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 0
set_option -forcegsr false
set_option -fixgatedclocks 0
set_option -fixgeneratedclocks 0
set_option -update_models_cp 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 1
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 0

#set result format/file last
project -result_file "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/ts7500_opencore.edi"

#set log file 
set_option log_file "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/ts7500_opencore.srf" 
impl -active "opencore"
