<stg><name>Layer_norm_Pipeline_VITIS_LOOP_273_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v131 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v131"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %v131

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc7:0 %v131_1 = load i4 %v131

]]></Node>
<StgValue><ssdm name="v131_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc7:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc7:2 %icmp_ln273 = icmp_eq  i4 %v131_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln273"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc7:4 %add_ln273 = add i4 %v131_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc7:5 %br_ln273 = br i1 %icmp_ln273, void %for.inc7.split, void %l_j10.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
for.inc7.split:0 %v131_cast = zext i4 %v131_1

]]></Node>
<StgValue><ssdm name="v131_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.split:1 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.split:2 %mean2_addr = getelementptr i32 %mean2, i64 0, i64 %v131_cast

]]></Node>
<StgValue><ssdm name="mean2_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc7.split:3 %store_ln274 = store i32 0, i4 %mean2_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.split:4 %store_ln273 = store i4 %add_ln273, i4 %v131

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
for.inc7.split:5 %br_ln273 = br void %for.inc7

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
l_j10.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="mean2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mean2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="v131" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="v131" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="v131" to="v131_1" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="39" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="40" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="42" from="p_str" to="specpipeline_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="43" from="v131_1" to="icmp_ln273" fromId="7" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="icmp_ln273" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_48" to="empty" fromId="48" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_48" to="empty" fromId="48" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_48" to="empty" fromId="48" toId="10">
</dataflow>
<dataflow id="52" from="v131_1" to="add_ln273" fromId="7" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="add_ln273" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="icmp_ln273" to="br_ln273" fromId="9" toId="12">
</dataflow>
<dataflow id="56" from="v131_1" to="v131_cast" fromId="7" toId="13">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopName" to="specloopname_ln273" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="empty_10" to="specloopname_ln273" fromId="59" toId="14">
</dataflow>
<dataflow id="61" from="mean2" to="mean2_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_62" to="mean2_addr" fromId="62" toId="15">
</dataflow>
<dataflow id="64" from="v131_cast" to="mean2_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln274" fromId="65" toId="16">
</dataflow>
<dataflow id="67" from="mean2_addr" to="store_ln274" fromId="15" toId="16">
</dataflow>
<dataflow id="68" from="add_ln273" to="store_ln273" fromId="11" toId="17">
</dataflow>
<dataflow id="69" from="v131" to="store_ln273" fromId="4" toId="17">
</dataflow>
<dataflow id="70" from="icmp_ln273" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
