Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 25 22:07:59 2024
| Host         : fedora running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mini_alu_timing_summary_routed.rpt -pb mini_alu_timing_summary_routed.pb -rpx mini_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : mini_alu
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 3.299ns (50.520%)  route 3.231ns (49.480%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 f  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.169     1.969    A_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.097     2.066 f  output[4]_INST_0_i_4/O
                         net (fo=3, routed)           0.623     2.689    generic_adder_alu/carry_2__2
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.097     2.786 r  output[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.439     4.224    output_OBUF[4]
    W10                  OBUF (Prop_obuf_I_O)         2.305     6.529 r  output[4]_INST_0/O
                         net (fo=0)                   0.000     6.529    output[4]
    W10                                                               r  output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 3.281ns (51.120%)  route 3.137ns (48.880%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.169     1.969    A_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.097     2.066 r  output[4]_INST_0_i_4/O
                         net (fo=3, routed)           0.625     2.691    generic_adder_alu/carry_2__2
    SLICE_X1Y10          LUT4 (Prop_lut4_I3_O)        0.097     2.788 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.343     4.131    output_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         2.287     6.418 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     6.418    output[3]
    W9                                                                r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.305ns (55.490%)  route 2.651ns (44.510%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.169     1.969    A_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.097     2.066 r  output[4]_INST_0_i_4/O
                         net (fo=3, routed)           0.239     2.305    generic_adder_alu/carry_2__2
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.097     2.402 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.243     3.644    output_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.311     5.955 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     5.955    output[2]
    U9                                                                r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 3.327ns (58.105%)  route 2.399ns (41.895%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.800     0.800 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.169     1.969    A_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.100     2.069 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.230     3.298    output_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         2.427     5.725 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     5.725    output[1]
    U8                                                                r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.281ns (57.779%)  route 2.397ns (42.221%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y13                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  B_IBUF[0]_inst/O
                         net (fo=7, routed)           1.044     1.927    B_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.097     2.024 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.353     3.377    output_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         2.301     5.678 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     5.678    output[0]
    W11                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.421ns (64.862%)  route 0.770ns (35.138%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.419     0.591    B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.636 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.351     0.986    output_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.190 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     2.190    output[2]
    U9                                                                r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.482ns (66.381%)  route 0.750ns (33.619%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.403     0.588    A_IBUF[0]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.048     0.636 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.348     0.983    output_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.249     2.232 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     2.232    output[1]
    U8                                                                r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.444ns (62.580%)  route 0.863ns (37.420%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.467     0.685    A_IBUF[2]
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.396     1.127    output_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         1.180     2.307 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     2.307    output[3]
    W9                                                                r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.463ns (62.350%)  route 0.883ns (37.650%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.426     0.646    A_IBUF[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.045     0.691 r  output[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.458     1.149    output_OBUF[4]
    W10                  OBUF (Prop_obuf_I_O)         1.198     2.347 r  output[4]_INST_0/O
                         net (fo=0)                   0.000     2.347    output[4]
    W10                                                               r  output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.424ns (59.928%)  route 0.952ns (40.072%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.541     0.726    A_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.771 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.411     1.182    output_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         1.194     2.376 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     2.376    output[0]
    W11                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------





