$date
	Wed Apr 17 23:07:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DataMem_tb $end
$var wire 32 ! Data_o [31:0] $end
$var reg 32 " Address_i [31:0] $end
$var reg 1 # ReadEn_i $end
$var reg 32 $ WriteData_i [31:0] $end
$var reg 1 % WriteEn_i $end
$var reg 1 & clk_i $end
$scope module dut $end
$var wire 32 ' Address_i [31:0] $end
$var wire 1 # ReadEn_i $end
$var wire 32 ( WriteData_i [31:0] $end
$var wire 1 % WriteEn_i $end
$var wire 1 & clk $end
$var wire 32 ) DataMemory_0 [31:0] $end
$var reg 32 * Data_o [31:0] $end
$upscope $end
$scope task toggle_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b10101110 )
b10101110 (
b0 '
1&
1%
b10101110 $
0#
b0 "
bx !
$end
#40
0&
#50
0%
1#
b11111111 $
b11111111 (
1&
#90
b10101110 !
b10101110 *
0&
#100
b11011010 )
1%
b11011010 $
b11011010 (
1&
#140
b11011010 !
b11011010 *
0&
#150
1&
