---
title: Home
layout: home
nav_order: 1
---

# Digital Circuit Design
## ECE 2612 - Spring 2026

This comprehensive course covers digital circuit design from fundamental concepts through advanced FPGA implementation. Students will master Boolean algebra, combinational and sequential logic design, Verilog HDL programming, and hands-on FPGA development using industry-standard tools.

## Course Overview

Learn to design, analyze, and implement digital systems using modern hardware description languages and FPGA development boards. This course emphasizes both theoretical foundations and practical implementation skills essential for computer engineering and embedded systems careers.

### What You'll Learn

- **Digital Logic Fundamentals**: Boolean algebra, logic gates, and truth tables
- **Combinational Circuits**: Multiplexers, decoders, adders, and ALU design  
- **Verilog HDL**: Hardware description language for digital design
- **Sequential Logic**: Flip-flops, counters, shift registers, and state machines
- **Memory Systems**: RAM, ROM, and FIFO implementations
- **Advanced Topics**: Pipelining, clock domain crossing, and optimization
- **FPGA Implementation**: Hands-on design with Intel Quartus and DE10-Lite board

## Course Contents

### [üìò Course Syllabus](docs/syllabus/)
Complete course policies, grading, and schedule

### [üöÄ Getting Started](docs/preparation/)
Software installation, board setup, and first FPGA project

### [üìö Course Modules](docs/modules/)
12 comprehensive modules covering all topics

### [üß™ Lab Resources](docs/labs/)
Hands-on laboratory exercises and projects

### [üìù Assignments](docs/assignments/)
Weekly assignments with detailed requirements

### [üìñ Resources](docs/resources/)
Additional learning materials, references, and tools

### [‚ùì FAQ & Help](docs/faq/)
Common questions and troubleshooting guide

---

## Quick Links

- **Canvas**: [Course Page](#)
- **Quartus Download**: [Intel FPGA](https://www.intel.com/content/www/us/en/software-kit/785086/)
- **Draw.io**: [Block Diagrams](https://app.diagrams.net/)
- **HDLBits**: [Verilog Practice](https://hdlbits.01xz.net/)

---

## Course Information

**Instructor**: [Your Name]  
**Office Hours**: [Days/Times]  
**Email**: [Your Email]  
**Semester**: Spring 2026  
**Credits**: 4  

---

## Prerequisites

- Basic programming knowledge
- Calculus I
- Understanding of binary numbers (helpful but not required)

---

## Required Materials

### Hardware
- **FPGA Board**: DE10-Lite (Terasic) or simulation-only option
- **Computer**: Windows/Linux/Mac with 8GB+ RAM, 20GB disk space
- **USB Cable**: For board programming

### Software (All Free)
- **Intel Quartus Prime Lite Edition** (23.1std or later)
- **ModelSim** (included with Quartus)
- **Draw.io** or **Lucidchart** (for diagrams)
- **Text Editor**: VS Code recommended

### Textbook
- **Required**: *Digital Design and Computer Architecture* by Harris & Harris
- **Recommended**: *Verilog HDL* by Samir Palnitkar

---

## Grading

| Component | Weight |
|-----------|--------|
| Module Assignments (11) | 35% |
| Midterm Exam 1 | 15% |
| Midterm Exam 2 | 15% |
| Final Exam | 25% |
| Final Project | 10% |

---

## Schedule Overview

| Weeks | Topic | Key Concepts |
|-------|-------|--------------|
| 1 | Introduction & Setup | FPGA tools, first project |
| 1-2 | Digital Logic Fundamentals | Boolean algebra, gates, truth tables |
| 2-3 | Combinational Logic | MUX, decoders, K-maps, adders |
| 4 | Verilog HDL | Syntax, testbenches, simulation |
| 5 | Number Systems | Binary, hex, 2's complement, BCD |
| 6 | Binary Arithmetic | ALU design, arithmetic circuits |
| 7-8 | Latches & Flip-Flops | Sequential storage, timing analysis |
| 8-9 | Sequential Design | State machines, analysis & synthesis |
| 10 | Counters & Registers | Specialized sequential circuits |
| 11-12 | Finite State Machines | Controller design, datapath+control |
| 13 | Memory Systems | RAM, ROM, FIFO, cache |
| 14 | Advanced Topics | CDC, pipelining, optimization |
| 15 | Final Project | Complete system demonstration |

---

## Important Dates

- **First Day**: [Date]
- **Midterm 1**: Week 7
- **Midterm 2**: Week 11  
- **Project Proposal**: Week 10
- **Final Project**: Week 15
- **Final Exam**: Finals Week

---

## Academic Integrity

All students must uphold the highest standards of academic integrity. Collaboration on concepts is encouraged, but submitted work must be your own. Violations will be reported to university administration.

---

## Contact & Support

- **Canvas**: Primary communication platform
- **Office Hours**: Best for individual help
- **Discussion Board**: For course-related questions
- **Email**: For private concerns

---

*Welcome to Digital Circuit Design! Let's build something amazing together!* üöÄ
