/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue May  3 15:23:06 2016
 *                 Full Compile MD5 Checksum  1da1c3226a9ac5d06cc27c06c1aefe52
 *                     (minus title and desc)
 *                 MD5 Checksum               a58ec1309d39852a0c8fb54050da5f77
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     930
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
********************************************************************************/

#ifndef BCHP_UFE_MISC_H__
#define BCHP_UFE_MISC_H__

/***************************************************************************
 *UFE_MISC - UFE Misc Register Set (including DPM, AAGC, IRQ, TP)
 ***************************************************************************/
#define BCHP_UFE_MISC_REVID                    0x04000600 /* [RO] Revision ID Register */
#define BCHP_UFE_MISC_CTRL                     0x04000604 /* [RW] Master clkgen/datapath resets & Misc control bits for final VID/HBU */
#define BCHP_UFE_MISC_CTRL_SEL                 0x0400062c /* [RW] DPM/CLIP/AAGC input source select */
#define BCHP_UFE_MISC_DPM                      0x04000630 /* [RW] DPM register for control signals */
#define BCHP_UFE_MISC_DPM_DCI                  0x04000634 /* [RW] DPM DC Canceller I Integrator Value */
#define BCHP_UFE_MISC_DPM_DCQ                  0x04000638 /* [RW] DPM DC Canceller Q Integrator Value */
#define BCHP_UFE_MISC_DPMK2                    0x0400063c /* [RW] DPM Register for Control Signals */
#define BCHP_UFE_MISC_DPM_DCK2I                0x04000640 /* [RW] DPM DC Canceller I Integrator Value */
#define BCHP_UFE_MISC_DPM_DCK2Q                0x04000644 /* [RW] DPM DC Canceller Q Integrator Value */
#define BCHP_UFE_MISC_CLIP_CTRL                0x04000648 /* [RW] Clip Detector Control Register */
#define BCHP_UFE_MISC_CLIP_THRI                0x0400064c /* [RW] Clip Detector Threshold Value for Channel I */
#define BCHP_UFE_MISC_CLIP_THRQ                0x04000650 /* [RW] Clip Detector Threshold Value for Channel Q */
#define BCHP_UFE_MISC_CLIP_CNTI                0x04000654 /* [RW] Clip Detector Counter Value for Channel I */
#define BCHP_UFE_MISC_CLIP_CNTQ                0x04000658 /* [RW] Clip Detector Counter Value for Channel Q */
#define BCHP_UFE_MISC_AGC_CTRL                 0x0400065c /* [RW] Analog AGC Control Register */
#define BCHP_UFE_MISC_AGC_THRES                0x04000660 /* [RW] Analog AGC Loop Threshold */
#define BCHP_UFE_MISC_AGC_DSFIX                0x04000664 /* [RW] Analog AGC Delta Sigma Fixed Control Word */
#define BCHP_UFE_MISC_AGC_INT_UT               0x04000668 /* [RW] Analog AGC Integrator Upper Limit */
#define BCHP_UFE_MISC_AGC_INT_LT               0x0400066c /* [RW] Analog AGC Integrator Lower Limit */
#define BCHP_UFE_MISC_AGC_INT                  0x04000670 /* [RW] Analog AGC Integrator */
#define BCHP_UFE_MISC_AGC_INT_DS               0x04000674 /* [RO] Analog AGC Delta Sigma Integrator */
#define BCHP_UFE_MISC_AGC_STS                  0x04000678 /* [RO] Analog AGC Status Register */
#define BCHP_UFE_MISC_CRC_EN                   0x04000694 /* [RW] CRC enable register */
#define BCHP_UFE_MISC_CRC                      0x04000698 /* [RO] CRC signature analyzer register */
#define BCHP_UFE_MISC_TP                       0x0400069c /* [RW] Master TP control */
#define BCHP_UFE_MISC_TP2                      0x040006a0 /* [RW] Master TP control2 */
#define BCHP_UFE_MISC_TP_THRES                 0x040006a4 /* [RW] Threshold levels for testport output comparator */
#define BCHP_UFE_MISC_TP_PWR                   0x040006a8 /* [RO] Avgerage power selected testport output (only for 540 MHz signals) */
#define BCHP_UFE_MISC_RC_CONFIG                0x040006d0 /* [RW] RC count configuration */
#define BCHP_UFE_MISC_RC_STATUS                0x040006d4 /* [RO] RC count status */
#define BCHP_UFE_MISC_TPCAP_CTRL               0x040006d8 /* [RW] TP capture control */
#define BCHP_UFE_MISC_TPCAP_STATUS             0x040006dc /* [RO] TP capture status */

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* UFE_MISC :: REVID :: reserved0 [31:16] */
#define BCHP_UFE_MISC_REVID_reserved0_MASK                       0xffff0000
#define BCHP_UFE_MISC_REVID_reserved0_SHIFT                      16

/* UFE_MISC :: REVID :: REVID [15:00] */
#define BCHP_UFE_MISC_REVID_REVID_MASK                           0x0000ffff
#define BCHP_UFE_MISC_REVID_REVID_SHIFT                          0
#define BCHP_UFE_MISC_REVID_REVID_DEFAULT                        0x00000107

/***************************************************************************
 *CTRL - Master clkgen/datapath resets & Misc control bits for final VID/HBU
 ***************************************************************************/
/* UFE_MISC :: CTRL :: reserved0 [31:10] */
#define BCHP_UFE_MISC_CTRL_reserved0_MASK                        0xfffffc00
#define BCHP_UFE_MISC_CTRL_reserved0_SHIFT                       10

/* UFE_MISC :: CTRL :: reserved_for_eco1 [09:00] */
#define BCHP_UFE_MISC_CTRL_reserved_for_eco1_MASK                0x000003ff
#define BCHP_UFE_MISC_CTRL_reserved_for_eco1_SHIFT               0
#define BCHP_UFE_MISC_CTRL_reserved_for_eco1_DEFAULT             0x00000000

/***************************************************************************
 *CTRL_SEL - DPM/CLIP/AAGC input source select
 ***************************************************************************/
/* UFE_MISC :: CTRL_SEL :: reserved0 [31:11] */
#define BCHP_UFE_MISC_CTRL_SEL_reserved0_MASK                    0xfffff800
#define BCHP_UFE_MISC_CTRL_SEL_reserved0_SHIFT                   11

/* UFE_MISC :: CTRL_SEL :: AAGC_DIN_SEL [10:08] */
#define BCHP_UFE_MISC_CTRL_SEL_AAGC_DIN_SEL_MASK                 0x00000700
#define BCHP_UFE_MISC_CTRL_SEL_AAGC_DIN_SEL_SHIFT                8
#define BCHP_UFE_MISC_CTRL_SEL_AAGC_DIN_SEL_DEFAULT              0x00000000

/* UFE_MISC :: CTRL_SEL :: reserved1 [07:07] */
#define BCHP_UFE_MISC_CTRL_SEL_reserved1_MASK                    0x00000080
#define BCHP_UFE_MISC_CTRL_SEL_reserved1_SHIFT                   7

/* UFE_MISC :: CTRL_SEL :: CLIP_DIN_SEL [06:04] */
#define BCHP_UFE_MISC_CTRL_SEL_CLIP_DIN_SEL_MASK                 0x00000070
#define BCHP_UFE_MISC_CTRL_SEL_CLIP_DIN_SEL_SHIFT                4
#define BCHP_UFE_MISC_CTRL_SEL_CLIP_DIN_SEL_DEFAULT              0x00000000

/* UFE_MISC :: CTRL_SEL :: reserved_for_eco2 [03:03] */
#define BCHP_UFE_MISC_CTRL_SEL_reserved_for_eco2_MASK            0x00000008
#define BCHP_UFE_MISC_CTRL_SEL_reserved_for_eco2_SHIFT           3
#define BCHP_UFE_MISC_CTRL_SEL_reserved_for_eco2_DEFAULT         0x00000000

/* UFE_MISC :: CTRL_SEL :: DPM_DIN_SEL [02:00] */
#define BCHP_UFE_MISC_CTRL_SEL_DPM_DIN_SEL_MASK                  0x00000007
#define BCHP_UFE_MISC_CTRL_SEL_DPM_DIN_SEL_SHIFT                 0
#define BCHP_UFE_MISC_CTRL_SEL_DPM_DIN_SEL_DEFAULT               0x00000000

/***************************************************************************
 *DPM - DPM register for control signals
 ***************************************************************************/
/* UFE_MISC :: DPM :: DPMDC_FRZ [31:31] */
#define BCHP_UFE_MISC_DPM_DPMDC_FRZ_MASK                         0x80000000
#define BCHP_UFE_MISC_DPM_DPMDC_FRZ_SHIFT                        31
#define BCHP_UFE_MISC_DPM_DPMDC_FRZ_DEFAULT                      0x00000001

/* UFE_MISC :: DPM :: reserved0 [30:30] */
#define BCHP_UFE_MISC_DPM_reserved0_MASK                         0x40000000
#define BCHP_UFE_MISC_DPM_reserved0_SHIFT                        30

/* UFE_MISC :: DPM :: DPMDCBYP [29:29] */
#define BCHP_UFE_MISC_DPM_DPMDCBYP_MASK                          0x20000000
#define BCHP_UFE_MISC_DPM_DPMDCBYP_SHIFT                         29
#define BCHP_UFE_MISC_DPM_DPMDCBYP_DEFAULT                       0x00000001

/* UFE_MISC :: DPM :: DPMCMULTBYP [28:28] */
#define BCHP_UFE_MISC_DPM_DPMCMULTBYP_MASK                       0x10000000
#define BCHP_UFE_MISC_DPM_DPMCMULTBYP_SHIFT                      28
#define BCHP_UFE_MISC_DPM_DPMCMULTBYP_DEFAULT                    0x00000000

/* UFE_MISC :: DPM :: DPMFCW [27:04] */
#define BCHP_UFE_MISC_DPM_DPMFCW_MASK                            0x0ffffff0
#define BCHP_UFE_MISC_DPM_DPMFCW_SHIFT                           4
#define BCHP_UFE_MISC_DPM_DPMFCW_DEFAULT                         0x00000000

/* UFE_MISC :: DPM :: DPMDCRST [03:03] */
#define BCHP_UFE_MISC_DPM_DPMDCRST_MASK                          0x00000008
#define BCHP_UFE_MISC_DPM_DPMDCRST_SHIFT                         3
#define BCHP_UFE_MISC_DPM_DPMDCRST_DEFAULT                       0x00000000

/* UFE_MISC :: DPM :: DPMNOTCHBWC [02:00] */
#define BCHP_UFE_MISC_DPM_DPMNOTCHBWC_MASK                       0x00000007
#define BCHP_UFE_MISC_DPM_DPMNOTCHBWC_SHIFT                      0
#define BCHP_UFE_MISC_DPM_DPMNOTCHBWC_DEFAULT                    0x00000000

/***************************************************************************
 *DPM_DCI - DPM DC Canceller I Integrator Value
 ***************************************************************************/
/* UFE_MISC :: DPM_DCI :: DCIVAL [31:00] */
#define BCHP_UFE_MISC_DPM_DCI_DCIVAL_MASK                        0xffffffff
#define BCHP_UFE_MISC_DPM_DCI_DCIVAL_SHIFT                       0
#define BCHP_UFE_MISC_DPM_DCI_DCIVAL_DEFAULT                     0x00000000

/***************************************************************************
 *DPM_DCQ - DPM DC Canceller Q Integrator Value
 ***************************************************************************/
/* UFE_MISC :: DPM_DCQ :: DCQVAL [31:00] */
#define BCHP_UFE_MISC_DPM_DCQ_DCQVAL_MASK                        0xffffffff
#define BCHP_UFE_MISC_DPM_DCQ_DCQVAL_SHIFT                       0
#define BCHP_UFE_MISC_DPM_DCQ_DCQVAL_DEFAULT                     0x00000000

/***************************************************************************
 *DPMK2 - DPM Register for Control Signals
 ***************************************************************************/
/* UFE_MISC :: DPMK2 :: reserved0 [31:04] */
#define BCHP_UFE_MISC_DPMK2_reserved0_MASK                       0xfffffff0
#define BCHP_UFE_MISC_DPMK2_reserved0_SHIFT                      4

/* UFE_MISC :: DPMK2 :: DPMK2DCFRZ [03:03] */
#define BCHP_UFE_MISC_DPMK2_DPMK2DCFRZ_MASK                      0x00000008
#define BCHP_UFE_MISC_DPMK2_DPMK2DCFRZ_SHIFT                     3
#define BCHP_UFE_MISC_DPMK2_DPMK2DCFRZ_DEFAULT                   0x00000001

/* UFE_MISC :: DPMK2 :: DPMK2DCRST [02:02] */
#define BCHP_UFE_MISC_DPMK2_DPMK2DCRST_MASK                      0x00000004
#define BCHP_UFE_MISC_DPMK2_DPMK2DCRST_SHIFT                     2
#define BCHP_UFE_MISC_DPMK2_DPMK2DCRST_DEFAULT                   0x00000000

/* UFE_MISC :: DPMK2 :: DPMK2NOTCHBWC [01:00] */
#define BCHP_UFE_MISC_DPMK2_DPMK2NOTCHBWC_MASK                   0x00000003
#define BCHP_UFE_MISC_DPMK2_DPMK2NOTCHBWC_SHIFT                  0
#define BCHP_UFE_MISC_DPMK2_DPMK2NOTCHBWC_DEFAULT                0x00000000

/***************************************************************************
 *DPM_DCK2I - DPM DC Canceller I Integrator Value
 ***************************************************************************/
/* UFE_MISC :: DPM_DCK2I :: DCIVAL [31:00] */
#define BCHP_UFE_MISC_DPM_DCK2I_DCIVAL_MASK                      0xffffffff
#define BCHP_UFE_MISC_DPM_DCK2I_DCIVAL_SHIFT                     0
#define BCHP_UFE_MISC_DPM_DCK2I_DCIVAL_DEFAULT                   0x00000000

/***************************************************************************
 *DPM_DCK2Q - DPM DC Canceller Q Integrator Value
 ***************************************************************************/
/* UFE_MISC :: DPM_DCK2Q :: DCQVAL [31:00] */
#define BCHP_UFE_MISC_DPM_DCK2Q_DCQVAL_MASK                      0xffffffff
#define BCHP_UFE_MISC_DPM_DCK2Q_DCQVAL_SHIFT                     0
#define BCHP_UFE_MISC_DPM_DCK2Q_DCQVAL_DEFAULT                   0x00000000

/***************************************************************************
 *CLIP_CTRL - Clip Detector Control Register
 ***************************************************************************/
/* UFE_MISC :: CLIP_CTRL :: reserved0 [31:02] */
#define BCHP_UFE_MISC_CLIP_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_UFE_MISC_CLIP_CTRL_reserved0_SHIFT                  2

/* UFE_MISC :: CLIP_CTRL :: START_I [01:01] */
#define BCHP_UFE_MISC_CLIP_CTRL_START_I_MASK                     0x00000002
#define BCHP_UFE_MISC_CLIP_CTRL_START_I_SHIFT                    1
#define BCHP_UFE_MISC_CLIP_CTRL_START_I_DEFAULT                  0x00000000

/* UFE_MISC :: CLIP_CTRL :: START_Q [00:00] */
#define BCHP_UFE_MISC_CLIP_CTRL_START_Q_MASK                     0x00000001
#define BCHP_UFE_MISC_CLIP_CTRL_START_Q_SHIFT                    0
#define BCHP_UFE_MISC_CLIP_CTRL_START_Q_DEFAULT                  0x00000000

/***************************************************************************
 *CLIP_THRI - Clip Detector Threshold Value for Channel I
 ***************************************************************************/
/* UFE_MISC :: CLIP_THRI :: reserved0 [31:28] */
#define BCHP_UFE_MISC_CLIP_THRI_reserved0_MASK                   0xf0000000
#define BCHP_UFE_MISC_CLIP_THRI_reserved0_SHIFT                  28

/* UFE_MISC :: CLIP_THRI :: NEG [27:16] */
#define BCHP_UFE_MISC_CLIP_THRI_NEG_MASK                         0x0fff0000
#define BCHP_UFE_MISC_CLIP_THRI_NEG_SHIFT                        16
#define BCHP_UFE_MISC_CLIP_THRI_NEG_DEFAULT                      0x00000000

/* UFE_MISC :: CLIP_THRI :: reserved1 [15:12] */
#define BCHP_UFE_MISC_CLIP_THRI_reserved1_MASK                   0x0000f000
#define BCHP_UFE_MISC_CLIP_THRI_reserved1_SHIFT                  12

/* UFE_MISC :: CLIP_THRI :: POS [11:00] */
#define BCHP_UFE_MISC_CLIP_THRI_POS_MASK                         0x00000fff
#define BCHP_UFE_MISC_CLIP_THRI_POS_SHIFT                        0
#define BCHP_UFE_MISC_CLIP_THRI_POS_DEFAULT                      0x00000000

/***************************************************************************
 *CLIP_THRQ - Clip Detector Threshold Value for Channel Q
 ***************************************************************************/
/* UFE_MISC :: CLIP_THRQ :: reserved0 [31:28] */
#define BCHP_UFE_MISC_CLIP_THRQ_reserved0_MASK                   0xf0000000
#define BCHP_UFE_MISC_CLIP_THRQ_reserved0_SHIFT                  28

/* UFE_MISC :: CLIP_THRQ :: NEG [27:16] */
#define BCHP_UFE_MISC_CLIP_THRQ_NEG_MASK                         0x0fff0000
#define BCHP_UFE_MISC_CLIP_THRQ_NEG_SHIFT                        16
#define BCHP_UFE_MISC_CLIP_THRQ_NEG_DEFAULT                      0x00000000

/* UFE_MISC :: CLIP_THRQ :: reserved1 [15:12] */
#define BCHP_UFE_MISC_CLIP_THRQ_reserved1_MASK                   0x0000f000
#define BCHP_UFE_MISC_CLIP_THRQ_reserved1_SHIFT                  12

/* UFE_MISC :: CLIP_THRQ :: POS [11:00] */
#define BCHP_UFE_MISC_CLIP_THRQ_POS_MASK                         0x00000fff
#define BCHP_UFE_MISC_CLIP_THRQ_POS_SHIFT                        0
#define BCHP_UFE_MISC_CLIP_THRQ_POS_DEFAULT                      0x00000000

/***************************************************************************
 *CLIP_CNTI - Clip Detector Counter Value for Channel I
 ***************************************************************************/
/* UFE_MISC :: CLIP_CNTI :: reserved0 [31:24] */
#define BCHP_UFE_MISC_CLIP_CNTI_reserved0_MASK                   0xff000000
#define BCHP_UFE_MISC_CLIP_CNTI_reserved0_SHIFT                  24

/* UFE_MISC :: CLIP_CNTI :: CNT [23:00] */
#define BCHP_UFE_MISC_CLIP_CNTI_CNT_MASK                         0x00ffffff
#define BCHP_UFE_MISC_CLIP_CNTI_CNT_SHIFT                        0
#define BCHP_UFE_MISC_CLIP_CNTI_CNT_DEFAULT                      0x00000000

/***************************************************************************
 *CLIP_CNTQ - Clip Detector Counter Value for Channel Q
 ***************************************************************************/
/* UFE_MISC :: CLIP_CNTQ :: reserved0 [31:24] */
#define BCHP_UFE_MISC_CLIP_CNTQ_reserved0_MASK                   0xff000000
#define BCHP_UFE_MISC_CLIP_CNTQ_reserved0_SHIFT                  24

/* UFE_MISC :: CLIP_CNTQ :: CNT [23:00] */
#define BCHP_UFE_MISC_CLIP_CNTQ_CNT_MASK                         0x00ffffff
#define BCHP_UFE_MISC_CLIP_CNTQ_CNT_SHIFT                        0
#define BCHP_UFE_MISC_CLIP_CNTQ_CNT_DEFAULT                      0x00000000

/***************************************************************************
 *AGC_CTRL - Analog AGC Control Register
 ***************************************************************************/
/* UFE_MISC :: AGC_CTRL :: TPOUT_SEL [31:29] */
#define BCHP_UFE_MISC_AGC_CTRL_TPOUT_SEL_MASK                    0xe0000000
#define BCHP_UFE_MISC_AGC_CTRL_TPOUT_SEL_SHIFT                   29
#define BCHP_UFE_MISC_AGC_CTRL_TPOUT_SEL_DEFAULT                 0x00000000

/* UFE_MISC :: AGC_CTRL :: reserved0 [28:21] */
#define BCHP_UFE_MISC_AGC_CTRL_reserved0_MASK                    0x1fe00000
#define BCHP_UFE_MISC_AGC_CTRL_reserved0_SHIFT                   21

/* UFE_MISC :: AGC_CTRL :: BW [20:16] */
#define BCHP_UFE_MISC_AGC_CTRL_BW_MASK                           0x001f0000
#define BCHP_UFE_MISC_AGC_CTRL_BW_SHIFT                          16
#define BCHP_UFE_MISC_AGC_CTRL_BW_DEFAULT                        0x00000000

/* UFE_MISC :: AGC_CTRL :: reserved1 [15:11] */
#define BCHP_UFE_MISC_AGC_CTRL_reserved1_MASK                    0x0000f800
#define BCHP_UFE_MISC_AGC_CTRL_reserved1_SHIFT                   11

/* UFE_MISC :: AGC_CTRL :: SEL_EN [10:10] */
#define BCHP_UFE_MISC_AGC_CTRL_SEL_EN_MASK                       0x00000400
#define BCHP_UFE_MISC_AGC_CTRL_SEL_EN_SHIFT                      10
#define BCHP_UFE_MISC_AGC_CTRL_SEL_EN_DEFAULT                    0x00000000

/* UFE_MISC :: AGC_CTRL :: INV_MSB [09:09] */
#define BCHP_UFE_MISC_AGC_CTRL_INV_MSB_MASK                      0x00000200
#define BCHP_UFE_MISC_AGC_CTRL_INV_MSB_SHIFT                     9
#define BCHP_UFE_MISC_AGC_CTRL_INV_MSB_DEFAULT                   0x00000000

/* UFE_MISC :: AGC_CTRL :: INV_THRC [08:08] */
#define BCHP_UFE_MISC_AGC_CTRL_INV_THRC_MASK                     0x00000100
#define BCHP_UFE_MISC_AGC_CTRL_INV_THRC_SHIFT                    8
#define BCHP_UFE_MISC_AGC_CTRL_INV_THRC_DEFAULT                  0x00000000

/* UFE_MISC :: AGC_CTRL :: reserved2 [07:06] */
#define BCHP_UFE_MISC_AGC_CTRL_reserved2_MASK                    0x000000c0
#define BCHP_UFE_MISC_AGC_CTRL_reserved2_SHIFT                   6

/* UFE_MISC :: AGC_CTRL :: AGCPOS [05:05] */
#define BCHP_UFE_MISC_AGC_CTRL_AGCPOS_MASK                       0x00000020
#define BCHP_UFE_MISC_AGC_CTRL_AGCPOS_SHIFT                      5
#define BCHP_UFE_MISC_AGC_CTRL_AGCPOS_DEFAULT                    0x00000001

/* UFE_MISC :: AGC_CTRL :: OD [04:04] */
#define BCHP_UFE_MISC_AGC_CTRL_OD_MASK                           0x00000010
#define BCHP_UFE_MISC_AGC_CTRL_OD_SHIFT                          4
#define BCHP_UFE_MISC_AGC_CTRL_OD_DEFAULT                        0x00000000

/* UFE_MISC :: AGC_CTRL :: reserved3 [03:02] */
#define BCHP_UFE_MISC_AGC_CTRL_reserved3_MASK                    0x0000000c
#define BCHP_UFE_MISC_AGC_CTRL_reserved3_SHIFT                   2

/* UFE_MISC :: AGC_CTRL :: FRZ [01:01] */
#define BCHP_UFE_MISC_AGC_CTRL_FRZ_MASK                          0x00000002
#define BCHP_UFE_MISC_AGC_CTRL_FRZ_SHIFT                         1
#define BCHP_UFE_MISC_AGC_CTRL_FRZ_DEFAULT                       0x00000001

/* UFE_MISC :: AGC_CTRL :: RST [00:00] */
#define BCHP_UFE_MISC_AGC_CTRL_RST_MASK                          0x00000001
#define BCHP_UFE_MISC_AGC_CTRL_RST_SHIFT                         0
#define BCHP_UFE_MISC_AGC_CTRL_RST_DEFAULT                       0x00000000

/***************************************************************************
 *AGC_THRES - Analog AGC Loop Threshold
 ***************************************************************************/
/* UFE_MISC :: AGC_THRES :: reserved0 [31:20] */
#define BCHP_UFE_MISC_AGC_THRES_reserved0_MASK                   0xfff00000
#define BCHP_UFE_MISC_AGC_THRES_reserved0_SHIFT                  20

/* UFE_MISC :: AGC_THRES :: THRES [19:00] */
#define BCHP_UFE_MISC_AGC_THRES_THRES_MASK                       0x000fffff
#define BCHP_UFE_MISC_AGC_THRES_THRES_SHIFT                      0
#define BCHP_UFE_MISC_AGC_THRES_THRES_DEFAULT                    0x00000000

/***************************************************************************
 *AGC_DSFIX - Analog AGC Delta Sigma Fixed Control Word
 ***************************************************************************/
/* UFE_MISC :: AGC_DSFIX :: reserved0 [31:29] */
#define BCHP_UFE_MISC_AGC_DSFIX_reserved0_MASK                   0xe0000000
#define BCHP_UFE_MISC_AGC_DSFIX_reserved0_SHIFT                  29

/* UFE_MISC :: AGC_DSFIX :: USE_FIX [28:28] */
#define BCHP_UFE_MISC_AGC_DSFIX_USE_FIX_MASK                     0x10000000
#define BCHP_UFE_MISC_AGC_DSFIX_USE_FIX_SHIFT                    28
#define BCHP_UFE_MISC_AGC_DSFIX_USE_FIX_DEFAULT                  0x00000000

/* UFE_MISC :: AGC_DSFIX :: DELSIG [27:00] */
#define BCHP_UFE_MISC_AGC_DSFIX_DELSIG_MASK                      0x0fffffff
#define BCHP_UFE_MISC_AGC_DSFIX_DELSIG_SHIFT                     0
#define BCHP_UFE_MISC_AGC_DSFIX_DELSIG_DEFAULT                   0x00000000

/***************************************************************************
 *AGC_INT_UT - Analog AGC Integrator Upper Limit
 ***************************************************************************/
/* UFE_MISC :: AGC_INT_UT :: UPPER_THRES [31:00] */
#define BCHP_UFE_MISC_AGC_INT_UT_UPPER_THRES_MASK                0xffffffff
#define BCHP_UFE_MISC_AGC_INT_UT_UPPER_THRES_SHIFT               0
#define BCHP_UFE_MISC_AGC_INT_UT_UPPER_THRES_DEFAULT             0x7fffffff

/***************************************************************************
 *AGC_INT_LT - Analog AGC Integrator Lower Limit
 ***************************************************************************/
/* UFE_MISC :: AGC_INT_LT :: LOWER_THRES [31:00] */
#define BCHP_UFE_MISC_AGC_INT_LT_LOWER_THRES_MASK                0xffffffff
#define BCHP_UFE_MISC_AGC_INT_LT_LOWER_THRES_SHIFT               0
#define BCHP_UFE_MISC_AGC_INT_LT_LOWER_THRES_DEFAULT             0x80000000

/***************************************************************************
 *AGC_INT - Analog AGC Integrator
 ***************************************************************************/
/* UFE_MISC :: AGC_INT :: AGCIVAL [31:00] */
#define BCHP_UFE_MISC_AGC_INT_AGCIVAL_MASK                       0xffffffff
#define BCHP_UFE_MISC_AGC_INT_AGCIVAL_SHIFT                      0
#define BCHP_UFE_MISC_AGC_INT_AGCIVAL_DEFAULT                    0x00000000

/***************************************************************************
 *AGC_INT_DS - Analog AGC Delta Sigma Integrator
 ***************************************************************************/
/* UFE_MISC :: AGC_INT_DS :: reserved0 [31:28] */
#define BCHP_UFE_MISC_AGC_INT_DS_reserved0_MASK                  0xf0000000
#define BCHP_UFE_MISC_AGC_INT_DS_reserved0_SHIFT                 28

/* UFE_MISC :: AGC_INT_DS :: AGCDSVAL [27:00] */
#define BCHP_UFE_MISC_AGC_INT_DS_AGCDSVAL_MASK                   0x0fffffff
#define BCHP_UFE_MISC_AGC_INT_DS_AGCDSVAL_SHIFT                  0
#define BCHP_UFE_MISC_AGC_INT_DS_AGCDSVAL_DEFAULT                0x00000000

/***************************************************************************
 *AGC_STS - Analog AGC Status Register
 ***************************************************************************/
/* UFE_MISC :: AGC_STS :: reserved0 [31:02] */
#define BCHP_UFE_MISC_AGC_STS_reserved0_MASK                     0xfffffffc
#define BCHP_UFE_MISC_AGC_STS_reserved0_SHIFT                    2

/* UFE_MISC :: AGC_STS :: SAT_UP1_LOW0 [01:01] */
#define BCHP_UFE_MISC_AGC_STS_SAT_UP1_LOW0_MASK                  0x00000002
#define BCHP_UFE_MISC_AGC_STS_SAT_UP1_LOW0_SHIFT                 1
#define BCHP_UFE_MISC_AGC_STS_SAT_UP1_LOW0_DEFAULT               0x00000000

/* UFE_MISC :: AGC_STS :: SATD [00:00] */
#define BCHP_UFE_MISC_AGC_STS_SATD_MASK                          0x00000001
#define BCHP_UFE_MISC_AGC_STS_SATD_SHIFT                         0
#define BCHP_UFE_MISC_AGC_STS_SATD_DEFAULT                       0x00000000

/***************************************************************************
 *CRC_EN - CRC enable register
 ***************************************************************************/
/* UFE_MISC :: CRC_EN :: ENABLE [31:31] */
#define BCHP_UFE_MISC_CRC_EN_ENABLE_MASK                         0x80000000
#define BCHP_UFE_MISC_CRC_EN_ENABLE_SHIFT                        31
#define BCHP_UFE_MISC_CRC_EN_ENABLE_DEFAULT                      0x00000000

/* UFE_MISC :: CRC_EN :: COUNT [30:00] */
#define BCHP_UFE_MISC_CRC_EN_COUNT_MASK                          0x7fffffff
#define BCHP_UFE_MISC_CRC_EN_COUNT_SHIFT                         0
#define BCHP_UFE_MISC_CRC_EN_COUNT_DEFAULT                       0x00000000

/***************************************************************************
 *CRC - CRC signature analyzer register
 ***************************************************************************/
/* UFE_MISC :: CRC :: VALUE [31:00] */
#define BCHP_UFE_MISC_CRC_VALUE_MASK                             0xffffffff
#define BCHP_UFE_MISC_CRC_VALUE_SHIFT                            0
#define BCHP_UFE_MISC_CRC_VALUE_DEFAULT                          0xaa3355cc

/***************************************************************************
 *TP - Master TP control
 ***************************************************************************/
/* UFE_MISC :: TP :: TPOUT_EN [31:31] */
#define BCHP_UFE_MISC_TP_TPOUT_EN_MASK                           0x80000000
#define BCHP_UFE_MISC_TP_TPOUT_EN_SHIFT                          31
#define BCHP_UFE_MISC_TP_TPOUT_EN_DEFAULT                        0x00000000

/* UFE_MISC :: TP :: reserved_for_eco0 [30:30] */
#define BCHP_UFE_MISC_TP_reserved_for_eco0_MASK                  0x40000000
#define BCHP_UFE_MISC_TP_reserved_for_eco0_SHIFT                 30
#define BCHP_UFE_MISC_TP_reserved_for_eco0_DEFAULT               0x00000000

/* UFE_MISC :: TP :: TPOUT_SEL [29:26] */
#define BCHP_UFE_MISC_TP_TPOUT_SEL_MASK                          0x3c000000
#define BCHP_UFE_MISC_TP_TPOUT_SEL_SHIFT                         26
#define BCHP_UFE_MISC_TP_TPOUT_SEL_DEFAULT                       0x00000000

/* UFE_MISC :: TP :: TPOUT_DC [25:23] */
#define BCHP_UFE_MISC_TP_TPOUT_DC_MASK                           0x03800000
#define BCHP_UFE_MISC_TP_TPOUT_DC_SHIFT                          23
#define BCHP_UFE_MISC_TP_TPOUT_DC_DEFAULT                        0x00000000

/* UFE_MISC :: TP :: TPOUT_DC_SEL [22:20] */
#define BCHP_UFE_MISC_TP_TPOUT_DC_SEL_MASK                       0x00700000
#define BCHP_UFE_MISC_TP_TPOUT_DC_SEL_SHIFT                      20
#define BCHP_UFE_MISC_TP_TPOUT_DC_SEL_DEFAULT                    0x00000000

/* UFE_MISC :: TP :: TPOUT_DIV [19:15] */
#define BCHP_UFE_MISC_TP_TPOUT_DIV_MASK                          0x000f8000
#define BCHP_UFE_MISC_TP_TPOUT_DIV_SHIFT                         15
#define BCHP_UFE_MISC_TP_TPOUT_DIV_DEFAULT                       0x00000000

/* UFE_MISC :: TP :: reserved1 [14:12] */
#define BCHP_UFE_MISC_TP_reserved1_MASK                          0x00007000
#define BCHP_UFE_MISC_TP_reserved1_SHIFT                         12

/* UFE_MISC :: TP :: WBADC_AI_SEL [11:11] */
#define BCHP_UFE_MISC_TP_WBADC_AI_SEL_MASK                       0x00000800
#define BCHP_UFE_MISC_TP_WBADC_AI_SEL_SHIFT                      11
#define BCHP_UFE_MISC_TP_WBADC_AI_SEL_DEFAULT                    0x00000000

/* UFE_MISC :: TP :: DS_PHASE_FIX [10:10] */
#define BCHP_UFE_MISC_TP_DS_PHASE_FIX_MASK                       0x00000400
#define BCHP_UFE_MISC_TP_DS_PHASE_FIX_SHIFT                      10
#define BCHP_UFE_MISC_TP_DS_PHASE_FIX_DEFAULT                    0x00000000

/* UFE_MISC :: TP :: DS_PHASE_VAL [09:08] */
#define BCHP_UFE_MISC_TP_DS_PHASE_VAL_MASK                       0x00000300
#define BCHP_UFE_MISC_TP_DS_PHASE_VAL_SHIFT                      8
#define BCHP_UFE_MISC_TP_DS_PHASE_VAL_DEFAULT                    0x00000000

/* UFE_MISC :: TP :: DS_MATCH_EN [07:07] */
#define BCHP_UFE_MISC_TP_DS_MATCH_EN_MASK                        0x00000080
#define BCHP_UFE_MISC_TP_DS_MATCH_EN_SHIFT                       7
#define BCHP_UFE_MISC_TP_DS_MATCH_EN_DEFAULT                     0x00000000

/* UFE_MISC :: TP :: DS_MATCH_RST [06:06] */
#define BCHP_UFE_MISC_TP_DS_MATCH_RST_MASK                       0x00000040
#define BCHP_UFE_MISC_TP_DS_MATCH_RST_SHIFT                      6
#define BCHP_UFE_MISC_TP_DS_MATCH_RST_DEFAULT                    0x00000000

/* UFE_MISC :: TP :: DC_MATCH_EN [05:05] */
#define BCHP_UFE_MISC_TP_DC_MATCH_EN_MASK                        0x00000020
#define BCHP_UFE_MISC_TP_DC_MATCH_EN_SHIFT                       5
#define BCHP_UFE_MISC_TP_DC_MATCH_EN_DEFAULT                     0x00000000

/* UFE_MISC :: TP :: DC_MATCH_RST [04:04] */
#define BCHP_UFE_MISC_TP_DC_MATCH_RST_MASK                       0x00000010
#define BCHP_UFE_MISC_TP_DC_MATCH_RST_SHIFT                      4
#define BCHP_UFE_MISC_TP_DC_MATCH_RST_DEFAULT                    0x00000000

/* UFE_MISC :: TP :: MISO_DIS [03:03] */
#define BCHP_UFE_MISC_TP_MISO_DIS_MASK                           0x00000008
#define BCHP_UFE_MISC_TP_MISO_DIS_SHIFT                          3
#define BCHP_UFE_MISC_TP_MISO_DIS_DEFAULT                        0x00000000

/* UFE_MISC :: TP :: CLK_DIS [02:02] */
#define BCHP_UFE_MISC_TP_CLK_DIS_MASK                            0x00000004
#define BCHP_UFE_MISC_TP_CLK_DIS_SHIFT                           2
#define BCHP_UFE_MISC_TP_CLK_DIS_DEFAULT                         0x00000000

/* UFE_MISC :: TP :: TEST_ALIGN [01:01] */
#define BCHP_UFE_MISC_TP_TEST_ALIGN_MASK                         0x00000002
#define BCHP_UFE_MISC_TP_TEST_ALIGN_SHIFT                        1
#define BCHP_UFE_MISC_TP_TEST_ALIGN_DEFAULT                      0x00000000

/* UFE_MISC :: TP :: LFSR_EN [00:00] */
#define BCHP_UFE_MISC_TP_LFSR_EN_MASK                            0x00000001
#define BCHP_UFE_MISC_TP_LFSR_EN_SHIFT                           0
#define BCHP_UFE_MISC_TP_LFSR_EN_DEFAULT                         0x00000000

/***************************************************************************
 *TP2 - Master TP control2
 ***************************************************************************/
/* UFE_MISC :: TP2 :: reserved0 [31:13] */
#define BCHP_UFE_MISC_TP2_reserved0_MASK                         0xffffe000
#define BCHP_UFE_MISC_TP2_reserved0_SHIFT                        13

/* UFE_MISC :: TP2 :: reserved_for_eco1 [12:09] */
#define BCHP_UFE_MISC_TP2_reserved_for_eco1_MASK                 0x00001e00
#define BCHP_UFE_MISC_TP2_reserved_for_eco1_SHIFT                9
#define BCHP_UFE_MISC_TP2_reserved_for_eco1_DEFAULT              0x00000000

/* UFE_MISC :: TP2 :: UFE_IFC_TEST_EN [08:08] */
#define BCHP_UFE_MISC_TP2_UFE_IFC_TEST_EN_MASK                   0x00000100
#define BCHP_UFE_MISC_TP2_UFE_IFC_TEST_EN_SHIFT                  8
#define BCHP_UFE_MISC_TP2_UFE_IFC_TEST_EN_DEFAULT                0x00000000

/* UFE_MISC :: TP2 :: reserved2 [07:06] */
#define BCHP_UFE_MISC_TP2_reserved2_MASK                         0x000000c0
#define BCHP_UFE_MISC_TP2_reserved2_SHIFT                        6

/* UFE_MISC :: TP2 :: CMP_MODE [05:04] */
#define BCHP_UFE_MISC_TP2_CMP_MODE_MASK                          0x00000030
#define BCHP_UFE_MISC_TP2_CMP_MODE_SHIFT                         4
#define BCHP_UFE_MISC_TP2_CMP_MODE_DEFAULT                       0x00000000

/* UFE_MISC :: TP2 :: reserved3 [03:03] */
#define BCHP_UFE_MISC_TP2_reserved3_MASK                         0x00000008
#define BCHP_UFE_MISC_TP2_reserved3_SHIFT                        3

/* UFE_MISC :: TP2 :: CMP_SEL [02:00] */
#define BCHP_UFE_MISC_TP2_CMP_SEL_MASK                           0x00000007
#define BCHP_UFE_MISC_TP2_CMP_SEL_SHIFT                          0
#define BCHP_UFE_MISC_TP2_CMP_SEL_DEFAULT                        0x00000000

/***************************************************************************
 *TP_THRES - Threshold levels for testport output comparator
 ***************************************************************************/
/* UFE_MISC :: TP_THRES :: UPPER [31:16] */
#define BCHP_UFE_MISC_TP_THRES_UPPER_MASK                        0xffff0000
#define BCHP_UFE_MISC_TP_THRES_UPPER_SHIFT                       16
#define BCHP_UFE_MISC_TP_THRES_UPPER_DEFAULT                     0x00007fff

/* UFE_MISC :: TP_THRES :: LOWER [15:00] */
#define BCHP_UFE_MISC_TP_THRES_LOWER_MASK                        0x0000ffff
#define BCHP_UFE_MISC_TP_THRES_LOWER_SHIFT                       0
#define BCHP_UFE_MISC_TP_THRES_LOWER_DEFAULT                     0x00008000

/***************************************************************************
 *TP_PWR - Avgerage power selected testport output (only for 540 MHz signals)
 ***************************************************************************/
/* UFE_MISC :: TP_PWR :: reserved0 [31:16] */
#define BCHP_UFE_MISC_TP_PWR_reserved0_MASK                      0xffff0000
#define BCHP_UFE_MISC_TP_PWR_reserved0_SHIFT                     16

/* UFE_MISC :: TP_PWR :: PWR [15:00] */
#define BCHP_UFE_MISC_TP_PWR_PWR_MASK                            0x0000ffff
#define BCHP_UFE_MISC_TP_PWR_PWR_SHIFT                           0
#define BCHP_UFE_MISC_TP_PWR_PWR_DEFAULT                         0x00000000

/***************************************************************************
 *RC_CONFIG - RC count configuration
 ***************************************************************************/
/* UFE_MISC :: RC_CONFIG :: reserved0 [31:12] */
#define BCHP_UFE_MISC_RC_CONFIG_reserved0_MASK                   0xfffff000
#define BCHP_UFE_MISC_RC_CONFIG_reserved0_SHIFT                  12

/* UFE_MISC :: RC_CONFIG :: rc_count_config [11:00] */
#define BCHP_UFE_MISC_RC_CONFIG_rc_count_config_MASK             0x00000fff
#define BCHP_UFE_MISC_RC_CONFIG_rc_count_config_SHIFT            0
#define BCHP_UFE_MISC_RC_CONFIG_rc_count_config_DEFAULT          0x00000ffe

/***************************************************************************
 *RC_STATUS - RC count status
 ***************************************************************************/
/* UFE_MISC :: RC_STATUS :: reserved0 [31:16] */
#define BCHP_UFE_MISC_RC_STATUS_reserved0_MASK                   0xffff0000
#define BCHP_UFE_MISC_RC_STATUS_reserved0_SHIFT                  16

/* UFE_MISC :: RC_STATUS :: rc_status [15:00] */
#define BCHP_UFE_MISC_RC_STATUS_rc_status_MASK                   0x0000ffff
#define BCHP_UFE_MISC_RC_STATUS_rc_status_SHIFT                  0
#define BCHP_UFE_MISC_RC_STATUS_rc_status_DEFAULT                0x00000000

/***************************************************************************
 *TPCAP_CTRL - TP capture control
 ***************************************************************************/
/* UFE_MISC :: TPCAP_CTRL :: reserved0 [31:01] */
#define BCHP_UFE_MISC_TPCAP_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_UFE_MISC_TPCAP_CTRL_reserved0_SHIFT                 1

/* UFE_MISC :: TPCAP_CTRL :: RESET [00:00] */
#define BCHP_UFE_MISC_TPCAP_CTRL_RESET_MASK                      0x00000001
#define BCHP_UFE_MISC_TPCAP_CTRL_RESET_SHIFT                     0
#define BCHP_UFE_MISC_TPCAP_CTRL_RESET_DEFAULT                   0x00000000

/***************************************************************************
 *TPCAP_STATUS - TP capture status
 ***************************************************************************/
/* UFE_MISC :: TPCAP_STATUS :: reserved0 [31:02] */
#define BCHP_UFE_MISC_TPCAP_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_UFE_MISC_TPCAP_STATUS_reserved0_SHIFT               2

/* UFE_MISC :: TPCAP_STATUS :: FIFO_OFLOW [01:01] */
#define BCHP_UFE_MISC_TPCAP_STATUS_FIFO_OFLOW_MASK               0x00000002
#define BCHP_UFE_MISC_TPCAP_STATUS_FIFO_OFLOW_SHIFT              1
#define BCHP_UFE_MISC_TPCAP_STATUS_FIFO_OFLOW_DEFAULT            0x00000000

/* UFE_MISC :: TPCAP_STATUS :: FIFO_UFLOW [00:00] */
#define BCHP_UFE_MISC_TPCAP_STATUS_FIFO_UFLOW_MASK               0x00000001
#define BCHP_UFE_MISC_TPCAP_STATUS_FIFO_UFLOW_SHIFT              0
#define BCHP_UFE_MISC_TPCAP_STATUS_FIFO_UFLOW_DEFAULT            0x00000000

#endif /* #ifndef BCHP_UFE_MISC_H__ */

/* End of File */
