Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 19 15:55:13 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file assignment_3_wrapper_control_sets_placed.rpt
| Design       : assignment_3_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           11 |
| No           | No                    | Yes                    |              24 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|  assignment_3_i/SPI_sub/inst/MISO_reg_i_2_n_0 |                                                  |                  |                1 |              1 |         1.00 |
|  assignment_3_i/clock_div_0/inst/clk_div_BUFG |                                                  |                  |                1 |              2 |         2.00 |
|  assignment_3_i/clock_div_0/inst/clk_div_BUFG | assignment_3_i/tx_mod_0/inst/count               | rst_IBUF         |                2 |              4 |         2.00 |
|  assignment_3_i/clock_div_0/inst/clk_div_BUFG | assignment_3_i/tx_mod_0/inst/cnt_bit[3]_i_1_n_0  | rst_IBUF         |                1 |              4 |         4.00 |
|  assignment_3_i/SPI_sub/inst/E[0]             |                                                  |                  |                3 |              9 |         3.00 |
|  assignment_3_i/clock_div_0/inst/clk_div_BUFG |                                                  | rst_IBUF         |                3 |             10 |         3.33 |
|  assignment_3_i/clock_div_0/inst/clk_div_BUFG | assignment_3_i/rx_mod_0/inst/rxreg[8]_i_1_n_0    | rst_IBUF         |                2 |             10 |         5.00 |
|  assignment_3_i/clock_div_0/inst/clk_div_BUFG | assignment_3_i/tx_mod_0/inst/reg_data            | rst_IBUF         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                |                                                  | rst_IBUF         |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG                                | assignment_3_i/SPI_sub/inst/shift_reg[7]_i_1_n_0 | rst_IBUF         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                |                                                  |                  |                6 |             17 |         2.83 |
+-----------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+


