Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto dbd10fecf0de4dce99bcb9cd80cc23cf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot i2s_integration_testbench_behav xil_defaultlib.i2s_integration_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port framebuffer_data [/home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/hardware/src/z1top.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port XL_wr_data [/home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/hardware/src/z1top.v:377]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 20 for port XL_wr_addr [/home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/hardware/src/z1top.v:378]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port XL_wr_data [/home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/hardware/src/z1top.v:388]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 20 for port XL_wr_addr [/home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/hardware/src/z1top.v:389]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 1 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFG
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=34,CLKIN...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=39,CLKIN...
Compiling module xil_defaultlib.synchronizer(width=4)
Compiling module xil_defaultlib.debouncer(width=4,sample_count_m...
Compiling module xil_defaultlib.edge_detector(width=4)
Compiling module xil_defaultlib.button_parser(width=4,sample_cou...
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=15,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkrange=2,kclkprimit...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkrange=2)(1,3)\]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.video_controller_default
Compiling module xil_defaultlib.accelerator_default
Compiling module xil_defaultlib.arbiter_default
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.block_mem_1x786432
Compiling module xil_defaultlib.frame_buffer_1_786432
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.i2s_controller_default
Compiling module xil_defaultlib.async_fifo(data_width=24)
Compiling module xil_defaultlib.UART_controller
Compiling module xil_defaultlib.uart_transmitter(CLOCK_FREQ=5000...
Compiling module xil_defaultlib.uart_receiver(CLOCK_FREQ=5000000...
Compiling module xil_defaultlib.uart(CLOCK_FREQ=50000000)
Compiling module xil_defaultlib.fifo_default
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.bios_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.dmem_blk_ram
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.imem_blk_ram
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.mem_control
Compiling module xil_defaultlib.mem_read_decoder
Compiling module xil_defaultlib.haz_unit
Compiling module xil_defaultlib.Riscv151
Compiling module xil_defaultlib.z1top(B_SAMPLE_COUNT_MAX=1,B_PUL...
Compiling module xil_defaultlib.i2s_integration_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2s_integration_testbench_behav
