$date
	Tue May 11 02:17:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var reg 1 " I $end
$var reg 2 # Sel [1:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
bx #
x"
bx !
$end
#5
b0 !
b1 %
0"
b0 #
#10
b1000 !
b1 $
b0 %
1"
#15
b0 !
b1 %
0"
b1 #
#20
b100 !
b10 $
b0 %
1"
#25
b0 !
b1 %
0"
b10 #
#30
b10 !
b11 $
b0 %
1"
#35
b0 !
b1 %
0"
b11 #
#40
b1 !
b100 $
b10 %
1"
