{"vcs1":{"timestamp_begin":1748911710.271367971, "rt":0.65, "ut":0.19, "st":0.17}}
{"vcselab":{"timestamp_begin":1748911710.997328768, "rt":0.32, "ut":0.15, "st":0.05}}
{"link":{"timestamp_begin":1748911711.371731811, "rt":0.29, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748911709.689299077}
{"VCS_COMP_START_TIME": 1748911709.689299077}
{"VCS_COMP_END_TIME": 1748911712.333704090}
{"VCS_USER_OPTIONS": "-Mupdate tb_prueba2TMR.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v -o results -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert"}
