INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bryandu/Develop/verilog/code_lock/code_lock.srcs/sources_1/new/code4_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code4_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bryandu/Develop/verilog/code_lock/code_lock.srcs/sources_1/new/code4_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code4_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bryandu/Develop/verilog/code_lock/code_lock.srcs/sources_1/new/lock_dectect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lock_dectect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bryandu/Develop/verilog/code_lock/code_lock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bryandu/Develop/verilog/code_lock/code_lock.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
