WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500148 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5003155 heartbeat IPC: 3.995 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 38 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_448.champsimtrace.xz")
Warmup finished CPU 0 instructions: 25000002 cycles: 6253156 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6253156 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9778303 heartbeat IPC: 2.094 cumulative IPC: 1.418 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 17307760 heartbeat IPC: 1.328 cumulative IPC: 1.357 (Simulation time: 00 hr 01 min 43 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_448.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000002 cycles: 24419971 heartbeat IPC: 1.406 cumulative IPC: 1.376 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 32334056 heartbeat IPC: 1.264 cumulative IPC: 1.342 (Simulation time: 00 hr 02 min 57 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_448.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 39254771 heartbeat IPC: 1.445 cumulative IPC: 1.364 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 46296862 heartbeat IPC: 1.42 cumulative IPC: 1.373 (Simulation time: 00 hr 04 min 08 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_448.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 54234971 heartbeat IPC: 1.26 cumulative IPC: 1.355 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 61028381 heartbeat IPC: 1.472 cumulative IPC: 1.369 (Simulation time: 00 hr 05 min 22 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 68441748 heartbeat IPC: 1.349 cumulative IPC: 1.367 (Simulation time: 00 hr 05 min 59 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_448.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000004 cycles: 75761712 heartbeat IPC: 1.366 cumulative IPC: 1.367 (Simulation time: 00 hr 06 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 73028899 cumulative IPC: 1.369 (Simulation time: 00 hr 06 min 53 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 73028899 cumulative IPC: 1.369 (Simulation time: 00 hr 06 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_448.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.369 instructions: 100000000 cycles: 73028899
CPU 0 Branch Prediction Accuracy: 84.78% MPKI: 20.39 Average ROB Occupancy at Mispredict: 39.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0368
BRANCH_CONDITIONAL: 20.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00144
BRANCH_RETURN: 8e-05

LLC TOTAL        ACCESS:     763104 HIT:     306228 MISS:     456876
LLC LOAD         ACCESS:     142617 HIT:        581 MISS:     142036
LLC RFO          ACCESS:     315030 HIT:        351 MISS:     314679
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     305285 HIT:     305277 MISS:          8
LLC TRANSLATION  ACCESS:        172 HIT:         19 MISS:        153
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 212.2 cycles
cpu0_DTLB TOTAL        ACCESS:   24161129 HIT:   24144858 MISS:      16271
cpu0_DTLB LOAD         ACCESS:   24161129 HIT:   24144858 MISS:      16271
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.007 cycles
cpu0_ITLB TOTAL        ACCESS:       6206 HIT:       5889 MISS:        317
cpu0_ITLB LOAD         ACCESS:       6206 HIT:       5889 MISS:        317
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 15.01 cycles
cpu0_L1D TOTAL        ACCESS:   29841766 HIT:   24626742 MISS:    5215024
cpu0_L1D LOAD         ACCESS:   20428032 HIT:   19556785 MISS:     871247
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9408925 HIT:    5065651 MISS:    4343274
cpu0_L1D TRANSLATION  ACCESS:       4809 HIT:       4306 MISS:        503
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 12.88 cycles
cpu0_L1I TOTAL        ACCESS:       7046 HIT:       6540 MISS:        506
cpu0_L1I LOAD         ACCESS:       7046 HIT:       6540 MISS:        506
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 214.2 cycles
cpu0_L2C TOTAL        ACCESS:     796755 HIT:     338927 MISS:     457828
cpu0_L2C LOAD         ACCESS:     174487 HIT:      31870 MISS:     142617
cpu0_L2C RFO          ACCESS:     315494 HIT:        463 MISS:     315031
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     306271 HIT:     306263 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:        503 HIT:        331 MISS:        172
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 232.7 cycles
cpu0_STLB TOTAL        ACCESS:       8123 HIT:       3314 MISS:       4809
cpu0_STLB LOAD         ACCESS:       8123 HIT:       3314 MISS:       4809
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 22.75 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      86022
  ROW_BUFFER_MISS:     370846
 AVG DBUS CONGESTED CYCLE: 3.944
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:     135277
  FULL:     169250
