v 20130925 2
C 4900 15000 1 0 0 in-1.sym
{
T 4900 15300 5 10 0 0 0 0 1
device=INPUT
T 4900 15500 5 10 0 0 0 0 1
footprint=anchor
T 4900 15100 5 10 1 1 0 7 1
refdes=I3#
}
C 4900 15200 1 0 0 in-1.sym
{
T 4900 15500 5 10 0 0 0 0 1
device=INPUT
T 4900 15700 5 10 0 0 0 0 1
footprint=anchor
T 4900 15300 5 10 1 1 0 7 1
refdes=I3
}
C 4900 14600 1 0 0 in-1.sym
{
T 4900 14900 5 10 0 0 0 0 1
device=INPUT
T 4900 14700 5 10 1 1 0 7 1
refdes=I4#
T 4900 15100 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 14800 1 0 0 in-1.sym
{
T 4900 15100 5 10 0 0 0 0 1
device=INPUT
T 4900 14900 5 10 1 1 0 7 1
refdes=I4
T 4900 15300 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 14400 1 0 0 in-1.sym
{
T 4900 14700 5 10 0 0 0 0 1
device=INPUT
T 4900 14900 5 10 0 0 0 0 1
footprint=anchor
T 4900 14500 5 10 1 1 0 7 1
refdes=I5
}
C 4900 14200 1 0 0 in-1.sym
{
T 4900 14500 5 10 0 0 0 0 1
device=INPUT
T 4900 14700 5 10 0 0 0 0 1
footprint=anchor
T 4900 14300 5 10 1 1 0 7 1
refdes=I5#
}
C 4900 14000 1 0 0 in-1.sym
{
T 4900 14300 5 10 0 0 0 0 1
device=INPUT
T 4900 14100 5 10 1 1 0 7 1
refdes=I6
T 4900 14500 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 13800 1 0 0 in-1.sym
{
T 4900 14100 5 10 0 0 0 0 1
device=INPUT
T 4900 13900 5 10 1 1 0 7 1
refdes=I6#
T 4900 14300 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 13600 1 0 0 in-1.sym
{
T 4900 13900 5 10 0 0 0 0 1
device=INPUT
T 4900 14100 5 10 0 0 0 0 1
footprint=anchor
T 4900 13700 5 10 1 1 0 7 1
refdes=I7
}
C 4900 13400 1 0 0 in-1.sym
{
T 4900 13700 5 10 0 0 0 0 1
device=INPUT
T 4900 13900 5 10 0 0 0 0 1
footprint=anchor
T 4900 13500 5 10 1 1 0 7 1
refdes=I7#
}
N 5500 15100 5700 15100 4
{
T 5750 15100 5 10 1 1 0 1 1
netname=I3#
}
N 5500 15300 5700 15300 4
{
T 5750 15300 5 10 1 1 0 1 1
netname=I3
}
N 5500 14700 5700 14700 4
{
T 5750 14700 5 10 1 1 0 1 1
netname=I4#
}
N 5500 14900 5700 14900 4
{
T 5750 14900 5 10 1 1 0 1 1
netname=I4
}
N 5500 14500 5700 14500 4
{
T 5750 14500 5 10 1 1 0 1 1
netname=I5
}
N 5500 14300 5700 14300 4
{
T 5750 14300 5 10 1 1 0 1 1
netname=I5#
}
N 5500 14100 5700 14100 4
{
T 5750 14100 5 10 1 1 0 1 1
netname=I6
}
N 5500 13900 5700 13900 4
{
T 5750 13900 5 10 1 1 0 1 1
netname=I6#
}
N 5500 13700 5700 13700 4
{
T 5750 13700 5 10 1 1 0 1 1
netname=I7
}
N 5500 13500 5700 13500 4
{
T 5750 13500 5 10 1 1 0 1 1
netname=I7#
}
N 7900 12800 8100 12800 4
{
T 7900 12800 5 10 1 1 0 7 1
netname=I7
}
N 7900 12200 8100 12200 4
{
T 7900 12200 5 10 1 1 0 7 1
netname=I5#
}
N 7900 12600 8100 12600 4
{
T 7900 12600 5 10 1 1 0 7 1
netname=I4#
}
N 7900 12400 8100 12400 4
{
T 7900 12400 5 10 1 1 0 7 1
netname=I3
}
C 8100 12000 1 0 0 nor4.sym
{
T 8500 12500 5 10 1 1 0 4 1
refdes=S1
}
C 9700 12100 1 0 0 out-1.sym
{
T 9700 12400 5 10 0 0 0 0 1
device=OUTPUT
T 10300 12200 5 10 1 1 0 1 1
refdes=AND
T 9700 12600 5 10 0 0 0 0 1
footprint=anchor
}
N 8000 14500 8300 14500 4
{
T 8000 14500 5 10 1 1 0 7 1
netname=I7#
}
N 8000 14700 8300 14700 4
{
T 8000 14700 5 10 1 1 0 7 1
netname=I5
}
N 8000 14300 8300 14300 4
{
T 8000 14300 5 10 1 1 0 7 1
netname=I4#
}
N 8000 14100 8300 14100 4
{
T 8000 14100 5 10 1 1 0 7 1
netname=I3#
}
C 8300 11700 1 0 0 gnd-1.sym
C 8500 13600 1 0 0 gnd-1.sym
C 8400 14900 1 0 0 vdd-1.sym
C 8200 13000 1 0 0 vdd-1.sym
C 13000 13700 1 0 0 out-1.sym
{
T 13000 14000 5 10 0 0 0 0 1
device=OUTPUT
T 13000 14200 5 10 0 0 0 0 1
footprint=anchor
T 13600 13800 5 10 1 1 0 1 1
refdes=AS
}
N 11900 14000 12200 14000 4
{
T 11900 14000 5 10 1 1 0 7 1
netname=I7#
}
N 12200 13800 11900 13800 4
{
T 11900 13800 5 10 1 1 0 7 1
netname=I6#
}
C 12400 13000 1 0 0 gnd-1.sym
C 12300 14300 1 0 0 vdd-1.sym
C 13000 14800 1 0 0 out-1.sym
{
T 13000 15100 5 10 0 0 0 0 1
device=OUTPUT
T 13000 15300 5 10 0 0 0 0 1
footprint=anchor
T 13600 14900 5 10 1 1 0 1 1
refdes=AR#
}
C 9100 14300 1 0 0 out-1.sym
{
T 9100 14600 5 10 0 0 0 0 1
device=OUTPUT
T 9700 14400 5 10 1 1 0 1 1
refdes=OR#
T 9100 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 8400 11100 1 0 0 vdd-1.sym
C 9100 10500 1 0 0 out-1.sym
{
T 9100 10800 5 10 0 0 0 0 1
device=OUTPUT
T 9100 11000 5 10 0 0 0 0 1
footprint=anchor
T 9700 10600 5 10 1 1 0 1 1
refdes=CR#
}
C 5300 9900 1 0 0 2n7002.sym
{
T 5525 10200 5 10 0 1 0 1 1
refdes=M5
T 5400 10700 5 10 0 1 0 0 1
value=2N7002P
T 5800 10500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6800 10500 5 10 0 1 0 0 1
device=NMOS
}
C 5800 9700 1 0 1 gnd-1.sym
C 5900 11100 1 0 0 out-1.sym
{
T 5900 11400 5 10 0 0 0 0 1
device=OUTPUT
T 5900 11600 5 10 0 0 0 0 1
footprint=anchor
T 6150 11225 5 10 1 1 0 3 1
refdes=CinS
}
N 4900 12200 4600 12200 4
{
T 4600 12200 5 10 1 1 0 7 1
netname=I7
}
N 4600 12600 4900 12600 4
{
T 4600 12600 5 10 1 1 0 7 1
netname=I3#
}
N 4600 12400 4900 12400 4
{
T 4600 12400 5 10 1 1 0 7 1
netname=I5
}
C 5300 11600 1 0 1 gnd-1.sym
C 5700 12300 1 0 0 out-1.sym
{
T 5700 12600 5 10 0 0 0 0 1
device=OUTPUT
T 5700 12800 5 10 0 0 0 0 1
footprint=anchor
T 5950 12450 5 10 1 1 0 3 1
refdes=CinR#
}
C 12900 10300 1 0 0 2n7002.sym
{
T 13125 10600 5 10 0 1 0 1 1
refdes=M12
T 13000 11100 5 10 0 1 0 0 1
value=2N7002P
T 13400 10900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14400 10900 5 10 0 1 0 0 1
device=NMOS
}
C 13900 10300 1 0 1 2n7002.sym
{
T 13800 11100 5 10 0 1 0 6 1
value=2N7002P
T 13400 10900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 12400 10900 5 10 0 1 0 6 1
device=NMOS
T 13675 10600 5 10 0 1 0 7 1
refdes=M13
}
C 12200 10100 1 0 0 gnd-1.sym
C 13500 10800 1 0 0 out-1.sym
{
T 13500 11100 5 10 0 0 0 0 1
device=OUTPUT
T 13500 11300 5 10 0 0 0 0 1
footprint=anchor
T 14100 10900 5 10 1 1 0 1 1
refdes=N
}
C 12100 11400 1 0 0 vdd-1.sym
C 5400 12900 1 0 1 vdd-1.sym
C 6700 15100 1 0 0 in-1.sym
{
T 6700 15400 5 10 0 0 0 0 1
device=INPUT
T 6700 15200 5 10 1 1 0 7 1
refdes=Vdd
T 6700 15600 5 10 0 0 0 0 1
footprint=anchor
}
C 6700 14900 1 0 0 in-1.sym
{
T 6700 15200 5 10 0 0 0 0 1
device=INPUT
T 6700 15000 5 10 1 1 0 7 1
refdes=GND
T 6700 15400 5 10 0 0 0 0 1
footprint=anchor
}
C 7100 15200 1 0 0 vdd-1.sym
C 7200 14700 1 0 0 gnd-1.sym
C 5300 10500 1 0 0 2n7002.sym
{
T 5525 10800 5 10 0 1 0 1 1
refdes=M3
T 5400 11300 5 10 0 1 0 0 1
value=2N7002P
T 5800 11100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6800 11100 5 10 0 1 0 0 1
device=NMOS
}
C 4800 9900 1 0 0 2n7002.sym
{
T 5025 10200 5 10 0 1 0 1 1
refdes=M6
T 4900 10700 5 10 0 1 0 0 1
value=2N7002P
T 5300 10500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6300 10500 5 10 0 1 0 0 1
device=NMOS
}
C 9100 9600 1 0 1 2n7002.sym
{
T 8875 9900 5 10 0 1 0 7 1
refdes=M8
T 9000 10400 5 10 0 1 0 6 1
value=2N7002P
T 8600 10200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 7600 10200 5 10 0 1 0 6 1
device=NMOS
}
C 8500 9400 1 0 0 gnd-1.sym
N 9100 9900 9300 9900 4
{
T 9300 9900 5 10 1 1 0 1 1
netname=I7#
}
N 8100 9900 7900 9900 4
{
T 7900 9900 5 10 1 1 0 7 1
netname=I6#
}
N 8300 10700 7900 10700 4
{
T 7900 10700 5 10 1 1 0 7 1
netname=I4#
}
C 12200 13300 1 0 0 nor3.sym
{
T 12600 13800 5 10 1 1 0 4 1
refdes=S6
}
N 12200 13600 11900 13600 4
{
T 11900 13600 5 10 1 1 0 7 1
netname=I5
}
N 8300 10500 7900 10500 4
{
T 7900 10500 5 10 1 1 0 7 1
netname=I5
}
N 8700 9700 8500 9700 4
C 12000 10400 1 0 0 nand.sym
{
T 12400 10900 5 10 1 1 0 4 1
refdes=S7
}
N 12800 10900 13500 10900 4
N 13400 10900 13400 10800 4
N 13300 10800 13500 10800 4
N 13500 10400 13300 10400 4
C 13300 10100 1 0 0 gnd-1.sym
N 12700 10600 12900 10600 4
{
T 12700 10600 5 10 1 1 0 0 1
netname=I7
}
N 13900 10600 14100 10600 4
{
T 14100 10600 5 10 1 1 0 1 1
netname=I4#
}
N 12000 10800 11500 10800 4
{
T 11800 10800 5 10 1 1 0 0 1
netname=I3#
}
N 12000 11000 11500 11000 4
{
T 11800 11000 5 10 1 1 0 0 1
netname=I5
}
C 13100 11600 1 0 0 2n7002.sym
{
T 13325 11900 5 10 0 1 0 1 1
refdes=M10
T 13200 12400 5 10 0 1 0 0 1
value=2N7002P
T 13600 12200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14600 12200 5 10 0 1 0 0 1
device=NMOS
}
C 14100 11600 1 0 1 2n7002.sym
{
T 13875 11900 5 10 0 1 0 7 1
refdes=M11
T 14000 12400 5 10 0 1 0 6 1
value=2N7002P
T 13600 12200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 12600 12200 5 10 0 1 0 6 1
device=NMOS
}
N 13500 12200 13500 12100 4
N 13700 12100 13700 12200 4
N 12300 12200 14600 12200 4
N 13500 11700 13700 11700 4
C 14200 12200 1 0 0 not.sym
{
T 14550 12500 5 10 1 1 0 4 1
refdes=E3
}
C 11900 12200 1 0 0 not.sym
{
T 12250 12500 5 10 1 1 0 4 1
refdes=E4
}
C 13500 11400 1 0 0 gnd-1.sym
C 12100 12800 1 0 0 vdd-1.sym
C 14400 12800 1 0 0 vdd-1.sym
C 12700 12400 1 0 0 out-1.sym
{
T 12700 12700 5 10 0 0 0 0 1
device=OUTPUT
T 12700 12900 5 10 0 0 0 0 1
footprint=anchor
T 13300 12500 5 10 1 1 0 1 1
refdes=E4#
}
C 15000 12400 1 0 0 out-1.sym
{
T 15000 12700 5 10 0 0 0 0 1
device=OUTPUT
T 15000 12900 5 10 0 0 0 0 1
footprint=anchor
T 15600 12500 5 10 1 1 0 1 1
refdes=E3#
}
N 13100 11900 12900 11900 4
{
T 12900 11900 5 10 1 1 0 7 1
netname=I7
}
N 14300 11900 14100 11900 4
{
T 14300 11900 5 10 1 1 0 1 1
netname=I6#
}
N 14200 12500 14000 12500 4
{
T 14000 12500 5 10 1 1 0 7 1
netname=I3
}
N 11900 12500 11700 12500 4
{
T 11700 12500 5 10 1 1 0 7 1
netname=I4
}
C 8300 10100 1 0 0 nand.sym
{
T 8700 10600 5 10 1 1 0 4 1
refdes=S5
}
C 8100 9600 1 0 0 2n7002.sym
{
T 8325 9900 5 10 0 1 0 1 1
refdes=M9
T 8200 10400 5 10 0 1 0 0 1
value=2N7002P
T 8600 10200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 9600 10200 5 10 0 1 0 0 1
device=NMOS
}
N 8700 10100 8500 10100 4
C 8900 12500 1 0 0 cnot.sym
{
T 9225 12800 5 10 1 1 0 4 1
refdes=I1
}
N 8900 12800 8900 12200 4
C 9200 12200 1 0 0 gnd-1.sym
C 9100 13100 1 0 0 vdd-1.sym
C 9700 12700 1 0 0 out-1.sym
{
T 9700 13000 5 10 0 0 0 0 1
device=OUTPUT
T 10300 12800 5 10 1 1 0 1 1
refdes=CS#
T 9700 13200 5 10 0 0 0 0 1
footprint=anchor
}
C 12200 14600 1 0 0 cnot.sym
{
T 12525 14900 5 10 1 1 0 4 1
refdes=I2
}
N 12200 14900 11700 14900 4
{
T 11900 14900 5 10 1 1 0 0 1
netname=I7
}
C 12500 14300 1 0 0 gnd-1.sym
C 12400 15200 1 0 0 vdd-1.sym
C 8300 13900 1 0 0 nand4.sym
{
T 8700 14400 5 10 1 1 0 4 1
refdes=S4
}
C 12000 8900 1 0 0 nor4.sym
{
T 12400 9400 5 10 1 1 0 4 1
refdes=S8
}
C 12200 8600 1 0 0 gnd-1.sym
C 12100 9900 1 0 0 vdd-1.sym
N 12000 9700 11700 9700 4
{
T 11700 9700 5 10 1 1 0 7 1
netname=I7#
}
N 12000 9500 11700 9500 4
{
T 11700 9500 5 10 1 1 0 7 1
netname=I6
}
N 12000 9300 11700 9300 4
{
T 11700 9300 5 10 1 1 0 7 1
netname=I5#
}
N 12000 9100 11700 9100 4
{
T 11700 9100 5 10 1 1 0 7 1
netname=I4
}
N 12800 9400 13400 9400 4
{
T 12850 9450 5 10 1 1 0 0 1
netname=Special
}
C 4600 9700 1 0 0 gnd-1.sym
C 4300 9900 1 0 0 2n7002.sym
{
T 4525 10200 5 10 0 1 0 1 1
refdes=M7
T 4400 10700 5 10 0 1 0 0 1
value=2N7002P
T 4800 10500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 5800 10500 5 10 0 1 0 0 1
device=NMOS
}
C 4900 11900 1 0 0 nor3.sym
{
T 5300 12400 5 10 1 1 0 4 1
refdes=S2
}
N 5300 10800 5000 10800 4
{
T 5300 10800 5 10 1 1 0 6 1
netname=I5#
}
N 6800 10200 7100 10200 4
{
T 7000 10200 5 10 1 1 0 0 1
netname=I4#
}
N 6800 10800 7100 10800 4
{
T 7000 10800 5 10 1 1 0 0 1
netname=I7#
}
C 5100 9700 1 0 0 gnd-1.sym
N 5200 10400 5200 10500 4
N 4700 10400 4700 10500 4
N 4700 10500 5700 10500 4
N 5700 10600 5700 10400 4
N 4300 10200 4100 10200 4
{
T 4100 10200 5 10 1 1 0 6 1
netname=I7
}
N 4800 10200 4800 9700 4
{
T 4900 9500 5 10 1 1 0 6 1
netname=I4#
}
N 5300 10200 5300 9700 4
{
T 5400 9500 5 10 1 1 0 6 1
netname=I3
}
N 5700 11000 5900 11000 4
N 5900 10400 5900 11200 4
C 6300 9900 1 0 1 2n7002.sym
{
T 6075 10200 5 10 0 1 0 7 1
refdes=M1
T 6200 10700 5 10 0 1 0 6 1
value=2N7002P
T 5800 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 4800 10500 5 10 0 1 0 6 1
device=NMOS
}
C 5800 9700 1 0 0 gnd-1.sym
N 6300 10200 6300 9700 4
{
T 6200 9500 5 10 1 1 0 0 1
netname=I6#
}
C 5200 11200 1 0 1 vdd-1.sym
N 5900 11000 6400 11000 4
C 6800 10500 1 0 1 2n7002.sym
{
T 6575 10800 5 10 0 1 0 7 1
refdes=M2
T 6700 11300 5 10 0 1 0 6 1
value=2N7002P
T 6300 11100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5300 11100 5 10 0 1 0 6 1
device=NMOS
}
C 6800 9900 1 0 1 2n7002.sym
{
T 6575 10200 5 10 0 1 0 7 1
refdes=M4
T 6700 10700 5 10 0 1 0 6 1
value=2N7002P
T 6300 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5300 10500 5 10 0 1 0 6 1
device=NMOS
}
C 6500 9700 1 0 1 gnd-1.sym
N 6400 10400 6400 10600 4
C 5900 11100 1 0 1 resistor-load.sym
{
T 5600 11500 5 10 0 0 0 6 1
device=RESISTOR
T 5650 11350 5 10 1 1 0 6 1
refdes=R1
T 5500 11200 5 10 0 1 0 6 1
footprint=0603-boxed
T 5500 11200 5 10 0 1 0 6 1
value=3.3k
}
N 9700 12200 8900 12200 4
