R2_input_inc
{
  STRUCT inc_spec_WLSR2_input
  {
      int tx_wlsr;
      int ty_wlsr;
      string port_name_wlsr;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_WLSR2_input inc_WLSR2_input_spec[] = 
  {
//tx_wlsr   ty    port_name_wlsr  port_name_con         device_name_con    tx_con  ty_con

    {73,    232,    "CLKG_IN",                 "TIEHI",               "WLSR2_TILE",      73,    232},   
    {73,    232,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    233},   
    {73,    232,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    202},   
    {73,    232,    "CLK_PLL0_ARB_UADJ_IN",    "TIEHI",               "WLSR2_TILE",      73,    232},     
    {73,    232,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    228},   
    {73,    232,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    233},   
    {73,    232,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    202},   
    {73,    232,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    228},   
    {73,    232,    "CLK_PLL0_0_UADJ_IN",      "TIEHI",               "WLSR2_TILE",      73,    232},     
    {73,    232,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    228},   
    {73,    232,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    233},   
    {73,    232,    "CLK_USCM[29]",            "CLK_USCM_OUT[29]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[28]",            "CLK_USCM_OUT[28]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[27]",            "CLK_USCM_OUT[27]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[26]",            "CLK_USCM_OUT[26]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[25]",            "CLK_USCM_OUT[25]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[24]",            "CLK_USCM_OUT[24]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[23]",            "CLK_USCM_OUT[23]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[22]",            "CLK_USCM_OUT[22]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[21]",            "CLK_USCM_OUT[21]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[20]",            "CLK_USCM_OUT[20]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[19]",            "CLK_USCM_OUT[19]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[18]",            "CLK_USCM_OUT[18]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[17]",            "CLK_USCM_OUT[17]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[16]",            "CLK_USCM_OUT[16]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[15]",            "CLK_USCM_OUT[15]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[14]",            "CLK_USCM_OUT[14]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[13]",            "CLK_USCM_OUT[13]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[12]",            "CLK_USCM_OUT[12]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[11]",            "CLK_USCM_OUT[11]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[10]",            "CLK_USCM_OUT[10]",    "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[9]",             "CLK_USCM_OUT[9]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[8]",             "CLK_USCM_OUT[8]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[7]",             "CLK_USCM_OUT[7]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[6]",             "CLK_USCM_OUT[6]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[5]",             "CLK_USCM_OUT[5]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[4]",             "CLK_USCM_OUT[4]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[3]",             "CLK_USCM_OUT[3]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[2]",             "CLK_USCM_OUT[2]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[1]",             "CLK_USCM_OUT[1]",     "RLYBUFS_TILE",    75,    248},   
    {73,    232,    "CLK_USCM[0]",             "CLK_USCM_OUT[0]",     "RLYBUFS_TILE",    75,    248},   

    {73,    201,    "CLKG_IN",                 "TIEHI",               "WLSR2_TILE",      73,    201},   
    {73,    201,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    202},   
    {73,    201,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    171},   
    {73,    201,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    228},   
    {73,    201,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    197},   
    {73,    201,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    202},   
    {73,    201,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    171},   
    {73,    201,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    197},   
    {73,    201,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    228},   
    {73,    201,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    197},   
    {73,    201,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    202},   
    {73,    201,    "CLK_USCM[29]",            "CLK_USCM_OUT[29]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[28]",            "CLK_USCM_OUT[28]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[27]",            "CLK_USCM_OUT[27]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[26]",            "CLK_USCM_OUT[26]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[25]",            "CLK_USCM_OUT[25]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[24]",            "CLK_USCM_OUT[24]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[23]",            "CLK_USCM_OUT[23]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[22]",            "CLK_USCM_OUT[22]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[21]",            "CLK_USCM_OUT[21]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[20]",            "CLK_USCM_OUT[20]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[19]",            "CLK_USCM_OUT[19]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[18]",            "CLK_USCM_OUT[18]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[17]",            "CLK_USCM_OUT[17]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[16]",            "CLK_USCM_OUT[16]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[15]",            "CLK_USCM_OUT[15]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[14]",            "CLK_USCM_OUT[14]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[13]",            "CLK_USCM_OUT[13]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[12]",            "CLK_USCM_OUT[12]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[11]",            "CLK_USCM_OUT[11]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[10]",            "CLK_USCM_OUT[10]",    "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[9]",             "CLK_USCM_OUT[9]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[8]",             "CLK_USCM_OUT[8]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[7]",             "CLK_USCM_OUT[7]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[6]",             "CLK_USCM_OUT[6]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[5]",             "CLK_USCM_OUT[5]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[4]",             "CLK_USCM_OUT[4]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[3]",             "CLK_USCM_OUT[3]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[2]",             "CLK_USCM_OUT[2]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[1]",             "CLK_USCM_OUT[1]",     "RLYBUFS_TILE",    74,    248},   
    {73,    201,    "CLK_USCM[0]",             "CLK_USCM_OUT[0]",     "RLYBUFS_TILE",    74,    248},   

    {73,    170,    "CLKG_IN",                 "TIEHI",               "WLSR2_TILE",      73,    170},   
    {73,    170,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    171},   
    {73,    170,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    140},   
    {73,    170,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    197},   
    {73,    170,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    166},   
    {73,    170,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    171},   
    {73,    170,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    140},   
    {73,    170,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    166},   
    {73,    170,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    197},   
    {73,    170,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    166},   
    {73,    170,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    171},   
    {73,    170,    "CLK_USCM[29]",            "CLK_USCM_OUT[29]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[28]",            "CLK_USCM_OUT[28]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[27]",            "CLK_USCM_OUT[27]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[26]",            "CLK_USCM_OUT[26]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[25]",            "CLK_USCM_OUT[25]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[24]",            "CLK_USCM_OUT[24]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[23]",            "CLK_USCM_OUT[23]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[22]",            "CLK_USCM_OUT[22]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[21]",            "CLK_USCM_OUT[21]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[20]",            "CLK_USCM_OUT[20]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[19]",            "CLK_USCM_OUT[19]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[18]",            "CLK_USCM_OUT[18]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[17]",            "CLK_USCM_OUT[17]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[16]",            "CLK_USCM_OUT[16]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[15]",            "CLK_USCM_OUT[15]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[14]",            "CLK_USCM_OUT[14]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[13]",            "CLK_USCM_OUT[13]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[12]",            "CLK_USCM_OUT[12]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[11]",            "CLK_USCM_OUT[11]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[10]",            "CLK_USCM_OUT[10]",    "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[9]",             "CLK_USCM_OUT[9]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[8]",             "CLK_USCM_OUT[8]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[7]",             "CLK_USCM_OUT[7]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[6]",             "CLK_USCM_OUT[6]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[5]",             "CLK_USCM_OUT[5]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[4]",             "CLK_USCM_OUT[4]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[3]",             "CLK_USCM_OUT[3]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[2]",             "CLK_USCM_OUT[2]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[1]",             "CLK_USCM_OUT[1]",     "RLYBUFS_TILE",    73,    248},   
    {73,    170,    "CLK_USCM[0]",             "CLK_USCM_OUT[0]",     "RLYBUFS_TILE",    73,    248},   

    {73,    139,    "CLKG_IN",                 "TIEHI",               "WLSR2_TILE",      73,    139},   
    {73,    139,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    140},   
    {73,    139,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    109},   
    {73,    139,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    166},   
    {73,    139,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    135},   
    {73,    139,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    140},   
    {73,    139,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    109},   
    {73,    139,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    135},   
    {73,    139,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    166},   
    {73,    139,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    135},   
    {73,    139,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    140},   
    {73,    139,    "CLK_USCM[29]",            "CLK_USCM_T[14]",    "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[28]",            "CLK_USCM_T[13]",    "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[27]",            "CLK_USCM_T[12]",    "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[26]",            "CLK_USCM_T[11]",    "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[25]",            "CLK_USCM_T[10]",    "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[24]",            "CLK_USCM_T[9]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[23]",            "CLK_USCM_T[8]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[22]",            "CLK_USCM_T[7]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[21]",            "CLK_USCM_T[6]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[20]",            "CLK_USCM_T[5]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[19]",            "CLK_USCM_T[4]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[18]",            "CLK_USCM_T[3]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[17]",            "CLK_USCM_T[2]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[16]",            "CLK_USCM_T[1]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[15]",            "CLK_USCM_T[0]",     "USCM_TILE",    70,    124},   
    {73,    139,    "CLK_USCM[14]",            "CLK_USCM_T[14]",    "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[13]",            "CLK_USCM_T[13]",    "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[12]",            "CLK_USCM_T[12]",    "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[11]",            "CLK_USCM_T[11]",    "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[10]",            "CLK_USCM_T[10]",    "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[9]",             "CLK_USCM_T[9]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[8]",             "CLK_USCM_T[8]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[7]",             "CLK_USCM_T[7]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[6]",             "CLK_USCM_T[6]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[5]",             "CLK_USCM_T[5]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[4]",             "CLK_USCM_T[4]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[3]",             "CLK_USCM_T[3]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[2]",             "CLK_USCM_T[2]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[1]",             "CLK_USCM_T[1]",     "USCM_TILE",    70,    119},   
    {73,    139,    "CLK_USCM[0]",             "CLK_USCM_T[0]",     "USCM_TILE",    70,    119},   

    {73,    108,    "CLKG_IN",                 "TIEHI",             "WLSR2_TILE",    73,    108},   
    {73,    108,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",     "PLL_TILE",      73,    109},   
    {73,    108,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",     "PLL_TILE",      73,    78},    
    {73,    108,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",     "PLL_TILE",      73,    135},   
    {73,    108,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",     "PLL_TILE",      73,    104},   
    {73,    108,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",       "PLL_TILE",      73,    109},   
    {73,    108,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",       "PLL_TILE",      73,    78},    
    {73,    108,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",       "PLL_TILE",      73,    104},   
    {73,    108,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",       "PLL_TILE",      73,    135},   
    {73,    108,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",       "PLL_TILE",      73,    104},   
    {73,    108,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",       "PLL_TILE",      73,    109},   
    {73,    108,    "CLK_USCM[29]",            "CLK_USCM_B[14]",    "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[28]",            "CLK_USCM_B[13]",    "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[27]",            "CLK_USCM_B[12]",    "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[26]",            "CLK_USCM_B[11]",    "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[25]",            "CLK_USCM_B[10]",    "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[24]",            "CLK_USCM_B[9]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[23]",            "CLK_USCM_B[8]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[22]",            "CLK_USCM_B[7]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[21]",            "CLK_USCM_B[6]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[20]",            "CLK_USCM_B[5]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[19]",            "CLK_USCM_B[4]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[18]",            "CLK_USCM_B[3]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[17]",            "CLK_USCM_B[2]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[16]",            "CLK_USCM_B[1]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[15]",            "CLK_USCM_B[0]",     "USCM_TILE",     70,    124},   
    {73,    108,    "CLK_USCM[14]",            "CLK_USCM_B[14]",    "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[13]",            "CLK_USCM_B[13]",    "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[12]",            "CLK_USCM_B[12]",    "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[11]",            "CLK_USCM_B[11]",    "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[10]",            "CLK_USCM_B[10]",    "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[9]",             "CLK_USCM_B[9]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[8]",             "CLK_USCM_B[8]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[7]",             "CLK_USCM_B[7]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[6]",             "CLK_USCM_B[6]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[5]",             "CLK_USCM_B[5]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[4]",             "CLK_USCM_B[4]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[3]",             "CLK_USCM_B[3]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[2]",             "CLK_USCM_B[2]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[1]",             "CLK_USCM_B[1]",     "USCM_TILE",     70,    119},   
    {73,    108,    "CLK_USCM[0]",             "CLK_USCM_B[0]",     "USCM_TILE",     70,    119},

    {73,    77,    "CLKG_IN",                 "TIEHI",               "WLSR2_TILE",      73,    77},    
    {73,    77,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    78},    
    {73,    77,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    47},    
    {73,    77,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    104},   
    {73,    77,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    73},    
    {73,    77,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    78},    
    {73,    77,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    47},    
    {73,    77,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    73},    
    {73,    77,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    104},   
    {73,    77,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    73},    
    {73,    77,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    78},    
    {73,    77,    "CLK_USCM[29]",            "CLK_USCM_OUT[29]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[28]",            "CLK_USCM_OUT[28]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[27]",            "CLK_USCM_OUT[27]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[26]",            "CLK_USCM_OUT[26]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[25]",            "CLK_USCM_OUT[25]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[24]",            "CLK_USCM_OUT[24]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[23]",            "CLK_USCM_OUT[23]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[22]",            "CLK_USCM_OUT[22]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[21]",            "CLK_USCM_OUT[21]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[20]",            "CLK_USCM_OUT[20]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[19]",            "CLK_USCM_OUT[19]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[18]",            "CLK_USCM_OUT[18]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[17]",            "CLK_USCM_OUT[17]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[16]",            "CLK_USCM_OUT[16]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[15]",            "CLK_USCM_OUT[15]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[14]",            "CLK_USCM_OUT[14]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[13]",            "CLK_USCM_OUT[13]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[12]",            "CLK_USCM_OUT[12]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[11]",            "CLK_USCM_OUT[11]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[10]",            "CLK_USCM_OUT[10]",    "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[9]",             "CLK_USCM_OUT[9]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[8]",             "CLK_USCM_OUT[8]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[7]",             "CLK_USCM_OUT[7]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[6]",             "CLK_USCM_OUT[6]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[5]",             "CLK_USCM_OUT[5]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[4]",             "CLK_USCM_OUT[4]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[3]",             "CLK_USCM_OUT[3]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[2]",             "CLK_USCM_OUT[2]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[1]",             "CLK_USCM_OUT[1]",     "RLYBUFS_TILE",    72,    248},   
    {73,    77,    "CLK_USCM[0]",             "CLK_USCM_OUT[0]",     "RLYBUFS_TILE",    72,    248},   

    {73,    46,    "CLKG_IN",                 "TIEHI",               "WLSR2_TILE",      73,    46},    
    {73,    46,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    47},    
    {73,    46,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    16},    
    {73,    46,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    73},    
    {73,    46,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    42},    
    {73,    46,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    47},    
    {73,    46,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    16},    
    {73,    46,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    42},    
    {73,    46,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    73},    
    {73,    46,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    42},    
    {73,    46,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    47},    
    {73,    46,    "CLK_USCM[29]",            "CLK_USCM_OUT[29]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[28]",            "CLK_USCM_OUT[28]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[27]",            "CLK_USCM_OUT[27]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[26]",            "CLK_USCM_OUT[26]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[25]",            "CLK_USCM_OUT[25]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[24]",            "CLK_USCM_OUT[24]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[23]",            "CLK_USCM_OUT[23]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[22]",            "CLK_USCM_OUT[22]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[21]",            "CLK_USCM_OUT[21]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[20]",            "CLK_USCM_OUT[20]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[19]",            "CLK_USCM_OUT[19]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[18]",            "CLK_USCM_OUT[18]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[17]",            "CLK_USCM_OUT[17]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[16]",            "CLK_USCM_OUT[16]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[15]",            "CLK_USCM_OUT[15]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[14]",            "CLK_USCM_OUT[14]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[13]",            "CLK_USCM_OUT[13]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[12]",            "CLK_USCM_OUT[12]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[11]",            "CLK_USCM_OUT[11]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[10]",            "CLK_USCM_OUT[10]",    "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[9]",             "CLK_USCM_OUT[9]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[8]",             "CLK_USCM_OUT[8]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[7]",             "CLK_USCM_OUT[7]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[6]",             "CLK_USCM_OUT[6]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[5]",             "CLK_USCM_OUT[5]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[4]",             "CLK_USCM_OUT[4]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[3]",             "CLK_USCM_OUT[3]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[2]",             "CLK_USCM_OUT[2]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[1]",             "CLK_USCM_OUT[1]",     "RLYBUFS_TILE",    71,    248},   
    {73,    46,    "CLK_USCM[0]",             "CLK_USCM_OUT[0]",     "RLYBUFS_TILE",    71,    248},

    {73,    15,    "CLKG_IN",                 "TIEHI",               "WLSR2_TILE",      73,    15},    
    {73,    15,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    16},    
    {73,    15,    "CLK_PLL1_ARB_DADJ_IN",    "TIEHI",               "WLSR2_TILE",      73,    15},    
    {73,    15,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",       "PLL_TILE",        73,    42},    
    {73,    15,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",       "PLL_TILE",        73,    11},    
    {73,    15,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    16},    
    {73,    15,    "CLK_PLL1_0_DADJ_IN",      "TIEHI",               "WLSR2_TILE",      73,    15},    
    {73,    15,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",         "PLL_TILE",        73,    11},    
    {73,    15,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",         "PLL_TILE",        73,    42},    
    {73,    15,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    11},    
    {73,    15,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",         "PLL_TILE",        73,    16},    
    {73,    15,    "CLK_USCM[29]",            "CLK_USCM_OUT[29]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[28]",            "CLK_USCM_OUT[28]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[27]",            "CLK_USCM_OUT[27]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[26]",            "CLK_USCM_OUT[26]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[25]",            "CLK_USCM_OUT[25]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[24]",            "CLK_USCM_OUT[24]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[23]",            "CLK_USCM_OUT[23]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[22]",            "CLK_USCM_OUT[22]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[21]",            "CLK_USCM_OUT[21]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[20]",            "CLK_USCM_OUT[20]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[19]",            "CLK_USCM_OUT[19]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[18]",            "CLK_USCM_OUT[18]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[17]",            "CLK_USCM_OUT[17]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[16]",            "CLK_USCM_OUT[16]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[15]",            "CLK_USCM_OUT[15]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[14]",            "CLK_USCM_OUT[14]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[13]",            "CLK_USCM_OUT[13]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[12]",            "CLK_USCM_OUT[12]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[11]",            "CLK_USCM_OUT[11]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[10]",            "CLK_USCM_OUT[10]",    "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[9]",             "CLK_USCM_OUT[9]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[8]",             "CLK_USCM_OUT[8]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[7]",             "CLK_USCM_OUT[7]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[6]",             "CLK_USCM_OUT[6]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[5]",             "CLK_USCM_OUT[5]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[4]",             "CLK_USCM_OUT[4]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[3]",             "CLK_USCM_OUT[3]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[2]",             "CLK_USCM_OUT[2]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[1]",             "CLK_USCM_OUT[1]",     "RLYBUFS_TILE",    70,    248},   
    {73,    15,    "CLK_USCM[0]",             "CLK_USCM_OUT[0]",     "RLYBUFS_TILE",    70,    248}   

   };
};
