# FPGA Floating Point Division (Single Precision)
Simple project using the floating point division IP Core's division functionality from Xilinx <br/>
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointIP.PNG)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointScreenShot.PNG)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/Single-Precision-IEEE-754-Floating-Point-Standard.jpg)
# NEXYS 4 DDR (Artix-7)
0/0 = 7FC0_0000 = NaN
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg1.jpg)
-2/0 = FF80_0000
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg2.jpg)
2/0 = 7F80_0000
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg3.jpg)
# ZYBO Z7 ZYNQ-7020
