Summary
======
Overall execution cycle = 1021052403
Total execution cycles per core:
- Processor 0 = 1011041248
- Processor 1 = 1016460246
- Processor 2 = 75219743
- Processor 3 = 1021052403
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 993311994
- Processor 1 = 999339701
- Processor 2 = 57662866
- Processor 3 = 1003912290
======
Data cache miss rate for each core
- Processor 0 = 0.8549954558409263 (2795948/3270132)
- Processor 1 = 0.8558111760217957 (2813267/3287252)
- Processor 2 = 0.9390219035157776 (110521/117698)
- Processor 3 = 0.8574693097786743 (2851016/3324919)
======
Amount of Data traffic in bytes on the bus
= 61069736
======
Number of invalidations or updates on the bus
= 1803674
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 3112419, numSharedAccess = 157713
- Cache 1: numPrivateAccess = 3280125, numSharedAccess = 7127
- Cache 2: numPrivateAccess = 116625, numSharedAccess = 1073
- Cache 3: numPrivateAccess = 3167907, numSharedAccess = 157012
======
Number of times each state is entered
- Cache 0: numO = 2
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 0
