// Seed: 2471079720
module module_0;
  wire id_1;
  wire id_2, id_3;
  wire id_4;
  module_2 modCall_1 ();
  assign module_1.type_8 = 0;
  assign id_2 = id_3;
  assign id_2 = id_3;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_4, id_5;
  always id_4 = 1;
  id_6(
      id_1, id_4
  );
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 ();
  id_1(
      -1
  );
endmodule
module module_3 (
    input wire id_0
);
  parameter id_2 = -1'd0;
  assign id_3 = -1'h0;
  uwire id_4, id_5;
  module_2 modCall_1 ();
  wor id_6 = -1'b0;
  assign id_5 = id_0;
endmodule
