// Seed: 2561727728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = (1);
  assign id_8 = -1;
  bit id_11, id_12, id_13;
  assign #1 id_3 = id_10;
  assign module_1.id_5 = 0;
  reg id_14, id_15 = -1;
  initial begin : LABEL_0
    id_14 = (id_12);
  end
  wire id_16;
  assign id_6 = (1 !=? id_14);
  final id_13 <= id_7;
  wire id_17;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wor id_3, id_4;
  assign id_3 = id_2;
  reg id_5, id_6;
  bit id_7;
  assign id_6 = id_7;
  always_comb id_5 <= -1;
  assign id_4.id_1 = {-1{""}} + id_2;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_3,
      id_4,
      id_4,
      id_6,
      id_4,
      id_3,
      id_3
  );
  id_8(
      -1, 1
  );
  wire id_9, id_10;
endmodule
