+incdir+$ROOT/sim
+incdir+$ROOT/sim/sim_picorv32
+incdir+$RTL_ROOT
+incdir+$RTL_ROOT/sim_model
+incdir+$RTL_ROOT/sim_model/mdl_picorv32
// ***********************/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**
// picorv32             /**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/***
// *********************/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/****
$RTL_ROOT/sim_model/mdl_picorv32/picorv32_wrapper_bhv.sv
$RTL_ROOT/sim_model/mdl_picorv32/axi4_memory_bhv.sv
$RTL_ROOT/sim_model/mdl_picorv32/testbench.sv
$RTL_ROOT/sim_model/mdl_picorv32/testbench_ez.sv
