# System-Bus-Design-Verilog
This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification 
