// Seed: 2571720047
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    output wire id_3,
    output wire id_4,
    output supply1 id_5,
    output tri id_6,
    output tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input wor id_11,
    input wire id_12,
    input wire id_13,
    output tri0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input supply0 id_19,
    input uwire id_20,
    input uwire id_21,
    input uwire id_22,
    input wor id_23,
    input wor id_24,
    input uwire id_25
);
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    output tri   id_3
);
  assign id_2 = id_1;
  wire id_5;
  integer id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_8 = 0;
  assign id_2 = id_5;
  genvar id_7;
endmodule
