Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb  5 22:11:43 2025
| Host         : LAPTOP-RH96MGM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_timing_summary_routed.rpt -pb calculator_top_timing_summary_routed.pb -rpx calculator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (15)
7. checking multiple_clock (321)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (321)
--------------------------------
 There are 321 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.581        0.000                      0                  580        0.076        0.000                      0                  580        3.000        0.000                       0                   327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_sys_pll    {0.000 10.000}     20.000          50.000          
  clkfbout_sys_pll    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_pll_1  {0.000 10.000}     20.000          50.000          
  clkfbout_sys_pll_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_sys_pll          2.581        0.000                      0                  580        0.160        0.000                      0                  580        9.500        0.000                       0                   323  
  clkfbout_sys_pll                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_pll_1        2.583        0.000                      0                  580        0.160        0.000                      0                  580        9.500        0.000                       0                   323  
  clkfbout_sys_pll_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_pll_1  clk_out1_sys_pll          2.581        0.000                      0                  580        0.076        0.000                      0                  580  
clk_out1_sys_pll    clk_out1_sys_pll_1        2.581        0.000                      0                  580        0.076        0.000                      0                  580  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.405ns  (logic 3.800ns (21.832%)  route 13.605ns (78.168%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.992    16.183    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.326    16.509 r  encoded[7][1]_i_1/O
                         net (fo=1, routed)           0.000    16.509    bin_to_bcd[7]_return[1]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    19.090    encoded_reg[7][1]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.396ns  (logic 3.570ns (20.522%)  route 13.826ns (79.478%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.499 r  encoded[6][1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    shifted3_out[24]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.029    19.089    encoded_reg[6][1]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 3.598ns (20.650%)  route 13.826ns (79.350%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.152    16.527 r  encoded[6][3]_i_1/O
                         net (fo=1, routed)           0.000    16.527    shifted3_out[26]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.135    encoded_reg[6][3]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.254ns  (logic 3.800ns (22.024%)  route 13.454ns (77.976%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.840    16.031    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.326    16.357 r  encoded[7][3]_i_1/O
                         net (fo=1, routed)           0.000    16.357    bin_to_bcd[7]_return[3]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 3.570ns (20.773%)  route 13.615ns (79.227%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.289 r  encoded[6][2]_i_1/O
                         net (fo=1, routed)           0.000    16.289    shifted3_out[25]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.031    19.091    encoded_reg[6][2]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 3.565ns (20.750%)  route 13.615ns (79.250%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.119    16.284 r  encoded[7][0]_i_1/O
                         net (fo=1, routed)           0.000    16.284    shifted3_out[27]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.135    encoded_reg[7][0]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -16.284    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.131ns  (logic 3.570ns (20.839%)  route 13.561ns (79.161%))
  Logic Levels:           14  (LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  encoded[7][3]_i_2/O
                         net (fo=3, routed)           0.947    16.111    encoded[7][3]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.235 r  encoded[7][2]_i_1/O
                         net (fo=1, routed)           0.000    16.235    bin_to_bcd[7]_return[2]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[7][2]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -16.235    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 3.214ns (19.898%)  route 12.938ns (80.102%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124    15.256 r  encoded[5][2]_i_1/O
                         net (fo=1, routed)           0.000    15.256    encoded[5][2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[5][2]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 3.242ns (20.037%)  route 12.938ns (79.963%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    15.284 r  encoded[6][0]_i_1/O
                         net (fo=1, routed)           0.000    15.284    encoded[6][0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075    19.136    encoded_reg[6][0]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 3.446ns (21.474%)  route 12.601ns (78.526%))
  Logic Levels:           13  (LUT4=1 LUT5=8 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.976     7.555    encoded[7][3]_i_70_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.354     7.909 r  encoded[7][3]_i_56/O
                         net (fo=5, routed)           0.870     8.779    encoded[7][3]_i_56_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.354     9.133 r  encoded[7][3]_i_41/O
                         net (fo=7, routed)           0.775     9.908    encoded[7][3]_i_41_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.352    10.260 r  encoded[7][3]_i_35/O
                         net (fo=6, routed)           1.047    11.307    encoded[7][3]_i_35_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.326    11.633 r  encoded[6][0]_i_16/O
                         net (fo=6, routed)           1.016    12.649    encoded[6][0]_i_16_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  encoded[6][0]_i_10/O
                         net (fo=6, routed)           0.819    13.592    encoded[6][0]_i_10_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124    13.716 r  encoded[6][0]_i_3/O
                         net (fo=5, routed)           1.311    15.027    encoded[6][0]_i_3_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.124    15.151 r  encoded[5][1]_i_1/O
                         net (fo=1, routed)           0.000    15.151    encoded[5][1]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.029    19.090    encoded_reg[5][1]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                  3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 g_USE_PLL.reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_USE_PLL.reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.598    -0.566    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  g_USE_PLL.reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.346    g_USE_PLL.reset_sync[0]
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.868    -0.804    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.060    -0.506    g_USE_PLL.reset_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    button_sync[0]
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.060    -0.529    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/int_remainder_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.573    -0.591    g_MOORE.u_sm/div/clk
    SLICE_X15Y89         FDRE                                         r  g_MOORE.u_sm/div/int_remainder_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  g_MOORE.u_sm/div/int_remainder_reg[32]/Q
                         net (fo=6, routed)           0.111    -0.339    g_MOORE.u_sm/div/in2
    SLICE_X14Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  g_MOORE.u_sm/div/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    g_MOORE.u_sm/div/state__0[1]
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844    -0.829    g_MOORE.u_sm/div/clk
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.120    -0.458    g_MOORE.u_sm/div/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encoded_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/ct[4]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.603    -0.561    clk_50
    SLICE_X2Y91          FDRE                                         r  encoded_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  encoded_reg[3][0]/Q
                         net (fo=7, routed)           0.073    -0.324    u_seven_segment/ct[4]/encoded[3][0]
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  u_seven_segment/ct[4]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_seven_segment/ct[4]/cathode[6]
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.876    -0.797    u_seven_segment/ct[4]/clk
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092    -0.456    u_seven_segment/ct[4]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.571    -0.593    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/Q
                         net (fo=1, routed)           0.057    -0.388    g_MOORE.u_sm/div/quotient_reg[24]_bret__2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.098    -0.290 r  g_MOORE.u_sm/div/quotient[24]_INST_0/O
                         net (fo=2, routed)           0.000    -0.290    g_MOORE.u_sm/div/quotient[24]
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.841    -0.832    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.121    -0.472    g_MOORE.u_sm/div/quotient_reg[25]_bret__2
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X13Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.310    counter_reg[0]
    SLICE_X14Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    p_0_in__0[5]
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.452    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_seven_segment/ct[6]/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.602    -0.562    u_seven_segment/ct[6]/clk
    SLICE_X3Y88          FDRE                                         r  u_seven_segment/ct[6]/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_seven_segment/ct[6]/cathode_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    u_seven_segment/ct[4]/cathode_reg[6]_0[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045    -0.285 r  u_seven_segment/ct[4]/cathode[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    u_seven_segment/ct[4]/cathode[0]_i_2_n_0
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.223 r  u_seven_segment/ct[4]/cathode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    u_seven_segment/segments[0]
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.875    -0.798    u_seven_segment/clk
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.415    u_seven_segment/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.154    -0.295    g_MOORE.u_sm/buttons[4]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.072    -0.502    g_MOORE.u_sm/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 button_capt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.294    g_MOORE.u_sm/buttons[1]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.504    g_MOORE.u_sm/last_op_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.293    g_MOORE.u_sm/buttons[3]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.504    g_MOORE.u_sm/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   g_USE_PLL.u_sys_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y92     button_capt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y91     button_down_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y93     button_sync_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y93     button_sync_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   g_USE_PLL.u_sys_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll_1
  To Clock:  clk_out1_sys_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.405ns  (logic 3.800ns (21.832%)  route 13.605ns (78.168%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.992    16.183    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.326    16.509 r  encoded[7][1]_i_1/O
                         net (fo=1, routed)           0.000    16.509    bin_to_bcd[7]_return[1]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.082    19.063    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    19.092    encoded_reg[7][1]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.396ns  (logic 3.570ns (20.522%)  route 13.826ns (79.478%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.499 r  encoded[6][1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    shifted3_out[24]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.082    19.062    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.029    19.091    encoded_reg[6][1]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 3.598ns (20.650%)  route 13.826ns (79.350%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.152    16.527 r  encoded[6][3]_i_1/O
                         net (fo=1, routed)           0.000    16.527    shifted3_out[26]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.082    19.062    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.137    encoded_reg[6][3]
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.254ns  (logic 3.800ns (22.024%)  route 13.454ns (77.976%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.840    16.031    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.326    16.357 r  encoded[7][3]_i_1/O
                         net (fo=1, routed)           0.000    16.357    bin_to_bcd[7]_return[3]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.082    19.063    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.094    encoded_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 3.570ns (20.773%)  route 13.615ns (79.227%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.289 r  encoded[6][2]_i_1/O
                         net (fo=1, routed)           0.000    16.289    shifted3_out[25]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.082    19.062    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.031    19.093    encoded_reg[6][2]
  -------------------------------------------------------------------
                         required time                         19.093    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 3.565ns (20.750%)  route 13.615ns (79.250%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.119    16.284 r  encoded[7][0]_i_1/O
                         net (fo=1, routed)           0.000    16.284    shifted3_out[27]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.082    19.062    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.137    encoded_reg[7][0]
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                         -16.284    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.131ns  (logic 3.570ns (20.839%)  route 13.561ns (79.161%))
  Logic Levels:           14  (LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  encoded[7][3]_i_2/O
                         net (fo=3, routed)           0.947    16.111    encoded[7][3]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.235 r  encoded[7][2]_i_1/O
                         net (fo=1, routed)           0.000    16.235    bin_to_bcd[7]_return[2]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.082    19.063    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.094    encoded_reg[7][2]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                         -16.235    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 3.214ns (19.898%)  route 12.938ns (80.102%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124    15.256 r  encoded[5][2]_i_1/O
                         net (fo=1, routed)           0.000    15.256    encoded[5][2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.082    19.063    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031    19.094    encoded_reg[5][2]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 3.242ns (20.037%)  route 12.938ns (79.963%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    15.284 r  encoded[6][0]_i_1/O
                         net (fo=1, routed)           0.000    15.284    encoded[6][0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.082    19.063    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075    19.138    encoded_reg[6][0]
  -------------------------------------------------------------------
                         required time                         19.138    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 3.446ns (21.474%)  route 12.601ns (78.526%))
  Logic Levels:           13  (LUT4=1 LUT5=8 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.976     7.555    encoded[7][3]_i_70_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.354     7.909 r  encoded[7][3]_i_56/O
                         net (fo=5, routed)           0.870     8.779    encoded[7][3]_i_56_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.354     9.133 r  encoded[7][3]_i_41/O
                         net (fo=7, routed)           0.775     9.908    encoded[7][3]_i_41_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.352    10.260 r  encoded[7][3]_i_35/O
                         net (fo=6, routed)           1.047    11.307    encoded[7][3]_i_35_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.326    11.633 r  encoded[6][0]_i_16/O
                         net (fo=6, routed)           1.016    12.649    encoded[6][0]_i_16_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  encoded[6][0]_i_10/O
                         net (fo=6, routed)           0.819    13.592    encoded[6][0]_i_10_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124    13.716 r  encoded[6][0]_i_3/O
                         net (fo=5, routed)           1.311    15.027    encoded[6][0]_i_3_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.124    15.151 r  encoded[5][1]_i_1/O
                         net (fo=1, routed)           0.000    15.151    encoded[5][1]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.082    19.063    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.029    19.092    encoded_reg[5][1]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                  3.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 g_USE_PLL.reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_USE_PLL.reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.598    -0.566    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  g_USE_PLL.reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.346    g_USE_PLL.reset_sync[0]
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.868    -0.804    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.060    -0.506    g_USE_PLL.reset_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    button_sync[0]
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.060    -0.529    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/int_remainder_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.573    -0.591    g_MOORE.u_sm/div/clk
    SLICE_X15Y89         FDRE                                         r  g_MOORE.u_sm/div/int_remainder_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  g_MOORE.u_sm/div/int_remainder_reg[32]/Q
                         net (fo=6, routed)           0.111    -0.339    g_MOORE.u_sm/div/in2
    SLICE_X14Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  g_MOORE.u_sm/div/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    g_MOORE.u_sm/div/state__0[1]
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844    -0.829    g_MOORE.u_sm/div/clk
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.120    -0.458    g_MOORE.u_sm/div/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encoded_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/ct[4]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.603    -0.561    clk_50
    SLICE_X2Y91          FDRE                                         r  encoded_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  encoded_reg[3][0]/Q
                         net (fo=7, routed)           0.073    -0.324    u_seven_segment/ct[4]/encoded[3][0]
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  u_seven_segment/ct[4]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_seven_segment/ct[4]/cathode[6]
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.876    -0.797    u_seven_segment/ct[4]/clk
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092    -0.456    u_seven_segment/ct[4]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.571    -0.593    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/Q
                         net (fo=1, routed)           0.057    -0.388    g_MOORE.u_sm/div/quotient_reg[24]_bret__2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.098    -0.290 r  g_MOORE.u_sm/div/quotient[24]_INST_0/O
                         net (fo=2, routed)           0.000    -0.290    g_MOORE.u_sm/div/quotient[24]
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.841    -0.832    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.121    -0.472    g_MOORE.u_sm/div/quotient_reg[25]_bret__2
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X13Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.310    counter_reg[0]
    SLICE_X14Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    p_0_in__0[5]
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.452    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_seven_segment/ct[6]/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.602    -0.562    u_seven_segment/ct[6]/clk
    SLICE_X3Y88          FDRE                                         r  u_seven_segment/ct[6]/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_seven_segment/ct[6]/cathode_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    u_seven_segment/ct[4]/cathode_reg[6]_0[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045    -0.285 r  u_seven_segment/ct[4]/cathode[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    u_seven_segment/ct[4]/cathode[0]_i_2_n_0
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.223 r  u_seven_segment/ct[4]/cathode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    u_seven_segment/segments[0]
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.875    -0.798    u_seven_segment/clk
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.415    u_seven_segment/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.154    -0.295    g_MOORE.u_sm/buttons[4]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.072    -0.502    g_MOORE.u_sm/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 button_capt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.294    g_MOORE.u_sm/buttons[1]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.504    g_MOORE.u_sm/last_op_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.293    g_MOORE.u_sm/buttons[3]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.504    g_MOORE.u_sm/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   g_USE_PLL.u_sys_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y92     button_capt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y92     button_capt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y91     button_down_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y93     button_sync_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y93     button_sync_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y92     button_capt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y92     button_capt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_1
  To Clock:  clkfbout_sys_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   g_USE_PLL.u_sys_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll_1
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.405ns  (logic 3.800ns (21.832%)  route 13.605ns (78.168%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.992    16.183    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.326    16.509 r  encoded[7][1]_i_1/O
                         net (fo=1, routed)           0.000    16.509    bin_to_bcd[7]_return[1]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    19.090    encoded_reg[7][1]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.396ns  (logic 3.570ns (20.522%)  route 13.826ns (79.478%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.499 r  encoded[6][1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    shifted3_out[24]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.029    19.089    encoded_reg[6][1]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 3.598ns (20.650%)  route 13.826ns (79.350%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.152    16.527 r  encoded[6][3]_i_1/O
                         net (fo=1, routed)           0.000    16.527    shifted3_out[26]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.135    encoded_reg[6][3]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.254ns  (logic 3.800ns (22.024%)  route 13.454ns (77.976%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.840    16.031    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.326    16.357 r  encoded[7][3]_i_1/O
                         net (fo=1, routed)           0.000    16.357    bin_to_bcd[7]_return[3]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 3.570ns (20.773%)  route 13.615ns (79.227%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.289 r  encoded[6][2]_i_1/O
                         net (fo=1, routed)           0.000    16.289    shifted3_out[25]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.031    19.091    encoded_reg[6][2]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 3.565ns (20.750%)  route 13.615ns (79.250%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.119    16.284 r  encoded[7][0]_i_1/O
                         net (fo=1, routed)           0.000    16.284    shifted3_out[27]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.135    encoded_reg[7][0]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -16.284    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        17.131ns  (logic 3.570ns (20.839%)  route 13.561ns (79.161%))
  Logic Levels:           14  (LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  encoded[7][3]_i_2/O
                         net (fo=3, routed)           0.947    16.111    encoded[7][3]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.235 r  encoded[7][2]_i_1/O
                         net (fo=1, routed)           0.000    16.235    bin_to_bcd[7]_return[2]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[7][2]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -16.235    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 3.214ns (19.898%)  route 12.938ns (80.102%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124    15.256 r  encoded[5][2]_i_1/O
                         net (fo=1, routed)           0.000    15.256    encoded[5][2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[5][2]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 3.242ns (20.037%)  route 12.938ns (79.963%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    15.284 r  encoded[6][0]_i_1/O
                         net (fo=1, routed)           0.000    15.284    encoded[6][0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075    19.136    encoded_reg[6][0]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll rise@20.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 3.446ns (21.474%)  route 12.601ns (78.526%))
  Logic Levels:           13  (LUT4=1 LUT5=8 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.976     7.555    encoded[7][3]_i_70_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.354     7.909 r  encoded[7][3]_i_56/O
                         net (fo=5, routed)           0.870     8.779    encoded[7][3]_i_56_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.354     9.133 r  encoded[7][3]_i_41/O
                         net (fo=7, routed)           0.775     9.908    encoded[7][3]_i_41_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.352    10.260 r  encoded[7][3]_i_35/O
                         net (fo=6, routed)           1.047    11.307    encoded[7][3]_i_35_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.326    11.633 r  encoded[6][0]_i_16/O
                         net (fo=6, routed)           1.016    12.649    encoded[6][0]_i_16_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  encoded[6][0]_i_10/O
                         net (fo=6, routed)           0.819    13.592    encoded[6][0]_i_10_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124    13.716 r  encoded[6][0]_i_3/O
                         net (fo=5, routed)           1.311    15.027    encoded[6][0]_i_3_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.124    15.151 r  encoded[5][1]_i_1/O
                         net (fo=1, routed)           0.000    15.151    encoded[5][1]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.029    19.090    encoded_reg[5][1]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                  3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 g_USE_PLL.reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_USE_PLL.reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.598    -0.566    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  g_USE_PLL.reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.346    g_USE_PLL.reset_sync[0]
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.868    -0.804    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.060    -0.423    g_USE_PLL.reset_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    button_sync[0]
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.060    -0.446    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/int_remainder_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.573    -0.591    g_MOORE.u_sm/div/clk
    SLICE_X15Y89         FDRE                                         r  g_MOORE.u_sm/div/int_remainder_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  g_MOORE.u_sm/div/int_remainder_reg[32]/Q
                         net (fo=6, routed)           0.111    -0.339    g_MOORE.u_sm/div/in2
    SLICE_X14Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  g_MOORE.u_sm/div/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    g_MOORE.u_sm/div/state__0[1]
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844    -0.829    g_MOORE.u_sm/div/clk
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.120    -0.375    g_MOORE.u_sm/div/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 encoded_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/ct[4]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.603    -0.561    clk_50
    SLICE_X2Y91          FDRE                                         r  encoded_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  encoded_reg[3][0]/Q
                         net (fo=7, routed)           0.073    -0.324    u_seven_segment/ct[4]/encoded[3][0]
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  u_seven_segment/ct[4]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_seven_segment/ct[4]/cathode[6]
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.876    -0.797    u_seven_segment/ct[4]/clk
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.084    -0.465    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092    -0.373    u_seven_segment/ct[4]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.571    -0.593    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/Q
                         net (fo=1, routed)           0.057    -0.388    g_MOORE.u_sm/div/quotient_reg[24]_bret__2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.098    -0.290 r  g_MOORE.u_sm/div/quotient[24]_INST_0/O
                         net (fo=2, routed)           0.000    -0.290    g_MOORE.u_sm/div/quotient[24]
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.841    -0.832    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.121    -0.389    g_MOORE.u_sm/div/quotient_reg[25]_bret__2
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X13Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.310    counter_reg[0]
    SLICE_X14Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    p_0_in__0[5]
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.369    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_seven_segment/ct[6]/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.602    -0.562    u_seven_segment/ct[6]/clk
    SLICE_X3Y88          FDRE                                         r  u_seven_segment/ct[6]/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_seven_segment/ct[6]/cathode_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    u_seven_segment/ct[4]/cathode_reg[6]_0[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045    -0.285 r  u_seven_segment/ct[4]/cathode[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    u_seven_segment/ct[4]/cathode[0]_i_2_n_0
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.223 r  u_seven_segment/ct[4]/cathode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    u_seven_segment/segments[0]
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.875    -0.798    u_seven_segment/clk
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.084    -0.466    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.332    u_seven_segment/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.154    -0.295    g_MOORE.u_sm/buttons[4]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.072    -0.419    g_MOORE.u_sm/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 button_capt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.294    g_MOORE.u_sm/buttons[1]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.421    g_MOORE.u_sm/last_op_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.293    g_MOORE.u_sm/buttons[3]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.421    g_MOORE.u_sm/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        2.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.405ns  (logic 3.800ns (21.832%)  route 13.605ns (78.168%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.992    16.183    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.326    16.509 r  encoded[7][1]_i_1/O
                         net (fo=1, routed)           0.000    16.509    bin_to_bcd[7]_return[1]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    19.090    encoded_reg[7][1]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.396ns  (logic 3.570ns (20.522%)  route 13.826ns (79.478%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.499 r  encoded[6][1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    shifted3_out[24]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][1]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.029    19.089    encoded_reg[6][1]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 3.598ns (20.650%)  route 13.826ns (79.350%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.816    16.375    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.152    16.527 r  encoded[6][3]_i_1/O
                         net (fo=1, routed)           0.000    16.527    shifted3_out[26]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][3]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.135    encoded_reg[6][3]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.254ns  (logic 3.800ns (22.024%)  route 13.454ns (77.976%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.152    15.191 r  encoded[7][3]_i_3/O
                         net (fo=3, routed)           0.840    16.031    encoded[7][3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.326    16.357 r  encoded[7][3]_i_1/O
                         net (fo=1, routed)           0.000    16.357    bin_to_bcd[7]_return[3]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][3]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 3.570ns (20.773%)  route 13.615ns (79.227%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    16.289 r  encoded[6][2]_i_1/O
                         net (fo=1, routed)           0.000    16.289    shifted3_out[25]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[6][2]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.031    19.091    encoded_reg[6][2]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 3.565ns (20.750%)  route 13.615ns (79.250%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           1.288    14.075    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.401 r  encoded[7][3]_i_11/O
                         net (fo=6, routed)           1.034    15.436    encoded[7][3]_i_11_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124    15.560 r  encoded[7][0]_i_3/O
                         net (fo=4, routed)           0.605    16.165    encoded[7][0]_i_3_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.119    16.284 r  encoded[7][0]_i_1/O
                         net (fo=1, routed)           0.000    16.284    shifted3_out[27]
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.604    18.584    clk_50
    SLICE_X1Y92          FDRE                                         r  encoded_reg[7][0]/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.084    19.060    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.075    19.135    encoded_reg[7][0]
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                         -16.284    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        17.131ns  (logic 3.570ns (20.839%)  route 13.561ns (79.161%))
  Logic Levels:           14  (LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.969     7.548    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.874 r  encoded[5][0]_i_87/O
                         net (fo=6, routed)           0.840     8.714    encoded[5][0]_i_87_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  encoded[5][0]_i_49/O
                         net (fo=9, routed)           0.884     9.722    encoded[5][0]_i_49_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.150     9.872 r  encoded[5][0]_i_26/O
                         net (fo=6, routed)           1.153    11.025    encoded[5][0]_i_26_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.352    11.377 r  encoded[6][0]_i_14/O
                         net (fo=6, routed)           1.054    12.432    encoded[6][0]_i_14_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.356    12.788 r  encoded[7][3]_i_21/O
                         net (fo=6, routed)           0.956    13.744    encoded[7][3]_i_21_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.326    14.070 r  encoded[7][3]_i_9/O
                         net (fo=6, routed)           0.969    15.039    encoded[7][3]_i_9_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  encoded[7][3]_i_2/O
                         net (fo=3, routed)           0.947    16.111    encoded[7][3]_i_2_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.235 r  encoded[7][2]_i_1/O
                         net (fo=1, routed)           0.000    16.235    bin_to_bcd[7]_return[2]
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X0Y95          FDRE                                         r  encoded_reg[7][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[7][2]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -16.235    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 3.214ns (19.898%)  route 12.938ns (80.102%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124    15.256 r  encoded[5][2]_i_1/O
                         net (fo=1, routed)           0.000    15.256    encoded[5][2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][2]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031    19.092    encoded_reg[5][2]
  -------------------------------------------------------------------
                         required time                         19.092    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 3.242ns (20.037%)  route 12.938ns (79.963%))
  Logic Levels:           13  (LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.960     7.539    encoded[7][3]_i_70_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.326     7.865 r  encoded[5][0]_i_85/O
                         net (fo=6, routed)           0.973     8.837    encoded[5][0]_i_85_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.150     8.987 r  encoded[5][0]_i_58/O
                         net (fo=6, routed)           0.983     9.970    encoded[5][0]_i_58_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.326    10.296 r  encoded[5][0]_i_29/O
                         net (fo=6, routed)           1.025    11.321    encoded[5][0]_i_29_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.445 r  encoded[5][0]_i_11/O
                         net (fo=6, routed)           0.743    12.187    encoded[5][0]_i_11_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    12.337 r  encoded[6][0]_i_8/O
                         net (fo=6, routed)           1.315    13.652    encoded[6][0]_i_8_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.326    13.978 r  encoded[6][0]_i_5/O
                         net (fo=5, routed)           1.154    15.132    encoded[6][0]_i_5_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152    15.284 r  encoded[6][0]_i_1/O
                         net (fo=1, routed)           0.000    15.284    encoded[6][0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[6][0]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075    19.136    encoded_reg[6][0]
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 g_MOORE.u_sm/accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_pll_1 rise@20.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 3.446ns (21.474%)  route 12.601ns (78.526%))
  Logic Levels:           13  (LUT4=1 LUT5=8 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 18.585 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.643    -0.897    g_MOORE.u_sm/clk
    SLICE_X15Y88         FDRE                                         r  g_MOORE.u_sm/accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  g_MOORE.u_sm/accumulator_reg[31]/Q
                         net (fo=26, routed)          1.259     0.819    accumulator[31]
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.943 r  encoded[7][3]_i_87/O
                         net (fo=5, routed)           0.880     1.823    p_0_in11_out[1]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124     1.947 r  encoded[7][3]_i_72/O
                         net (fo=9, routed)           1.012     2.959    encoded[7][3]_i_72_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.150     3.109 r  encoded[7][3]_i_63/O
                         net (fo=7, routed)           0.843     3.952    encoded[7][3]_i_63_n_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.356     4.308 r  encoded[7][3]_i_83/O
                         net (fo=5, routed)           0.712     5.020    encoded[7][3]_i_83_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.326     5.346 r  encoded[5][0]_i_126/O
                         net (fo=9, routed)           1.081     6.427    encoded[5][0]_i_126_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.152     6.579 r  encoded[7][3]_i_70/O
                         net (fo=5, routed)           0.976     7.555    encoded[7][3]_i_70_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.354     7.909 r  encoded[7][3]_i_56/O
                         net (fo=5, routed)           0.870     8.779    encoded[7][3]_i_56_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.354     9.133 r  encoded[7][3]_i_41/O
                         net (fo=7, routed)           0.775     9.908    encoded[7][3]_i_41_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.352    10.260 r  encoded[7][3]_i_35/O
                         net (fo=6, routed)           1.047    11.307    encoded[7][3]_i_35_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.326    11.633 r  encoded[6][0]_i_16/O
                         net (fo=6, routed)           1.016    12.649    encoded[6][0]_i_16_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  encoded[6][0]_i_10/O
                         net (fo=6, routed)           0.819    13.592    encoded[6][0]_i_10_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124    13.716 r  encoded[6][0]_i_3/O
                         net (fo=5, routed)           1.311    15.027    encoded[6][0]_i_3_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.124    15.151 r  encoded[5][1]_i_1/O
                         net (fo=1, routed)           0.000    15.151    encoded[5][1]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         1.605    18.585    clk_50
    SLICE_X1Y93          FDRE                                         r  encoded_reg[5][1]/C
                         clock pessimism              0.559    19.144    
                         clock uncertainty           -0.084    19.061    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.029    19.090    encoded_reg[5][1]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                  3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 g_USE_PLL.reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_USE_PLL.reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.598    -0.566    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  g_USE_PLL.reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.346    g_USE_PLL.reset_sync[0]
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.868    -0.804    clk_50
    SLICE_X6Y101         FDRE                                         r  g_USE_PLL.reset_sync_reg[1]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.060    -0.423    g_USE_PLL.reset_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.369    button_sync[0]
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y93         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.060    -0.446    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/int_remainder_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.573    -0.591    g_MOORE.u_sm/div/clk
    SLICE_X15Y89         FDRE                                         r  g_MOORE.u_sm/div/int_remainder_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  g_MOORE.u_sm/div/int_remainder_reg[32]/Q
                         net (fo=6, routed)           0.111    -0.339    g_MOORE.u_sm/div/in2
    SLICE_X14Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  g_MOORE.u_sm/div/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    g_MOORE.u_sm/div/state__0[1]
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844    -0.829    g_MOORE.u_sm/div/clk
    SLICE_X14Y89         FDRE                                         r  g_MOORE.u_sm/div/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.120    -0.375    g_MOORE.u_sm/div/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 encoded_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/ct[4]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.603    -0.561    clk_50
    SLICE_X2Y91          FDRE                                         r  encoded_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  encoded_reg[3][0]/Q
                         net (fo=7, routed)           0.073    -0.324    u_seven_segment/ct[4]/encoded[3][0]
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  u_seven_segment/ct[4]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_seven_segment/ct[4]/cathode[6]
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.876    -0.797    u_seven_segment/ct[4]/clk
    SLICE_X3Y91          FDRE                                         r  u_seven_segment/ct[4]/cathode_reg[6]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.084    -0.465    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092    -0.373    u_seven_segment/ct[4]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.571    -0.593    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  g_MOORE.u_sm/div/quotient_reg[24]_bret__2/Q
                         net (fo=1, routed)           0.057    -0.388    g_MOORE.u_sm/div/quotient_reg[24]_bret__2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.098    -0.290 r  g_MOORE.u_sm/div/quotient[24]_INST_0/O
                         net (fo=2, routed)           0.000    -0.290    g_MOORE.u_sm/div/quotient[24]
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.841    -0.832    g_MOORE.u_sm/div/clk
    SLICE_X8Y85          FDRE                                         r  g_MOORE.u_sm/div/quotient_reg[25]_bret__2/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.121    -0.389    g_MOORE.u_sm/div/quotient_reg[25]_bret__2
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.575    -0.589    clk_50
    SLICE_X13Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.310    counter_reg[0]
    SLICE_X14Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    p_0_in__0[5]
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.846    -0.827    clk_50
    SLICE_X14Y96         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.369    counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_seven_segment/ct[6]/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seven_segment/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.602    -0.562    u_seven_segment/ct[6]/clk
    SLICE_X3Y88          FDRE                                         r  u_seven_segment/ct[6]/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_seven_segment/ct[6]/cathode_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.330    u_seven_segment/ct[4]/cathode_reg[6]_0[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045    -0.285 r  u_seven_segment/ct[4]/cathode[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    u_seven_segment/ct[4]/cathode[0]_i_2_n_0
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.223 r  u_seven_segment/ct[4]/cathode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    u_seven_segment/segments[0]
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.875    -0.798    u_seven_segment/clk
    SLICE_X2Y88          FDRE                                         r  u_seven_segment/cathode_reg[0]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.084    -0.466    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.332    u_seven_segment/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.154    -0.295    g_MOORE.u_sm/buttons[4]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[4]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.072    -0.419    g_MOORE.u_sm/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 button_capt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.294    g_MOORE.u_sm/buttons[1]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[1]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.421    g_MOORE.u_sm/last_op_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MOORE.u_sm/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll_1 rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.574    -0.590    clk_50
    SLICE_X13Y92         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.293    g_MOORE.u_sm/buttons[3]
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USE_PLL.u_sys_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  g_USE_PLL.u_sys_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    g_USE_PLL.u_sys_pll/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  g_USE_PLL.u_sys_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    g_USE_PLL.u_sys_pll/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  g_USE_PLL.u_sys_pll/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845    -0.828    g_MOORE.u_sm/clk
    SLICE_X15Y92         FDRE                                         r  g_MOORE.u_sm/last_op_reg[3]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.421    g_MOORE.u_sm/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.127    





