---
layout: page
title: Publications
---

The best way to browse my list of publications is on [my ORCID page](https://orcid.org/0000-0003-3182-4929).

<ol class="bibliography"><li><span id="Stefan_Wallentowitz_122543037">Wallentowitz, S. (2022). Current Developments in RISC-V. <i>edaForum22</i>.</span></li>
<li><span id="Stefan_Wallentowitz_122542981">Wallentowitz, S., Trummer, C., &amp; Gerbert, P. (2022). Building innovation with RISC-V at TUM Venture Labs. <i>5th Workshop on RISC-V Activities</i>.</span></li>
<li><span id="Stefan_Wallentowitz_120851955">Wallentowitz, S. (2022). <i>RISC-V and Open Source Silicon: Opportunities for Academia and Industry</i>.</span></li>
<li><span id="Stefan_Wallentowitz_113441861">Wallentowitz, S. (2022). Efficient Processor Verification with cocotb. <i>FPGA Conference Europe</i>.</span></li>
<li><span id="Stefan_Wallentowitz_113441671">Wallentowitz, S. (2022). RISC-V and Open Source Silicon - A Perfect Match. <i>Embedded World Conference</i>.</span></li>
<li><span id="Wallentowitz_2022">Wallentowitz, S., Kersting, B., &amp; Dumitriu, D. M. (2022, June). Potential of WebAssembly for Embedded Systems. <i>2022 11th Mediterranean Conference on Embedded Computing (MECO)</i>. https://doi.org/10.1109/meco55406.2022.9797106</span></li>
<li><span id="Stefan_Wallentowitz_95588754">Wallentowitz, S. (2021). A Framework for Microarchitecture Traces as Abstraction Layer in Computer Architecture Education. <i>Workshop on Computer Architecture Education (WCAE) 2021</i>.</span></li>
<li><span id="WallentowitzPhDThesis">Wallentowitz, S. (2018). <i>Efficient Inter-Task Communication in Tiled Many-Core System-on-Chip Architectures</i> [Dissertation]. Technische Universität München.</span></li>
<li><span id="R_sch_2016">Rösch, S., Rauchfuss, H., Wallentowitz, S., Wild, T., &amp; Herkersdorf, A. (2016). MPSoC application resilience by hardware-assisted communication virtualization. <i>Microelectronics Reliability</i>, <i>61</i>, 11–16. https://doi.org/10.1016/j.microrel.2016.02.009</span></li>
<li><span id="Vonbun_2015">Vonbun, M., Wallentowitz, S., Oeldemann, A., &amp; Herkersdorf, A. (2015, August). An Analytic Approach on End-to-End Packet Error Rate Estimation for Network-on-Chip. <i>2015 Euromicro Conference on Digital System Design</i>. https://doi.org/10.1109/dsd.2015.82</span></li>
<li><span id="Bauer_2015">Bauer, L., Henkel, J., Herkersdorf, A., Kochte, M. A., Kühn, J. M., Rosenstiel, W., Schweizer, T., Wallentowitz, S., Wenzel, V., Wild, T., Wunderlich, H.-J., &amp; Zhang, H. (2015). Adaptive multi-layer techniques for increased system dependability. <i>It - Information Technology</i>, <i>57</i>(3), 149–158. https://doi.org/10.1515/itit-2014-1082</span></li>
<li><span id="Richter_2015">Richter, A., Herber, C., Wallentowitz, S., Wild, T., &amp; Herkersdorf, A. (2015, June). A Hardware/Software Approach for Mitigating Performance Interference Effects in Virtualized Environments Using SR-IOV. <i>2015 IEEE 8th International Conference on Cloud Computing</i>. https://doi.org/10.1109/cloud.2015.129</span></li>
<li><span id="Wallentowitz_2014">Wallentowitz, S., Rosch, S., Wild, T., Herkersdorf, A., Wenzel, V., &amp; Henkel, J. (2014, October). Dependable task and communication migration in tiled manycore system-on-chip. <i>Proceedings of the 2014 Forum on Specification and Design Languages (FDL)</i>. https://doi.org/10.1109/fdl.2014.7119361</span></li>
<li><span id="Damodaran_2014">Damodaran, P. P., Wallentowitz, S., &amp; Herkersdorf, A. (2014). Distributed cooperative shared last-level caching in tiled multiprocessor system on chip. <i>Design, Automation &amp;Amp\Mathsemicolon Test in Europe Conference &amp;Amp\Mathsemicolon Exhibition (DATE), 2014</i>. https://doi.org/10.7873/date.2014.096</span></li>
<li><span id="protectionswitching">Network-on-Chip Protection Switching Techniques for Dependable Task Migration on an Open Source MPSoC Platform. (2014, May). <i>EdaWorkshop</i>.</span></li>
<li><span id="Vonbun_2013">Vonbun, M., Wallentowitz, S., Feilen, M., Stechele, W., &amp; Herkersdorf, A. (2013, September). Evaluation of hop count advantages of network-coded 2D-mesh NoCs. <i>2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)</i>. https://doi.org/10.1109/patmos.2013.6662166</span></li>
<li><span id="Wallentowitz_2013">Wallentowitz, S., Wild, T., &amp; Herkersdorf, A. (2013). HW-OSQM: Reducing the Impact of Event Signaling by Hardware-Based Operating System Queue Manipulation. In <i>Architecture of Computing Systems – ARCS 2013</i> (pp. 280–291). Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-36424-2_24</span></li>
<li><span id="optimsoc"><i>Open Tiled Manycore System-on-Chip</i>. (2013). Lehrstuhl für Integrierte Systeme.</span></li>
<li><span id="mci/Herkersdorf2013">Herkersdorf, A., Paul, J., Kumar Pujari, R., Stechele, W., Wallentowitz, S., Wild, T., &amp; Zaib, A. (2013). Potentials and challenges for multi-core processors in robotic applications. In M. Horbach (Ed.), <i>INFORMATIK 2013 – Informatik angepasst an Mensch, Organisation und Umwelt</i> (pp. 2749–2764 ). Gesellschaft für Informatik e.V.</span></li>
<li><span id="Wallentowitz_2012">Wallentowitz, S., Lankes, A., Zaib, A., Wild, T., &amp; Herkersdorf, A. (2012, August). A framework for Open Tiled Manycore System-On-Chip. <i>22nd International Conference on Field Programmable Logic and Applications (FPL)</i>. https://doi.org/10.1109/fpl.2012.6339273</span></li>
<li><span id="Lankes_2012">Lankes, A., Wild, T., Wallentowitz, S., &amp; Herkersdorf, A. (2012). Benefits of selective packet discard in networks-on-chip. <i>ACM Transactions on Architecture and Code Optimization</i>, <i>9</i>(2), 1–21. https://doi.org/10.1145/2207222.2207228</span></li>
<li><span id="Wallentowitz_2011">Wallentowitz, S., Meyer, M., Wild, T., &amp; Herkersdorf, A. (2011, July). Accelerating collective communication in message passing on manycore System-on-Chip. <i>2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation</i>. https://doi.org/10.1109/samos.2011.6045439</span></li>
<li><span id="Kempf_2010">Kempf, T., Wallentowitz, S., Ascheid, G., Leupers, R., &amp; Meyr, H. (2010). Analytical and Simulation-based Design Space Exploration of Software Defined Radios. <i>International Journal of Parallel Programming</i>, <i>38</i>(3-4), 303–321. https://doi.org/10.1007/s10766-009-0127-4</span></li>
<li><span id="herkersdorf2010">Hardware Support to Exploit Parallelism in Homogeneous and Heterogeneous Multi-Core Systems on Chip. (2010). <i>Springer Verlag</i>.</span></li>
<li><span id="Kempf_2009">Kempf, T., Wallentowitz, S., Ascheid, G., Leupers, R., &amp; Meyr, H. (2009, January). A Workbench for Analytical and Simulation Based Design Space Exploration of Software Defined Radios. <i>2009 22nd International Conference on VLSI Design</i>. https://doi.org/10.1109/vlsi.design.2009.24</span></li>
<li><span id="Kempf_2006">Kempf, T., Karuri, K., Wallentowitz, S., Ascheid, G., Leupers, R., &amp; Meyr, H. (2006). A SW performance estimation framework for early system-level-design using fine-grained instrumentation. <i>Proceedings of the Design Automation &amp;Amp\Mathsemicolon Test in Europe Conference</i>. https://doi.org/10.1109/date.2006.243830</span></li></ol>

