;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	ADD 10, -8
	MOV -9, <-20
	SLT 121, 0
	CMP @121, 106
	DJN -1, @-828
	MOV -1, <-20
	MOV -9, <-20
	MOV -1, <-20
	JMN 0, -0
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 21, 0
	CMP @129, 106
	MOV -1, <-20
	SUB @121, 106
	SUB -207, <-120
	DJN -1, @-20
	MOV -1, <-20
	SUB 120, -1
	JMN <-127, 100
	MOV -1, <-20
	SUB @121, 106
	ADD @810, 80
	SUB @121, 103
	SUB @121, 103
	ADD -207, <-120
	SUB @-127, 100
	SUB @121, 106
	MOV -1, <-20
	SUB 141, 0
	SUB 141, 0
	DJN -1, @-20
	SPL 0, <402
	ADD 35, 9
	ADD 210, 60
	SUB @121, 503
	SUB 12, @10
	ADD 35, 9
	SUB @121, 101
	SUB @121, 101
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
