

================================================================
== Vitis HLS Report for 'tpgPatternCrossHatch'
================================================================
* Date:           Mon Sep  5 13:06:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  9.641 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reg_ap_uint_10_s_fu_173  |reg_ap_uint_10_s  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    368|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     11|     13|    -|
|Memory           |        0|   -|     16|      2|    -|
|Multiplexer      |        -|   -|      -|     52|    -|
|Register         |        -|   -|     26|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     53|    435|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+----+----+-----+
    |           Instance          |      Module      | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------+------------------+---------+----+----+----+-----+
    |grp_reg_ap_uint_10_s_fu_173  |reg_ap_uint_10_s  |        0|   0|  11|  13|    0|
    +-----------------------------+------------------+---------+----+----+----+-----+
    |Total                        |                  |        0|   0|  11|  13|    0|
    +-----------------------------+------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |blkYuv_1_U  |tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    |whiYuv_1_U  |tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                           |        0| 16|   2|    0|     6|   16|     2|           48|
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln1396_fu_151_p2           |         +|   0|  0|  21|          14|           4|
    |add_ln1398_fu_187_p2           |         +|   0|  0|  21|          14|           4|
    |add_ln1404_fu_217_p2           |         +|   0|  0|  24|          17|           2|
    |add_ln886_3_fu_433_p2          |         +|   0|  0|  17|          10|           1|
    |add_ln886_fu_275_p2            |         +|   0|  0|  17|          10|           1|
    |grp_reg_ap_uint_10_s_fu_173_d  |         +|   0|  0|  17|          10|           2|
    |ret_V_fu_249_p2                |         +|   0|  0|  18|          11|           2|
    |sub40_fu_317_p2                |         +|   0|  0|  24|          17|           2|
    |sub_ln887_fu_415_p2            |         -|   0|  0|  17|          10|          10|
    |and_ln1404_fu_229_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln1409_fu_269_p2           |       and|   0|  0|   2|           1|           1|
    |ap_condition_433               |       and|   0|  0|   2|           1|           1|
    |ap_condition_437               |       and|   0|  0|   2|           1|           1|
    |ap_condition_440               |       and|   0|  0|   2|           1|           1|
    |ap_condition_443               |       and|   0|  0|   2|           1|           1|
    |ap_condition_77                |       and|   0|  0|   2|           1|           1|
    |sel_tmp6_fu_462_p2             |       and|   0|  0|   2|           1|           1|
    |sel_tmp_fu_451_p2              |       and|   0|  0|   2|           1|           1|
    |cmp80_fu_323_p2                |      icmp|   0|  0|  11|           8|           1|
    |cmp82_fu_329_p2                |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1065_1_fu_409_p2        |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1065_fu_263_p2          |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln1073_fu_403_p2          |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1404_1_fu_211_p2        |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1404_2_fu_223_p2        |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_197_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1428_fu_335_p2          |      icmp|   0|  0|  13|          17|          17|
    |or_ln1449_fu_445_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln1459_fu_361_p2            |        or|   0|  0|   2|           1|           1|
    |conv2_i_i15_fu_385_p3          |    select|   0|  0|   9|           1|           2|
    |conv2_i_i_fu_392_p3            |    select|   0|  0|   9|           1|           1|
    |newSel9_fu_480_p3              |    select|   0|  0|   8|           1|           2|
    |newSel_fu_467_p3               |    select|   0|  0|   8|           1|           1|
    |pix_val_V_8_fu_496_p3          |    select|   0|  0|   8|           1|           8|
    |pix_val_V_fu_488_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln1459_1_fu_353_p3      |    select|   0|  0|   3|           1|           1|
    |select_ln1459_fu_367_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln1472_fu_504_p3        |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |or_cond_fu_475_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln1449_fu_456_p2           |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 368|         249|         140|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_hHatch_phi_fu_126_p10     |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_hHatch_reg_122  |   9|          2|    1|          2|
    |xCount_V_2                           |  21|          5|   10|         50|
    |yCount_V_2                           |   9|          2|   10|         20|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  52|         12|   22|         75|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_hHatch_reg_122  |   1|   0|    1|          0|
    |icmp_ln1404_1_reg_533                |   1|   0|    1|          0|
    |icmp_ln1428_reg_552                  |   1|   0|    1|          0|
    |vHatch                               |   1|   0|    1|          0|
    |xCount_V_2                           |  10|   0|   10|          0|
    |yCount_V_2                           |  10|   0|   10|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  26|   0|   26|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|y            |   in|   16|     ap_none|                     y|        scalar|
|x            |   in|   16|     ap_none|                     x|        scalar|
|width        |   in|   16|   ap_stable|                 width|        scalar|
|height       |   in|   16|   ap_stable|                height|        scalar|
|color        |   in|    8|   ap_stable|                 color|        scalar|
+-------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 3 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 4 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 5 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 7 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1396 = zext i16 %width_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 8 'zext' 'zext_ln1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1396 = trunc i16 %width_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 9 'trunc' 'trunc_ln1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.13ns)   --->   "%add_ln1396 = add i14 %trunc_ln1396, i14 15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 10 'add' 'add_ln1396' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1396, i32 4, i32 13" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.12ns)   --->   "%barWidthMinSamples_V = add i10 %trunc_ln, i10 1023"   --->   Operation 12 'add' 'barWidthMinSamples_V' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1397]   --->   Operation 13 'call' 'barWidthMinSamples_delayed_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1398 = zext i16 %height_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 14 'zext' 'zext_ln1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1398 = trunc i16 %height_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 15 'trunc' 'trunc_ln1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%add_ln1398 = add i14 %trunc_ln1398, i14 15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 16 'add' 'add_ln1398' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1404 = zext i16 %y_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 17 'zext' 'zext_ln1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.38ns)   --->   "%icmp_ln1404 = icmp_eq  i16 %y_read, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 18 'icmp' 'icmp_ln1404' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1404 = trunc i16 %x_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 19 'trunc' 'trunc_ln1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1404_1 = zext i16 %x_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 20 'zext' 'zext_ln1404_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.38ns)   --->   "%icmp_ln1404_1 = icmp_eq  i16 %x_read, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 21 'icmp' 'icmp_ln1404_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln1404 = br i1 %icmp_ln1404, void %lor.lhs.false, void %land.lhs.true" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 22 'br' 'br_ln1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.14ns)   --->   "%add_ln1404 = add i17 %zext_ln1398, i17 131071" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 23 'add' 'add_ln1404' <Predicate = (!icmp_ln1404)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.38ns)   --->   "%icmp_ln1404_2 = icmp_eq  i17 %zext_ln1404, i17 %add_ln1404" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 24 'icmp' 'icmp_ln1404_2' <Predicate = (!icmp_ln1404)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln1404 = and i1 %icmp_ln1404_2, i1 %icmp_ln1404_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 25 'and' 'and_ln1404' <Predicate = (!icmp_ln1404)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1404 = br i1 %and_ln1404, void %if.else, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 26 'br' 'br_ln1404' <Predicate = (!icmp_ln1404)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1404 = br i1 %icmp_ln1404_1, void %if.else, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 27 'br' 'br_ln1404' <Predicate = (icmp_ln1404)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1398, i32 4, i32 13"   --->   Operation 28 'partselect' 'tmp' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1542 = zext i10 %tmp"   --->   Operation 29 'zext' 'zext_ln1542' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.12ns)   --->   "%ret_V = add i11 %zext_ln1542, i11 2047"   --->   Operation 30 'add' 'ret_V' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%yCount_V_2_load = load i10 %yCount_V_2"   --->   Operation 31 'load' 'yCount_V_2_load' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1065 = zext i10 %yCount_V_2_load"   --->   Operation 32 'zext' 'zext_ln1065' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "%icmp_ln1065 = icmp_eq  i11 %zext_ln1065, i11 %ret_V"   --->   Operation 33 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln1409 = and i1 %icmp_ln1065, i1 %icmp_ln1404_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1409]   --->   Operation 34 'and' 'and_ln1409' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1409 = br i1 %and_ln1409, void %if.else24, void %if.then22" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1409]   --->   Operation 35 'br' 'br_ln1409' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1414 = br i1 %icmp_ln1404_1, void %if.end, void %if.then27" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1414]   --->   Operation 36 'br' 'br_ln1414' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & !and_ln1409) | (!icmp_ln1404 & !and_ln1404 & !and_ln1409)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.12ns)   --->   "%add_ln886 = add i10 %yCount_V_2_load, i10 1"   --->   Operation 37 'add' 'add_ln886' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln886 = store i10 %add_ln886, i10 %yCount_V_2"   --->   Operation 38 'store' 'store_ln886' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln1417 = store i1 0, i1 %vHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 39 'store' 'store_ln1417' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1418 = br void %if.end" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1418]   --->   Operation 40 'br' 'br_ln1418' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end28"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & !and_ln1409) | (!icmp_ln1404 & !and_ln1404 & !and_ln1409)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln1411 = store i10 0, i10 %yCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1411]   --->   Operation 42 'store' 'store_ln1411' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & and_ln1409) | (!icmp_ln1404 & !and_ln1404 & and_ln1409)> <Delay = 1.61>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln1412 = store i1 1, i1 %vHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412]   --->   Operation 43 'store' 'store_ln1412' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & and_ln1409) | (!icmp_ln1404 & !and_ln1404 & and_ln1409)> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1413 = br void %if.end28" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1413]   --->   Operation 44 'br' 'br_ln1413' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & and_ln1409) | (!icmp_ln1404 & !and_ln1404 & and_ln1409)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_1420_1"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln1406 = store i10 0, i10 %yCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1406]   --->   Operation 46 'store' 'store_ln1406' <Predicate = (icmp_ln1404 & icmp_ln1404_1) | (!icmp_ln1404 & and_ln1404)> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln1407 = store i1 1, i1 %vHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1407]   --->   Operation 47 'store' 'store_ln1407' <Predicate = (icmp_ln1404 & icmp_ln1404_1) | (!icmp_ln1404 & and_ln1404)> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1408 = br void %VITIS_LOOP_1420_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1408]   --->   Operation 48 'br' 'br_ln1408' <Predicate = (icmp_ln1404 & icmp_ln1404_1) | (!icmp_ln1404 & and_ln1404)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.14ns)   --->   "%sub40 = add i17 %zext_ln1396, i17 131071" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 49 'add' 'sub40' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.47ns)   --->   "%cmp80 = icmp_eq  i8 %color_read, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 50 'icmp' 'cmp80' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.47ns)   --->   "%cmp82 = icmp_eq  i8 %color_read, i8 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 51 'icmp' 'cmp82' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1423 = br i1 %icmp_ln1404_1, void %if.else36, void %if.then33" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 52 'br' 'br_ln1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.38ns)   --->   "%icmp_ln1428 = icmp_eq  i17 %zext_ln1404_1, i17 %sub40" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1428]   --->   Operation 53 'icmp' 'icmp_ln1428' <Predicate = (!icmp_ln1404_1)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1428 = br i1 %icmp_ln1428, void %if.else46, void %if.then42" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1428]   --->   Operation 54 'br' 'br_ln1428' <Predicate = (!icmp_ln1404_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.64ns)   --->   "%store_ln1431 = store i10 0, i10 %xCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1431]   --->   Operation 55 'store' 'store_ln1431' <Predicate = (!icmp_ln1404_1 & icmp_ln1428)> <Delay = 1.64>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%br_ln1432 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1432]   --->   Operation 56 'br' 'br_ln1432' <Predicate = (!icmp_ln1404_1 & icmp_ln1428)> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (1.64ns)   --->   "%store_ln1426 = store i10 0, i10 %xCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426]   --->   Operation 57 'store' 'store_ln1426' <Predicate = (icmp_ln1404_1)> <Delay = 1.64>
ST_1 : Operation 58 [1/1] (1.61ns)   --->   "%br_ln1427 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1427]   --->   Operation 58 'br' 'br_ln1427' <Predicate = (icmp_ln1404_1)> <Delay = 1.61>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1459)   --->   "%select_ln1459_1 = select i1 %cmp82, i2 1, i2 2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 59 'select' 'select_ln1459_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln1459)   --->   "%or_ln1459 = or i1 %cmp82, i1 %trunc_ln1404" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 60 'or' 'or_ln1459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1459 = select i1 %or_ln1459, i2 %select_ln1459_1, i2 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 61 'select' 'select_ln1459' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1459 = zext i2 %select_ln1459" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 62 'zext' 'zext_ln1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%whiYuv_1_addr = getelementptr i8 %whiYuv_1, i64 0, i64 %zext_ln1459" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 63 'getelementptr' 'whiYuv_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.15ns)   --->   "%whiYuv_1_load = load i2 %whiYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458]   --->   Operation 64 'load' 'whiYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %zext_ln1459" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1474]   --->   Operation 65 'getelementptr' 'blkYuv_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.15ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473]   --->   Operation 66 'load' 'blkYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>

State 2 <SV = 1> <Delay = 4.67>
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "%barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1397]   --->   Operation 67 'call' 'barWidthMinSamples_delayed_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%vHatch_load = load i1 %vHatch"   --->   Operation 68 'load' 'vHatch_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.04ns)   --->   "%conv2_i_i15 = select i1 %cmp80, i8 255, i8 128" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 69 'select' 'conv2_i_i15' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.04ns)   --->   "%conv2_i_i = select i1 %cmp80, i8 0, i8 128" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 70 'select' 'conv2_i_i' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%xCount_V_2_load = load i10 %xCount_V_2"   --->   Operation 71 'load' 'xCount_V_2_load' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.70ns)   --->   "%icmp_ln1073 = icmp_ult  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 72 'icmp' 'icmp_ln1073' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1433 = br i1 %icmp_ln1073, void %if.else54, void %if.then50" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1433]   --->   Operation 73 'br' 'br_ln1433' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.70ns)   --->   "%icmp_ln1065_1 = icmp_eq  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 74 'icmp' 'icmp_ln1065_1' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1438 = br i1 %icmp_ln1065_1, void %if.else62, void %if.then58" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1438]   --->   Operation 75 'br' 'br_ln1438' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.12ns)   --->   "%sub_ln887 = sub i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 76 'sub' 'sub_ln887' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & !icmp_ln1065_1)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.64ns)   --->   "%store_ln887 = store i10 %sub_ln887, i10 %xCount_V_2"   --->   Operation 77 'store' 'store_ln887' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & !icmp_ln1065_1)> <Delay = 1.64>
ST_2 : Operation 78 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end69_ifconv"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & !icmp_ln1065_1)> <Delay = 1.61>
ST_2 : Operation 79 [1/1] (1.64ns)   --->   "%store_ln1440 = store i10 0, i10 %xCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1440]   --->   Operation 79 'store' 'store_ln1440' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & icmp_ln1065_1)> <Delay = 1.64>
ST_2 : Operation 80 [1/1] (1.61ns)   --->   "%br_ln1442 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1442]   --->   Operation 80 'br' 'br_ln1442' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & icmp_ln1065_1)> <Delay = 1.61>
ST_2 : Operation 81 [1/1] (2.12ns)   --->   "%add_ln886_3 = add i10 %xCount_V_2_load, i10 1"   --->   Operation 81 'add' 'add_ln886_3' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & icmp_ln1073)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.64ns)   --->   "%store_ln886 = store i10 %add_ln886_3, i10 %xCount_V_2"   --->   Operation 82 'store' 'store_ln886' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & icmp_ln1073)> <Delay = 1.64>
ST_2 : Operation 83 [1/1] (1.61ns)   --->   "%br_ln1437 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1437]   --->   Operation 83 'br' 'br_ln1437' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & icmp_ln1073)> <Delay = 1.61>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln1449)   --->   "%hHatch = phi i1 1, void %if.then33, i1 1, void %if.then42, i1 0, void %if.then50, i1 1, void %if.then58, i1 0, void %if.else62"   --->   Operation 84 'phi' 'hHatch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1449 = or i1 %vHatch_load, i1 %hHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 85 'or' 'or_ln1449' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (2.15ns)   --->   "%whiYuv_1_load = load i2 %whiYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458]   --->   Operation 86 'load' 'whiYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 87 [1/2] (2.15ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473]   --->   Operation 87 'load' 'blkYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V)   --->   "%sel_tmp = and i1 %or_ln1449, i1 %cmp80" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 88 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%xor_ln1449 = xor i1 %or_ln1449, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 89 'xor' 'xor_ln1449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sel_tmp6 = and i1 %cmp80, i1 %xor_ln1449" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 90 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp6, i8 0, i8 %whiYuv_1_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 91 'select' 'newSel' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V)   --->   "%or_cond = xor i1 %cmp80, i1 %or_ln1449" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 92 'xor' 'or_cond' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V)   --->   "%newSel9 = select i1 %sel_tmp, i8 255, i8 %blkYuv_1_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 93 'select' 'newSel9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.04ns) (out node of the LUT)   --->   "%pix_val_V = select i1 %or_cond, i8 %newSel, i8 %newSel9" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 94 'select' 'pix_val_V' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.04ns)   --->   "%pix_val_V_8 = select i1 %or_ln1449, i8 %conv2_i_i15, i8 %conv2_i_i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 95 'select' 'pix_val_V_8' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.99ns)   --->   "%select_ln1472 = select i1 %or_ln1449, i8 255, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1472]   --->   Operation 96 'select' 'select_ln1472' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln1472" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 97 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 98 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_8" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 99 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln1480 = ret i24 %mrv_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 100 'ret' 'ret_ln1480' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ yCount_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ xCount_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
color_read                   (read         ) [ 000]
height_read                  (read         ) [ 000]
width_read                   (read         ) [ 000]
x_read                       (read         ) [ 000]
y_read                       (read         ) [ 000]
zext_ln1396                  (zext         ) [ 000]
trunc_ln1396                 (trunc        ) [ 000]
add_ln1396                   (add          ) [ 000]
trunc_ln                     (partselect   ) [ 000]
barWidthMinSamples_V         (add          ) [ 000]
zext_ln1398                  (zext         ) [ 000]
trunc_ln1398                 (trunc        ) [ 000]
add_ln1398                   (add          ) [ 000]
zext_ln1404                  (zext         ) [ 000]
icmp_ln1404                  (icmp         ) [ 010]
trunc_ln1404                 (trunc        ) [ 000]
zext_ln1404_1                (zext         ) [ 000]
icmp_ln1404_1                (icmp         ) [ 011]
br_ln1404                    (br           ) [ 000]
add_ln1404                   (add          ) [ 000]
icmp_ln1404_2                (icmp         ) [ 000]
and_ln1404                   (and          ) [ 010]
br_ln1404                    (br           ) [ 000]
br_ln1404                    (br           ) [ 000]
tmp                          (partselect   ) [ 000]
zext_ln1542                  (zext         ) [ 000]
ret_V                        (add          ) [ 000]
yCount_V_2_load              (load         ) [ 000]
zext_ln1065                  (zext         ) [ 000]
icmp_ln1065                  (icmp         ) [ 000]
and_ln1409                   (and          ) [ 010]
br_ln1409                    (br           ) [ 000]
br_ln1414                    (br           ) [ 000]
add_ln886                    (add          ) [ 000]
store_ln886                  (store        ) [ 000]
store_ln1417                 (store        ) [ 000]
br_ln1418                    (br           ) [ 000]
br_ln0                       (br           ) [ 000]
store_ln1411                 (store        ) [ 000]
store_ln1412                 (store        ) [ 000]
br_ln1413                    (br           ) [ 000]
br_ln0                       (br           ) [ 000]
store_ln1406                 (store        ) [ 000]
store_ln1407                 (store        ) [ 000]
br_ln1408                    (br           ) [ 000]
sub40                        (add          ) [ 000]
cmp80                        (icmp         ) [ 011]
cmp82                        (icmp         ) [ 000]
br_ln1423                    (br           ) [ 000]
icmp_ln1428                  (icmp         ) [ 011]
br_ln1428                    (br           ) [ 000]
store_ln1431                 (store        ) [ 000]
br_ln1432                    (br           ) [ 011]
store_ln1426                 (store        ) [ 000]
br_ln1427                    (br           ) [ 011]
select_ln1459_1              (select       ) [ 000]
or_ln1459                    (or           ) [ 000]
select_ln1459                (select       ) [ 000]
zext_ln1459                  (zext         ) [ 000]
whiYuv_1_addr                (getelementptr) [ 011]
blkYuv_1_addr                (getelementptr) [ 011]
barWidthMinSamples_delayed_V (call         ) [ 000]
vHatch_load                  (load         ) [ 000]
conv2_i_i15                  (select       ) [ 000]
conv2_i_i                    (select       ) [ 000]
xCount_V_2_load              (load         ) [ 000]
icmp_ln1073                  (icmp         ) [ 011]
br_ln1433                    (br           ) [ 000]
icmp_ln1065_1                (icmp         ) [ 011]
br_ln1438                    (br           ) [ 000]
sub_ln887                    (sub          ) [ 000]
store_ln887                  (store        ) [ 000]
br_ln0                       (br           ) [ 000]
store_ln1440                 (store        ) [ 000]
br_ln1442                    (br           ) [ 000]
add_ln886_3                  (add          ) [ 000]
store_ln886                  (store        ) [ 000]
br_ln1437                    (br           ) [ 000]
hHatch                       (phi          ) [ 011]
or_ln1449                    (or           ) [ 000]
whiYuv_1_load                (load         ) [ 000]
blkYuv_1_load                (load         ) [ 000]
sel_tmp                      (and          ) [ 000]
xor_ln1449                   (xor          ) [ 000]
sel_tmp6                     (and          ) [ 000]
newSel                       (select       ) [ 000]
or_cond                      (xor          ) [ 000]
newSel9                      (select       ) [ 000]
pix_val_V                    (select       ) [ 000]
pix_val_V_8                  (select       ) [ 000]
select_ln1472                (select       ) [ 000]
mrv                          (insertvalue  ) [ 000]
mrv_1                        (insertvalue  ) [ 000]
mrv_2                        (insertvalue  ) [ 000]
ret_ln1480                   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="color">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="yCount_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vHatch">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xCount_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="whiYuv_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="blkYuv_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<ap_uint<10> >"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="color_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="height_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="width_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="whiYuv_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_1_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_1_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="blkYuv_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="2" slack="0"/>
<pin id="113" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blkYuv_1_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="blkYuv_1_load/1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="hHatch_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hHatch (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="hHatch_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="1" slack="0"/>
<pin id="136" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hHatch/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln1396_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1396/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln1396_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1396/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln1396_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="0" index="1" bw="5" slack="0"/>
<pin id="154" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1396/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="14" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="5" slack="0"/>
<pin id="162" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="barWidthMinSamples_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples_V/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_reg_ap_uint_10_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="0"/>
<pin id="176" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="barWidthMinSamples_delayed_V/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln1398_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1398/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln1398_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1398/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln1398_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1398/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln1404_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1404/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln1404_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1404/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln1404_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1404/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln1404_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1404_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln1404_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1404_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln1404_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1404/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln1404_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="0"/>
<pin id="225" dir="0" index="1" bw="17" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1404_2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="and_ln1404_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1404/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="14" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="0" index="3" bw="5" slack="0"/>
<pin id="240" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1542_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1542/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="ret_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="yCount_V_2_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yCount_V_2_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln1065_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1065/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln1065_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln1409_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1409/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln886_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln886_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln1417_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1417/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln1411_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="10" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1411/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln1412_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1412/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln1406_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1406/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln1407_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1407/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub40_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub40/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="cmp80_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp80/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="cmp82_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp82/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln1428_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="17" slack="0"/>
<pin id="337" dir="0" index="1" bw="17" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1428/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln1431_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="10" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1431/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln1426_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1426/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln1459_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="0" index="2" bw="2" slack="0"/>
<pin id="357" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1459_1/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln1459_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1459/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln1459_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="0" index="2" bw="2" slack="0"/>
<pin id="371" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1459/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln1459_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1459/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="vHatch_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vHatch_load/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="conv2_i_i15_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i15/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="conv2_i_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xCount_V_2_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xCount_V_2_load/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln1073_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln1065_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="10" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sub_ln887_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="10" slack="0"/>
<pin id="418" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln887/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln887_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="10" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln1440_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1440/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln886_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886_3/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln886_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln1449_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1449/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sel_tmp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="1"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln1449_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1449/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sel_tmp6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="newSel_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="0"/>
<pin id="470" dir="0" index="2" bw="8" slack="0"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_cond_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="newSel9_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="8" slack="0"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="pix_val_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="8" slack="0"/>
<pin id="492" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_V/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="pix_val_V_8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_V_8/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln1472_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1472/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="mrv_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="24" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="mrv_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="24" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="mrv_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="24" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="icmp_ln1404_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1404_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="cmp80_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp80 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln1428_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1428 "/>
</bind>
</comp>

<comp id="556" class="1005" name="whiYuv_1_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="1"/>
<pin id="558" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_1_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="blkYuv_1_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="1"/>
<pin id="563" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="blkYuv_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="138"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="139"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="126" pin=8"/></net>

<net id="146"><net_src comp="78" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="78" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="171"><net_src comp="157" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="72" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="72" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="90" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="90" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="84" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="84" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="84" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="179" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="193" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="211" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="187" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="235" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="249" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="211" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="255" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="143" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="66" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="66" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="207" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="317" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="329" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="329" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="203" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="353" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="173" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="399" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="173" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="399" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="173" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="14" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="14" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="399" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="14" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="381" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="126" pin="10"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="445" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="103" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="445" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="451" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="116" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="475" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="467" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="480" pin="3"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="445" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="385" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="392" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="445" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="504" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="488" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="496" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="211" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="546"><net_src comp="323" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="555"><net_src comp="335" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="96" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="564"><net_src comp="109" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {}
	Port: x | {}
	Port: width | {}
	Port: height | {}
	Port: color | {}
	Port: yCount_V_2 | {1 }
	Port: vHatch | {1 }
	Port: xCount_V_2 | {1 2 }
	Port: whiYuv_1 | {}
	Port: blkYuv_1 | {}
 - Input state : 
	Port: tpgPatternCrossHatch : y | {1 }
	Port: tpgPatternCrossHatch : x | {1 }
	Port: tpgPatternCrossHatch : width | {1 }
	Port: tpgPatternCrossHatch : height | {1 }
	Port: tpgPatternCrossHatch : color | {1 }
	Port: tpgPatternCrossHatch : yCount_V_2 | {1 }
	Port: tpgPatternCrossHatch : vHatch | {2 }
	Port: tpgPatternCrossHatch : xCount_V_2 | {2 }
	Port: tpgPatternCrossHatch : whiYuv_1 | {1 2 }
	Port: tpgPatternCrossHatch : blkYuv_1 | {1 2 }
  - Chain level:
	State 1
		add_ln1396 : 1
		trunc_ln : 2
		barWidthMinSamples_V : 3
		barWidthMinSamples_delayed_V : 4
		add_ln1398 : 1
		br_ln1404 : 1
		add_ln1404 : 1
		icmp_ln1404_2 : 2
		and_ln1404 : 3
		br_ln1404 : 3
		br_ln1404 : 1
		tmp : 2
		zext_ln1542 : 3
		ret_V : 4
		zext_ln1065 : 1
		icmp_ln1065 : 5
		and_ln1409 : 6
		br_ln1409 : 6
		br_ln1414 : 1
		add_ln886 : 1
		store_ln886 : 2
		sub40 : 1
		br_ln1423 : 1
		icmp_ln1428 : 2
		br_ln1428 : 3
		select_ln1459_1 : 1
		or_ln1459 : 1
		select_ln1459 : 1
		zext_ln1459 : 2
		whiYuv_1_addr : 3
		whiYuv_1_load : 4
		blkYuv_1_addr : 3
		blkYuv_1_load : 4
	State 2
		icmp_ln1073 : 1
		br_ln1433 : 2
		icmp_ln1065_1 : 1
		br_ln1438 : 2
		sub_ln887 : 1
		store_ln887 : 2
		add_ln886_3 : 1
		store_ln886 : 2
		hHatch : 1
		or_ln1449 : 2
		sel_tmp : 2
		xor_ln1449 : 2
		sel_tmp6 : 2
		newSel : 2
		or_cond : 2
		newSel9 : 2
		pix_val_V : 3
		pix_val_V_8 : 2
		select_ln1472 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln1480 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln1396_fu_151      |    0    |    21   |
|          | barWidthMinSamples_V_fu_167 |    0    |    17   |
|          |      add_ln1398_fu_187      |    0    |    21   |
|    add   |      add_ln1404_fu_217      |    0    |    23   |
|          |         ret_V_fu_249        |    0    |    17   |
|          |       add_ln886_fu_275      |    0    |    17   |
|          |         sub40_fu_317        |    0    |    23   |
|          |      add_ln886_3_fu_433     |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln1404_fu_197     |    0    |    13   |
|          |     icmp_ln1404_1_fu_211    |    0    |    13   |
|          |     icmp_ln1404_2_fu_223    |    0    |    13   |
|          |      icmp_ln1065_fu_263     |    0    |    11   |
|   icmp   |         cmp80_fu_323        |    0    |    11   |
|          |         cmp82_fu_329        |    0    |    11   |
|          |      icmp_ln1428_fu_335     |    0    |    13   |
|          |      icmp_ln1073_fu_403     |    0    |    11   |
|          |     icmp_ln1065_1_fu_409    |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |    select_ln1459_1_fu_353   |    0    |    2    |
|          |     select_ln1459_fu_367    |    0    |    2    |
|          |      conv2_i_i15_fu_385     |    0    |    8    |
|          |       conv2_i_i_fu_392      |    0    |    8    |
|  select  |        newSel_fu_467        |    0    |    8    |
|          |        newSel9_fu_480       |    0    |    8    |
|          |       pix_val_V_fu_488      |    0    |    8    |
|          |      pix_val_V_8_fu_496     |    0    |    8    |
|          |     select_ln1472_fu_504    |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln887_fu_415      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|   call   | grp_reg_ap_uint_10_s_fu_173 |    10   |    0    |
|----------|-----------------------------|---------|---------|
|          |      and_ln1404_fu_229      |    0    |    2    |
|    and   |      and_ln1409_fu_269      |    0    |    2    |
|          |        sel_tmp_fu_451       |    0    |    2    |
|          |       sel_tmp6_fu_462       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1459_fu_361      |    0    |    2    |
|          |       or_ln1449_fu_445      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1449_fu_456      |    0    |    2    |
|          |        or_cond_fu_475       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |    color_read_read_fu_66    |    0    |    0    |
|          |    height_read_read_fu_72   |    0    |    0    |
|   read   |    width_read_read_fu_78    |    0    |    0    |
|          |      x_read_read_fu_84      |    0    |    0    |
|          |      y_read_read_fu_90      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln1396_fu_143     |    0    |    0    |
|          |      zext_ln1398_fu_179     |    0    |    0    |
|          |      zext_ln1404_fu_193     |    0    |    0    |
|   zext   |     zext_ln1404_1_fu_207    |    0    |    0    |
|          |      zext_ln1542_fu_245     |    0    |    0    |
|          |      zext_ln1065_fu_259     |    0    |    0    |
|          |      zext_ln1459_fu_375     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln1396_fu_147     |    0    |    0    |
|   trunc  |     trunc_ln1398_fu_183     |    0    |    0    |
|          |     trunc_ln1404_fu_203     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln_fu_157       |    0    |    0    |
|          |          tmp_fu_235         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          mrv_fu_512         |    0    |    0    |
|insertvalue|         mrv_1_fu_518        |    0    |    0    |
|          |         mrv_2_fu_524        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    10   |   356   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|blkYuv_1_addr_reg_561|    2   |
|    cmp80_reg_543    |    1   |
|    hHatch_reg_122   |    1   |
|icmp_ln1404_1_reg_533|    1   |
| icmp_ln1428_reg_552 |    1   |
|whiYuv_1_addr_reg_556|    2   |
+---------------------+--------+
|        Total        |    8   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||   3.22  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   10   |   356  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   18   |   374  |
+-----------+--------+--------+--------+
