# 5-Stage-Pipelined-RISC-V-processor
<img width="475" alt="image" src="https://user-images.githubusercontent.com/59345612/176919835-d73d3ec1-9530-41cc-b8fc-11bc16435140.png">
This repository contains the processors made using Verilog as a part of the course CS F342 Computer Architecture at BITS Pilani, Hyderabad Campus
Supports the following instructions as of now

LW (I-type)
SW (S-type)
BEQ (B-type)

The single cycle risc-V processor supports the following functions for now:
LW, SW, BEQ 
The following R-type instructions: ADD, SUB, AND and OR
<img width="346" alt="image" src="https://user-images.githubusercontent.com/59345612/176921245-0dfb2d33-44d0-493f-9e9f-0e457b452947.png">

