G5PLACER_32_64_BIT_EXT=64
DESIGN=MPFS_ICICLE_KIT_BASE_DESIGN
DESDIR=C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\designer\MPFS_ICICLE_KIT_BASE_DESIGN
FAM=PolarFireSoC
DIE=PA5SOC250T_ES
PACKAGE=fcvg484
SPEED=STD
VOLTAGE=1.05
TEMPR=EXT
VOLTR=EXT
VCCI_1.2_VOLTR=EXT
VCCI_1.5_VOLTR=EXT
VCCI_1.8_VOLTR=EXT
VCCI_2.5_VOLTR=EXT
VCCI_3.3_VOLTR=EXT
PDC_IMPORT_HARDERROR=1
RGB_COUNT=18
LAYOUT_MODE=TIMING_DRIVEN
INCREMENTAL_MODE=OFF
PA5GDEV_IOFF_COMBINING=0
PA5_DO_TIMING_GB_DEMOTE=1
LAYOUTG4_POST_DRIVER_DUPLICATION=0
PA4_LAYOUT_HIGH_EFFORT_MODE=0
PA5_LAYOUT_HIGH_EFFORT_MODE=0
PDPR=0
PA4_PHYS_OPT_MODE=0
PA5_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
PA5_LAYOUT_SEQ_OPT_MODE=0
RANDOM_SEED=0
NETLIST_TYPE=EDIF
MINDELAYG4_REPAIR=0
MINDELAYG5_REPAIR=0
LAYOUT_STATE=NOT_VALID
PDC_FILE=C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_CAN0.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_MAC.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_MIKROBUS.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_MMUART0.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_MMUART1.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_MMUART2.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_MMUART3.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_PCIE.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_USB.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_SDIO.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\io\ICICLE_RPi.pdc,,C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\constraint\fp\NW_PLL.pdc,,
USE_CONSTRAINT_FLOW=1
TARGET_DEVICES_FOR_MIGRATION='PA5SOC250T_ES '
RESTRICTPROBEPINS=1
RESTRICTSPIPINS=0
