// Seed: 2974001700
module module_0;
  wire id_1;
  ;
  union packed {logic id_2;} id_3;
  assign this = -1;
  always if (1) id_3.id_2 = id_1;
  assign id_3 = -1 ? -1 : id_3;
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_3 = 1 || id_1;
  parameter id_4 = -1'h0;
  wire id_5;
  ;
endmodule
program module_2 #(
    parameter id_4 = 32'd44,
    parameter id_9 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  nor primCall (id_1, id_3, id_7, id_8);
  inout logic [7:0] id_8;
  input wire id_7;
  output wire id_6;
  output tri id_5;
  input wire _id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  inout wire id_1;
  assign id_8[id_9 : id_4].id_8[id_9/id_9] = id_8[1'b0], id_5 = id_7 * -1;
endprogram
