INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felipe/Documents/VHDL - Sistemas Digitais/Cap 3/Resister/Resister.srcs/sim_1/new/st_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_Register
