Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 12 22:44:21 2023
| Host         : Juwan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_fpga_control_sets_placed.rpt
| Design       : top_module_fpga
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               7 |            6 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |              50 |           15 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                      Enable Signal                     |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  LED_OBUF_BUFG[7] |                                                        |                                                        |                1 |              1 |         1.00 |
|  LED_OBUF_BUFG[7] |                                                        | LED_OBUF[2]                                            |                6 |              7 |         1.17 |
|  CLK_IBUF_BUFG    |                                                        | CA_p_v1/STE_local_match/out_bits                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG    | COMP_stream_ctrl/bram_data_address_comp_reg[7]_i_2_n_0 | COMP_stream_ctrl/bram_data_address_comp_reg[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG    | COMP_stream_ctrl/reg_enable_comp                       |                                                        |                1 |              8 |         8.00 |
| ~CLK_IBUF_BUFG    |                                                        |                                                        |                1 |              8 |         8.00 |
|  LED_OBUF_BUFG[7] | uat_stmch/data[8]_i_1_n_0                              | LED_OBUF[2]                                            |                3 |              8 |         2.67 |
|  LED_OBUF_BUFG[7] | uat_stmch/counter[7]_i_1_n_0                           | LED_OBUF[2]                                            |                2 |              8 |         4.00 |
|  LED_OBUF_BUFG[7] | uut/signal_data_address_uart_incr_r_0                  | LED_OBUF[2]                                            |                5 |             10 |         2.00 |
|  CLK_IBUF_BUFG    |                                                        |                                                        |                5 |             11 |         2.20 |
|  CLK_IBUF_BUFG    | uut/bram_being_used                                    |                                                        |                4 |             16 |         4.00 |
| ~CLK_IBUF_BUFG    | CA_p_v1/STE_local_match/rpt_bt                         | LED_OBUF[3]                                            |                5 |             24 |         4.80 |
|  CLK_IBUF_BUFG    |                                                        | oHz/r_clk_1Hz                                          |                7 |             25 |         3.57 |
+-------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


