// Seed: 21884835
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input wor id_5,
    inout supply1 id_6
);
  nor primCall (id_2, id_4, id_5, id_6);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output wire id_4,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    inout supply1 id_14,
    input wire id_15
);
  wire id_17;
  module_0 modCall_1 ();
endmodule
