$date
	Wed Oct  1 16:41:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Or8Way_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$var reg 1 ( g $end
$var reg 1 ) h $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( g $end
$var wire 1 ) h $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1"
1#
1$
1%
1&
1'
1(
1)
#40
0"
0#
0$
0&
0'
0(
0)
#60
0%
1)
#80
1!
1$
1'
1(
0)
#100
