
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.104271                       # Number of seconds simulated
sim_ticks                                1104271348000                       # Number of ticks simulated
final_tick                               1104271348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 531916                       # Simulator instruction rate (inst/s)
host_op_rate                                   863228                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1167546036                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665080                       # Number of bytes of host memory used
host_seconds                                   945.81                       # Real time elapsed on the host
sim_insts                                   503088773                       # Number of instructions simulated
sim_ops                                     816446127                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18361216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18384000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16906880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16906880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           286894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        264170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16627449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16648082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15310440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15310440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15310440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16627449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31958522                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245984                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673335211                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2208542696                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   503088773                       # Number of instructions committed
system.cpu.committedOps                     816446127                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             811630008                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565892                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    811630008                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855627                       # number of times the integer registers were read
system.cpu.num_int_register_writes          704741320                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557785                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904594                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620637                       # number of memory refs
system.cpu.num_load_insts                   238245979                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2208542696                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772148                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 504014371     61.73%     61.90% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.93% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::MemRead                238245919     29.18%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  816446127                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.827692                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.433345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.827692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923735                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630011                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64095520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64095520                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301725531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301725531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301725531                       # number of overall hits
system.cpu.dcache.overall_hits::total       301725531                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615973                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       279139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       279139                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       895112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         895112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       895112                       # number of overall misses
system.cpu.dcache.overall_misses::total        895112                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 105944365000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 105944365000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23198576500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23198576500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 129142941500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 129142941500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 129142941500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 129142941500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620643                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620643                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004336                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002958                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002958                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002958                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002958                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 171995.144268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 171995.144268                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83107.614844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83107.614844                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 144275.734768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 144275.734768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 144275.734768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 144275.734768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657327                       # number of writebacks
system.cpu.dcache.writebacks::total            657327                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       279139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       279139                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       895112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       895112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       895112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       895112                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 105328392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 105328392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22919437500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22919437500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 128247829500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 128247829500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 128247829500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 128247829500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002958                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 170995.144268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 170995.144268                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82107.614844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82107.614844                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 143275.734768                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 143275.734768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 143275.734768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 143275.734768                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681937                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           282.487250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673335211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1891391.042135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   282.487250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.551733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.551733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1346670778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1346670778                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673334855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673334855                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673334855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673334855                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673334855                       # number of overall hits
system.cpu.icache.overall_hits::total       673334855                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68025500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68025500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68025500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68025500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68025500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68025500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    673335211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    673335211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    673335211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    673335211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    673335211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    673335211                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 191082.865169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 191082.865169                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 191082.865169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 191082.865169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 191082.865169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 191082.865169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     67669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     67669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     67669500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67669500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 190082.865169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 190082.865169                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 190082.865169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 190082.865169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 190082.865169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 190082.865169                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.676779                       # Cycle average of tags in use
system.l2.tags.total_refs                     1577449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518834                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.040373                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.009791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.910949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.756039                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998866                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13138426                       # Number of tag accesses
system.l2.tags.data_accesses                 13138426                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657327                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657327                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            212663                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               212663                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3040                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161030                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164070                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164070                       # number of overall hits
system.l2.overall_hits::total                  164070                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454943                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518735                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data             518379                       # number of overall misses
system.l2.overall_misses::total                518735                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20235847500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20235847500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     67132500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67132500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 102713617500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 102713617500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      67132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  122949465000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     123016597500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     67132500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 122949465000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    123016597500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        212663                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           212663                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682805                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682805                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759712                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759712                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 318996.271833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 318996.271833                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 188574.438202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 188574.438202                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 225772.497873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 225772.497873                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 188574.438202                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 237180.643892                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 237147.286187                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 188574.438202                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 237180.643892                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 237147.286187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508229                       # number of writebacks
system.l2.writebacks::total                    508229                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454943                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518735                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19601487500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19601487500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     63572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  98164187500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  98164187500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     63572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 117765675000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 117829247500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     63572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 117765675000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117829247500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759712                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 308996.271833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 308996.271833                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 178574.438202                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 178574.438202                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 215772.497873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215772.497873                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 178574.438202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 227180.643892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 227147.286187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 178574.438202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 227180.643892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 227147.286187                       # average overall mshr miss latency
system.l2.replacements                         516786                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16160.192399                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035148                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    287264                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.603473                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.231143                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          8.572053                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16150.389203                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000075                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000523                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985742                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986340                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  16849632                       # Number of tag accesses
system.l3.tags.data_accesses                 16849632                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508229                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508229                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                694                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   694                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         230791                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            230791                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                231485                       # number of demand (read+write) hits
system.l3.demand_hits::total                   231485                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               231485                       # number of overall hits
system.l3.overall_hits::total                  231485                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62742                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62742                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       224152                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          224508                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              286894                       # number of demand (read+write) misses
system.l3.demand_misses::total                 287250                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             286894                       # number of overall misses
system.l3.overall_misses::total                287250                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18892240500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18892240500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     59656500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  89351763000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  89411419500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      59656500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  108244003500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     108303660000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     59656500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 108244003500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    108303660000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508229                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508229                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455299                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518379                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518735                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518379                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518735                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989060                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989060                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.492703                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.493100                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.553444                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.553751                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.553444                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.553751                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 301109.950273                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 301109.950273                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 167574.438202                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 398621.306078                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 398254.937463                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 167574.438202                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 377296.156420                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 377036.240209                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 167574.438202                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 377296.156420                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 377036.240209                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               264170                       # number of writebacks
system.l3.writebacks::total                    264170                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        62742                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62742                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       224152                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       224508                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         286894                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            287250                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        286894                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           287250                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17888368500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17888368500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     53960500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  85765331000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  85819291500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     53960500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 103653699500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 103707660000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     53960500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 103653699500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 103707660000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989060                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989060                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.492703                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.493100                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.553444                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.553751                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.553444                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.553751                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 285109.950273                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 285109.950273                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 151574.438202                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 382621.306078                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 382254.937463                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 151574.438202                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 361296.156420                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 361036.240209                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 151574.438202                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 361296.156420                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 361036.240209                       # average overall mshr miss latency
system.l3.replacements                         270880                       # number of replacements
system.membus.snoop_filter.tot_requests        557860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       270610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             224508                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       264170                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6413                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62742                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        224508                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       845083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       845083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 845083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35290880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35290880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35290880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287250                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287250                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1614544000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1436254000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1577449                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            670                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1429726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39877                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          212663                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         212663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2472161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2472917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85745664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85771264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          787666                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49433536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1683134                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1682464     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    670      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1683134                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1446095500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1130005000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1104271348000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455299                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       772399                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14894                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455299                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553883                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65725696                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          270880                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16906880                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1306028                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.207407                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.405450                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035148     79.26%     79.26% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 270880     20.74%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1306028                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025803000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778102500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
