{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648733260683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648733260689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 21:27:40 2022 " "Processing started: Thu Mar 31 21:27:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648733260689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733260689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off move -c move " "Command: quartus_map --read_settings_files=on --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733260690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648733262137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648733262137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/move/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/move/pc_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/move/openmips_min_sopc_tb.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/move/openmips_min_sopc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/move/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/move/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/move/inst_rom.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/move/if_id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/move/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/move/id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/move/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/move/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hilo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file hilo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hilo_reg " "Found entity 1: hilo_reg" {  } { { "hilo_reg.v" "" { Text "D:/Github/OpenRSIC-V/move/hilo_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648733271818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648733271818 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "men_wb.v " "Can't analyze file -- file men_wb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1648733271838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648733271906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/move/openmips_min_sopc.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733271914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733271935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733271942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733271950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op4 id.v(72) " "Verilog HDL or VHDL warning at id.v(72): object \"op4\" assigned a value but never read" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/move/id.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648733271951 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(74) " "Verilog HDL or VHDL warning at id.v(74): object \"instvalid\" assigned a value but never read" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/move/id.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648733271951 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733271969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733271980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733271989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733272020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733272030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733272038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilo_reg openmips:openmips0\|hilo_reg:hilo_reg0 " "Elaborating entity \"hilo_reg\" for hierarchy \"openmips:openmips0\|hilo_reg:hilo_reg0\"" {  } { { "openmips.v" "hilo_reg0" { Text "D:/Github/OpenRSIC-V/move/openmips.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733272049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst_rom0 " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst_rom0\"" {  } { { "openmips_min_sopc.v" "inst_rom0" { Text "D:/Github/OpenRSIC-V/move/openmips_min_sopc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648733272058 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 131070 inst_rom.v(46) " "Verilog HDL warning at inst_rom.v(46): number of words (16) in memory file does not match the number of elements in the address range \[0:131070\]" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/move/inst_rom.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1648733273226 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 inst_rom.v(44) " "Net \"inst_mem.data_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/move/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648734093602 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 inst_rom.v(44) " "Net \"inst_mem.waddr_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/move/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648734093602 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 inst_rom.v(44) " "Net \"inst_mem.we_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/move/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648734093614 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648734094437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734094437 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/move/openmips_min_sopc.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648734094464 "|openmips_min_sopc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/move/openmips_min_sopc.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648734094464 "|openmips_min_sopc|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648734094464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648734094464 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648734094464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648734094464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5365 " "Peak virtual memory: 5365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648734094479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 21:41:34 2022 " "Processing ended: Thu Mar 31 21:41:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648734094479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:54 " "Elapsed time: 00:13:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648734094479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:04 " "Total CPU time (on all processors): 00:14:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648734094479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734094479 ""}
