<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>ca_interp/Control</NAME>
<BUILD_YEAR>2023</BUILD_YEAR>
<DOCPATH>file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'Control' of the CONTROL block
</DESCRIPTION>
<HELP>file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Docs/Help/CONTROL_help.html</HELP>
<BLOCKTYPE>CONTROL</BLOCKTYPE>
<MEMORYMAPS path="ca_interp">
  <REGS numregs="1" desc="Version_Output" origin="ca_interp/DUT/Summer_DUC/RegField" clashes="false" rwmode="Read/Write" bitwidth="32" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Version_Output" clashes="false" double_init="1.000000" sint_init="1">
      <REGPART part_init="1" part_double_init="1.000000" clashes="false" width="32" msb="31" lsb="0" addr="13"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Description of what is stored in this field" origin="ca_interp/DUT/Summer_DUC/Subsystem/RegField" clashes="false" rwmode="Read/Write" bitwidth="16" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Description of what is stored in this field" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="16" msb="15" lsb="0" addr="4"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Digital Gain per Antenna" origin="ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/RegField" clashes="false" rwmode="Read/Write" bitwidth="16" fracwidth="13" privatespace="false">
    <REG numregparts="1" desc="Digital Gain per Antenna" clashes="false" double_init="1.000000" sint_init="8192">
      <REGPART part_init="8192" part_double_init="1.000000" clashes="false" width="16" msb="15" lsb="0" addr="0"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Digital Gain per Antenna" origin="ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/RegField1" clashes="false" rwmode="Read/Write" bitwidth="16" fracwidth="13" privatespace="false">
    <REG numregparts="1" desc="Digital Gain per Antenna" clashes="false" double_init="1.000000" sint_init="8192">
      <REGPART part_init="8192" part_double_init="1.000000" clashes="false" width="16" msb="15" lsb="0" addr="1"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Digital Gain per Antenna" origin="ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/RegField2" clashes="false" rwmode="Read/Write" bitwidth="16" fracwidth="13" privatespace="false">
    <REG numregparts="1" desc="Digital Gain per Antenna" clashes="false" double_init="1.000000" sint_init="8192">
      <REGPART part_init="8192" part_double_init="1.000000" clashes="false" width="16" msb="15" lsb="0" addr="2"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Digital Gain per Antenna" origin="ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain/RegField3" clashes="false" rwmode="Read/Write" bitwidth="16" fracwidth="13" privatespace="false">
    <REG numregparts="1" desc="Digital Gain per Antenna" clashes="false" double_init="1.000000" sint_init="8192">
      <REGPART part_init="8192" part_double_init="1.000000" clashes="false" width="16" msb="15" lsb="0" addr="3"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField1" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="7"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField2" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="8"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField3" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="11"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField4" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="5"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField6" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="6"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField7" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="12"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField8" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="9"/>
    </REG>
  </REGS>
  <REGS numregs="1" desc="Delay Compensation Value" origin="ca_interp/DUT/Summer_DUC/Summer/Delay Compensation/RegField9" clashes="false" rwmode="Read/Write" bitwidth="8" fracwidth="0" privatespace="false">
    <REG numregparts="1" desc="Delay Compensation Value" clashes="false" double_init="0.000000" sint_init="0">
      <REGPART part_init="0" part_double_init="0.000000" clashes="false" width="8" msb="7" lsb="0" addr="10"/>
    </REG>
  </REGS>
</MEMORYMAPS>
<RESOURCES>
<FUNIT>
 <FUNAME>ca_interp/DUT</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>992</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Poly_phase Interp</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Poly_phase Interp/hb3_im</FUNAME>
 <FUTYPE>FIRI</FUTYPE>
 <LUT4>407</LUT4>
 <MULT>80</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Poly_phase Interp/hb3_re</FUNAME>
 <FUTYPE>FIRI</FUTYPE>
 <LUT4>407</LUT4>
 <MULT>80</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Poly_phase Interp/scale_HB3_im</FUNAME>
 <FUTYPE>SCALE</FUTYPE>
 <LUT4>281</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Poly_phase Interp/scale_HB3_re</FUNAME>
 <FUTYPE>SCALE</FUTYPE>
 <LUT4>281</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Subsystem</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>265</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Summer</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Summer/Carrier Aggregation and Gain</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>169</LUT4>
 <MULT>8</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Summer/Delay Compensation</FUNAME>
 <FUTYPE>SYNTH</FUTYPE>
 <LUT4>113</LUT4>
 <MULT>0</MULT>
 <BITS>65536</BITS>
 <BLOCKS>16</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Summer/scale_Antenna_Summer2</FUNAME>
 <FUTYPE>SCALE</FUTYPE>
 <LUT4>117</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/DUT/Summer_DUC/Summer/scale_Antenna_Summer3</FUNAME>
 <FUTYPE>SCALE</FUTYPE>
 <LUT4>117</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/SINKS/ChanView</FUNAME>
 <FUTYPE>CHANVIEW</FUTYPE>
 <LUT4>320</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
<FUNIT>
 <FUNAME>ca_interp/SINKS/ChanView1</FUNAME>
 <FUTYPE>CHANVIEW</FUTYPE>
 <LUT4>320</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</FUNIT>
</RESOURCES>
</MODEL>
