$date
	Tue May 20 15:30:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module ff0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
x!
$end
#1
0!
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
1#
0"
#11
1!
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
