{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561631736232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561631736232 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "px_rv32_soc EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"px_rv32_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561631736264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561631736322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561631736322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561631736483 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561631736491 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561631736752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561631736752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561631736752 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561631736752 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631736762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631736762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631736762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631736762 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561631736762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561631736766 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561631736811 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "px_rv32_soc.sdc " "Synopsys Design Constraints File file not found: 'px_rv32_soc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561631737703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561631737703 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[10\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[10\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[12\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[12\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[14\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[14\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[15\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[15\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[16\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[16\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[17\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[18\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[19\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[19\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[20\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[20\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[21\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[21\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[22\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[23\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[23\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[24\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[24\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[25\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[25\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[26\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[26\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[28\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[28\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[29\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[29\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[30\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[30\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[3\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[4\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[6\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[6\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[7\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[7\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[8\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[8\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[9\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[9\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr~0  from: datac  to: combout " "Cell: px_rv32\|biu\|addr~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout " "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|wr_n~0  from: datac  to: combout " "Cell: px_rv32\|biu\|wr_n~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631737730 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1561631737730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561631737750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561631737750 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561631737752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bus_martix:bus_martix\|wr_n_p  " "Automatically promoted node bus_martix:bus_martix\|wr_n_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561631738067 ""}  } { { "../rtl/bus_martix.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/bus_martix.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561631738067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bus_martix:bus_martix\|rd_n_p  " "Automatically promoted node bus_martix:bus_martix\|rd_n_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561631738068 ""}  } { { "../rtl/bus_martix.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/bus_martix.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561631738068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561631738577 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561631738580 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561631738580 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561631738585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561631738590 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561631738596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561631738596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561631738598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561631738809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561631738813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561631738813 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631738930 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561631738937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561631739683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631740343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561631740382 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561631746071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631746071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561631746859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 2.5% " "7e+02 ns of routing delay (approximately 2.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1561631751403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561631752771 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561631752771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561631764987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561631764987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631764989 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.94 " "Total time spent on timing analysis during the Fitter is 5.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561631765217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561631765245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561631765786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561631765787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561631766526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631767494 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561631767794 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[0\] 3.3-V LVTTL 42 " "Pin p0\[0\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[0\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[1\] 3.3-V LVTTL 44 " "Pin p0\[1\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[1\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[2\] 3.3-V LVTTL 49 " "Pin p0\[2\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[2\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[3\] 3.3-V LVTTL 51 " "Pin p0\[3\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[3\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[4\] 3.3-V LVTTL 53 " "Pin p0\[4\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[4\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[5\] 3.3-V LVTTL 55 " "Pin p0\[5\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[5\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[6\] 3.3-V LVTTL 59 " "Pin p0\[6\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[6\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[7\] 3.3-V LVTTL 64 " "Pin p0\[7\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[7\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[0\] 3.3-V LVTTL 86 " "Pin p1\[0\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[0\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[1\] 3.3-V LVTTL 83 " "Pin p1\[1\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[1\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[2\] 3.3-V LVTTL 77 " "Pin p1\[2\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[2\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[3\] 3.3-V LVTTL 72 " "Pin p1\[3\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[3\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[4\] 3.3-V LVTTL 50 " "Pin p1\[4\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[4\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[5\] 3.3-V LVTTL 46 " "Pin p1\[5\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[5\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[6\] 3.3-V LVTTL 43 " "Pin p1\[6\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[6\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[7\] 3.3-V LVTTL 39 " "Pin p1\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[7\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[0\] 3.3-V LVTTL 52 " "Pin p2\[0\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[0\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[1\] 3.3-V LVTTL 54 " "Pin p2\[1\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[1\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[2\] 3.3-V LVTTL 58 " "Pin p2\[2\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[2\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[3\] 3.3-V LVTTL 60 " "Pin p2\[3\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[3\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[4\] 3.3-V LVTTL 65 " "Pin p2\[4\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[4\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[5\] 3.3-V LVTTL 67 " "Pin p2\[5\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[5\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[6\] 3.3-V LVTTL 69 " "Pin p2\[6\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[6\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[7\] 3.3-V LVTTL 71 " "Pin p2\[7\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[7\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 127 " "Pin clk uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 126 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631767809 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1561631767809 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.fit.smsg " "Generated suppressed messages file E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561631768063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1564 " "Peak virtual memory: 1564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631769127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:36:09 2019 " "Processing ended: Thu Jun 27 18:36:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631769127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631769127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631769127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561631769127 ""}
