<stg><name>depthwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,8u>,config4></name>


<trans_list>

<trans id="525" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str439, i32 0, i32 0, [1 x i8]* @p_str440, [1 x i8]* @p_str441, [1 x i8]* @p_str442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str443, [1 x i8]* @p_str444)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str432, i32 0, i32 0, [1 x i8]* @p_str433, [1 x i8]* @p_str434, [1 x i8]* @p_str435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str436, [1 x i8]* @p_str437)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str426, [1 x i8]* @p_str427, [1 x i8]* @p_str428, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str429, [1 x i8]* @p_str430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str419, [1 x i8]* @p_str420, [1 x i8]* @p_str421, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str422, [1 x i8]* @p_str423)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str411, i32 0, i32 0, [1 x i8]* @p_str412, [1 x i8]* @p_str413, [1 x i8]* @p_str414, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str415, [1 x i8]* @p_str416)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str404, i32 0, i32 0, [1 x i8]* @p_str405, [1 x i8]* @p_str406, [1 x i8]* @p_str407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str408, [1 x i8]* @p_str409)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str397, i32 0, i32 0, [1 x i8]* @p_str398, [1 x i8]* @p_str399, [1 x i8]* @p_str400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str401, [1 x i8]* @p_str402)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str390, i32 0, i32 0, [1 x i8]* @p_str391, [1 x i8]* @p_str392, [1 x i8]* @p_str393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str394, [1 x i8]* @p_str395)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str383, i32 0, i32 0, [1 x i8]* @p_str384, [1 x i8]* @p_str385, [1 x i8]* @p_str386, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str387, [1 x i8]* @p_str388)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str376, i32 0, i32 0, [1 x i8]* @p_str377, [1 x i8]* @p_str378, [1 x i8]* @p_str379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str380, [1 x i8]* @p_str381)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str369, i32 0, i32 0, [1 x i8]* @p_str370, [1 x i8]* @p_str371, [1 x i8]* @p_str372, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str373, [1 x i8]* @p_str374)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str341, i32 0, i32 0, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str345, [1 x i8]* @p_str346)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str334, i32 0, i32 0, [1 x i8]* @p_str335, [1 x i8]* @p_str336, [1 x i8]* @p_str337, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str338, [1 x i8]* @p_str339)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:16  br label %0

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %codeRepl ], [ %add_ln63, %"compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config4>.exit.i" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln63 = icmp eq i10 %indvar_flatten, -348

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln63 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln63, label %"depthwise_conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config4>.exit", label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:31  %kernel_data_V_8_load = load i16* @kernel_data_V_8, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:32  %kernel_data_V_9_load = load i16* @kernel_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_9_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:33  %kernel_data_V_10_load = load i16* @kernel_data_V_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_10_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:34  %kernel_data_V_11_load = load i16* @kernel_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_11_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:35  %kernel_data_V_12_load = load i16* @kernel_data_V_12, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_12_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:36  %kernel_data_V_13_load = load i16* @kernel_data_V_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_13_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:37  %kernel_data_V_14_load = load i16* @kernel_data_V_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_14_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:38  %kernel_data_V_15_load = load i16* @kernel_data_V_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_15_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:55  %kernel_data_V_16_load = load i16* @kernel_data_V_16, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_16_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:56  store i16 %kernel_data_V_16_load, i16* @kernel_data_V_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4:127  %sX_1_load = load i32* @sX_1, align 4

]]></Node>
<StgValue><ssdm name="sX_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:128  %icmp_ln266 = icmp eq i32 %sX_1_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4:129  %sY_1_load = load i32* @sY_1, align 4

]]></Node>
<StgValue><ssdm name="sY_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:130  %icmp_ln266_1 = icmp eq i32 %sY_1_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln266_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4:131  %pY_1_load = load i32* @pY_1, align 4

]]></Node>
<StgValue><ssdm name="pY_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:132  %tmp_54 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_1_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_4:133  %icmp_ln266_2 = icmp sgt i31 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln266_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4:134  %pX_1_load = load i32* @pX_1, align 4

]]></Node>
<StgValue><ssdm name="pX_1_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:135  %tmp_55 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_1_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_4:136  %icmp_ln266_3 = icmp sgt i31 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln266_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:137  %and_ln266 = and i1 %icmp_ln266, %icmp_ln266_1

]]></Node>
<StgValue><ssdm name="and_ln266"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:138  %and_ln266_1 = and i1 %icmp_ln266_2, %icmp_ln266_3

]]></Node>
<StgValue><ssdm name="and_ln266_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:139  %and_ln266_2 = and i1 %and_ln266_1, %and_ln266

]]></Node>
<StgValue><ssdm name="and_ln266_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:2  %sext_ln1118 = sext i16 %kernel_data_V_8_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:3  %mul_ln1118 = mul i26 %sext_ln1118, 994

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:4  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:5  %sext_ln1118_1 = sext i16 %kernel_data_V_9_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:6  %mul_ln1118_10 = mul i26 %sext_ln1118_1, -2952

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:7  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_10, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:8  %sext_ln1118_2 = sext i16 %kernel_data_V_10_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:9  %mul_ln1118_11 = mul i26 %sext_ln1118_2, 910

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:10  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_11, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:11  %sext_ln1118_3 = sext i16 %kernel_data_V_11_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:12  %mul_ln1118_12 = mul i26 %sext_ln1118_3, 642

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:13  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_12, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:14  %sext_ln1118_4 = sext i16 %kernel_data_V_12_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:15  %mul_ln1118_13 = mul i26 %sext_ln1118_4, -1312

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:16  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_13, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:17  %sext_ln1118_5 = sext i16 %kernel_data_V_13_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:18  %mul_ln1118_14 = mul i26 %sext_ln1118_5, 1758

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:19  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:20  %sext_ln1118_6 = sext i16 %kernel_data_V_14_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:21  %mul_ln1118_15 = mul i26 %sext_ln1118_6, 435

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:22  %trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_15, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:23  %sext_ln1118_7 = sext i16 %kernel_data_V_15_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:24  %mul_ln1118_16 = mul i26 %sext_ln1118_7, 1219

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:25  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_16, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:26  %sext_ln1118_8 = sext i16 %kernel_data_V_16_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:27  %mul_ln1118_17 = mul i26 %sext_ln1118_8, 864

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:28  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_17, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:245  %add_ln703 = add i16 %trunc_ln708_8, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:39  %kernel_data_V_32_load = load i16* @kernel_data_V_32, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_32_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:40  %kernel_data_V_33_load = load i16* @kernel_data_V_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_33_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:41  %kernel_data_V_34_load = load i16* @kernel_data_V_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_34_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:57  %kernel_data_V_17_load = load i16* @kernel_data_V_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_17_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:58  store i16 %kernel_data_V_17_load, i16* @kernel_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:59  %kernel_data_V_18_load = load i16* @kernel_data_V_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_18_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:60  store i16 %kernel_data_V_18_load, i16* @kernel_data_V_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:61  %kernel_data_V_19_load = load i16* @kernel_data_V_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_19_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:62  store i16 %kernel_data_V_19_load, i16* @kernel_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:65  %kernel_data_V_21_load = load i16* @kernel_data_V_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_21_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:66  store i16 %kernel_data_V_21_load, i16* @kernel_data_V_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:67  %kernel_data_V_22_load = load i16* @kernel_data_V_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_22_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:68  store i16 %kernel_data_V_22_load, i16* @kernel_data_V_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:69  %kernel_data_V_23_load = load i16* @kernel_data_V_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_23_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:70  store i16 %kernel_data_V_23_load, i16* @kernel_data_V_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:29  %sext_ln1118_9 = sext i16 %kernel_data_V_17_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:30  %mul_ln1118_18 = mul i26 %sext_ln1118_9, -3194

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:31  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_18, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:32  %sext_ln1118_10 = sext i16 %kernel_data_V_18_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:33  %mul_ln1118_19 = mul i26 %sext_ln1118_10, 915

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:34  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_19, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:35  %sext_ln1118_11 = sext i16 %kernel_data_V_19_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:36  %mul_ln1118_20 = mul i26 %sext_ln1118_11, 865

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:37  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_20, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:45  %sext_ln1118_14 = sext i16 %kernel_data_V_21_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:46  %mul_ln1118_21 = mul i26 %sext_ln1118_14, 364

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:47  %trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_21, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:48  %sext_ln1118_15 = sext i16 %kernel_data_V_22_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:49  %mul_ln1118_22 = mul i26 %sext_ln1118_15, 790

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:50  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_22, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:51  %sext_ln1118_16 = sext i16 %kernel_data_V_23_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:52  %mul_ln1118_23 = mul i26 %sext_ln1118_16, 1509

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:53  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_23, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:80  %sext_ln1118_25 = sext i16 %kernel_data_V_32_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:81  %mul_ln1118_31 = mul i26 %sext_ln1118_25, -362

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:82  %trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_31, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:83  %sext_ln1118_26 = sext i16 %kernel_data_V_33_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:84  %mul_ln1118_32 = mul i26 %sext_ln1118_26, -3642

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:85  %trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_32, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:86  %sext_ln1118_27 = sext i16 %kernel_data_V_34_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:87  %mul_ln1118_33 = mul i26 %sext_ln1118_27, 765

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:88  %trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_33, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:255  %add_ln703_9 = add i16 %trunc_ln708_9, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:264  %add_ln703_18 = add i16 %trunc_ln708_s, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:273  %add_ln703_27 = add i16 %trunc_ln708_10, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:293  %add_ln703_45 = add i16 %trunc_ln708_12, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:303  %add_ln703_54 = add i16 %trunc_ln708_13, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:314  %add_ln703_63 = add i16 %trunc_ln708_14, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:42  %kernel_data_V_35_load = load i16* @kernel_data_V_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_35_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:43  %kernel_data_V_36_load = load i16* @kernel_data_V_36, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_36_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:44  %kernel_data_V_37_load = load i16* @kernel_data_V_37, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_37_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:45  %kernel_data_V_38_load = load i16* @kernel_data_V_38, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_38_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:71  %kernel_data_V_40_load = load i16* @kernel_data_V_40, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_40_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:72  store i16 %kernel_data_V_40_load, i16* @kernel_data_V_32, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:73  %kernel_data_V_41_load = load i16* @kernel_data_V_41, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_41_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:74  store i16 %kernel_data_V_41_load, i16* @kernel_data_V_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:75  %kernel_data_V_42_load = load i16* @kernel_data_V_42, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_42_load"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:76  store i16 %kernel_data_V_42_load, i16* @kernel_data_V_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:77  %kernel_data_V_43_load = load i16* @kernel_data_V_43, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_43_load"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:78  store i16 %kernel_data_V_43_load, i16* @kernel_data_V_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:79  %kernel_data_V_44_load = load i16* @kernel_data_V_44, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_44_load"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:80  store i16 %kernel_data_V_44_load, i16* @kernel_data_V_36, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="16">
<![CDATA[
hls_label_5:89  %sext_ln1118_28 = sext i16 %kernel_data_V_35_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:90  %mul_ln1118_34 = mul i25 %sext_ln1118_28, 150

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:91  %trunc_ln708_26 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_34, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:93  %sext_ln1118_29 = sext i16 %kernel_data_V_36_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:94  %mul_ln1118_35 = mul i26 %sext_ln1118_29, -1104

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:95  %trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_35, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:96  %sext_ln1118_30 = sext i16 %kernel_data_V_37_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:97  %mul_ln1118_36 = mul i26 %sext_ln1118_30, 912

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:98  %trunc_ln708_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_36, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:99  %sext_ln1118_31 = sext i16 %kernel_data_V_38_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:100  %mul_ln1118_37 = mul i26 %sext_ln1118_31, 556

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:101  %trunc_ln708_29 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_37, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:108  %sext_ln1118_34 = sext i16 %kernel_data_V_40_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:109  %mul_ln1118_38 = mul i26 %sext_ln1118_34, 304

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:110  %trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_38, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:111  %sext_ln1118_35 = sext i16 %kernel_data_V_41_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:112  %mul_ln1118_39 = mul i26 %sext_ln1118_35, -2254

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:113  %trunc_ln708_32 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_39, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="25" op_0_bw="16">
<![CDATA[
hls_label_5:114  %sext_ln1118_36 = sext i16 %kernel_data_V_42_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:115  %mul_ln1118_40 = mul i25 %sext_ln1118_36, 155

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:116  %trunc_ln708_33 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_40, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:118  %sext_ln1118_37 = sext i16 %kernel_data_V_43_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:119  %mul_ln1118_41 = mul i26 %sext_ln1118_37, 521

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:120  %trunc_ln708_34 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_41, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="16">
<![CDATA[
hls_label_5:121  %sext_ln1118_38 = sext i16 %kernel_data_V_44_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_5:122  %mul_ln1118_42 = mul i24 %sext_ln1118_38, 125

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:123  %trunc_ln708_35 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_42, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:246  %add_ln703_1 = add i16 %trunc_ln708_31, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:256  %add_ln703_10 = add i16 %trunc_ln708_32, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:46  %kernel_data_V_39_load = load i16* @kernel_data_V_39, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_39_load"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:47  %kernel_data_V_56_load = load i16* @kernel_data_V_56, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_56_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:48  %kernel_data_V_57_load = load i16* @kernel_data_V_57, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_57_load"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:49  %kernel_data_V_58_load = load i16* @kernel_data_V_58, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_58_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:50  %kernel_data_V_59_load = load i16* @kernel_data_V_59, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_59_load"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:51  %kernel_data_V_60_load = load i16* @kernel_data_V_60, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_60_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:52  %kernel_data_V_61_load = load i16* @kernel_data_V_61, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_61_load"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:81  %kernel_data_V_45_load = load i16* @kernel_data_V_45, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_45_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:82  store i16 %kernel_data_V_45_load, i16* @kernel_data_V_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:83  %kernel_data_V_46_load = load i16* @kernel_data_V_46, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_46_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:84  store i16 %kernel_data_V_46_load, i16* @kernel_data_V_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:85  %kernel_data_V_47_load = load i16* @kernel_data_V_47, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_47_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:86  store i16 %kernel_data_V_47_load, i16* @kernel_data_V_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="23" op_0_bw="16">
<![CDATA[
hls_label_5:102  %sext_ln1118_32 = sext i16 %kernel_data_V_39_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_5:103  %tmp = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %kernel_data_V_39_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="23" op_0_bw="22">
<![CDATA[
hls_label_5:104  %sext_ln1118_82 = sext i22 %tmp to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5:105  %sub_ln1118_3 = sub i23 %sext_ln1118_32, %sext_ln1118_82

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:106  %trunc_ln708_30 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %sub_ln1118_3, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="13">
<![CDATA[
hls_label_5:107  %sext_ln1118_33 = sext i13 %trunc_ln708_30 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="16">
<![CDATA[
hls_label_5:125  %sext_ln1118_40 = sext i16 %kernel_data_V_45_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_5:126  %mul_ln1118_43 = mul i24 %sext_ln1118_40, -84

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:127  %trunc_ln708_36 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_43, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="25" op_0_bw="16">
<![CDATA[
hls_label_5:129  %sext_ln1118_42 = sext i16 %kernel_data_V_46_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:130  %mul_ln1118_44 = mul i25 %sext_ln1118_42, 229

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:131  %trunc_ln708_37 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_44, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="16">
<![CDATA[
hls_label_5:133  %sext_ln1118_43 = sext i16 %kernel_data_V_47_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_5:134  %mul_ln1118_45 = mul i24 %sext_ln1118_43, 90

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:135  %trunc_ln708_38 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_45, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="14">
<![CDATA[
hls_label_5:136  %sext_ln1118_44 = sext i14 %trunc_ln708_38 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:164  %sext_ln1118_54 = sext i16 %kernel_data_V_56_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:165  %mul_ln1118_54 = mul i26 %sext_ln1118_54, -1898

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:166  %trunc_ln708_47 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_54, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:167  %sext_ln1118_55 = sext i16 %kernel_data_V_57_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:168  %mul_ln1118_55 = mul i26 %sext_ln1118_55, -4580

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:169  %trunc_ln708_48 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_55, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:170  %sext_ln1118_56 = sext i16 %kernel_data_V_58_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:171  %mul_ln1118_56 = mul i26 %sext_ln1118_56, 494

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:172  %trunc_ln708_49 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_56, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:173  %sext_ln1118_57 = sext i16 %kernel_data_V_59_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:174  %mul_ln1118_57 = mul i26 %sext_ln1118_57, 388

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:175  %trunc_ln708_50 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_57, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:176  %sext_ln1118_58 = sext i16 %kernel_data_V_60_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:177  %mul_ln1118_58 = mul i26 %sext_ln1118_58, -1205

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:178  %trunc_ln708_51 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_58, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:179  %sext_ln1118_59 = sext i16 %kernel_data_V_61_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:180  %mul_ln1118_59 = mul i26 %sext_ln1118_59, -695

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:181  %trunc_ln708_52 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_59, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:274  %add_ln703_28 = add i16 %trunc_ln708_50, %trunc_ln708_34

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_5:319  %add_ln703_68 = add i14 %sext_ln1118_33, 264

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="15" op_0_bw="14">
<![CDATA[
hls_label_5:320  %sext_ln703_19 = sext i14 %add_ln703_68 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_5:321  %add_ln703_69 = add i15 %sext_ln1118_44, %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:53  %kernel_data_V_62_load = load i16* @kernel_data_V_62, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_62_load"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:54  %kernel_data_V_63_load = load i16* @kernel_data_V_63, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_63_load"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:87  %kernel_data_V_64_load = load i16* @kernel_data_V_64, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_64_load"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:88  store i16 %kernel_data_V_64_load, i16* @kernel_data_V_56, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:89  %kernel_data_V_65_load = load i16* @kernel_data_V_65, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_65_load"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:90  store i16 %kernel_data_V_65_load, i16* @kernel_data_V_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:91  %kernel_data_V_66_load = load i16* @kernel_data_V_66, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_66_load"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:92  store i16 %kernel_data_V_66_load, i16* @kernel_data_V_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:93  %kernel_data_V_67_load = load i16* @kernel_data_V_67, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_67_load"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:94  store i16 %kernel_data_V_67_load, i16* @kernel_data_V_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:97  %kernel_data_V_69_load = load i16* @kernel_data_V_69, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_69_load"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:98  store i16 %kernel_data_V_69_load, i16* @kernel_data_V_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:99  %kernel_data_V_70_load = load i16* @kernel_data_V_70, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_70_load"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:100  store i16 %kernel_data_V_70_load, i16* @kernel_data_V_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:101  %kernel_data_V_71_load = load i16* @kernel_data_V_71, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_71_load"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:102  store i16 %kernel_data_V_71_load, i16* @kernel_data_V_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="14">
<![CDATA[
hls_label_5:128  %sext_ln1118_41 = sext i14 %trunc_ln708_36 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:132  %sext_ln708_3 = sext i15 %trunc_ln708_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_3"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:182  %sext_ln1118_60 = sext i16 %kernel_data_V_62_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:183  %mul_ln1118_60 = mul i26 %sext_ln1118_60, 346

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:184  %trunc_ln708_53 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_60, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:185  %sext_ln1118_61 = sext i16 %kernel_data_V_63_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:186  %mul_ln1118_61 = mul i26 %sext_ln1118_61, -1571

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:187  %trunc_ln708_54 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_61, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:188  %sext_ln1118_62 = sext i16 %kernel_data_V_64_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:189  %mul_ln1118_62 = mul i26 %sext_ln1118_62, -1672

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:190  %trunc_ln708_55 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_62, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:191  %sext_ln1118_63 = sext i16 %kernel_data_V_65_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:192  %mul_ln1118_63 = mul i26 %sext_ln1118_63, -3264

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:193  %trunc_ln708_56 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_63, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:194  %sext_ln1118_64 = sext i16 %kernel_data_V_66_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:195  %mul_ln1118_64 = mul i26 %sext_ln1118_64, -758

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:196  %trunc_ln708_57 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_64, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="16">
<![CDATA[
hls_label_5:197  %sext_ln1118_65 = sext i16 %kernel_data_V_67_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_5:198  %mul_ln1118_65 = mul i24 %sext_ln1118_65, 123

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:199  %trunc_ln708_58 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_65, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="25" op_0_bw="16">
<![CDATA[
hls_label_5:208  %sext_ln1118_69 = sext i16 %kernel_data_V_69_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:209  %mul_ln1118_66 = mul i25 %sext_ln1118_69, -249

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:210  %trunc_ln708_60 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_66, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:211  %sext_ln708_7 = sext i15 %trunc_ln708_60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_7"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="16">
<![CDATA[
hls_label_5:212  %sext_ln1118_70 = sext i16 %kernel_data_V_70_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_5:213  %mul_ln1118_67 = mul i24 %sext_ln1118_70, 87

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:214  %trunc_ln708_61 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_67, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:216  %sext_ln1118_72 = sext i16 %kernel_data_V_71_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:217  %mul_ln1118_68 = mul i26 %sext_ln1118_72, -1373

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:218  %trunc_ln708_62 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_68, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:249  %add_ln703_4 = add i16 %trunc_ln708_55, %trunc_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:268  %add_ln703_22 = add i16 %trunc_ln708_57, %trunc_ln708_49

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_5:298  %add_ln703_50 = add i15 %sext_ln1118_41, -670

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:299  %sext_ln703_16 = sext i15 %add_ln703_50 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:300  %add_ln703_51 = add i16 %sext_ln708_7, %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:307  %add_ln703_58 = add i16 %sext_ln708_3, %trunc_ln708_53

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:315  %add_ln703_64 = add i16 %trunc_ln708_62, %trunc_ln708_54

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="278" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
hls_label_4:6  %empty_668 = call { i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:7  %shift_buffer_2_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 0

]]></Node>
<StgValue><ssdm name="shift_buffer_2_0_V"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:8  %shift_buffer_2_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 1

]]></Node>
<StgValue><ssdm name="shift_buffer_2_1_V"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:9  %shift_buffer_2_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 2

]]></Node>
<StgValue><ssdm name="shift_buffer_2_2_V"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:10  %shift_buffer_2_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 3

]]></Node>
<StgValue><ssdm name="shift_buffer_2_3_V"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:11  %shift_buffer_2_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 4

]]></Node>
<StgValue><ssdm name="shift_buffer_2_4_V"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:12  %shift_buffer_2_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 5

]]></Node>
<StgValue><ssdm name="shift_buffer_2_5_V"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:13  %shift_buffer_2_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 6

]]></Node>
<StgValue><ssdm name="shift_buffer_2_6_V"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="128">
<![CDATA[
hls_label_4:14  %shift_buffer_2_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %empty_668, 7

]]></Node>
<StgValue><ssdm name="shift_buffer_2_7_V"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:15  %DataOut_V_17 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_0, i64 0, i64 25), i16 %shift_buffer_2_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_17"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:16  %DataOut_V_18 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_0, i64 0, i64 25), i16 %DataOut_V_17, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_18"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:17  %DataOut_V_19 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_1, i64 0, i64 25), i16 %shift_buffer_2_1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_19"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:18  %DataOut_V_20 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_1, i64 0, i64 25), i16 %DataOut_V_19, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_20"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:19  %DataOut_V_21 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_2, i64 0, i64 25), i16 %shift_buffer_2_2_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_21"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:20  %DataOut_V_22 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_2, i64 0, i64 25), i16 %DataOut_V_21, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_22"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:21  %DataOut_V_23 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_3, i64 0, i64 25), i16 %shift_buffer_2_3_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_23"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:22  %DataOut_V_24 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_3, i64 0, i64 25), i16 %DataOut_V_23, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_24"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:25  %DataOut_V_27 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_5, i64 0, i64 25), i16 %shift_buffer_2_5_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_27"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:26  %DataOut_V_28 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_5, i64 0, i64 25), i16 %DataOut_V_27, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_28"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:27  %DataOut_V_29 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_6, i64 0, i64 25), i16 %shift_buffer_2_6_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_29"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:28  %DataOut_V_30 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_6, i64 0, i64 25), i16 %DataOut_V_29, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_30"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:29  %DataOut_V_31 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_7, i64 0, i64 25), i16 %shift_buffer_2_7_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_31"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:30  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_7, i64 0, i64 25), i16 %DataOut_V_31, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:103  store i16 %DataOut_V_18, i16* @kernel_data_V_16, align 16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:104  store i16 %DataOut_V_20, i16* @kernel_data_V_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:105  store i16 %DataOut_V_22, i16* @kernel_data_V_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:106  store i16 %DataOut_V_24, i16* @kernel_data_V_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:108  store i16 %DataOut_V_28, i16* @kernel_data_V_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:109  store i16 %DataOut_V_30, i16* @kernel_data_V_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:110  store i16 %DataOut_V, i16* @kernel_data_V_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:111  store i16 %DataOut_V_17, i16* @kernel_data_V_40, align 16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:112  store i16 %DataOut_V_19, i16* @kernel_data_V_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:113  store i16 %DataOut_V_21, i16* @kernel_data_V_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:114  store i16 %DataOut_V_23, i16* @kernel_data_V_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:116  store i16 %DataOut_V_27, i16* @kernel_data_V_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:117  store i16 %DataOut_V_29, i16* @kernel_data_V_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:118  store i16 %DataOut_V_31, i16* @kernel_data_V_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:119  store i16 %shift_buffer_2_0_V, i16* @kernel_data_V_64, align 16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:120  store i16 %shift_buffer_2_1_V, i16* @kernel_data_V_65, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:121  store i16 %shift_buffer_2_2_V, i16* @kernel_data_V_66, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:122  store i16 %shift_buffer_2_3_V, i16* @kernel_data_V_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:124  store i16 %shift_buffer_2_5_V, i16* @kernel_data_V_69, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:125  store i16 %shift_buffer_2_6_V, i16* @kernel_data_V_70, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:126  store i16 %shift_buffer_2_7_V, i16* @kernel_data_V_71, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:54  %sext_ln1118_17 = sext i16 %DataOut_V_18 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:55  %mul_ln1118_24 = mul i26 %sext_ln1118_17, 1112

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:56  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_24, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:57  %sext_ln1118_18 = sext i16 %DataOut_V_20 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:58  %mul_ln1118_25 = mul i26 %sext_ln1118_18, -4524

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:59  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_25, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:60  %sext_ln1118_19 = sext i16 %DataOut_V_22 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:61  %mul_ln1118_26 = mul i26 %sext_ln1118_19, -427

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:62  %trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_26, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:63  %sext_ln1118_20 = sext i16 %DataOut_V_24 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:64  %mul_ln1118_27 = mul i26 %sext_ln1118_20, 743

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:65  %trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_27, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:71  %sext_ln1118_22 = sext i16 %DataOut_V_28 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:72  %mul_ln1118_28 = mul i26 %sext_ln1118_22, -1648

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:73  %trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_28, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:74  %sext_ln1118_23 = sext i16 %DataOut_V_30 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:75  %mul_ln1118_29 = mul i26 %sext_ln1118_23, 481

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:76  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_29, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:77  %sext_ln1118_24 = sext i16 %DataOut_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:78  %mul_ln1118_30 = mul i26 %sext_ln1118_24, 1451

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:79  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_30, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="23" op_0_bw="16">
<![CDATA[
hls_label_5:137  %sext_ln1118_45 = sext i16 %DataOut_V_17 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5:138  %mul_ln1118_46 = mul i23 %sext_ln1118_45, 35

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:139  %trunc_ln708_39 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_46, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:141  %sext_ln1118_47 = sext i16 %DataOut_V_19 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:142  %mul_ln1118_47 = mul i26 %sext_ln1118_47, -3486

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:143  %trunc_ln708_40 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_47, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:247  %add_ln703_2 = add i16 %trunc_ln708_15, %add_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:248  %add_ln703_3 = add i16 %add_ln703, %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:257  %add_ln703_11 = add i16 %trunc_ln708_16, %add_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:258  %add_ln703_12 = add i16 %add_ln703_9, %add_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:259  %add_ln703_13 = add i16 %trunc_ln708_48, %trunc_ln708_40

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:275  %add_ln703_29 = add i16 %trunc_ln708_18, %add_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:276  %add_ln703_30 = add i16 %add_ln703_27, %add_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:316  %add_ln703_65 = add i16 %trunc_ln708_22, %add_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:317  %add_ln703_66 = add i16 %add_ln703_63, %add_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="358" st_id="8" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:23  %DataOut_V_25 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_0_4, i64 0, i64 25), i16 %shift_buffer_2_4_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_25"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
hls_label_4:24  %DataOut_V_26 = call i16 @"_ssdm_op_MemShiftRead.[26 x i16]P"(i16* getelementptr inbounds ([26 x i16]* @line_buffer_Array_V_1_1_4, i64 0, i64 25), i16 %DataOut_V_25, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_26"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:63  %kernel_data_V_20_load = load i16* @kernel_data_V_20, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_20_load"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:64  store i16 %kernel_data_V_20_load, i16* @kernel_data_V_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:107  store i16 %DataOut_V_26, i16* @kernel_data_V_20, align 8

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:115  store i16 %DataOut_V_25, i16* @kernel_data_V_44, align 8

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
hls_label_5:38  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %kernel_data_V_20_load, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="24">
<![CDATA[
hls_label_5:39  %sext_ln1118_12 = sext i24 %shl_ln to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
hls_label_5:40  %shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %kernel_data_V_20_load, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="25" op_0_bw="22">
<![CDATA[
hls_label_5:41  %sext_ln1118_13 = sext i22 %shl_ln1118_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:42  %sub_ln1118 = sub i25 %sext_ln1118_13, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:43  %trunc_ln708_11 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sub_ln1118, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
hls_label_5:66  %shl_ln1118_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %DataOut_V_26, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
hls_label_5:67  %shl_ln1118_3 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %DataOut_V_26, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="26" op_0_bw="18">
<![CDATA[
hls_label_5:68  %sext_ln1118_21 = sext i18 %shl_ln1118_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:69  %sub_ln1118_1 = sub i26 %shl_ln1118_2, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:70  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %sub_ln1118_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:92  %sext_ln708_1 = sext i15 %trunc_ln708_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_1"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:117  %sext_ln708_2 = sext i15 %trunc_ln708_33 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="13">
<![CDATA[
hls_label_5:140  %sext_ln1118_46 = sext i13 %trunc_ln708_39 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:144  %sext_ln1118_48 = sext i16 %DataOut_V_21 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:145  %mul_ln1118_48 = mul i26 %sext_ln1118_48, -813

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:146  %trunc_ln708_41 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_48, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="25" op_0_bw="16">
<![CDATA[
hls_label_5:147  %sext_ln1118_49 = sext i16 %DataOut_V_23 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:148  %mul_ln1118_49 = mul i25 %sext_ln1118_49, 153

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:149  %trunc_ln708_42 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_49, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:150  %sext_ln708_4 = sext i15 %trunc_ln708_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:151  %sext_ln1118_50 = sext i16 %DataOut_V_25 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:152  %mul_ln1118_50 = mul i26 %sext_ln1118_50, 805

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:153  %trunc_ln708_43 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_50, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:154  %sext_ln1118_51 = sext i16 %DataOut_V_27 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:155  %mul_ln1118_51 = mul i26 %sext_ln1118_51, -1188

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:156  %trunc_ln708_44 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_51, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:157  %sext_ln1118_52 = sext i16 %DataOut_V_29 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:158  %mul_ln1118_52 = mul i26 %sext_ln1118_52, 445

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:159  %trunc_ln708_45 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_52, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="25" op_0_bw="16">
<![CDATA[
hls_label_5:160  %sext_ln1118_53 = sext i16 %DataOut_V_31 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:161  %mul_ln1118_53 = mul i25 %sext_ln1118_53, 206

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:162  %trunc_ln708_46 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_53, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:219  %sext_ln1118_73 = sext i16 %shift_buffer_2_0_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:220  %mul_ln1118_69 = mul i26 %sext_ln1118_73, -2646

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:221  %trunc_ln708_63 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_69, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:222  %sext_ln1118_74 = sext i16 %shift_buffer_2_1_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:223  %mul_ln1118_70 = mul i26 %sext_ln1118_74, -3486

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:224  %trunc_ln708_64 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_70, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:225  %sext_ln1118_75 = sext i16 %shift_buffer_2_2_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:226  %mul_ln1118_71 = mul i26 %sext_ln1118_75, -1697

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:227  %trunc_ln708_65 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_71, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_5:250  %add_ln703_5 = add i14 %sext_ln1118_46, 243

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="14">
<![CDATA[
hls_label_5:251  %sext_ln703 = sext i14 %add_ln703_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:252  %add_ln703_6 = add i16 %trunc_ln708_63, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:253  %add_ln703_7 = add i16 %add_ln703_4, %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:254  %tmp_data_0_V = add i16 %add_ln703_3, %add_ln703_7

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:260  %add_ln703_14 = add i16 %trunc_ln708_64, 3442

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:261  %add_ln703_15 = add i16 %trunc_ln708_56, %add_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:262  %add_ln703_16 = add i16 %add_ln703_13, %add_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:263  %tmp_data_1_V = add i16 %add_ln703_12, %add_ln703_16

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:265  %add_ln703_19 = add i16 %trunc_ln708_41, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:266  %add_ln703_20 = add i16 %trunc_ln708_17, %add_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:267  %add_ln703_21 = add i16 %add_ln703_18, %add_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:269  %add_ln703_23 = add i16 %sext_ln708_2, 1787

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:270  %add_ln703_24 = add i16 %trunc_ln708_65, %add_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:271  %add_ln703_25 = add i16 %add_ln703_22, %add_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:272  %tmp_data_2_V = add i16 %add_ln703_21, %add_ln703_25

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:277  %add_ln703_31 = add i16 %sext_ln708_4, %sext_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:283  %add_ln703_36 = add i16 %trunc_ln708_19, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:284  %add_ln703_37 = add i16 %trunc_ln708_51, %trunc_ln708_43

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:285  %add_ln703_38 = add i16 %trunc_ln708_27, %add_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:286  %add_ln703_39 = add i16 %add_ln703_36, %add_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:294  %add_ln703_46 = add i16 %trunc_ln708_44, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:295  %add_ln703_47 = add i16 %trunc_ln708_20, %add_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:296  %add_ln703_48 = add i16 %add_ln703_45, %add_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:304  %add_ln703_55 = add i16 %trunc_ln708_45, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:305  %add_ln703_56 = add i16 %trunc_ln708_21, %add_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:306  %add_ln703_57 = add i16 %add_ln703_54, %add_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_4:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4:1  %empty_666 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_4:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:4  call void (...)* @_ssdm_op_SpecPipeline(i32 64, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:5  %empty_667 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str46, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16">
<![CDATA[
hls_label_4:95  %kernel_data_V_68_load = load i16* @kernel_data_V_68, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_68_load"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:96  store i16 %kernel_data_V_68_load, i16* @kernel_data_V_60, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:123  store i16 %shift_buffer_2_4_V, i16* @kernel_data_V_68, align 8

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4:140  br i1 %and_ln266_2, label %hls_label_5, label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:0  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_5:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 9, [4 x i8]* @p_str23, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln26"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:44  %sext_ln708 = sext i15 %trunc_ln708_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="14">
<![CDATA[
hls_label_5:124  %sext_ln1118_39 = sext i14 %trunc_ln708_35 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:163  %sext_ln708_5 = sext i15 %trunc_ln708_46 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="14">
<![CDATA[
hls_label_5:200  %sext_ln1118_66 = sext i14 %trunc_ln708_58 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
hls_label_5:201  %shl_ln1118_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %kernel_data_V_68_load, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="25" op_0_bw="24">
<![CDATA[
hls_label_5:202  %sext_ln1118_67 = sext i24 %shl_ln1118_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
hls_label_5:203  %shl_ln1118_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %kernel_data_V_68_load, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="25" op_0_bw="21">
<![CDATA[
hls_label_5:204  %sext_ln1118_68 = sext i21 %shl_ln1118_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:205  %sub_ln1118_2 = sub i25 %sext_ln1118_67, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:206  %trunc_ln708_59 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sub_ln1118_2, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:207  %sext_ln708_6 = sext i15 %trunc_ln708_59 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_6"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="14">
<![CDATA[
hls_label_5:215  %sext_ln1118_71 = sext i14 %trunc_ln708_61 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="25" op_0_bw="16">
<![CDATA[
hls_label_5:228  %sext_ln1118_76 = sext i16 %shift_buffer_2_3_V to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_5:229  %mul_ln1118_72 = mul i25 %sext_ln1118_76, 218

]]></Node>
<StgValue><ssdm name="mul_ln1118_72"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:230  %trunc_ln708_66 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_72, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:231  %sext_ln708_8 = sext i15 %trunc_ln708_66 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_8"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:232  %sext_ln1118_77 = sext i16 %shift_buffer_2_4_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:233  %mul_ln1118_73 = mul i26 %sext_ln1118_77, 1158

]]></Node>
<StgValue><ssdm name="mul_ln1118_73"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:234  %trunc_ln708_67 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_73, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:235  %sext_ln1118_78 = sext i16 %shift_buffer_2_5_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:236  %mul_ln1118_74 = mul i26 %sext_ln1118_78, 1104

]]></Node>
<StgValue><ssdm name="mul_ln1118_74"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:237  %trunc_ln708_68 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_74, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="22" op_0_bw="16">
<![CDATA[
hls_label_5:238  %sext_ln1118_79 = sext i16 %shift_buffer_2_6_V to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_5:239  %mul_ln1118_75 = mul i22 %sext_ln1118_79, 27

]]></Node>
<StgValue><ssdm name="mul_ln1118_75"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:240  %trunc_ln708_69 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %mul_ln1118_75, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="12">
<![CDATA[
hls_label_5:241  %sext_ln1118_80 = sext i12 %trunc_ln708_69 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="26" op_0_bw="16">
<![CDATA[
hls_label_5:242  %sext_ln1118_81 = sext i16 %shift_buffer_2_7_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_5:243  %mul_ln1118_76 = mul i26 %sext_ln1118_81, -886

]]></Node>
<StgValue><ssdm name="mul_ln1118_76"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:244  %trunc_ln708_70 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_76, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_5:278  %add_ln703_32 = add i15 %sext_ln1118_66, -175

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:279  %sext_ln703_14 = sext i15 %add_ln703_32 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:280  %add_ln703_33 = add i16 %sext_ln708_8, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:281  %add_ln703_34 = add i16 %add_ln703_31, %add_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:282  %tmp_data_3_V = add i16 %add_ln703_30, %add_ln703_34

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:287  %add_ln703_40 = add i16 %sext_ln708, %trunc_ln708_67

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_5:288  %add_ln703_41 = add i15 %sext_ln1118_39, -3

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:289  %sext_ln703_15 = sext i15 %add_ln703_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:290  %add_ln703_42 = add i16 %sext_ln708_6, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:291  %add_ln703_43 = add i16 %add_ln703_40, %add_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:292  %tmp_data_4_V = add i16 %add_ln703_39, %add_ln703_43

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:297  %add_ln703_49 = add i16 %trunc_ln708_68, %trunc_ln708_52

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:301  %add_ln703_52 = add i16 %add_ln703_49, %add_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:302  %tmp_data_5_V = add i16 %add_ln703_48, %add_ln703_52

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_5:308  %add_ln703_59 = add i13 %sext_ln1118_80, -298

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="15" op_0_bw="13">
<![CDATA[
hls_label_5:309  %sext_ln703_17 = sext i13 %add_ln703_59 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_5:310  %add_ln703_60 = add i15 %sext_ln1118_71, %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:311  %sext_ln703_18 = sext i15 %add_ln703_60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:312  %add_ln703_61 = add i16 %add_ln703_58, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:313  %tmp_data_6_V = add i16 %add_ln703_57, %add_ln703_61

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:318  %add_ln703_67 = add i16 %sext_ln708_5, %trunc_ln708_70

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="15">
<![CDATA[
hls_label_5:322  %sext_ln703_20 = sext i15 %add_ln703_69 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:323  %add_ln703_70 = add i16 %add_ln703_67, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_5:324  %tmp_data_7_V = add i16 %add_ln703_66, %add_ln703_70

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
hls_label_5:325  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V)

]]></Node>
<StgValue><ssdm name="write_ln284"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:326  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln266_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:327  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln288 = icmp eq i32 %pX_1_load, 25

]]></Node>
<StgValue><ssdm name="icmp_ln288"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln288, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln300 = add nsw i32 %pX_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln300, i32* @pX_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln301 = add i32 %sX_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln301 = select i1 %icmp_ln266, i32 2, i32 %add_ln301

]]></Node>
<StgValue><ssdm name="select_ln301"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln301, i32* @sX_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config4>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln292 = icmp eq i32 %pY_1_load, 25

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln292, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln296 = add nsw i32 %pY_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln296, i32* @pY_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln266_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln297 = add i32 %sY_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln297 = select i1 %icmp_ln266_1, i32 2, i32 %add_ln297

]]></Node>
<StgValue><ssdm name="select_ln297"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
<literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln297, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config4>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
compute_depthwise_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config4>.exit.i:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="524" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0">
<![CDATA[
depthwise_conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config4>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
