# Simplrisc 5-Stage Pipeline Processor

A Verilog implementation of a 5-stage pipelined RISC-V processor core with hazard detection and forwarding logic.

## Features

- **5-Stage Pipeline Architecture**
  - Fetch (IF)
  - Decode (ID)
  - Execute (EX)
  - Memory (MEM)
  - Writeback (WB)
- Data Hazard Handling with Forwarding Unit
- Basic simplerisc Instruction Support

