//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Jul 25 05:36:16 2014 (1406288176)
// Cuda compilation tools, release 6.5, V6.5.13
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf(
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_0,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_1,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_2,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_3,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_4,
	.param .f64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_5,
	.param .f64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_6,
	.param .u32 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_7,
	.param .u32 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_8,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_9,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_10,
	.param .u32 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_11,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_12
)
{
	.reg .pred 	%p<10>;
	.reg .s32 	%r<72>;
	.reg .f32 	%f<4>;
	.reg .s64 	%rd<44>;
	.reg .f64 	%fd<112>;


	ld.param.u64 	%rd5, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_0];
	ld.param.u64 	%rd6, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_1];
	ld.param.u64 	%rd7, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_2];
	ld.param.u64 	%rd8, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_3];
	ld.param.u64 	%rd9, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_4];
	ld.param.f64 	%fd24, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_5];
	ld.param.f64 	%fd25, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_6];
	ld.param.u32 	%r17, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_7];
	ld.param.u32 	%r18, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_8];
	ld.param.u64 	%rd12, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_9];
	ld.param.u64 	%rd10, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_10];
	ld.param.u32 	%r19, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_11];
	ld.param.u64 	%rd11, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_12];
	cvta.to.global.u64 	%rd1, %rd12;
	ldu.global.u32 	%r1, [%rd1];
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r2, %r20, %r21, %r22;
	mul.lo.s32 	%r3, %r17, %r17;
	mul.lo.s32 	%r23, %r2, %r3;
	mad.lo.s32 	%r24, %r3, %r19, -1;
	setp.gt.s32	%p1, %r23, %r24;
	@%p1 bra 	BB0_10;

	cvta.to.global.u64 	%rd13, %rd9;
	cvta.to.global.u64 	%rd14, %rd8;
	cvta.to.global.u64 	%rd15, %rd7;
	cvta.to.global.u64 	%rd16, %rd6;
	cvta.to.global.u64 	%rd17, %rd5;
	ld.global.u32 	%r25, [%rd1+8];
	ld.global.u32 	%r4, [%rd1+4];
	mul.wide.s32 	%rd18, %r2, 8;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.f64 	%fd1, [%rd19];
	add.s64 	%rd20, %rd16, %rd18;
	ld.global.f64 	%fd2, [%rd20];
	add.s64 	%rd21, %rd15, %rd18;
	add.s64 	%rd22, %rd14, %rd18;
	ld.global.f64 	%fd3, [%rd22];
	add.s64 	%rd23, %rd13, %rd18;
	ld.global.f64 	%fd4, [%rd23];
	ld.global.f64 	%fd26, [%rd21];
	cvt.rmi.f64.f64	%fd27, %fd26;
	sub.f64 	%fd28, %fd26, %fd27;
	mul.f64 	%fd29, %fd28, %fd25;
	cvt.rmi.f64.f64	%fd30, %fd29;
	div.rn.f64 	%fd31, %fd30, %fd25;
	sub.f64 	%fd5, %fd28, %fd31;
	cvt.rn.f32.s32	%f1, %r25;
	mul.f32 	%f2, %f1, 0f3F000000;
	cvt.f64.f32	%fd32, %f2;
	cvt.rpi.f64.f64	%fd6, %fd32;
	sub.f64 	%fd33, %fd26, %fd5;
	mul.f64 	%fd109, %fd33, %fd25;
	abs.f64 	%fd8, %fd109;
	setp.ge.f64	%p2, %fd8, 0d4330000000000000;
	@%p2 bra 	BB0_3;

	add.f64 	%fd34, %fd8, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd35, %fd34;
	setp.lt.f64	%p3, %fd8, 0d3FE0000000000000;
	selp.f64	%fd36, 0d0000000000000000, %fd35, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd36;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd36;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd109;
	}
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r27, %r29;
	mov.b64 	%fd109, {%r26, %r30};

BB0_3:
	mul.lo.s32 	%r5, %r4, %r1;
	add.f64 	%fd37, %fd24, %fd24;
	rcp.rn.f64 	%fd38, %fd37;
	add.f64 	%fd11, %fd1, %fd38;
	add.f64 	%fd12, %fd2, %fd38;
	cvt.rzi.s32.f64	%r31, %fd6;
	cvt.rzi.s32.f64	%r32, %fd109;
	add.s32 	%r6, %r31, %r32;
	setp.lt.s32	%p4, %r3, 1;
	@%p4 bra 	BB0_10;

	cvt.rmi.f64.f64	%fd39, %fd11;
	sub.f64 	%fd40, %fd11, %fd39;
	cvt.rmi.f64.f64	%fd41, %fd12;
	sub.f64 	%fd42, %fd12, %fd41;
	mul.f64 	%fd43, %fd40, %fd24;
	cvt.rmi.f64.f64	%fd44, %fd43;
	mul.f64 	%fd45, %fd42, %fd24;
	cvt.rmi.f64.f64	%fd46, %fd45;
	div.rn.f64 	%fd47, %fd44, %fd24;
	sub.f64 	%fd48, %fd40, %fd47;
	div.rn.f64 	%fd49, %fd46, %fd24;
	sub.f64 	%fd50, %fd42, %fd49;
	mul.f64 	%fd51, %fd24, 0d3FE0000000000000;
	cvt.rpi.f64.f64	%fd52, %fd51;
	cvt.rn.f64.s32	%fd53, %r18;
	add.f64 	%fd54, %fd53, %fd52;
	sub.f64 	%fd55, %fd12, %fd50;
	mul.f64 	%fd56, %fd55, %fd24;
	sub.f64 	%fd57, %fd54, %fd56;
	sub.f64 	%fd58, %fd11, %fd48;
	mul.f64 	%fd59, %fd58, %fd24;
	sub.f64 	%fd60, %fd54, %fd59;
	cvt.rn.f64.s32	%fd61, %r1;
	fma.rn.f64 	%fd62, %fd60, %fd61, %fd57;
	add.f64 	%fd63, %fd62, 0dBFF0000000000000;
	add.f64 	%fd64, %fd60, 0dBFF0000000000000;
	fma.rn.f64 	%fd65, %fd64, %fd61, %fd57;
	add.f64 	%fd66, %fd65, 0dBFF0000000000000;
	rcp.rn.f64 	%fd67, %fd24;
	sub.f64 	%fd68, %fd67, %fd48;
	mul.f64 	%fd13, %fd68, %fd24;
	sub.f64 	%fd69, %fd67, %fd50;
	mul.f64 	%fd14, %fd69, %fd24;
	rcp.rn.f64 	%fd70, %fd25;
	sub.f64 	%fd71, %fd70, %fd5;
	mul.f64 	%fd15, %fd71, %fd25;
	cvt.rzi.s32.f64	%r7, %fd62;
	cvt.rzi.s32.f64	%r8, %fd63;
	cvt.rzi.s32.f64	%r9, %fd65;
	cvt.rzi.s32.f64	%r10, %fd66;
	add.s32 	%r34, %r6, -1;
	mul.lo.s32 	%r11, %r34, %r5;
	mul.lo.s32 	%r12, %r6, %r5;
	mul.lo.s32 	%r40, %r3, %r2;
	cvta.to.global.u64 	%rd24, %rd11;
	mul.wide.s32 	%rd25, %r40, 4;
	add.s64 	%rd43, %rd24, %rd25;
	mov.u32 	%r71, 0;
	cvta.to.global.u64 	%rd26, %rd10;

BB0_5:
	div.s32 	%r41, %r71, %r17;
	cvt.rn.f64.s32	%fd72, %r41;
	cvt.rmi.f64.f64	%fd73, %fd72;
	cvt.rzi.s32.f64	%r14, %fd73;
	mul.lo.s32 	%r42, %r14, %r1;
	cvt.rn.f64.s32	%fd74, %r42;
	mul.f64 	%fd110, %fd74, %fd24;
	abs.f64 	%fd17, %fd110;
	setp.ge.f64	%p5, %fd17, 0d4330000000000000;
	@%p5 bra 	BB0_7;

	add.f64 	%fd75, %fd17, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd76, %fd75;
	setp.lt.f64	%p6, %fd17, 0d3FE0000000000000;
	selp.f64	%fd77, 0d0000000000000000, %fd76, %p6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd77;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd77;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd110;
	}
	and.b32  	%r46, %r45, -2147483648;
	or.b32  	%r47, %r44, %r46;
	mov.b64 	%fd110, {%r43, %r47};

BB0_7:
	neg.s32 	%r48, %r17;
	mad.lo.s32 	%r49, %r48, %r14, %r71;
	cvt.rzi.s32.f64	%r15, %fd110;
	cvt.rn.f64.s32	%fd78, %r49;
	mul.f64 	%fd111, %fd78, %fd24;
	abs.f64 	%fd21, %fd111;
	setp.ge.f64	%p7, %fd21, 0d4330000000000000;
	@%p7 bra 	BB0_9;

	add.f64 	%fd79, %fd21, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd80, %fd79;
	setp.lt.f64	%p8, %fd21, 0d3FE0000000000000;
	selp.f64	%fd81, 0d0000000000000000, %fd80, %p8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd111;
	}
	and.b32  	%r53, %r52, -2147483648;
	or.b32  	%r54, %r51, %r53;
	mov.b64 	%fd111, {%r50, %r54};

BB0_9:
	add.s32 	%r55, %r15, %r7;
	cvt.rzi.s32.f64	%r56, %fd111;
	add.s32 	%r57, %r55, %r56;
	add.s32 	%r58, %r56, %r15;
	add.s32 	%r59, %r58, %r8;
	add.s32 	%r60, %r58, %r9;
	add.s32 	%r61, %r58, %r10;
	add.s32 	%r62, %r57, %r11;
	add.s32 	%r63, %r57, %r12;
	add.s32 	%r64, %r60, %r11;
	add.s32 	%r65, %r60, %r12;
	add.s32 	%r66, %r59, %r11;
	add.s32 	%r67, %r59, %r12;
	add.s32 	%r68, %r61, %r11;
	add.s32 	%r69, %r61, %r12;
	mul.wide.s32 	%rd27, %r62, 8;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f64 	%fd82, [%rd28];
	mul.wide.s32 	%rd29, %r63, 8;
	add.s64 	%rd30, %rd26, %rd29;
	mov.f64 	%fd83, 0d3FF0000000000000;
	sub.f64 	%fd84, %fd83, %fd15;
	ld.global.f64 	%fd85, [%rd30];
	mul.f64 	%fd86, %fd84, %fd85;
	fma.rn.f64 	%fd87, %fd15, %fd82, %fd86;
	mul.wide.s32 	%rd31, %r64, 8;
	add.s64 	%rd32, %rd26, %rd31;
	ld.global.f64 	%fd88, [%rd32];
	mul.wide.s32 	%rd33, %r65, 8;
	add.s64 	%rd34, %rd26, %rd33;
	ld.global.f64 	%fd89, [%rd34];
	mul.f64 	%fd90, %fd84, %fd89;
	fma.rn.f64 	%fd91, %fd15, %fd88, %fd90;
	sub.f64 	%fd92, %fd83, %fd13;
	mul.f64 	%fd93, %fd92, %fd91;
	fma.rn.f64 	%fd94, %fd13, %fd87, %fd93;
	mul.wide.s32 	%rd35, %r66, 8;
	add.s64 	%rd36, %rd26, %rd35;
	ld.global.f64 	%fd95, [%rd36];
	mul.wide.s32 	%rd37, %r67, 8;
	add.s64 	%rd38, %rd26, %rd37;
	ld.global.f64 	%fd96, [%rd38];
	mul.f64 	%fd97, %fd84, %fd96;
	fma.rn.f64 	%fd98, %fd15, %fd95, %fd97;
	mul.wide.s32 	%rd39, %r68, 8;
	add.s64 	%rd40, %rd26, %rd39;
	ld.global.f64 	%fd99, [%rd40];
	mul.wide.s32 	%rd41, %r69, 8;
	add.s64 	%rd42, %rd26, %rd41;
	ld.global.f64 	%fd100, [%rd42];
	mul.f64 	%fd101, %fd84, %fd100;
	fma.rn.f64 	%fd102, %fd15, %fd99, %fd101;
	mul.f64 	%fd103, %fd92, %fd102;
	fma.rn.f64 	%fd104, %fd13, %fd98, %fd103;
	sub.f64 	%fd105, %fd83, %fd14;
	mul.f64 	%fd106, %fd105, %fd104;
	fma.rn.f64 	%fd107, %fd14, %fd94, %fd106;
	fma.rn.f64 	%fd108, %fd3, %fd107, %fd4;
	cvt.rn.f32.f64	%f3, %fd108;
	st.global.f32 	[%rd43], %f3;
	add.s64 	%rd43, %rd43, 4;
	add.s32 	%r71, %r71, 1;
	setp.lt.s32	%p9, %r71, %r3;
	@%p9 bra 	BB0_5;

BB0_10:
	ret;
}


