Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: vga_text.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_text.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_text"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : vga_text
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\ipcore_dir\text_vga_rom.v" into library work
Parsing module <text_vga_rom>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\ipcore_dir\text_vga_ram.v" into library work
Parsing module <text_vga_ram>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\vga_text.v" into library work
Parsing module <vga_text>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_text>.

Elaborating module <text_vga_ram>.
WARNING:HDLCompiler:1499 - "F:\MyProgramme\0arch\PCPU\ipcore_dir\text_vga_ram.v" Line 39: Empty module <text_vga_ram> remains a black box.

Elaborating module <text_vga_rom>.
WARNING:HDLCompiler:1499 - "F:\MyProgramme\0arch\PCPU\ipcore_dir\text_vga_rom.v" Line 39: Empty module <text_vga_rom> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_text>.
    Related source file is "F:\MyProgramme\0arch\PCPU\vga_text.v".
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit adder for signal <vga_row[8]_GND_1_o_add_2_OUT> created at line 36.
    Found 5x6-bit multiplier for signal <n0026> created at line 36.
    Found 1-bit 16-to-1 multiplexer for signal <vga_column[3]_font_data[15]_Mux_5_o> created at line 57.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <vga_text> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 6x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Multiplexers                                         : 4
 1-bit 16-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/text_vga_ram.ngc>.
Reading core <ipcore_dir/text_vga_rom.ngc>.
Loading core <text_vga_ram> for timing and area information for instance <Text_vga_ram>.
Loading core <text_vga_rom> for timing and area information for instance <Text_vga_rom>.

Synthesizing (advanced) Unit <vga_text>.
	Multiplier <Mmult_n0026> in block <vga_text> and adder/subtractor <Madd_vga_row[8]_GND_1_o_add_2_OUT> in block <vga_text> are combined into a MAC<Maddsub_n0026>.
Unit <vga_text> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 6x5-to-11-bit MAC                                     : 1
# Multiplexers                                         : 4
 1-bit 16-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_text> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_text, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_text.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 117
#      GND                         : 3
#      INV                         : 1
#      LUT1                        : 2
#      LUT2                        : 40
#      LUT3                        : 9
#      LUT4                        : 35
#      LUT5                        : 2
#      LUT6                        : 10
#      MUXCY                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 2
#      XORCY                       : 5
# FlipFlops/Latches                : 2
#      FDE                         : 2
# RAMS                             : 5
#      RAMB18E1                    : 3
#      RAMB36E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 111
#      IBUF                        : 67
#      OBUF                        : 44

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  407600     0%  
 Number of Slice LUTs:                   99  out of  203800     0%  
    Number used as Logic:                99  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    101
   Number with an unused Flip Flop:      99  out of    101    98%  
   Number with an unused LUT:             2  out of    101     1%  
   Number of fully used LUT-FF pairs:     0  out of    101     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                 112  out of    400    28%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    445     0%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                         | Buffer(FF name)                                                                                                                                   | Load  |
---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Text_vga_rom/N1(Text_vga_rom/XST_GND:G)| NONE(Text_vga_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 4     |
---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 3.302ns
   Maximum output required time after clock: 3.041ns
   Maximum combinational path delay: 1.885ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1133 / 116
-------------------------------------------------------------------------
Offset:              3.302ns (Levels of Logic = 8)
  Source:            vga_row<6> (PAD)
  Destination:       Text_vga_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: vga_row<6> to Text_vga_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.410  vga_row_6_IBUF (vga_row_6_IBUF)
     LUT2:I0->O            1   0.043   0.000  Maddsub_n0026_Madd1_lut<4> (Maddsub_n0026_Madd1_lut<4>)
     MUXCY:S->O            1   0.238   0.000  Maddsub_n0026_Madd1_cy<4> (Maddsub_n0026_Madd1_cy<4>)
     XORCY:CI->O           2   0.262   0.618  Maddsub_n0026_Madd1_xor<5> (Maddsub_n0026_6)
     LUT6:I0->O            4   0.043   0.512  Maddsub_n0026_Madd_cy<6>11 (Maddsub_n0026_Madd_cy<6>)
     LUT6:I3->O            3   0.043   0.417  Mmux_addr_ram2 (addr_ram<10>)
     begin scope: 'Text_vga_ram:addra<10>'
     LUT2:I0->O            2   0.043   0.344  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[1]_PWR_16_o_equal_3_o<1>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<2>)
     RAMB18E1:ENARDEN          0.328          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      3.302ns (1.000ns logic, 2.302ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 176 / 38
-------------------------------------------------------------------------
Offset:              3.041ns (Levels of Logic = 4)
  Source:            Text_vga_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       color_out<11> (PAD)
  Source Clock:      clk rising

  Data Path: Text_vga_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to color_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO5    1   1.800   0.405  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<21>)
     LUT4:I2->O            2   0.043   0.410  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141 (douta<21>)
     end scope: 'Text_vga_ram:douta<21>'
     LUT3:I1->O            1   0.043   0.339  Mmux_color_out21 (color_out_11_OBUF)
     OBUF:I->O                 0.000          color_out_11_OBUF (color_out<11>)
    ----------------------------------------
    Total                      3.041ns (1.886ns logic, 1.155ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 98 / 38
-------------------------------------------------------------------------
Delay:               1.885ns (Levels of Logic = 6)
  Source:            vga_column<1> (PAD)
  Destination:       color_out<11> (PAD)

  Data Path: vga_column<1> to color_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.630  vga_column_1_IBUF (vga_column_1_IBUF)
     LUT6:I0->O            1   0.043   0.000  Mmux_vga_column[3]_font_data[15]_Mux_5_o_51 (Mmux_vga_column[3]_font_data[15]_Mux_5_o_51)
     MUXF7:I1->O           1   0.178   0.000  Mmux_vga_column[3]_font_data[15]_Mux_5_o_4_f7 (Mmux_vga_column[3]_font_data[15]_Mux_5_o_4_f7)
     MUXF8:I0->O           6   0.128   0.523  Mmux_vga_column[3]_font_data[15]_Mux_5_o_2_f8 (vga_column[3]_font_data[15]_Mux_5_o)
     LUT3:I0->O            1   0.043   0.339  Mmux_color_out61 (color_out_7_OBUF)
     OBUF:I->O                 0.000          color_out_7_OBUF (color_out<7>)
    ----------------------------------------
    Total                      1.885ns (0.392ns logic, 1.493ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.81 secs
 
--> 

Total memory usage is 439672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

