FIXED: `toInteger`, `toEnum`, and `fromEnum` now correctly sign extend when using Verilog backend.
