{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481291789774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481291789774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 11:56:29 2016 " "Processing started: Fri Dec 09 11:56:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481291789774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481291789774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Multiciclo -c MIPS_Multiciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Multiciclo -c MIPS_Multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481291789774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481291790181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_5-arch " "Found design unit 1: mux_2_5-arch" {  } { { "mux_2_5.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_2_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790868 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5 " "Found entity 1: mux_2_5" {  } { { "mux_2_5.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_2_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_32-arch " "Found design unit 1: mux_4_32-arch" {  } { { "mux_4_32.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_4_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790884 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_32 " "Found entity 1: mux_4_32" {  } { { "mux_4_32.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_4_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ula/ula.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMIPS-behavioral " "Found design unit 1: ulaMIPS-behavioral" {  } { { "Ula/ULA.vhdl" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Ula/ULA.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790884 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaMIPS " "Found entity 1: ulaMIPS" {  } { { "Ula/ULA.vhdl" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Ula/ULA.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores/bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores/bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-BREG " "Found design unit 1: bregMIPS-BREG" {  } { { "Banco_Registradores/bregMIPS.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Banco_Registradores/bregMIPS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790899 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "Banco_Registradores/bregMIPS.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Banco_Registradores/bregMIPS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/rom_despacho2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle/rom_despacho2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_despacho2-Monta_ROM_despacho2 " "Found design unit 1: ROM_despacho2-Monta_ROM_despacho2" {  } { { "Controle/ROM_despacho2.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/ROM_despacho2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_despacho2 " "Found entity 1: ROM_despacho2" {  } { { "Controle/ROM_despacho2.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/ROM_despacho2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/rom_despacho1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle/rom_despacho1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_despacho1-Monta_ROM_despacho1 " "Found design unit 1: ROM_despacho1-Monta_ROM_despacho1" {  } { { "Controle/ROM_despacho1.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/ROM_despacho1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_despacho1 " "Found entity 1: ROM_despacho1" {  } { { "Controle/ROM_despacho1.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/ROM_despacho1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle/mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4-Monta_mux " "Found design unit 1: mux_4-Monta_mux" {  } { { "Controle/mux_4.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/mux_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790931 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "Controle/mux_4.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/mux_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle/inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-Monta_inc " "Found design unit 1: inc-Monta_inc" {  } { { "Controle/inc.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/inc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "Controle/inc.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/inc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle/cntrmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle/cntrmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cntrMIPS-cntr " "Found design unit 1: cntrMIPS-cntr" {  } { { "Controle/cntrMIPS.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/cntrMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""} { "Info" "ISGN_ENTITY_NAME" "1 cntrMIPS " "Found entity 1: cntrMIPS" {  } { { "Controle/cntrMIPS.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Controle/cntrMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_habilitacao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_habilitacao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_habilitacao-arch " "Found design unit 1: registrador_habilitacao-arch" {  } { { "Registrador_habilitacao.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Registrador_habilitacao.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_habilitacao " "Found entity 1: registrador_habilitacao" {  } { { "Registrador_habilitacao.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Registrador_habilitacao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arch " "Found design unit 1: registrador-arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Registrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_sinal-ext_sinal_arch " "Found design unit 1: ext_sinal-ext_sinal_arch" {  } { { "ext_sinal.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/ext_sinal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_sinal " "Found entity 1: ext_sinal" {  } { { "ext_sinal.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/ext_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desloc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desloc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desloc2-desloc2_arch " "Found design unit 1: desloc2-desloc2_arch" {  } { { "desloc2.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/desloc2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""} { "Info" "ISGN_ENTITY_NAME" "1 desloc2 " "Found entity 1: desloc2" {  } { { "desloc2.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/desloc2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3-arch " "Found design unit 1: mux_3-arch" {  } { { "mux_3.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-arch " "Found design unit 1: mux_2-arch" {  } { { "mux_2.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/mux_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_multiciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_multiciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Multiciclo-Proc " "Found design unit 1: MIPS_Multiciclo-Proc" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Multiciclo " "Found entity 1: MIPS_Multiciclo" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_bib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file proc_bib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proc_bib " "Found design unit 1: Proc_bib" {  } { { "Proc_bib.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/Proc_bib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatPC-concatPC_arch " "Found design unit 1: concatPC-concatPC_arch" {  } { { "concatPC.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/concatPC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790978 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatPC " "Found entity 1: concatPC" {  } { { "concatPC.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/concatPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481291790978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481291790978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Multiciclo " "Elaborating entity \"MIPS_Multiciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481291791009 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D0 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791009 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D1 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791009 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D2 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791009 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D3 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791009 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D4 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791009 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D5 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D6 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D7 MIPS_Multiciclo.vhd(11) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(11): used implicit default value for signal \"D7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nPC MIPS_Multiciclo.vhd(16) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(16): used implicit default value for signal \"nPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Controle_PC MIPS_Multiciclo.vhd(17) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(17): used implicit default value for signal \"Controle_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SaidaALU MIPS_Multiciclo.vhd(19) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(19): used implicit default value for signal \"SaidaALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IouD MIPS_Multiciclo.vhd(20) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(20): used implicit default value for signal \"IouD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EscreveIR MIPS_Multiciclo.vhd(20) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(20): used implicit default value for signal \"EscreveIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegDst MIPS_Multiciclo.vhd(20) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(20): used implicit default value for signal \"RegDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemparaReg MIPS_Multiciclo.vhd(20) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(20): used implicit default value for signal \"MemparaReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EscreveReg MIPS_Multiciclo.vhd(20) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(20): used implicit default value for signal \"EscreveReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "End_Mem MIPS_Multiciclo.vhd(21) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(21): object \"End_Mem\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SaidaMem MIPS_Multiciclo.vhd(22) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(22): used implicit default value for signal \"SaidaMem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt MIPS_Multiciclo.vhd(23) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(23): object \"shamt\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Opcode MIPS_Multiciclo.vhd(24) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(24): object \"Opcode\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct MIPS_Multiciclo.vhd(24) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(24): object \"funct\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791056 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k16 MIPS_Multiciclo.vhd(25) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(25): object \"k16\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791072 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k26 MIPS_Multiciclo.vhd(26) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(26): object \"k26\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791072 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ra MIPS_Multiciclo.vhd(30) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(30): used explicit default value for signal \"ra\" because signal was never assigned a value" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481291791072 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EhJal MIPS_Multiciclo.vhd(31) " "VHDL Signal Declaration warning at MIPS_Multiciclo.vhd(31): used implicit default value for signal \"EhJal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481291791072 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 MIPS_Multiciclo.vhd(32) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(32): object \"r1\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791072 "|MIPS_Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 MIPS_Multiciclo.vhd(32) " "Verilog HDL or VHDL warning at MIPS_Multiciclo.vhd(32): object \"r2\" assigned a value but never read" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481291791072 "|MIPS_Multiciclo"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"111111\" 6 5 MIPS_Multiciclo.vhd(67) " "VHDL Expression error at MIPS_Multiciclo.vhd(67): expression \"\"111111\"\" has 6 elements ; expected 5 elements." {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 67 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1481291791102 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "entrada1 MIPS_Multiciclo.vhd(67) " "VHDL error at MIPS_Multiciclo.vhd(67): formal port or parameter \"entrada1\" must have actual or default value" {  } { { "MIPS_Multiciclo.vhd" "" { Text "C:/Users/Paca/Dropbox/OAC/Trabalho_Final/MIPS_Multiciclo.vhd" 67 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1481291791102 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1481291791102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481291791353 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 09 11:56:31 2016 " "Processing ended: Fri Dec 09 11:56:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481291791353 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481291791353 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481291791353 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481291791353 ""}
