# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do ProcesadorARMv4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/leahycarlos21/Documents/TEC/I\ SEM\ 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4 {D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/bancoRegistros.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:47 on Jul 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4" D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/bancoRegistros.sv 
# -- Compiling module bancoRegistros
# 
# Top level modules:
# 	bancoRegistros
# End time: 12:06:47 on Jul 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/leahycarlos21/Documents/TEC/I\ SEM\ 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4 {D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:48 on Jul 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4" D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv 
# -- Compiling module testbench
# ** Warning: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv(15): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 12:06:48 on Jul 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 12:07:15 on Jul 16,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.bancoRegistros
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/WE3
add wave -position end  sim:/testbench/A1
add wave -position end  sim:/testbench/A2
add wave -position end  sim:/testbench/A3
add wave -position end  sim:/testbench/WD3
add wave -position end  sim:/testbench/R15
add wave -position end  sim:/testbench/RD1
add wave -position end  sim:/testbench/RD2

run 100
# End time: 12:08:44 on Jul 16,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
