{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623242862856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623242862864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 13:47:42 2021 " "Processing started: Wed Jun 09 13:47:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623242862864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242862864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjFinalFase1 -c ProjFinalFase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjFinalFase1 -c ProjFinalFase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242862864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623242863585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623242863585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1-shell " "Found design unit 1: Fase1-shell" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1 " "Found entity 1: Fase1" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879595 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-v1 " "Found design unit 1: FreqDivider-v1" {  } { { "FreqDivider.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/FreqDivider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879595 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1FSM-v1 " "Found design unit 1: Fase1FSM-v1" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1FSM " "Found entity 1: Fase1FSM" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerFSM-Behavioral " "Found design unit 1: TimerFSM-Behavioral" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/TimerFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879613 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerFSM " "Found entity 1: TimerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/TimerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "olaintermit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file olaintermit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OlaIntermit-v1 " "Found design unit 1: OlaIntermit-v1" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879613 ""} { "Info" "ISGN_ENTITY_NAME" "1 OlaIntermit " "Found entity 1: OlaIntermit" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623242879613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OlaIntermit " "Elaborating entity \"OlaIntermit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623242879702 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[0\] OlaIntermit.vhd(26) " "Inferred latch for \"visor_cen\[0\]\" at OlaIntermit.vhd(26)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879720 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[1\] OlaIntermit.vhd(26) " "Inferred latch for \"visor_cen\[1\]\" at OlaIntermit.vhd(26)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879720 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[2\] OlaIntermit.vhd(26) " "Inferred latch for \"visor_cen\[2\]\" at OlaIntermit.vhd(26)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879720 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[3\] OlaIntermit.vhd(26) " "Inferred latch for \"visor_cen\[3\]\" at OlaIntermit.vhd(26)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[4\] OlaIntermit.vhd(26) " "Inferred latch for \"visor_cen\[4\]\" at OlaIntermit.vhd(26)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[5\] OlaIntermit.vhd(26) " "Inferred latch for \"visor_cen\[5\]\" at OlaIntermit.vhd(26)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[6\] OlaIntermit.vhd(26) " "Inferred latch for \"visor_cen\[6\]\" at OlaIntermit.vhd(26)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[0\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_dez\[0\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[1\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_dez\[1\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[2\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_dez\[2\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[3\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_dez\[3\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[4\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_dez\[4\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879721 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[5\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_dez\[5\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[6\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_dez\[6\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[0\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_uni\[0\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[1\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_uni\[1\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[2\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_uni\[2\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[3\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_uni\[3\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[4\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_uni\[4\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[5\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_uni\[5\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[6\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_uni\[6\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242879722 "|OlaIntermit"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "visor_cen\[6\]\$latch visor_uni\[3\]\$latch " "Duplicate LATCH primitive \"visor_cen\[6\]\$latch\" merged with LATCH primitive \"visor_uni\[3\]\$latch\"" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1623242880777 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "visor_dez\[6\]\$latch visor_uni\[3\]\$latch " "Duplicate LATCH primitive \"visor_dez\[6\]\$latch\" merged with LATCH primitive \"visor_uni\[3\]\$latch\"" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1623242880777 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "visor_dez\[2\]\$latch visor_uni\[3\]\$latch " "Duplicate LATCH primitive \"visor_dez\[2\]\$latch\" merged with LATCH primitive \"visor_uni\[3\]\$latch\"" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1623242880777 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "visor_dez\[1\]\$latch visor_uni\[3\]\$latch " "Duplicate LATCH primitive \"visor_dez\[1\]\$latch\" merged with LATCH primitive \"visor_uni\[3\]\$latch\"" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1623242880777 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "visor_dez\[0\]\$latch visor_uni\[3\]\$latch " "Duplicate LATCH primitive \"visor_dez\[0\]\$latch\" merged with LATCH primitive \"visor_uni\[3\]\$latch\"" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1623242880777 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1623242880777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "visor_uni\[0\] VCC " "Pin \"visor_uni\[0\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_uni[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_uni\[1\] VCC " "Pin \"visor_uni\[1\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_uni[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_uni\[2\] VCC " "Pin \"visor_uni\[2\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_uni[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_uni\[4\] VCC " "Pin \"visor_uni\[4\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_uni[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_uni\[5\] VCC " "Pin \"visor_uni\[5\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_uni[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_uni\[6\] VCC " "Pin \"visor_uni\[6\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_uni[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_dez\[3\] VCC " "Pin \"visor_dez\[3\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_dez[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_dez\[4\] VCC " "Pin \"visor_dez\[4\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_dez[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_dez\[5\] VCC " "Pin \"visor_dez\[5\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_dez[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_cen\[0\] VCC " "Pin \"visor_cen\[0\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_cen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_cen\[1\] VCC " "Pin \"visor_cen\[1\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_cen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_cen\[2\] VCC " "Pin \"visor_cen\[2\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_cen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_cen\[3\] VCC " "Pin \"visor_cen\[3\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_cen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_cen\[4\] VCC " "Pin \"visor_cen\[4\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_cen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor_cen\[5\] VCC " "Pin \"visor_cen\[5\]\" is stuck at VCC" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623242880798 "|OlaIntermit|visor_cen[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623242880798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623242880961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623242882218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623242882218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623242882494 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623242882494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623242882494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623242882494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623242882537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 13:48:02 2021 " "Processing ended: Wed Jun 09 13:48:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623242882537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623242882537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623242882537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623242882537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623242911999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623242912004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 13:48:31 2021 " "Processing started: Wed Jun 09 13:48:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623242912004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1623242912004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ProjFinalFase1 -c ProjFinalFase1 --netlist_type=sgate " "Command: quartus_npp ProjFinalFase1 -c ProjFinalFase1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1623242912005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1623242912201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623242912234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 13:48:32 2021 " "Processing ended: Wed Jun 09 13:48:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623242912234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623242912234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623242912234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1623242912234 ""}
