
---------- Begin Simulation Statistics ----------
final_tick                                82583473000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 382222                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694836                       # Number of bytes of host memory used
host_op_rate                                   382972                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.63                       # Real time elapsed on the host
host_tick_rate                              315651816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082583                       # Number of seconds simulated
sim_ticks                                 82583473000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095618                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728113                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478228                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.651669                       # CPI: cycles per instruction
system.cpu.discardedOps                        190804                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610566                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403312                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32665185                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.605448                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165166946                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531438     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196370                       # Class of committed instruction
system.cpu.tickCycles                       132501761                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        79391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        191748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417858                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            520                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48706                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30674                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79289                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33079                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       304116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 304116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20617472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20617472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112368                       # Request fanout histogram
system.membus.respLayer1.occupancy         1048418000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           607653000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       724053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419509                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    177165952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              177274240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           79889                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6234368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           789193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000882                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030024                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 788505     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    680      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             789193                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2060231000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771907495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               596796                       # number of demand (read+write) hits
system.l2.demand_hits::total                   596931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 135                       # number of overall hits
system.l2.overall_hits::.cpu.data              596796                       # number of overall hits
system.l2.overall_hits::total                  596931                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             111966                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            111966                       # number of overall misses
system.l2.overall_misses::total                112373                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35634000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10015307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10050941000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35634000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10015307000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10050941000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709304                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709304                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.750923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.157974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158427                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.750923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.157974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158427                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87552.825553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89449.538253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89442.668613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87552.825553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89449.538253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89442.668613                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48706                       # number of writebacks
system.l2.writebacks::total                     48706                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        111961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       111961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112368                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8895347500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8926911500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8895347500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8926911500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.750923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.157967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.750923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.157967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158420                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77552.825553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79450.411304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79443.538196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77552.825553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79450.411304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79443.538196                       # average overall mshr miss latency
system.l2.replacements                          79889                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       675347                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           675347                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       675347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       675347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            209964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                209964                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7265569500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7265569500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.274116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91634.016068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91634.016068                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6472679500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6472679500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.274116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81634.016068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81634.016068                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35634000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35634000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.750923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.750923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87552.825553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87552.825553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.750923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77552.825553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77552.825553                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        386832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            386832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        32677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2749737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2749737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.077893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84149.019188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84149.019188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2422668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2422668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.077882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74151.199804                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74151.199804                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26999.904063                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    112639                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.585996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.964573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       171.167463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26809.772027                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.818169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.823972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999451                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1530329                       # Number of tag accesses
system.l2.tags.data_accesses                  1530329                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14331008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14383104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6234368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6234368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          111961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48706                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48706                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            630828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         173533608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174164436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       630828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           630828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75491715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75491715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75491715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           630828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        173533608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            249656151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    223801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009472347500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5903                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5903                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              395642                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91551                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48706                       # Number of write requests accepted
system.mem_ctrls.readBursts                    224736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    46                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6110                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3814654500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1123075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8026185750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16983.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35733.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   190731                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                224736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    432.092268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.687637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.929124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1361      2.85%      2.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26045     54.62%     57.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1789      3.75%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1200      2.52%     63.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1435      3.01%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1581      3.32%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          498      1.04%     71.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          472      0.99%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13306     27.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.044045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.000056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.770328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5891     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            8      0.14%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5903                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.490090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.465701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4530     76.74%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.19%     76.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1280     21.68%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.39%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      0.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.19%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5903                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14375360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6229824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14383104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6234368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       174.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82579570500                       # Total gap between requests
system.mem_ctrls.avgGap                     512680.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14323264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6229824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 630828.398316452513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 173439835.837371468544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75436691.794252827764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       223922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97412                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27671500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7998514250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1898872267000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33994.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35720.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19493206.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            171038700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             90909225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           802179000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          254266200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6518871840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15601995540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18573531360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42012791865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.731231                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48107979500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2757560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31717933500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            169446480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             90062940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           801572100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          253853820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6518871840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15727376160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18467947680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42029131020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.929081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47830862000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2757560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31995051000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050648                       # number of overall hits
system.cpu.icache.overall_hits::total         8050648                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38500000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38500000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38500000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38500000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051190                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71033.210332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71033.210332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71033.210332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71033.210332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37958000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37958000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70033.210332                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70033.210332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70033.210332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70033.210332                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050648                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38500000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38500000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71033.210332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71033.210332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37958000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37958000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70033.210332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70033.210332                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.861892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051190                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.594096                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.861892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102922                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102922                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51317525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51317525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51318089                       # number of overall hits
system.cpu.dcache.overall_hits::total        51318089                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747842                       # number of overall misses
system.cpu.dcache.overall_misses::total        747842                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20155014000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20155014000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20155014000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20155014000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52057513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52057513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52065931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52065931                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27236.947086                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27236.947086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26950.898719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26950.898719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       675347                       # number of writebacks
system.cpu.dcache.writebacks::total            675347                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708762                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16966805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16966805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17382816500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17382816500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24072.980263                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24072.980263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24525.604505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24525.604505                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708250                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40689393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40689393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7669394500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7669394500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41107434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41107434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18346.034241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18346.034241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7061004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7061004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16991.785664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16991.785664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321947                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321947                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12485619500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12485619500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38781.599145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38781.599145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32694                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32694                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9905800500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9905800500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34246.146107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34246.146107                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    416011500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    416011500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105186.219975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105186.219975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.399424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.405356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.399424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104840776                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104840776                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82583473000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
