{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 09:32:25 2013 " "Info: Processing started: Mon Sep 30 09:32:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hometrainer -c Hometrainer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Hometrainer -c Hometrainer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor-hardware " "Info (12022): Found design unit 1: Motor-hardware" {  } { { "Motor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Motor.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Info (12023): Found entity 1: Motor" {  } { { "Motor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Motor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-structural " "Info (12022): Found design unit 1: Timer-structural" {  } { { "Timer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Info (12023): Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequentialdevider.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sequentialdevider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialDevider-hardware " "Info (12022): Found design unit 1: SequentialDevider-hardware" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDevider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequentialDevider " "Info (12023): Found entity 1: SequentialDevider" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDevider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behav " "Info (12022): Found design unit 1: seg_decoder-behav" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Info (12023): Found entity 1: seg_decoder" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Info (12022): Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Info (12023): Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hometrainer.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hometrainer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HomeTrainer-structural " "Info (12022): Found design unit 1: HomeTrainer-structural" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HomeTrainer " "Info (12023): Found entity 1: HomeTrainer" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hbrug.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hbrug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hbrug-hardware " "Info (12022): Found design unit 1: Hbrug-hardware" {  } { { "Hbrug.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Hbrug.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Hbrug " "Info (12023): Found entity 1: Hbrug" {  } { { "Hbrug.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Hbrug.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hallcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hallcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HallCounter-hardware " "Info (12022): Found design unit 1: HallCounter-hardware" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HallCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HallCounter " "Info (12023): Found entity 1: HallCounter" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HallCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmnep.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fsmnep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMnep-hardware " "Info (12022): Found design unit 1: FSMnep-hardware" {  } { { "FSMnep.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/FSMnep.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSMnep " "Info (12023): Found entity 1: FSMnep" {  } { { "FSMnep.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/FSMnep.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_8bit-rtl_reg_ready " "Info (12022): Found design unit 1: double_dabble_8bit-rtl_reg_ready" {  } { { "double.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble_8bit " "Info (12023): Found entity 1: double_dabble_8bit" {  } { { "double.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-hardware " "Info (12022): Found design unit 1: ADC-hardware" {  } { { "ADC.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/ADC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Info (12023): Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder_vector.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file seg_decoder_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder_vector-behav " "Info (12022): Found design unit 1: seg_decoder_vector-behav" {  } { { "seg_decoder_vector.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder_vector.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder_vector " "Info (12023): Found entity 1: seg_decoder_vector" {  } { { "seg_decoder_vector.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder_vector.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hometrainer " "Info (12127): Elaborating entity \"Hometrainer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG HomeTrainer.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(27): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HomeTrainer.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(28): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable HomeTrainer.vhd(125) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(125): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outputtotal HomeTrainer.vhd(125) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(125): used implicit default value for signal \"outputtotal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentRPM HomeTrainer.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at HomeTrainer.vhd(130): object \"CurrentRPM\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TotAvgRPM HomeTrainer.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at HomeTrainer.vhd(130): object \"TotAvgRPM\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_Data HomeTrainer.vhd(132) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(132): used implicit default value for signal \"LCD_Data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS HomeTrainer.vhd(133) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(133): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW HomeTrainer.vhd(133) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(133): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_E HomeTrainer.vhd(133) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(133): used implicit default value for signal \"LCD_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BikeButtons HomeTrainer.vhd(134) " "Warning (10036): Verilog HDL or VHDL warning at HomeTrainer.vhd(134): object \"BikeButtons\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "StandFSM HomeTrainer.vhd(136) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(136): used implicit default value for signal \"StandFSM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADClezer " "Info (12128): Elaborating entity \"ADC\" for hierarchy \"ADC:ADClezer\"" {  } { { "HomeTrainer.vhd" "ADClezer" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hbrug Hbrug:Motorsturing " "Info (12128): Elaborating entity \"Hbrug\" for hierarchy \"Hbrug:Motorsturing\"" {  } { { "HomeTrainer.vhd" "Motorsturing" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:ClockScaler " "Info (12128): Elaborating entity \"prescaler\" for hierarchy \"prescaler:ClockScaler\"" {  } { { "HomeTrainer.vhd" "ClockScaler" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:TotalTimer " "Info (12128): Elaborating entity \"Timer\" for hierarchy \"Timer:TotalTimer\"" {  } { { "HomeTrainer.vhd" "TotalTimer" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HallCounter HallCounter:HallSensCount " "Info (12128): Elaborating entity \"HallCounter\" for hierarchy \"HallCounter:HallSensCount\"" {  } { { "HomeTrainer.vhd" "HallSensCount" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialDevider SequentialDevider:Devider " "Info (12128): Elaborating entity \"SequentialDevider\" for hierarchy \"SequentialDevider:Devider\"" {  } { { "HomeTrainer.vhd" "Devider" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Stand Hbrug:Motorsturing 4 8 " "Error (12005): Actual width (4) of port \"Stand\" on instance \"Hbrug:Motorsturing\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "HomeTrainer.vhd" "Motorsturing" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 157 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Error: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 30 09:32:28 2013 " "Error: Processing ended: Mon Sep 30 09:32:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
