è„šæœ¬å¯åŠ¨äºŽ 2017å¹´06æœˆ04æ—¥ æ˜ŸæœŸæ—¥ 08æ—¶58åˆ†24ç§’
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l3_switch]1;..pga/l3_switch[0m[27m[24m[J[01;32mâžœ  [36ml3_switch[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=mmake k build[1m [0m[0m .kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/l3_switch/kc705/Makefile.new, /home/yhs/clickp4_fpga/l3_switch/kc705/Makefile)
os.rename(/home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/l3_switch/kc705/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/l3_switch/kc705/jni/ConnectalProjectConfig.h)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 08:58:41 2017...
make -C kc705 --no-print-directory all
/home/yhs/connectal/scripts/Makefile.connectal.build:359: obj/Makefile: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l3_switch/generatedbsv/ConnectalTypes.bsv:14: Syntax error, token=VAR
/home/yhs/clickp4_fpga/l3_switch/generatedbsv/ConnectalTypes.bsv:26: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l3_switch/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l3_switch/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l3_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv:/home/yhs/clickp4_fpga/l3_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieSplitter.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkTLPDispatcher.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkTLPDispatcher.v
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkTLPArbiter.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkTLPArbiter.v
BSV_BO [ /home/yhs/connectal/bsv/GetPutM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/AxiStream.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pipe.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Adapter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalMemory.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemTypes.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/BscanE2.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SyncBits.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Bscan.bsv]
BSV_BO [ /home/yhs/connectal/bsv/BramMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/EHR.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkEHR2BSV.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkEHR2BSV.v
BSV_BO [ /home/yhs/connectal/lib/bsv/ConfigCounter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBram.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieTracer.bsv]
Warning: "/home/yhs/connectal/bsv/PcieTracer.bsv", line 76, column 8: (G0010)
  Rule "bramMuxReg_respond_1" was treated as more urgent than
  "bramMuxReg_respond". Conflicts:
    "bramMuxReg_respond_1" cannot fire before "bramMuxReg_respond":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
    "bramMuxReg_respond" cannot fire before "bramMuxReg_respond_1":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPcieTracer.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPcieTracer.v
BSV_BO [ /home/yhs/connectal/bsv/AddressGenerator.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieCsr.bsv]
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceBramWrAddr__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceBramWrAddrReg.write vs. tlpTraceBramWrAddrReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceLimit__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceLimitReg.write vs. tlpTraceLimitReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTracing__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTracingReg.write vs. tlpTracingReg.write
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPcieControlAndStatusRegs.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPcieControlAndStatusRegs.v
BSV_BO [ /home/yhs/connectal/generated/xilinx/PCIEWRAPPER.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalClocks.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalXilinxCells.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/Bufgctrl.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieGearbox.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPcieGearbox.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPcieGearbox.v
BSV_BO [ /home/yhs/connectal/bsv/PcieStateChanges.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pcie1EndpointX7.bsv]
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9: (G0043)
  Multiple reset signals influence rule `bufcrule'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      bbufc.s0 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 49, column 12,
      bbufc.s1 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 50, column 12,
    Reset 2 (rsto.gen_rst):
      pclk_sel.read
  During elaboration of rule `bufcrule' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9: (G0043)
  Multiple reset signals influence rule `every3'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      pcie_ep.pipe_pclk_sel_out at "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 66, column 29,
    Reset 2 (rsto.gen_rst):
      pclk_sel_reg1.write
  During elaboration of rule `every3' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPcieEndpointX7.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPcieEndpointX7.v
BSV_BO [ /home/yhs/connectal/bsv/HostInterface.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Portal.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Arith.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CtrlMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBramFifo.bsv]
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 91, column 94: (T0054)
  Field not defined: `clear'
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 139, column 93: (T0054)
  Field not defined: `clear'
BSV_BO [ /home/yhs/connectal/lib/bsv/BRAMFIFOFLevel.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemUtils.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemReadEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemReadEngine.bsv", line 78, column 5: (T0054)
  Field not defined: `readData'
BSV_BO [ /home/yhs/connectal/bsv/MemWriteEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeDone'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeGnt'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/connectal/bsv/ConnectalCompletionBuffer.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SimDma.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MMU.bsv]
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "mkConnectionGetPut" was treated as more urgent than
  "mkConnectionGetPut_1". Conflicts:
    "mkConnectionGetPut" cannot fire before "mkConnectionGetPut_1":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
    "mkConnectionGetPut_1" cannot fire before "mkConnectionGetPut":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_sglist" was treated as more urgent than "stage4". Conflicts:
    "request_sglist" cannot fire before "stage4":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
    "stage4" cannot fire before "request_sglist":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_region" was treated as more urgent than "stage1_1". Conflicts:
    "request_region" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "stage1_1" cannot fire before "request_region":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage2" was treated as more urgent than "stage2_1". Conflicts:
    "stage2" cannot fire before "stage2_1":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
    "stage2_1" cannot fire before "stage2":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage4" was treated as more urgent than "stage4_1". Conflicts:
    "stage4" cannot fire before "stage4_1":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
    "stage4_1" cannot fire before "stage4":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage1_1" was treated as more urgent than "idReturnRule". Conflicts:
    "stage1_1" cannot fire before "idReturnRule":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "idReturnRule" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkMMUSynth.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkMMUSynth.v
BSV_BO [ /home/yhs/connectal/bsv/MemServerInternal.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemServer.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Leds.bsv]
BSV_BO [ /home/yhs/connectal/bsv/LinkerLib.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Stream.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Stream.bsv", line 26, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
BSV_BO [ /home/yhs/p4fpga/bsv/library/Ethernet.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Utils.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/StructDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Channel.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/l3_switch/generatedbsv/ConnectalTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DbgDefs.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/AsymmetricBRAM/AsymmetricBRAM.bsv]
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mem_create.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mem_clean.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mem_read.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mem_write.ba
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_mem_create.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_mem_clean.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_mem_read.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_mem_write.{c,h}
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/BcamTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Ram9b.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PriorityEncoder.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv", line 494, column 23: (T0054)
  Field not defined: `printServer'
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkBinaryCamBSV.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkBinaryCamBSV.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/HashUnit.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv", line 80, column 15: (T0054)
  Field not defined: `flush'
BSV_BO [ /home/yhs/p4fpga/bsv/library/PrintTrace.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/StringUtils.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SynthBuilder.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MatchTable.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 42, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `lookupPort'
Compilation message: Built SynthModule for type DMHC::DMHCIfc#(1024, 4, 2, 64, 64)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "lookup_mtable". Conflicts:
    "lookup_gtables" cannot fire before "lookup_mtable":
      calls to rec_value.wset vs. rec_value.wset
    "lookup_mtable" cannot fire before "lookup_gtables":
      calls to rec_value.wset vs. rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_key" was treated as more urgent than
  "ldvn_action_l30c9". Conflicts:
    "lookup_key" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "ldvn_action_l30c9" cannot fire before "lookup_key":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l128c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l128c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l128c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l164c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l164c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l164c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l172c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l172c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l172c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l243c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l243c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l243c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	new_mslot.write vs. new_mslot.read
    "mslot_replacement_action_l251c9" cannot fire before "new_key_value":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l251c9" cannot fire before "init_tables":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "lookup_gtables" cannot fire before "mslot_replacement_action_l258c9":
      calls to m_table.a_put vs. m_table.a_put
    "mslot_replacement_action_l258c9" cannot fire before "lookup_gtables":
      calls to
	m_table.a_put vs. m_table.a_put
	inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l258c9":
      calls to mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l258c9" cannot fire before "init_tables":
      calls to inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_fsm_start" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "ldvn_fsm_start" cannot fire before "mslot_replacement_action_l258c9":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
    "mslot_replacement_action_l258c9" cannot fire before "ldvn_fsm_start":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_fsm_start". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_fsm_start":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
    "mslot_replacement_fsm_start" cannot fire before "new_key_value":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkDMHC_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkDMHC_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketBuffer.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PacketBuffer.bsv", line 52, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(8, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPacketBuffer_8.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPacketBuffer_8.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(16, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPacketBuffer_16.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPacketBuffer_16.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(64, 4)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPacketBuffer_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPacketBuffer_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/Register.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxRx.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/UnionDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Library.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv", line 272, column 21: (T0054)
  Field not defined: `error'
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServerInternal.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServer.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MemMgmt.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `error'
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `configResp'
BSV_BO [ /home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv]
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuff.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Table.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 61, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Engine.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Lists.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Control.bsv]
Warning: "/home/yhs/clickp4_fpga/l3_switch/generatedbsv/ControlGenerated.bsv", line 9, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/clickp4_fpga/l3_switch/generatedbsv/ControlGenerated.bsv", line 11, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/clickp4_fpga/l3_switch/generatedbsv/ControlGenerated.bsv", line 12, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/MatchTable.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/MatchTable.defines
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/matchtable_read_module_l3_switch_forward_table.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/matchtable_write_module_l3_switch_forward_table.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/matchtable_read_module_l3_switch_ipv4_nhop.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/matchtable_write_module_l3_switch_ipv4_nhop.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/matchtable_read_module_l3_switch_send_frame.ba
Foreign import file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/matchtable_write_module_l3_switch_send_frame.ba
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_matchtable_read_module_l3_switch_forward_table.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_matchtable_write_module_l3_switch_forward_table.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_matchtable_read_module_l3_switch_ipv4_nhop.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_matchtable_write_module_l3_switch_ipv4_nhop.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_matchtable_read_module_l3_switch_send_frame.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/vpi_wrapper_matchtable_write_module_l3_switch_send_frame.{c,h}
Compilation message: Generate hash-based match table: MatchTable::MatchTable#(1, 17, 256, 36, 58)
Compilation message: Built SynthModule1 for type MatchTable::MatchTable#(1, 17, 256, 36, 58)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_lookup_mtable". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_lookup_mtable":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
    "ret_ifc_dmhc_lookup_mtable" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_do_read" was treated as more urgent than
  "ret_ifc_dmhc_ldvn_action_l30c9". Conflicts:
    "ret_ifc_do_read" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_do_read":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l128c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l128c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l128c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l164c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l164c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l164c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l172c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l172c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l172c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l243c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l243c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l243c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_new_mslot.write vs. ret_ifc_dmhc_new_mslot.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to
	ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
	ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_fsm_start" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_ldvn_fsm_start" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_ldvn_fsm_start":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_fsm_start". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_fsm_start":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_fsm_start" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkMatchTable_ModuleL3SwitchForwardTable.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkMatchTable_ModuleL3SwitchForwardTable.v
Compilation message: Generate hash-based match table: MatchTable::MatchTable#(1, 18, 256, 36, 33)
Compilation message: Built SynthModule1 for type MatchTable::MatchTable#(1, 18, 256, 36, 33)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_lookup_mtable". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_lookup_mtable":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
    "ret_ifc_dmhc_lookup_mtable" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_do_read" was treated as more urgent than
  "ret_ifc_dmhc_ldvn_action_l30c9". Conflicts:
    "ret_ifc_do_read" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_do_read":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l128c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l128c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l128c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l164c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l164c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l164c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l172c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l172c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l172c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l243c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l243c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l243c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_new_mslot.write vs. ret_ifc_dmhc_new_mslot.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to
	ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
	ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_fsm_start" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_ldvn_fsm_start" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_ldvn_fsm_start":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_fsm_start". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_fsm_start":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_fsm_start" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkMatchTable_ModuleL3SwitchIpv4Nhop.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkMatchTable_ModuleL3SwitchIpv4Nhop.v
Compilation message: Generate hash-based match table: MatchTable::MatchTable#(1, 19, 256, 9, 49)
Compilation message: Built SynthModule1 for type MatchTable::MatchTable#(1, 19, 256, 9, 49)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_lookup_mtable". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_lookup_mtable":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
    "ret_ifc_dmhc_lookup_mtable" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_do_read" was treated as more urgent than
  "ret_ifc_dmhc_ldvn_action_l30c9". Conflicts:
    "ret_ifc_do_read" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_do_read":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l128c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l128c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l128c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l164c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l164c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l164c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l172c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l172c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l172c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l243c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l243c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l243c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_new_mslot.write vs. ret_ifc_dmhc_new_mslot.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to
	ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
	ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_fsm_start" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_ldvn_fsm_start" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_ldvn_fsm_start":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_fsm_start". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_fsm_start":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_fsm_start" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkMatchTable_ModuleL3SwitchSendFrame.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkMatchTable_ModuleL3SwitchSendFrame.v
BSV_BO [ /home/yhs/connectal/bsv/EHRM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CFFIFO.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Axi4MasterSlave.bsv]
Warning: "/home/yhs/connectal/bsv/Axi4MasterSlave.bsv", line 187, column 20: (T0054)
  Field not defined: `last'
BSV_BO [ /home/yhs/connectal/bsv/AxiBits.bsv]
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `aresetn'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 393, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 523, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/p4fpga/bsv/generated/XilinxMacWrap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/EthMac.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkEthMac.sched
Warning: "/home/yhs/p4fpga/bsv/library/EthMac.bsv", line 183, column 12: (G0066)
  Instance `mac' requires the following methods to be always enabled, but the
  conditions for executing the methods are always False:
    mdio_mdioin,
    pause_req,
    pause_val,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_wdata,
    s_axi_wvalid,
    tx_ifg_delay
  This can be because the methods are not used in any rules or because the
  condition of those uses can be shown to be False.
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkEthMac.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StreamGearbox.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 34, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getDataCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getIdleCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getSopCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getEopCount'
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(16, 32)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkStreamGearboxUp_16_32.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkStreamGearboxUp_16_32.v
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(32, 64)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkStreamGearboxUp_32_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkStreamGearboxUp_32_64.v
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(32, 16)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkStreamGearboxDn_32_16.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkStreamGearboxDn_32_16.v
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(64, 32)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkStreamGearboxDn_64_32.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkStreamGearboxDn_64_32.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StoreAndForward.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/StoreAndForward.bsv", line 267, column 32: (T0054)
  Field not defined: `freeDone'
BSV_BO [ /home/yhs/p4fpga/bsv/library/Tap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Parser.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 17: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_1". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_1":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_1" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_2". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_2":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_2" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_3". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_3":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_3" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept" was treated as more urgent than
  "fsmrl_rl_accept_1". Conflicts:
    "fsmrl_rl_accept" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_4". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_4":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_4" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont" was treated as more urgent than
  "fsmrl_rl_cont_1". Conflicts:
    "fsmrl_rl_cont" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_1" was treated as more urgent than
  "fsmrl_rl_cont_2". Conflicts:
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept_1" was treated as more urgent than
  "fsmrl_rl_accept_2". Conflicts:
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept_2":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_2" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_2" was treated as more urgent than
  "fsmrl_rl_cont_3". Conflicts:
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_3" was treated as more urgent than
  "fsmrl_rl_cont_4". Conflicts:
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_4":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_4" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkParser.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkParser.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/HostChannel.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkHostChannel.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkHostChannel.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/HeaderSerializer.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkHeaderSerializer.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkHeaderSerializer.v
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Deparser.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 20: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_cont". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_cont":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
	rg_shift_amt.write vs. rg_shift_amt.read
    "rl_stage3_cont" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_end". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_end":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
    "rl_stage3_end" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_stage3_begin" was treated as more urgent than
  "rl_header_completion". Conflicts:
    "rl_stage3_begin" cannot fire before "rl_header_completion":
      calls to deparsing.write vs. deparsing.read
    "rl_header_completion" cannot fire before "rl_stage3_begin":
      calls to rg_shift_amt.write vs. rg_shift_amt.read
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkDeparser.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkDeparser.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketModifier.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkPacketModifier.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkPacketModifier.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StreamChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MetaGenChannel.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MetaGenChannel.bsv", line 35, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkMetaGenChannel.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkMetaGenChannel.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/DbgTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGen.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktCapChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGenChannel.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PktGenChannel.bsv", line 46, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Program.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Program.bsv", line 27, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 17, 256, 36, 58)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchForwardTableParam, ConnectalTypes::ModuleL3SwitchForwardTableReqT, ConnectalTypes::ModuleL3SwitchForwardTableRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 18, 256, 36, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchIpv4NhopParam, ConnectalTypes::ModuleL3SwitchIpv4NhopReqT, ConnectalTypes::ModuleL3SwitchIpv4NhopRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 19, 256, 9, 49)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchSendFrameParam, ConnectalTypes::ModuleL3SwitchSendFrameReqT, ConnectalTypes::ModuleL3SwitchSendFrameRspT)
Compilation message: unFunnel Vector::Vector#(4, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(1, 1, 1, 2)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkProgram_1_1_1_2.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkProgram_1_1_1_2.v
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 17, 256, 36, 58)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchForwardTableParam, ConnectalTypes::ModuleL3SwitchForwardTableReqT, ConnectalTypes::ModuleL3SwitchForwardTableRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 18, 256, 36, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchIpv4NhopParam, ConnectalTypes::ModuleL3SwitchIpv4NhopReqT, ConnectalTypes::ModuleL3SwitchIpv4NhopRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 19, 256, 9, 49)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchSendFrameParam, ConnectalTypes::ModuleL3SwitchSendFrameReqT, ConnectalTypes::ModuleL3SwitchSendFrameRspT)
Compilation message: unFunnel Vector::Vector#(6, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(2, 2, 1, 3)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkProgram_2_2_1_3.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkProgram_2_2_1_3.v
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 17, 256, 36, 58)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchForwardTableParam, ConnectalTypes::ModuleL3SwitchForwardTableReqT, ConnectalTypes::ModuleL3SwitchForwardTableRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 18, 256, 36, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchIpv4NhopParam, ConnectalTypes::ModuleL3SwitchIpv4NhopReqT, ConnectalTypes::ModuleL3SwitchIpv4NhopRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 19, 256, 9, 49)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchSendFrameParam, ConnectalTypes::ModuleL3SwitchSendFrameReqT, ConnectalTypes::ModuleL3SwitchSendFrameRspT)
Compilation message: unFunnel Vector::Vector#(7, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(4, 4, 1, 2)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkProgram_4_4_1_2.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkProgram_4_4_1_2.v
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 17, 256, 36, 58)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchForwardTableParam, ConnectalTypes::ModuleL3SwitchForwardTableReqT, ConnectalTypes::ModuleL3SwitchForwardTableRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 18, 256, 36, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchIpv4NhopParam, ConnectalTypes::ModuleL3SwitchIpv4NhopReqT, ConnectalTypes::ModuleL3SwitchIpv4NhopRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 19, 256, 9, 49)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL3SwitchSendFrameParam, ConnectalTypes::ModuleL3SwitchSendFrameReqT, ConnectalTypes::ModuleL3SwitchSendFrameRspT)
Compilation message: unFunnel Vector::Vector#(10, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(4, 4, 1, 5)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkProgram_4_4_1_5.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkProgram_4_4_1_5.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/RxChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/XBar.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/XBar.bsv", line 16, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Runtime.bsv]
Warning: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 43, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 44, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=2
Compilation message: Built SynthModule4 for type Runtime::Runtime#(1, 1, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_6". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_6":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_6" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_7". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_7":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_7" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_24". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_24":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_24" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkRuntime_1_1_1.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkRuntime_1_1_1.v
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=4
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 3 as drop
Compilation message: Built SynthModule4 for type Runtime::Runtime#(2, 2, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_9". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_9":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_9" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_10". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_10":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_10" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_1_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_11". Conflicts:
    "rxchan_1_writeClient_deq" cannot fire before "mkConnectionGetPut_11":
      calls to
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.first
    "mkConnectionGetPut_11" cannot fire before "rxchan_1_writeClient_deq":
      calls to hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_39". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_39":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_39" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_1_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_40". Conflicts:
    "txchan_1_writeServer_enq" cannot fire before "mkConnectionGetPut_40":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
    "mkConnectionGetPut_40" cannot fire before "txchan_1_writeServer_enq":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkRuntime_2_2_1.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkRuntime_2_2_1.v
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=8
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 5 as drop
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 6 as drop
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 7 as drop
Compilation message: Built SynthModule4 for type Runtime::Runtime#(4, 4, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_15". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_15":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_15" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_16". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_16":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_16" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_1_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_17". Conflicts:
    "rxchan_1_writeClient_deq" cannot fire before "mkConnectionGetPut_17":
      calls to
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.first
    "mkConnectionGetPut_17" cannot fire before "rxchan_1_writeClient_deq":
      calls to hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_2_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_18". Conflicts:
    "rxchan_2_writeClient_deq" cannot fire before "mkConnectionGetPut_18":
      calls to
	hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.deq
	hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.first
    "mkConnectionGetPut_18" cannot fire before "rxchan_2_writeClient_deq":
      calls to hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_3_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_19". Conflicts:
    "rxchan_3_writeClient_deq" cannot fire before "mkConnectionGetPut_19":
      calls to
	hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.deq
	hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.first
    "mkConnectionGetPut_19" cannot fire before "rxchan_3_writeClient_deq":
      calls to hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_69". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_69":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_69" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_1_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_70". Conflicts:
    "txchan_1_writeServer_enq" cannot fire before "mkConnectionGetPut_70":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
    "mkConnectionGetPut_70" cannot fire before "txchan_1_writeServer_enq":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_2_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_71". Conflicts:
    "txchan_2_writeServer_enq" cannot fire before "mkConnectionGetPut_71":
      calls to pktBuff_2_fifoWriteData.enq vs. pktBuff_2_fifoWriteData.enq
    "mkConnectionGetPut_71" cannot fire before "txchan_2_writeServer_enq":
      calls to pktBuff_2_fifoWriteData.enq vs. pktBuff_2_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_3_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_72". Conflicts:
    "txchan_3_writeServer_enq" cannot fire before "mkConnectionGetPut_72":
      calls to pktBuff_3_fifoWriteData.enq vs. pktBuff_3_fifoWriteData.enq
    "mkConnectionGetPut_72" cannot fire before "txchan_3_writeServer_enq":
      calls to pktBuff_3_fifoWriteData.enq vs. pktBuff_3_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkRuntime_4_4_1.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkRuntime_4_4_1.v
Compilation message: Built SynthModule for type Runtime::XBar_synth#(4, 4, 1, 64)
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkXBar_synth_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkXBar_synth_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/infra/MainAPI.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Sims.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/LedController.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l3_switch/kc705/obj/mkLedController.sched
Verilog file created: /home/yhs/clickp4_fpga/l3_switch/kc705/verilog/mkLedController.v
BSV_BO [ /home/yhs/p4fpga/bsv/generated/XilinxPhyWrap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/XilinxEthPhy.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/NfsumePins.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 70, column 23: (T0004)
  Unbound variable `_txClock'
make[1]: *** [obj/Board.bo] é”™è¯¯ 1
make: *** [build.kc705] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l3_switch]1;..pga/l3_switch[0m[27m[24m[J[01;31mâžœ  [36ml3_switch[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=make build.kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.unlink(/home/yhs/clickp4_fpga/l3_switch/kc705/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/l3_switch/kc705/jni/ConnectalProjectConfig.h.new)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:12:23 2017...
make -C kc705 --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l3_switch/generatedbsv/ConnectalTypes.bsv:14: Syntax error, token=VAR
/home/yhs/clickp4_fpga/l3_switch/generatedbsv/ConnectalTypes.bsv:26: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l3_switch/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l3_switch/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l3_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv:/home/yhs/clickp4_fpga/l3_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/clickp4_fpga/l3_switch/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 37, column 3: (T0007)
  Unbound type constructor `EthPhyIfc'
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 43, column 17: (T0007)
  Unbound type constructor `XGMIIData'
make[1]: *** [obj/Board.bo] é”™è¯¯ 1
make: *** [build.kc705] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l3_switch]1;..pga/l3_switch[0m[27m[24m[J[01;31mâžœ  [36ml3_switch[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=