// Seed: 1444574629
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  output id_1;
  logic id_3;
  logic id_4;
  logic id_5, id_6;
  assign id_2[1 : 1'd0] = id_3;
endmodule
