#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Oct 24 14:38:16 2025
# Process ID         : 387252
# Current directory  : /home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e
# Command line       : vivado -mode batch -source build.tcl
# Log file           : /home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/vivado.log
# Journal file       : /home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/vivado.jou
# Running On         : eecs-digital-14
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5700U with Radeon Graphics
# CPU Frequency      : 1863.977 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 13492 MB
# Swap memory        : 4294 MB
# Total Virtual      : 17787 MB
# Available Virtual  : 16486 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 387278
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2108.852 ; gain = 439.742 ; free physical = 7068 ; free virtual = 14472
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer_trig' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/debouncer_trig.sv:16]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer_trig' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/debouncer_trig.sv:17]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debouncer_trig' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/debouncer_trig.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_trig' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/debouncer_trig.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89421]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89421]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'dram_writer' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dram_writer.sv:4]
	Parameter INSTRUMENT_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clockdomain_fifo' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:11]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter PROGFULL_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter TDATA_WIDTH bound to: 128 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0202 - type: string 
	Parameter PROG_FULL_THRESH bound to: 116 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:522]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:53]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:54]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tkeep' does not match port width (16) of module 'xpm_fifo_axis' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:55]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tstrb' does not match port width (16) of module 'xpm_fifo_axis' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:58]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:58]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:59]
WARNING: [Synth 8-7071] port 'wr_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'almost_full_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'rd_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'almost_empty_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'injectsbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'injectdbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'sbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'dbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7023] instance 'xpm_fifo_axis_inst' of module 'xpm_fifo_axis' has 31 connections declared, but only 23 given [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'clockdomain_fifo' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:11]
INFO: [Synth 8-6157] synthesizing module 'stacker' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/stacker.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'stacker' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/stacker.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sample_loader' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/sample_loader.sv:4]
	Parameter INSTRUMENT_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/uart_receive.sv:4]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/uart_receive.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/uart_receive.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'sample_loader' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/sample_loader.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dram_writer' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dram_writer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dram_read_requester' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dram_read_requester.sv:4]
	Parameter INSTRUMENT_COUNT bound to: 3 - type: integer 
	Parameter MIDI_KEYS bound to: 21'b010010001001100101110 
INFO: [Synth 8-6157] synthesizing module 'instrument' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:4]
	Parameter MIDI_KEY bound to: 7'b0100100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'instrument' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:4]
INFO: [Synth 8-6157] synthesizing module 'instrument__parameterized0' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:4]
	Parameter MIDI_KEY bound to: 7'b0100110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'instrument__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:4]
INFO: [Synth 8-6157] synthesizing module 'instrument__parameterized1' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:4]
	Parameter MIDI_KEY bound to: 7'b0101110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'instrument__parameterized1' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/instrument.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clockdomain_fifo__parameterized0' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:11]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter PROGFULL_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized0' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter TDATA_WIDTH bound to: 24 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0202 - type: string 
	Parameter PROG_FULL_THRESH bound to: 116 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:522]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:53]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:54]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tkeep' does not match port width (3) of module 'xpm_fifo_axis__parameterized0' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:55]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tstrb' does not match port width (3) of module 'xpm_fifo_axis__parameterized0' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:58]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:58]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:59]
WARNING: [Synth 8-7071] port 'wr_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'almost_full_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'rd_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'almost_empty_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'injectsbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'injectdbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'sbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'dbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7023] instance 'xpm_fifo_axis_inst' of module 'xpm_fifo_axis' has 31 connections declared, but only 23 given [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'clockdomain_fifo__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:11]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/midi_processor.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_receive__parameterized0' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/uart_receive.sv:4]
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/uart_receive.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'uart_receive__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/uart_receive.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/midi_processor.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dram_read_requester' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dram_read_requester.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dram_reader' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dram_reader.sv:4]
	Parameter INSTRUMENT_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'unstacker' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/unstacker.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'unstacker' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/unstacker.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clockdomain_fifo__parameterized1' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:11]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 152 - type: integer 
	Parameter PROGFULL_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized1' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter TDATA_WIDTH bound to: 152 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0202 - type: string 
	Parameter PROG_FULL_THRESH bound to: 116 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:522]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized1' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:53]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:54]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tkeep' does not match port width (19) of module 'xpm_fifo_axis__parameterized1' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:55]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_tstrb' does not match port width (19) of module 'xpm_fifo_axis__parameterized1' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:58]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:58]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:59]
WARNING: [Synth 8-7071] port 'wr_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'almost_full_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'rd_data_count_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'almost_empty_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'injectsbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'injectdbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'sbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7071] port 'dbiterr_axis' of module 'xpm_fifo_axis' is unconnected for instance 'xpm_fifo_axis_inst' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
WARNING: [Synth 8-7023] instance 'xpm_fifo_axis_inst' of module 'xpm_fifo_axis' has 31 connections declared, but only 23 given [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'clockdomain_fifo__parameterized1' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/clockdomain_fifo.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sample_mixer' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/sample_mixer.sv:4]
	Parameter INSTRUMENT_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sample_mixer' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/sample_mixer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dram_reader' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dram_reader.sv:4]
INFO: [Synth 8-6157] synthesizing module 'traffic_generator' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/traffic_generator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'command_fifo' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/command_fifo.sv:4]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'command_fifo' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/command_fifo.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'traffic_generator' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/traffic_generator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_top.sv:33]
	Parameter CONTROLLER_CLK_PERIOD bound to: 12000 - type: integer 
	Parameter DDR3_CLK_PERIOD bound to: 3000 - type: integer 
	Parameter ROW_BITS bound to: 14 - type: integer 
	Parameter COL_BITS bound to: 10 - type: integer 
	Parameter BA_BITS bound to: 3 - type: integer 
	Parameter BYTE_LANES bound to: 2 - type: integer 
	Parameter AUX_WIDTH bound to: 16 - type: integer 
	Parameter WB2_ADDR_BITS bound to: 32 - type: integer 
	Parameter WB2_DATA_BITS bound to: 32 - type: integer 
	Parameter MICRON_SIM bound to: 1'b0 
	Parameter ODELAY_SUPPORTED bound to: 1'b0 
	Parameter SECOND_WISHBONE bound to: 1'b0 
	Parameter WB_ERROR bound to: 1'b0 
	Parameter ECC_ENABLE bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'ddr3_controller' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:63]
	Parameter CONTROLLER_CLK_PERIOD bound to: 12000 - type: integer 
	Parameter DDR3_CLK_PERIOD bound to: 3000 - type: integer 
	Parameter ROW_BITS bound to: 14 - type: integer 
	Parameter COL_BITS bound to: 10 - type: integer 
	Parameter BA_BITS bound to: 3 - type: integer 
	Parameter DQ_BITS bound to: 8 - type: integer 
	Parameter LANES bound to: 2 - type: integer 
	Parameter AUX_WIDTH bound to: 16 - type: integer 
	Parameter WB2_ADDR_BITS bound to: 32 - type: integer 
	Parameter WB2_DATA_BITS bound to: 32 - type: integer 
	Parameter DUAL_RANK_DIMM bound to: 0 - type: integer 
	Parameter SPEED_BIN bound to: 3 - type: integer 
	Parameter SDRAM_CAPACITY bound to: 5 - type: integer 
	Parameter TRCD bound to: 13750 - type: integer 
	Parameter TRP bound to: 13750 - type: integer 
	Parameter TRAS bound to: 35000 - type: integer 
	Parameter MICRON_SIM bound to: 1'b0 
	Parameter ODELAY_SUPPORTED bound to: 1'b0 
	Parameter SECOND_WISHBONE bound to: 1'b0 
	Parameter DLL_OFF bound to: 1'b0 
	Parameter WB_ERROR bound to: 1'b0 
	Parameter BIST_MODE bound to: 2'b01 
	Parameter ECC_ENABLE bound to: 2'b00 
	Parameter DIC bound to: 2'b00 
	Parameter RTT_NOM bound to: 3'b011 
INFO: [Synth 8-251] 
CONTROLLER PARAMETERS:
----------------------------- [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4072]
INFO: [Synth 8-251] CONTROLLER_CLK_PERIOD = 12000 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4074]
INFO: [Synth 8-251] DDR3_CLK_PERIOD = 3000 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4075]
INFO: [Synth 8-251] ROW_BITS = 14 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4076]
INFO: [Synth 8-251] COL_BITS = 10 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4077]
INFO: [Synth 8-251] BA_BITS = 3 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4078]
INFO: [Synth 8-251] BYTE_LANES = 2 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4079]
INFO: [Synth 8-251] AUX_WIDTH = 16 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4080]
INFO: [Synth 8-251] MICRON_SIM = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4081]
INFO: [Synth 8-251] ODELAY_SUPPORTED = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4082]
INFO: [Synth 8-251] SECOND_WISHBONE = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4083]
INFO: [Synth 8-251] WB2_ADDR_BITS = 32 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4084]
INFO: [Synth 8-251] WB2_DATA_BITS = 32 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4085]
INFO: [Synth 8-251] ECC_ENABLE = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4086]
INFO: [Synth 8-251] ECC_INFORMATION_BITS = 11 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4087]
INFO: [Synth 8-251] WB_ERROR = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4088]
INFO: [Synth 8-251] 
CONTROLLER LOCALPARAMS:
----------------------------- [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4090]
INFO: [Synth 8-251] wb_addr_bits = 24 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4091]
INFO: [Synth 8-251] wb_data_bits = 128 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4092]
INFO: [Synth 8-251] wb_sel_bits  = 16 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4093]
INFO: [Synth 8-251] wb2_sel_bits = 4 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4094]
INFO: [Synth 8-251] DQ_BITS = 8 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4095]
INFO: [Synth 8-251] row_bank_col = 1 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4096]
INFO: [Synth 8-251] 
COMMAND SLOTS:
----------------------------- [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4098]
INFO: [Synth 8-251] READ_SLOT = 3 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4099]
INFO: [Synth 8-251] WRITE_SLOT = 3 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4100]
INFO: [Synth 8-251] ACTIVATE_SLOT = 2 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4101]
INFO: [Synth 8-251] PRECHARGE_SLOT = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4102]
INFO: [Synth 8-251] REMAINING_SLOT = 1 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4103]
INFO: [Synth 8-251] 
DELAYS:
----------------------------- [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4105]
INFO: [Synth 8-251] CL = 5 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4106]
INFO: [Synth 8-251] CWL = 5 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4107]
INFO: [Synth 8-251] PRECHARGE_TO_ACTIVATE_DELAY = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4108]
INFO: [Synth 8-251] ACTIVATE_TO_WRITE_DELAY = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4109]
INFO: [Synth 8-251] ACTIVATE_TO_READ_DELAY =  0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4110]
INFO: [Synth 8-251] ACTIVATE_TO_PRECHARGE_DELAY =  3 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4111]
INFO: [Synth 8-251] ACTIVATE_TO_ACTIVATE_DELAY =  0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4112]
INFO: [Synth 8-251] READ_TO_WRITE_DELAY = 1 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4113]
INFO: [Synth 8-251] READ_TO_READ_DELAY = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4114]
INFO: [Synth 8-251] READ_TO_PRECHARGE_DELAY = 1 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4115]
INFO: [Synth 8-251] WRITE_TO_WRITE_DELAY = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4116]
INFO: [Synth 8-251] WRITE_TO_READ_DELAY = 3 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4117]
INFO: [Synth 8-251] WRITE_TO_PRECHARGE_DELAY = 4 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4118]
INFO: [Synth 8-251] STAGE2_DATA_DEPTH = 2 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4119]
INFO: [Synth 8-251] READ_ACK_PIPE_WIDTH = 6
 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4120]
INFO: [Synth 8-251] 
DDR3 TOP PARAMETERS:
----------------------------- [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4122]
INFO: [Synth 8-251] CONTROLLER_CLK_PERIOD = 12000 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4123]
INFO: [Synth 8-251] DDR3_CLK_PERIOD = 3000 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4124]
INFO: [Synth 8-251] ROW_BITS = 14 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4125]
INFO: [Synth 8-251] COL_BITS = 10 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4126]
INFO: [Synth 8-251] BA_BITS = 3 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4127]
INFO: [Synth 8-251] BYTE_LANES = 2 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4128]
INFO: [Synth 8-251] AUX_WIDTH = 16 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4129]
INFO: [Synth 8-251] WB2_ADDR_BITS = 32 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4130]
INFO: [Synth 8-251] WB2_DATA_BITS = 32 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4131]
INFO: [Synth 8-251] MICRON_SIM = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4132]
INFO: [Synth 8-251] ODELAY_SUPPORTED = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4133]
INFO: [Synth 8-251] SECOND_WISHBONE = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4134]
INFO: [Synth 8-251] WB_ERROR = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4135]
INFO: [Synth 8-251] BIST_MODE = 1 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4136]
INFO: [Synth 8-251] ECC_ENABLE = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4137]
INFO: [Synth 8-251] DIC = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4138]
INFO: [Synth 8-251] RTT_NOM = 3 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4139]
INFO: [Synth 8-251] DUAL_RANK_DIMM = 0 [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4140]
INFO: [Synth 8-251] End of DDR3 TOP PARAMETERS
----------------------------- [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:4141]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:2345]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_controller' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:63]
INFO: [Synth 8-6157] synthesizing module 'ddr3_phy' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_phy.sv:35]
	Parameter CONTROLLER_CLK_PERIOD bound to: 12000 - type: integer 
	Parameter DDR3_CLK_PERIOD bound to: 3000 - type: integer 
	Parameter ROW_BITS bound to: 14 - type: integer 
	Parameter BA_BITS bound to: 3 - type: integer 
	Parameter DQ_BITS bound to: 8 - type: integer 
	Parameter LANES bound to: 2 - type: integer 
	Parameter DUAL_RANK_DIMM bound to: 0 - type: integer 
	Parameter ODELAY_SUPPORTED bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104275]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104275]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:83998]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:83998]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104261]
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104261]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81451]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81451]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 10 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78964]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78964]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_phy' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_phy.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_top' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_top.sv:33]
WARNING: [Synth 8-689] width (1) of port connection 'i_aux' does not match port width (16) of module 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:304]
WARNING: [Synth 8-7071] port 'i_wb2_cyc' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'i_wb2_stb' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'i_wb2_we' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'i_wb2_addr' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'i_wb2_data' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'i_wb2_sel' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'o_wb2_stall' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'o_wb2_ack' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'o_wb2_data' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'o_calib_complete' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'i_user_self_refresh' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7071] port 'uart_tx' of module 'ddr3_top' is unconnected for instance 'ddr3_top' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
WARNING: [Synth 8-7023] instance 'ddr3_top' of module 'ddr3_top' has 45 connections declared, but only 33 given [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:289]
INFO: [Synth 8-6157] synthesizing module 'upsampler' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/upsampler.sv:14]
INFO: [Synth 8-6157] synthesizing module 'dist_ram' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/upsampler.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'dist_ram' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/upsampler.sv:133]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 18 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: DAC_filter_coeffs.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'DAC_filter_coeffs.mem' is read successfully [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'upsampler' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/upsampler.sv:14]
INFO: [Synth 8-6157] synthesizing module 'dlt_sig_dac_2nd_order' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dlt_sig_dac.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'dlt_sig_dac_2nd_order' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/dlt_sig_dac.sv:37]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3085]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3085]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3085]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr3_controller_inst'. This will prevent further optimization [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_top.sv:274]
WARNING: [Synth 8-6014] Unused sequential element sync_rst_wb2_reg was removed.  [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:835]
WARNING: [Synth 8-6014] Unused sequential element prev_cmd_ck_en_reg was removed.  [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:1963]
WARNING: [Synth 8-6014] Unused sequential element initial_calibration_done_reg was removed.  [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:2267]
WARNING: [Synth 8-6014] Unused sequential element wrong_data_reg was removed.  [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:3465]
WARNING: [Synth 8-6014] Unused sequential element expected_data_reg was removed.  [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:3466]
WARNING: [Synth 8-6014] Unused sequential element reset_after_rank_1_reg was removed.  [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_controller.sv:2269]
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/hdl/ddr3_top.sv:229]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port uart_txd driven by constant 0
WARNING: [Synth 8-7129] Port i_controller_odelay_data_cntvaluein[4] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_data_cntvaluein[3] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_data_cntvaluein[2] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_data_cntvaluein[1] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_data_cntvaluein[0] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_dqs_cntvaluein[4] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_dqs_cntvaluein[3] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_dqs_cntvaluein[2] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_dqs_cntvaluein[1] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_dqs_cntvaluein[0] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_data_ld[1] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_data_ld[0] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_dqs_ld[1] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_controller_odelay_dqs_ld[0] in module ddr3_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_cyc in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_stb in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_we in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[31] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[30] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[29] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[28] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[27] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[26] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[25] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[24] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[23] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[22] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[21] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[20] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[19] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[18] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[17] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[16] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[15] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[14] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[13] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[12] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[11] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[10] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[9] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[8] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[7] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[6] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[5] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[4] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[3] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[2] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[1] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_addr[0] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_sel[3] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_sel[2] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_sel[1] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_sel[0] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[31] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[30] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[29] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[28] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[27] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[26] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[25] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[24] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[23] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[22] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[21] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[20] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[19] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[18] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[17] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[16] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[15] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[14] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[13] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[12] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[11] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[10] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[9] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[8] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[7] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[6] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[5] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[4] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[3] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[2] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[1] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb2_data[0] in module ddr3_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[127] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[126] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[125] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[124] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[123] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[122] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[121] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[120] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[119] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[118] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[117] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[116] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[115] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[114] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[113] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[112] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[111] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[110] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[109] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[108] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[107] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[106] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[105] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[104] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[103] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[102] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[101] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[100] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[99] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[98] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[97] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[96] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[95] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[94] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[93] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[92] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[91] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[90] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[89] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[88] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[87] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[86] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[85] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[84] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[83] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[82] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[81] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[80] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[79] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[78] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[77] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[76] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[75] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[74] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[73] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[72] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[71] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[70] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[69] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[68] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[67] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[66] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[65] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[64] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[63] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[62] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[61] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[60] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[59] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[58] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[57] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[56] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[55] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[54] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[53] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[52] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[51] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[50] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[49] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[48] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[47] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[46] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[45] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[44] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[43] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[42] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[41] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[40] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[39] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[38] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[37] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[36] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[35] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[34] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[33] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[32] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[31] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[30] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[29] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[28] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[27] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[26] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[25] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[24] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[23] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[22] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[21] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[20] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[19] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[18] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[17] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[16] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[15] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[14] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[13] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[12] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[11] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[10] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[9] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[8] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[7] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[6] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[5] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[4] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[3] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[2] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[1] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port memrequest_resp_data[0] in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr_axis_tlast in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_data_axis_ready in module traffic_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[193] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[192] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[191] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[190] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[189] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[188] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[187] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[186] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[185] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[184] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[183] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[182] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[181] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[180] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[179] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[178] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[177] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[176] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[175] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[174] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[173] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[172] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[171] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[170] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[169] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[168] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[167] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[166] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[165] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[164] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[163] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[162] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[161] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[160] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[159] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[158] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[157] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[156] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[155] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[154] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[153] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[152] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[151] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[150] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[149] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[148] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[147] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[146] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[145] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[144] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[143] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[142] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[141] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[140] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[139] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[138] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[137] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[136] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[135] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[134] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[133] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[132] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[131] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[130] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[129] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[128] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[127] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[126] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[125] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[124] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[123] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[122] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[121] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[120] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[119] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[118] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[117] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[116] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[115] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[114] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[113] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[112] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[111] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[110] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[109] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[108] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[107] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[106] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[163] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[162] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[161] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[160] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[159] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[158] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[157] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[156] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[155] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[154] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[153] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[152] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[151] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[150] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[149] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[148] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[147] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[146] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[145] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[144] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[143] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[142] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[141] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[140] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[139] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[138] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[137] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[136] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[135] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[134] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[133] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[132] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[131] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[130] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[129] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[128] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[127] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[126] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[125] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[124] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[123] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[122] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[121] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[120] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[119] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[118] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[117] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[116] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[115] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[114] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[113] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[112] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[111] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[110] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[109] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[108] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[107] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[106] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.820 ; gain = 588.711 ; free physical = 6896 ; free virtual = 14302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.758 ; gain = 594.648 ; free physical = 6896 ; free virtual = 14302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.758 ; gain = 594.648 ; free physical = 6896 ; free virtual = 14302
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2269.695 ; gain = 0.000 ; free physical = 6896 ; free virtual = 14302
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.527 ; gain = 0.000 ; free physical = 6907 ; free virtual = 14313
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2385.562 ; gain = 0.000 ; free physical = 6907 ; free virtual = 14313
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2385.562 ; gain = 716.453 ; free physical = 6891 ; free virtual = 14298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2393.531 ; gain = 724.422 ; free physical = 6891 ; free virtual = 14298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2393.531 ; gain = 724.422 ; free physical = 6891 ; free virtual = 14298
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'instrument'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'instrument__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'instrument__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SETUP |                               00 | 00000000000000000000000000000000
                NOTE_OFF |                               01 | 00000000000000000000000000000001
                 NOTE_ON |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'instrument'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SETUP |                               00 | 00000000000000000000000000000000
                NOTE_OFF |                               01 | 00000000000000000000000000000001
                 NOTE_ON |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'instrument__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SETUP |                               00 | 00000000000000000000000000000000
                NOTE_OFF |                               01 | 00000000000000000000000000000001
                 NOTE_ON |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'instrument__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2393.531 ; gain = 724.422 ; free physical = 6927 ; free virtual = 14336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 8     
	   3 Input   20 Bit       Adders := 1     
	   5 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 3     
	   4 Input    8 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 5     
	   4 Input    7 Bit       Adders := 9     
	   3 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 10    
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 38    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 5     
	   4 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 14    
	   2 Input      7 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 81    
+---Registers : 
	              194 Bit    Registers := 2     
	              164 Bit    Registers := 2     
	              128 Bit    Registers := 14    
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 21    
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 11    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 57    
	                7 Bit    Registers := 46    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 27    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 135   
+---RAMs : 
	              24K Bit	(128 X 194 bit)          RAMs := 1     
	              20K Bit	(128 X 164 bit)          RAMs := 1     
	              18K Bit	(1024 X 18 bit)          RAMs := 1     
	               4K Bit	(128 X 34 bit)          RAMs := 1     
	               1K Bit	(64 X 25 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 18    
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 2     
	   3 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 24    
	   4 Input   24 Bit        Muxes := 2     
	   3 Input   24 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 38    
	   3 Input   16 Bit        Muxes := 2     
	  25 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 19    
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 170   
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 34    
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 22    
	  25 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 69    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 717   
	   4 Input    4 Bit        Muxes := 1     
	  25 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 123   
	  25 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 21    
	   3 Input    2 Bit        Muxes := 3     
	  25 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 208   
	   3 Input    1 Bit        Muxes := 37    
	   4 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A2*B)'.
DSP Report: register image_BROM/output_register.douta_reg_reg is absorbed into DSP accum_reg.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accumulator_next is absorbed into DSP accum_reg.
DSP Report: operator accumulator_next0 is absorbed into DSP accum_reg.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port uart_txd driven by constant 0
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
INFO: [Synth 8-5784] Optimized 35 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 164 bits, new ram width 129 bits.
INFO: [Synth 8-5784] Optimized 42 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 194 bits, new ram width 152 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2573.938 ; gain = 904.828 ; free physical = 6709 ; free virtual = 14135
---------------------------------------------------------------------------------
 Sort Area is top_level__GC0 accum_reg_0 : 0 0 : 2350 2350 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/dwr/\dram_write_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 164(NO_CHANGE)   | W |   | 128 x 164(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|i_0/drd_req/\dram_read_addr_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 34(NO_CHANGE)    | W |   | 128 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|i_0/drd/\dram_read_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | 128 x 194(NO_CHANGE)   | W |   | 128 x 194(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|xilinx_single_port_ram_read_first:                                                                        | BRAM_reg                         | 1 K x 18(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------+-------------------------------+-----------+----------------------+----------------+
|Module Name     | RTL Object                    | Inference | Size (Depth x Width) | Primitives     | 
+----------------+-------------------------------+-----------+----------------------+----------------+
|i_0/tg          | mcf/fifo_reg                  | Implied   | 64 x 25              | RAM64M x 9     | 
|i_0/upsampler_i | sample_buffer_lutram/data_reg | Implied   | 64 x 16              | RAM64X1S x 16  | 
+----------------+-------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|upsampler   | (P+A2*B)'   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2573.938 ; gain = 904.828 ; free physical = 6709 ; free virtual = 14135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2573.938 ; gain = 904.828 ; free physical = 6709 ; free virtual = 14136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/dwr/\dram_write_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 164(NO_CHANGE)   | W |   | 128 x 164(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|i_0/drd_req/\dram_read_addr_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 34(NO_CHANGE)    | W |   | 128 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|i_0/drd/\dram_read_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | 128 x 194(NO_CHANGE)   | W |   | 128 x 194(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|xilinx_single_port_ram_read_first:                                                                        | BRAM_reg                         | 1 K x 18(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------+-------------------------------+-----------+----------------------+----------------+
|Module Name     | RTL Object                    | Inference | Size (Depth x Width) | Primitives     | 
+----------------+-------------------------------+-----------+----------------------+----------------+
|i_0/tg          | mcf/fifo_reg                  | Implied   | 64 x 25              | RAM64M x 9     | 
|i_0/upsampler_i | sample_buffer_lutram/data_reg | Implied   | 64 x 16              | RAM64X1S x 16  | 
+----------------+-------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance upsampler_i/image_BROM/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2573.938 ; gain = 904.828 ; free physical = 6716 ; free virtual = 14143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2672.750 ; gain = 1003.641 ; free physical = 6641 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2672.750 ; gain = 1003.641 ; free physical = 6641 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 2672.750 ; gain = 1003.641 ; free physical = 6640 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 2672.750 ; gain = 1003.641 ; free physical = 6640 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2672.750 ; gain = 1003.641 ; free physical = 6640 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2672.750 ; gain = 1003.641 ; free physical = 6640 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|upsampler   | (P+A'*B)'   | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |CARRY4     |   278|
|3     |DSP48E1    |     1|
|4     |IDELAYCTRL |     1|
|5     |IDELAYE2   |    18|
|7     |ISERDESE2  |    18|
|8     |LUT1       |   186|
|9     |LUT2       |   496|
|10    |LUT3       |  1580|
|11    |LUT4       |   562|
|12    |LUT5       |   890|
|13    |LUT6       |  1715|
|14    |MMCME2_ADV |     1|
|15    |MUXF7      |   125|
|16    |MUXF8      |     3|
|17    |OSERDESE2  |    44|
|20    |RAM64M     |     8|
|21    |RAM64X1D   |     1|
|22    |RAM64X1S   |    16|
|23    |RAMB18E1   |     3|
|25    |RAMB36E1   |     4|
|26    |FDRE       |  4255|
|27    |FDSE       |   105|
|28    |IBUF       |     6|
|29    |IOBUF      |    16|
|30    |IOBUFDS    |     2|
|31    |OBUF       |    72|
|32    |OBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2672.750 ; gain = 1003.641 ; free physical = 6640 ; free virtual = 14067
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2672.750 ; gain = 881.836 ; free physical = 6640 ; free virtual = 14067
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2672.758 ; gain = 1003.641 ; free physical = 6640 ; free virtual = 14067
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2672.758 ; gain = 0.000 ; free physical = 6803 ; free virtual = 14229
INFO: [Netlist 29-17] Analyzing 495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:44]
INFO: [Timing 38-2] Deriving generated clocks [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:44]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3015.660 ; gain = 318.898 ; free physical = 6517 ; free virtual = 13944
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/xdc/top_level.xdc]
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk7[0].OSERDESE2_dqs/CLK of ddr3_top/ddr3_phy_inst/genblk7[0].OSERDESE2_dqs.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk7[1].OSERDESE2_dqs/CLK of ddr3_top/ddr3_phy_inst/genblk7[1].OSERDESE2_dqs.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[0].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[0].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[10].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[10].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[11].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[11].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[12].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[12].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[13].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[13].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[14].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[14].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[15].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[15].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[1].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[1].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[2].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[2].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[3].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[3].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[4].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[4].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[5].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[5].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[6].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[6].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[7].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[7].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[8].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[8].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk5[9].ISERDESE2_data/CLKB of ddr3_top/ddr3_phy_inst/genblk5[9].ISERDESE2_data.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk7[0].ISERDESE2_dqs/CLKB of ddr3_top/ddr3_phy_inst/genblk7[0].ISERDESE2_dqs.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell OBUFDS_inst_i_1 driving pin ddr3_top/ddr3_phy_inst/genblk7[1].ISERDESE2_dqs/CLKB of ddr3_top/ddr3_phy_inst/genblk7[1].ISERDESE2_dqs.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[6].ISERDESE2_data at LOC ILOGIC_X1Y47,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[7].ISERDESE2_data at LOC ILOGIC_X1Y42,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[1].ISERDESE2_data at LOC ILOGIC_X1Y39,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk7[0].ISERDESE2_dqs at LOC ILOGIC_X1Y44,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[15].ISERDESE2_data at LOC ILOGIC_X1Y35,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[8].ISERDESE2_data at LOC ILOGIC_X1Y30,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk7[1].OSERDESE2_dqs at LOC OLOGIC_X1Y32,OSERDESE2.OSERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[11].ISERDESE2_data at LOC ILOGIC_X1Y33,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[10].ISERDESE2_data at LOC ILOGIC_X1Y27,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[5].ISERDESE2_data at LOC ILOGIC_X1Y38,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[0].ISERDESE2_data at LOC ILOGIC_X1Y45,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[9].ISERDESE2_data at LOC ILOGIC_X1Y34,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk7[1].ISERDESE2_dqs at LOC ILOGIC_X1Y32,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk7[0].OSERDESE2_dqs at LOC OLOGIC_X1Y44,OSERDESE2.OSERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[12].ISERDESE2_data at LOC ILOGIC_X1Y26,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[13].ISERDESE2_data at LOC ILOGIC_X1Y29,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[14].ISERDESE2_data at LOC ILOGIC_X1Y28,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[4].ISERDESE2_data at LOC ILOGIC_X1Y41,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[3].ISERDESE2_data at LOC ILOGIC_X1Y40,ISERDESE2.ISERDESE2
INFO: [Opt 31-229] Successfully replaced instance ddr3_top/ddr3_phy_inst/genblk5[2].ISERDESE2_data at LOC ILOGIC_X1Y46,ISERDESE2.ISERDESE2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.660 ; gain = 0.000 ; free physical = 6510 ; free virtual = 13936
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

Synth Design complete | Checksum: 20a4621c
INFO: [Common 17-83] Releasing license: Synthesis
296 Infos, 798 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 3015.695 ; gain = 1495.805 ; free physical = 6509 ; free virtual = 13936
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2403.355; main = 2403.355; forked = 333.706
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3552.785; main = 3015.664; forked = 963.844
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4 -hierarchical_min_primitive_count 0
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3015.695 ; gain = 0.000 ; free physical = 6519 ; free virtual = 13945

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 295fb91ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.695 ; gain = 0.000 ; free physical = 6519 ; free virtual = 13945

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 295fb91ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 295fb91ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
Phase 1 Initialization | Checksum: 295fb91ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 295fb91ba

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 295fb91ba

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
Phase 2 Timer Update And Timing Data Collection | Checksum: 295fb91ba

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 39 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25d25e03e

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
Retarget | Checksum: 25d25e03e
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 259bd5eb7

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
Constant propagation | Checksum: 259bd5eb7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
Phase 5 Sweep | Checksum: 23927135a

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3064.559 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
Sweep | Checksum: 23927135a
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 398 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23927135a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3096.574 ; gain = 32.016 ; free physical = 6426 ; free virtual = 13853
BUFG optimization | Checksum: 23927135a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23927135a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3096.574 ; gain = 32.016 ; free physical = 6426 ; free virtual = 13853
Shift Register Optimization | Checksum: 23927135a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23927135a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3096.574 ; gain = 32.016 ; free physical = 6426 ; free virtual = 13853
Post Processing Netlist | Checksum: 23927135a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 28a10f40d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3096.574 ; gain = 32.016 ; free physical = 6426 ; free virtual = 13853

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3096.574 ; gain = 0.000 ; free physical = 6426 ; free virtual = 13853
Phase 9.2 Verifying Netlist Connectivity | Checksum: 28a10f40d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3096.574 ; gain = 32.016 ; free physical = 6426 ; free virtual = 13853
Phase 9 Finalization | Checksum: 28a10f40d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3096.574 ; gain = 32.016 ; free physical = 6426 ; free virtual = 13853
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              26  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               1  |             398  |                                            150  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 28a10f40d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3096.574 ; gain = 32.016 ; free physical = 6426 ; free virtual = 13853

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 4 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 29513e0cc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6379 ; free virtual = 13806
Ending Power Optimization Task | Checksum: 29513e0cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3208.598 ; gain = 112.023 ; free physical = 6379 ; free virtual = 13806

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29513e0cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6379 ; free virtual = 13806

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6379 ; free virtual = 13806
Ending Netlist Obfuscation Task | Checksum: 2ca24ce0b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6379 ; free virtual = 13806
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3208.598 ; gain = 192.902 ; free physical = 6379 ; free virtual = 13806
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6384 ; free virtual = 13811
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22788672b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6384 ; free virtual = 13811
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6384 ; free virtual = 13811

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130ec167d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20cbefa88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6387 ; free virtual = 13814

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20cbefa88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6387 ; free virtual = 13814
Phase 1 Placer Initialization | Checksum: 20cbefa88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19261b70d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1abe6ef96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6387 ; free virtual = 13814

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1abe6ef96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6387 ; free virtual = 13814

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 130a1044c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6379 ; free virtual = 13806

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 19683308c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6381 ; free virtual = 13808

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 459 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 200 nets or LUTs. Breaked 0 LUT, combined 200 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6381 ; free virtual = 13808

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            200  |                   200  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            200  |                   200  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 169f455b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13809
Phase 2.5 Global Place Phase2 | Checksum: 1ff613434

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13809
Phase 2 Global Placement | Checksum: 1ff613434

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13809

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a58c59bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13809

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1368d9ca4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6383 ; free virtual = 13810

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 214409714

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6383 ; free virtual = 13810

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ad71bd2b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6383 ; free virtual = 13810

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25fffb59a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6383 ; free virtual = 13810

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26ff4cfbe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6383 ; free virtual = 13810

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2420dcd52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6383 ; free virtual = 13810
Phase 3 Detail Placement | Checksum: 2420dcd52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6383 ; free virtual = 13810

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23cc0d9f7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.493 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a2aa4696

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6384 ; free virtual = 13811
INFO: [Place 46-33] Processed net ddr3_top/ddr3_controller_inst/o_phy_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2481e0934

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6384 ; free virtual = 13811
Phase 4.1.1.1 BUFG Insertion | Checksum: 23cc0d9f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6384 ; free virtual = 13811

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.712. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27d19e828

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812
Phase 4.1 Post Commit Optimization | Checksum: 27d19e828

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27d19e828

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27d19e828

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812
Phase 4.3 Placer Reporting | Checksum: 27d19e828

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28a9c214b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812
Ending Placer Task | Checksum: 20b099f6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ea278b00 ConstDB: 0 ShapeSum: 7650e136 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 118cbc7 | NumContArr: ce625eb8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 254cd1fb9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 254cd1fb9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 254cd1fb9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6385 ; free virtual = 13812
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25b0f265a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.971  | TNS=0.000  | WHS=-0.391 | THS=-125.566|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2805a198b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7866
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7866
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2950f4e26

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2950f4e26

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 212121fb7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
Phase 4 Initial Routing | Checksum: 212121fb7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1396
 Number of Nodes with overlaps = 387
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.488  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1a455a25b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.488  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 177f99299

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
Phase 5 Rip-up And Reroute | Checksum: 177f99299

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 177f99299

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 177f99299

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
Phase 6 Delay and Skew Optimization | Checksum: 177f99299

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.581  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 22eac09b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
Phase 7 Post Hold Fix | Checksum: 22eac09b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.34792 %
  Global Horizontal Routing Utilization  = 3.08745 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 22eac09b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22eac09b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 282cbd810

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 282cbd810

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.621  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 209d1e741

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 24.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 219fc7690

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 219fc7690

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3208.598 ; gain = 0.000 ; free physical = 6386 ; free virtual = 13813
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/3a27d66554f0429d82abf89ebfb77f5e/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10339872 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 3307.672 ; gain = 99.074 ; free physical = 6225 ; free virtual = 13652
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 14:41:06 2025...
