// Seed: 3111337113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output supply0 id_2;
  output wire id_1;
  assign id_2 = -1;
  logic id_8;
  ;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    input wor id_4
    , id_21,
    input tri id_5,
    output supply0 id_6,
    input wire id_7,
    input uwire id_8,
    input wire id_9,
    input supply0 id_10,
    input wire id_11,
    input uwire id_12,
    output supply1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input wor id_16,
    input supply1 id_17,
    input tri id_18,
    output tri id_19
);
  wire id_22;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_22,
      id_21,
      id_21,
      id_22
  );
endmodule
