
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/VivadoProject/project_test/project_test.runs/gig_eth_pcs_pma_basex_v15_1_synth_1/gig_eth_pcs_pma_basex_v15_1.dcp' for cell 'infra/eth/phy'
INFO: [Project 1-454] Reading design checkpoint 'C:/VivadoProject/project_test/project_test.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp' for cell 'infra/eth/mac'
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_board.xdc] for cell 'infra/eth/phy'
Finished Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_board.xdc] for cell 'infra/eth/phy'
Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/synth/gig_eth_pcs_pma_basex_v15_1.xdc] for cell 'infra/eth/phy'
Finished Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/synth/gig_eth_pcs_pma_basex_v15_1.xdc] for cell 'infra/eth/phy'
Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'infra/eth/mac/U0'
Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Finished Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'infra/eth/mac/U0'
Sourcing Tcl File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/imports/ucf/kc705_basex.tcl]
Finished Sourcing Tcl File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/imports/ucf/kc705_basex.tcl]
Parsing XDC File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/new/pinplan.xdc]
Finished Parsing XDC File [C:/VivadoProject/project_test/project_test.srcs/constrs_1/new/pinplan.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/VivadoProject/project_test/project_test.runs/gig_eth_pcs_pma_basex_v15_1_synth_1/gig_eth_pcs_pma_basex_v15_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/VivadoProject/project_test/project_test.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp'
Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc:5]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.961 ; gain = 528.523
Finished Parsing XDC File [c:/VivadoProject/project_test/project_test.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'infra/eth/mac/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1053.961 ; gain = 860.344
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -771 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1053.961 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27f294762

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1053.961 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 670 cells.
Phase 2 Constant Propagation | Checksum: 1331253e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1053.961 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1795 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 597 unconnected cells.
Phase 3 Sweep | Checksum: 19e44f857

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1053.961 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19e44f857

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1053.961 ; gain = 0.000
Implement Debug Cores | Checksum: 1c1f16465
Logic Optimization | Checksum: 1c1f16465

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 11 Total Ports: 38
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 16040865f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1093.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16040865f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1093.953 ; gain = 39.992
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1093.953 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/VivadoProject/project_test/project_test.runs/impl_1/top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -771 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f066e705

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1093.953 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 89f1bb0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1093.953 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 89f1bb0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 89f1bb0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: c2b4c2ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c2ae727f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 20c295520

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 1f79f499f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1f79f499f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1fe01aba9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 24ae072b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 24ae072b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 24ae072b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2d8065129

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2d8065129

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 28c618c98

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 240017528

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 2174fd79d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1e66ef069

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 2770e5883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 2770e5883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 2770e5883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2770e5883

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 2770e5883

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 2770e5883

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1ab49def8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 16fe68e9f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1093.953 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.222. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 16fe68e9f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 16fe68e9f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 16fe68e9f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 16fe68e9f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 16fe68e9f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1093.953 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 2352f9ca9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1093.953 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2352f9ca9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1093.953 ; gain = 0.000
Ending Placer Task | Checksum: 2138b3ed4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1093.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1093.953 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1093.953 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1093.953 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -771 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cd08688f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:21 . Memory (MB): peak = 1333.066 ; gain = 206.391

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cd08688f

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1333.066 ; gain = 206.391

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cd08688f

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1341.605 ; gain = 214.930
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ce419e4e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:24 . Memory (MB): peak = 1376.750 ; gain = 250.074
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.147  | TNS=0      | WHS=-3.28  | THS=-214   |

Phase 2 Router Initialization | Checksum: 232c251eb

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1376.750 ; gain = 250.074

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 144a87c3f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:31 . Memory (MB): peak = 1387.496 ; gain = 260.820

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 798
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 225346355

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.622 | TNS=-0.622 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 4e24d4fb

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: a4d0ded0

Time (s): cpu = 00:02:21 ; elapsed = 00:01:55 . Memory (MB): peak = 1545.277 ; gain = 418.602
Phase 4.1.2 GlobIterForTiming | Checksum: 1ee7e9104

Time (s): cpu = 00:02:22 ; elapsed = 00:01:55 . Memory (MB): peak = 1545.277 ; gain = 418.602
Phase 4.1 Global Iteration 0 | Checksum: 1ee7e9104

Time (s): cpu = 00:02:22 ; elapsed = 00:01:55 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: c29b846c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:57 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0982| TNS=-0.0982| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 131c98b1b

Time (s): cpu = 00:02:24 ; elapsed = 00:01:57 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 166388821

Time (s): cpu = 00:02:25 ; elapsed = 00:01:57 . Memory (MB): peak = 1545.277 ; gain = 418.602
Phase 4.2.2 GlobIterForTiming | Checksum: 281a4645d

Time (s): cpu = 00:02:25 ; elapsed = 00:01:58 . Memory (MB): peak = 1545.277 ; gain = 418.602
Phase 4.2 Global Iteration 1 | Checksum: 281a4645d

Time (s): cpu = 00:02:25 ; elapsed = 00:01:58 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 103690252

Time (s): cpu = 00:02:30 ; elapsed = 00:02:03 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0478 | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: bb72a02a

Time (s): cpu = 00:02:31 ; elapsed = 00:02:03 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: b608e5a1

Time (s): cpu = 00:02:31 ; elapsed = 00:02:03 . Memory (MB): peak = 1545.277 ; gain = 418.602
Phase 4.3.2 GlobIterForTiming | Checksum: 229632b5b

Time (s): cpu = 00:02:31 ; elapsed = 00:02:04 . Memory (MB): peak = 1545.277 ; gain = 418.602
Phase 4.3 Global Iteration 2 | Checksum: 229632b5b

Time (s): cpu = 00:02:31 ; elapsed = 00:02:04 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 427451e3

Time (s): cpu = 00:02:34 ; elapsed = 00:02:06 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0478 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 63bd53c9

Time (s): cpu = 00:02:34 ; elapsed = 00:02:06 . Memory (MB): peak = 1545.277 ; gain = 418.602
Phase 4 Rip-up And Reroute | Checksum: 63bd53c9

Time (s): cpu = 00:02:34 ; elapsed = 00:02:06 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 74830dad

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0478 | TNS=0      | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1ba9b8452

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1ba9b8452

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2387c18c7

Time (s): cpu = 00:02:36 ; elapsed = 00:02:07 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0658 | TNS=0      | WHS=-0.999 | THS=-13.8  |

Phase 7 Post Hold Fix | Checksum: 11345d550

Time (s): cpu = 00:02:51 ; elapsed = 00:02:16 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.450238 %
  Global Horizontal Routing Utilization  = 0.476077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1997554fc

Time (s): cpu = 00:02:51 ; elapsed = 00:02:16 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1997554fc

Time (s): cpu = 00:02:51 ; elapsed = 00:02:16 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 13c410a2b

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1545.277 ; gain = 418.602

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 13c410a2b

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0658 | TNS=0      | WHS=-0.999 | THS=-0.999 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 13c410a2b

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:17 . Memory (MB): peak = 1545.277 ; gain = 418.602
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:19 . Memory (MB): peak = 1545.277 ; gain = 451.324
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1545.277 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/VivadoProject/project_test/project_test.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets infra/clocks/rsto_eth]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 09 13:27:37 2017...

*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/impl_1/.Xil/Vivado-5448-DAQ-PC/dcp/top_early.xdc]
Finished Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/impl_1/.Xil/Vivado-5448-DAQ-PC/dcp/top_early.xdc]
Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/impl_1/.Xil/Vivado-5448-DAQ-PC/dcp/top.xdc]
Finished Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/impl_1/.Xil/Vivado-5448-DAQ-PC/dcp/top.xdc]
Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/impl_1/.Xil/Vivado-5448-DAQ-PC/dcp/top_late.xdc]
Finished Parsing XDC File [C:/VivadoProject/project_test/project_test.runs/impl_1/.Xil/Vivado-5448-DAQ-PC/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 530.906 ; gain = 7.094
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 530.906 ; gain = 7.094
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 530.906 ; gain = 352.348
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -771 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:16 ; elapsed = 00:01:15 . Memory (MB): peak = 923.652 ; gain = 392.746
INFO: [Common 17-206] Exiting Vivado at Thu Feb 09 13:31:34 2017...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 215.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Jason/Desktop/project_test/project_test.runs/impl_1/.Xil/Vivado-12492-Shinsekai/dcp/top_early.xdc]
Finished Parsing XDC File [C:/Users/Jason/Desktop/project_test/project_test.runs/impl_1/.Xil/Vivado-12492-Shinsekai/dcp/top_early.xdc]
Parsing XDC File [C:/Users/Jason/Desktop/project_test/project_test.runs/impl_1/.Xil/Vivado-12492-Shinsekai/dcp/top.xdc]
Finished Parsing XDC File [C:/Users/Jason/Desktop/project_test/project_test.runs/impl_1/.Xil/Vivado-12492-Shinsekai/dcp/top.xdc]
Parsing XDC File [C:/Users/Jason/Desktop/project_test/project_test.runs/impl_1/.Xil/Vivado-12492-Shinsekai/dcp/top_late.xdc]
Finished Parsing XDC File [C:/Users/Jason/Desktop/project_test/project_test.runs/impl_1/.Xil/Vivado-12492-Shinsekai/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 577.953 ; gain = 4.055
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 577.953 ; gain = 4.055
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with  build 1034051
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 578.922 ; gain = 368.984
Command: write_bitstream -force -no_partial_bitfile top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'temac_gbe_v9_0' (tri_mode_ethernet_mac_v8_3) was generated with multiple features:
        IP feature '10_100_mb_eth_mac@2014.10' was enabled using a hardware_evaluation license.
        IP feature 'eth_avb_endpoint@2014.10' was enabled using a design_linking license.
        IP feature 'tri_mode_eth_mac@2014.10' was enabled using a hardware_evaluation license.

Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1153.969 ; gain = 575.047
INFO: [Common 17-206] Exiting Vivado at Thu Feb 09 14:25:35 2017...
