ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jun 07, 2022 at 21:06:30 CST
ncverilog
	tb.v
	SW.v
	+define+tb1
Recompiling... reason: file './SW.v' is newer than expected.
	expected: Tue Jun  7 21:05:49 2022
	actual:   Tue Jun  7 21:06:21 2022
file: SW.v
	module worklib.SW:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.SW:v <0x3f712c0e>
			streams:  25, words: 16623
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  4       3
		Registers:               78      74
		Scalar wires:             4       -
		Vectored wires:          67       -
		Always blocks:           10       9
		Initial blocks:           8       8
		Cont. assignments:        0       4
		Pseudo assignments:      15      15
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
./dat/ref1.dat, ./dat/query1.dat and ./dat/golden1.dat were used for this simulation.
I =   0, D =  -2, H =   0, index_i =          1, index_j =          2, H_previous =   2


-------------- The test result is ..... FAIL --------------

------------------ Simulation stop here. ------------------
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

   correct answer:  max= 40, pos_ref= 64, pos_query= 32

   but your answer: max=  x, pos_ref=  x, pos_query=  x

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
   total cycle:        3141
Simulation complete via $finish(1) at time 31420 NS + 0
./tb.v:144           $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jun 07, 2022 at 21:06:34 CST  (total: 00:00:04)
