// Seed: 1730473394
module module_0 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2
);
  always begin : LABEL_0
    id_0 = id_1 ~^ 1;
  end
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    output tri id_6,
    input tri id_7,
    input supply1 id_8,
    input tri1 id_9
    , id_24,
    input tri1 id_10,
    input uwire id_11,
    input tri0 id_12
    , id_25,
    output tri id_13,
    input wor id_14,
    input tri id_15,
    input supply0 id_16,
    output wor id_17,
    output tri0 id_18
    , id_26,
    input tri id_19,
    input tri1 id_20,
    output tri1 id_21,
    input wire id_22
);
  assign id_6 = id_9 ^ 1 ? id_15 : 1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_5
  );
endmodule
