#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  8 16:18:44 2023
# Process ID: 99356
# Current directory: C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent111008 C:\Users\BaSO4\Desktop\study\2023-2024\project\project\muxnto1\muxnto1.xpr
# Log file: C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1/vivado.log
# Journal file: C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1/muxnto1.xpr
update_compile_order -fileset sources_1
close_project
create_project reg8 C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8 -part xc7a100tfgg484-1
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/BaSO4/Desktop/IPpackage/xilinx.com_user_dffe_1.0 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:dffe:1.0 dffe_0
endgroup
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
set_property location {1 78 132} [get_bd_cells dffe_2]
set_property location {1 76 278} [get_bd_cells dffe_3]
set_property location {1 78 427} [get_bd_cells dffe_4]
set_property location {1 54 576} [get_bd_cells dffe_5]
set_property location {1 24 721} [get_bd_cells dffe_6]
set_property location {1 30 846} [get_bd_cells dffe_7]
startgroup
make_bd_pins_external  [get_bd_cells dffe_0]
make_bd_intf_pins_external  [get_bd_cells dffe_0]
endgroup
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_1/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_2/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_3/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_4/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_5/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_6/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_7/WEN]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_1/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_2/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_3/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_4/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_5/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_6/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_7/CLR]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_7/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_1/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_2/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_3/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_4/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_5/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_6/CLK]
set_property name CLK [get_bd_ports CLK_0]
set_property name CLR [get_bd_ports CLR_0]
set_property name WEN [get_bd_ports WEN_0]
startgroup
make_bd_pins_external  [get_bd_cells dffe_1]
make_bd_intf_pins_external  [get_bd_cells dffe_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_2]
make_bd_intf_pins_external  [get_bd_cells dffe_2]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_3]
make_bd_intf_pins_external  [get_bd_cells dffe_3]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_4]
make_bd_intf_pins_external  [get_bd_cells dffe_4]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_5]
make_bd_intf_pins_external  [get_bd_cells dffe_5]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_6]
make_bd_intf_pins_external  [get_bd_cells dffe_6]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_7]
make_bd_intf_pins_external  [get_bd_cells dffe_7]
endgroup
make_wrapper -files [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target Simulation [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files -ipstatic_source_dir C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/modelsim} {questa=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/questa} {riviera=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/riviera} {activehdl=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
close_sim
launch_simulation
source design_1_wrapper.tcl
close_sim
launch_simulation
source design_1_wrapper.tcl
close_sim
