Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun  9 19:07:33 2024
| Host         : Satish-HP-Pav running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mkCSK32_timing_summary_routed.rpt -pb mkCSK32_timing_summary_routed.pb -rpx mkCSK32_timing_summary_routed.rpx -warn_on_violation
| Design       : mkCSK32
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.910        0.000                      0                   65        0.238        0.000                      0                   65        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.910        0.000                      0                   65        0.238        0.000                      0                   65        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.399ns (33.978%)  route 4.662ns (66.023%))
  Logic Levels:           14  (LUT3=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 13.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.250     8.124    result[22]_i_4_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.229 r  result[27]_i_6/O
                         net (fo=1, routed)           0.370     8.599    result[27]_i_6_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.704 r  result[27]_i_4/O
                         net (fo=2, routed)           0.122     8.826    result[27]_i_4_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.931 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.276    result[27]_i_3_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     9.381 r  result[27]_i_2/O
                         net (fo=2, routed)           0.310     9.691    result[27]_i_2_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108     9.799 r  result[29]_i_2/O
                         net (fo=3, routed)           0.348    10.146    result[29]_i_2_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.267    10.413 r  result[32]_i_3/O
                         net (fo=2, routed)           0.455    10.869    result[32]_i_3_n_0
    SLICE_X59Y31         LUT3 (Prop_lut3_I0_O)        0.264    11.133 r  result[30]_i_1/O
                         net (fo=1, routed)           0.000    11.133    result_D_IN[30]
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322    13.742    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/C
                         clock pessimism              0.304    14.046    
                         clock uncertainty           -0.035    14.011    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)        0.032    14.043    result_reg[30]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 2.420ns (34.173%)  route 4.662ns (65.827%))
  Logic Levels:           14  (LUT5=6 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 13.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.250     8.124    result[22]_i_4_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.229 r  result[27]_i_6/O
                         net (fo=1, routed)           0.370     8.599    result[27]_i_6_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.704 r  result[27]_i_4/O
                         net (fo=2, routed)           0.122     8.826    result[27]_i_4_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.931 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.276    result[27]_i_3_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     9.381 r  result[27]_i_2/O
                         net (fo=2, routed)           0.310     9.691    result[27]_i_2_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108     9.799 r  result[29]_i_2/O
                         net (fo=3, routed)           0.348    10.146    result[29]_i_2_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.267    10.413 r  result[32]_i_3/O
                         net (fo=2, routed)           0.455    10.869    result[32]_i_3_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.285    11.154 r  result[32]_i_2/O
                         net (fo=1, routed)           0.000    11.154    result_D_IN[32]
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.322    13.742    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/C
                         clock pessimism              0.304    14.046    
                         clock uncertainty           -0.035    14.011    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)        0.069    14.080    result_reg[32]
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 2.135ns (32.317%)  route 4.472ns (67.684%))
  Logic Levels:           13  (LUT5=5 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.250     8.124    result[22]_i_4_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.229 r  result[27]_i_6/O
                         net (fo=1, routed)           0.370     8.599    result[27]_i_6_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.704 r  result[27]_i_4/O
                         net (fo=2, routed)           0.122     8.826    result[27]_i_4_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.931 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.276    result[27]_i_3_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     9.381 r  result[27]_i_2/O
                         net (fo=2, routed)           0.310     9.691    result[27]_i_2_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108     9.799 r  result[29]_i_2/O
                         net (fo=3, routed)           0.348    10.146    result[29]_i_2_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.267    10.413 r  result[29]_i_1/O
                         net (fo=1, routed)           0.265    10.678    result_D_IN[29]
    SLICE_X61Y29         FDRE                                         r  result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320    13.740    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[29]/C
                         clock pessimism              0.304    14.044    
                         clock uncertainty           -0.035    14.009    
    SLICE_X61Y29         FDRE (Setup_fdre_C_D)       -0.047    13.962    result_reg[29]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 2.075ns (31.407%)  route 4.532ns (68.593%))
  Logic Levels:           14  (LUT5=3 LUT6=11)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 13.744 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.250     8.124    result[22]_i_4_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.229 r  result[27]_i_6/O
                         net (fo=1, routed)           0.370     8.599    result[27]_i_6_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.704 r  result[27]_i_4/O
                         net (fo=2, routed)           0.364     9.068    result[27]_i_4_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.105     9.173 r  result[31]_i_6/O
                         net (fo=1, routed)           0.327     9.500    result[31]_i_6_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.105     9.605 r  result[31]_i_4/O
                         net (fo=1, routed)           0.249     9.853    result[31]_i_4_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.105     9.958 r  result[31]_i_3/O
                         net (fo=1, routed)           0.121    10.080    result[31]_i_3_n_0
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.105    10.185 r  result[31]_i_2/O
                         net (fo=1, routed)           0.389    10.574    result[31]_i_2_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.105    10.679 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000    10.679    result[31]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.324    13.744    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  result_reg[31]/C
                         clock pessimism              0.304    14.048    
                         clock uncertainty           -0.035    14.013    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.072    14.085    result_reg[31]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 2.209ns (33.737%)  route 4.339ns (66.263%))
  Logic Levels:           12  (LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.384     8.258    result[22]_i_4_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.105     8.363 r  result[22]_i_3/O
                         net (fo=1, routed)           0.329     8.692    result[22]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.797 r  result[22]_i_2/O
                         net (fo=2, routed)           0.491     9.288    result[22]_i_2_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I4_O)        0.108     9.396 r  result[24]_i_2/O
                         net (fo=3, routed)           0.219     9.615    result[24]_i_2_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I4_O)        0.277     9.892 r  result[26]_i_2/O
                         net (fo=2, routed)           0.454    10.346    result[26]_i_2_n_0
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.274    10.620 r  result[25]_i_1/O
                         net (fo=1, routed)           0.000    10.620    result_D_IN[25]
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.032    14.029    result_reg[25]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 2.212ns (33.768%)  route 4.339ns (66.233%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.384     8.258    result[22]_i_4_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.105     8.363 r  result[22]_i_3/O
                         net (fo=1, routed)           0.329     8.692    result[22]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.797 r  result[22]_i_2/O
                         net (fo=2, routed)           0.491     9.288    result[22]_i_2_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I4_O)        0.108     9.396 r  result[24]_i_2/O
                         net (fo=3, routed)           0.219     9.615    result[24]_i_2_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I4_O)        0.277     9.892 r  result[26]_i_2/O
                         net (fo=2, routed)           0.454    10.346    result[26]_i_2_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.277    10.623 r  result[26]_i_1/O
                         net (fo=1, routed)           0.000    10.623    result_D_IN[26]
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.069    14.066    result_reg[26]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.933ns (31.035%)  route 4.296ns (68.965%))
  Logic Levels:           11  (LUT5=5 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 13.744 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.384     8.258    result[22]_i_4_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.105     8.363 r  result[22]_i_3/O
                         net (fo=1, routed)           0.329     8.692    result[22]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.797 r  result[22]_i_2/O
                         net (fo=2, routed)           0.491     9.288    result[22]_i_2_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I4_O)        0.108     9.396 r  result[24]_i_2/O
                         net (fo=3, routed)           0.219     9.615    result[24]_i_2_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.275     9.890 r  result[24]_i_1/O
                         net (fo=1, routed)           0.411    10.300    result_D_IN[24]
    SLICE_X63Y32         FDRE                                         r  result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.324    13.744    CLK_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  result_reg[24]/C
                         clock pessimism              0.289    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)       -0.032    13.966    result_reg[24]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.135ns (34.241%)  route 4.100ns (65.759%))
  Logic Levels:           13  (LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 13.741 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.250     8.124    result[22]_i_4_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.229 r  result[27]_i_6/O
                         net (fo=1, routed)           0.370     8.599    result[27]_i_6_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.704 r  result[27]_i_4/O
                         net (fo=2, routed)           0.122     8.826    result[27]_i_4_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.931 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.276    result[27]_i_3_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     9.381 r  result[27]_i_2/O
                         net (fo=2, routed)           0.310     9.691    result[27]_i_2_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.108     9.799 r  result[29]_i_2/O
                         net (fo=3, routed)           0.242    10.040    result[29]_i_2_n_0
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.267    10.307 r  result[28]_i_1/O
                         net (fo=1, routed)           0.000    10.307    result_D_IN[28]
    SLICE_X61Y30         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321    13.741    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[28]/C
                         clock pessimism              0.304    14.045    
                         clock uncertainty           -0.035    14.010    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.030    14.040    result_reg[28]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.865ns (30.569%)  route 4.236ns (69.431%))
  Logic Levels:           12  (LUT5=4 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.351     7.544    result[17]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.105     7.649 r  result[22]_i_6/O
                         net (fo=1, routed)           0.120     7.769    result[22]_i_6_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.105     7.874 r  result[22]_i_4/O
                         net (fo=2, routed)           0.250     8.124    result[22]_i_4_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.105     8.229 r  result[27]_i_6/O
                         net (fo=1, routed)           0.370     8.599    result[27]_i_6_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105     8.704 r  result[27]_i_4/O
                         net (fo=2, routed)           0.122     8.826    result[27]_i_4_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     8.931 r  result[27]_i_3/O
                         net (fo=1, routed)           0.344     9.276    result[27]_i_3_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.105     9.381 r  result[27]_i_2/O
                         net (fo=2, routed)           0.310     9.691    result[27]_i_2_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.105     9.796 r  result[27]_i_1/O
                         net (fo=1, routed)           0.377    10.173    result_D_IN[27]
    SLICE_X63Y31         FDRE                                         r  result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[27]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)       -0.042    13.955    result_reg[27]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 2.017ns (33.579%)  route 3.990ns (66.421%))
  Logic Levels:           10  (LUT3=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  in1_reg[1]/Q
                         net (fo=2, routed)           0.968     5.473    in1_reg_n_0_[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.118     5.591 r  result[3]_i_2/O
                         net (fo=4, routed)           0.245     5.836    result[3]_i_2_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.264     6.100 r  result[12]_i_6/O
                         net (fo=1, routed)           0.204     6.304    result[12]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.409 r  result[12]_i_4/O
                         net (fo=2, routed)           0.343     6.752    result[12]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.105     6.857 r  result[17]_i_6/O
                         net (fo=1, routed)           0.231     7.088    result[17]_i_6_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.193 r  result[17]_i_4/O
                         net (fo=2, routed)           0.240     7.433    result[17]_i_4_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.105     7.538 r  result[17]_i_3/O
                         net (fo=1, routed)           0.355     7.894    result[17]_i_3_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I4_O)        0.105     7.999 r  result[17]_i_2/O
                         net (fo=2, routed)           0.472     8.471    result[17]_i_2_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.125     8.596 r  result[19]_i_2/O
                         net (fo=3, routed)           0.490     9.086    result[19]_i_2_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.285     9.371 r  result[21]_i_2/O
                         net (fo=2, routed)           0.441     9.812    result[21]_i_2_n_0
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.267    10.079 r  result[20]_i_1/O
                         net (fo=1, routed)           0.000    10.079    result_D_IN[20]
    SLICE_X62Y31         FDRE                                         r  result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[20]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.030    14.027    result_reg[20]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  3.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 in1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.316%)  route 0.156ns (45.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.412    CLK_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  in1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  in1_reg[6]/Q
                         net (fo=4, routed)           0.156     1.710    in1_reg_n_0_[6]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.755 r  result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.755    result_D_IN[6]
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/C
                         clock pessimism             -0.500     1.425    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.091     1.516    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 in2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.190%)  route 0.181ns (48.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  in2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  in2_reg[31]/Q
                         net (fo=3, routed)           0.181     1.736    p_0_in[7]
    SLICE_X59Y31         LUT5 (Prop_lut5_I0_O)        0.049     1.785 r  result[32]_i_2/O
                         net (fo=1, routed)           0.000     1.785    result_D_IN[32]
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/C
                         clock pessimism             -0.500     1.427    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.107     1.534    result_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 in2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.771%)  route 0.203ns (52.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  in2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  in2_reg[31]/Q
                         net (fo=3, routed)           0.203     1.759    p_0_in[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000     1.804    result[31]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  result_reg[31]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.120     1.549    result_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 in2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.851%)  route 0.152ns (42.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  in2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.575 r  in2_reg[28]/Q
                         net (fo=4, routed)           0.152     1.727    p_0_in[4]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.772 r  result[28]_i_1/O
                         net (fo=1, routed)           0.000     1.772    result_D_IN[28]
    SLICE_X61Y30         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.854     1.926    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[28]/C
                         clock pessimism             -0.500     1.426    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091     1.517    result_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 in1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.490%)  route 0.182ns (49.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  in1_reg[2]/Q
                         net (fo=4, routed)           0.182     1.740    in1_reg_n_0_[2]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  result[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    result_D_IN[2]
    SLICE_X59Y31         FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[2]/C
                         clock pessimism             -0.500     1.427    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.091     1.518    result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 in2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.187ns (45.200%)  route 0.227ns (54.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  in2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in2_reg[20]/Q
                         net (fo=4, routed)           0.227     1.781    p_0_in0_in[4]
    SLICE_X62Y31         LUT5 (Prop_lut5_I2_O)        0.046     1.827 r  result[21]_i_1/O
                         net (fo=1, routed)           0.000     1.827    result_D_IN[21]
    SLICE_X62Y31         FDRE                                         r  result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[21]/C
                         clock pessimism             -0.480     1.449    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.107     1.556    result_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 in2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.067%)  route 0.227ns (54.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  in2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  in2_reg[20]/Q
                         net (fo=4, routed)           0.227     1.781    p_0_in0_in[4]
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  result[20]_i_1/O
                         net (fo=1, routed)           0.000     1.826    result_D_IN[20]
    SLICE_X62Y31         FDRE                                         r  result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[20]/C
                         clock pessimism             -0.480     1.449    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091     1.540    result_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 in2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.656%)  route 0.221ns (51.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  in2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.578 r  in2_reg[23]/Q
                         net (fo=5, routed)           0.221     1.799    p_0_in0_in[7]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  result[23]_i_1/O
                         net (fo=1, routed)           0.000     1.844    result_D_IN[23]
    SLICE_X63Y32         FDRE                                         r  result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.930    CLK_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  result_reg[23]/C
                         clock pessimism             -0.480     1.450    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.092     1.542    result_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 in1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.184ns (43.551%)  route 0.238ns (56.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  in1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  in1_reg[16]/Q
                         net (fo=4, routed)           0.238     1.796    p_1_in1_in[0]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.043     1.839 r  result[16]_i_1/O
                         net (fo=1, routed)           0.000     1.839    result_D_IN[16]
    SLICE_X58Y33         FDRE                                         r  result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  result_reg[16]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.107     1.536    result_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 in1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.326%)  route 0.224ns (54.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  in1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  in1_reg[13]/Q
                         net (fo=5, routed)           0.224     1.782    p_1_in3_in[5]
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.827 r  result[13]_i_1/O
                         net (fo=1, routed)           0.000     1.827    result_D_IN[13]
    SLICE_X58Y33         FDRE                                         r  result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  result_reg[13]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.091     1.520    result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   available_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   available_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   cin_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   in1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   in1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   in1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   in1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y34   in1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   in1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   available_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   available_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   in1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   in1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   available_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   available_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   available_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   cin_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   in1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   in1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   in1_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 2.821ns (41.515%)  route 3.975ns (58.485%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  in2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.451 r  in2_reg[31]/Q
                         net (fo=3, routed)           0.836     5.287    p_0_in[7]
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.105     5.392 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.138     8.531    overflow_OBUF
    M14                  OBUF (Prop_obuf_I_O)         2.337    10.868 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    10.868    overflow
    M14                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 2.831ns (48.123%)  route 3.052ns (51.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.348     4.419 r  result_reg[32]/Q
                         net (fo=1, routed)           3.052     7.471    return_carry_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.483     9.953 r  return_carry_OBUF_inst/O
                         net (fo=0)                   0.000     9.953    return_carry
    L18                                                               r  return_carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 available_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.554ns  (logic 2.782ns (50.101%)  route 2.771ns (49.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.368     4.011    CLK_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  available_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.433     4.444 r  available_reg_lopt_replica/Q
                         net (fo=1, routed)           2.771     7.215    available_reg_lopt_replica_1
    M16                  OBUF (Prop_obuf_I_O)         2.349     9.564 r  RDY_overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.564    RDY_overflow
    M16                                                               r  RDY_overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.078ns  (logic 2.716ns (53.474%)  route 2.363ns (46.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.379     4.450 r  result_reg[2]/Q
                         net (fo=1, routed)           2.363     6.813    return_sum_OBUF[2]
    U7                   OBUF (Prop_obuf_I_O)         2.337     9.149 r  return_sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.149    return_sum[2]
    U7                                                                r  return_sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 2.695ns (54.459%)  route 2.254ns (45.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.427     4.070    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.379     4.449 r  result_reg[0]/Q
                         net (fo=1, routed)           2.254     6.703    return_sum_OBUF[0]
    P7                   OBUF (Prop_obuf_I_O)         2.316     9.019 r  return_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.019    return_sum[0]
    P7                                                                r  return_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.910ns  (logic 2.717ns (55.343%)  route 2.193ns (44.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.379     4.450 r  result_reg[3]/Q
                         net (fo=1, routed)           2.193     6.643    return_sum_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         2.338     8.981 r  return_sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.981    return_sum[3]
    R6                                                                r  return_sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.906ns  (logic 2.704ns (55.107%)  route 2.202ns (44.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426     4.069    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.379     4.448 r  result_reg[5]/Q
                         net (fo=1, routed)           2.202     6.650    return_sum_OBUF[5]
    T5                   OBUF (Prop_obuf_I_O)         2.325     8.975 r  return_sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.975    return_sum[5]
    T5                                                                r  return_sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.893ns  (logic 2.844ns (58.125%)  route 2.049ns (41.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430     4.073    CLK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.348     4.421 r  result_reg[16]/Q
                         net (fo=1, routed)           2.049     6.470    return_sum_OBUF[16]
    V5                   OBUF (Prop_obuf_I_O)         2.496     8.966 r  return_sum_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.966    return_sum[16]
    V5                                                                r  return_sum[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.895ns  (logic 2.703ns (55.228%)  route 2.191ns (44.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426     4.069    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.379     4.448 r  result_reg[6]/Q
                         net (fo=1, routed)           2.191     6.639    return_sum_OBUF[6]
    T6                   OBUF (Prop_obuf_I_O)         2.324     8.964 r  return_sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.964    return_sum[6]
    T6                                                                r  return_sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.844ns  (logic 2.718ns (56.108%)  route 2.126ns (43.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.379     4.450 r  result_reg[1]/Q
                         net (fo=1, routed)           2.126     6.576    return_sum_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         2.339     8.915 r  return_sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.915    return_sum[1]
    U6                                                                r  return_sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.571ns  (logic 1.254ns (79.825%)  route 0.317ns (20.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.413    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  result_reg[30]/Q
                         net (fo=1, routed)           0.317     1.871    return_sum_OBUF[30]
    N5                   OBUF (Prop_obuf_I_O)         1.113     2.984 r  return_sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.984    return_sum[30]
    N5                                                                r  return_sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.576ns  (logic 1.251ns (79.397%)  route 0.325ns (20.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  result_reg[29]/Q
                         net (fo=1, routed)           0.325     1.877    return_sum_OBUF[29]
    N4                   OBUF (Prop_obuf_I_O)         1.110     2.987 r  return_sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.987    return_sum[29]
    N4                                                                r  return_sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 1.268ns (78.749%)  route 0.342ns (21.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[27]/Q
                         net (fo=1, routed)           0.342     1.897    return_sum_OBUF[27]
    P1                   OBUF (Prop_obuf_I_O)         1.127     3.025 r  return_sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.025    return_sum[27]
    P1                                                                r  return_sum[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.263ns (76.684%)  route 0.384ns (23.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.412    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  result_reg[28]/Q
                         net (fo=1, routed)           0.384     1.937    return_sum_OBUF[28]
    P2                   OBUF (Prop_obuf_I_O)         1.122     3.059 r  return_sum_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.059    return_sum[28]
    P2                                                                r  return_sum[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.254ns (74.946%)  route 0.419ns (25.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[25]/Q
                         net (fo=1, routed)           0.419     1.974    return_sum_OBUF[25]
    R1                   OBUF (Prop_obuf_I_O)         1.113     3.087 r  return_sum_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.087    return_sum[25]
    R1                                                                r  return_sum[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.285ns (75.987%)  route 0.406ns (24.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  result_reg[31]/Q
                         net (fo=3, routed)           0.406     1.985    return_sum_OBUF[31]
    N2                   OBUF (Prop_obuf_I_O)         1.121     3.106 r  return_sum_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.106    return_sum[31]
    N2                                                                r  return_sum[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.293ns (76.067%)  route 0.407ns (23.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  result_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.128     1.542 r  result_reg[26]/Q
                         net (fo=1, routed)           0.407     1.949    return_sum_OBUF[26]
    R2                   OBUF (Prop_obuf_I_O)         1.165     3.114 r  return_sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.114    return_sum[26]
    R2                                                                r  return_sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.261ns (73.131%)  route 0.463ns (26.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  result_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[22]/Q
                         net (fo=1, routed)           0.463     2.019    return_sum_OBUF[22]
    T1                   OBUF (Prop_obuf_I_O)         1.120     3.139 r  return_sum_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.139    return_sum[22]
    T1                                                                r  return_sum[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.293ns (73.814%)  route 0.459ns (26.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  result_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.128     1.543 r  result_reg[24]/Q
                         net (fo=1, routed)           0.459     2.002    return_sum_OBUF[24]
    R3                   OBUF (Prop_obuf_I_O)         1.165     3.166 r  return_sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.166    return_sum[24]
    R3                                                                r  return_sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.251ns (71.099%)  route 0.509ns (28.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  result_reg[23]/Q
                         net (fo=1, routed)           0.509     2.065    return_sum_OBUF[23]
    T2                   OBUF (Prop_obuf_I_O)         1.110     3.175 r  return_sum_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.175    return_sum[23]
    T2                                                                r  return_sum[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.249ns  (logic 0.975ns (18.569%)  route 4.274ns (81.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.706     5.249    p_0_in__0
    SLICE_X58Y29         FDRE                                         r  result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  result_reg[10]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.249ns  (logic 0.975ns (18.569%)  route 4.274ns (81.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.706     5.249    p_0_in__0
    SLICE_X58Y29         FDRE                                         r  result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  result_reg[11]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.975ns (18.583%)  route 4.270ns (81.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.702     5.245    p_0_in__0
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  result_reg[6]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.975ns (18.583%)  route 4.270ns (81.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.702     5.245    p_0_in__0
    SLICE_X59Y29         FDRE                                         r  result_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  result_reg[8]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.975ns (19.286%)  route 4.079ns (80.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.511     5.054    p_0_in__0
    SLICE_X57Y32         FDRE                                         r  in2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.257     3.677    CLK_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  in2_reg[15]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 0.975ns (19.479%)  route 4.029ns (80.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.460     5.003    p_0_in__0
    SLICE_X60Y28         FDRE                                         r  in2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.318     3.738    CLK_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  in2_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.975ns (19.546%)  route 4.012ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.443     4.986    p_0_in__0
    SLICE_X60Y29         FDRE                                         r  in2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  in2_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.975ns (19.546%)  route 4.012ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.443     4.986    p_0_in__0
    SLICE_X60Y29         FDRE                                         r  in2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  in2_reg[25]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.975ns (19.546%)  route 4.012ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.443     4.986    p_0_in__0
    SLICE_X60Y29         FDRE                                         r  in2_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  in2_reg[28]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.975ns (19.546%)  route 4.012ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.568     3.438    RST_N_IBUF
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.105     3.543 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.443     4.986    p_0_in__0
    SLICE_X61Y29         FDRE                                         r  result_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.166ns (12.328%)  route 1.179ns (87.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.179     1.345    EN_start_IBUF
    SLICE_X57Y29         FDRE                                         r  in1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.898    CLK_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  in1_reg[8]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.166ns (12.328%)  route 1.179ns (87.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.179     1.345    EN_start_IBUF
    SLICE_X57Y29         FDRE                                         r  in2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.898    CLK_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  in2_reg[11]/C

Slack:                    inf
  Source:                 start_in2[30]
                            (input port)
  Destination:            in2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.159ns (11.562%)  route 1.217ns (88.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  start_in2[30] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[30]
    P18                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  start_in2_IBUF[30]_inst/O
                         net (fo=1, routed)           1.217     1.376    start_in2_IBUF[30]
    SLICE_X58Y31         FDRE                                         r  in2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  in2_reg[30]/C

Slack:                    inf
  Source:                 start_in2[29]
                            (input port)
  Destination:            in2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.167ns (12.160%)  route 1.210ns (87.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  start_in2[29] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[29]
    R18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  start_in2_IBUF[29]_inst/O
                         net (fo=1, routed)           1.210     1.377    start_in2_IBUF[29]
    SLICE_X59Y30         FDRE                                         r  in2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.854     1.926    CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  in2_reg[29]/C

Slack:                    inf
  Source:                 start_cin
                            (input port)
  Destination:            cin_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.172ns (12.383%)  route 1.215ns (87.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  start_cin (IN)
                         net (fo=0)                   0.000     0.000    start_cin
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  start_cin_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.387    start_cin_IBUF
    SLICE_X61Y34         FDRE                                         r  cin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.930    CLK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  cin_reg/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.166ns (11.935%)  route 1.223ns (88.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.223     1.389    EN_start_IBUF
    SLICE_X57Y30         FDRE                                         r  in1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.899    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  in1_reg[7]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.166ns (11.935%)  route 1.223ns (88.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.223     1.389    EN_start_IBUF
    SLICE_X57Y30         FDRE                                         r  in2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.899    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  in2_reg[16]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.166ns (11.935%)  route 1.223ns (88.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.223     1.389    EN_start_IBUF
    SLICE_X57Y30         FDRE                                         r  in2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.899    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  in2_reg[27]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.166ns (11.935%)  route 1.223ns (88.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.223     1.389    EN_start_IBUF
    SLICE_X57Y30         FDRE                                         r  in2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.899    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  in2_reg[2]/C

Slack:                    inf
  Source:                 start_in2[25]
                            (input port)
  Destination:            in2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.154ns (11.067%)  route 1.237ns (88.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  start_in2[25] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[25]
    P16                  IBUF (Prop_ibuf_I_O)         0.154     0.154 r  start_in2_IBUF[25]_inst/O
                         net (fo=1, routed)           1.237     1.391    start_in2_IBUF[25]
    SLICE_X60Y29         FDRE                                         r  in2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  in2_reg[25]/C





