{
  "slice[0].ifg[0].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[0].ifg[0].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[0].ifg[0].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[0].ifg[0].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[0].ifg[0].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[0].ifg[0].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[0].ifg[0].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[0].ifg[0].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[0].ifg[0].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[0].ifg[0].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[0].ifg[0].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[0].ifg[0].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[0].ifg[0].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[0].ifg[0].sch.general_interrupt_register_mask": 1,
  "slice[0].ifg[1].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[0].ifg[1].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[0].ifg[1].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[0].ifg[1].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[0].ifg[1].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[0].ifg[1].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[0].ifg[1].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[0].ifg[1].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[0].ifg[1].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[0].ifg[1].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[0].ifg[1].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[0].ifg[1].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[0].ifg[1].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[0].ifg[1].sch.general_interrupt_register_mask": 1,
  "slice[0].npu.rxpp_term.top.npes_interrupt_summary_reg_mask": 0,
  "slice[0].npu.rxpp_term.top.flc_db_interrupt_summary_reg_mask": 0,
  "slice[0].npu.rxpp_term.top.em_response_interrupt_mask": 0,
  "slice[0].npu.rxpp_term.sna.sna_interrupt_array_mask": 0,
  "slice[0].npu.rxpp_term.flc_db.key_const_mis_config_interrupt_mask": 0,
  "slice[0].npu.rxpp_term.flc_db.nppd_err_indication_reg_mask": 1,
  "slice[0].npu.rxpp_term.npe[0].npe_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.npe[1].npe_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.npe[2].npe_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[0].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[1].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[2].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[3].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[4].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[5].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[6].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_term.fi_eng[7].fi_engine_interrupts_mask": 0,
  "slice[0].npu.rxpp_fwd.top.cache_interrupt_reg_mask": 0,
  "slice[0].npu.rxpp_fwd.top.npes_interrupt_summary_reg_mask": 0,
  "slice[0].npu.rxpp_fwd.top.flow_cache_queues_interrupt_reg_mask": 0,
  "slice[0].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[0]": 0,
  "slice[0].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[1]": 0,
  "slice[0].npu.rxpp_fwd.cdb_cache.splitter_cache_interrupt_reg_mask": 60,
  "slice[0].npu.rxpp_fwd.cdb_cache.lpm_cache_interrupt_reg_mask": 60,
  "slice[0].npu.rxpp_fwd.flc_queues.validity_check_failre_interrupt_reg_mask": 0,
  "slice[0].npu.rxpp_fwd.flc_queues.payload_err_indication_reg_mask": 0,
  "slice[0].npu.rxpp_fwd.npe[0].npe_interrupts_mask": 0,
  "slice[0].npu.rxpp_fwd.npe[1].npe_interrupts_mask": 0,
  "slice[0].npu.rxpp_fwd.npe[2].npe_interrupts_mask": 0,
  "slice[0].npu.txpp.top.internal_interrupt_mask": 0,
  "slice[0].npu.txpp.top.em_response_interrupt_mask": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[0]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[1]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[2]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[3]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[4]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[5]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[6]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[7]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[8]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[9]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[10]": 0,
  "slice[0].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[11]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[0]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[1]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[2]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[3]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[4]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[5]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[6]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[7]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[8]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[9]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[10]": 0,
  "slice[0].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[11]": 0,
  "slice[0].npu.txpp.npe[0].npe_interrupts_mask": 0,
  "slice[0].npu.txpp.npe[1].npe_interrupts_mask": 0,
  "slice[0].tx.cgm.slice_cgm_interrupt_mask": 64,
  "slice[0].tx.pdr.general_interrupt_register_mask": 0,
  "slice[0].ts_ms.general_interrupt_register_mask": 0,
  "slice[0].filb.general_interrupt_register_mask": 0,
  "slice[0].ics.general_interrupt_register_mask": 134,
  "slice[0].ics.fabric_blocking_intr_reg_mask": 0,
  "slice[0].pdvoq.general_interrupt_register_mask": 0,
  "slice[0].pdoq.top.general_interrupt_register_mask": 0,
  "slice[0].pdoq.fdoq.general_interrupt_mask": 0,
  "slice[1].ifg[0].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[1].ifg[0].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[1].ifg[0].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[1].ifg[0].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[1].ifg[0].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[1].ifg[0].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[1].ifg[0].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[1].ifg[0].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[1].ifg[0].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[1].ifg[0].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[1].ifg[0].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[1].ifg[0].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[1].ifg[0].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[1].ifg[0].sch.general_interrupt_register_mask": 1,
  "slice[1].ifg[1].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[1].ifg[1].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[1].ifg[1].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[1].ifg[1].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[1].ifg[1].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[1].ifg[1].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[1].ifg[1].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[1].ifg[1].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[1].ifg[1].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[1].ifg[1].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[1].ifg[1].serdes_pool16.apb_cmd_done_mask": 1,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[0]": 63,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[1]": 63,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[2]": 63,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[3]": 63,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[4]": 63,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[5]": 63,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[6]": 63,
  "slice[1].ifg[1].serdes_pool16.serdes_interrupts_mask[7]": 63,
  "slice[1].ifg[1].sch.general_interrupt_register_mask": 1,
  "slice[1].npu.rxpp_term.top.npes_interrupt_summary_reg_mask": 0,
  "slice[1].npu.rxpp_term.top.flc_db_interrupt_summary_reg_mask": 0,
  "slice[1].npu.rxpp_term.top.em_response_interrupt_mask": 0,
  "slice[1].npu.rxpp_term.sna.sna_interrupt_array_mask": 0,
  "slice[1].npu.rxpp_term.flc_db.key_const_mis_config_interrupt_mask": 0,
  "slice[1].npu.rxpp_term.flc_db.nppd_err_indication_reg_mask": 1,
  "slice[1].npu.rxpp_term.npe[0].npe_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.npe[1].npe_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.npe[2].npe_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[0].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[1].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[2].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[3].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[4].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[5].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[6].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_term.fi_eng[7].fi_engine_interrupts_mask": 0,
  "slice[1].npu.rxpp_fwd.top.cache_interrupt_reg_mask": 0,
  "slice[1].npu.rxpp_fwd.top.npes_interrupt_summary_reg_mask": 0,
  "slice[1].npu.rxpp_fwd.top.flow_cache_queues_interrupt_reg_mask": 0,
  "slice[1].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[0]": 0,
  "slice[1].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[1]": 0,
  "slice[1].npu.rxpp_fwd.cdb_cache.splitter_cache_interrupt_reg_mask": 60,
  "slice[1].npu.rxpp_fwd.cdb_cache.lpm_cache_interrupt_reg_mask": 60,
  "slice[1].npu.rxpp_fwd.flc_queues.validity_check_failre_interrupt_reg_mask": 0,
  "slice[1].npu.rxpp_fwd.flc_queues.payload_err_indication_reg_mask": 0,
  "slice[1].npu.rxpp_fwd.npe[0].npe_interrupts_mask": 0,
  "slice[1].npu.rxpp_fwd.npe[1].npe_interrupts_mask": 0,
  "slice[1].npu.rxpp_fwd.npe[2].npe_interrupts_mask": 0,
  "slice[1].npu.txpp.top.internal_interrupt_mask": 0,
  "slice[1].npu.txpp.top.em_response_interrupt_mask": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[0]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[1]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[2]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[3]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[4]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[5]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[6]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[7]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[8]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[9]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[10]": 0,
  "slice[1].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[11]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[0]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[1]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[2]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[3]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[4]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[5]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[6]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[7]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[8]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[9]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[10]": 0,
  "slice[1].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[11]": 0,
  "slice[1].npu.txpp.npe[0].npe_interrupts_mask": 0,
  "slice[1].npu.txpp.npe[1].npe_interrupts_mask": 0,
  "slice[1].tx.cgm.slice_cgm_interrupt_mask": 64,
  "slice[1].tx.pdr.general_interrupt_register_mask": 0,
  "slice[1].ts_ms.general_interrupt_register_mask": 0,
  "slice[1].filb.general_interrupt_register_mask": 0,
  "slice[1].ics.general_interrupt_register_mask": 134,
  "slice[1].ics.fabric_blocking_intr_reg_mask": 0,
  "slice[1].pdvoq.general_interrupt_register_mask": 0,
  "slice[1].pdoq.top.general_interrupt_register_mask": 0,
  "slice[1].pdoq.fdoq.general_interrupt_mask": 0,
  "slice[2].ifg[0].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[2].ifg[0].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[2].ifg[0].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[2].ifg[0].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[2].ifg[0].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[2].ifg[0].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[2].ifg[0].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[2].ifg[0].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[2].ifg[0].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[2].ifg[0].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[2].ifg[0].serdes_pool16.apb_cmd_done_mask": 1,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[0]": 63,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[1]": 63,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[2]": 63,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[3]": 63,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[4]": 63,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[5]": 63,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[6]": 63,
  "slice[2].ifg[0].serdes_pool16.serdes_interrupts_mask[7]": 63,
  "slice[2].ifg[0].sch.general_interrupt_register_mask": 1,
  "slice[2].ifg[1].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[2].ifg[1].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[2].ifg[1].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[2].ifg[1].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[2].ifg[1].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[2].ifg[1].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[2].ifg[1].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[2].ifg[1].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[2].ifg[1].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[2].ifg[1].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[2].ifg[1].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[2].ifg[1].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[2].ifg[1].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[2].ifg[1].sch.general_interrupt_register_mask": 1,
  "slice[2].npu.rxpp_term.top.npes_interrupt_summary_reg_mask": 0,
  "slice[2].npu.rxpp_term.top.flc_db_interrupt_summary_reg_mask": 0,
  "slice[2].npu.rxpp_term.top.em_response_interrupt_mask": 0,
  "slice[2].npu.rxpp_term.sna.sna_interrupt_array_mask": 0,
  "slice[2].npu.rxpp_term.flc_db.key_const_mis_config_interrupt_mask": 0,
  "slice[2].npu.rxpp_term.flc_db.nppd_err_indication_reg_mask": 1,
  "slice[2].npu.rxpp_term.npe[0].npe_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.npe[1].npe_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.npe[2].npe_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[0].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[1].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[2].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[3].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[4].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[5].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[6].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_term.fi_eng[7].fi_engine_interrupts_mask": 0,
  "slice[2].npu.rxpp_fwd.top.cache_interrupt_reg_mask": 0,
  "slice[2].npu.rxpp_fwd.top.npes_interrupt_summary_reg_mask": 0,
  "slice[2].npu.rxpp_fwd.top.flow_cache_queues_interrupt_reg_mask": 0,
  "slice[2].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[0]": 0,
  "slice[2].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[1]": 0,
  "slice[2].npu.rxpp_fwd.cdb_cache.splitter_cache_interrupt_reg_mask": 60,
  "slice[2].npu.rxpp_fwd.cdb_cache.lpm_cache_interrupt_reg_mask": 60,
  "slice[2].npu.rxpp_fwd.flc_queues.validity_check_failre_interrupt_reg_mask": 0,
  "slice[2].npu.rxpp_fwd.flc_queues.payload_err_indication_reg_mask": 0,
  "slice[2].npu.rxpp_fwd.npe[0].npe_interrupts_mask": 0,
  "slice[2].npu.rxpp_fwd.npe[1].npe_interrupts_mask": 0,
  "slice[2].npu.rxpp_fwd.npe[2].npe_interrupts_mask": 0,
  "slice[2].npu.txpp.top.internal_interrupt_mask": 0,
  "slice[2].npu.txpp.top.em_response_interrupt_mask": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[0]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[1]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[2]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[3]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[4]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[5]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[6]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[7]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[8]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[9]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[10]": 0,
  "slice[2].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[11]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[0]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[1]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[2]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[3]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[4]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[5]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[6]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[7]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[8]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[9]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[10]": 0,
  "slice[2].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[11]": 0,
  "slice[2].npu.txpp.npe[0].npe_interrupts_mask": 0,
  "slice[2].npu.txpp.npe[1].npe_interrupts_mask": 0,
  "slice[2].tx.cgm.slice_cgm_interrupt_mask": 64,
  "slice[2].tx.pdr.general_interrupt_register_mask": 0,
  "slice[2].ts_ms.general_interrupt_register_mask": 0,
  "slice[2].filb.general_interrupt_register_mask": 0,
  "slice[2].ics.general_interrupt_register_mask": 134,
  "slice[2].ics.fabric_blocking_intr_reg_mask": 0,
  "slice[2].pdvoq.general_interrupt_register_mask": 0,
  "slice[2].pdoq.top.general_interrupt_register_mask": 0,
  "slice[2].pdoq.fdoq.general_interrupt_mask": 0,
  "slice[3].ifg[0].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[3].ifg[0].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[3].ifg[0].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[3].ifg[0].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[3].ifg[0].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[3].ifg[0].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[3].ifg[0].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[3].ifg[0].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[3].ifg[0].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[3].ifg[0].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[3].ifg[0].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[3].ifg[0].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[3].ifg[0].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[3].ifg[0].sch.general_interrupt_register_mask": 1,
  "slice[3].ifg[1].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[3].ifg[1].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[3].ifg[1].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[3].ifg[1].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[3].ifg[1].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[3].ifg[1].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[3].ifg[1].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[3].ifg[1].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[3].ifg[1].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[3].ifg[1].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[3].ifg[1].serdes_pool16.apb_cmd_done_mask": 1,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[0]": 63,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[1]": 63,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[2]": 63,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[3]": 63,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[4]": 63,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[5]": 63,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[6]": 63,
  "slice[3].ifg[1].serdes_pool16.serdes_interrupts_mask[7]": 63,
  "slice[3].ifg[1].sch.general_interrupt_register_mask": 1,
  "slice[3].npu.rxpp_term.top.npes_interrupt_summary_reg_mask": 0,
  "slice[3].npu.rxpp_term.top.flc_db_interrupt_summary_reg_mask": 0,
  "slice[3].npu.rxpp_term.top.em_response_interrupt_mask": 0,
  "slice[3].npu.rxpp_term.sna.sna_interrupt_array_mask": 0,
  "slice[3].npu.rxpp_term.flc_db.key_const_mis_config_interrupt_mask": 0,
  "slice[3].npu.rxpp_term.flc_db.nppd_err_indication_reg_mask": 1,
  "slice[3].npu.rxpp_term.npe[0].npe_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.npe[1].npe_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.npe[2].npe_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[0].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[1].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[2].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[3].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[4].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[5].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[6].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_term.fi_eng[7].fi_engine_interrupts_mask": 0,
  "slice[3].npu.rxpp_fwd.top.cache_interrupt_reg_mask": 0,
  "slice[3].npu.rxpp_fwd.top.npes_interrupt_summary_reg_mask": 0,
  "slice[3].npu.rxpp_fwd.top.flow_cache_queues_interrupt_reg_mask": 0,
  "slice[3].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[0]": 0,
  "slice[3].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[1]": 0,
  "slice[3].npu.rxpp_fwd.cdb_cache.splitter_cache_interrupt_reg_mask": 60,
  "slice[3].npu.rxpp_fwd.cdb_cache.lpm_cache_interrupt_reg_mask": 60,
  "slice[3].npu.rxpp_fwd.flc_queues.validity_check_failre_interrupt_reg_mask": 0,
  "slice[3].npu.rxpp_fwd.flc_queues.payload_err_indication_reg_mask": 0,
  "slice[3].npu.rxpp_fwd.npe[0].npe_interrupts_mask": 0,
  "slice[3].npu.rxpp_fwd.npe[1].npe_interrupts_mask": 0,
  "slice[3].npu.rxpp_fwd.npe[2].npe_interrupts_mask": 0,
  "slice[3].npu.txpp.top.internal_interrupt_mask": 0,
  "slice[3].npu.txpp.top.em_response_interrupt_mask": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[0]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[1]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[2]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[3]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[4]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[5]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[6]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[7]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[8]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[9]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[10]": 0,
  "slice[3].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[11]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[0]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[1]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[2]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[3]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[4]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[5]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[6]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[7]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[8]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[9]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[10]": 0,
  "slice[3].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[11]": 0,
  "slice[3].npu.txpp.npe[0].npe_interrupts_mask": 0,
  "slice[3].npu.txpp.npe[1].npe_interrupts_mask": 0,
  "slice[3].tx.cgm.slice_cgm_interrupt_mask": 64,
  "slice[3].tx.pdr.general_interrupt_register_mask": 0,
  "slice[3].ts_ms.general_interrupt_register_mask": 0,
  "slice[3].filb.general_interrupt_register_mask": 0,
  "slice[3].ics.general_interrupt_register_mask": 134,
  "slice[3].ics.fabric_blocking_intr_reg_mask": 0,
  "slice[3].pdvoq.general_interrupt_register_mask": 0,
  "slice[3].pdoq.top.general_interrupt_register_mask": 0,
  "slice[3].pdoq.fdoq.general_interrupt_mask": 0,
  "slice[4].ifg[0].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[4].ifg[0].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[4].ifg[0].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[4].ifg[0].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[4].ifg[0].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[4].ifg[0].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[4].ifg[0].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[4].ifg[0].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[4].ifg[0].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[4].ifg[0].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[4].ifg[0].serdes_pool16.apb_cmd_done_mask": 1,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[0]": 63,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[1]": 63,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[2]": 63,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[3]": 63,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[4]": 63,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[5]": 63,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[6]": 63,
  "slice[4].ifg[0].serdes_pool16.serdes_interrupts_mask[7]": 63,
  "slice[4].ifg[0].sch.general_interrupt_register_mask": 1,
  "slice[4].ifg[1].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[4].ifg[1].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[4].ifg[1].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[4].ifg[1].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[4].ifg[1].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[4].ifg[1].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[4].ifg[1].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[4].ifg[1].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[4].ifg[1].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[4].ifg[1].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[4].ifg[1].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[4].ifg[1].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[4].ifg[1].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[4].ifg[1].sch.general_interrupt_register_mask": 1,
  "slice[4].npu.rxpp_term.top.npes_interrupt_summary_reg_mask": 0,
  "slice[4].npu.rxpp_term.top.flc_db_interrupt_summary_reg_mask": 0,
  "slice[4].npu.rxpp_term.top.em_response_interrupt_mask": 0,
  "slice[4].npu.rxpp_term.sna.sna_interrupt_array_mask": 0,
  "slice[4].npu.rxpp_term.flc_db.key_const_mis_config_interrupt_mask": 0,
  "slice[4].npu.rxpp_term.flc_db.nppd_err_indication_reg_mask": 1,
  "slice[4].npu.rxpp_term.npe[0].npe_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.npe[1].npe_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.npe[2].npe_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[0].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[1].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[2].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[3].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[4].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[5].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[6].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_term.fi_eng[7].fi_engine_interrupts_mask": 0,
  "slice[4].npu.rxpp_fwd.top.cache_interrupt_reg_mask": 0,
  "slice[4].npu.rxpp_fwd.top.npes_interrupt_summary_reg_mask": 0,
  "slice[4].npu.rxpp_fwd.top.flow_cache_queues_interrupt_reg_mask": 0,
  "slice[4].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[0]": 0,
  "slice[4].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[1]": 0,
  "slice[4].npu.rxpp_fwd.cdb_cache.splitter_cache_interrupt_reg_mask": 60,
  "slice[4].npu.rxpp_fwd.cdb_cache.lpm_cache_interrupt_reg_mask": 60,
  "slice[4].npu.rxpp_fwd.flc_queues.validity_check_failre_interrupt_reg_mask": 0,
  "slice[4].npu.rxpp_fwd.flc_queues.payload_err_indication_reg_mask": 0,
  "slice[4].npu.rxpp_fwd.npe[0].npe_interrupts_mask": 0,
  "slice[4].npu.rxpp_fwd.npe[1].npe_interrupts_mask": 0,
  "slice[4].npu.rxpp_fwd.npe[2].npe_interrupts_mask": 0,
  "slice[4].npu.txpp.top.internal_interrupt_mask": 0,
  "slice[4].npu.txpp.top.em_response_interrupt_mask": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[0]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[1]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[2]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[3]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[4]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[5]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[6]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[7]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[8]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[9]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[10]": 0,
  "slice[4].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[11]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[0]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[1]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[2]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[3]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[4]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[5]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[6]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[7]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[8]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[9]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[10]": 0,
  "slice[4].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[11]": 0,
  "slice[4].npu.txpp.npe[0].npe_interrupts_mask": 0,
  "slice[4].npu.txpp.npe[1].npe_interrupts_mask": 0,
  "slice[4].tx.cgm.slice_cgm_interrupt_mask": 64,
  "slice[4].tx.pdr.general_interrupt_register_mask": 0,
  "slice[4].ts_ms.general_interrupt_register_mask": 0,
  "slice[4].filb.general_interrupt_register_mask": 0,
  "slice[4].ics.general_interrupt_register_mask": 134,
  "slice[4].ics.fabric_blocking_intr_reg_mask": 0,
  "slice[4].pdvoq.general_interrupt_register_mask": 0,
  "slice[4].pdoq.top.general_interrupt_register_mask": 0,
  "slice[4].pdoq.fdoq.general_interrupt_mask": 0,
  "slice[5].ifg[0].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[5].ifg[0].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[5].ifg[0].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[5].ifg[0].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[5].ifg[0].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[5].ifg[0].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[5].ifg[0].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[5].ifg[0].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[5].ifg[0].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[5].ifg[0].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[5].ifg[0].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[5].ifg[0].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[5].ifg[0].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[5].ifg[0].sch.general_interrupt_register_mask": 1,
  "slice[5].ifg[1].ifgb.ifg_interrupt_summary_mask": 0,
  "slice[5].ifg[1].ifgb.ifgb_interrupt_reg_mask": 0,
  "slice[5].ifg[1].ifgb.rx_oobe_crc_err_interrupt_reg_mask": 0,
  "slice[5].ifg[1].ifgb.tx_tsf_ovf_interrupt_reg_mask": 0,
  "slice[5].ifg[1].ifgb.tx_prot_interrupt_reg_mask": 32,
  "slice[5].ifg[1].ifgb.rx_prot_interrupt_reg_mask": 0,
  "slice[5].ifg[1].mac_pool8[0].rx_link_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_pcs_link_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_pcs_align_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_pcs_hi_ber_up_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].tx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].tx_underrun_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_code_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_oversize_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_undersize_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[5].ifg[1].mac_pool8[0].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[0].device_time_override_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_link_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_pcs_link_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_pcs_align_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_pcs_hi_ber_up_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].tx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].tx_underrun_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_code_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_oversize_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_undersize_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[5].ifg[1].mac_pool8[1].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[1].device_time_override_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_link_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_pcs_link_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_pcs_align_status_down_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_pcs_hi_ber_up_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].tx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].tx_underrun_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].tx_missing_eop_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_code_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_invert_crc_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_oversize_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_undersize_err_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register0_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register1_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register2_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register3_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register4_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register5_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register6_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_desk_fif_ovf_interrupt_register7_mask": 1023,
  "slice[5].ifg[1].mac_pool8[2].rx_pma_sig_ok_loss_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rsf_rx_high_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rsf_rx_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].rsf_rx_rm_degraded_ser_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].device_time_fif_ne_interrupt_register_mask": 255,
  "slice[5].ifg[1].mac_pool8[2].device_time_override_interrupt_register_mask": 255,
  "slice[5].ifg[1].serdes_pool24.apb_cmd_done_mask": 1,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[0]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[1]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[2]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[3]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[4]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[5]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[6]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[7]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[8]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[9]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[10]": 63,
  "slice[5].ifg[1].serdes_pool24.serdes_interrupts_mask[11]": 63,
  "slice[5].ifg[1].sch.general_interrupt_register_mask": 1,
  "slice[5].npu.rxpp_term.top.npes_interrupt_summary_reg_mask": 0,
  "slice[5].npu.rxpp_term.top.flc_db_interrupt_summary_reg_mask": 0,
  "slice[5].npu.rxpp_term.top.em_response_interrupt_mask": 0,
  "slice[5].npu.rxpp_term.sna.sna_interrupt_array_mask": 0,
  "slice[5].npu.rxpp_term.flc_db.key_const_mis_config_interrupt_mask": 0,
  "slice[5].npu.rxpp_term.flc_db.nppd_err_indication_reg_mask": 1,
  "slice[5].npu.rxpp_term.npe[0].npe_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.npe[1].npe_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.npe[2].npe_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[0].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[1].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[2].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[3].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[4].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[5].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[6].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_term.fi_eng[7].fi_engine_interrupts_mask": 0,
  "slice[5].npu.rxpp_fwd.top.cache_interrupt_reg_mask": 0,
  "slice[5].npu.rxpp_fwd.top.npes_interrupt_summary_reg_mask": 0,
  "slice[5].npu.rxpp_fwd.top.flow_cache_queues_interrupt_reg_mask": 0,
  "slice[5].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[0]": 0,
  "slice[5].npu.rxpp_fwd.top.ifg_flow_cache_queues_and_sna_interrupt_reg_mask[1]": 0,
  "slice[5].npu.rxpp_fwd.cdb_cache.splitter_cache_interrupt_reg_mask": 60,
  "slice[5].npu.rxpp_fwd.cdb_cache.lpm_cache_interrupt_reg_mask": 60,
  "slice[5].npu.rxpp_fwd.flc_queues.validity_check_failre_interrupt_reg_mask": 0,
  "slice[5].npu.rxpp_fwd.flc_queues.payload_err_indication_reg_mask": 0,
  "slice[5].npu.rxpp_fwd.npe[0].npe_interrupts_mask": 0,
  "slice[5].npu.rxpp_fwd.npe[1].npe_interrupts_mask": 0,
  "slice[5].npu.rxpp_fwd.npe[2].npe_interrupts_mask": 0,
  "slice[5].npu.txpp.top.internal_interrupt_mask": 0,
  "slice[5].npu.txpp.top.em_response_interrupt_mask": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[0]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[1]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[2]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[3]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[4]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[5]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[6]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[7]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[8]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[9]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[10]": 0,
  "slice[5].npu.txpp.ene_cluster[0].ene_interrupt_signals_mask[11]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[0]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[1]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[2]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[3]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[4]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[5]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[6]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[7]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[8]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[9]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[10]": 0,
  "slice[5].npu.txpp.ene_cluster[1].ene_interrupt_signals_mask[11]": 0,
  "slice[5].npu.txpp.npe[0].npe_interrupts_mask": 0,
  "slice[5].npu.txpp.npe[1].npe_interrupts_mask": 0,
  "slice[5].tx.cgm.slice_cgm_interrupt_mask": 64,
  "slice[5].tx.pdr.general_interrupt_register_mask": 0,
  "slice[5].ts_ms.general_interrupt_register_mask": 0,
  "slice[5].filb.general_interrupt_register_mask": 0,
  "slice[5].ics.general_interrupt_register_mask": 134,
  "slice[5].ics.fabric_blocking_intr_reg_mask": 0,
  "slice[5].pdvoq.general_interrupt_register_mask": 0,
  "slice[5].pdoq.top.general_interrupt_register_mask": 0,
  "slice[5].pdoq.fdoq.general_interrupt_mask": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[0]": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[1]": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[2]": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[3]": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[4]": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[5]": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[6]": 0,
  "cdb.top.cdb_core_interrupt_summary_reg_mask[7]": 0,
  "cdb.top.lpm_uneven_load_blance_mask": 1,
  "cdb.top.cem_uneven_load_blance_mask": 1,
  "cdb.top.aging_overflow_mask": 0,
  "cdb.top.bulk_update_overflow_mask": 0,
  "cdb.top.arc_interrupt_to_cpu_mask": 0,
  "cdb.core[0].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[0].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[0].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[0].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[0].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[0].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[0].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[0].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "cdb.core[1].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[1].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[1].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[1].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[1].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[1].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[1].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[1].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "cdb.core[2].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[2].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[2].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[2].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[2].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[2].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[2].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[2].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "cdb.core[3].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[3].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[3].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[3].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[3].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[3].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[3].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[3].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "cdb.core[4].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[4].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[4].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[4].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[4].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[4].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[4].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[4].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "cdb.core[5].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[5].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[5].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[5].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[5].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[5].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[5].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[5].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "cdb.core[6].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[6].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[6].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[6].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[6].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[6].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[6].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[6].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "cdb.core[7].lpm_shared_sram_1b_err_int_reg_mask[0]": 0,
  "cdb.core[7].lpm_shared_sram_1b_err_int_reg_mask[1]": 0,
  "cdb.core[7].lpm_shared_sram_2b_err_int_reg_mask[0]": 0,
  "cdb.core[7].lpm_shared_sram_2b_err_int_reg_mask[1]": 0,
  "cdb.core[7].em_shared_sram_err_int_reg_mask[0]": 1,
  "cdb.core[7].em_shared_sram_err_int_reg_mask[1]": 1,
  "cdb.core[7].lpm_no_tcam_hit_int_reg_mask[0]": 1,
  "cdb.core[7].lpm_no_tcam_hit_int_reg_mask[1]": 1,
  "slice_pair[0].idb.encdb.em_response_interrupt_mask": 0,
  "slice_pair[0].idb.macdb.external_interrupts_mask": 0,
  "slice_pair[0].idb.macdb.idb_interrupts_mask": 0,
  "slice_pair[0].idb.macdb.em_response_interrupt_mask": 0,
  "slice_pair[0].idb.res.resolution_interrupts_mask[0]": 0,
  "slice_pair[0].idb.res.resolution_interrupts_mask[1]": 0,
  "slice_pair[0].idb.res.em_response_interrupt_mask": 0,
  "slice_pair[0].rx_pdr.slice_interrupt_register_mask[0]": 0,
  "slice_pair[0].rx_pdr.slice_interrupt_register_mask[1]": 0,
  "slice_pair[1].idb.encdb.em_response_interrupt_mask": 0,
  "slice_pair[1].idb.macdb.external_interrupts_mask": 0,
  "slice_pair[1].idb.macdb.idb_interrupts_mask": 0,
  "slice_pair[1].idb.macdb.em_response_interrupt_mask": 0,
  "slice_pair[1].idb.res.resolution_interrupts_mask[0]": 0,
  "slice_pair[1].idb.res.resolution_interrupts_mask[1]": 0,
  "slice_pair[1].idb.res.em_response_interrupt_mask": 0,
  "slice_pair[1].rx_pdr.slice_interrupt_register_mask[0]": 0,
  "slice_pair[1].rx_pdr.slice_interrupt_register_mask[1]": 0,
  "slice_pair[2].idb.encdb.em_response_interrupt_mask": 0,
  "slice_pair[2].idb.macdb.external_interrupts_mask": 0,
  "slice_pair[2].idb.macdb.idb_interrupts_mask": 0,
  "slice_pair[2].idb.macdb.em_response_interrupt_mask": 0,
  "slice_pair[2].idb.res.resolution_interrupts_mask[0]": 0,
  "slice_pair[2].idb.res.resolution_interrupts_mask[1]": 0,
  "slice_pair[2].idb.res.em_response_interrupt_mask": 0,
  "slice_pair[2].rx_pdr.slice_interrupt_register_mask[0]": 0,
  "slice_pair[2].rx_pdr.slice_interrupt_register_mask[1]": 0,
  "npuh.host.read_required_interrupt_mask": 0,
  "npuh.host.dropped_massage_mask": 0,
  "npuh.host.ene_interrupt_signals_mask": 0,
  "npuh.host.em_response_interrupt_mask": 0,
  "npuh.fi.fi_engine_interrupts_mask": 0,
  "npuh.npe.npe_interrupts_mask": 0,
  "dics.general_interrupt_register_mask": 1,
  "dics.fabric_blocking_intr_reg_mask": 0,
  "csms.csms_interrupt_reg_mask": 0,
  "sch_top.sch_ifg_interrupt_mask": 0,
  "fdll[0].general_interrupt_mask": 0,
  "fdll[1].general_interrupt_mask": 0,
  "fdll[2].general_interrupt_mask": 0,
  "fdll[3].general_interrupt_mask": 0,
  "fdll[4].general_interrupt_mask": 0,
  "fdll[5].general_interrupt_mask": 0,
  "fdll[6].general_interrupt_mask": 0,
  "fdll[7].general_interrupt_mask": 0,
  "fdll_shared_mem.general_interrupt_register_mask": 0,
  "dmc.frm.frm_interrupt_reg_mask": 1,
  "dmc.fte.fte_interrupt_reg_mask": 0,
  "dmc.pier.pier_core_interrupt_reg_mask": 0,
  "hbm.db[0].general_interrupt_register_mask": 1,
  "hbm.db[0].channel_interrupts_mask[0]": 15,
  "hbm.db[0].channel_interrupts_mask[1]": 15,
  "hbm.db[0].channel_interrupts_mask[2]": 15,
  "hbm.db[0].channel_interrupts_mask[3]": 15,
  "hbm.db[0].channel_interrupts_mask[4]": 15,
  "hbm.db[0].channel_interrupts_mask[5]": 15,
  "hbm.db[0].channel_interrupts_mask[6]": 15,
  "hbm.db[0].channel_interrupts_mask[7]": 15,
  "hbm.db[1].general_interrupt_register_mask": 1,
  "hbm.db[1].channel_interrupts_mask[0]": 15,
  "hbm.db[1].channel_interrupts_mask[1]": 15,
  "hbm.db[1].channel_interrupts_mask[2]": 15,
  "hbm.db[1].channel_interrupts_mask[3]": 15,
  "hbm.db[1].channel_interrupts_mask[4]": 15,
  "hbm.db[1].channel_interrupts_mask[5]": 15,
  "hbm.db[1].channel_interrupts_mask[6]": 15,
  "hbm.db[1].channel_interrupts_mask[7]": 15,
  "dvoq.slave_interrupts_mask": 0,
  "tx_cgm_top.global_cgm_interrupt_mask": 0,
  "tx_cgm_top.egr_slice_interrupt_mask[0]": 0,
  "tx_cgm_top.egr_slice_interrupt_mask[1]": 0,
  "tx_cgm_top.egr_slice_interrupt_mask[2]": 0,
  "tx_cgm_top.egr_slice_interrupt_mask[3]": 0,
  "tx_cgm_top.egr_slice_interrupt_mask[4]": 0,
  "tx_cgm_top.egr_slice_interrupt_mask[5]": 0,
  "ics_top.general_interrupt_register_mask": 0,
  "pdvoq_shared_mma.general_interrupt_register_mask": 0,
  "pdvoq_shared_mma.cgm_counter_overflow_int_mask": 0,
  "rx_cgm.rx_cgm_interrupt_reg1_mask[0]": 0,
  "rx_cgm.rx_cgm_interrupt_reg1_mask[1]": 0,
  "rx_cgm.rx_cgm_interrupt_reg1_mask[2]": 0,
  "rx_cgm.rx_cgm_interrupt_reg1_mask[3]": 0,
  "rx_cgm.rx_cgm_interrupt_reg1_mask[4]": 0,
  "rx_cgm.rx_cgm_interrupt_reg1_mask[5]": 0,
  "rx_pdr.rxpdr_global_interrupt_reg_mask": 0,
  "rx_pdr_mc_db[0].shared_db_interrupt_reg_mask": 0,
  "rx_pdr_mc_db[0].em_response_interrupt_mask": 0,
  "rx_pdr_mc_db[1].shared_db_interrupt_reg_mask": 0,
  "rx_pdr_mc_db[1].em_response_interrupt_mask": 0,
  "ts_mon.slice_interrupt_register_mask[0]": 0,
  "ts_mon.slice_interrupt_register_mask[1]": 0,
  "ts_mon.slice_interrupt_register_mask[2]": 0,
  "ts_mon.slice_interrupt_register_mask[3]": 0,
  "ts_mon.slice_interrupt_register_mask[4]": 0,
  "ts_mon.slice_interrupt_register_mask[5]": 0,
  "nw_reorder.reorder_global_interrupt_mask": 0,
  "pdoq_shared_mem.pdoq_slice_interrupts_mask": 0,
  "pdoq_shared_mem.fdoq_slice_interrupts_mask": 0,
  "pdoq_shared_mem.empd_interrupts_mask": 0,
  "pdoq.empd[0].general_interrupt_mask": 1,
  "pdoq.empd[1].general_interrupt_mask": 1,
  "pdoq.empd[2].general_interrupt_mask": 1,
  "pdoq.empd[3].general_interrupt_mask": 1,
  "pdoq.empd[4].general_interrupt_mask": 1,
  "pdoq.empd[5].general_interrupt_mask": 1,
  "pdoq.empd[6].general_interrupt_mask": 1,
  "pdoq.empd[7].general_interrupt_mask": 1,
  "pdoq.empd[8].general_interrupt_mask": 1,
  "pdoq.empd[9].general_interrupt_mask": 1,
  "pdoq.empd[10].general_interrupt_mask": 1,
  "pdoq.empd[11].general_interrupt_mask": 1,
  "pdoq.empd[12].general_interrupt_mask": 1,
  "pdoq.empd[13].general_interrupt_mask": 1,
  "pdoq.empd[14].general_interrupt_mask": 1,
  "pdoq.empd[15].general_interrupt_mask": 1,
  "mmu.general_interrupt_register_mask": 0,
  "rx_counters.slice_interrupt_reg_mask[0]": 0,
  "rx_counters.slice_interrupt_reg_mask[1]": 0,
  "rx_counters.slice_interrupt_reg_mask[2]": 0,
  "rx_counters.slice_interrupt_reg_mask[3]": 0,
  "rx_counters.slice_interrupt_reg_mask[4]": 0,
  "rx_counters.slice_interrupt_reg_mask[5]": 0,
  "rx_meter.top.meter_blocks_interrupt_register_mask": 0,
  "sms_quad[0].sms2_cif_interrupt1b_ecc_error_reg_mask[0]": 1,
  "sms_quad[0].sms2_cif_interrupt1b_ecc_error_reg_mask[1]": 1,
  "sms_quad[0].sms2_cif_interrupt1b_ecc_error_reg_mask[2]": 1,
  "sms_quad[0].sms2_cif_interrupt1b_ecc_error_reg_mask[3]": 1,
  "sms_quad[0].sms2_cif_interrupt2b_ecc_error_reg_mask[0]": 1,
  "sms_quad[0].sms2_cif_interrupt2b_ecc_error_reg_mask[1]": 1,
  "sms_quad[0].sms2_cif_interrupt2b_ecc_error_reg_mask[2]": 1,
  "sms_quad[0].sms2_cif_interrupt2b_ecc_error_reg_mask[3]": 1,
  "sms_quad[0].sms2_cif_overflow_reg_mask": 0,
  "sms_quad[1].sms2_cif_interrupt1b_ecc_error_reg_mask[0]": 1,
  "sms_quad[1].sms2_cif_interrupt1b_ecc_error_reg_mask[1]": 1,
  "sms_quad[1].sms2_cif_interrupt1b_ecc_error_reg_mask[2]": 1,
  "sms_quad[1].sms2_cif_interrupt1b_ecc_error_reg_mask[3]": 1,
  "sms_quad[1].sms2_cif_interrupt2b_ecc_error_reg_mask[0]": 1,
  "sms_quad[1].sms2_cif_interrupt2b_ecc_error_reg_mask[1]": 1,
  "sms_quad[1].sms2_cif_interrupt2b_ecc_error_reg_mask[2]": 1,
  "sms_quad[1].sms2_cif_interrupt2b_ecc_error_reg_mask[3]": 1,
  "sms_quad[1].sms2_cif_overflow_reg_mask": 0,
  "sms_quad[2].sms2_cif_interrupt1b_ecc_error_reg_mask[0]": 1,
  "sms_quad[2].sms2_cif_interrupt1b_ecc_error_reg_mask[1]": 1,
  "sms_quad[2].sms2_cif_interrupt1b_ecc_error_reg_mask[2]": 1,
  "sms_quad[2].sms2_cif_interrupt1b_ecc_error_reg_mask[3]": 1,
  "sms_quad[2].sms2_cif_interrupt2b_ecc_error_reg_mask[0]": 1,
  "sms_quad[2].sms2_cif_interrupt2b_ecc_error_reg_mask[1]": 1,
  "sms_quad[2].sms2_cif_interrupt2b_ecc_error_reg_mask[2]": 1,
  "sms_quad[2].sms2_cif_interrupt2b_ecc_error_reg_mask[3]": 1,
  "sms_quad[2].sms2_cif_overflow_reg_mask": 0,
  "sms_quad[3].sms2_cif_interrupt1b_ecc_error_reg_mask[0]": 1,
  "sms_quad[3].sms2_cif_interrupt1b_ecc_error_reg_mask[1]": 1,
  "sms_quad[3].sms2_cif_interrupt1b_ecc_error_reg_mask[2]": 1,
  "sms_quad[3].sms2_cif_interrupt1b_ecc_error_reg_mask[3]": 1,
  "sms_quad[3].sms2_cif_interrupt2b_ecc_error_reg_mask[0]": 1,
  "sms_quad[3].sms2_cif_interrupt2b_ecc_error_reg_mask[1]": 1,
  "sms_quad[3].sms2_cif_interrupt2b_ecc_error_reg_mask[2]": 1,
  "sms_quad[3].sms2_cif_interrupt2b_ecc_error_reg_mask[3]": 1,
  "sms_quad[3].sms2_cif_overflow_reg_mask": 0,
  "sms_main.sms_cgm_error_reg_mask": 0,
  "sms_main.sms_out_of_buffer_error_reg_mask": 0,
  "sms_main.sms_req_fifo_ovf_reg_mask": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[0]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[1]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[2]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[3]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[4]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[5]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[6]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[7]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[8]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[9]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[10]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[11]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[12]": 0,
  "sms_main.sms_out_of_bank_write_interrupt_reg_mask[13]": 0,
  "sms_main.sms_interrupt_reg_mask": 0,
  "counters.top.interrupt_reg_mask": 0,
  "counters.top.bank_group_interrupt_reg0_mask": 0,
  "counters.top.bank_group_interrupt_reg1_mask": 0,
  "counters.bank_8k[0].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[0].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[0].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[1].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[1].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[1].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[2].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[2].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[2].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[3].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[3].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[3].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[4].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[4].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[4].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[5].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[5].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[5].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[6].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[6].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[6].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[7].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[7].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[7].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[8].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[8].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[8].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[9].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[9].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[9].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[10].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[10].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[10].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[11].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[11].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[11].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[12].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[12].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[12].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[13].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[13].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[13].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[14].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[14].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[14].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[15].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[15].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[15].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[16].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[16].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[16].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[17].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[17].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[17].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[18].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[18].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[18].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[19].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[19].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[19].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[20].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[20].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[20].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[21].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[21].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[21].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[22].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[22].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[22].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[23].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[23].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[23].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[24].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[24].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[24].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[25].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[25].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[25].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[26].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[26].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[26].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[27].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[27].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[27].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[28].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[28].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[28].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[29].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[29].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[29].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[30].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[30].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[30].interrupt_reg_mask[2]": 0,
  "counters.bank_8k[31].interrupt_reg_mask[0]": 0,
  "counters.bank_8k[31].interrupt_reg_mask[1]": 0,
  "counters.bank_8k[31].interrupt_reg_mask[2]": 0,
  "counters.bank_6k[0].interrupt_reg_mask[0]": 0,
  "counters.bank_6k[0].interrupt_reg_mask[1]": 0,
  "counters.bank_6k[0].interrupt_reg_mask[2]": 0,
  "counters.bank_6k[1].interrupt_reg_mask[0]": 0,
  "counters.bank_6k[1].interrupt_reg_mask[1]": 0,
  "counters.bank_6k[1].interrupt_reg_mask[2]": 0,
  "counters.bank_6k[2].interrupt_reg_mask[0]": 0,
  "counters.bank_6k[2].interrupt_reg_mask[1]": 0,
  "counters.bank_6k[2].interrupt_reg_mask[2]": 0,
  "counters.bank_6k[3].interrupt_reg_mask[0]": 0,
  "counters.bank_6k[3].interrupt_reg_mask[1]": 0,
  "counters.bank_6k[3].interrupt_reg_mask[2]": 0,
  "dram_cgm.cgm_int_mask": 0,
  "sbif.ext_dma_drop_fc_interrupt_reg_mask": 4097,
  "sbif.packet_dma_err_interrupt_reg_mask": 12289,
  "sbif.packet_dma_done_interrupt_reg_mask": 4097,
  "sbif.msi_blocks_interrupt_summary_reg0_mask": 0,
  "sbif.msi_blocks_interrupt_summary_reg1_mask": 0,
  "sbif.msi_blocks_interrupt_summary_reg2_mask": 56,
  "sbif.msi_master_interrupt_reg_mask": 134217720,
  "sbif.pin_blocks_interrupt_summary_reg0_mask": 0,
  "sbif.pin_blocks_interrupt_summary_reg1_mask": 0,
  "sbif.pin_blocks_interrupt_summary_reg2_mask": 0,
  "sbif.pin_master_interrupt_reg_mask": 134217727,
  "sbif.arc0_blocks_interrupt_summary_reg0_mask": 0,
  "sbif.arc0_blocks_interrupt_summary_reg1_mask": 0,
  "sbif.arc0_blocks_interrupt_summary_reg2_mask": 0,
  "sbif.arc0_master_interrupt_reg_mask": 134217727,
  "sbif.arc1_blocks_interrupt_summary_reg0_mask": 0,
  "sbif.arc1_blocks_interrupt_summary_reg1_mask": 0,
  "sbif.arc1_blocks_interrupt_summary_reg2_mask": 0,
  "sbif.arc1_master_interrupt_reg_mask": 134217727,
  "sbif.arc2_blocks_interrupt_summary_reg0_mask": 0,
  "sbif.arc2_blocks_interrupt_summary_reg1_mask": 0,
  "sbif.arc2_blocks_interrupt_summary_reg2_mask": 0,
  "sbif.arc2_master_interrupt_reg_mask": 134217727,
  "sbif.arc3_blocks_interrupt_summary_reg0_mask": 0,
  "sbif.arc3_blocks_interrupt_summary_reg1_mask": 0,
  "sbif.arc3_blocks_interrupt_summary_reg2_mask": 0,
  "sbif.arc3_master_interrupt_reg_mask": 134217727,
  "sbif.css_mem_ecc_interrupt_reg_mask": 255,
  "sbif.axi_mem_ecc_interrupt_reg_mask": 255,
  "sbif.sbif_mem_ecc_interrupt_reg_mask": 1023
}
