strict digraph "" {
	node [label="\N"];
	"1684:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb685990>",
		fillcolor=turquoise,
		label="1684:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1685:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6859d0>",
		fillcolor=springgreen,
		label="1685:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1684:BL" -> "1685:IF"	 [cond="[]",
		lineno=None];
	"1686:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb678110>",
		fillcolor=firebrick,
		label="1686:NS
SlotTimer[5:0] <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb678110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1683:AL"	 [def_var="['SlotTimer']",
		label="Leaf_1683:AL"];
	"1686:NS" -> "Leaf_1683:AL"	 [cond="[]",
		lineno=None];
	"1685:IF" -> "1686:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1685];
	"1688:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb685a10>",
		fillcolor=springgreen,
		label="1688:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1685:IF" -> "1688:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1685];
	"1691:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb685a50>",
		fillcolor=springgreen,
		label="1691:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1692:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685a90>",
		fillcolor=firebrick,
		label="1692:NS
SlotTimer[5:0] <= SlotTimer[5:0] + 6'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1691:IF" -> "1692:NS"	 [cond="['IncrementSlotTimer']",
		label=IncrementSlotTimer,
		lineno=1691];
	"1688:IF" -> "1691:IF"	 [cond="['ResetSlotTimer']",
		label="!(ResetSlotTimer)",
		lineno=1688];
	"1689:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685e50>",
		fillcolor=firebrick,
		label="1689:NS
SlotTimer[5:0] <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1688:IF" -> "1689:NS"	 [cond="['ResetSlotTimer']",
		label=ResetSlotTimer,
		lineno=1688];
	"1683:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb678350>",
		clk_sens=False,
		fillcolor=gold,
		label="1683:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['IncrementSlotTimer', 'RxReset', 'ResetSlotTimer', 'SlotTimer']"];
	"1683:AL" -> "1684:BL"	 [cond="[]",
		lineno=None];
	"1689:NS" -> "Leaf_1683:AL"	 [cond="[]",
		lineno=None];
	"1692:NS" -> "Leaf_1683:AL"	 [cond="[]",
		lineno=None];
}
