Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jul 13 17:53:55 2023
| Host         : macbuntu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_test_timing_summary_routed.rpt -pb i2c_test_timing_summary_routed.pb -rpx i2c_test_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_test
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-18  Warning           Missing input or output delay                       10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.334        0.000                      0                  127        0.168        0.000                      0                  127        2.000        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 40.688}       81.376          12.289          
  clk_out2_clk_wiz_0    {0.000 83.342}       166.683         5.999           
  clkfbout_clk_wiz_0    {0.000 40.000}       80.000          12.500          
sys_clk_pin             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                     79.221        0.000                       0                     2  
  clk_out2_clk_wiz_0                                                                                                                                                     46.677        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                     20.000        0.000                       0                     3  
sys_clk_pin                   3.334        0.000                      0                  127        0.168        0.000                      0                  127        3.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0/inst/clk_in1
  To Clock:  clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.376
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.376      79.221     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.376      80.127     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.376      131.984    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       46.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 83.342 }
Period(ns):         166.683
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         166.683     164.528    BUFGCTRL_X0Y1    clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         166.683     165.434    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       166.683     46.677     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.083ns (44.452%)  route 2.603ns (55.548%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 13.645 - 8.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.056     6.154    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y147       FDCE (Prop_fdce_C_Q)         0.518     6.672 r  audio_codec_config/i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.636     7.308    audio_codec_config/i2c_master/count[5]
    SLICE_X106Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.982 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X106Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.221 r  audio_codec_config/i2c_master/count_reg[10]_i_3/O[2]
                         net (fo=5, routed)           1.107     9.328    audio_codec_config/i2c_master/data0[10]
    SLICE_X108Y146       LUT2 (Prop_lut2_I1_O)        0.324     9.652 r  audio_codec_config/i2c_master/count[10]_i_1/O
                         net (fo=2, routed)           0.859    10.512    audio_codec_config/i2c_master/count_0[10]
    SLICE_X108Y146       LUT6 (Prop_lut6_I0_O)        0.328    10.840 r  audio_codec_config/i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    10.840    audio_codec_config/i2c_master/scl_clk_i_1_n_0
    SLICE_X108Y146       FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.645    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y146       FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/C
                         clock pessimism              0.482    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X108Y146       FDRE (Setup_fdre_C_D)        0.081    14.173    audio_codec_config/i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.713ns (40.962%)  route 2.469ns (59.038%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 13.645 - 8.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.056     6.154    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y147       FDCE (Prop_fdce_C_Q)         0.518     6.672 r  audio_codec_config/i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.636     7.308    audio_codec_config/i2c_master/count[5]
    SLICE_X106Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.982 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X106Y148       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.204 r  audio_codec_config/i2c_master/count_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.985     9.189    audio_codec_config/i2c_master/data0[8]
    SLICE_X108Y146       LUT2 (Prop_lut2_I1_O)        0.299     9.488 r  audio_codec_config/i2c_master/count[8]_i_1/O
                         net (fo=1, routed)           0.848    10.336    audio_codec_config/i2c_master/count_0[8]
    SLICE_X109Y146       FDCE                                         r  audio_codec_config/i2c_master/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.645    audio_codec_config/i2c_master/sysclk
    SLICE_X109Y146       FDCE                                         r  audio_codec_config/i2c_master/count_reg[8]/C
                         clock pessimism              0.482    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X109Y146       FDCE (Setup_fdce_C_D)       -0.102    13.990    audio_codec_config/i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 2.073ns (48.604%)  route 2.192ns (51.396%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.056     6.154    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y147       FDCE (Prop_fdce_C_Q)         0.518     6.672 r  audio_codec_config/i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.636     7.308    audio_codec_config/i2c_master/count[5]
    SLICE_X106Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.982 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X106Y148       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.204 f  audio_codec_config/i2c_master/count_reg[10]_i_3/O[0]
                         net (fo=6, routed)           1.149     9.353    audio_codec_config/i2c_master/data0[8]
    SLICE_X109Y147       LUT5 (Prop_lut5_I2_O)        0.327     9.680 r  audio_codec_config/i2c_master/data_clk_i_4/O
                         net (fo=1, routed)           0.407    10.087    audio_codec_config/i2c_master/data_clk_i_4_n_0
    SLICE_X109Y147       LUT6 (Prop_lut6_I3_O)        0.332    10.419 r  audio_codec_config/i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.419    audio_codec_config/i2c_master/data_clk_i_1_n_0
    SLICE_X109Y147       FDRE                                         r  audio_codec_config/i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.646    audio_codec_config/i2c_master/sysclk
    SLICE_X109Y147       FDRE                                         r  audio_codec_config/i2c_master/data_clk_reg/C
                         clock pessimism              0.485    14.132    
                         clock uncertainty           -0.035    14.096    
    SLICE_X109Y147       FDRE (Setup_fdre_C_D)        0.029    14.125    audio_codec_config/i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.857ns (45.326%)  route 2.240ns (54.674%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.056     6.154    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y147       FDCE (Prop_fdce_C_Q)         0.518     6.672 r  audio_codec_config/i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.636     7.308    audio_codec_config/i2c_master/count[5]
    SLICE_X106Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.982 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X106Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.221 f  audio_codec_config/i2c_master/count_reg[10]_i_3/O[2]
                         net (fo=5, routed)           1.035     9.256    audio_codec_config/i2c_master/data0[10]
    SLICE_X108Y148       LUT3 (Prop_lut3_I0_O)        0.302     9.558 r  audio_codec_config/i2c_master/stretch_i_3/O
                         net (fo=1, routed)           0.569    10.127    audio_codec_config/i2c_master/stretch_i_3_n_0
    SLICE_X108Y147       LUT5 (Prop_lut5_I2_O)        0.124    10.251 r  audio_codec_config/i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.251    audio_codec_config/i2c_master/stretch_i_1_n_0
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.646    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/stretch_reg/C
                         clock pessimism              0.507    14.154    
                         clock uncertainty           -0.035    14.118    
    SLICE_X108Y147       FDCE (Setup_fdce_C_D)        0.081    14.199    audio_codec_config/i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.755ns (47.362%)  route 1.950ns (52.638%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 13.645 - 8.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.056     6.154    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y147       FDCE (Prop_fdce_C_Q)         0.518     6.672 r  audio_codec_config/i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.636     7.308    audio_codec_config/i2c_master/count[5]
    SLICE_X106Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.982 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X106Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.221 r  audio_codec_config/i2c_master/count_reg[10]_i_3/O[2]
                         net (fo=5, routed)           1.107     9.328    audio_codec_config/i2c_master/data0[10]
    SLICE_X108Y146       LUT2 (Prop_lut2_I1_O)        0.324     9.652 r  audio_codec_config/i2c_master/count[10]_i_1/O
                         net (fo=2, routed)           0.207     9.859    audio_codec_config/i2c_master/count_0[10]
    SLICE_X109Y146       FDCE                                         r  audio_codec_config/i2c_master/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.645    audio_codec_config/i2c_master/sysclk
    SLICE_X109Y146       FDCE                                         r  audio_codec_config/i2c_master/count_reg[10]/C
                         clock pessimism              0.482    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X109Y146       FDCE (Setup_fdce_C_D)       -0.265    13.827    audio_codec_config/i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 audio_codec_config/i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.854ns (51.034%)  route 1.779ns (48.966%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 13.645 - 8.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.056     6.154    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y147       FDCE                                         r  audio_codec_config/i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y147       FDCE (Prop_fdce_C_Q)         0.518     6.672 r  audio_codec_config/i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.636     7.308    audio_codec_config/i2c_master/count[5]
    SLICE_X106Y147       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.982 r  audio_codec_config/i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    audio_codec_config/i2c_master/count_reg[7]_i_2_n_0
    SLICE_X106Y148       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.316 r  audio_codec_config/i2c_master/count_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.633     8.949    audio_codec_config/i2c_master/data0[9]
    SLICE_X108Y148       LUT2 (Prop_lut2_I1_O)        0.328     9.277 r  audio_codec_config/i2c_master/count[9]_i_1/O
                         net (fo=2, routed)           0.509     9.787    audio_codec_config/i2c_master/count_0[9]
    SLICE_X109Y146       FDCE                                         r  audio_codec_config/i2c_master/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.645    audio_codec_config/i2c_master/sysclk
    SLICE_X109Y146       FDCE                                         r  audio_codec_config/i2c_master/count_reg[9]/C
                         clock pessimism              0.482    14.128    
                         clock uncertainty           -0.035    14.092    
    SLICE_X109Y146       FDCE (Setup_fdce_C_D)       -0.271    13.821    audio_codec_config/i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 audio_codec_config/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_counter/value_internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.940ns (29.640%)  route 2.231ns (70.360%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.155    audio_codec_config/sysclk
    SLICE_X110Y146       FDRE                                         r  audio_codec_config/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  audio_codec_config/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.871     7.482    audio_codec_config/config_counter/state[2]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.152     7.634 r  audio_codec_config/config_counter/value_internal[4]_i_3/O
                         net (fo=1, routed)           1.022     8.656    audio_codec_config/config_counter/value_internal[4]_i_3_n_0
    SLICE_X110Y149       LUT5 (Prop_lut5_I0_O)        0.332     8.988 r  audio_codec_config/config_counter/value_internal[4]_i_1/O
                         net (fo=5, routed)           0.339     9.326    audio_codec_config/config_counter/value_internal[4]_i_1_n_0
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.646    audio_codec_config/config_counter/sysclk
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[0]/C
                         clock pessimism              0.441    14.088    
                         clock uncertainty           -0.035    14.052    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205    13.847    audio_codec_config/config_counter/value_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 audio_codec_config/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_counter/value_internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.940ns (29.640%)  route 2.231ns (70.360%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.155    audio_codec_config/sysclk
    SLICE_X110Y146       FDRE                                         r  audio_codec_config/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  audio_codec_config/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.871     7.482    audio_codec_config/config_counter/state[2]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.152     7.634 r  audio_codec_config/config_counter/value_internal[4]_i_3/O
                         net (fo=1, routed)           1.022     8.656    audio_codec_config/config_counter/value_internal[4]_i_3_n_0
    SLICE_X110Y149       LUT5 (Prop_lut5_I0_O)        0.332     8.988 r  audio_codec_config/config_counter/value_internal[4]_i_1/O
                         net (fo=5, routed)           0.339     9.326    audio_codec_config/config_counter/value_internal[4]_i_1_n_0
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.646    audio_codec_config/config_counter/sysclk
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[1]/C
                         clock pessimism              0.441    14.088    
                         clock uncertainty           -0.035    14.052    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205    13.847    audio_codec_config/config_counter/value_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 audio_codec_config/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_counter/value_internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.940ns (29.640%)  route 2.231ns (70.360%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.155    audio_codec_config/sysclk
    SLICE_X110Y146       FDRE                                         r  audio_codec_config/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  audio_codec_config/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.871     7.482    audio_codec_config/config_counter/state[2]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.152     7.634 r  audio_codec_config/config_counter/value_internal[4]_i_3/O
                         net (fo=1, routed)           1.022     8.656    audio_codec_config/config_counter/value_internal[4]_i_3_n_0
    SLICE_X110Y149       LUT5 (Prop_lut5_I0_O)        0.332     8.988 r  audio_codec_config/config_counter/value_internal[4]_i_1/O
                         net (fo=5, routed)           0.339     9.326    audio_codec_config/config_counter/value_internal[4]_i_1_n_0
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.646    audio_codec_config/config_counter/sysclk
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[2]/C
                         clock pessimism              0.441    14.088    
                         clock uncertainty           -0.035    14.052    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205    13.847    audio_codec_config/config_counter/value_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 audio_codec_config/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_counter/value_internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.940ns (29.640%)  route 2.231ns (70.360%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 13.646 - 8.000 ) 
    Source Clock Delay      (SCD):    6.155ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.155    audio_codec_config/sysclk
    SLICE_X110Y146       FDRE                                         r  audio_codec_config/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.456     6.611 f  audio_codec_config/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.871     7.482    audio_codec_config/config_counter/state[2]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.152     7.634 r  audio_codec_config/config_counter/value_internal[4]_i_3/O
                         net (fo=1, routed)           1.022     8.656    audio_codec_config/config_counter/value_internal[4]_i_3_n_0
    SLICE_X110Y149       LUT5 (Prop_lut5_I0_O)        0.332     8.988 r  audio_codec_config/config_counter/value_internal[4]_i_1/O
                         net (fo=5, routed)           0.339     9.326    audio_codec_config/config_counter/value_internal[4]_i_1_n_0
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.646    audio_codec_config/config_counter/sysclk
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[3]/C
                         clock pessimism              0.441    14.088    
                         clock uncertainty           -0.035    14.052    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205    13.847    audio_codec_config/config_counter/value_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  4.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 audio_codec_config/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.828    audio_codec_config/sysclk
    SLICE_X110Y146       FDRE                                         r  audio_codec_config/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  audio_codec_config/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.087     2.057    audio_codec_config/i2c_master/state[2]
    SLICE_X111Y146       LUT6 (Prop_lut6_I2_O)        0.045     2.102 r  audio_codec_config/i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    audio_codec_config/i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X111Y146       FDPE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.361    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y146       FDPE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.519     1.841    
    SLICE_X111Y146       FDPE (Hold_fdpe_C_D)         0.092     1.933    audio_codec_config/i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.825%)  route 0.130ns (41.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.828    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y146       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y146       FDCE (Prop_fdce_C_Q)         0.141     1.969 f  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.130     2.100    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X112Y146       LUT5 (Prop_lut5_I4_O)        0.045     2.145 r  audio_codec_config/i2c_master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     2.145    audio_codec_config/i2c_master/scl_ena_i_1_n_0
    SLICE_X112Y146       FDCE                                         r  audio_codec_config/i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.361    audio_codec_config/i2c_master/sysclk
    SLICE_X112Y146       FDCE                                         r  audio_codec_config/i2c_master/scl_ena_reg/C
                         clock pessimism             -0.516     1.844    
    SLICE_X112Y146       FDCE (Hold_fdce_C_D)         0.121     1.965    audio_codec_config/i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 audio_codec_config/config_counter/value_internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/config_counter/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.898%)  route 0.179ns (49.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.828    audio_codec_config/config_counter/sysclk
    SLICE_X109Y149       FDRE                                         r  audio_codec_config/config_counter/value_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y149       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  audio_codec_config/config_counter/value_internal_reg[4]/Q
                         net (fo=13, routed)          0.179     2.149    audio_codec_config/config_counter/config_counter_value[4]
    SLICE_X110Y149       LUT6 (Prop_lut6_I2_O)        0.045     2.194 r  audio_codec_config/config_counter/ready_i_1__0/O
                         net (fo=1, routed)           0.000     2.194    audio_codec_config/config_counter/ready_i_1__0_n_0
    SLICE_X110Y149       FDRE                                         r  audio_codec_config/config_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/config_counter/sysclk
    SLICE_X110Y149       FDRE                                         r  audio_codec_config/config_counter/ready_reg/C
                         clock pessimism             -0.494     1.867    
    SLICE_X110Y149       FDRE (Hold_fdre_C_D)         0.091     1.958    audio_codec_config/config_counter/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.719     1.829    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDCE (Prop_fdce_C_Q)         0.141     1.970 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.168     2.139    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X111Y147       LUT4 (Prop_lut4_I0_O)        0.042     2.181 r  audio_codec_config/i2c_master/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.181    audio_codec_config/i2c_master/FSM_onehot_state[3]_i_1_n_0
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X111Y147       FDCE (Hold_fdce_C_D)         0.107     1.936    audio_codec_config/i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.325%)  route 0.216ns (53.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.719     1.829    audio_codec_config/i2c_master/sysclk
    SLICE_X110Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDCE (Prop_fdce_C_Q)         0.141     1.970 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.216     2.186    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.045     2.231 r  audio_codec_config/i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.231    audio_codec_config/i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X108Y148       FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.992     2.359    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y148       FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.494     1.864    
    SLICE_X108Y148       FDPE (Hold_fdpe_C_D)         0.120     1.984    audio_codec_config/i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.868%)  route 0.220ns (54.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.719     1.829    audio_codec_config/i2c_master/sysclk
    SLICE_X110Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDCE (Prop_fdce_C_Q)         0.141     1.970 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.220     2.190    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X108Y148       LUT5 (Prop_lut5_I0_O)        0.045     2.235 r  audio_codec_config/i2c_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.235    audio_codec_config/i2c_master/bit_cnt[0]_i_1_n_0
    SLICE_X108Y148       FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.992     2.359    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y148       FDPE                                         r  audio_codec_config/i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.494     1.864    
    SLICE_X108Y148       FDPE (Hold_fdpe_C_D)         0.121     1.985    audio_codec_config/i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/ack_error_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.815%)  route 0.203ns (52.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.719     1.829    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDCE (Prop_fdce_C_Q)         0.141     1.970 f  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.203     2.173    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X112Y146       LUT6 (Prop_lut6_I3_O)        0.045     2.218 r  audio_codec_config/i2c_master/ack_error_i_1/O
                         net (fo=1, routed)           0.000     2.218    audio_codec_config/i2c_master/ack_error_i_1_n_0
    SLICE_X112Y146       FDCE                                         r  audio_codec_config/i2c_master/ack_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.361    audio_codec_config/i2c_master/sysclk
    SLICE_X112Y146       FDCE                                         r  audio_codec_config/i2c_master/ack_error_reg/C
                         clock pessimism             -0.516     1.844    
    SLICE_X112Y146       FDCE (Hold_fdce_C_D)         0.121     1.965    audio_codec_config/i2c_master/ack_error_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.719     1.829    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDCE (Prop_fdce_C_Q)         0.141     1.970 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.168     2.139    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X111Y147       LUT5 (Prop_lut5_I4_O)        0.045     2.184 r  audio_codec_config/i2c_master/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.184    audio_codec_config/i2c_master/FSM_onehot_state[2]_i_1_n_0
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.532     1.829    
    SLICE_X111Y147       FDCE (Hold_fdce_C_D)         0.091     1.920    audio_codec_config/i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio_codec_config/i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.719     1.829    audio_codec_config/i2c_master/sysclk
    SLICE_X112Y147       FDPE                                         r  audio_codec_config/i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.993 r  audio_codec_config/i2c_master/busy_reg/Q
                         net (fo=2, routed)           0.175     2.169    audio_codec_config/i2c_master/i2c_busy
    SLICE_X112Y147       LUT6 (Prop_lut6_I5_O)        0.045     2.214 r  audio_codec_config/i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     2.214    audio_codec_config/i2c_master/busy_i_1_n_0
    SLICE_X112Y147       FDPE                                         r  audio_codec_config/i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X112Y147       FDPE                                         r  audio_codec_config/i2c_master/busy_reg/C
                         clock pessimism             -0.532     1.829    
    SLICE_X112Y147       FDPE (Hold_fdpe_C_D)         0.120     1.949    audio_codec_config/i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio_codec_config/capacitor_counter/value_internal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.717     1.827    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y144       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y144       FDRE (Prop_fdre_C_Q)         0.141     1.968 r  audio_codec_config/capacitor_counter/value_internal_reg[11]/Q
                         net (fo=2, routed)           0.120     2.089    audio_codec_config/capacitor_counter/value_internal_reg_n_0_[11]
    SLICE_X107Y144       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.197 r  audio_codec_config/capacitor_counter/value_internal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.197    audio_codec_config/capacitor_counter/value_internal_reg[8]_i_1_n_4
    SLICE_X107Y144       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.358    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y144       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[11]/C
                         clock pessimism             -0.530     1.827    
    SLICE_X107Y144       FDRE (Hold_fdre_C_D)         0.105     1.932    audio_codec_config/capacitor_counter/value_internal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y145  audio_codec_config/capacitor_counter/ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y142  audio_codec_config/capacitor_counter/value_internal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y144  audio_codec_config/capacitor_counter/value_internal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y144  audio_codec_config/capacitor_counter/value_internal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y145  audio_codec_config/capacitor_counter/value_internal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y145  audio_codec_config/capacitor_counter/value_internal_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y145  audio_codec_config/capacitor_counter/ready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y145  audio_codec_config/capacitor_counter/ready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y142  audio_codec_config/capacitor_counter/value_internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y142  audio_codec_config/capacitor_counter/value_internal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y146  audio_codec_config/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y145  audio_codec_config/capacitor_counter/ready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y145  audio_codec_config/capacitor_counter/ready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y142  audio_codec_config/capacitor_counter/value_internal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y142  audio_codec_config/capacitor_counter/value_internal_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.979ns (66.126%)  route 2.551ns (33.874%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           2.551     4.039    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490     7.529 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.529    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.448ns (69.298%)  route 0.642ns (30.702%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.642     0.898    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.191     2.090 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.090    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.688ns period=81.376ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 3.629ns (41.778%)  route 5.058ns (58.223%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.907ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.681ns
    Phase Error              (PE):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.688 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.806    42.494    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    38.701 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    40.590    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    40.691 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           3.169    43.860    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    47.388 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.388    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.688ns period=81.376ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.255ns (48.752%)  route 1.319ns (51.248%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.907ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.681ns
    Phase Error              (PE):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.597     0.597    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.790     0.792    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.022 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.022    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@83.342ns period=166.683ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 3.642ns (41.847%)  route 5.062ns (58.153%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.945ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.758ns
    Phase Error              (PE):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     83.342    83.342 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.342 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.806    85.148    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    81.355 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    83.244    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    83.345 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           3.173    86.517    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541    90.059 f  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000    90.059    ac_bclk
    R19                                                               f  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@83.342ns period=166.683ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.268ns (48.955%)  route 1.322ns (51.045%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.945ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.758ns
    Phase Error              (PE):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.597     0.597    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.793     0.795    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     2.038 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.038    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.806    41.806    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    38.013 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    39.902    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    40.003 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    41.806    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.757ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.379ns
    Phase Error              (PE):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.597     0.597    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ac_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.342ns  (logic 4.341ns (41.974%)  route 6.001ns (58.026%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.058     6.156    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y147       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDCE (Prop_fdce_C_Q)         0.456     6.612 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           1.191     7.803    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X112Y146       LUT4 (Prop_lut4_I0_O)        0.150     7.953 r  audio_codec_config/i2c_master/ac_sda_IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.809    12.763    ac_sda_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       3.735    16.498 r  ac_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.498    ac_sda
    N17                                                               r  ac_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/i2c_master/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ac_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 4.173ns (44.658%)  route 5.172ns (55.342%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.153    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y146       FDRE                                         r  audio_codec_config/i2c_master/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.671 f  audio_codec_config/i2c_master/scl_clk_reg/Q
                         net (fo=2, routed)           0.817     7.487    audio_codec_config/i2c_master/scl_clk
    SLICE_X113Y146       LUT2 (Prop_lut2_I1_O)        0.124     7.611 f  audio_codec_config/i2c_master/ac_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.355    11.967    ac_scl_IOBUF_inst/T
    N18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.531    15.498 r  ac_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.498    ac_scl
    N18                                                               r  ac_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 4.163ns (51.000%)  route 4.000ns (49.000%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.155    audio_codec_config/sysclk
    SLICE_X110Y146       FDRE                                         r  audio_codec_config/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.456     6.611 r  audio_codec_config/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.871     7.482    audio_codec_config/state[2]
    SLICE_X110Y145       LUT3 (Prop_lut3_I1_O)        0.124     7.606 r  audio_codec_config/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.128    10.734    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    14.317 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.317    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/i2c_master/ack_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 4.018ns (69.863%)  route 1.733ns (30.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.155    audio_codec_config/i2c_master/sysclk
    SLICE_X112Y146       FDCE                                         r  audio_codec_config/i2c_master/ack_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDCE (Prop_fdce_C_Q)         0.518     6.673 r  audio_codec_config/i2c_master/ack_error_reg/Q
                         net (fo=3, routed)           1.733     8.406    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.906 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.906    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_codec_config/i2c_master/ack_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.365ns (78.482%)  route 0.374ns (21.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.828    audio_codec_config/i2c_master/sysclk
    SLICE_X112Y146       FDCE                                         r  audio_codec_config/i2c_master/ack_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDCE (Prop_fdce_C_Q)         0.164     1.992 r  audio_codec_config/i2c_master/ack_error_reg/Q
                         net (fo=3, routed)           0.374     2.367    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.568 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.568    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.469ns (55.622%)  route 1.172ns (44.378%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.828    audio_codec_config/sysclk
    SLICE_X110Y146       FDRE                                         r  audio_codec_config/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.141     1.969 r  audio_codec_config/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.201     2.170    audio_codec_config/state[0]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.045     2.215 r  audio_codec_config/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.971     3.187    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     4.470 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.470    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ac_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.010ns (37.844%)  route 1.659ns (62.156%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.828    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y146       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y146       FDCE (Prop_fdce_C_Q)         0.141     1.969 r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.216     2.186    audio_codec_config/i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X112Y146       LUT4 (Prop_lut4_I1_O)        0.045     2.231 r  audio_codec_config/i2c_master/ac_sda_IOBUF_inst_i_2/O
                         net (fo=1, routed)           1.443     3.673    ac_sda_IOBUF_inst/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.497 r  ac_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.497    ac_sda
    N17                                                               r  ac_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_codec_config/i2c_master/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ac_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.033ns (36.103%)  route 1.828ns (63.897%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.828    audio_codec_config/i2c_master/sysclk
    SLICE_X112Y146       FDCE                                         r  audio_codec_config/i2c_master/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDCE (Prop_fdce_C_Q)         0.164     1.992 f  audio_codec_config/i2c_master/scl_ena_reg/Q
                         net (fo=3, routed)           0.072     2.065    audio_codec_config/i2c_master/scl_ena_reg_n_0
    SLICE_X113Y146       LUT2 (Prop_lut2_I0_O)        0.045     2.110 r  audio_codec_config/i2c_master/ac_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.756     3.866    ac_scl_IOBUF_inst/T
    N18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.690 r  ac_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.690    ac_scl
    N18                                                               r  ac_scl (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 0.124ns (1.699%)  route 7.176ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.992     7.300    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.856     5.644    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 0.124ns (1.699%)  route 7.176ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.992     7.300    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.856     5.644    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 0.124ns (1.699%)  route 7.176ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.992     7.300    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.856     5.644    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 0.124ns (1.699%)  route 7.176ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.992     7.300    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.856     5.644    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y142       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.989     7.297    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.645    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.989     7.297    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.645    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.989     7.297    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.645    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.989     7.297    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.645    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y143       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 0.124ns (1.733%)  route 7.032ns (98.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.848     7.156    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y144       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.645    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y144       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            audio_codec_config/capacitor_counter/value_internal_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 0.124ns (1.733%)  route 7.032ns (98.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           5.184     5.184    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[0]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          1.848     7.156    audio_codec_config/capacitor_counter/btn[0]
    SLICE_X107Y144       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.645    audio_codec_config/capacitor_counter/sysclk
    SLICE_X107Y144       FDRE                                         r  audio_codec_config/capacitor_counter/value_internal_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/capacitor_counter/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.302ns (24.245%)  route 0.942ns (75.755%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.942     1.199    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[1]
    SLICE_X110Y145       LUT5 (Prop_lut5_I4_O)        0.045     1.244 r  audio_codec_config/capacitor_counter/ready_i_1/O
                         net (fo=1, routed)           0.000     1.244    audio_codec_config/capacitor_counter/ready_i_1_n_0
    SLICE_X110Y145       FDRE                                         r  audio_codec_config/capacitor_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.361    audio_codec_config/capacitor_counter/sysclk
    SLICE_X110Y145       FDRE                                         r  audio_codec_config/capacitor_counter/ready_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.482%)  route 0.983ns (76.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.856     1.113    audio_codec_config/i2c_master/data_clk_prev_reg_0[1]
    SLICE_X111Y146       LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  audio_codec_config/i2c_master/data_tx[6]_i_1/O
                         net (fo=7, routed)           0.127     1.285    audio_codec_config/i2c_master/addr_rw0
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.482%)  route 0.983ns (76.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.856     1.113    audio_codec_config/i2c_master/data_clk_prev_reg_0[1]
    SLICE_X111Y146       LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  audio_codec_config/i2c_master/data_tx[6]_i_1/O
                         net (fo=7, routed)           0.127     1.285    audio_codec_config/i2c_master/addr_rw0
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.482%)  route 0.983ns (76.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.856     1.113    audio_codec_config/i2c_master/data_clk_prev_reg_0[1]
    SLICE_X111Y146       LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  audio_codec_config/i2c_master/data_tx[6]_i_1/O
                         net (fo=7, routed)           0.127     1.285    audio_codec_config/i2c_master/addr_rw0
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.482%)  route 0.983ns (76.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.856     1.113    audio_codec_config/i2c_master/data_clk_prev_reg_0[1]
    SLICE_X111Y146       LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  audio_codec_config/i2c_master/data_tx[6]_i_1/O
                         net (fo=7, routed)           0.127     1.285    audio_codec_config/i2c_master/addr_rw0
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.302ns (23.482%)  route 0.983ns (76.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.856     1.113    audio_codec_config/i2c_master/data_clk_prev_reg_0[1]
    SLICE_X111Y146       LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  audio_codec_config/i2c_master/data_tx[6]_i_1/O
                         net (fo=7, routed)           0.127     1.285    audio_codec_config/i2c_master/addr_rw0
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.362    audio_codec_config/i2c_master/sysclk
    SLICE_X110Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.302ns (22.388%)  route 1.046ns (77.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.929     1.186    audio_codec_config/i2c_master/data_clk_prev_reg_0[1]
    SLICE_X109Y146       LUT4 (Prop_lut4_I2_O)        0.045     1.231 r  audio_codec_config/i2c_master/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.116     1.347    audio_codec_config/i2c_master/data_clk_prev_i_1_n_0
    SLICE_X108Y146       FDRE                                         r  audio_codec_config/i2c_master/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.358    audio_codec_config/i2c_master/sysclk
    SLICE_X108Y146       FDRE                                         r  audio_codec_config/i2c_master/data_clk_prev_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.302ns (21.889%)  route 1.076ns (78.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.911     1.168    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[1]
    SLICE_X111Y146       LUT2 (Prop_lut2_I0_O)        0.045     1.213 f  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          0.165     1.378    audio_codec_config/i2c_master/busy_reg_0
    SLICE_X111Y146       FDPE                                         f  audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.361    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y146       FDPE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.302ns (21.889%)  route 1.076ns (78.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.911     1.168    audio_codec_config/capacitor_counter/value_internal_reg[0]_0[1]
    SLICE_X111Y146       LUT2 (Prop_lut2_I0_O)        0.045     1.213 f  audio_codec_config/capacitor_counter/FSM_onehot_state[8]_i_3/O
                         net (fo=66, routed)          0.165     1.378    audio_codec_config/i2c_master/busy_reg_0
    SLICE_X111Y146       FDCE                                         f  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.361    audio_codec_config/i2c_master/sysclk
    SLICE_X111Y146       FDCE                                         r  audio_codec_config/i2c_master/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            audio_codec_config/i2c_master/data_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.302ns (21.474%)  route 1.103ns (78.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           0.856     1.113    audio_codec_config/i2c_master/data_clk_prev_reg_0[1]
    SLICE_X111Y146       LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  audio_codec_config/i2c_master/data_tx[6]_i_1/O
                         net (fo=7, routed)           0.247     1.405    audio_codec_config/i2c_master/addr_rw0
    SLICE_X109Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.992     2.359    audio_codec_config/i2c_master/sysclk
    SLICE_X109Y148       FDRE                                         r  audio_codec_config/i2c_master/data_tx_reg[0]/C





