
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800200  00001c26  00001cba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c26  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  00800244  00800244  00001cfe  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001cfe  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  00001d5a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001d5b  00000000  00000000  00001fb2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d32  00000000  00000000  00003d0d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000140e  00000000  00000000  00004a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000478  00000000  00000000  00005e50  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006a3  00000000  00000000  000062c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c8c  00000000  00000000  0000696b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  000075f7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	0c c1       	rjmp	.+536    	; 0x226 <__bad_interrupt>
       e:	00 00       	nop
      10:	0a c1       	rjmp	.+532    	; 0x226 <__bad_interrupt>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	d8 c0       	rjmp	.+432    	; 0x226 <__bad_interrupt>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	b8 c0       	rjmp	.+368    	; 0x226 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b4 c0       	rjmp	.+360    	; 0x226 <__bad_interrupt>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	12 e0       	ldi	r17, 0x02	; 2
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	e6 e2       	ldi	r30, 0x26	; 38
     1fe:	fc e1       	ldi	r31, 0x1C	; 28
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	a4 34       	cpi	r26, 0x44	; 68
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	22 e0       	ldi	r18, 0x02	; 2
     212:	a4 e4       	ldi	r26, 0x44	; 68
     214:	b2 e0       	ldi	r27, 0x02	; 2
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	ae 34       	cpi	r26, 0x4E	; 78
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	51 d2       	rcall	.+1186   	; 0x6c4 <main>
     222:	0c 94 11 0e 	jmp	0x1c22	; 0x1c22 <_exit>

00000226 <__bad_interrupt>:
     226:	ec ce       	rjmp	.-552    	; 0x0 <__vectors>

00000228 <CAN_data_receive>:
	}
	return false;
}
*/

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     228:	ef 92       	push	r14
     22a:	ff 92       	push	r15
     22c:	0f 93       	push	r16
     22e:	1f 93       	push	r17
     230:	cf 93       	push	r28
     232:	df 93       	push	r29
     234:	ec 01       	movw	r28, r24
     236:	e6 2e       	mov	r14, r22
	
	memset(msg, 0, sizeof(CAN_message));
     238:	8c e0       	ldi	r24, 0x0C	; 12
     23a:	fe 01       	movw	r30, r28
     23c:	11 92       	st	Z+, r1
     23e:	8a 95       	dec	r24
     240:	e9 f7       	brne	.-6      	; 0x23c <CAN_data_receive+0x14>
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     242:	25 d1       	rcall	.+586    	; 0x48e <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     244:	2e 2d       	mov	r18, r14
     246:	22 95       	swap	r18
     248:	2f 70       	andi	r18, 0x0F	; 15
     24a:	26 50       	subi	r18, 0x06	; 6
     24c:	41 e0       	ldi	r20, 0x01	; 1
     24e:	50 e0       	ldi	r21, 0x00	; 0
     250:	ba 01       	movw	r22, r20
     252:	02 c0       	rjmp	.+4      	; 0x258 <CAN_data_receive+0x30>
     254:	66 0f       	add	r22, r22
     256:	77 1f       	adc	r23, r23
     258:	2a 95       	dec	r18
     25a:	e2 f7       	brpl	.-8      	; 0x254 <CAN_data_receive+0x2c>
     25c:	9b 01       	movw	r18, r22
     25e:	28 2b       	or	r18, r24
     260:	23 2b       	or	r18, r19
     262:	69 f1       	breq	.+90     	; 0x2be <CAN_data_receive+0x96>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     264:	81 e0       	ldi	r24, 0x01	; 1
     266:	8e 0d       	add	r24, r14
     268:	f7 d0       	rcall	.+494    	; 0x458 <mcp2515_read>
     26a:	78 e0       	ldi	r23, 0x08	; 8
     26c:	87 9f       	mul	r24, r23
     26e:	80 01       	movw	r16, r0
     270:	11 24       	eor	r1, r1
     272:	19 83       	std	Y+1, r17	; 0x01
     274:	08 83       	st	Y, r16
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     276:	82 e0       	ldi	r24, 0x02	; 2
     278:	8e 0d       	add	r24, r14
     27a:	ee d0       	rcall	.+476    	; 0x458 <mcp2515_read>
     27c:	82 95       	swap	r24
     27e:	86 95       	lsr	r24
     280:	87 70       	andi	r24, 0x07	; 7
     282:	08 2b       	or	r16, r24
     284:	19 83       	std	Y+1, r17	; 0x01
     286:	08 83       	st	Y, r16
		msg->length = mcp2515_read(reg+5) & 0x0f;
     288:	85 e0       	ldi	r24, 0x05	; 5
     28a:	8e 0d       	add	r24, r14
     28c:	e5 d0       	rcall	.+458    	; 0x458 <mcp2515_read>
     28e:	8f 70       	andi	r24, 0x0F	; 15
     290:	8a 83       	std	Y+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     292:	88 23       	and	r24, r24
     294:	b1 f0       	breq	.+44     	; 0x2c2 <CAN_data_receive+0x9a>
     296:	8e 01       	movw	r16, r28
     298:	0d 5f       	subi	r16, 0xFD	; 253
     29a:	1f 4f       	sbci	r17, 0xFF	; 255
     29c:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     29e:	86 e0       	ldi	r24, 0x06	; 6
     2a0:	e8 0e       	add	r14, r24
     2a2:	8e 2d       	mov	r24, r14
     2a4:	8f 0d       	add	r24, r15
     2a6:	d8 d0       	rcall	.+432    	; 0x458 <mcp2515_read>
     2a8:	f8 01       	movw	r30, r16
     2aa:	81 93       	st	Z+, r24
     2ac:	8f 01       	movw	r16, r30
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     2ae:	f3 94       	inc	r15
     2b0:	8a 81       	ldd	r24, Y+2	; 0x02
     2b2:	f8 16       	cp	r15, r24
     2b4:	40 f4       	brcc	.+16     	; 0x2c6 <CAN_data_receive+0x9e>
     2b6:	f8 e0       	ldi	r31, 0x08	; 8
     2b8:	ff 12       	cpse	r15, r31
     2ba:	f3 cf       	rjmp	.-26     	; 0x2a2 <CAN_data_receive+0x7a>
     2bc:	06 c0       	rjmp	.+12     	; 0x2ca <CAN_data_receive+0xa2>

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	
	memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     2be:	80 e0       	ldi	r24, 0x00	; 0
     2c0:	05 c0       	rjmp	.+10     	; 0x2cc <CAN_data_receive+0xa4>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	03 c0       	rjmp	.+6      	; 0x2cc <CAN_data_receive+0xa4>
     2c6:	81 e0       	ldi	r24, 0x01	; 1
     2c8:	01 c0       	rjmp	.+2      	; 0x2cc <CAN_data_receive+0xa4>
     2ca:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     2cc:	df 91       	pop	r29
     2ce:	cf 91       	pop	r28
     2d0:	1f 91       	pop	r17
     2d2:	0f 91       	pop	r16
     2d4:	ff 90       	pop	r15
     2d6:	ef 90       	pop	r14
     2d8:	08 95       	ret

000002da <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(interrupt_PIN, interrupt_bit)){
     2da:	7f 99       	sbic	0x0f, 7	; 15
     2dc:	05 c0       	rjmp	.+10     	; 0x2e8 <CAN_int+0xe>
		//printf("Interupt active");
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     2de:	8e e0       	ldi	r24, 0x0E	; 14
     2e0:	bb d0       	rcall	.+374    	; 0x458 <mcp2515_read>
     2e2:	8e 70       	andi	r24, 0x0E	; 14
		//printf("%u",retval);
		return retval;
     2e4:	86 95       	lsr	r24
     2e6:	08 95       	ret
	}
	return NOINT;
     2e8:	80 e0       	ldi	r24, 0x00	; 0
}
     2ea:	08 95       	ret

000002ec <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     2ec:	60 e0       	ldi	r22, 0x00	; 0
     2ee:	8c e2       	ldi	r24, 0x2C	; 44
     2f0:	bf c0       	rjmp	.+382    	; 0x470 <mcp2515_write>
     2f2:	08 95       	ret

000002f4 <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(interrupt_DDR, interrupt_bit); //Input på interrupt pinen
     2f4:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     2f6:	eb d0       	rcall	.+470    	; 0x4ce <SPI_init>
	mcp2515_reset(); // Send reset-command
     2f8:	e5 d0       	rcall	.+458    	; 0x4c4 <mcp2515_reset>
	
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_CONFIG);
     2fa:	40 e8       	ldi	r20, 0x80	; 128
     2fc:	60 ee       	ldi	r22, 0xE0	; 224
     2fe:	8f e0       	ldi	r24, 0x0F	; 15
     300:	cd d0       	rcall	.+410    	; 0x49c <mcp2515_bit_modify>
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     302:	8e e0       	ldi	r24, 0x0E	; 14
     304:	a9 d0       	rcall	.+338    	; 0x458 <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     306:	80 7e       	andi	r24, 0xE0	; 224
     308:	80 38       	cpi	r24, 0x80	; 128
     30a:	21 f0       	breq	.+8      	; 0x314 <CAN_init+0x20>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     30c:	86 e0       	ldi	r24, 0x06	; 6
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	0e 94 3e 0c 	call	0x187c	; 0x187c <puts>
	}
		
	//Setter opp RXBOCTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     314:	40 e2       	ldi	r20, 0x20	; 32
     316:	60 e6       	ldi	r22, 0x60	; 96
     318:	80 e6       	ldi	r24, 0x60	; 96
     31a:	c0 d0       	rcall	.+384    	; 0x49c <mcp2515_bit_modify>
		//BUKT: 1 -> ting går til RXB1 når denne er full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     31c:	44 e0       	ldi	r20, 0x04	; 4
     31e:	64 e0       	ldi	r22, 0x04	; 4
     320:	80 e6       	ldi	r24, 0x60	; 96
     322:	bc d0       	rcall	.+376    	; 0x49c <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     324:	40 e2       	ldi	r20, 0x20	; 32
     326:	60 e6       	ldi	r22, 0x60	; 96
     328:	80 e7       	ldi	r24, 0x70	; 112
     32a:	b8 d0       	rcall	.+368    	; 0x49c <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt når data på RX1
	//RX0IE = 1 -||- RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     32c:	63 e0       	ldi	r22, 0x03	; 3
     32e:	8b e2       	ldi	r24, 0x2B	; 43
     330:	9f d0       	rcall	.+318    	; 0x470 <mcp2515_write>
	
	//Filtere:
	//Masken til RX0
	mcp2515_write(MCP_RXM0SIDH, CANID_MCUH_mask >> 3);
     332:	60 ea       	ldi	r22, 0xA0	; 160
     334:	80 e2       	ldi	r24, 0x20	; 32
     336:	9c d0       	rcall	.+312    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, CANID_MCUH_mask << 5);
     338:	40 e2       	ldi	r20, 0x20	; 32
     33a:	60 ee       	ldi	r22, 0xE0	; 224
     33c:	81 e2       	ldi	r24, 0x21	; 33
     33e:	ae d0       	rcall	.+348    	; 0x49c <mcp2515_bit_modify>
	
	//Masken til RX1
	mcp2515_write(MCP_RXM1SIDH, CANID_MCUL_mask >> 3);
     340:	60 ea       	ldi	r22, 0xA0	; 160
     342:	84 e2       	ldi	r24, 0x24	; 36
     344:	95 d0       	rcall	.+298    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, CANID_MCUL_mask << 5);
     346:	40 e6       	ldi	r20, 0x60	; 96
     348:	60 ee       	ldi	r22, 0xE0	; 224
     34a:	85 e2       	ldi	r24, 0x25	; 37
     34c:	a7 d0       	rcall	.+334    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 0 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF0SIDH, CANID_MCU_HIGHPRIO_0 >> 3);
     34e:	60 e2       	ldi	r22, 0x20	; 32
     350:	80 e0       	ldi	r24, 0x00	; 0
     352:	8e d0       	rcall	.+284    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, CANID_MCU_HIGHPRIO_0 << 5);
     354:	40 e0       	ldi	r20, 0x00	; 0
     356:	60 ee       	ldi	r22, 0xE0	; 224
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	a0 d0       	rcall	.+320    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 1 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF1SIDH, CANID_MCU_HIGHPRIO_1 >> 3);
     35c:	60 e2       	ldi	r22, 0x20	; 32
     35e:	84 e0       	ldi	r24, 0x04	; 4
     360:	87 d0       	rcall	.+270    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, CANID_MCU_HIGHPRIO_1 << 5);
     362:	40 e2       	ldi	r20, 0x20	; 32
     364:	60 ee       	ldi	r22, 0xE0	; 224
     366:	85 e0       	ldi	r24, 0x05	; 5
     368:	99 d0       	rcall	.+306    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, CANID_MCU_0 >> 3);
     36a:	60 ea       	ldi	r22, 0xA0	; 160
     36c:	88 e0       	ldi	r24, 0x08	; 8
     36e:	80 d0       	rcall	.+256    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, CANID_MCU_0 << 5);
     370:	40 e0       	ldi	r20, 0x00	; 0
     372:	60 ee       	ldi	r22, 0xE0	; 224
     374:	89 e0       	ldi	r24, 0x09	; 9
     376:	92 d0       	rcall	.+292    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, CANID_MCU_1 >> 3);
     378:	60 ea       	ldi	r22, 0xA0	; 160
     37a:	80 e1       	ldi	r24, 0x10	; 16
     37c:	79 d0       	rcall	.+242    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, CANID_MCU_1 << 5);
     37e:	40 e2       	ldi	r20, 0x20	; 32
     380:	60 ee       	ldi	r22, 0xE0	; 224
     382:	81 e1       	ldi	r24, 0x11	; 17
     384:	8b d0       	rcall	.+278    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, CANID_MCU_2 >> 3);
     386:	60 ea       	ldi	r22, 0xA0	; 160
     388:	84 e1       	ldi	r24, 0x14	; 20
     38a:	72 d0       	rcall	.+228    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, CANID_MCU_2 << 5);
     38c:	40 e4       	ldi	r20, 0x40	; 64
     38e:	60 ee       	ldi	r22, 0xE0	; 224
     390:	85 e1       	ldi	r24, 0x15	; 21
     392:	84 d0       	rcall	.+264    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, CANID_MCU_3 >> 3);
     394:	60 ea       	ldi	r22, 0xA0	; 160
     396:	88 e1       	ldi	r24, 0x18	; 24
     398:	6b d0       	rcall	.+214    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, CANID_MCU_3 << 5);
     39a:	40 e6       	ldi	r20, 0x60	; 96
     39c:	60 ee       	ldi	r22, 0xE0	; 224
     39e:	89 e1       	ldi	r24, 0x19	; 25
     3a0:	7d d0       	rcall	.+250    	; 0x49c <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     3a2:	a4 df       	rcall	.-184    	; 0x2ec <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     3a4:	40 e0       	ldi	r20, 0x00	; 0
     3a6:	60 ee       	ldi	r22, 0xE0	; 224
     3a8:	8f e0       	ldi	r24, 0x0F	; 15
     3aa:	78 c0       	rjmp	.+240    	; 0x49c <mcp2515_bit_modify>
     3ac:	08 95       	ret

000003ae <interruptToMask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
     3ae:	86 30       	cpi	r24, 0x06	; 6
     3b0:	31 f0       	breq	.+12     	; 0x3be <interruptToMask+0x10>
     3b2:	87 30       	cpi	r24, 0x07	; 7
     3b4:	31 f0       	breq	.+12     	; 0x3c2 <interruptToMask+0x14>
     3b6:	81 30       	cpi	r24, 0x01	; 1
     3b8:	31 f0       	breq	.+12     	; 0x3c6 <interruptToMask+0x18>
		case NOINT:
			return 0x00;
     3ba:	80 e0       	ldi	r24, 0x00	; 0
     3bc:	08 95       	ret
		case ERR:
			return 0b00100000;
		case RX0:
			return 0b00000001;
     3be:	81 e0       	ldi	r24, 0x01	; 1
     3c0:	08 95       	ret
		case RX1:
			return 0b00000010;
     3c2:	82 e0       	ldi	r24, 0x02	; 2
     3c4:	08 95       	ret
uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
		case NOINT:
			return 0x00;
		case ERR:
			return 0b00100000;
     3c6:	80 e2       	ldi	r24, 0x20	; 32
		case RX1:
			return 0b00000010;
		default:
			return 0x00;
	}
     3c8:	08 95       	ret

000003ca <CAN_int_clear>:
	}
	return NOINT;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != NOINT){
     3ca:	88 23       	and	r24, r24
     3cc:	29 f0       	breq	.+10     	; 0x3d8 <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
     3ce:	ef df       	rcall	.-34     	; 0x3ae <interruptToMask>
     3d0:	40 e0       	ldi	r20, 0x00	; 0
     3d2:	68 2f       	mov	r22, r24
     3d4:	8c e2       	ldi	r24, 0x2C	; 44
     3d6:	62 c0       	rjmp	.+196    	; 0x49c <mcp2515_bit_modify>
     3d8:	08 95       	ret

000003da <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     3da:	85 e0       	ldi	r24, 0x05	; 5
     3dc:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     3e0:	e9 eb       	ldi	r30, 0xB9	; 185
     3e2:	f0 e0       	ldi	r31, 0x00	; 0
     3e4:	80 81       	ld	r24, Z
     3e6:	81 60       	ori	r24, 0x01	; 1
     3e8:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     3ea:	81 e1       	ldi	r24, 0x11	; 17
     3ec:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     3f0:	ec eb       	ldi	r30, 0xBC	; 188
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	80 81       	ld	r24, Z
     3f6:	84 60       	ori	r24, 0x04	; 4
     3f8:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     3fa:	8f ef       	ldi	r24, 0xFF	; 255
     3fc:	80 93 bb 00 	sts	0x00BB, r24
     400:	08 95       	ret

00000402 <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     402:	94 ea       	ldi	r25, 0xA4	; 164
     404:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     408:	ec eb       	ldi	r30, 0xBC	; 188
     40a:	f0 e0       	ldi	r31, 0x00	; 0
     40c:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     40e:	99 23       	and	r25, r25
     410:	ec f7       	brge	.-6      	; 0x40c <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     412:	66 0f       	add	r22, r22
     414:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     418:	94 e8       	ldi	r25, 0x84	; 132
     41a:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     41e:	ec eb       	ldi	r30, 0xBC	; 188
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     424:	99 23       	and	r25, r25
     426:	ec f7       	brge	.-6      	; 0x422 <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     428:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     42c:	94 e8       	ldi	r25, 0x84	; 132
     42e:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     432:	ec eb       	ldi	r30, 0xBC	; 188
     434:	f0 e0       	ldi	r31, 0x00	; 0
     436:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     438:	99 23       	and	r25, r25
     43a:	ec f7       	brge	.-6      	; 0x436 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     43c:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     440:	84 e8       	ldi	r24, 0x84	; 132
     442:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     446:	ec eb       	ldi	r30, 0xBC	; 188
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     44c:	88 23       	and	r24, r24
     44e:	ec f7       	brge	.-6      	; 0x44a <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     450:	84 e9       	ldi	r24, 0x94	; 148
     452:	80 93 bc 00 	sts	0x00BC, r24
     456:	08 95       	ret

00000458 <mcp2515_read>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
	SPI_communicate(reg);					//Sender instruksjon
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     458:	cf 93       	push	r28
     45a:	c8 2f       	mov	r28, r24
     45c:	28 98       	cbi	0x05, 0	; 5
     45e:	83 e0       	ldi	r24, 0x03	; 3
     460:	3e d0       	rcall	.+124    	; 0x4de <SPI_communicate>
     462:	8c 2f       	mov	r24, r28
     464:	3c d0       	rcall	.+120    	; 0x4de <SPI_communicate>
     466:	80 e0       	ldi	r24, 0x00	; 0
     468:	3a d0       	rcall	.+116    	; 0x4de <SPI_communicate>
     46a:	28 9a       	sbi	0x05, 0	; 5
     46c:	cf 91       	pop	r28
     46e:	08 95       	ret

00000470 <mcp2515_write>:
     470:	cf 93       	push	r28
     472:	df 93       	push	r29
     474:	d8 2f       	mov	r29, r24
     476:	c6 2f       	mov	r28, r22
     478:	28 98       	cbi	0x05, 0	; 5
     47a:	82 e0       	ldi	r24, 0x02	; 2
     47c:	30 d0       	rcall	.+96     	; 0x4de <SPI_communicate>
     47e:	8d 2f       	mov	r24, r29
     480:	2e d0       	rcall	.+92     	; 0x4de <SPI_communicate>
     482:	8c 2f       	mov	r24, r28
     484:	2c d0       	rcall	.+88     	; 0x4de <SPI_communicate>
     486:	28 9a       	sbi	0x05, 0	; 5
     488:	df 91       	pop	r29
     48a:	cf 91       	pop	r28
     48c:	08 95       	ret

0000048e <mcp2515_read_status>:
     48e:	28 98       	cbi	0x05, 0	; 5
     490:	80 ea       	ldi	r24, 0xA0	; 160
     492:	25 d0       	rcall	.+74     	; 0x4de <SPI_communicate>
     494:	80 e0       	ldi	r24, 0x00	; 0
     496:	23 d0       	rcall	.+70     	; 0x4de <SPI_communicate>
     498:	28 9a       	sbi	0x05, 0	; 5
     49a:	08 95       	ret

0000049c <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     49c:	1f 93       	push	r17
     49e:	cf 93       	push	r28
     4a0:	df 93       	push	r29
     4a2:	18 2f       	mov	r17, r24
     4a4:	d6 2f       	mov	r29, r22
     4a6:	c4 2f       	mov	r28, r20
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4a8:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);			//Sender instruksjon
     4aa:	85 e0       	ldi	r24, 0x05	; 5
     4ac:	18 d0       	rcall	.+48     	; 0x4de <SPI_communicate>
	SPI_communicate(addr);
     4ae:	81 2f       	mov	r24, r17
     4b0:	16 d0       	rcall	.+44     	; 0x4de <SPI_communicate>
	SPI_communicate(mask);
     4b2:	8d 2f       	mov	r24, r29
     4b4:	14 d0       	rcall	.+40     	; 0x4de <SPI_communicate>
	SPI_communicate(data);
     4b6:	8c 2f       	mov	r24, r28
     4b8:	12 d0       	rcall	.+36     	; 0x4de <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     4ba:	28 9a       	sbi	0x05, 0	; 5
}
     4bc:	df 91       	pop	r29
     4be:	cf 91       	pop	r28
     4c0:	1f 91       	pop	r17
     4c2:	08 95       	ret

000004c4 <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4c4:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);				//Sender instruksjon
     4c6:	80 ec       	ldi	r24, 0xC0	; 192
     4c8:	0a d0       	rcall	.+20     	; 0x4de <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     4ca:	28 9a       	sbi	0x05, 0	; 5
     4cc:	08 95       	ret

000004ce <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(master_out_ddr, master_out_bit);
     4ce:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(master_inn_ddr, master_inn_bit);
     4d0:	23 98       	cbi	0x04, 3	; 4
	set_bit(slave_clk_ddr, slave_clk_bit);
     4d2:	21 9a       	sbi	0x04, 1	; 4
	set_bit(slave_cs_ddr, slave_cs_bit);
     4d4:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     4d6:	8c b5       	in	r24, 0x2c	; 44
     4d8:	81 65       	ori	r24, 0x51	; 81
     4da:	8c bd       	out	0x2c, r24	; 44
     4dc:	08 95       	ret

000004de <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     4de:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     4e0:	0d b4       	in	r0, 0x2d	; 45
     4e2:	07 fe       	sbrs	r0, 7
     4e4:	fd cf       	rjmp	.-6      	; 0x4e0 <SPI_communicate+0x2>
	return SPDR;
     4e6:	8e b5       	in	r24, 0x2e	; 46
     4e8:	08 95       	ret

000004ea <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

	//Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     4ea:	e0 ec       	ldi	r30, 0xC0	; 192
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	90 81       	ld	r25, Z
     4f0:	95 ff       	sbrs	r25, 5
     4f2:	fd cf       	rjmp	.-6      	; 0x4ee <USART_Transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     4f4:	80 93 c6 00 	sts	0x00C6, r24
     4f8:	08 95       	ret

000004fa <USART_Receive>:
}

unsigned char USART_Receive(void){
	
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     4fa:	e0 ec       	ldi	r30, 0xC0	; 192
     4fc:	f0 e0       	ldi	r31, 0x00	; 0
     4fe:	80 81       	ld	r24, Z
     500:	88 23       	and	r24, r24
     502:	ec f7       	brge	.-6      	; 0x4fe <USART_Receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     504:	80 91 c6 00 	lds	r24, 0x00C6
}
     508:	08 95       	ret

0000050a <USART_init>:
void USART_init(){
	
	//ubbr = F_CPU
	unsigned int ubrr = MYUBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     50a:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     50e:	87 e6       	ldi	r24, 0x67	; 103
     510:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B	 = (1<<RXEN0)|(1<<TXEN0);
     514:	88 e1       	ldi	r24, 0x18	; 24
     516:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN:  Aktiverer USART receiver
		//TXEN: Aktiverer USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     51a:	86 e0       	ldi	r24, 0x06	; 6
     51c:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Skriver til UCSRC istedet for UBRRH, ved 1.
		//USBS0: Antall stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Slik at vi kan bruke printf;
	fdevopen(USART_Transmit,USART_Receive);
     520:	6d e7       	ldi	r22, 0x7D	; 125
     522:	72 e0       	ldi	r23, 0x02	; 2
     524:	85 e7       	ldi	r24, 0x75	; 117
     526:	92 e0       	ldi	r25, 0x02	; 2
     528:	0c 94 b1 0b 	jmp	0x1762	; 0x1762 <fdevopen>
     52c:	08 95       	ret

0000052e <adc_init>:
 */ 
#include "../MainInclude.h"
#include "adc.h"

void adc_init(){
	clear_bit(DDRF,PF0);
     52e:	80 98       	cbi	0x10, 0	; 16
	
	
	ADMUX |= (1<<MUX0); //Bruker ADC1
     530:	ec e7       	ldi	r30, 0x7C	; 124
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	80 81       	ld	r24, Z
     536:	81 60       	ori	r24, 0x01	; 1
     538:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //Bruker AVCC som refferanse.
     53a:	80 81       	ld	r24, Z
     53c:	80 64       	ori	r24, 0x40	; 64
     53e:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler, bytt ut en med verdier opp til 7. //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (1<<ADPS0) | (1<<ADIE);
     540:	ea e7       	ldi	r30, 0x7A	; 122
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	80 81       	ld	r24, Z
     546:	89 68       	ori	r24, 0x89	; 137
     548:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     54a:	eb e7       	ldi	r30, 0x7B	; 123
     54c:	f0 e0       	ldi	r31, 0x00	; 0
     54e:	80 81       	ld	r24, Z
     550:	80 83       	st	Z, r24
     552:	08 95       	ret

00000554 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +35);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     554:	96 2f       	mov	r25, r22
	if(dir){
     556:	88 23       	and	r24, r24
     558:	11 f0       	breq	.+4      	; 0x55e <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     55a:	8b 9a       	sbi	0x11, 3	; 17
     55c:	01 c0       	rjmp	.+2      	; 0x560 <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     55e:	8b 98       	cbi	0x11, 3	; 17
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
     560:	68 e2       	ldi	r22, 0x28	; 40
     562:	89 2f       	mov	r24, r25
     564:	4e cf       	rjmp	.-356    	; 0x402 <I2C_transmit>
     566:	08 95       	ret

00000568 <motorbox_set_percent>:
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}


void motorbox_set_percent(int16_t percent){
     568:	8c 39       	cpi	r24, 0x9C	; 156
     56a:	2f ef       	ldi	r18, 0xFF	; 255
     56c:	92 07       	cpc	r25, r18
     56e:	14 f4       	brge	.+4      	; 0x574 <motorbox_set_percent+0xc>
     570:	8c e9       	ldi	r24, 0x9C	; 156
     572:	9f ef       	ldi	r25, 0xFF	; 255
     574:	85 36       	cpi	r24, 0x65	; 101
     576:	91 05       	cpc	r25, r1
     578:	14 f0       	brlt	.+4      	; 0x57e <motorbox_set_percent+0x16>
     57a:	84 e6       	ldi	r24, 0x64	; 100
     57c:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<10 && percent>-10){
     57e:	9c 01       	movw	r18, r24
     580:	27 5f       	subi	r18, 0xF7	; 247
     582:	3f 4f       	sbci	r19, 0xFF	; 255
     584:	23 31       	cpi	r18, 0x13	; 19
     586:	31 05       	cpc	r19, r1
     588:	20 f4       	brcc	.+8      	; 0x592 <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     58a:	60 e0       	ldi	r22, 0x00	; 0
     58c:	80 e0       	ldi	r24, 0x00	; 0
     58e:	e2 cf       	rjmp	.-60     	; 0x554 <motorbox_set_power>
     590:	08 95       	ret
	}
	else if(percent < 0){
     592:	99 23       	and	r25, r25
     594:	2c f4       	brge	.+10     	; 0x5a0 <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent + 35);
     596:	63 e2       	ldi	r22, 0x23	; 35
     598:	68 1b       	sub	r22, r24
     59a:	80 e0       	ldi	r24, 0x00	; 0
     59c:	db cf       	rjmp	.-74     	; 0x554 <motorbox_set_power>
     59e:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +35);
     5a0:	63 e2       	ldi	r22, 0x23	; 35
     5a2:	68 0f       	add	r22, r24
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	d6 cf       	rjmp	.-84     	; 0x554 <motorbox_set_power>
     5a8:	08 95       	ret

000005aa <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
	return -board_size/2-encoder_data;
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     5aa:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ac:	8a e6       	ldi	r24, 0x6A	; 106
     5ae:	8a 95       	dec	r24
     5b0:	f1 f7       	brne	.-4      	; 0x5ae <motorbox_reset_encoder+0x4>
     5b2:	00 c0       	rjmp	.+0      	; 0x5b4 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     5b4:	8e 9a       	sbi	0x11, 6	; 17
     5b6:	08 95       	ret

000005b8 <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     5b8:	80 b3       	in	r24, 0x10	; 16
     5ba:	88 6f       	ori	r24, 0xF8	; 248
     5bc:	80 bb       	out	0x10, r24	; 16
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     5be:	8e 98       	cbi	0x11, 6	; 17
	//Velger å ikke resette, skrur på motor
	MOTORBOX_CONTROLL_REG |= (1<<ENCODER_RESET_NOT)|(1<<MOTOR_ENABLE);
     5c0:	81 b3       	in	r24, 0x11	; 17
     5c2:	80 65       	ori	r24, 0x50	; 80
     5c4:	81 bb       	out	0x11, r24	; 17
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     5c6:	81 b3       	in	r24, 0x11	; 17
     5c8:	87 75       	andi	r24, 0x57	; 87
     5ca:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     5cc:	ee cf       	rjmp	.-36     	; 0x5aa <motorbox_reset_encoder>
     5ce:	08 95       	ret

000005d0 <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
     5d0:	82 95       	swap	r24
	b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
     5d2:	28 2f       	mov	r18, r24
     5d4:	23 73       	andi	r18, 0x33	; 51
     5d6:	22 0f       	add	r18, r18
     5d8:	22 0f       	add	r18, r18
     5da:	98 2f       	mov	r25, r24
     5dc:	9c 7c       	andi	r25, 0xCC	; 204
     5de:	96 95       	lsr	r25
     5e0:	96 95       	lsr	r25
     5e2:	92 2b       	or	r25, r18
	b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
     5e4:	29 2f       	mov	r18, r25
     5e6:	25 75       	andi	r18, 0x55	; 85
     5e8:	22 0f       	add	r18, r18
     5ea:	9a 7a       	andi	r25, 0xAA	; 170
     5ec:	89 2f       	mov	r24, r25
     5ee:	86 95       	lsr	r24
	return b;
     5f0:	82 2b       	or	r24, r18
     5f2:	08 95       	ret

000005f4 <motorbox_get_encoder>:
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     5f8:	8d 9a       	sbi	0x11, 5	; 17
     5fa:	8a e6       	ldi	r24, 0x6A	; 106
     5fc:	8a 95       	dec	r24
     5fe:	f1 f7       	brne	.-4      	; 0x5fc <motorbox_get_encoder+0x8>
     600:	00 c0       	rjmp	.+0      	; 0x602 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     602:	80 91 06 01 	lds	r24, 0x0106
     606:	e4 df       	rcall	.-56     	; 0x5d0 <reverse_byte>
     608:	c8 2f       	mov	r28, r24
     60a:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     60c:	8d 98       	cbi	0x11, 5	; 17
     60e:	8a e6       	ldi	r24, 0x6A	; 106
     610:	8a 95       	dec	r24
     612:	f1 f7       	brne	.-4      	; 0x610 <motorbox_get_encoder+0x1c>
     614:	00 c0       	rjmp	.+0      	; 0x616 <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
     616:	80 91 06 01 	lds	r24, 0x0106
     61a:	da df       	rcall	.-76     	; 0x5d0 <reverse_byte>
     61c:	d8 2b       	or	r29, r24
	return -board_size/2-encoder_data;
}
     61e:	80 ed       	ldi	r24, 0xD0	; 208
     620:	9e ee       	ldi	r25, 0xEE	; 238
     622:	8c 1b       	sub	r24, r28
     624:	9d 0b       	sbc	r25, r29
     626:	df 91       	pop	r29
     628:	cf 91       	pop	r28
     62a:	08 95       	ret

0000062c <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     62c:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter fast PWM 9 bit, 0110, WGM10. MAX = 0x01FF
	TCCR1A |= (1<<WGM11);
     62e:	a0 e8       	ldi	r26, 0x80	; 128
     630:	b0 e0       	ldi	r27, 0x00	; 0
     632:	8c 91       	ld	r24, X
     634:	82 60       	ori	r24, 0x02	; 2
     636:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     638:	e1 e8       	ldi	r30, 0x81	; 129
     63a:	f0 e0       	ldi	r31, 0x00	; 0
     63c:	80 81       	ld	r24, Z
     63e:	88 61       	ori	r24, 0x18	; 24
     640:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     642:	8c 91       	ld	r24, X
     644:	80 68       	ori	r24, 0x80	; 128
     646:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     648:	80 81       	ld	r24, Z
     64a:	82 60       	ori	r24, 0x02	; 2
     64c:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     64e:	80 e4       	ldi	r24, 0x40	; 64
     650:	9c e9       	ldi	r25, 0x9C	; 156
     652:	90 93 87 00 	sts	0x0087, r25
     656:	80 93 86 00 	sts	0x0086, r24
	
	//OC1A er pwm signalet	går ut på PB5
	//OCR1A nivået for sette lav. 
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     65a:	88 e0       	ldi	r24, 0x08	; 8
     65c:	97 e0       	ldi	r25, 0x07	; 7
     65e:	90 93 89 00 	sts	0x0089, r25
     662:	80 93 88 00 	sts	0x0088, r24
     666:	08 95       	ret

00000668 <servo_set>:
}

void servo_set(int percent){
     668:	8c 39       	cpi	r24, 0x9C	; 156
     66a:	2f ef       	ldi	r18, 0xFF	; 255
     66c:	92 07       	cpc	r25, r18
     66e:	14 f4       	brge	.+4      	; 0x674 <servo_set+0xc>
     670:	8c e9       	ldi	r24, 0x9C	; 156
     672:	9f ef       	ldi	r25, 0xFF	; 255
     674:	85 36       	cpi	r24, 0x65	; 101
     676:	91 05       	cpc	r25, r1
     678:	14 f0       	brlt	.+4      	; 0x67e <servo_set+0x16>
     67a:	84 e6       	ldi	r24, 0x64	; 100
     67c:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     67e:	66 27       	eor	r22, r22
     680:	77 27       	eor	r23, r23
     682:	68 1b       	sub	r22, r24
     684:	79 0b       	sbc	r23, r25
     686:	88 27       	eor	r24, r24
     688:	77 fd       	sbrc	r23, 7
     68a:	80 95       	com	r24
     68c:	98 2f       	mov	r25, r24
     68e:	de d2       	rcall	.+1468   	; 0xc4c <__floatsisf>
     690:	2b e9       	ldi	r18, 0x9B	; 155
     692:	33 e5       	ldi	r19, 0x53	; 83
     694:	49 ec       	ldi	r20, 0xC9	; 201
     696:	56 e3       	ldi	r21, 0x36	; 54
     698:	65 d3       	rcall	.+1738   	; 0xd64 <__mulsf3>
     69a:	26 ea       	ldi	r18, 0xA6	; 166
     69c:	3b e9       	ldi	r19, 0x9B	; 155
     69e:	44 ec       	ldi	r20, 0xC4	; 196
     6a0:	5a e3       	ldi	r21, 0x3A	; 58
     6a2:	d5 d1       	rcall	.+938    	; 0xa4e <__addsf3>
     6a4:	20 e0       	ldi	r18, 0x00	; 0
     6a6:	34 e2       	ldi	r19, 0x24	; 36
     6a8:	44 e7       	ldi	r20, 0x74	; 116
     6aa:	5b e4       	ldi	r21, 0x4B	; 75
     6ac:	5b d3       	rcall	.+1718   	; 0xd64 <__mulsf3>
     6ae:	20 e0       	ldi	r18, 0x00	; 0
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	40 e0       	ldi	r20, 0x00	; 0
     6b4:	5e e3       	ldi	r21, 0x3E	; 62
     6b6:	56 d3       	rcall	.+1708   	; 0xd64 <__mulsf3>
     6b8:	9b d2       	rcall	.+1334   	; 0xbf0 <__fixunssfsi>
     6ba:	70 93 89 00 	sts	0x0089, r23
     6be:	60 93 88 00 	sts	0x0088, r22
     6c2:	08 95       	ret

000006c4 <main>:
#include "../../../InterNodeHeaders/CanMessageFormat.h"
#include "regulator.h"
#include "MotorDrivers/Solenoid.h"
#include "SensorDrivers/HC-SR04.h"

int main(){
     6c4:	cf 93       	push	r28
     6c6:	df 93       	push	r29
     6c8:	cd b7       	in	r28, 0x3d	; 61
     6ca:	de b7       	in	r29, 0x3e	; 62
     6cc:	e2 97       	sbiw	r28, 0x32	; 50
     6ce:	0f b6       	in	r0, 0x3f	; 63
     6d0:	f8 94       	cli
     6d2:	de bf       	out	0x3e, r29	; 62
     6d4:	0f be       	out	0x3f, r0	; 63
     6d6:	cd bf       	out	0x3d, r28	; 61
	/*INITIALISATION*/
	USART_init();
     6d8:	18 df       	rcall	.-464    	; 0x50a <USART_init>
	CAN_init();
     6da:	0c de       	rcall	.-1000   	; 0x2f4 <CAN_init>
	servo_init();
     6dc:	a7 df       	rcall	.-178    	; 0x62c <servo_init>
	adc_init();
     6de:	27 df       	rcall	.-434    	; 0x52e <adc_init>
	I2C_init();
     6e0:	7c de       	rcall	.-776    	; 0x3da <I2C_init>
	motorbox_init();
     6e2:	6a df       	rcall	.-300    	; 0x5b8 <motorbox_init>
	HCSR04_inti();
     6e4:	3e d1       	rcall	.+636    	; 0x962 <HCSR04_inti>
	SOLENOID_DDR |= 1<<SOLENOID_BIT;
     6e6:	82 9a       	sbi	0x10, 2	; 16
	CAN_message msgInn0;
	ADC_signal adcSignal;
	PI pi_state;
	
	HCSR04_data dist_data;
	dist_data.queuePointer = 0;
     6e8:	1c 8e       	std	Y+28, r1	; 0x1c
     6ea:	fe 01       	movw	r30, r28
     6ec:	7d 96       	adiw	r30, 0x1d	; 29
     6ee:	ce 01       	movw	r24, r28
     6f0:	c1 96       	adiw	r24, 0x31	; 49
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
		dist_data.mesurements[i] = 0;
     6f2:	11 92       	st	Z+, r1
     6f4:	11 92       	st	Z+, r1
	ADC_signal adcSignal;
	PI pi_state;
	
	HCSR04_data dist_data;
	dist_data.queuePointer = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
     6f6:	e8 17       	cp	r30, r24
     6f8:	f9 07       	cpc	r31, r25
     6fa:	d9 f7       	brne	.-10     	; 0x6f2 <main+0x2e>
		dist_data.mesurements[i] = 0;
	}
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
     6fc:	1a aa       	std	Y+50, r1	; 0x32
     6fe:	19 aa       	std	Y+49, r1	; 0x31
	
	uint16_t encoder;
	regulator_init(&pi_state);
     700:	ce 01       	movw	r24, r28
     702:	0d 96       	adiw	r24, 0x0d	; 13
     704:	54 d0       	rcall	.+168    	; 0x7ae <regulator_init>
	HCSR04_data dist_data;
	dist_data.queuePointer = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
		dist_data.mesurements[i] = 0;
	}
	int16_t joySpeed = 0;
     706:	00 e0       	ldi	r16, 0x00	; 0
     708:	10 e0       	ldi	r17, 0x00	; 0
		CAN_interrupt = CAN_int();
		switch(CAN_interrupt){
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     70a:	0f 2e       	mov	r0, r31
     70c:	f9 e3       	ldi	r31, 0x39	; 57
     70e:	ef 2e       	mov	r14, r31
     710:	f2 e0       	ldi	r31, 0x02	; 2
     712:	ff 2e       	mov	r15, r31
     714:	f0 2d       	mov	r31, r0
	regulator_init(&pi_state);
	
	while(1){
		//_delay_ms(40);
		//encoder = motorbox_get_encoder();
		HCSR04_update_ref(&dist_data);
     716:	ce 01       	movw	r24, r28
     718:	4a 96       	adiw	r24, 0x1a	; 26
     71a:	5a d1       	rcall	.+692    	; 0x9d0 <HCSR04_update_ref>
		//printf("%i   \r",dist_data.pos_ref);
		
		CAN_interrupt = CAN_int();
     71c:	de dd       	rcall	.-1092   	; 0x2da <CAN_int>
     71e:	d8 2e       	mov	r13, r24
		switch(CAN_interrupt){
     720:	86 e0       	ldi	r24, 0x06	; 6
     722:	d8 16       	cp	r13, r24
     724:	79 f0       	breq	.+30     	; 0x744 <main+0x80>
     726:	87 e0       	ldi	r24, 0x07	; 7
     728:	d8 16       	cp	r13, r24
     72a:	89 f0       	breq	.+34     	; 0x74e <main+0x8a>
     72c:	81 e0       	ldi	r24, 0x01	; 1
     72e:	d8 12       	cpse	r13, r24
     730:	13 c0       	rjmp	.+38     	; 0x758 <main+0x94>
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     732:	ff 92       	push	r15
     734:	ef 92       	push	r14
     736:	0e 94 2d 0c 	call	0x185a	; 0x185a <printf>
				new_msg = 1;
				break;
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     73a:	81 e0       	ldi	r24, 0x01	; 1
     73c:	46 de       	rcall	.-884    	; 0x3ca <CAN_int_clear>
     73e:	0f 90       	pop	r0
     740:	0f 90       	pop	r0
     742:	20 c0       	rjmp	.+64     	; 0x784 <main+0xc0>
				break;
			case ERR:
				printf("CAN ERROR");
				break;
			case RX0:
				CAN_data_receive(&msgInn0, MCP_RXB0CTRL);
     744:	60 e6       	ldi	r22, 0x60	; 96
     746:	ce 01       	movw	r24, r28
     748:	01 96       	adiw	r24, 0x01	; 1
     74a:	6e dd       	rcall	.-1316   	; 0x228 <CAN_data_receive>
				new_msg = 1;
				break;
     74c:	28 c0       	rjmp	.+80     	; 0x79e <main+0xda>
			case RX1:
				CAN_data_receive(&msgInn0, MCP_RXB1CTRL);
     74e:	60 e7       	ldi	r22, 0x70	; 112
     750:	ce 01       	movw	r24, r28
     752:	01 96       	adiw	r24, 0x01	; 1
     754:	69 dd       	rcall	.-1326   	; 0x228 <CAN_data_receive>
				new_msg = 1;
				break;
     756:	23 c0       	rjmp	.+70     	; 0x79e <main+0xda>
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     758:	8d 2d       	mov	r24, r13
     75a:	37 de       	rcall	.-914    	; 0x3ca <CAN_int_clear>
     75c:	13 c0       	rjmp	.+38     	; 0x784 <main+0xc0>
		if(new_msg){
			switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
				case PACKAGESPECIFIER_MOTORSIGNALS:
				servo_set(msgInn0.data[CANMSG_SERVO]);
     75e:	8e 81       	ldd	r24, Y+6	; 0x06
     760:	99 27       	eor	r25, r25
     762:	87 fd       	sbrc	r24, 7
     764:	90 95       	com	r25
     766:	80 df       	rcall	.-256    	; 0x668 <servo_set>
				joySpeed = msgInn0.data[CANMSG_MOTOR];
     768:	0f 81       	ldd	r16, Y+7	; 0x07
     76a:	11 27       	eor	r17, r17
     76c:	07 fd       	sbrc	r16, 7
     76e:	10 95       	com	r17
				if(msgInn0.data[CANMSG_PUSH_BYTE]){
     770:	8d 81       	ldd	r24, Y+5	; 0x05
     772:	88 23       	and	r24, r24
     774:	11 f0       	breq	.+4      	; 0x77a <main+0xb6>
					set_bit(SOLENOID_PORT,SOLENOID_BIT);
     776:	8a 9a       	sbi	0x11, 2	; 17
     778:	05 c0       	rjmp	.+10     	; 0x784 <main+0xc0>
				}
				else{
					//printf("Wait\r");
					clear_bit(SOLENOID_PORT,SOLENOID_BIT);
     77a:	8a 98       	cbi	0x11, 2	; 17
     77c:	03 c0       	rjmp	.+6      	; 0x784 <main+0xc0>
				}
				break;
				case PACKAGESPECIFIER_SWITCHOFF:
					//printf("SWITCHING OFFF");
					servo_set(0);
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	72 df       	rcall	.-284    	; 0x668 <servo_set>
		}
		new_msg = 0;
		
		//adc_measure(&adcSignal);
		
		regulator_increment(&pi_state,dist_data.pos_ref,&joyPos,joySpeed);
     784:	6a 8d       	ldd	r22, Y+26	; 0x1a
     786:	7b 8d       	ldd	r23, Y+27	; 0x1b
     788:	98 01       	movw	r18, r16
     78a:	ae 01       	movw	r20, r28
     78c:	4f 5c       	subi	r20, 0xCF	; 207
     78e:	5f 4f       	sbci	r21, 0xFF	; 255
     790:	ce 01       	movw	r24, r28
     792:	0d 96       	adiw	r24, 0x0d	; 13
     794:	26 d0       	rcall	.+76     	; 0x7e2 <regulator_increment>
		//printf("%i \r",dist_data.pos_ref/20);
		motorbox_set_percent(pi_state.u);
     796:	8b 89       	ldd	r24, Y+19	; 0x13
     798:	9c 89       	ldd	r25, Y+20	; 0x14
     79a:	e6 de       	rcall	.-564    	; 0x568 <motorbox_set_percent>
		//motorbox_set_percent(dist_data.pos_ref/20);
		
	}
     79c:	bc cf       	rjmp	.-136    	; 0x716 <main+0x52>
				new_msg = 1;
				break;
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     79e:	8d 2d       	mov	r24, r13
     7a0:	14 de       	rcall	.-984    	; 0x3ca <CAN_int_clear>
		if(new_msg){
			switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
     7a2:	8c 81       	ldd	r24, Y+4	; 0x04
     7a4:	88 23       	and	r24, r24
     7a6:	d9 f2       	breq	.-74     	; 0x75e <main+0x9a>
     7a8:	81 30       	cpi	r24, 0x01	; 1
     7aa:	49 f3       	breq	.-46     	; 0x77e <main+0xba>
     7ac:	eb cf       	rjmp	.-42     	; 0x784 <main+0xc0>

000007ae <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(PI* pi_state){
     7ae:	fc 01       	movw	r30, r24
	pi_state->P = 2;
     7b0:	82 e0       	ldi	r24, 0x02	; 2
     7b2:	80 83       	st	Z, r24
	pi_state->I = 1;
     7b4:	40 e0       	ldi	r20, 0x00	; 0
     7b6:	50 e0       	ldi	r21, 0x00	; 0
     7b8:	60 e8       	ldi	r22, 0x80	; 128
     7ba:	7f e3       	ldi	r23, 0x3F	; 63
     7bc:	41 83       	std	Z+1, r20	; 0x01
     7be:	52 83       	std	Z+2, r21	; 0x02
     7c0:	63 83       	std	Z+3, r22	; 0x03
     7c2:	74 83       	std	Z+4, r23	; 0x04
	pi_state->D	= 1;
     7c4:	81 e0       	ldi	r24, 0x01	; 1
     7c6:	85 83       	std	Z+5, r24	; 0x05
	pi_state->u= 0;
     7c8:	17 82       	std	Z+7, r1	; 0x07
     7ca:	16 82       	std	Z+6, r1	; 0x06
	pi_state->integralValue = 0.0f;
     7cc:	10 86       	std	Z+8, r1	; 0x08
     7ce:	11 86       	std	Z+9, r1	; 0x09
     7d0:	12 86       	std	Z+10, r1	; 0x0a
     7d2:	13 86       	std	Z+11, r1	; 0x0b
	//pi_state->refPosValue = 0.0f;
	pi_state->prevVal = 0;
     7d4:	14 86       	std	Z+12, r1	; 0x0c
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
     7d6:	e1 e9       	ldi	r30, 0x91	; 145
     7d8:	f0 e0       	ldi	r31, 0x00	; 0
     7da:	80 81       	ld	r24, Z
     7dc:	83 60       	ori	r24, 0x03	; 3
     7de:	80 83       	st	Z, r24
     7e0:	08 95       	ret

000007e2 <regulator_increment>:
	//TIMSK3 = (1<<TOIE3); //Overflow interrupt enable
	//TCNT3 holder verdien, resettes ved å sette den lik 0;	
}

void regulator_increment(PI* piState, int16_t sensPos, int16_t* joyPos, int16_t joySpeed){
     7e2:	4f 92       	push	r4
     7e4:	5f 92       	push	r5
     7e6:	6f 92       	push	r6
     7e8:	7f 92       	push	r7
     7ea:	8f 92       	push	r8
     7ec:	9f 92       	push	r9
     7ee:	af 92       	push	r10
     7f0:	bf 92       	push	r11
     7f2:	cf 92       	push	r12
     7f4:	df 92       	push	r13
     7f6:	ef 92       	push	r14
     7f8:	ff 92       	push	r15
     7fa:	0f 93       	push	r16
     7fc:	1f 93       	push	r17
     7fe:	cf 93       	push	r28
     800:	df 93       	push	r29
     802:	ec 01       	movw	r28, r24
     804:	8a 01       	movw	r16, r20
     806:	72 2e       	mov	r7, r18
	float dt = TCNT3*1.0/((F_CPU/64)*1.0);
     808:	0f 2e       	mov	r0, r31
     80a:	f4 e9       	ldi	r31, 0x94	; 148
     80c:	af 2e       	mov	r10, r31
     80e:	b1 2c       	mov	r11, r1
     810:	f0 2d       	mov	r31, r0
     812:	f5 01       	movw	r30, r10
     814:	60 81       	ld	r22, Z
     816:	71 81       	ldd	r23, Z+1	; 0x01
     818:	80 e0       	ldi	r24, 0x00	; 0
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	15 d2       	rcall	.+1066   	; 0xc48 <__floatunsisf>
     81e:	20 e0       	ldi	r18, 0x00	; 0
     820:	34 e2       	ldi	r19, 0x24	; 36
     822:	44 e7       	ldi	r20, 0x74	; 116
     824:	58 e4       	ldi	r21, 0x48	; 72
     826:	77 d1       	rcall	.+750    	; 0xb16 <__divsf3>
     828:	6b 01       	movw	r12, r22
     82a:	7c 01       	movw	r14, r24
	TCNT3 = 0;
     82c:	f5 01       	movw	r30, r10
     82e:	11 82       	std	Z+1, r1	; 0x01
     830:	10 82       	st	Z, r1
	
	*joyPos += get_pos_from_percent(joySpeed)*dt *CONTROLLER_GAIN;
     832:	f8 01       	movw	r30, r16
     834:	60 81       	ld	r22, Z
     836:	71 81       	ldd	r23, Z+1	; 0x01
     838:	88 27       	eor	r24, r24
     83a:	77 fd       	sbrc	r23, 7
     83c:	80 95       	com	r24
     83e:	98 2f       	mov	r25, r24
     840:	05 d2       	rcall	.+1034   	; 0xc4c <__floatsisf>
     842:	4b 01       	movw	r8, r22
     844:	5c 01       	movw	r10, r24
	piState->u =  avvik * piState->P + piState->integralValue * piState->I + derivatLedd * piState->D;
	
	piState->prevVal = avvik;
}
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     846:	f7 2d       	mov	r31, r7
     848:	2c e2       	ldi	r18, 0x2C	; 44
     84a:	f2 02       	muls	r31, r18
     84c:	b0 01       	movw	r22, r0
     84e:	11 24       	eor	r1, r1

void regulator_increment(PI* piState, int16_t sensPos, int16_t* joyPos, int16_t joySpeed){
	float dt = TCNT3*1.0/((F_CPU/64)*1.0);
	TCNT3 = 0;
	
	*joyPos += get_pos_from_percent(joySpeed)*dt *CONTROLLER_GAIN;
     850:	88 27       	eor	r24, r24
     852:	77 fd       	sbrc	r23, 7
     854:	80 95       	com	r24
     856:	98 2f       	mov	r25, r24
     858:	f9 d1       	rcall	.+1010   	; 0xc4c <__floatsisf>
     85a:	a7 01       	movw	r20, r14
     85c:	96 01       	movw	r18, r12
     85e:	82 d2       	rcall	.+1284   	; 0xd64 <__mulsf3>
     860:	20 e0       	ldi	r18, 0x00	; 0
     862:	30 e0       	ldi	r19, 0x00	; 0
     864:	40 e4       	ldi	r20, 0x40	; 64
     866:	50 e4       	ldi	r21, 0x40	; 64
     868:	7d d2       	rcall	.+1274   	; 0xd64 <__mulsf3>
     86a:	9b 01       	movw	r18, r22
     86c:	ac 01       	movw	r20, r24
     86e:	c5 01       	movw	r24, r10
     870:	b4 01       	movw	r22, r8
     872:	ed d0       	rcall	.+474    	; 0xa4e <__addsf3>
     874:	b8 d1       	rcall	.+880    	; 0xbe6 <__fixsfsi>
     876:	4b 01       	movw	r8, r22
     878:	5c 01       	movw	r10, r24
     87a:	f8 01       	movw	r30, r16
     87c:	71 83       	std	Z+1, r23	; 0x01
     87e:	60 83       	st	Z, r22
	
	int16_t ref = *joyPos; //bytt med sensPos for sensor.
	
	int16_t encoderPos = motorbox_get_encoder();
     880:	b9 de       	rcall	.-654    	; 0x5f4 <motorbox_get_encoder>
	int16_t avvik = (ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     882:	94 01       	movw	r18, r8
     884:	28 1b       	sub	r18, r24
     886:	39 0b       	sbc	r19, r25
     888:	c9 01       	movw	r24, r18
     88a:	68 e5       	ldi	r22, 0x58	; 88
     88c:	70 e0       	ldi	r23, 0x00	; 0
     88e:	68 d6       	rcall	.+3280   	; 0x1560 <__divmodhi4>
     890:	8b 01       	movw	r16, r22
	piState->integralValue+=avvik*dt;
     892:	88 27       	eor	r24, r24
     894:	77 fd       	sbrc	r23, 7
     896:	80 95       	com	r24
     898:	98 2f       	mov	r25, r24
     89a:	d8 d1       	rcall	.+944    	; 0xc4c <__floatsisf>
     89c:	a7 01       	movw	r20, r14
     89e:	96 01       	movw	r18, r12
     8a0:	61 d2       	rcall	.+1218   	; 0xd64 <__mulsf3>
     8a2:	28 85       	ldd	r18, Y+8	; 0x08
     8a4:	39 85       	ldd	r19, Y+9	; 0x09
     8a6:	4a 85       	ldd	r20, Y+10	; 0x0a
     8a8:	5b 85       	ldd	r21, Y+11	; 0x0b
     8aa:	d1 d0       	rcall	.+418    	; 0xa4e <__addsf3>
     8ac:	4b 01       	movw	r8, r22
     8ae:	5c 01       	movw	r10, r24
     8b0:	68 87       	std	Y+8, r22	; 0x08
     8b2:	79 87       	std	Y+9, r23	; 0x09
     8b4:	8a 87       	std	Y+10, r24	; 0x0a
     8b6:	9b 87       	std	Y+11, r25	; 0x0b
	int16_t derivatLedd = (avvik-piState->prevVal)/dt;
	
	//printf("PosRef: %f     \tEncodePos: %i      \tAvvik: %i     \tIntegralVal: %f    \r", piState->refPosValue, encoderPos, avvik, piState->integralValue);
	piState->u =  avvik * piState->P + piState->integralValue * piState->I + derivatLedd * piState->D;
     8b8:	28 81       	ld	r18, Y
     8ba:	20 03       	mulsu	r18, r16
     8bc:	b0 01       	movw	r22, r0
     8be:	21 9f       	mul	r18, r17
     8c0:	70 0d       	add	r23, r0
     8c2:	11 24       	eor	r1, r1
     8c4:	88 27       	eor	r24, r24
     8c6:	77 fd       	sbrc	r23, 7
     8c8:	80 95       	com	r24
     8ca:	98 2f       	mov	r25, r24
     8cc:	bf d1       	rcall	.+894    	; 0xc4c <__floatsisf>
     8ce:	2b 01       	movw	r4, r22
     8d0:	3c 01       	movw	r6, r24
     8d2:	29 81       	ldd	r18, Y+1	; 0x01
     8d4:	3a 81       	ldd	r19, Y+2	; 0x02
     8d6:	4b 81       	ldd	r20, Y+3	; 0x03
     8d8:	5c 81       	ldd	r21, Y+4	; 0x04
     8da:	c5 01       	movw	r24, r10
     8dc:	b4 01       	movw	r22, r8
     8de:	42 d2       	rcall	.+1156   	; 0xd64 <__mulsf3>
     8e0:	9b 01       	movw	r18, r22
     8e2:	ac 01       	movw	r20, r24
     8e4:	c3 01       	movw	r24, r6
     8e6:	b2 01       	movw	r22, r4
     8e8:	b2 d0       	rcall	.+356    	; 0xa4e <__addsf3>
     8ea:	2b 01       	movw	r4, r22
     8ec:	3c 01       	movw	r6, r24
     8ee:	ad 80       	ldd	r10, Y+5	; 0x05
     8f0:	bb 24       	eor	r11, r11
     8f2:	a7 fc       	sbrc	r10, 7
     8f4:	b0 94       	com	r11
	int16_t ref = *joyPos; //bytt med sensPos for sensor.
	
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	piState->integralValue+=avvik*dt;
	int16_t derivatLedd = (avvik-piState->prevVal)/dt;
     8f6:	8c 85       	ldd	r24, Y+12	; 0x0c
     8f8:	b8 01       	movw	r22, r16
     8fa:	68 1b       	sub	r22, r24
     8fc:	71 09       	sbc	r23, r1
     8fe:	87 fd       	sbrc	r24, 7
     900:	73 95       	inc	r23
     902:	88 27       	eor	r24, r24
     904:	77 fd       	sbrc	r23, 7
     906:	80 95       	com	r24
     908:	98 2f       	mov	r25, r24
     90a:	a0 d1       	rcall	.+832    	; 0xc4c <__floatsisf>
     90c:	a7 01       	movw	r20, r14
     90e:	96 01       	movw	r18, r12
     910:	02 d1       	rcall	.+516    	; 0xb16 <__divsf3>
     912:	69 d1       	rcall	.+722    	; 0xbe6 <__fixsfsi>
	
	//printf("PosRef: %f     \tEncodePos: %i      \tAvvik: %i     \tIntegralVal: %f    \r", piState->refPosValue, encoderPos, avvik, piState->integralValue);
	piState->u =  avvik * piState->P + piState->integralValue * piState->I + derivatLedd * piState->D;
     914:	a6 9e       	mul	r10, r22
     916:	90 01       	movw	r18, r0
     918:	a7 9e       	mul	r10, r23
     91a:	30 0d       	add	r19, r0
     91c:	b6 9e       	mul	r11, r22
     91e:	30 0d       	add	r19, r0
     920:	11 24       	eor	r1, r1
     922:	b9 01       	movw	r22, r18
     924:	88 27       	eor	r24, r24
     926:	77 fd       	sbrc	r23, 7
     928:	80 95       	com	r24
     92a:	98 2f       	mov	r25, r24
     92c:	8f d1       	rcall	.+798    	; 0xc4c <__floatsisf>
     92e:	9b 01       	movw	r18, r22
     930:	ac 01       	movw	r20, r24
     932:	c3 01       	movw	r24, r6
     934:	b2 01       	movw	r22, r4
     936:	8b d0       	rcall	.+278    	; 0xa4e <__addsf3>
     938:	56 d1       	rcall	.+684    	; 0xbe6 <__fixsfsi>
     93a:	7f 83       	std	Y+7, r23	; 0x07
     93c:	6e 83       	std	Y+6, r22	; 0x06
	
	piState->prevVal = avvik;
     93e:	0c 87       	std	Y+12, r16	; 0x0c
}
     940:	df 91       	pop	r29
     942:	cf 91       	pop	r28
     944:	1f 91       	pop	r17
     946:	0f 91       	pop	r16
     948:	ff 90       	pop	r15
     94a:	ef 90       	pop	r14
     94c:	df 90       	pop	r13
     94e:	cf 90       	pop	r12
     950:	bf 90       	pop	r11
     952:	af 90       	pop	r10
     954:	9f 90       	pop	r9
     956:	8f 90       	pop	r8
     958:	7f 90       	pop	r7
     95a:	6f 90       	pop	r6
     95c:	5f 90       	pop	r5
     95e:	4f 90       	pop	r4
     960:	08 95       	ret

00000962 <HCSR04_inti>:

#include "HC-SR04.h"

void HCSR04_inti(){
	//porter
	set_bit(HCSR04_TRIG_DDR,HCSR04_TRIG_BIT);
     962:	3f 9a       	sbi	0x07, 7	; 7
	clear_bit(HCSR04_ECHO_DDR,HCSR04_ECHO_BIT);
     964:	3e 98       	cbi	0x07, 6	; 7
	//trenger en timer
	TCCR3B |= 0b11<<CS30;//Ingen prescaler
     966:	e1 e9       	ldi	r30, 0x91	; 145
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	80 81       	ld	r24, Z
     96c:	83 60       	ori	r24, 0x03	; 3
     96e:	80 83       	st	Z, r24
	TIMSK3 |= TOIE3; //Owerflow interupt enable
     970:	e1 e7       	ldi	r30, 0x71	; 113
     972:	f0 e0       	ldi	r31, 0x00	; 0
     974:	80 81       	ld	r24, Z
     976:	80 83       	st	Z, r24
     978:	08 95       	ret

0000097a <HCSR04_measure>:
}

//Returnerer 58*cm
uint16_t HCSR04_measure(){
	//if timer < 40ms return.
	if(TCNT3 < 16000/(64*40) && !(TIFR3 & TOV3)){
     97a:	80 91 94 00 	lds	r24, 0x0094
     97e:	90 91 95 00 	lds	r25, 0x0095
     982:	06 97       	sbiw	r24, 0x06	; 6
     984:	10 f4       	brcc	.+4      	; 0x98a <HCSR04_measure+0x10>
     986:	88 b3       	in	r24, 0x18	; 24
     988:	08 95       	ret
		return;
	}
	
	set_bit(HCSR04_TRIG_PORT,HCSR04_TRIG_BIT);
     98a:	47 9a       	sbi	0x08, 7	; 8
     98c:	85 e3       	ldi	r24, 0x35	; 53
     98e:	8a 95       	dec	r24
     990:	f1 f7       	brne	.-4      	; 0x98e <HCSR04_measure+0x14>
     992:	00 00       	nop
	_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
	clear_bit(HCSR04_TRIG_PORT,HCSR04_TRIG_BIT);
     994:	47 98       	cbi	0x08, 7	; 8
	
	TCNT3 = 0;		//resetter timer
     996:	10 92 95 00 	sts	0x0095, r1
     99a:	10 92 94 00 	sts	0x0094, r1
	TIFR3 |= TOV3;	//resetter overlow interupt
     99e:	88 b3       	in	r24, 0x18	; 24
     9a0:	88 bb       	out	0x18, r24	; 24
	while(!read_bit(HCSR04_ECHO_PIN,HCSR04_ECHO_BIT)){
     9a2:	36 99       	sbic	0x06, 6	; 6
     9a4:	03 c0       	rjmp	.+6      	; 0x9ac <HCSR04_measure+0x32>
		if(TIFR3 & TOV3){ //if overflow
     9a6:	88 b3       	in	r24, 0x18	; 24
	_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
	clear_bit(HCSR04_TRIG_PORT,HCSR04_TRIG_BIT);
	
	TCNT3 = 0;		//resetter timer
	TIFR3 |= TOV3;	//resetter overlow interupt
	while(!read_bit(HCSR04_ECHO_PIN,HCSR04_ECHO_BIT)){
     9a8:	36 9b       	sbis	0x06, 6	; 6
     9aa:	fd cf       	rjmp	.-6      	; 0x9a6 <HCSR04_measure+0x2c>
		if(TIFR3 & TOV3){ //if overflow
			return 0;
		}
	}
	
	TCNT3 = 0;		//resetter timer
     9ac:	10 92 95 00 	sts	0x0095, r1
     9b0:	10 92 94 00 	sts	0x0094, r1
	while (read_bit(HCSR04_ECHO_PIN,HCSR04_ECHO_BIT)){
     9b4:	36 9b       	sbis	0x06, 6	; 6
     9b6:	03 c0       	rjmp	.+6      	; 0x9be <HCSR04_measure+0x44>
		if(TIFR3 & TOV3){ //if overflow
     9b8:	88 b3       	in	r24, 0x18	; 24
			return 0;
		}
	}
	
	TCNT3 = 0;		//resetter timer
	while (read_bit(HCSR04_ECHO_PIN,HCSR04_ECHO_BIT)){
     9ba:	36 99       	sbic	0x06, 6	; 6
     9bc:	fd cf       	rjmp	.-6      	; 0x9b8 <HCSR04_measure+0x3e>
		if(TIFR3 & TOV3){ //if overflow
			return 0;
		}
	}
	
	return TCNT3* (64/16);
     9be:	80 91 94 00 	lds	r24, 0x0094
     9c2:	90 91 95 00 	lds	r25, 0x0095
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	88 0f       	add	r24, r24
     9cc:	99 1f       	adc	r25, r25
}
     9ce:	08 95       	ret

000009d0 <HCSR04_update_ref>:

void HCSR04_update_ref(HCSR04_data* data){
     9d0:	1f 93       	push	r17
     9d2:	cf 93       	push	r28
     9d4:	df 93       	push	r29
     9d6:	ec 01       	movw	r28, r24
	uint16_t time = HCSR04_measure();
     9d8:	d0 df       	rcall	.-96     	; 0x97a <HCSR04_measure>
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
     9da:	9c 01       	movw	r18, r24
     9dc:	2e 5a       	subi	r18, 0xAE	; 174
     9de:	31 09       	sbc	r19, r1
     9e0:	24 36       	cpi	r18, 0x64	; 100
     9e2:	38 40       	sbci	r19, 0x08	; 8
     9e4:	78 f5       	brcc	.+94     	; 0xa44 <HCSR04_update_ref+0x74>
		return;
	}
	uint16_t sum = 0;
	data->mesurements[data->queuePointer] = time;
     9e6:	1a 81       	ldd	r17, Y+2	; 0x02
     9e8:	e1 2f       	mov	r30, r17
     9ea:	f0 e0       	ldi	r31, 0x00	; 0
     9ec:	ee 0f       	add	r30, r30
     9ee:	ff 1f       	adc	r31, r31
     9f0:	ec 0f       	add	r30, r28
     9f2:	fd 1f       	adc	r31, r29
     9f4:	94 83       	std	Z+4, r25	; 0x04
     9f6:	83 83       	std	Z+3, r24	; 0x03
     9f8:	fe 01       	movw	r30, r28
     9fa:	33 96       	adiw	r30, 0x03	; 3
     9fc:	2a e0       	ldi	r18, 0x0A	; 10
void HCSR04_update_ref(HCSR04_data* data){
	uint16_t time = HCSR04_measure();
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
		return;
	}
	uint16_t sum = 0;
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	70 e0       	ldi	r23, 0x00	; 0
	data->mesurements[data->queuePointer] = time;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
		sum += data->mesurements[i];
     a02:	81 91       	ld	r24, Z+
     a04:	91 91       	ld	r25, Z+
     a06:	68 0f       	add	r22, r24
     a08:	79 1f       	adc	r23, r25
     a0a:	21 50       	subi	r18, 0x01	; 1
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
		return;
	}
	uint16_t sum = 0;
	data->mesurements[data->queuePointer] = time;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
     a0c:	d1 f7       	brne	.-12     	; 0xa02 <HCSR04_update_ref+0x32>
		sum += data->mesurements[i];
	}
	data->pos_ref = (sum * HCSR04_SCALER / HCSR04_averagingPeriod) - HCSR04_ZERO_POINT;
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	1a d1       	rcall	.+564    	; 0xc48 <__floatunsisf>
     a14:	23 e3       	ldi	r18, 0x33	; 51
     a16:	33 e3       	ldi	r19, 0x33	; 51
     a18:	43 e7       	ldi	r20, 0x73	; 115
     a1a:	50 e4       	ldi	r21, 0x40	; 64
     a1c:	a3 d1       	rcall	.+838    	; 0xd64 <__mulsf3>
     a1e:	20 e0       	ldi	r18, 0x00	; 0
     a20:	30 e0       	ldi	r19, 0x00	; 0
     a22:	40 e2       	ldi	r20, 0x20	; 32
     a24:	51 e4       	ldi	r21, 0x41	; 65
     a26:	77 d0       	rcall	.+238    	; 0xb16 <__divsf3>
     a28:	20 e0       	ldi	r18, 0x00	; 0
     a2a:	30 e8       	ldi	r19, 0x80	; 128
     a2c:	49 e8       	ldi	r20, 0x89	; 137
     a2e:	55 e4       	ldi	r21, 0x45	; 69
     a30:	0d d0       	rcall	.+26     	; 0xa4c <__subsf3>
     a32:	d9 d0       	rcall	.+434    	; 0xbe6 <__fixsfsi>
     a34:	79 83       	std	Y+1, r23	; 0x01
     a36:	68 83       	st	Y, r22
	data->queuePointer++;
     a38:	1f 5f       	subi	r17, 0xFF	; 255
	if(data->queuePointer >= HCSR04_averagingPeriod){
     a3a:	1a 30       	cpi	r17, 0x0A	; 10
     a3c:	10 f4       	brcc	.+4      	; 0xa42 <HCSR04_update_ref+0x72>
	data->mesurements[data->queuePointer] = time;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
		sum += data->mesurements[i];
	}
	data->pos_ref = (sum * HCSR04_SCALER / HCSR04_averagingPeriod) - HCSR04_ZERO_POINT;
	data->queuePointer++;
     a3e:	1a 83       	std	Y+2, r17	; 0x02
     a40:	01 c0       	rjmp	.+2      	; 0xa44 <HCSR04_update_ref+0x74>
	if(data->queuePointer >= HCSR04_averagingPeriod){
		data->queuePointer = 0;
     a42:	1a 82       	std	Y+2, r1	; 0x02
	}
     a44:	df 91       	pop	r29
     a46:	cf 91       	pop	r28
     a48:	1f 91       	pop	r17
     a4a:	08 95       	ret

00000a4c <__subsf3>:
     a4c:	50 58       	subi	r21, 0x80	; 128

00000a4e <__addsf3>:
     a4e:	bb 27       	eor	r27, r27
     a50:	aa 27       	eor	r26, r26
     a52:	0e d0       	rcall	.+28     	; 0xa70 <__addsf3x>
     a54:	4d c1       	rjmp	.+666    	; 0xcf0 <__fp_round>
     a56:	3e d1       	rcall	.+636    	; 0xcd4 <__fp_pscA>
     a58:	30 f0       	brcs	.+12     	; 0xa66 <__addsf3+0x18>
     a5a:	43 d1       	rcall	.+646    	; 0xce2 <__fp_pscB>
     a5c:	20 f0       	brcs	.+8      	; 0xa66 <__addsf3+0x18>
     a5e:	31 f4       	brne	.+12     	; 0xa6c <__addsf3+0x1e>
     a60:	9f 3f       	cpi	r25, 0xFF	; 255
     a62:	11 f4       	brne	.+4      	; 0xa68 <__addsf3+0x1a>
     a64:	1e f4       	brtc	.+6      	; 0xa6c <__addsf3+0x1e>
     a66:	33 c1       	rjmp	.+614    	; 0xcce <__fp_nan>
     a68:	0e f4       	brtc	.+2      	; 0xa6c <__addsf3+0x1e>
     a6a:	e0 95       	com	r30
     a6c:	e7 fb       	bst	r30, 7
     a6e:	29 c1       	rjmp	.+594    	; 0xcc2 <__fp_inf>

00000a70 <__addsf3x>:
     a70:	e9 2f       	mov	r30, r25
     a72:	4f d1       	rcall	.+670    	; 0xd12 <__fp_split3>
     a74:	80 f3       	brcs	.-32     	; 0xa56 <__addsf3+0x8>
     a76:	ba 17       	cp	r27, r26
     a78:	62 07       	cpc	r22, r18
     a7a:	73 07       	cpc	r23, r19
     a7c:	84 07       	cpc	r24, r20
     a7e:	95 07       	cpc	r25, r21
     a80:	18 f0       	brcs	.+6      	; 0xa88 <__addsf3x+0x18>
     a82:	71 f4       	brne	.+28     	; 0xaa0 <__addsf3x+0x30>
     a84:	9e f5       	brtc	.+102    	; 0xaec <__addsf3x+0x7c>
     a86:	67 c1       	rjmp	.+718    	; 0xd56 <__fp_zero>
     a88:	0e f4       	brtc	.+2      	; 0xa8c <__addsf3x+0x1c>
     a8a:	e0 95       	com	r30
     a8c:	0b 2e       	mov	r0, r27
     a8e:	ba 2f       	mov	r27, r26
     a90:	a0 2d       	mov	r26, r0
     a92:	0b 01       	movw	r0, r22
     a94:	b9 01       	movw	r22, r18
     a96:	90 01       	movw	r18, r0
     a98:	0c 01       	movw	r0, r24
     a9a:	ca 01       	movw	r24, r20
     a9c:	a0 01       	movw	r20, r0
     a9e:	11 24       	eor	r1, r1
     aa0:	ff 27       	eor	r31, r31
     aa2:	59 1b       	sub	r21, r25
     aa4:	99 f0       	breq	.+38     	; 0xacc <__addsf3x+0x5c>
     aa6:	59 3f       	cpi	r21, 0xF9	; 249
     aa8:	50 f4       	brcc	.+20     	; 0xabe <__addsf3x+0x4e>
     aaa:	50 3e       	cpi	r21, 0xE0	; 224
     aac:	68 f1       	brcs	.+90     	; 0xb08 <__addsf3x+0x98>
     aae:	1a 16       	cp	r1, r26
     ab0:	f0 40       	sbci	r31, 0x00	; 0
     ab2:	a2 2f       	mov	r26, r18
     ab4:	23 2f       	mov	r18, r19
     ab6:	34 2f       	mov	r19, r20
     ab8:	44 27       	eor	r20, r20
     aba:	58 5f       	subi	r21, 0xF8	; 248
     abc:	f3 cf       	rjmp	.-26     	; 0xaa4 <__addsf3x+0x34>
     abe:	46 95       	lsr	r20
     ac0:	37 95       	ror	r19
     ac2:	27 95       	ror	r18
     ac4:	a7 95       	ror	r26
     ac6:	f0 40       	sbci	r31, 0x00	; 0
     ac8:	53 95       	inc	r21
     aca:	c9 f7       	brne	.-14     	; 0xabe <__addsf3x+0x4e>
     acc:	7e f4       	brtc	.+30     	; 0xaec <__addsf3x+0x7c>
     ace:	1f 16       	cp	r1, r31
     ad0:	ba 0b       	sbc	r27, r26
     ad2:	62 0b       	sbc	r22, r18
     ad4:	73 0b       	sbc	r23, r19
     ad6:	84 0b       	sbc	r24, r20
     ad8:	ba f0       	brmi	.+46     	; 0xb08 <__addsf3x+0x98>
     ada:	91 50       	subi	r25, 0x01	; 1
     adc:	a1 f0       	breq	.+40     	; 0xb06 <__addsf3x+0x96>
     ade:	ff 0f       	add	r31, r31
     ae0:	bb 1f       	adc	r27, r27
     ae2:	66 1f       	adc	r22, r22
     ae4:	77 1f       	adc	r23, r23
     ae6:	88 1f       	adc	r24, r24
     ae8:	c2 f7       	brpl	.-16     	; 0xada <__addsf3x+0x6a>
     aea:	0e c0       	rjmp	.+28     	; 0xb08 <__addsf3x+0x98>
     aec:	ba 0f       	add	r27, r26
     aee:	62 1f       	adc	r22, r18
     af0:	73 1f       	adc	r23, r19
     af2:	84 1f       	adc	r24, r20
     af4:	48 f4       	brcc	.+18     	; 0xb08 <__addsf3x+0x98>
     af6:	87 95       	ror	r24
     af8:	77 95       	ror	r23
     afa:	67 95       	ror	r22
     afc:	b7 95       	ror	r27
     afe:	f7 95       	ror	r31
     b00:	9e 3f       	cpi	r25, 0xFE	; 254
     b02:	08 f0       	brcs	.+2      	; 0xb06 <__addsf3x+0x96>
     b04:	b3 cf       	rjmp	.-154    	; 0xa6c <__addsf3+0x1e>
     b06:	93 95       	inc	r25
     b08:	88 0f       	add	r24, r24
     b0a:	08 f0       	brcs	.+2      	; 0xb0e <__addsf3x+0x9e>
     b0c:	99 27       	eor	r25, r25
     b0e:	ee 0f       	add	r30, r30
     b10:	97 95       	ror	r25
     b12:	87 95       	ror	r24
     b14:	08 95       	ret

00000b16 <__divsf3>:
     b16:	0c d0       	rcall	.+24     	; 0xb30 <__divsf3x>
     b18:	eb c0       	rjmp	.+470    	; 0xcf0 <__fp_round>
     b1a:	e3 d0       	rcall	.+454    	; 0xce2 <__fp_pscB>
     b1c:	40 f0       	brcs	.+16     	; 0xb2e <__divsf3+0x18>
     b1e:	da d0       	rcall	.+436    	; 0xcd4 <__fp_pscA>
     b20:	30 f0       	brcs	.+12     	; 0xb2e <__divsf3+0x18>
     b22:	21 f4       	brne	.+8      	; 0xb2c <__divsf3+0x16>
     b24:	5f 3f       	cpi	r21, 0xFF	; 255
     b26:	19 f0       	breq	.+6      	; 0xb2e <__divsf3+0x18>
     b28:	cc c0       	rjmp	.+408    	; 0xcc2 <__fp_inf>
     b2a:	51 11       	cpse	r21, r1
     b2c:	15 c1       	rjmp	.+554    	; 0xd58 <__fp_szero>
     b2e:	cf c0       	rjmp	.+414    	; 0xcce <__fp_nan>

00000b30 <__divsf3x>:
     b30:	f0 d0       	rcall	.+480    	; 0xd12 <__fp_split3>
     b32:	98 f3       	brcs	.-26     	; 0xb1a <__divsf3+0x4>

00000b34 <__divsf3_pse>:
     b34:	99 23       	and	r25, r25
     b36:	c9 f3       	breq	.-14     	; 0xb2a <__divsf3+0x14>
     b38:	55 23       	and	r21, r21
     b3a:	b1 f3       	breq	.-20     	; 0xb28 <__divsf3+0x12>
     b3c:	95 1b       	sub	r25, r21
     b3e:	55 0b       	sbc	r21, r21
     b40:	bb 27       	eor	r27, r27
     b42:	aa 27       	eor	r26, r26
     b44:	62 17       	cp	r22, r18
     b46:	73 07       	cpc	r23, r19
     b48:	84 07       	cpc	r24, r20
     b4a:	38 f0       	brcs	.+14     	; 0xb5a <__divsf3_pse+0x26>
     b4c:	9f 5f       	subi	r25, 0xFF	; 255
     b4e:	5f 4f       	sbci	r21, 0xFF	; 255
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	aa 1f       	adc	r26, r26
     b58:	a9 f3       	breq	.-22     	; 0xb44 <__divsf3_pse+0x10>
     b5a:	33 d0       	rcall	.+102    	; 0xbc2 <__divsf3_pse+0x8e>
     b5c:	0e 2e       	mov	r0, r30
     b5e:	3a f0       	brmi	.+14     	; 0xb6e <__divsf3_pse+0x3a>
     b60:	e0 e8       	ldi	r30, 0x80	; 128
     b62:	30 d0       	rcall	.+96     	; 0xbc4 <__divsf3_pse+0x90>
     b64:	91 50       	subi	r25, 0x01	; 1
     b66:	50 40       	sbci	r21, 0x00	; 0
     b68:	e6 95       	lsr	r30
     b6a:	00 1c       	adc	r0, r0
     b6c:	ca f7       	brpl	.-14     	; 0xb60 <__divsf3_pse+0x2c>
     b6e:	29 d0       	rcall	.+82     	; 0xbc2 <__divsf3_pse+0x8e>
     b70:	fe 2f       	mov	r31, r30
     b72:	27 d0       	rcall	.+78     	; 0xbc2 <__divsf3_pse+0x8e>
     b74:	66 0f       	add	r22, r22
     b76:	77 1f       	adc	r23, r23
     b78:	88 1f       	adc	r24, r24
     b7a:	bb 1f       	adc	r27, r27
     b7c:	26 17       	cp	r18, r22
     b7e:	37 07       	cpc	r19, r23
     b80:	48 07       	cpc	r20, r24
     b82:	ab 07       	cpc	r26, r27
     b84:	b0 e8       	ldi	r27, 0x80	; 128
     b86:	09 f0       	breq	.+2      	; 0xb8a <__divsf3_pse+0x56>
     b88:	bb 0b       	sbc	r27, r27
     b8a:	80 2d       	mov	r24, r0
     b8c:	bf 01       	movw	r22, r30
     b8e:	ff 27       	eor	r31, r31
     b90:	93 58       	subi	r25, 0x83	; 131
     b92:	5f 4f       	sbci	r21, 0xFF	; 255
     b94:	2a f0       	brmi	.+10     	; 0xba0 <__divsf3_pse+0x6c>
     b96:	9e 3f       	cpi	r25, 0xFE	; 254
     b98:	51 05       	cpc	r21, r1
     b9a:	68 f0       	brcs	.+26     	; 0xbb6 <__divsf3_pse+0x82>
     b9c:	92 c0       	rjmp	.+292    	; 0xcc2 <__fp_inf>
     b9e:	dc c0       	rjmp	.+440    	; 0xd58 <__fp_szero>
     ba0:	5f 3f       	cpi	r21, 0xFF	; 255
     ba2:	ec f3       	brlt	.-6      	; 0xb9e <__divsf3_pse+0x6a>
     ba4:	98 3e       	cpi	r25, 0xE8	; 232
     ba6:	dc f3       	brlt	.-10     	; 0xb9e <__divsf3_pse+0x6a>
     ba8:	86 95       	lsr	r24
     baa:	77 95       	ror	r23
     bac:	67 95       	ror	r22
     bae:	b7 95       	ror	r27
     bb0:	f7 95       	ror	r31
     bb2:	9f 5f       	subi	r25, 0xFF	; 255
     bb4:	c9 f7       	brne	.-14     	; 0xba8 <__divsf3_pse+0x74>
     bb6:	88 0f       	add	r24, r24
     bb8:	91 1d       	adc	r25, r1
     bba:	96 95       	lsr	r25
     bbc:	87 95       	ror	r24
     bbe:	97 f9       	bld	r25, 7
     bc0:	08 95       	ret
     bc2:	e1 e0       	ldi	r30, 0x01	; 1
     bc4:	66 0f       	add	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	88 1f       	adc	r24, r24
     bca:	bb 1f       	adc	r27, r27
     bcc:	62 17       	cp	r22, r18
     bce:	73 07       	cpc	r23, r19
     bd0:	84 07       	cpc	r24, r20
     bd2:	ba 07       	cpc	r27, r26
     bd4:	20 f0       	brcs	.+8      	; 0xbde <__divsf3_pse+0xaa>
     bd6:	62 1b       	sub	r22, r18
     bd8:	73 0b       	sbc	r23, r19
     bda:	84 0b       	sbc	r24, r20
     bdc:	ba 0b       	sbc	r27, r26
     bde:	ee 1f       	adc	r30, r30
     be0:	88 f7       	brcc	.-30     	; 0xbc4 <__divsf3_pse+0x90>
     be2:	e0 95       	com	r30
     be4:	08 95       	ret

00000be6 <__fixsfsi>:
     be6:	04 d0       	rcall	.+8      	; 0xbf0 <__fixunssfsi>
     be8:	68 94       	set
     bea:	b1 11       	cpse	r27, r1
     bec:	b5 c0       	rjmp	.+362    	; 0xd58 <__fp_szero>
     bee:	08 95       	ret

00000bf0 <__fixunssfsi>:
     bf0:	98 d0       	rcall	.+304    	; 0xd22 <__fp_splitA>
     bf2:	88 f0       	brcs	.+34     	; 0xc16 <__fixunssfsi+0x26>
     bf4:	9f 57       	subi	r25, 0x7F	; 127
     bf6:	90 f0       	brcs	.+36     	; 0xc1c <__fixunssfsi+0x2c>
     bf8:	b9 2f       	mov	r27, r25
     bfa:	99 27       	eor	r25, r25
     bfc:	b7 51       	subi	r27, 0x17	; 23
     bfe:	a0 f0       	brcs	.+40     	; 0xc28 <__fixunssfsi+0x38>
     c00:	d1 f0       	breq	.+52     	; 0xc36 <__fixunssfsi+0x46>
     c02:	66 0f       	add	r22, r22
     c04:	77 1f       	adc	r23, r23
     c06:	88 1f       	adc	r24, r24
     c08:	99 1f       	adc	r25, r25
     c0a:	1a f0       	brmi	.+6      	; 0xc12 <__fixunssfsi+0x22>
     c0c:	ba 95       	dec	r27
     c0e:	c9 f7       	brne	.-14     	; 0xc02 <__fixunssfsi+0x12>
     c10:	12 c0       	rjmp	.+36     	; 0xc36 <__fixunssfsi+0x46>
     c12:	b1 30       	cpi	r27, 0x01	; 1
     c14:	81 f0       	breq	.+32     	; 0xc36 <__fixunssfsi+0x46>
     c16:	9f d0       	rcall	.+318    	; 0xd56 <__fp_zero>
     c18:	b1 e0       	ldi	r27, 0x01	; 1
     c1a:	08 95       	ret
     c1c:	9c c0       	rjmp	.+312    	; 0xd56 <__fp_zero>
     c1e:	67 2f       	mov	r22, r23
     c20:	78 2f       	mov	r23, r24
     c22:	88 27       	eor	r24, r24
     c24:	b8 5f       	subi	r27, 0xF8	; 248
     c26:	39 f0       	breq	.+14     	; 0xc36 <__fixunssfsi+0x46>
     c28:	b9 3f       	cpi	r27, 0xF9	; 249
     c2a:	cc f3       	brlt	.-14     	; 0xc1e <__fixunssfsi+0x2e>
     c2c:	86 95       	lsr	r24
     c2e:	77 95       	ror	r23
     c30:	67 95       	ror	r22
     c32:	b3 95       	inc	r27
     c34:	d9 f7       	brne	.-10     	; 0xc2c <__fixunssfsi+0x3c>
     c36:	3e f4       	brtc	.+14     	; 0xc46 <__fixunssfsi+0x56>
     c38:	90 95       	com	r25
     c3a:	80 95       	com	r24
     c3c:	70 95       	com	r23
     c3e:	61 95       	neg	r22
     c40:	7f 4f       	sbci	r23, 0xFF	; 255
     c42:	8f 4f       	sbci	r24, 0xFF	; 255
     c44:	9f 4f       	sbci	r25, 0xFF	; 255
     c46:	08 95       	ret

00000c48 <__floatunsisf>:
     c48:	e8 94       	clt
     c4a:	09 c0       	rjmp	.+18     	; 0xc5e <__floatsisf+0x12>

00000c4c <__floatsisf>:
     c4c:	97 fb       	bst	r25, 7
     c4e:	3e f4       	brtc	.+14     	; 0xc5e <__floatsisf+0x12>
     c50:	90 95       	com	r25
     c52:	80 95       	com	r24
     c54:	70 95       	com	r23
     c56:	61 95       	neg	r22
     c58:	7f 4f       	sbci	r23, 0xFF	; 255
     c5a:	8f 4f       	sbci	r24, 0xFF	; 255
     c5c:	9f 4f       	sbci	r25, 0xFF	; 255
     c5e:	99 23       	and	r25, r25
     c60:	a9 f0       	breq	.+42     	; 0xc8c <__floatsisf+0x40>
     c62:	f9 2f       	mov	r31, r25
     c64:	96 e9       	ldi	r25, 0x96	; 150
     c66:	bb 27       	eor	r27, r27
     c68:	93 95       	inc	r25
     c6a:	f6 95       	lsr	r31
     c6c:	87 95       	ror	r24
     c6e:	77 95       	ror	r23
     c70:	67 95       	ror	r22
     c72:	b7 95       	ror	r27
     c74:	f1 11       	cpse	r31, r1
     c76:	f8 cf       	rjmp	.-16     	; 0xc68 <__floatsisf+0x1c>
     c78:	fa f4       	brpl	.+62     	; 0xcb8 <__floatsisf+0x6c>
     c7a:	bb 0f       	add	r27, r27
     c7c:	11 f4       	brne	.+4      	; 0xc82 <__floatsisf+0x36>
     c7e:	60 ff       	sbrs	r22, 0
     c80:	1b c0       	rjmp	.+54     	; 0xcb8 <__floatsisf+0x6c>
     c82:	6f 5f       	subi	r22, 0xFF	; 255
     c84:	7f 4f       	sbci	r23, 0xFF	; 255
     c86:	8f 4f       	sbci	r24, 0xFF	; 255
     c88:	9f 4f       	sbci	r25, 0xFF	; 255
     c8a:	16 c0       	rjmp	.+44     	; 0xcb8 <__floatsisf+0x6c>
     c8c:	88 23       	and	r24, r24
     c8e:	11 f0       	breq	.+4      	; 0xc94 <__floatsisf+0x48>
     c90:	96 e9       	ldi	r25, 0x96	; 150
     c92:	11 c0       	rjmp	.+34     	; 0xcb6 <__floatsisf+0x6a>
     c94:	77 23       	and	r23, r23
     c96:	21 f0       	breq	.+8      	; 0xca0 <__floatsisf+0x54>
     c98:	9e e8       	ldi	r25, 0x8E	; 142
     c9a:	87 2f       	mov	r24, r23
     c9c:	76 2f       	mov	r23, r22
     c9e:	05 c0       	rjmp	.+10     	; 0xcaa <__floatsisf+0x5e>
     ca0:	66 23       	and	r22, r22
     ca2:	71 f0       	breq	.+28     	; 0xcc0 <__floatsisf+0x74>
     ca4:	96 e8       	ldi	r25, 0x86	; 134
     ca6:	86 2f       	mov	r24, r22
     ca8:	70 e0       	ldi	r23, 0x00	; 0
     caa:	60 e0       	ldi	r22, 0x00	; 0
     cac:	2a f0       	brmi	.+10     	; 0xcb8 <__floatsisf+0x6c>
     cae:	9a 95       	dec	r25
     cb0:	66 0f       	add	r22, r22
     cb2:	77 1f       	adc	r23, r23
     cb4:	88 1f       	adc	r24, r24
     cb6:	da f7       	brpl	.-10     	; 0xcae <__floatsisf+0x62>
     cb8:	88 0f       	add	r24, r24
     cba:	96 95       	lsr	r25
     cbc:	87 95       	ror	r24
     cbe:	97 f9       	bld	r25, 7
     cc0:	08 95       	ret

00000cc2 <__fp_inf>:
     cc2:	97 f9       	bld	r25, 7
     cc4:	9f 67       	ori	r25, 0x7F	; 127
     cc6:	80 e8       	ldi	r24, 0x80	; 128
     cc8:	70 e0       	ldi	r23, 0x00	; 0
     cca:	60 e0       	ldi	r22, 0x00	; 0
     ccc:	08 95       	ret

00000cce <__fp_nan>:
     cce:	9f ef       	ldi	r25, 0xFF	; 255
     cd0:	80 ec       	ldi	r24, 0xC0	; 192
     cd2:	08 95       	ret

00000cd4 <__fp_pscA>:
     cd4:	00 24       	eor	r0, r0
     cd6:	0a 94       	dec	r0
     cd8:	16 16       	cp	r1, r22
     cda:	17 06       	cpc	r1, r23
     cdc:	18 06       	cpc	r1, r24
     cde:	09 06       	cpc	r0, r25
     ce0:	08 95       	ret

00000ce2 <__fp_pscB>:
     ce2:	00 24       	eor	r0, r0
     ce4:	0a 94       	dec	r0
     ce6:	12 16       	cp	r1, r18
     ce8:	13 06       	cpc	r1, r19
     cea:	14 06       	cpc	r1, r20
     cec:	05 06       	cpc	r0, r21
     cee:	08 95       	ret

00000cf0 <__fp_round>:
     cf0:	09 2e       	mov	r0, r25
     cf2:	03 94       	inc	r0
     cf4:	00 0c       	add	r0, r0
     cf6:	11 f4       	brne	.+4      	; 0xcfc <__fp_round+0xc>
     cf8:	88 23       	and	r24, r24
     cfa:	52 f0       	brmi	.+20     	; 0xd10 <__fp_round+0x20>
     cfc:	bb 0f       	add	r27, r27
     cfe:	40 f4       	brcc	.+16     	; 0xd10 <__fp_round+0x20>
     d00:	bf 2b       	or	r27, r31
     d02:	11 f4       	brne	.+4      	; 0xd08 <__fp_round+0x18>
     d04:	60 ff       	sbrs	r22, 0
     d06:	04 c0       	rjmp	.+8      	; 0xd10 <__fp_round+0x20>
     d08:	6f 5f       	subi	r22, 0xFF	; 255
     d0a:	7f 4f       	sbci	r23, 0xFF	; 255
     d0c:	8f 4f       	sbci	r24, 0xFF	; 255
     d0e:	9f 4f       	sbci	r25, 0xFF	; 255
     d10:	08 95       	ret

00000d12 <__fp_split3>:
     d12:	57 fd       	sbrc	r21, 7
     d14:	90 58       	subi	r25, 0x80	; 128
     d16:	44 0f       	add	r20, r20
     d18:	55 1f       	adc	r21, r21
     d1a:	59 f0       	breq	.+22     	; 0xd32 <__fp_splitA+0x10>
     d1c:	5f 3f       	cpi	r21, 0xFF	; 255
     d1e:	71 f0       	breq	.+28     	; 0xd3c <__fp_splitA+0x1a>
     d20:	47 95       	ror	r20

00000d22 <__fp_splitA>:
     d22:	88 0f       	add	r24, r24
     d24:	97 fb       	bst	r25, 7
     d26:	99 1f       	adc	r25, r25
     d28:	61 f0       	breq	.+24     	; 0xd42 <__fp_splitA+0x20>
     d2a:	9f 3f       	cpi	r25, 0xFF	; 255
     d2c:	79 f0       	breq	.+30     	; 0xd4c <__fp_splitA+0x2a>
     d2e:	87 95       	ror	r24
     d30:	08 95       	ret
     d32:	12 16       	cp	r1, r18
     d34:	13 06       	cpc	r1, r19
     d36:	14 06       	cpc	r1, r20
     d38:	55 1f       	adc	r21, r21
     d3a:	f2 cf       	rjmp	.-28     	; 0xd20 <__fp_split3+0xe>
     d3c:	46 95       	lsr	r20
     d3e:	f1 df       	rcall	.-30     	; 0xd22 <__fp_splitA>
     d40:	08 c0       	rjmp	.+16     	; 0xd52 <__fp_splitA+0x30>
     d42:	16 16       	cp	r1, r22
     d44:	17 06       	cpc	r1, r23
     d46:	18 06       	cpc	r1, r24
     d48:	99 1f       	adc	r25, r25
     d4a:	f1 cf       	rjmp	.-30     	; 0xd2e <__fp_splitA+0xc>
     d4c:	86 95       	lsr	r24
     d4e:	71 05       	cpc	r23, r1
     d50:	61 05       	cpc	r22, r1
     d52:	08 94       	sec
     d54:	08 95       	ret

00000d56 <__fp_zero>:
     d56:	e8 94       	clt

00000d58 <__fp_szero>:
     d58:	bb 27       	eor	r27, r27
     d5a:	66 27       	eor	r22, r22
     d5c:	77 27       	eor	r23, r23
     d5e:	cb 01       	movw	r24, r22
     d60:	97 f9       	bld	r25, 7
     d62:	08 95       	ret

00000d64 <__mulsf3>:
     d64:	0b d0       	rcall	.+22     	; 0xd7c <__mulsf3x>
     d66:	c4 cf       	rjmp	.-120    	; 0xcf0 <__fp_round>
     d68:	b5 df       	rcall	.-150    	; 0xcd4 <__fp_pscA>
     d6a:	28 f0       	brcs	.+10     	; 0xd76 <__mulsf3+0x12>
     d6c:	ba df       	rcall	.-140    	; 0xce2 <__fp_pscB>
     d6e:	18 f0       	brcs	.+6      	; 0xd76 <__mulsf3+0x12>
     d70:	95 23       	and	r25, r21
     d72:	09 f0       	breq	.+2      	; 0xd76 <__mulsf3+0x12>
     d74:	a6 cf       	rjmp	.-180    	; 0xcc2 <__fp_inf>
     d76:	ab cf       	rjmp	.-170    	; 0xcce <__fp_nan>
     d78:	11 24       	eor	r1, r1
     d7a:	ee cf       	rjmp	.-36     	; 0xd58 <__fp_szero>

00000d7c <__mulsf3x>:
     d7c:	ca df       	rcall	.-108    	; 0xd12 <__fp_split3>
     d7e:	a0 f3       	brcs	.-24     	; 0xd68 <__mulsf3+0x4>

00000d80 <__mulsf3_pse>:
     d80:	95 9f       	mul	r25, r21
     d82:	d1 f3       	breq	.-12     	; 0xd78 <__mulsf3+0x14>
     d84:	95 0f       	add	r25, r21
     d86:	50 e0       	ldi	r21, 0x00	; 0
     d88:	55 1f       	adc	r21, r21
     d8a:	62 9f       	mul	r22, r18
     d8c:	f0 01       	movw	r30, r0
     d8e:	72 9f       	mul	r23, r18
     d90:	bb 27       	eor	r27, r27
     d92:	f0 0d       	add	r31, r0
     d94:	b1 1d       	adc	r27, r1
     d96:	63 9f       	mul	r22, r19
     d98:	aa 27       	eor	r26, r26
     d9a:	f0 0d       	add	r31, r0
     d9c:	b1 1d       	adc	r27, r1
     d9e:	aa 1f       	adc	r26, r26
     da0:	64 9f       	mul	r22, r20
     da2:	66 27       	eor	r22, r22
     da4:	b0 0d       	add	r27, r0
     da6:	a1 1d       	adc	r26, r1
     da8:	66 1f       	adc	r22, r22
     daa:	82 9f       	mul	r24, r18
     dac:	22 27       	eor	r18, r18
     dae:	b0 0d       	add	r27, r0
     db0:	a1 1d       	adc	r26, r1
     db2:	62 1f       	adc	r22, r18
     db4:	73 9f       	mul	r23, r19
     db6:	b0 0d       	add	r27, r0
     db8:	a1 1d       	adc	r26, r1
     dba:	62 1f       	adc	r22, r18
     dbc:	83 9f       	mul	r24, r19
     dbe:	a0 0d       	add	r26, r0
     dc0:	61 1d       	adc	r22, r1
     dc2:	22 1f       	adc	r18, r18
     dc4:	74 9f       	mul	r23, r20
     dc6:	33 27       	eor	r19, r19
     dc8:	a0 0d       	add	r26, r0
     dca:	61 1d       	adc	r22, r1
     dcc:	23 1f       	adc	r18, r19
     dce:	84 9f       	mul	r24, r20
     dd0:	60 0d       	add	r22, r0
     dd2:	21 1d       	adc	r18, r1
     dd4:	82 2f       	mov	r24, r18
     dd6:	76 2f       	mov	r23, r22
     dd8:	6a 2f       	mov	r22, r26
     dda:	11 24       	eor	r1, r1
     ddc:	9f 57       	subi	r25, 0x7F	; 127
     dde:	50 40       	sbci	r21, 0x00	; 0
     de0:	8a f0       	brmi	.+34     	; 0xe04 <__mulsf3_pse+0x84>
     de2:	e1 f0       	breq	.+56     	; 0xe1c <__mulsf3_pse+0x9c>
     de4:	88 23       	and	r24, r24
     de6:	4a f0       	brmi	.+18     	; 0xdfa <__mulsf3_pse+0x7a>
     de8:	ee 0f       	add	r30, r30
     dea:	ff 1f       	adc	r31, r31
     dec:	bb 1f       	adc	r27, r27
     dee:	66 1f       	adc	r22, r22
     df0:	77 1f       	adc	r23, r23
     df2:	88 1f       	adc	r24, r24
     df4:	91 50       	subi	r25, 0x01	; 1
     df6:	50 40       	sbci	r21, 0x00	; 0
     df8:	a9 f7       	brne	.-22     	; 0xde4 <__mulsf3_pse+0x64>
     dfa:	9e 3f       	cpi	r25, 0xFE	; 254
     dfc:	51 05       	cpc	r21, r1
     dfe:	70 f0       	brcs	.+28     	; 0xe1c <__mulsf3_pse+0x9c>
     e00:	60 cf       	rjmp	.-320    	; 0xcc2 <__fp_inf>
     e02:	aa cf       	rjmp	.-172    	; 0xd58 <__fp_szero>
     e04:	5f 3f       	cpi	r21, 0xFF	; 255
     e06:	ec f3       	brlt	.-6      	; 0xe02 <__mulsf3_pse+0x82>
     e08:	98 3e       	cpi	r25, 0xE8	; 232
     e0a:	dc f3       	brlt	.-10     	; 0xe02 <__mulsf3_pse+0x82>
     e0c:	86 95       	lsr	r24
     e0e:	77 95       	ror	r23
     e10:	67 95       	ror	r22
     e12:	b7 95       	ror	r27
     e14:	f7 95       	ror	r31
     e16:	e7 95       	ror	r30
     e18:	9f 5f       	subi	r25, 0xFF	; 255
     e1a:	c1 f7       	brne	.-16     	; 0xe0c <__mulsf3_pse+0x8c>
     e1c:	fe 2b       	or	r31, r30
     e1e:	88 0f       	add	r24, r24
     e20:	91 1d       	adc	r25, r1
     e22:	96 95       	lsr	r25
     e24:	87 95       	ror	r24
     e26:	97 f9       	bld	r25, 7
     e28:	08 95       	ret

00000e2a <vfprintf>:
     e2a:	2f 92       	push	r2
     e2c:	3f 92       	push	r3
     e2e:	4f 92       	push	r4
     e30:	5f 92       	push	r5
     e32:	6f 92       	push	r6
     e34:	7f 92       	push	r7
     e36:	8f 92       	push	r8
     e38:	9f 92       	push	r9
     e3a:	af 92       	push	r10
     e3c:	bf 92       	push	r11
     e3e:	cf 92       	push	r12
     e40:	df 92       	push	r13
     e42:	ef 92       	push	r14
     e44:	ff 92       	push	r15
     e46:	0f 93       	push	r16
     e48:	1f 93       	push	r17
     e4a:	cf 93       	push	r28
     e4c:	df 93       	push	r29
     e4e:	cd b7       	in	r28, 0x3d	; 61
     e50:	de b7       	in	r29, 0x3e	; 62
     e52:	63 97       	sbiw	r28, 0x13	; 19
     e54:	0f b6       	in	r0, 0x3f	; 63
     e56:	f8 94       	cli
     e58:	de bf       	out	0x3e, r29	; 62
     e5a:	0f be       	out	0x3f, r0	; 63
     e5c:	cd bf       	out	0x3d, r28	; 61
     e5e:	7c 01       	movw	r14, r24
     e60:	1b 01       	movw	r2, r22
     e62:	6a 01       	movw	r12, r20
     e64:	fc 01       	movw	r30, r24
     e66:	17 82       	std	Z+7, r1	; 0x07
     e68:	16 82       	std	Z+6, r1	; 0x06
     e6a:	83 81       	ldd	r24, Z+3	; 0x03
     e6c:	81 ff       	sbrs	r24, 1
     e6e:	49 c3       	rjmp	.+1682   	; 0x1502 <vfprintf+0x6d8>
     e70:	be 01       	movw	r22, r28
     e72:	6f 5f       	subi	r22, 0xFF	; 255
     e74:	7f 4f       	sbci	r23, 0xFF	; 255
     e76:	4b 01       	movw	r8, r22
     e78:	f7 01       	movw	r30, r14
     e7a:	93 81       	ldd	r25, Z+3	; 0x03
     e7c:	f1 01       	movw	r30, r2
     e7e:	93 fd       	sbrc	r25, 3
     e80:	85 91       	lpm	r24, Z+
     e82:	93 ff       	sbrs	r25, 3
     e84:	81 91       	ld	r24, Z+
     e86:	1f 01       	movw	r2, r30
     e88:	88 23       	and	r24, r24
     e8a:	09 f4       	brne	.+2      	; 0xe8e <vfprintf+0x64>
     e8c:	36 c3       	rjmp	.+1644   	; 0x14fa <vfprintf+0x6d0>
     e8e:	85 32       	cpi	r24, 0x25	; 37
     e90:	39 f4       	brne	.+14     	; 0xea0 <vfprintf+0x76>
     e92:	93 fd       	sbrc	r25, 3
     e94:	85 91       	lpm	r24, Z+
     e96:	93 ff       	sbrs	r25, 3
     e98:	81 91       	ld	r24, Z+
     e9a:	1f 01       	movw	r2, r30
     e9c:	85 32       	cpi	r24, 0x25	; 37
     e9e:	31 f4       	brne	.+12     	; 0xeac <vfprintf+0x82>
     ea0:	b7 01       	movw	r22, r14
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	a8 d4       	rcall	.+2384   	; 0x17f6 <fputc>
     ea6:	56 01       	movw	r10, r12
     ea8:	65 01       	movw	r12, r10
     eaa:	e6 cf       	rjmp	.-52     	; 0xe78 <vfprintf+0x4e>
     eac:	10 e0       	ldi	r17, 0x00	; 0
     eae:	51 2c       	mov	r5, r1
     eb0:	20 e0       	ldi	r18, 0x00	; 0
     eb2:	20 32       	cpi	r18, 0x20	; 32
     eb4:	a0 f4       	brcc	.+40     	; 0xede <vfprintf+0xb4>
     eb6:	8b 32       	cpi	r24, 0x2B	; 43
     eb8:	69 f0       	breq	.+26     	; 0xed4 <vfprintf+0xaa>
     eba:	30 f4       	brcc	.+12     	; 0xec8 <vfprintf+0x9e>
     ebc:	80 32       	cpi	r24, 0x20	; 32
     ebe:	59 f0       	breq	.+22     	; 0xed6 <vfprintf+0xac>
     ec0:	83 32       	cpi	r24, 0x23	; 35
     ec2:	69 f4       	brne	.+26     	; 0xede <vfprintf+0xb4>
     ec4:	20 61       	ori	r18, 0x10	; 16
     ec6:	2c c0       	rjmp	.+88     	; 0xf20 <vfprintf+0xf6>
     ec8:	8d 32       	cpi	r24, 0x2D	; 45
     eca:	39 f0       	breq	.+14     	; 0xeda <vfprintf+0xb0>
     ecc:	80 33       	cpi	r24, 0x30	; 48
     ece:	39 f4       	brne	.+14     	; 0xede <vfprintf+0xb4>
     ed0:	21 60       	ori	r18, 0x01	; 1
     ed2:	26 c0       	rjmp	.+76     	; 0xf20 <vfprintf+0xf6>
     ed4:	22 60       	ori	r18, 0x02	; 2
     ed6:	24 60       	ori	r18, 0x04	; 4
     ed8:	23 c0       	rjmp	.+70     	; 0xf20 <vfprintf+0xf6>
     eda:	28 60       	ori	r18, 0x08	; 8
     edc:	21 c0       	rjmp	.+66     	; 0xf20 <vfprintf+0xf6>
     ede:	27 fd       	sbrc	r18, 7
     ee0:	27 c0       	rjmp	.+78     	; 0xf30 <vfprintf+0x106>
     ee2:	30 ed       	ldi	r19, 0xD0	; 208
     ee4:	38 0f       	add	r19, r24
     ee6:	3a 30       	cpi	r19, 0x0A	; 10
     ee8:	78 f4       	brcc	.+30     	; 0xf08 <vfprintf+0xde>
     eea:	26 ff       	sbrs	r18, 6
     eec:	06 c0       	rjmp	.+12     	; 0xefa <vfprintf+0xd0>
     eee:	fa e0       	ldi	r31, 0x0A	; 10
     ef0:	1f 9f       	mul	r17, r31
     ef2:	30 0d       	add	r19, r0
     ef4:	11 24       	eor	r1, r1
     ef6:	13 2f       	mov	r17, r19
     ef8:	13 c0       	rjmp	.+38     	; 0xf20 <vfprintf+0xf6>
     efa:	6a e0       	ldi	r22, 0x0A	; 10
     efc:	56 9e       	mul	r5, r22
     efe:	30 0d       	add	r19, r0
     f00:	11 24       	eor	r1, r1
     f02:	53 2e       	mov	r5, r19
     f04:	20 62       	ori	r18, 0x20	; 32
     f06:	0c c0       	rjmp	.+24     	; 0xf20 <vfprintf+0xf6>
     f08:	8e 32       	cpi	r24, 0x2E	; 46
     f0a:	21 f4       	brne	.+8      	; 0xf14 <vfprintf+0xea>
     f0c:	26 fd       	sbrc	r18, 6
     f0e:	f5 c2       	rjmp	.+1514   	; 0x14fa <vfprintf+0x6d0>
     f10:	20 64       	ori	r18, 0x40	; 64
     f12:	06 c0       	rjmp	.+12     	; 0xf20 <vfprintf+0xf6>
     f14:	8c 36       	cpi	r24, 0x6C	; 108
     f16:	11 f4       	brne	.+4      	; 0xf1c <vfprintf+0xf2>
     f18:	20 68       	ori	r18, 0x80	; 128
     f1a:	02 c0       	rjmp	.+4      	; 0xf20 <vfprintf+0xf6>
     f1c:	88 36       	cpi	r24, 0x68	; 104
     f1e:	41 f4       	brne	.+16     	; 0xf30 <vfprintf+0x106>
     f20:	f1 01       	movw	r30, r2
     f22:	93 fd       	sbrc	r25, 3
     f24:	85 91       	lpm	r24, Z+
     f26:	93 ff       	sbrs	r25, 3
     f28:	81 91       	ld	r24, Z+
     f2a:	1f 01       	movw	r2, r30
     f2c:	81 11       	cpse	r24, r1
     f2e:	c1 cf       	rjmp	.-126    	; 0xeb2 <vfprintf+0x88>
     f30:	9b eb       	ldi	r25, 0xBB	; 187
     f32:	98 0f       	add	r25, r24
     f34:	93 30       	cpi	r25, 0x03	; 3
     f36:	18 f4       	brcc	.+6      	; 0xf3e <vfprintf+0x114>
     f38:	20 61       	ori	r18, 0x10	; 16
     f3a:	80 5e       	subi	r24, 0xE0	; 224
     f3c:	06 c0       	rjmp	.+12     	; 0xf4a <vfprintf+0x120>
     f3e:	9b e9       	ldi	r25, 0x9B	; 155
     f40:	98 0f       	add	r25, r24
     f42:	93 30       	cpi	r25, 0x03	; 3
     f44:	08 f0       	brcs	.+2      	; 0xf48 <vfprintf+0x11e>
     f46:	9a c1       	rjmp	.+820    	; 0x127c <vfprintf+0x452>
     f48:	2f 7e       	andi	r18, 0xEF	; 239
     f4a:	26 ff       	sbrs	r18, 6
     f4c:	16 e0       	ldi	r17, 0x06	; 6
     f4e:	2f 73       	andi	r18, 0x3F	; 63
     f50:	72 2e       	mov	r7, r18
     f52:	85 36       	cpi	r24, 0x65	; 101
     f54:	21 f4       	brne	.+8      	; 0xf5e <vfprintf+0x134>
     f56:	f2 2f       	mov	r31, r18
     f58:	f0 64       	ori	r31, 0x40	; 64
     f5a:	7f 2e       	mov	r7, r31
     f5c:	08 c0       	rjmp	.+16     	; 0xf6e <vfprintf+0x144>
     f5e:	86 36       	cpi	r24, 0x66	; 102
     f60:	21 f4       	brne	.+8      	; 0xf6a <vfprintf+0x140>
     f62:	62 2f       	mov	r22, r18
     f64:	60 68       	ori	r22, 0x80	; 128
     f66:	76 2e       	mov	r7, r22
     f68:	02 c0       	rjmp	.+4      	; 0xf6e <vfprintf+0x144>
     f6a:	11 11       	cpse	r17, r1
     f6c:	11 50       	subi	r17, 0x01	; 1
     f6e:	77 fe       	sbrs	r7, 7
     f70:	07 c0       	rjmp	.+14     	; 0xf80 <vfprintf+0x156>
     f72:	1c 33       	cpi	r17, 0x3C	; 60
     f74:	48 f4       	brcc	.+18     	; 0xf88 <vfprintf+0x15e>
     f76:	44 24       	eor	r4, r4
     f78:	43 94       	inc	r4
     f7a:	41 0e       	add	r4, r17
     f7c:	27 e0       	ldi	r18, 0x07	; 7
     f7e:	0b c0       	rjmp	.+22     	; 0xf96 <vfprintf+0x16c>
     f80:	18 30       	cpi	r17, 0x08	; 8
     f82:	30 f4       	brcc	.+12     	; 0xf90 <vfprintf+0x166>
     f84:	21 2f       	mov	r18, r17
     f86:	06 c0       	rjmp	.+12     	; 0xf94 <vfprintf+0x16a>
     f88:	27 e0       	ldi	r18, 0x07	; 7
     f8a:	4c e3       	ldi	r20, 0x3C	; 60
     f8c:	44 2e       	mov	r4, r20
     f8e:	03 c0       	rjmp	.+6      	; 0xf96 <vfprintf+0x16c>
     f90:	27 e0       	ldi	r18, 0x07	; 7
     f92:	17 e0       	ldi	r17, 0x07	; 7
     f94:	41 2c       	mov	r4, r1
     f96:	56 01       	movw	r10, r12
     f98:	74 e0       	ldi	r23, 0x04	; 4
     f9a:	a7 0e       	add	r10, r23
     f9c:	b1 1c       	adc	r11, r1
     f9e:	f6 01       	movw	r30, r12
     fa0:	60 81       	ld	r22, Z
     fa2:	71 81       	ldd	r23, Z+1	; 0x01
     fa4:	82 81       	ldd	r24, Z+2	; 0x02
     fa6:	93 81       	ldd	r25, Z+3	; 0x03
     fa8:	04 2d       	mov	r16, r4
     faa:	a4 01       	movw	r20, r8
     fac:	ec d2       	rcall	.+1496   	; 0x1586 <__ftoa_engine>
     fae:	6c 01       	movw	r12, r24
     fb0:	09 81       	ldd	r16, Y+1	; 0x01
     fb2:	00 ff       	sbrs	r16, 0
     fb4:	02 c0       	rjmp	.+4      	; 0xfba <vfprintf+0x190>
     fb6:	03 ff       	sbrs	r16, 3
     fb8:	06 c0       	rjmp	.+12     	; 0xfc6 <vfprintf+0x19c>
     fba:	71 fc       	sbrc	r7, 1
     fbc:	07 c0       	rjmp	.+14     	; 0xfcc <vfprintf+0x1a2>
     fbe:	72 fc       	sbrc	r7, 2
     fc0:	08 c0       	rjmp	.+16     	; 0xfd2 <vfprintf+0x1a8>
     fc2:	61 2c       	mov	r6, r1
     fc4:	08 c0       	rjmp	.+16     	; 0xfd6 <vfprintf+0x1ac>
     fc6:	3d e2       	ldi	r19, 0x2D	; 45
     fc8:	63 2e       	mov	r6, r19
     fca:	05 c0       	rjmp	.+10     	; 0xfd6 <vfprintf+0x1ac>
     fcc:	2b e2       	ldi	r18, 0x2B	; 43
     fce:	62 2e       	mov	r6, r18
     fd0:	02 c0       	rjmp	.+4      	; 0xfd6 <vfprintf+0x1ac>
     fd2:	90 e2       	ldi	r25, 0x20	; 32
     fd4:	69 2e       	mov	r6, r25
     fd6:	80 2f       	mov	r24, r16
     fd8:	8c 70       	andi	r24, 0x0C	; 12
     fda:	81 f1       	breq	.+96     	; 0x103c <vfprintf+0x212>
     fdc:	66 20       	and	r6, r6
     fde:	11 f0       	breq	.+4      	; 0xfe4 <vfprintf+0x1ba>
     fe0:	84 e0       	ldi	r24, 0x04	; 4
     fe2:	01 c0       	rjmp	.+2      	; 0xfe6 <vfprintf+0x1bc>
     fe4:	83 e0       	ldi	r24, 0x03	; 3
     fe6:	85 15       	cp	r24, r5
     fe8:	10 f0       	brcs	.+4      	; 0xfee <vfprintf+0x1c4>
     fea:	51 2c       	mov	r5, r1
     fec:	0a c0       	rjmp	.+20     	; 0x1002 <vfprintf+0x1d8>
     fee:	58 1a       	sub	r5, r24
     ff0:	73 fc       	sbrc	r7, 3
     ff2:	07 c0       	rjmp	.+14     	; 0x1002 <vfprintf+0x1d8>
     ff4:	b7 01       	movw	r22, r14
     ff6:	80 e2       	ldi	r24, 0x20	; 32
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	fd d3       	rcall	.+2042   	; 0x17f6 <fputc>
     ffc:	5a 94       	dec	r5
     ffe:	d1 f7       	brne	.-12     	; 0xff4 <vfprintf+0x1ca>
    1000:	f4 cf       	rjmp	.-24     	; 0xfea <vfprintf+0x1c0>
    1002:	66 20       	and	r6, r6
    1004:	21 f0       	breq	.+8      	; 0x100e <vfprintf+0x1e4>
    1006:	b7 01       	movw	r22, r14
    1008:	86 2d       	mov	r24, r6
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	f4 d3       	rcall	.+2024   	; 0x17f6 <fputc>
    100e:	03 fd       	sbrc	r16, 3
    1010:	03 c0       	rjmp	.+6      	; 0x1018 <vfprintf+0x1ee>
    1012:	08 ee       	ldi	r16, 0xE8	; 232
    1014:	10 e0       	ldi	r17, 0x00	; 0
    1016:	02 c0       	rjmp	.+4      	; 0x101c <vfprintf+0x1f2>
    1018:	04 ee       	ldi	r16, 0xE4	; 228
    101a:	10 e0       	ldi	r17, 0x00	; 0
    101c:	f7 2d       	mov	r31, r7
    101e:	f0 71       	andi	r31, 0x10	; 16
    1020:	7f 2e       	mov	r7, r31
    1022:	f8 01       	movw	r30, r16
    1024:	84 91       	lpm	r24, Z
    1026:	88 23       	and	r24, r24
    1028:	09 f4       	brne	.+2      	; 0x102c <vfprintf+0x202>
    102a:	5e c2       	rjmp	.+1212   	; 0x14e8 <vfprintf+0x6be>
    102c:	71 10       	cpse	r7, r1
    102e:	80 52       	subi	r24, 0x20	; 32
    1030:	b7 01       	movw	r22, r14
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	e0 d3       	rcall	.+1984   	; 0x17f6 <fputc>
    1036:	0f 5f       	subi	r16, 0xFF	; 255
    1038:	1f 4f       	sbci	r17, 0xFF	; 255
    103a:	f3 cf       	rjmp	.-26     	; 0x1022 <vfprintf+0x1f8>
    103c:	77 fe       	sbrs	r7, 7
    103e:	0f c0       	rjmp	.+30     	; 0x105e <vfprintf+0x234>
    1040:	4c 0c       	add	r4, r12
    1042:	04 ff       	sbrs	r16, 4
    1044:	04 c0       	rjmp	.+8      	; 0x104e <vfprintf+0x224>
    1046:	8a 81       	ldd	r24, Y+2	; 0x02
    1048:	81 33       	cpi	r24, 0x31	; 49
    104a:	09 f4       	brne	.+2      	; 0x104e <vfprintf+0x224>
    104c:	4a 94       	dec	r4
    104e:	14 14       	cp	r1, r4
    1050:	74 f5       	brge	.+92     	; 0x10ae <vfprintf+0x284>
    1052:	f8 e0       	ldi	r31, 0x08	; 8
    1054:	f4 15       	cp	r31, r4
    1056:	78 f5       	brcc	.+94     	; 0x10b6 <vfprintf+0x28c>
    1058:	88 e0       	ldi	r24, 0x08	; 8
    105a:	48 2e       	mov	r4, r24
    105c:	2c c0       	rjmp	.+88     	; 0x10b6 <vfprintf+0x28c>
    105e:	76 fc       	sbrc	r7, 6
    1060:	2a c0       	rjmp	.+84     	; 0x10b6 <vfprintf+0x28c>
    1062:	81 2f       	mov	r24, r17
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	8c 15       	cp	r24, r12
    1068:	9d 05       	cpc	r25, r13
    106a:	9c f0       	brlt	.+38     	; 0x1092 <vfprintf+0x268>
    106c:	6c ef       	ldi	r22, 0xFC	; 252
    106e:	c6 16       	cp	r12, r22
    1070:	6f ef       	ldi	r22, 0xFF	; 255
    1072:	d6 06       	cpc	r13, r22
    1074:	74 f0       	brlt	.+28     	; 0x1092 <vfprintf+0x268>
    1076:	77 2d       	mov	r23, r7
    1078:	70 68       	ori	r23, 0x80	; 128
    107a:	77 2e       	mov	r7, r23
    107c:	0a c0       	rjmp	.+20     	; 0x1092 <vfprintf+0x268>
    107e:	e2 e0       	ldi	r30, 0x02	; 2
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	ec 0f       	add	r30, r28
    1084:	fd 1f       	adc	r31, r29
    1086:	e1 0f       	add	r30, r17
    1088:	f1 1d       	adc	r31, r1
    108a:	80 81       	ld	r24, Z
    108c:	80 33       	cpi	r24, 0x30	; 48
    108e:	19 f4       	brne	.+6      	; 0x1096 <vfprintf+0x26c>
    1090:	11 50       	subi	r17, 0x01	; 1
    1092:	11 11       	cpse	r17, r1
    1094:	f4 cf       	rjmp	.-24     	; 0x107e <vfprintf+0x254>
    1096:	77 fe       	sbrs	r7, 7
    1098:	0e c0       	rjmp	.+28     	; 0x10b6 <vfprintf+0x28c>
    109a:	44 24       	eor	r4, r4
    109c:	43 94       	inc	r4
    109e:	41 0e       	add	r4, r17
    10a0:	81 2f       	mov	r24, r17
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	c8 16       	cp	r12, r24
    10a6:	d9 06       	cpc	r13, r25
    10a8:	2c f4       	brge	.+10     	; 0x10b4 <vfprintf+0x28a>
    10aa:	1c 19       	sub	r17, r12
    10ac:	04 c0       	rjmp	.+8      	; 0x10b6 <vfprintf+0x28c>
    10ae:	44 24       	eor	r4, r4
    10b0:	43 94       	inc	r4
    10b2:	01 c0       	rjmp	.+2      	; 0x10b6 <vfprintf+0x28c>
    10b4:	10 e0       	ldi	r17, 0x00	; 0
    10b6:	77 fe       	sbrs	r7, 7
    10b8:	07 c0       	rjmp	.+14     	; 0x10c8 <vfprintf+0x29e>
    10ba:	1c 14       	cp	r1, r12
    10bc:	1d 04       	cpc	r1, r13
    10be:	3c f4       	brge	.+14     	; 0x10ce <vfprintf+0x2a4>
    10c0:	96 01       	movw	r18, r12
    10c2:	2f 5f       	subi	r18, 0xFF	; 255
    10c4:	3f 4f       	sbci	r19, 0xFF	; 255
    10c6:	05 c0       	rjmp	.+10     	; 0x10d2 <vfprintf+0x2a8>
    10c8:	25 e0       	ldi	r18, 0x05	; 5
    10ca:	30 e0       	ldi	r19, 0x00	; 0
    10cc:	02 c0       	rjmp	.+4      	; 0x10d2 <vfprintf+0x2a8>
    10ce:	21 e0       	ldi	r18, 0x01	; 1
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	66 20       	and	r6, r6
    10d4:	11 f0       	breq	.+4      	; 0x10da <vfprintf+0x2b0>
    10d6:	2f 5f       	subi	r18, 0xFF	; 255
    10d8:	3f 4f       	sbci	r19, 0xFF	; 255
    10da:	11 23       	and	r17, r17
    10dc:	31 f0       	breq	.+12     	; 0x10ea <vfprintf+0x2c0>
    10de:	41 2f       	mov	r20, r17
    10e0:	50 e0       	ldi	r21, 0x00	; 0
    10e2:	4f 5f       	subi	r20, 0xFF	; 255
    10e4:	5f 4f       	sbci	r21, 0xFF	; 255
    10e6:	24 0f       	add	r18, r20
    10e8:	35 1f       	adc	r19, r21
    10ea:	45 2d       	mov	r20, r5
    10ec:	50 e0       	ldi	r21, 0x00	; 0
    10ee:	24 17       	cp	r18, r20
    10f0:	35 07       	cpc	r19, r21
    10f2:	14 f4       	brge	.+4      	; 0x10f8 <vfprintf+0x2ce>
    10f4:	52 1a       	sub	r5, r18
    10f6:	01 c0       	rjmp	.+2      	; 0x10fa <vfprintf+0x2d0>
    10f8:	51 2c       	mov	r5, r1
    10fa:	87 2d       	mov	r24, r7
    10fc:	89 70       	andi	r24, 0x09	; 9
    10fe:	41 f4       	brne	.+16     	; 0x1110 <vfprintf+0x2e6>
    1100:	55 20       	and	r5, r5
    1102:	31 f0       	breq	.+12     	; 0x1110 <vfprintf+0x2e6>
    1104:	b7 01       	movw	r22, r14
    1106:	80 e2       	ldi	r24, 0x20	; 32
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	75 d3       	rcall	.+1770   	; 0x17f6 <fputc>
    110c:	5a 94       	dec	r5
    110e:	f8 cf       	rjmp	.-16     	; 0x1100 <vfprintf+0x2d6>
    1110:	66 20       	and	r6, r6
    1112:	21 f0       	breq	.+8      	; 0x111c <vfprintf+0x2f2>
    1114:	b7 01       	movw	r22, r14
    1116:	86 2d       	mov	r24, r6
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	6d d3       	rcall	.+1754   	; 0x17f6 <fputc>
    111c:	73 fc       	sbrc	r7, 3
    111e:	08 c0       	rjmp	.+16     	; 0x1130 <vfprintf+0x306>
    1120:	55 20       	and	r5, r5
    1122:	31 f0       	breq	.+12     	; 0x1130 <vfprintf+0x306>
    1124:	b7 01       	movw	r22, r14
    1126:	80 e3       	ldi	r24, 0x30	; 48
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	65 d3       	rcall	.+1738   	; 0x17f6 <fputc>
    112c:	5a 94       	dec	r5
    112e:	f8 cf       	rjmp	.-16     	; 0x1120 <vfprintf+0x2f6>
    1130:	77 fe       	sbrs	r7, 7
    1132:	5d c0       	rjmp	.+186    	; 0x11ee <vfprintf+0x3c4>
    1134:	9c 2d       	mov	r25, r12
    1136:	8d 2d       	mov	r24, r13
    1138:	d7 fe       	sbrs	r13, 7
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <vfprintf+0x316>
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	80 e0       	ldi	r24, 0x00	; 0
    1140:	69 2e       	mov	r6, r25
    1142:	78 2e       	mov	r7, r24
    1144:	40 e0       	ldi	r20, 0x00	; 0
    1146:	50 e0       	ldi	r21, 0x00	; 0
    1148:	c6 01       	movw	r24, r12
    114a:	84 19       	sub	r24, r4
    114c:	91 09       	sbc	r25, r1
    114e:	9d 87       	std	Y+13, r25	; 0x0d
    1150:	8c 87       	std	Y+12, r24	; 0x0c
    1152:	96 01       	movw	r18, r12
    1154:	26 19       	sub	r18, r6
    1156:	37 09       	sbc	r19, r7
    1158:	28 0d       	add	r18, r8
    115a:	39 1d       	adc	r19, r9
    115c:	81 2f       	mov	r24, r17
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	ee 27       	eor	r30, r30
    1162:	ff 27       	eor	r31, r31
    1164:	e8 1b       	sub	r30, r24
    1166:	f9 0b       	sbc	r31, r25
    1168:	ff 87       	std	Y+15, r31	; 0x0f
    116a:	ee 87       	std	Y+14, r30	; 0x0e
    116c:	ff ef       	ldi	r31, 0xFF	; 255
    116e:	6f 16       	cp	r6, r31
    1170:	7f 06       	cpc	r7, r31
    1172:	61 f4       	brne	.+24     	; 0x118c <vfprintf+0x362>
    1174:	b7 01       	movw	r22, r14
    1176:	8e e2       	ldi	r24, 0x2E	; 46
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	2b 8b       	std	Y+19, r18	; 0x13
    117c:	3a 8b       	std	Y+18, r19	; 0x12
    117e:	48 8b       	std	Y+16, r20	; 0x10
    1180:	59 8b       	std	Y+17, r21	; 0x11
    1182:	39 d3       	rcall	.+1650   	; 0x17f6 <fputc>
    1184:	59 89       	ldd	r21, Y+17	; 0x11
    1186:	48 89       	ldd	r20, Y+16	; 0x10
    1188:	3a 89       	ldd	r19, Y+18	; 0x12
    118a:	2b 89       	ldd	r18, Y+19	; 0x13
    118c:	c6 14       	cp	r12, r6
    118e:	d7 04       	cpc	r13, r7
    1190:	54 f0       	brlt	.+20     	; 0x11a6 <vfprintf+0x37c>
    1192:	6c 85       	ldd	r22, Y+12	; 0x0c
    1194:	7d 85       	ldd	r23, Y+13	; 0x0d
    1196:	66 15       	cp	r22, r6
    1198:	77 05       	cpc	r23, r7
    119a:	2c f4       	brge	.+10     	; 0x11a6 <vfprintf+0x37c>
    119c:	f9 01       	movw	r30, r18
    119e:	e4 0f       	add	r30, r20
    11a0:	f5 1f       	adc	r31, r21
    11a2:	81 81       	ldd	r24, Z+1	; 0x01
    11a4:	01 c0       	rjmp	.+2      	; 0x11a8 <vfprintf+0x37e>
    11a6:	80 e3       	ldi	r24, 0x30	; 48
    11a8:	71 e0       	ldi	r23, 0x01	; 1
    11aa:	67 1a       	sub	r6, r23
    11ac:	71 08       	sbc	r7, r1
    11ae:	4f 5f       	subi	r20, 0xFF	; 255
    11b0:	5f 4f       	sbci	r21, 0xFF	; 255
    11b2:	ee 85       	ldd	r30, Y+14	; 0x0e
    11b4:	ff 85       	ldd	r31, Y+15	; 0x0f
    11b6:	6e 16       	cp	r6, r30
    11b8:	7f 06       	cpc	r7, r31
    11ba:	64 f0       	brlt	.+24     	; 0x11d4 <vfprintf+0x3aa>
    11bc:	b7 01       	movw	r22, r14
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	2b 8b       	std	Y+19, r18	; 0x13
    11c2:	3a 8b       	std	Y+18, r19	; 0x12
    11c4:	48 8b       	std	Y+16, r20	; 0x10
    11c6:	59 8b       	std	Y+17, r21	; 0x11
    11c8:	16 d3       	rcall	.+1580   	; 0x17f6 <fputc>
    11ca:	2b 89       	ldd	r18, Y+19	; 0x13
    11cc:	3a 89       	ldd	r19, Y+18	; 0x12
    11ce:	48 89       	ldd	r20, Y+16	; 0x10
    11d0:	59 89       	ldd	r21, Y+17	; 0x11
    11d2:	cc cf       	rjmp	.-104    	; 0x116c <vfprintf+0x342>
    11d4:	6c 14       	cp	r6, r12
    11d6:	7d 04       	cpc	r7, r13
    11d8:	39 f4       	brne	.+14     	; 0x11e8 <vfprintf+0x3be>
    11da:	9a 81       	ldd	r25, Y+2	; 0x02
    11dc:	96 33       	cpi	r25, 0x36	; 54
    11de:	18 f4       	brcc	.+6      	; 0x11e6 <vfprintf+0x3bc>
    11e0:	95 33       	cpi	r25, 0x35	; 53
    11e2:	11 f4       	brne	.+4      	; 0x11e8 <vfprintf+0x3be>
    11e4:	04 ff       	sbrs	r16, 4
    11e6:	81 e3       	ldi	r24, 0x31	; 49
    11e8:	b7 01       	movw	r22, r14
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	45 c0       	rjmp	.+138    	; 0x1278 <vfprintf+0x44e>
    11ee:	8a 81       	ldd	r24, Y+2	; 0x02
    11f0:	81 33       	cpi	r24, 0x31	; 49
    11f2:	09 f0       	breq	.+2      	; 0x11f6 <vfprintf+0x3cc>
    11f4:	0f 7e       	andi	r16, 0xEF	; 239
    11f6:	b7 01       	movw	r22, r14
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	fd d2       	rcall	.+1530   	; 0x17f6 <fputc>
    11fc:	11 11       	cpse	r17, r1
    11fe:	05 c0       	rjmp	.+10     	; 0x120a <vfprintf+0x3e0>
    1200:	74 fe       	sbrs	r7, 4
    1202:	16 c0       	rjmp	.+44     	; 0x1230 <vfprintf+0x406>
    1204:	85 e4       	ldi	r24, 0x45	; 69
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	15 c0       	rjmp	.+42     	; 0x1234 <vfprintf+0x40a>
    120a:	b7 01       	movw	r22, r14
    120c:	8e e2       	ldi	r24, 0x2E	; 46
    120e:	90 e0       	ldi	r25, 0x00	; 0
    1210:	f2 d2       	rcall	.+1508   	; 0x17f6 <fputc>
    1212:	82 e0       	ldi	r24, 0x02	; 2
    1214:	66 24       	eor	r6, r6
    1216:	63 94       	inc	r6
    1218:	68 0e       	add	r6, r24
    121a:	f4 01       	movw	r30, r8
    121c:	e8 0f       	add	r30, r24
    121e:	f1 1d       	adc	r31, r1
    1220:	80 81       	ld	r24, Z
    1222:	b7 01       	movw	r22, r14
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	e7 d2       	rcall	.+1486   	; 0x17f6 <fputc>
    1228:	11 50       	subi	r17, 0x01	; 1
    122a:	51 f3       	breq	.-44     	; 0x1200 <vfprintf+0x3d6>
    122c:	86 2d       	mov	r24, r6
    122e:	f2 cf       	rjmp	.-28     	; 0x1214 <vfprintf+0x3ea>
    1230:	85 e6       	ldi	r24, 0x65	; 101
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	b7 01       	movw	r22, r14
    1236:	df d2       	rcall	.+1470   	; 0x17f6 <fputc>
    1238:	d7 fc       	sbrc	r13, 7
    123a:	05 c0       	rjmp	.+10     	; 0x1246 <vfprintf+0x41c>
    123c:	c1 14       	cp	r12, r1
    123e:	d1 04       	cpc	r13, r1
    1240:	39 f4       	brne	.+14     	; 0x1250 <vfprintf+0x426>
    1242:	04 ff       	sbrs	r16, 4
    1244:	05 c0       	rjmp	.+10     	; 0x1250 <vfprintf+0x426>
    1246:	d1 94       	neg	r13
    1248:	c1 94       	neg	r12
    124a:	d1 08       	sbc	r13, r1
    124c:	8d e2       	ldi	r24, 0x2D	; 45
    124e:	01 c0       	rjmp	.+2      	; 0x1252 <vfprintf+0x428>
    1250:	8b e2       	ldi	r24, 0x2B	; 43
    1252:	b7 01       	movw	r22, r14
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	cf d2       	rcall	.+1438   	; 0x17f6 <fputc>
    1258:	80 e3       	ldi	r24, 0x30	; 48
    125a:	6a e0       	ldi	r22, 0x0A	; 10
    125c:	c6 16       	cp	r12, r22
    125e:	d1 04       	cpc	r13, r1
    1260:	2c f0       	brlt	.+10     	; 0x126c <vfprintf+0x442>
    1262:	8f 5f       	subi	r24, 0xFF	; 255
    1264:	fa e0       	ldi	r31, 0x0A	; 10
    1266:	cf 1a       	sub	r12, r31
    1268:	d1 08       	sbc	r13, r1
    126a:	f7 cf       	rjmp	.-18     	; 0x125a <vfprintf+0x430>
    126c:	b7 01       	movw	r22, r14
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	c2 d2       	rcall	.+1412   	; 0x17f6 <fputc>
    1272:	b7 01       	movw	r22, r14
    1274:	c6 01       	movw	r24, r12
    1276:	c0 96       	adiw	r24, 0x30	; 48
    1278:	be d2       	rcall	.+1404   	; 0x17f6 <fputc>
    127a:	36 c1       	rjmp	.+620    	; 0x14e8 <vfprintf+0x6be>
    127c:	83 36       	cpi	r24, 0x63	; 99
    127e:	31 f0       	breq	.+12     	; 0x128c <vfprintf+0x462>
    1280:	83 37       	cpi	r24, 0x73	; 115
    1282:	79 f0       	breq	.+30     	; 0x12a2 <vfprintf+0x478>
    1284:	83 35       	cpi	r24, 0x53	; 83
    1286:	09 f0       	breq	.+2      	; 0x128a <vfprintf+0x460>
    1288:	54 c0       	rjmp	.+168    	; 0x1332 <vfprintf+0x508>
    128a:	20 c0       	rjmp	.+64     	; 0x12cc <vfprintf+0x4a2>
    128c:	56 01       	movw	r10, r12
    128e:	72 e0       	ldi	r23, 0x02	; 2
    1290:	a7 0e       	add	r10, r23
    1292:	b1 1c       	adc	r11, r1
    1294:	f6 01       	movw	r30, r12
    1296:	80 81       	ld	r24, Z
    1298:	89 83       	std	Y+1, r24	; 0x01
    129a:	01 e0       	ldi	r16, 0x01	; 1
    129c:	10 e0       	ldi	r17, 0x00	; 0
    129e:	64 01       	movw	r12, r8
    12a0:	13 c0       	rjmp	.+38     	; 0x12c8 <vfprintf+0x49e>
    12a2:	56 01       	movw	r10, r12
    12a4:	f2 e0       	ldi	r31, 0x02	; 2
    12a6:	af 0e       	add	r10, r31
    12a8:	b1 1c       	adc	r11, r1
    12aa:	f6 01       	movw	r30, r12
    12ac:	c0 80       	ld	r12, Z
    12ae:	d1 80       	ldd	r13, Z+1	; 0x01
    12b0:	26 ff       	sbrs	r18, 6
    12b2:	03 c0       	rjmp	.+6      	; 0x12ba <vfprintf+0x490>
    12b4:	61 2f       	mov	r22, r17
    12b6:	70 e0       	ldi	r23, 0x00	; 0
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <vfprintf+0x494>
    12ba:	6f ef       	ldi	r22, 0xFF	; 255
    12bc:	7f ef       	ldi	r23, 0xFF	; 255
    12be:	c6 01       	movw	r24, r12
    12c0:	2b 8b       	std	Y+19, r18	; 0x13
    12c2:	44 d2       	rcall	.+1160   	; 0x174c <strnlen>
    12c4:	8c 01       	movw	r16, r24
    12c6:	2b 89       	ldd	r18, Y+19	; 0x13
    12c8:	2f 77       	andi	r18, 0x7F	; 127
    12ca:	14 c0       	rjmp	.+40     	; 0x12f4 <vfprintf+0x4ca>
    12cc:	56 01       	movw	r10, r12
    12ce:	f2 e0       	ldi	r31, 0x02	; 2
    12d0:	af 0e       	add	r10, r31
    12d2:	b1 1c       	adc	r11, r1
    12d4:	f6 01       	movw	r30, r12
    12d6:	c0 80       	ld	r12, Z
    12d8:	d1 80       	ldd	r13, Z+1	; 0x01
    12da:	26 ff       	sbrs	r18, 6
    12dc:	03 c0       	rjmp	.+6      	; 0x12e4 <vfprintf+0x4ba>
    12de:	61 2f       	mov	r22, r17
    12e0:	70 e0       	ldi	r23, 0x00	; 0
    12e2:	02 c0       	rjmp	.+4      	; 0x12e8 <vfprintf+0x4be>
    12e4:	6f ef       	ldi	r22, 0xFF	; 255
    12e6:	7f ef       	ldi	r23, 0xFF	; 255
    12e8:	c6 01       	movw	r24, r12
    12ea:	2b 8b       	std	Y+19, r18	; 0x13
    12ec:	24 d2       	rcall	.+1096   	; 0x1736 <strnlen_P>
    12ee:	8c 01       	movw	r16, r24
    12f0:	2b 89       	ldd	r18, Y+19	; 0x13
    12f2:	20 68       	ori	r18, 0x80	; 128
    12f4:	72 2e       	mov	r7, r18
    12f6:	23 fd       	sbrc	r18, 3
    12f8:	18 c0       	rjmp	.+48     	; 0x132a <vfprintf+0x500>
    12fa:	85 2d       	mov	r24, r5
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	08 17       	cp	r16, r24
    1300:	19 07       	cpc	r17, r25
    1302:	98 f4       	brcc	.+38     	; 0x132a <vfprintf+0x500>
    1304:	b7 01       	movw	r22, r14
    1306:	80 e2       	ldi	r24, 0x20	; 32
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	75 d2       	rcall	.+1258   	; 0x17f6 <fputc>
    130c:	5a 94       	dec	r5
    130e:	f5 cf       	rjmp	.-22     	; 0x12fa <vfprintf+0x4d0>
    1310:	f6 01       	movw	r30, r12
    1312:	77 fc       	sbrc	r7, 7
    1314:	85 91       	lpm	r24, Z+
    1316:	77 fe       	sbrs	r7, 7
    1318:	81 91       	ld	r24, Z+
    131a:	6f 01       	movw	r12, r30
    131c:	b7 01       	movw	r22, r14
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	6a d2       	rcall	.+1236   	; 0x17f6 <fputc>
    1322:	51 10       	cpse	r5, r1
    1324:	5a 94       	dec	r5
    1326:	01 50       	subi	r16, 0x01	; 1
    1328:	11 09       	sbc	r17, r1
    132a:	01 15       	cp	r16, r1
    132c:	11 05       	cpc	r17, r1
    132e:	81 f7       	brne	.-32     	; 0x1310 <vfprintf+0x4e6>
    1330:	db c0       	rjmp	.+438    	; 0x14e8 <vfprintf+0x6be>
    1332:	84 36       	cpi	r24, 0x64	; 100
    1334:	11 f0       	breq	.+4      	; 0x133a <vfprintf+0x510>
    1336:	89 36       	cpi	r24, 0x69	; 105
    1338:	49 f5       	brne	.+82     	; 0x138c <vfprintf+0x562>
    133a:	56 01       	movw	r10, r12
    133c:	27 ff       	sbrs	r18, 7
    133e:	09 c0       	rjmp	.+18     	; 0x1352 <vfprintf+0x528>
    1340:	f4 e0       	ldi	r31, 0x04	; 4
    1342:	af 0e       	add	r10, r31
    1344:	b1 1c       	adc	r11, r1
    1346:	f6 01       	movw	r30, r12
    1348:	60 81       	ld	r22, Z
    134a:	71 81       	ldd	r23, Z+1	; 0x01
    134c:	82 81       	ldd	r24, Z+2	; 0x02
    134e:	93 81       	ldd	r25, Z+3	; 0x03
    1350:	0a c0       	rjmp	.+20     	; 0x1366 <vfprintf+0x53c>
    1352:	f2 e0       	ldi	r31, 0x02	; 2
    1354:	af 0e       	add	r10, r31
    1356:	b1 1c       	adc	r11, r1
    1358:	f6 01       	movw	r30, r12
    135a:	60 81       	ld	r22, Z
    135c:	71 81       	ldd	r23, Z+1	; 0x01
    135e:	88 27       	eor	r24, r24
    1360:	77 fd       	sbrc	r23, 7
    1362:	80 95       	com	r24
    1364:	98 2f       	mov	r25, r24
    1366:	02 2f       	mov	r16, r18
    1368:	0f 76       	andi	r16, 0x6F	; 111
    136a:	97 ff       	sbrs	r25, 7
    136c:	08 c0       	rjmp	.+16     	; 0x137e <vfprintf+0x554>
    136e:	90 95       	com	r25
    1370:	80 95       	com	r24
    1372:	70 95       	com	r23
    1374:	61 95       	neg	r22
    1376:	7f 4f       	sbci	r23, 0xFF	; 255
    1378:	8f 4f       	sbci	r24, 0xFF	; 255
    137a:	9f 4f       	sbci	r25, 0xFF	; 255
    137c:	00 68       	ori	r16, 0x80	; 128
    137e:	2a e0       	ldi	r18, 0x0A	; 10
    1380:	30 e0       	ldi	r19, 0x00	; 0
    1382:	a4 01       	movw	r20, r8
    1384:	a8 d2       	rcall	.+1360   	; 0x18d6 <__ultoa_invert>
    1386:	c8 2e       	mov	r12, r24
    1388:	c8 18       	sub	r12, r8
    138a:	3d c0       	rjmp	.+122    	; 0x1406 <vfprintf+0x5dc>
    138c:	02 2f       	mov	r16, r18
    138e:	85 37       	cpi	r24, 0x75	; 117
    1390:	21 f4       	brne	.+8      	; 0x139a <vfprintf+0x570>
    1392:	0f 7e       	andi	r16, 0xEF	; 239
    1394:	2a e0       	ldi	r18, 0x0A	; 10
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	1d c0       	rjmp	.+58     	; 0x13d4 <vfprintf+0x5aa>
    139a:	09 7f       	andi	r16, 0xF9	; 249
    139c:	8f 36       	cpi	r24, 0x6F	; 111
    139e:	91 f0       	breq	.+36     	; 0x13c4 <vfprintf+0x59a>
    13a0:	18 f4       	brcc	.+6      	; 0x13a8 <vfprintf+0x57e>
    13a2:	88 35       	cpi	r24, 0x58	; 88
    13a4:	59 f0       	breq	.+22     	; 0x13bc <vfprintf+0x592>
    13a6:	a9 c0       	rjmp	.+338    	; 0x14fa <vfprintf+0x6d0>
    13a8:	80 37       	cpi	r24, 0x70	; 112
    13aa:	19 f0       	breq	.+6      	; 0x13b2 <vfprintf+0x588>
    13ac:	88 37       	cpi	r24, 0x78	; 120
    13ae:	11 f0       	breq	.+4      	; 0x13b4 <vfprintf+0x58a>
    13b0:	a4 c0       	rjmp	.+328    	; 0x14fa <vfprintf+0x6d0>
    13b2:	00 61       	ori	r16, 0x10	; 16
    13b4:	04 ff       	sbrs	r16, 4
    13b6:	09 c0       	rjmp	.+18     	; 0x13ca <vfprintf+0x5a0>
    13b8:	04 60       	ori	r16, 0x04	; 4
    13ba:	07 c0       	rjmp	.+14     	; 0x13ca <vfprintf+0x5a0>
    13bc:	24 ff       	sbrs	r18, 4
    13be:	08 c0       	rjmp	.+16     	; 0x13d0 <vfprintf+0x5a6>
    13c0:	06 60       	ori	r16, 0x06	; 6
    13c2:	06 c0       	rjmp	.+12     	; 0x13d0 <vfprintf+0x5a6>
    13c4:	28 e0       	ldi	r18, 0x08	; 8
    13c6:	30 e0       	ldi	r19, 0x00	; 0
    13c8:	05 c0       	rjmp	.+10     	; 0x13d4 <vfprintf+0x5aa>
    13ca:	20 e1       	ldi	r18, 0x10	; 16
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	02 c0       	rjmp	.+4      	; 0x13d4 <vfprintf+0x5aa>
    13d0:	20 e1       	ldi	r18, 0x10	; 16
    13d2:	32 e0       	ldi	r19, 0x02	; 2
    13d4:	56 01       	movw	r10, r12
    13d6:	07 ff       	sbrs	r16, 7
    13d8:	09 c0       	rjmp	.+18     	; 0x13ec <vfprintf+0x5c2>
    13da:	f4 e0       	ldi	r31, 0x04	; 4
    13dc:	af 0e       	add	r10, r31
    13de:	b1 1c       	adc	r11, r1
    13e0:	f6 01       	movw	r30, r12
    13e2:	60 81       	ld	r22, Z
    13e4:	71 81       	ldd	r23, Z+1	; 0x01
    13e6:	82 81       	ldd	r24, Z+2	; 0x02
    13e8:	93 81       	ldd	r25, Z+3	; 0x03
    13ea:	08 c0       	rjmp	.+16     	; 0x13fc <vfprintf+0x5d2>
    13ec:	f2 e0       	ldi	r31, 0x02	; 2
    13ee:	af 0e       	add	r10, r31
    13f0:	b1 1c       	adc	r11, r1
    13f2:	f6 01       	movw	r30, r12
    13f4:	60 81       	ld	r22, Z
    13f6:	71 81       	ldd	r23, Z+1	; 0x01
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	a4 01       	movw	r20, r8
    13fe:	6b d2       	rcall	.+1238   	; 0x18d6 <__ultoa_invert>
    1400:	c8 2e       	mov	r12, r24
    1402:	c8 18       	sub	r12, r8
    1404:	0f 77       	andi	r16, 0x7F	; 127
    1406:	06 ff       	sbrs	r16, 6
    1408:	0b c0       	rjmp	.+22     	; 0x1420 <vfprintf+0x5f6>
    140a:	20 2f       	mov	r18, r16
    140c:	2e 7f       	andi	r18, 0xFE	; 254
    140e:	c1 16       	cp	r12, r17
    1410:	50 f4       	brcc	.+20     	; 0x1426 <vfprintf+0x5fc>
    1412:	04 ff       	sbrs	r16, 4
    1414:	0a c0       	rjmp	.+20     	; 0x142a <vfprintf+0x600>
    1416:	02 fd       	sbrc	r16, 2
    1418:	08 c0       	rjmp	.+16     	; 0x142a <vfprintf+0x600>
    141a:	20 2f       	mov	r18, r16
    141c:	2e 7e       	andi	r18, 0xEE	; 238
    141e:	05 c0       	rjmp	.+10     	; 0x142a <vfprintf+0x600>
    1420:	dc 2c       	mov	r13, r12
    1422:	20 2f       	mov	r18, r16
    1424:	03 c0       	rjmp	.+6      	; 0x142c <vfprintf+0x602>
    1426:	dc 2c       	mov	r13, r12
    1428:	01 c0       	rjmp	.+2      	; 0x142c <vfprintf+0x602>
    142a:	d1 2e       	mov	r13, r17
    142c:	24 ff       	sbrs	r18, 4
    142e:	0d c0       	rjmp	.+26     	; 0x144a <vfprintf+0x620>
    1430:	fe 01       	movw	r30, r28
    1432:	ec 0d       	add	r30, r12
    1434:	f1 1d       	adc	r31, r1
    1436:	80 81       	ld	r24, Z
    1438:	80 33       	cpi	r24, 0x30	; 48
    143a:	11 f4       	brne	.+4      	; 0x1440 <vfprintf+0x616>
    143c:	29 7e       	andi	r18, 0xE9	; 233
    143e:	09 c0       	rjmp	.+18     	; 0x1452 <vfprintf+0x628>
    1440:	22 ff       	sbrs	r18, 2
    1442:	06 c0       	rjmp	.+12     	; 0x1450 <vfprintf+0x626>
    1444:	d3 94       	inc	r13
    1446:	d3 94       	inc	r13
    1448:	04 c0       	rjmp	.+8      	; 0x1452 <vfprintf+0x628>
    144a:	82 2f       	mov	r24, r18
    144c:	86 78       	andi	r24, 0x86	; 134
    144e:	09 f0       	breq	.+2      	; 0x1452 <vfprintf+0x628>
    1450:	d3 94       	inc	r13
    1452:	23 fd       	sbrc	r18, 3
    1454:	12 c0       	rjmp	.+36     	; 0x147a <vfprintf+0x650>
    1456:	20 ff       	sbrs	r18, 0
    1458:	06 c0       	rjmp	.+12     	; 0x1466 <vfprintf+0x63c>
    145a:	1c 2d       	mov	r17, r12
    145c:	d5 14       	cp	r13, r5
    145e:	18 f4       	brcc	.+6      	; 0x1466 <vfprintf+0x63c>
    1460:	15 0d       	add	r17, r5
    1462:	1d 19       	sub	r17, r13
    1464:	d5 2c       	mov	r13, r5
    1466:	d5 14       	cp	r13, r5
    1468:	60 f4       	brcc	.+24     	; 0x1482 <vfprintf+0x658>
    146a:	b7 01       	movw	r22, r14
    146c:	80 e2       	ldi	r24, 0x20	; 32
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	2b 8b       	std	Y+19, r18	; 0x13
    1472:	c1 d1       	rcall	.+898    	; 0x17f6 <fputc>
    1474:	d3 94       	inc	r13
    1476:	2b 89       	ldd	r18, Y+19	; 0x13
    1478:	f6 cf       	rjmp	.-20     	; 0x1466 <vfprintf+0x63c>
    147a:	d5 14       	cp	r13, r5
    147c:	10 f4       	brcc	.+4      	; 0x1482 <vfprintf+0x658>
    147e:	5d 18       	sub	r5, r13
    1480:	01 c0       	rjmp	.+2      	; 0x1484 <vfprintf+0x65a>
    1482:	51 2c       	mov	r5, r1
    1484:	24 ff       	sbrs	r18, 4
    1486:	11 c0       	rjmp	.+34     	; 0x14aa <vfprintf+0x680>
    1488:	b7 01       	movw	r22, r14
    148a:	80 e3       	ldi	r24, 0x30	; 48
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	2b 8b       	std	Y+19, r18	; 0x13
    1490:	b2 d1       	rcall	.+868    	; 0x17f6 <fputc>
    1492:	2b 89       	ldd	r18, Y+19	; 0x13
    1494:	22 ff       	sbrs	r18, 2
    1496:	16 c0       	rjmp	.+44     	; 0x14c4 <vfprintf+0x69a>
    1498:	21 ff       	sbrs	r18, 1
    149a:	03 c0       	rjmp	.+6      	; 0x14a2 <vfprintf+0x678>
    149c:	88 e5       	ldi	r24, 0x58	; 88
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	02 c0       	rjmp	.+4      	; 0x14a6 <vfprintf+0x67c>
    14a2:	88 e7       	ldi	r24, 0x78	; 120
    14a4:	90 e0       	ldi	r25, 0x00	; 0
    14a6:	b7 01       	movw	r22, r14
    14a8:	0c c0       	rjmp	.+24     	; 0x14c2 <vfprintf+0x698>
    14aa:	82 2f       	mov	r24, r18
    14ac:	86 78       	andi	r24, 0x86	; 134
    14ae:	51 f0       	breq	.+20     	; 0x14c4 <vfprintf+0x69a>
    14b0:	21 fd       	sbrc	r18, 1
    14b2:	02 c0       	rjmp	.+4      	; 0x14b8 <vfprintf+0x68e>
    14b4:	80 e2       	ldi	r24, 0x20	; 32
    14b6:	01 c0       	rjmp	.+2      	; 0x14ba <vfprintf+0x690>
    14b8:	8b e2       	ldi	r24, 0x2B	; 43
    14ba:	27 fd       	sbrc	r18, 7
    14bc:	8d e2       	ldi	r24, 0x2D	; 45
    14be:	b7 01       	movw	r22, r14
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	99 d1       	rcall	.+818    	; 0x17f6 <fputc>
    14c4:	c1 16       	cp	r12, r17
    14c6:	30 f4       	brcc	.+12     	; 0x14d4 <vfprintf+0x6aa>
    14c8:	b7 01       	movw	r22, r14
    14ca:	80 e3       	ldi	r24, 0x30	; 48
    14cc:	90 e0       	ldi	r25, 0x00	; 0
    14ce:	93 d1       	rcall	.+806    	; 0x17f6 <fputc>
    14d0:	11 50       	subi	r17, 0x01	; 1
    14d2:	f8 cf       	rjmp	.-16     	; 0x14c4 <vfprintf+0x69a>
    14d4:	ca 94       	dec	r12
    14d6:	f4 01       	movw	r30, r8
    14d8:	ec 0d       	add	r30, r12
    14da:	f1 1d       	adc	r31, r1
    14dc:	80 81       	ld	r24, Z
    14de:	b7 01       	movw	r22, r14
    14e0:	90 e0       	ldi	r25, 0x00	; 0
    14e2:	89 d1       	rcall	.+786    	; 0x17f6 <fputc>
    14e4:	c1 10       	cpse	r12, r1
    14e6:	f6 cf       	rjmp	.-20     	; 0x14d4 <vfprintf+0x6aa>
    14e8:	55 20       	and	r5, r5
    14ea:	09 f4       	brne	.+2      	; 0x14ee <vfprintf+0x6c4>
    14ec:	dd cc       	rjmp	.-1606   	; 0xea8 <vfprintf+0x7e>
    14ee:	b7 01       	movw	r22, r14
    14f0:	80 e2       	ldi	r24, 0x20	; 32
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	80 d1       	rcall	.+768    	; 0x17f6 <fputc>
    14f6:	5a 94       	dec	r5
    14f8:	f7 cf       	rjmp	.-18     	; 0x14e8 <vfprintf+0x6be>
    14fa:	f7 01       	movw	r30, r14
    14fc:	86 81       	ldd	r24, Z+6	; 0x06
    14fe:	97 81       	ldd	r25, Z+7	; 0x07
    1500:	02 c0       	rjmp	.+4      	; 0x1506 <vfprintf+0x6dc>
    1502:	8f ef       	ldi	r24, 0xFF	; 255
    1504:	9f ef       	ldi	r25, 0xFF	; 255
    1506:	63 96       	adiw	r28, 0x13	; 19
    1508:	0f b6       	in	r0, 0x3f	; 63
    150a:	f8 94       	cli
    150c:	de bf       	out	0x3e, r29	; 62
    150e:	0f be       	out	0x3f, r0	; 63
    1510:	cd bf       	out	0x3d, r28	; 61
    1512:	df 91       	pop	r29
    1514:	cf 91       	pop	r28
    1516:	1f 91       	pop	r17
    1518:	0f 91       	pop	r16
    151a:	ff 90       	pop	r15
    151c:	ef 90       	pop	r14
    151e:	df 90       	pop	r13
    1520:	cf 90       	pop	r12
    1522:	bf 90       	pop	r11
    1524:	af 90       	pop	r10
    1526:	9f 90       	pop	r9
    1528:	8f 90       	pop	r8
    152a:	7f 90       	pop	r7
    152c:	6f 90       	pop	r6
    152e:	5f 90       	pop	r5
    1530:	4f 90       	pop	r4
    1532:	3f 90       	pop	r3
    1534:	2f 90       	pop	r2
    1536:	08 95       	ret

00001538 <__udivmodhi4>:
    1538:	aa 1b       	sub	r26, r26
    153a:	bb 1b       	sub	r27, r27
    153c:	51 e1       	ldi	r21, 0x11	; 17
    153e:	07 c0       	rjmp	.+14     	; 0x154e <__udivmodhi4_ep>

00001540 <__udivmodhi4_loop>:
    1540:	aa 1f       	adc	r26, r26
    1542:	bb 1f       	adc	r27, r27
    1544:	a6 17       	cp	r26, r22
    1546:	b7 07       	cpc	r27, r23
    1548:	10 f0       	brcs	.+4      	; 0x154e <__udivmodhi4_ep>
    154a:	a6 1b       	sub	r26, r22
    154c:	b7 0b       	sbc	r27, r23

0000154e <__udivmodhi4_ep>:
    154e:	88 1f       	adc	r24, r24
    1550:	99 1f       	adc	r25, r25
    1552:	5a 95       	dec	r21
    1554:	a9 f7       	brne	.-22     	; 0x1540 <__udivmodhi4_loop>
    1556:	80 95       	com	r24
    1558:	90 95       	com	r25
    155a:	bc 01       	movw	r22, r24
    155c:	cd 01       	movw	r24, r26
    155e:	08 95       	ret

00001560 <__divmodhi4>:
    1560:	97 fb       	bst	r25, 7
    1562:	07 2e       	mov	r0, r23
    1564:	16 f4       	brtc	.+4      	; 0x156a <__divmodhi4+0xa>
    1566:	00 94       	com	r0
    1568:	06 d0       	rcall	.+12     	; 0x1576 <__divmodhi4_neg1>
    156a:	77 fd       	sbrc	r23, 7
    156c:	08 d0       	rcall	.+16     	; 0x157e <__divmodhi4_neg2>
    156e:	e4 df       	rcall	.-56     	; 0x1538 <__udivmodhi4>
    1570:	07 fc       	sbrc	r0, 7
    1572:	05 d0       	rcall	.+10     	; 0x157e <__divmodhi4_neg2>
    1574:	3e f4       	brtc	.+14     	; 0x1584 <__divmodhi4_exit>

00001576 <__divmodhi4_neg1>:
    1576:	90 95       	com	r25
    1578:	81 95       	neg	r24
    157a:	9f 4f       	sbci	r25, 0xFF	; 255
    157c:	08 95       	ret

0000157e <__divmodhi4_neg2>:
    157e:	70 95       	com	r23
    1580:	61 95       	neg	r22
    1582:	7f 4f       	sbci	r23, 0xFF	; 255

00001584 <__divmodhi4_exit>:
    1584:	08 95       	ret

00001586 <__ftoa_engine>:
    1586:	28 30       	cpi	r18, 0x08	; 8
    1588:	08 f0       	brcs	.+2      	; 0x158c <__ftoa_engine+0x6>
    158a:	27 e0       	ldi	r18, 0x07	; 7
    158c:	33 27       	eor	r19, r19
    158e:	da 01       	movw	r26, r20
    1590:	99 0f       	add	r25, r25
    1592:	31 1d       	adc	r19, r1
    1594:	87 fd       	sbrc	r24, 7
    1596:	91 60       	ori	r25, 0x01	; 1
    1598:	00 96       	adiw	r24, 0x00	; 0
    159a:	61 05       	cpc	r22, r1
    159c:	71 05       	cpc	r23, r1
    159e:	39 f4       	brne	.+14     	; 0x15ae <__ftoa_engine+0x28>
    15a0:	32 60       	ori	r19, 0x02	; 2
    15a2:	2e 5f       	subi	r18, 0xFE	; 254
    15a4:	3d 93       	st	X+, r19
    15a6:	30 e3       	ldi	r19, 0x30	; 48
    15a8:	2a 95       	dec	r18
    15aa:	e1 f7       	brne	.-8      	; 0x15a4 <__ftoa_engine+0x1e>
    15ac:	08 95       	ret
    15ae:	9f 3f       	cpi	r25, 0xFF	; 255
    15b0:	30 f0       	brcs	.+12     	; 0x15be <__ftoa_engine+0x38>
    15b2:	80 38       	cpi	r24, 0x80	; 128
    15b4:	71 05       	cpc	r23, r1
    15b6:	61 05       	cpc	r22, r1
    15b8:	09 f0       	breq	.+2      	; 0x15bc <__ftoa_engine+0x36>
    15ba:	3c 5f       	subi	r19, 0xFC	; 252
    15bc:	3c 5f       	subi	r19, 0xFC	; 252
    15be:	3d 93       	st	X+, r19
    15c0:	91 30       	cpi	r25, 0x01	; 1
    15c2:	08 f0       	brcs	.+2      	; 0x15c6 <__ftoa_engine+0x40>
    15c4:	80 68       	ori	r24, 0x80	; 128
    15c6:	91 1d       	adc	r25, r1
    15c8:	df 93       	push	r29
    15ca:	cf 93       	push	r28
    15cc:	1f 93       	push	r17
    15ce:	0f 93       	push	r16
    15d0:	ff 92       	push	r15
    15d2:	ef 92       	push	r14
    15d4:	19 2f       	mov	r17, r25
    15d6:	98 7f       	andi	r25, 0xF8	; 248
    15d8:	96 95       	lsr	r25
    15da:	e9 2f       	mov	r30, r25
    15dc:	96 95       	lsr	r25
    15de:	96 95       	lsr	r25
    15e0:	e9 0f       	add	r30, r25
    15e2:	ff 27       	eor	r31, r31
    15e4:	ea 5b       	subi	r30, 0xBA	; 186
    15e6:	fe 4f       	sbci	r31, 0xFE	; 254
    15e8:	99 27       	eor	r25, r25
    15ea:	33 27       	eor	r19, r19
    15ec:	ee 24       	eor	r14, r14
    15ee:	ff 24       	eor	r15, r15
    15f0:	a7 01       	movw	r20, r14
    15f2:	e7 01       	movw	r28, r14
    15f4:	05 90       	lpm	r0, Z+
    15f6:	08 94       	sec
    15f8:	07 94       	ror	r0
    15fa:	28 f4       	brcc	.+10     	; 0x1606 <__ftoa_engine+0x80>
    15fc:	36 0f       	add	r19, r22
    15fe:	e7 1e       	adc	r14, r23
    1600:	f8 1e       	adc	r15, r24
    1602:	49 1f       	adc	r20, r25
    1604:	51 1d       	adc	r21, r1
    1606:	66 0f       	add	r22, r22
    1608:	77 1f       	adc	r23, r23
    160a:	88 1f       	adc	r24, r24
    160c:	99 1f       	adc	r25, r25
    160e:	06 94       	lsr	r0
    1610:	a1 f7       	brne	.-24     	; 0x15fa <__ftoa_engine+0x74>
    1612:	05 90       	lpm	r0, Z+
    1614:	07 94       	ror	r0
    1616:	28 f4       	brcc	.+10     	; 0x1622 <__ftoa_engine+0x9c>
    1618:	e7 0e       	add	r14, r23
    161a:	f8 1e       	adc	r15, r24
    161c:	49 1f       	adc	r20, r25
    161e:	56 1f       	adc	r21, r22
    1620:	c1 1d       	adc	r28, r1
    1622:	77 0f       	add	r23, r23
    1624:	88 1f       	adc	r24, r24
    1626:	99 1f       	adc	r25, r25
    1628:	66 1f       	adc	r22, r22
    162a:	06 94       	lsr	r0
    162c:	a1 f7       	brne	.-24     	; 0x1616 <__ftoa_engine+0x90>
    162e:	05 90       	lpm	r0, Z+
    1630:	07 94       	ror	r0
    1632:	28 f4       	brcc	.+10     	; 0x163e <__ftoa_engine+0xb8>
    1634:	f8 0e       	add	r15, r24
    1636:	49 1f       	adc	r20, r25
    1638:	56 1f       	adc	r21, r22
    163a:	c7 1f       	adc	r28, r23
    163c:	d1 1d       	adc	r29, r1
    163e:	88 0f       	add	r24, r24
    1640:	99 1f       	adc	r25, r25
    1642:	66 1f       	adc	r22, r22
    1644:	77 1f       	adc	r23, r23
    1646:	06 94       	lsr	r0
    1648:	a1 f7       	brne	.-24     	; 0x1632 <__ftoa_engine+0xac>
    164a:	05 90       	lpm	r0, Z+
    164c:	07 94       	ror	r0
    164e:	20 f4       	brcc	.+8      	; 0x1658 <__ftoa_engine+0xd2>
    1650:	49 0f       	add	r20, r25
    1652:	56 1f       	adc	r21, r22
    1654:	c7 1f       	adc	r28, r23
    1656:	d8 1f       	adc	r29, r24
    1658:	99 0f       	add	r25, r25
    165a:	66 1f       	adc	r22, r22
    165c:	77 1f       	adc	r23, r23
    165e:	88 1f       	adc	r24, r24
    1660:	06 94       	lsr	r0
    1662:	a9 f7       	brne	.-22     	; 0x164e <__ftoa_engine+0xc8>
    1664:	84 91       	lpm	r24, Z
    1666:	10 95       	com	r17
    1668:	17 70       	andi	r17, 0x07	; 7
    166a:	41 f0       	breq	.+16     	; 0x167c <__ftoa_engine+0xf6>
    166c:	d6 95       	lsr	r29
    166e:	c7 95       	ror	r28
    1670:	57 95       	ror	r21
    1672:	47 95       	ror	r20
    1674:	f7 94       	ror	r15
    1676:	e7 94       	ror	r14
    1678:	1a 95       	dec	r17
    167a:	c1 f7       	brne	.-16     	; 0x166c <__ftoa_engine+0xe6>
    167c:	ec ee       	ldi	r30, 0xEC	; 236
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	68 94       	set
    1682:	15 90       	lpm	r1, Z+
    1684:	15 91       	lpm	r17, Z+
    1686:	35 91       	lpm	r19, Z+
    1688:	65 91       	lpm	r22, Z+
    168a:	95 91       	lpm	r25, Z+
    168c:	05 90       	lpm	r0, Z+
    168e:	7f e2       	ldi	r23, 0x2F	; 47
    1690:	73 95       	inc	r23
    1692:	e1 18       	sub	r14, r1
    1694:	f1 0a       	sbc	r15, r17
    1696:	43 0b       	sbc	r20, r19
    1698:	56 0b       	sbc	r21, r22
    169a:	c9 0b       	sbc	r28, r25
    169c:	d0 09       	sbc	r29, r0
    169e:	c0 f7       	brcc	.-16     	; 0x1690 <__ftoa_engine+0x10a>
    16a0:	e1 0c       	add	r14, r1
    16a2:	f1 1e       	adc	r15, r17
    16a4:	43 1f       	adc	r20, r19
    16a6:	56 1f       	adc	r21, r22
    16a8:	c9 1f       	adc	r28, r25
    16aa:	d0 1d       	adc	r29, r0
    16ac:	7e f4       	brtc	.+30     	; 0x16cc <__ftoa_engine+0x146>
    16ae:	70 33       	cpi	r23, 0x30	; 48
    16b0:	11 f4       	brne	.+4      	; 0x16b6 <__ftoa_engine+0x130>
    16b2:	8a 95       	dec	r24
    16b4:	e6 cf       	rjmp	.-52     	; 0x1682 <__ftoa_engine+0xfc>
    16b6:	e8 94       	clt
    16b8:	01 50       	subi	r16, 0x01	; 1
    16ba:	30 f0       	brcs	.+12     	; 0x16c8 <__ftoa_engine+0x142>
    16bc:	08 0f       	add	r16, r24
    16be:	0a f4       	brpl	.+2      	; 0x16c2 <__ftoa_engine+0x13c>
    16c0:	00 27       	eor	r16, r16
    16c2:	02 17       	cp	r16, r18
    16c4:	08 f4       	brcc	.+2      	; 0x16c8 <__ftoa_engine+0x142>
    16c6:	20 2f       	mov	r18, r16
    16c8:	23 95       	inc	r18
    16ca:	02 2f       	mov	r16, r18
    16cc:	7a 33       	cpi	r23, 0x3A	; 58
    16ce:	28 f0       	brcs	.+10     	; 0x16da <__ftoa_engine+0x154>
    16d0:	79 e3       	ldi	r23, 0x39	; 57
    16d2:	7d 93       	st	X+, r23
    16d4:	2a 95       	dec	r18
    16d6:	e9 f7       	brne	.-6      	; 0x16d2 <__ftoa_engine+0x14c>
    16d8:	10 c0       	rjmp	.+32     	; 0x16fa <__ftoa_engine+0x174>
    16da:	7d 93       	st	X+, r23
    16dc:	2a 95       	dec	r18
    16de:	89 f6       	brne	.-94     	; 0x1682 <__ftoa_engine+0xfc>
    16e0:	06 94       	lsr	r0
    16e2:	97 95       	ror	r25
    16e4:	67 95       	ror	r22
    16e6:	37 95       	ror	r19
    16e8:	17 95       	ror	r17
    16ea:	17 94       	ror	r1
    16ec:	e1 18       	sub	r14, r1
    16ee:	f1 0a       	sbc	r15, r17
    16f0:	43 0b       	sbc	r20, r19
    16f2:	56 0b       	sbc	r21, r22
    16f4:	c9 0b       	sbc	r28, r25
    16f6:	d0 09       	sbc	r29, r0
    16f8:	98 f0       	brcs	.+38     	; 0x1720 <__ftoa_engine+0x19a>
    16fa:	23 95       	inc	r18
    16fc:	7e 91       	ld	r23, -X
    16fe:	73 95       	inc	r23
    1700:	7a 33       	cpi	r23, 0x3A	; 58
    1702:	08 f0       	brcs	.+2      	; 0x1706 <__ftoa_engine+0x180>
    1704:	70 e3       	ldi	r23, 0x30	; 48
    1706:	7c 93       	st	X, r23
    1708:	20 13       	cpse	r18, r16
    170a:	b8 f7       	brcc	.-18     	; 0x16fa <__ftoa_engine+0x174>
    170c:	7e 91       	ld	r23, -X
    170e:	70 61       	ori	r23, 0x10	; 16
    1710:	7d 93       	st	X+, r23
    1712:	30 f0       	brcs	.+12     	; 0x1720 <__ftoa_engine+0x19a>
    1714:	83 95       	inc	r24
    1716:	71 e3       	ldi	r23, 0x31	; 49
    1718:	7d 93       	st	X+, r23
    171a:	70 e3       	ldi	r23, 0x30	; 48
    171c:	2a 95       	dec	r18
    171e:	e1 f7       	brne	.-8      	; 0x1718 <__ftoa_engine+0x192>
    1720:	11 24       	eor	r1, r1
    1722:	ef 90       	pop	r14
    1724:	ff 90       	pop	r15
    1726:	0f 91       	pop	r16
    1728:	1f 91       	pop	r17
    172a:	cf 91       	pop	r28
    172c:	df 91       	pop	r29
    172e:	99 27       	eor	r25, r25
    1730:	87 fd       	sbrc	r24, 7
    1732:	90 95       	com	r25
    1734:	08 95       	ret

00001736 <strnlen_P>:
    1736:	fc 01       	movw	r30, r24
    1738:	05 90       	lpm	r0, Z+
    173a:	61 50       	subi	r22, 0x01	; 1
    173c:	70 40       	sbci	r23, 0x00	; 0
    173e:	01 10       	cpse	r0, r1
    1740:	d8 f7       	brcc	.-10     	; 0x1738 <strnlen_P+0x2>
    1742:	80 95       	com	r24
    1744:	90 95       	com	r25
    1746:	8e 0f       	add	r24, r30
    1748:	9f 1f       	adc	r25, r31
    174a:	08 95       	ret

0000174c <strnlen>:
    174c:	fc 01       	movw	r30, r24
    174e:	61 50       	subi	r22, 0x01	; 1
    1750:	70 40       	sbci	r23, 0x00	; 0
    1752:	01 90       	ld	r0, Z+
    1754:	01 10       	cpse	r0, r1
    1756:	d8 f7       	brcc	.-10     	; 0x174e <strnlen+0x2>
    1758:	80 95       	com	r24
    175a:	90 95       	com	r25
    175c:	8e 0f       	add	r24, r30
    175e:	9f 1f       	adc	r25, r31
    1760:	08 95       	ret

00001762 <fdevopen>:
    1762:	0f 93       	push	r16
    1764:	1f 93       	push	r17
    1766:	cf 93       	push	r28
    1768:	df 93       	push	r29
    176a:	ec 01       	movw	r28, r24
    176c:	8b 01       	movw	r16, r22
    176e:	00 97       	sbiw	r24, 0x00	; 0
    1770:	31 f4       	brne	.+12     	; 0x177e <fdevopen+0x1c>
    1772:	61 15       	cp	r22, r1
    1774:	71 05       	cpc	r23, r1
    1776:	19 f4       	brne	.+6      	; 0x177e <fdevopen+0x1c>
    1778:	80 e0       	ldi	r24, 0x00	; 0
    177a:	90 e0       	ldi	r25, 0x00	; 0
    177c:	37 c0       	rjmp	.+110    	; 0x17ec <fdevopen+0x8a>
    177e:	6e e0       	ldi	r22, 0x0E	; 14
    1780:	70 e0       	ldi	r23, 0x00	; 0
    1782:	81 e0       	ldi	r24, 0x01	; 1
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	05 d1       	rcall	.+522    	; 0x1992 <calloc>
    1788:	fc 01       	movw	r30, r24
    178a:	00 97       	sbiw	r24, 0x00	; 0
    178c:	a9 f3       	breq	.-22     	; 0x1778 <fdevopen+0x16>
    178e:	80 e8       	ldi	r24, 0x80	; 128
    1790:	83 83       	std	Z+3, r24	; 0x03
    1792:	01 15       	cp	r16, r1
    1794:	11 05       	cpc	r17, r1
    1796:	71 f0       	breq	.+28     	; 0x17b4 <fdevopen+0x52>
    1798:	13 87       	std	Z+11, r17	; 0x0b
    179a:	02 87       	std	Z+10, r16	; 0x0a
    179c:	81 e8       	ldi	r24, 0x81	; 129
    179e:	83 83       	std	Z+3, r24	; 0x03
    17a0:	80 91 44 02 	lds	r24, 0x0244
    17a4:	90 91 45 02 	lds	r25, 0x0245
    17a8:	89 2b       	or	r24, r25
    17aa:	21 f4       	brne	.+8      	; 0x17b4 <fdevopen+0x52>
    17ac:	f0 93 45 02 	sts	0x0245, r31
    17b0:	e0 93 44 02 	sts	0x0244, r30
    17b4:	20 97       	sbiw	r28, 0x00	; 0
    17b6:	c9 f0       	breq	.+50     	; 0x17ea <fdevopen+0x88>
    17b8:	d1 87       	std	Z+9, r29	; 0x09
    17ba:	c0 87       	std	Z+8, r28	; 0x08
    17bc:	83 81       	ldd	r24, Z+3	; 0x03
    17be:	82 60       	ori	r24, 0x02	; 2
    17c0:	83 83       	std	Z+3, r24	; 0x03
    17c2:	80 91 46 02 	lds	r24, 0x0246
    17c6:	90 91 47 02 	lds	r25, 0x0247
    17ca:	89 2b       	or	r24, r25
    17cc:	71 f4       	brne	.+28     	; 0x17ea <fdevopen+0x88>
    17ce:	f0 93 47 02 	sts	0x0247, r31
    17d2:	e0 93 46 02 	sts	0x0246, r30
    17d6:	80 91 48 02 	lds	r24, 0x0248
    17da:	90 91 49 02 	lds	r25, 0x0249
    17de:	89 2b       	or	r24, r25
    17e0:	21 f4       	brne	.+8      	; 0x17ea <fdevopen+0x88>
    17e2:	f0 93 49 02 	sts	0x0249, r31
    17e6:	e0 93 48 02 	sts	0x0248, r30
    17ea:	cf 01       	movw	r24, r30
    17ec:	df 91       	pop	r29
    17ee:	cf 91       	pop	r28
    17f0:	1f 91       	pop	r17
    17f2:	0f 91       	pop	r16
    17f4:	08 95       	ret

000017f6 <fputc>:
    17f6:	0f 93       	push	r16
    17f8:	1f 93       	push	r17
    17fa:	cf 93       	push	r28
    17fc:	df 93       	push	r29
    17fe:	18 2f       	mov	r17, r24
    1800:	09 2f       	mov	r16, r25
    1802:	eb 01       	movw	r28, r22
    1804:	8b 81       	ldd	r24, Y+3	; 0x03
    1806:	81 fd       	sbrc	r24, 1
    1808:	03 c0       	rjmp	.+6      	; 0x1810 <fputc+0x1a>
    180a:	8f ef       	ldi	r24, 0xFF	; 255
    180c:	9f ef       	ldi	r25, 0xFF	; 255
    180e:	20 c0       	rjmp	.+64     	; 0x1850 <fputc+0x5a>
    1810:	82 ff       	sbrs	r24, 2
    1812:	10 c0       	rjmp	.+32     	; 0x1834 <fputc+0x3e>
    1814:	4e 81       	ldd	r20, Y+6	; 0x06
    1816:	5f 81       	ldd	r21, Y+7	; 0x07
    1818:	2c 81       	ldd	r18, Y+4	; 0x04
    181a:	3d 81       	ldd	r19, Y+5	; 0x05
    181c:	42 17       	cp	r20, r18
    181e:	53 07       	cpc	r21, r19
    1820:	7c f4       	brge	.+30     	; 0x1840 <fputc+0x4a>
    1822:	e8 81       	ld	r30, Y
    1824:	f9 81       	ldd	r31, Y+1	; 0x01
    1826:	9f 01       	movw	r18, r30
    1828:	2f 5f       	subi	r18, 0xFF	; 255
    182a:	3f 4f       	sbci	r19, 0xFF	; 255
    182c:	39 83       	std	Y+1, r19	; 0x01
    182e:	28 83       	st	Y, r18
    1830:	10 83       	st	Z, r17
    1832:	06 c0       	rjmp	.+12     	; 0x1840 <fputc+0x4a>
    1834:	e8 85       	ldd	r30, Y+8	; 0x08
    1836:	f9 85       	ldd	r31, Y+9	; 0x09
    1838:	81 2f       	mov	r24, r17
    183a:	19 95       	eicall
    183c:	89 2b       	or	r24, r25
    183e:	29 f7       	brne	.-54     	; 0x180a <fputc+0x14>
    1840:	2e 81       	ldd	r18, Y+6	; 0x06
    1842:	3f 81       	ldd	r19, Y+7	; 0x07
    1844:	2f 5f       	subi	r18, 0xFF	; 255
    1846:	3f 4f       	sbci	r19, 0xFF	; 255
    1848:	3f 83       	std	Y+7, r19	; 0x07
    184a:	2e 83       	std	Y+6, r18	; 0x06
    184c:	81 2f       	mov	r24, r17
    184e:	90 2f       	mov	r25, r16
    1850:	df 91       	pop	r29
    1852:	cf 91       	pop	r28
    1854:	1f 91       	pop	r17
    1856:	0f 91       	pop	r16
    1858:	08 95       	ret

0000185a <printf>:
    185a:	cf 93       	push	r28
    185c:	df 93       	push	r29
    185e:	cd b7       	in	r28, 0x3d	; 61
    1860:	de b7       	in	r29, 0x3e	; 62
    1862:	fe 01       	movw	r30, r28
    1864:	36 96       	adiw	r30, 0x06	; 6
    1866:	61 91       	ld	r22, Z+
    1868:	71 91       	ld	r23, Z+
    186a:	af 01       	movw	r20, r30
    186c:	80 91 46 02 	lds	r24, 0x0246
    1870:	90 91 47 02 	lds	r25, 0x0247
    1874:	da da       	rcall	.-2636   	; 0xe2a <vfprintf>
    1876:	df 91       	pop	r29
    1878:	cf 91       	pop	r28
    187a:	08 95       	ret

0000187c <puts>:
    187c:	0f 93       	push	r16
    187e:	1f 93       	push	r17
    1880:	cf 93       	push	r28
    1882:	df 93       	push	r29
    1884:	e0 91 46 02 	lds	r30, 0x0246
    1888:	f0 91 47 02 	lds	r31, 0x0247
    188c:	23 81       	ldd	r18, Z+3	; 0x03
    188e:	21 ff       	sbrs	r18, 1
    1890:	1b c0       	rjmp	.+54     	; 0x18c8 <puts+0x4c>
    1892:	ec 01       	movw	r28, r24
    1894:	00 e0       	ldi	r16, 0x00	; 0
    1896:	10 e0       	ldi	r17, 0x00	; 0
    1898:	89 91       	ld	r24, Y+
    189a:	60 91 46 02 	lds	r22, 0x0246
    189e:	70 91 47 02 	lds	r23, 0x0247
    18a2:	db 01       	movw	r26, r22
    18a4:	18 96       	adiw	r26, 0x08	; 8
    18a6:	ed 91       	ld	r30, X+
    18a8:	fc 91       	ld	r31, X
    18aa:	19 97       	sbiw	r26, 0x09	; 9
    18ac:	88 23       	and	r24, r24
    18ae:	31 f0       	breq	.+12     	; 0x18bc <puts+0x40>
    18b0:	19 95       	eicall
    18b2:	89 2b       	or	r24, r25
    18b4:	89 f3       	breq	.-30     	; 0x1898 <puts+0x1c>
    18b6:	0f ef       	ldi	r16, 0xFF	; 255
    18b8:	1f ef       	ldi	r17, 0xFF	; 255
    18ba:	ee cf       	rjmp	.-36     	; 0x1898 <puts+0x1c>
    18bc:	8a e0       	ldi	r24, 0x0A	; 10
    18be:	19 95       	eicall
    18c0:	89 2b       	or	r24, r25
    18c2:	11 f4       	brne	.+4      	; 0x18c8 <puts+0x4c>
    18c4:	c8 01       	movw	r24, r16
    18c6:	02 c0       	rjmp	.+4      	; 0x18cc <puts+0x50>
    18c8:	8f ef       	ldi	r24, 0xFF	; 255
    18ca:	9f ef       	ldi	r25, 0xFF	; 255
    18cc:	df 91       	pop	r29
    18ce:	cf 91       	pop	r28
    18d0:	1f 91       	pop	r17
    18d2:	0f 91       	pop	r16
    18d4:	08 95       	ret

000018d6 <__ultoa_invert>:
    18d6:	fa 01       	movw	r30, r20
    18d8:	aa 27       	eor	r26, r26
    18da:	28 30       	cpi	r18, 0x08	; 8
    18dc:	51 f1       	breq	.+84     	; 0x1932 <__ultoa_invert+0x5c>
    18de:	20 31       	cpi	r18, 0x10	; 16
    18e0:	81 f1       	breq	.+96     	; 0x1942 <__ultoa_invert+0x6c>
    18e2:	e8 94       	clt
    18e4:	6f 93       	push	r22
    18e6:	6e 7f       	andi	r22, 0xFE	; 254
    18e8:	6e 5f       	subi	r22, 0xFE	; 254
    18ea:	7f 4f       	sbci	r23, 0xFF	; 255
    18ec:	8f 4f       	sbci	r24, 0xFF	; 255
    18ee:	9f 4f       	sbci	r25, 0xFF	; 255
    18f0:	af 4f       	sbci	r26, 0xFF	; 255
    18f2:	b1 e0       	ldi	r27, 0x01	; 1
    18f4:	3e d0       	rcall	.+124    	; 0x1972 <__ultoa_invert+0x9c>
    18f6:	b4 e0       	ldi	r27, 0x04	; 4
    18f8:	3c d0       	rcall	.+120    	; 0x1972 <__ultoa_invert+0x9c>
    18fa:	67 0f       	add	r22, r23
    18fc:	78 1f       	adc	r23, r24
    18fe:	89 1f       	adc	r24, r25
    1900:	9a 1f       	adc	r25, r26
    1902:	a1 1d       	adc	r26, r1
    1904:	68 0f       	add	r22, r24
    1906:	79 1f       	adc	r23, r25
    1908:	8a 1f       	adc	r24, r26
    190a:	91 1d       	adc	r25, r1
    190c:	a1 1d       	adc	r26, r1
    190e:	6a 0f       	add	r22, r26
    1910:	71 1d       	adc	r23, r1
    1912:	81 1d       	adc	r24, r1
    1914:	91 1d       	adc	r25, r1
    1916:	a1 1d       	adc	r26, r1
    1918:	20 d0       	rcall	.+64     	; 0x195a <__ultoa_invert+0x84>
    191a:	09 f4       	brne	.+2      	; 0x191e <__ultoa_invert+0x48>
    191c:	68 94       	set
    191e:	3f 91       	pop	r19
    1920:	2a e0       	ldi	r18, 0x0A	; 10
    1922:	26 9f       	mul	r18, r22
    1924:	11 24       	eor	r1, r1
    1926:	30 19       	sub	r19, r0
    1928:	30 5d       	subi	r19, 0xD0	; 208
    192a:	31 93       	st	Z+, r19
    192c:	de f6       	brtc	.-74     	; 0x18e4 <__ultoa_invert+0xe>
    192e:	cf 01       	movw	r24, r30
    1930:	08 95       	ret
    1932:	46 2f       	mov	r20, r22
    1934:	47 70       	andi	r20, 0x07	; 7
    1936:	40 5d       	subi	r20, 0xD0	; 208
    1938:	41 93       	st	Z+, r20
    193a:	b3 e0       	ldi	r27, 0x03	; 3
    193c:	0f d0       	rcall	.+30     	; 0x195c <__ultoa_invert+0x86>
    193e:	c9 f7       	brne	.-14     	; 0x1932 <__ultoa_invert+0x5c>
    1940:	f6 cf       	rjmp	.-20     	; 0x192e <__ultoa_invert+0x58>
    1942:	46 2f       	mov	r20, r22
    1944:	4f 70       	andi	r20, 0x0F	; 15
    1946:	40 5d       	subi	r20, 0xD0	; 208
    1948:	4a 33       	cpi	r20, 0x3A	; 58
    194a:	18 f0       	brcs	.+6      	; 0x1952 <__ultoa_invert+0x7c>
    194c:	49 5d       	subi	r20, 0xD9	; 217
    194e:	31 fd       	sbrc	r19, 1
    1950:	40 52       	subi	r20, 0x20	; 32
    1952:	41 93       	st	Z+, r20
    1954:	02 d0       	rcall	.+4      	; 0x195a <__ultoa_invert+0x84>
    1956:	a9 f7       	brne	.-22     	; 0x1942 <__ultoa_invert+0x6c>
    1958:	ea cf       	rjmp	.-44     	; 0x192e <__ultoa_invert+0x58>
    195a:	b4 e0       	ldi	r27, 0x04	; 4
    195c:	a6 95       	lsr	r26
    195e:	97 95       	ror	r25
    1960:	87 95       	ror	r24
    1962:	77 95       	ror	r23
    1964:	67 95       	ror	r22
    1966:	ba 95       	dec	r27
    1968:	c9 f7       	brne	.-14     	; 0x195c <__ultoa_invert+0x86>
    196a:	00 97       	sbiw	r24, 0x00	; 0
    196c:	61 05       	cpc	r22, r1
    196e:	71 05       	cpc	r23, r1
    1970:	08 95       	ret
    1972:	9b 01       	movw	r18, r22
    1974:	ac 01       	movw	r20, r24
    1976:	0a 2e       	mov	r0, r26
    1978:	06 94       	lsr	r0
    197a:	57 95       	ror	r21
    197c:	47 95       	ror	r20
    197e:	37 95       	ror	r19
    1980:	27 95       	ror	r18
    1982:	ba 95       	dec	r27
    1984:	c9 f7       	brne	.-14     	; 0x1978 <__ultoa_invert+0xa2>
    1986:	62 0f       	add	r22, r18
    1988:	73 1f       	adc	r23, r19
    198a:	84 1f       	adc	r24, r20
    198c:	95 1f       	adc	r25, r21
    198e:	a0 1d       	adc	r26, r0
    1990:	08 95       	ret

00001992 <calloc>:
    1992:	0f 93       	push	r16
    1994:	1f 93       	push	r17
    1996:	cf 93       	push	r28
    1998:	df 93       	push	r29
    199a:	86 9f       	mul	r24, r22
    199c:	80 01       	movw	r16, r0
    199e:	87 9f       	mul	r24, r23
    19a0:	10 0d       	add	r17, r0
    19a2:	96 9f       	mul	r25, r22
    19a4:	10 0d       	add	r17, r0
    19a6:	11 24       	eor	r1, r1
    19a8:	c8 01       	movw	r24, r16
    19aa:	0d d0       	rcall	.+26     	; 0x19c6 <malloc>
    19ac:	ec 01       	movw	r28, r24
    19ae:	00 97       	sbiw	r24, 0x00	; 0
    19b0:	21 f0       	breq	.+8      	; 0x19ba <calloc+0x28>
    19b2:	a8 01       	movw	r20, r16
    19b4:	60 e0       	ldi	r22, 0x00	; 0
    19b6:	70 e0       	ldi	r23, 0x00	; 0
    19b8:	2d d1       	rcall	.+602    	; 0x1c14 <memset>
    19ba:	ce 01       	movw	r24, r28
    19bc:	df 91       	pop	r29
    19be:	cf 91       	pop	r28
    19c0:	1f 91       	pop	r17
    19c2:	0f 91       	pop	r16
    19c4:	08 95       	ret

000019c6 <malloc>:
    19c6:	cf 93       	push	r28
    19c8:	df 93       	push	r29
    19ca:	82 30       	cpi	r24, 0x02	; 2
    19cc:	91 05       	cpc	r25, r1
    19ce:	10 f4       	brcc	.+4      	; 0x19d4 <malloc+0xe>
    19d0:	82 e0       	ldi	r24, 0x02	; 2
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	e0 91 4c 02 	lds	r30, 0x024C
    19d8:	f0 91 4d 02 	lds	r31, 0x024D
    19dc:	20 e0       	ldi	r18, 0x00	; 0
    19de:	30 e0       	ldi	r19, 0x00	; 0
    19e0:	a0 e0       	ldi	r26, 0x00	; 0
    19e2:	b0 e0       	ldi	r27, 0x00	; 0
    19e4:	30 97       	sbiw	r30, 0x00	; 0
    19e6:	39 f1       	breq	.+78     	; 0x1a36 <malloc+0x70>
    19e8:	40 81       	ld	r20, Z
    19ea:	51 81       	ldd	r21, Z+1	; 0x01
    19ec:	48 17       	cp	r20, r24
    19ee:	59 07       	cpc	r21, r25
    19f0:	b8 f0       	brcs	.+46     	; 0x1a20 <malloc+0x5a>
    19f2:	48 17       	cp	r20, r24
    19f4:	59 07       	cpc	r21, r25
    19f6:	71 f4       	brne	.+28     	; 0x1a14 <malloc+0x4e>
    19f8:	82 81       	ldd	r24, Z+2	; 0x02
    19fa:	93 81       	ldd	r25, Z+3	; 0x03
    19fc:	10 97       	sbiw	r26, 0x00	; 0
    19fe:	29 f0       	breq	.+10     	; 0x1a0a <malloc+0x44>
    1a00:	13 96       	adiw	r26, 0x03	; 3
    1a02:	9c 93       	st	X, r25
    1a04:	8e 93       	st	-X, r24
    1a06:	12 97       	sbiw	r26, 0x02	; 2
    1a08:	2c c0       	rjmp	.+88     	; 0x1a62 <malloc+0x9c>
    1a0a:	90 93 4d 02 	sts	0x024D, r25
    1a0e:	80 93 4c 02 	sts	0x024C, r24
    1a12:	27 c0       	rjmp	.+78     	; 0x1a62 <malloc+0x9c>
    1a14:	21 15       	cp	r18, r1
    1a16:	31 05       	cpc	r19, r1
    1a18:	31 f0       	breq	.+12     	; 0x1a26 <malloc+0x60>
    1a1a:	42 17       	cp	r20, r18
    1a1c:	53 07       	cpc	r21, r19
    1a1e:	18 f0       	brcs	.+6      	; 0x1a26 <malloc+0x60>
    1a20:	a9 01       	movw	r20, r18
    1a22:	db 01       	movw	r26, r22
    1a24:	01 c0       	rjmp	.+2      	; 0x1a28 <malloc+0x62>
    1a26:	ef 01       	movw	r28, r30
    1a28:	9a 01       	movw	r18, r20
    1a2a:	bd 01       	movw	r22, r26
    1a2c:	df 01       	movw	r26, r30
    1a2e:	02 80       	ldd	r0, Z+2	; 0x02
    1a30:	f3 81       	ldd	r31, Z+3	; 0x03
    1a32:	e0 2d       	mov	r30, r0
    1a34:	d7 cf       	rjmp	.-82     	; 0x19e4 <malloc+0x1e>
    1a36:	21 15       	cp	r18, r1
    1a38:	31 05       	cpc	r19, r1
    1a3a:	f9 f0       	breq	.+62     	; 0x1a7a <malloc+0xb4>
    1a3c:	28 1b       	sub	r18, r24
    1a3e:	39 0b       	sbc	r19, r25
    1a40:	24 30       	cpi	r18, 0x04	; 4
    1a42:	31 05       	cpc	r19, r1
    1a44:	80 f4       	brcc	.+32     	; 0x1a66 <malloc+0xa0>
    1a46:	8a 81       	ldd	r24, Y+2	; 0x02
    1a48:	9b 81       	ldd	r25, Y+3	; 0x03
    1a4a:	61 15       	cp	r22, r1
    1a4c:	71 05       	cpc	r23, r1
    1a4e:	21 f0       	breq	.+8      	; 0x1a58 <malloc+0x92>
    1a50:	fb 01       	movw	r30, r22
    1a52:	93 83       	std	Z+3, r25	; 0x03
    1a54:	82 83       	std	Z+2, r24	; 0x02
    1a56:	04 c0       	rjmp	.+8      	; 0x1a60 <malloc+0x9a>
    1a58:	90 93 4d 02 	sts	0x024D, r25
    1a5c:	80 93 4c 02 	sts	0x024C, r24
    1a60:	fe 01       	movw	r30, r28
    1a62:	32 96       	adiw	r30, 0x02	; 2
    1a64:	44 c0       	rjmp	.+136    	; 0x1aee <malloc+0x128>
    1a66:	fe 01       	movw	r30, r28
    1a68:	e2 0f       	add	r30, r18
    1a6a:	f3 1f       	adc	r31, r19
    1a6c:	81 93       	st	Z+, r24
    1a6e:	91 93       	st	Z+, r25
    1a70:	22 50       	subi	r18, 0x02	; 2
    1a72:	31 09       	sbc	r19, r1
    1a74:	39 83       	std	Y+1, r19	; 0x01
    1a76:	28 83       	st	Y, r18
    1a78:	3a c0       	rjmp	.+116    	; 0x1aee <malloc+0x128>
    1a7a:	20 91 4a 02 	lds	r18, 0x024A
    1a7e:	30 91 4b 02 	lds	r19, 0x024B
    1a82:	23 2b       	or	r18, r19
    1a84:	41 f4       	brne	.+16     	; 0x1a96 <malloc+0xd0>
    1a86:	20 91 02 02 	lds	r18, 0x0202
    1a8a:	30 91 03 02 	lds	r19, 0x0203
    1a8e:	30 93 4b 02 	sts	0x024B, r19
    1a92:	20 93 4a 02 	sts	0x024A, r18
    1a96:	20 91 00 02 	lds	r18, 0x0200
    1a9a:	30 91 01 02 	lds	r19, 0x0201
    1a9e:	21 15       	cp	r18, r1
    1aa0:	31 05       	cpc	r19, r1
    1aa2:	41 f4       	brne	.+16     	; 0x1ab4 <malloc+0xee>
    1aa4:	2d b7       	in	r18, 0x3d	; 61
    1aa6:	3e b7       	in	r19, 0x3e	; 62
    1aa8:	40 91 04 02 	lds	r20, 0x0204
    1aac:	50 91 05 02 	lds	r21, 0x0205
    1ab0:	24 1b       	sub	r18, r20
    1ab2:	35 0b       	sbc	r19, r21
    1ab4:	e0 91 4a 02 	lds	r30, 0x024A
    1ab8:	f0 91 4b 02 	lds	r31, 0x024B
    1abc:	e2 17       	cp	r30, r18
    1abe:	f3 07       	cpc	r31, r19
    1ac0:	a0 f4       	brcc	.+40     	; 0x1aea <malloc+0x124>
    1ac2:	2e 1b       	sub	r18, r30
    1ac4:	3f 0b       	sbc	r19, r31
    1ac6:	28 17       	cp	r18, r24
    1ac8:	39 07       	cpc	r19, r25
    1aca:	78 f0       	brcs	.+30     	; 0x1aea <malloc+0x124>
    1acc:	ac 01       	movw	r20, r24
    1ace:	4e 5f       	subi	r20, 0xFE	; 254
    1ad0:	5f 4f       	sbci	r21, 0xFF	; 255
    1ad2:	24 17       	cp	r18, r20
    1ad4:	35 07       	cpc	r19, r21
    1ad6:	48 f0       	brcs	.+18     	; 0x1aea <malloc+0x124>
    1ad8:	4e 0f       	add	r20, r30
    1ada:	5f 1f       	adc	r21, r31
    1adc:	50 93 4b 02 	sts	0x024B, r21
    1ae0:	40 93 4a 02 	sts	0x024A, r20
    1ae4:	81 93       	st	Z+, r24
    1ae6:	91 93       	st	Z+, r25
    1ae8:	02 c0       	rjmp	.+4      	; 0x1aee <malloc+0x128>
    1aea:	e0 e0       	ldi	r30, 0x00	; 0
    1aec:	f0 e0       	ldi	r31, 0x00	; 0
    1aee:	cf 01       	movw	r24, r30
    1af0:	df 91       	pop	r29
    1af2:	cf 91       	pop	r28
    1af4:	08 95       	ret

00001af6 <free>:
    1af6:	cf 93       	push	r28
    1af8:	df 93       	push	r29
    1afa:	00 97       	sbiw	r24, 0x00	; 0
    1afc:	09 f4       	brne	.+2      	; 0x1b00 <free+0xa>
    1afe:	87 c0       	rjmp	.+270    	; 0x1c0e <free+0x118>
    1b00:	fc 01       	movw	r30, r24
    1b02:	32 97       	sbiw	r30, 0x02	; 2
    1b04:	13 82       	std	Z+3, r1	; 0x03
    1b06:	12 82       	std	Z+2, r1	; 0x02
    1b08:	c0 91 4c 02 	lds	r28, 0x024C
    1b0c:	d0 91 4d 02 	lds	r29, 0x024D
    1b10:	20 97       	sbiw	r28, 0x00	; 0
    1b12:	81 f4       	brne	.+32     	; 0x1b34 <free+0x3e>
    1b14:	20 81       	ld	r18, Z
    1b16:	31 81       	ldd	r19, Z+1	; 0x01
    1b18:	28 0f       	add	r18, r24
    1b1a:	39 1f       	adc	r19, r25
    1b1c:	80 91 4a 02 	lds	r24, 0x024A
    1b20:	90 91 4b 02 	lds	r25, 0x024B
    1b24:	82 17       	cp	r24, r18
    1b26:	93 07       	cpc	r25, r19
    1b28:	79 f5       	brne	.+94     	; 0x1b88 <free+0x92>
    1b2a:	f0 93 4b 02 	sts	0x024B, r31
    1b2e:	e0 93 4a 02 	sts	0x024A, r30
    1b32:	6d c0       	rjmp	.+218    	; 0x1c0e <free+0x118>
    1b34:	de 01       	movw	r26, r28
    1b36:	20 e0       	ldi	r18, 0x00	; 0
    1b38:	30 e0       	ldi	r19, 0x00	; 0
    1b3a:	ae 17       	cp	r26, r30
    1b3c:	bf 07       	cpc	r27, r31
    1b3e:	50 f4       	brcc	.+20     	; 0x1b54 <free+0x5e>
    1b40:	12 96       	adiw	r26, 0x02	; 2
    1b42:	4d 91       	ld	r20, X+
    1b44:	5c 91       	ld	r21, X
    1b46:	13 97       	sbiw	r26, 0x03	; 3
    1b48:	9d 01       	movw	r18, r26
    1b4a:	41 15       	cp	r20, r1
    1b4c:	51 05       	cpc	r21, r1
    1b4e:	09 f1       	breq	.+66     	; 0x1b92 <free+0x9c>
    1b50:	da 01       	movw	r26, r20
    1b52:	f3 cf       	rjmp	.-26     	; 0x1b3a <free+0x44>
    1b54:	b3 83       	std	Z+3, r27	; 0x03
    1b56:	a2 83       	std	Z+2, r26	; 0x02
    1b58:	40 81       	ld	r20, Z
    1b5a:	51 81       	ldd	r21, Z+1	; 0x01
    1b5c:	84 0f       	add	r24, r20
    1b5e:	95 1f       	adc	r25, r21
    1b60:	8a 17       	cp	r24, r26
    1b62:	9b 07       	cpc	r25, r27
    1b64:	71 f4       	brne	.+28     	; 0x1b82 <free+0x8c>
    1b66:	8d 91       	ld	r24, X+
    1b68:	9c 91       	ld	r25, X
    1b6a:	11 97       	sbiw	r26, 0x01	; 1
    1b6c:	84 0f       	add	r24, r20
    1b6e:	95 1f       	adc	r25, r21
    1b70:	02 96       	adiw	r24, 0x02	; 2
    1b72:	91 83       	std	Z+1, r25	; 0x01
    1b74:	80 83       	st	Z, r24
    1b76:	12 96       	adiw	r26, 0x02	; 2
    1b78:	8d 91       	ld	r24, X+
    1b7a:	9c 91       	ld	r25, X
    1b7c:	13 97       	sbiw	r26, 0x03	; 3
    1b7e:	93 83       	std	Z+3, r25	; 0x03
    1b80:	82 83       	std	Z+2, r24	; 0x02
    1b82:	21 15       	cp	r18, r1
    1b84:	31 05       	cpc	r19, r1
    1b86:	29 f4       	brne	.+10     	; 0x1b92 <free+0x9c>
    1b88:	f0 93 4d 02 	sts	0x024D, r31
    1b8c:	e0 93 4c 02 	sts	0x024C, r30
    1b90:	3e c0       	rjmp	.+124    	; 0x1c0e <free+0x118>
    1b92:	d9 01       	movw	r26, r18
    1b94:	13 96       	adiw	r26, 0x03	; 3
    1b96:	fc 93       	st	X, r31
    1b98:	ee 93       	st	-X, r30
    1b9a:	12 97       	sbiw	r26, 0x02	; 2
    1b9c:	4d 91       	ld	r20, X+
    1b9e:	5d 91       	ld	r21, X+
    1ba0:	a4 0f       	add	r26, r20
    1ba2:	b5 1f       	adc	r27, r21
    1ba4:	ea 17       	cp	r30, r26
    1ba6:	fb 07       	cpc	r31, r27
    1ba8:	79 f4       	brne	.+30     	; 0x1bc8 <free+0xd2>
    1baa:	80 81       	ld	r24, Z
    1bac:	91 81       	ldd	r25, Z+1	; 0x01
    1bae:	84 0f       	add	r24, r20
    1bb0:	95 1f       	adc	r25, r21
    1bb2:	02 96       	adiw	r24, 0x02	; 2
    1bb4:	d9 01       	movw	r26, r18
    1bb6:	11 96       	adiw	r26, 0x01	; 1
    1bb8:	9c 93       	st	X, r25
    1bba:	8e 93       	st	-X, r24
    1bbc:	82 81       	ldd	r24, Z+2	; 0x02
    1bbe:	93 81       	ldd	r25, Z+3	; 0x03
    1bc0:	13 96       	adiw	r26, 0x03	; 3
    1bc2:	9c 93       	st	X, r25
    1bc4:	8e 93       	st	-X, r24
    1bc6:	12 97       	sbiw	r26, 0x02	; 2
    1bc8:	e0 e0       	ldi	r30, 0x00	; 0
    1bca:	f0 e0       	ldi	r31, 0x00	; 0
    1bcc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bce:	9b 81       	ldd	r25, Y+3	; 0x03
    1bd0:	00 97       	sbiw	r24, 0x00	; 0
    1bd2:	19 f0       	breq	.+6      	; 0x1bda <free+0xe4>
    1bd4:	fe 01       	movw	r30, r28
    1bd6:	ec 01       	movw	r28, r24
    1bd8:	f9 cf       	rjmp	.-14     	; 0x1bcc <free+0xd6>
    1bda:	ce 01       	movw	r24, r28
    1bdc:	02 96       	adiw	r24, 0x02	; 2
    1bde:	28 81       	ld	r18, Y
    1be0:	39 81       	ldd	r19, Y+1	; 0x01
    1be2:	82 0f       	add	r24, r18
    1be4:	93 1f       	adc	r25, r19
    1be6:	20 91 4a 02 	lds	r18, 0x024A
    1bea:	30 91 4b 02 	lds	r19, 0x024B
    1bee:	28 17       	cp	r18, r24
    1bf0:	39 07       	cpc	r19, r25
    1bf2:	69 f4       	brne	.+26     	; 0x1c0e <free+0x118>
    1bf4:	30 97       	sbiw	r30, 0x00	; 0
    1bf6:	29 f4       	brne	.+10     	; 0x1c02 <free+0x10c>
    1bf8:	10 92 4d 02 	sts	0x024D, r1
    1bfc:	10 92 4c 02 	sts	0x024C, r1
    1c00:	02 c0       	rjmp	.+4      	; 0x1c06 <free+0x110>
    1c02:	13 82       	std	Z+3, r1	; 0x03
    1c04:	12 82       	std	Z+2, r1	; 0x02
    1c06:	d0 93 4b 02 	sts	0x024B, r29
    1c0a:	c0 93 4a 02 	sts	0x024A, r28
    1c0e:	df 91       	pop	r29
    1c10:	cf 91       	pop	r28
    1c12:	08 95       	ret

00001c14 <memset>:
    1c14:	dc 01       	movw	r26, r24
    1c16:	01 c0       	rjmp	.+2      	; 0x1c1a <memset+0x6>
    1c18:	6d 93       	st	X+, r22
    1c1a:	41 50       	subi	r20, 0x01	; 1
    1c1c:	50 40       	sbci	r21, 0x00	; 0
    1c1e:	e0 f7       	brcc	.-8      	; 0x1c18 <memset+0x4>
    1c20:	08 95       	ret

00001c22 <_exit>:
    1c22:	f8 94       	cli

00001c24 <__stop_program>:
    1c24:	ff cf       	rjmp	.-2      	; 0x1c24 <__stop_program>
