# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../FP16_DPU.vhd" \
"../../../../../FP16_FMA.vhd" \
"../../../../../FP16_DPU_tb.vhd" \

# Do not sort compile order
nosort
