

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Sun Dec 27 16:41:07 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        FFT32float
* Solution:       z7float32
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1761|     1761| 17.610 us | 17.610 us |  1761|  1761|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT0_fu_306  |FFT0   |      305|      305| 3.050 us | 3.050 us |  305|  305|   none  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       64|       64|         2|          -|          -|    32|    no    |
        |- bitreversal_label1  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 3              |       64|       64|         2|          -|          -|    32|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     78|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|     20|    2570|   4019|    -|
|Memory           |       14|      -|       5|      3|    0|
|Multiplexer      |        -|      -|       -|    794|    -|
|Register         |        -|      -|      72|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       22|     20|    2647|   4894|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      9|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+------+------+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+--------------------+---------+-------+------+------+-----+
    |grp_FFT0_fu_306       |FFT0                |        0|     20|  2214|  3699|    0|
    |FFT_AXILiteS_s_axi_U  |FFT_AXILiteS_s_axi  |        8|      0|   356|   320|    0|
    +----------------------+--------------------+---------+-------+------+------+-----+
    |Total                 |                    |        8|     20|  2570|  4019|    0|
    +----------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |rev_32_U            |FFT_rev_32      |        0|  5|   3|    0|    32|    5|     1|          160|
    |xin_M_real_U        |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |xin_M_imag_U        |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT0_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT0_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT1_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT1_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT2_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT2_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT3_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT3_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT4_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT4_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |xout_M_real_U       |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |xout_M_imag_U       |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                |       14|  5|   3|    0|   480|  453|    15|        14496|
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_386_p2        |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_409_p2        |     +    |      0|  0|  15|           6|           1|
    |i_fu_368_p2          |     +    |      0|  0|  15|           6|           1|
    |icmp_ln17_fu_380_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln62_fu_362_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln72_fu_403_p2  |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  78|          36|          24|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  89|         18|    1|         18|
    |data_OUT0_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT0_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT0_M_real_address0          |  15|          3|    5|         15|
    |data_OUT0_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT1_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT1_M_real_address0          |  15|          3|    5|         15|
    |data_OUT1_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_real_we0               |   9|          2|    1|          2|
    |data_OUT2_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT2_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT2_M_real_address0          |  15|          3|    5|         15|
    |data_OUT2_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_real_we0               |   9|          2|    1|          2|
    |data_OUT3_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT3_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT3_M_real_address0          |  15|          3|    5|         15|
    |data_OUT3_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_real_we0               |   9|          2|    1|          2|
    |data_OUT4_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT4_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT4_M_real_address0          |  15|          3|    5|         15|
    |data_OUT4_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_real_we0               |   9|          2|    1|          2|
    |grp_FFT0_fu_306_FFT_stage          |  33|          6|    6|         36|
    |grp_FFT0_fu_306_data_IN_M_imag_q0  |  33|          6|   32|        192|
    |grp_FFT0_fu_306_data_IN_M_real_q0  |  33|          6|   32|        192|
    |grp_FFT0_fu_306_index_shift        |  33|          6|    4|         24|
    |grp_FFT0_fu_306_pass_check         |  33|          6|    6|         36|
    |grp_FFT0_fu_306_pass_shift         |  33|          6|    4|         24|
    |i1_0_reg_295                       |   9|          2|    6|         12|
    |i_0_i_reg_284                      |   9|          2|    6|         12|
    |i_0_reg_273                        |   9|          2|    6|         12|
    |xin_M_imag_address0                |  15|          3|    5|         15|
    |xin_M_real_address0                |  15|          3|    5|         15|
    |xout_M_imag_address0               |  15|          3|    5|         15|
    |xout_M_imag_ce0                    |  15|          3|    1|          3|
    |xout_M_imag_we0                    |   9|          2|    1|          2|
    |xout_M_real_address0               |  15|          3|    5|         15|
    |xout_M_real_ce0                    |  15|          3|    1|          3|
    |xout_M_real_we0                    |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 794|        158|  195|        824|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  17|   0|   17|          0|
    |grp_FFT0_fu_306_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_295                  |   6|   0|    6|          0|
    |i_0_i_reg_284                 |   6|   0|    6|          0|
    |i_0_reg_273                   |   6|   0|    6|          0|
    |i_1_reg_448                   |   6|   0|    6|          0|
    |i_2_reg_477                   |   6|   0|    6|          0|
    |i_reg_424                     |   6|   0|    6|          0|
    |zext_ln18_reg_453             |   6|   0|   64|         58|
    |zext_ln62_reg_429             |   6|   0|   64|         58|
    |zext_ln72_reg_482             |   6|   0|   64|         58|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  72|   0|  246|        174|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      FFT     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      FFT     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_IN_M_real), !map !39"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_IN_M_imag), !map !45"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_OUT_M_real), !map !49"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_OUT_M_imag), !map !53"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_real, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [../vhls/fixed/fft.cpp:45]   --->   Operation 23 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_imag, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [../vhls/fixed/fft.cpp:45]   --->   Operation 24 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([32 x float]* %data_IN_M_real, [32 x float]* %data_IN_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../vhls/fixed/fft.cpp:45]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_real, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)" [../vhls/fixed/fft.cpp:45]   --->   Operation 26 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_imag, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)" [../vhls/fixed/fft.cpp:45]   --->   Operation 27 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([32 x float]* %data_OUT_M_real, [32 x float]* %data_OUT_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../vhls/fixed/fft.cpp:45]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../vhls/fixed/fft.cpp:45]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %0" [../vhls/fixed/fft.cpp:62]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %codeRepl1 ], [ %i, %1 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln62 = icmp eq i6 %i_0, -32" [../vhls/fixed/fft.cpp:62]   --->   Operation 32 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 33 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [../vhls/fixed/fft.cpp:62]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.preheader.preheader, label %1" [../vhls/fixed/fft.cpp:62]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %i_0 to i64" [../vhls/fixed/fft.cpp:62]   --->   Operation 36 'zext' 'zext_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 37 'getelementptr' 'data_IN_M_real_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%data_IN_M_real_load = load float* %data_IN_M_real_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 38 'load' 'data_IN_M_real_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 39 'getelementptr' 'data_IN_M_imag_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load = load float* %data_IN_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 40 'load' 'data_IN_M_imag_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 41 'br' <Predicate = (icmp_ln62)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%xin_M_real_addr = getelementptr [32 x float]* @xin_M_real, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 42 'getelementptr' 'xin_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%data_IN_M_real_load = load float* %data_IN_M_real_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 43 'load' 'data_IN_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load, float* %xin_M_real_addr, align 8" [../vhls/fixed/fft.cpp:62]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%xin_M_imag_addr = getelementptr [32 x float]* @xin_M_imag, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 45 'getelementptr' 'xin_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load = load float* %data_IN_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 46 'load' 'data_IN_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load, float* %xin_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 47 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [../vhls/fixed/fft.cpp:62]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.83>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ %i_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.42ns)   --->   "%icmp_ln17 = icmp eq i6 %i_0_i, -32" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 50 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 51 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 52 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %bitreverse.exit, label %2" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %i_0_i to i64" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 54 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rev_32_addr = getelementptr [32 x i5]* @rev_32, i64 0, i64 %zext_ln18" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 55 'getelementptr' 'rev_32_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 56 'load' 'index' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_4 : Operation 57 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x float]* @data_OUT0_M_real, [32 x float]* @data_OUT0_M_imag, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag)" [../vhls/fixed/fft.cpp:66]   --->   Operation 57 'call' <Predicate = (icmp_ln17)> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 6.50>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 58 'load' 'index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %index to i64" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 59 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%xin_M_real_addr_1 = getelementptr [32 x float]* @xin_M_real, i64 0, i64 %zext_ln19" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 60 'getelementptr' 'xin_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%xin_M_real_load = load float* %xin_M_real_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 61 'load' 'xin_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_1 = getelementptr [32 x float]* @xin_M_imag, i64 0, i64 %zext_ln19" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 62 'getelementptr' 'xin_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%xin_M_imag_load = load float* %xin_M_imag_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 63 'load' 'xin_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%data_OUT0_M_real_ad = getelementptr [32 x float]* @data_OUT0_M_real, i64 0, i64 %zext_ln18" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 65 'getelementptr' 'data_OUT0_M_real_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%xin_M_real_load = load float* %xin_M_real_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 66 'load' 'xin_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store float %xin_M_real_load, float* %data_OUT0_M_real_ad, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%data_OUT0_M_imag_ad = getelementptr [32 x float]* @data_OUT0_M_imag, i64 0, i64 %zext_ln18" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 68 'getelementptr' 'data_OUT0_M_imag_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (3.25ns)   --->   "%xin_M_imag_load = load float* %xin_M_imag_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 69 'load' 'xin_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 70 [1/1] (3.25ns)   --->   "store float %xin_M_imag_load, float* %data_OUT0_M_imag_ad, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x float]* @data_OUT0_M_real, [32 x float]* @data_OUT0_M_imag, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag)" [../vhls/fixed/fft.cpp:66]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 4.83>
ST_8 : Operation 73 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag)" [../vhls/fixed/fft.cpp:67]   --->   Operation 73 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag)" [../vhls/fixed/fft.cpp:67]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 4.83>
ST_10 : Operation 75 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag)" [../vhls/fixed/fft.cpp:68]   --->   Operation 75 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag)" [../vhls/fixed/fft.cpp:68]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 4.83>
ST_12 : Operation 77 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag)" [../vhls/fixed/fft.cpp:69]   --->   Operation 77 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag)" [../vhls/fixed/fft.cpp:69]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 4.83>
ST_14 : Operation 79 [2/2] (4.83ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag, [32 x float]* @xout_M_real, [32 x float]* @xout_M_imag)" [../vhls/fixed/fft.cpp:70]   --->   Operation 79 'call' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 1.76>
ST_15 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag, [32 x float]* @xout_M_real, [32 x float]* @xout_M_imag)" [../vhls/fixed/fft.cpp:70]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 81 [1/1] (1.76ns)   --->   "br label %3" [../vhls/fixed/fft.cpp:72]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 12> <Delay = 3.25>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ 0, %bitreverse.exit ], [ %i_2, %4 ]"   --->   Operation 82 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (1.42ns)   --->   "%icmp_ln72 = icmp eq i6 %i1_0, -32" [../vhls/fixed/fft.cpp:72]   --->   Operation 83 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 84 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i1_0, 1" [../vhls/fixed/fft.cpp:72]   --->   Operation 85 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %5, label %4" [../vhls/fixed/fft.cpp:72]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %i1_0 to i64" [../vhls/fixed/fft.cpp:72]   --->   Operation 87 'zext' 'zext_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%xout_M_real_addr = getelementptr [32 x float]* @xout_M_real, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 88 'getelementptr' 'xout_M_real_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_16 : Operation 89 [2/2] (3.25ns)   --->   "%xout_M_real_load = load float* %xout_M_real_addr, align 8" [../vhls/fixed/fft.cpp:72]   --->   Operation 89 'load' 'xout_M_real_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%xout_M_imag_addr = getelementptr [32 x float]* @xout_M_imag, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 90 'getelementptr' 'xout_M_imag_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_16 : Operation 91 [2/2] (3.25ns)   --->   "%xout_M_imag_load = load float* %xout_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 91 'load' 'xout_M_imag_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [../vhls/fixed/fft.cpp:73]   --->   Operation 92 'ret' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 5.57>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 93 'getelementptr' 'data_OUT_M_real_add' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/2] (3.25ns)   --->   "%xout_M_real_load = load float* %xout_M_real_addr, align 8" [../vhls/fixed/fft.cpp:72]   --->   Operation 94 'load' 'xout_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 95 [1/1] (2.32ns)   --->   "store float %xout_M_real_load, float* %data_OUT_M_real_add, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 96 'getelementptr' 'data_OUT_M_imag_add' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/2] (3.25ns)   --->   "%xout_M_imag_load = load float* %xout_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 97 'load' 'xout_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 98 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load, float* %data_OUT_M_imag_add, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "br label %3" [../vhls/fixed/fft.cpp:72]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ xin_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xin_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ rev_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_M_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xout_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xout_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000]
empty               (specmemcore      ) [ 000000000000000000]
empty_2             (specmemcore      ) [ 000000000000000000]
specinterface_ln45  (specinterface    ) [ 000000000000000000]
empty_3             (specmemcore      ) [ 000000000000000000]
empty_4             (specmemcore      ) [ 000000000000000000]
specinterface_ln45  (specinterface    ) [ 000000000000000000]
specinterface_ln45  (specinterface    ) [ 000000000000000000]
br_ln62             (br               ) [ 011100000000000000]
i_0                 (phi              ) [ 001000000000000000]
icmp_ln62           (icmp             ) [ 001100000000000000]
empty_5             (speclooptripcount) [ 000000000000000000]
i                   (add              ) [ 011100000000000000]
br_ln62             (br               ) [ 000000000000000000]
zext_ln62           (zext             ) [ 000100000000000000]
data_IN_M_real_addr (getelementptr    ) [ 000100000000000000]
data_IN_M_imag_addr (getelementptr    ) [ 000100000000000000]
br_ln17             (br               ) [ 001111100000000000]
xin_M_real_addr     (getelementptr    ) [ 000000000000000000]
data_IN_M_real_load (load             ) [ 000000000000000000]
store_ln62          (store            ) [ 000000000000000000]
xin_M_imag_addr     (getelementptr    ) [ 000000000000000000]
data_IN_M_imag_load (load             ) [ 000000000000000000]
store_ln62          (store            ) [ 000000000000000000]
br_ln62             (br               ) [ 011100000000000000]
i_0_i               (phi              ) [ 000010000000000000]
icmp_ln17           (icmp             ) [ 000011100000000000]
empty_6             (speclooptripcount) [ 000000000000000000]
i_1                 (add              ) [ 001011100000000000]
br_ln17             (br               ) [ 000000000000000000]
zext_ln18           (zext             ) [ 000001100000000000]
rev_32_addr         (getelementptr    ) [ 000001000000000000]
index               (load             ) [ 000000000000000000]
zext_ln19           (zext             ) [ 000000000000000000]
xin_M_real_addr_1   (getelementptr    ) [ 000000100000000000]
xin_M_imag_addr_1   (getelementptr    ) [ 000000100000000000]
specloopname_ln17   (specloopname     ) [ 000000000000000000]
data_OUT0_M_real_ad (getelementptr    ) [ 000000000000000000]
xin_M_real_load     (load             ) [ 000000000000000000]
store_ln19          (store            ) [ 000000000000000000]
data_OUT0_M_imag_ad (getelementptr    ) [ 000000000000000000]
xin_M_imag_load     (load             ) [ 000000000000000000]
store_ln19          (store            ) [ 000000000000000000]
br_ln17             (br               ) [ 001011100000000000]
call_ln66           (call             ) [ 000000000000000000]
call_ln67           (call             ) [ 000000000000000000]
call_ln68           (call             ) [ 000000000000000000]
call_ln69           (call             ) [ 000000000000000000]
call_ln70           (call             ) [ 000000000000000000]
br_ln72             (br               ) [ 000000000000000111]
i1_0                (phi              ) [ 000000000000000010]
icmp_ln72           (icmp             ) [ 000000000000000011]
empty_7             (speclooptripcount) [ 000000000000000000]
i_2                 (add              ) [ 000000000000000111]
br_ln72             (br               ) [ 000000000000000000]
zext_ln72           (zext             ) [ 000000000000000001]
xout_M_real_addr    (getelementptr    ) [ 000000000000000001]
xout_M_imag_addr    (getelementptr    ) [ 000000000000000001]
ret_ln73            (ret              ) [ 000000000000000000]
data_OUT_M_real_add (getelementptr    ) [ 000000000000000000]
xout_M_real_load    (load             ) [ 000000000000000000]
store_ln72          (store            ) [ 000000000000000000]
data_OUT_M_imag_add (getelementptr    ) [ 000000000000000000]
xout_M_imag_load    (load             ) [ 000000000000000000]
store_ln72          (store            ) [ 000000000000000000]
br_ln72             (br               ) [ 000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_IN_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_OUT_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_real"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_OUT_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_imag"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xin_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xin_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rev_32">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_OUT0_M_real">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_OUT0_M_imag">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_M_real">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_M_imag">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_OUT1_M_real">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_OUT1_M_imag">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_OUT2_M_real">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_OUT2_M_imag">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_OUT3_M_real">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_OUT3_M_imag">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_OUT4_M_real">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_OUT4_M_imag">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="xout_M_real">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="xout_M_imag">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="data_IN_M_real_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_IN_M_real_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="data_IN_M_imag_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_IN_M_imag_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xin_M_real_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="1"/>
<pin id="138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/3 xin_M_real_load/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xin_M_imag_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="1"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/3 xin_M_imag_load/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="rev_32_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rev_32_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="xin_M_real_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_addr_1/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xin_M_imag_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_addr_1/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="data_OUT0_M_real_ad_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="2"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_real_ad/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln19_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="data_OUT0_M_imag_ad_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="2"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_imag_ad/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln19_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xout_M_real_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_real_addr/16 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_M_real_load/16 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xout_M_imag_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_imag_addr/16 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_M_imag_load/16 "/>
</bind>
</comp>

<comp id="245" class="1004" name="data_OUT_M_real_add_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="1"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_add/17 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln72_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/17 "/>
</bind>
</comp>

<comp id="259" class="1004" name="data_OUT_M_imag_add_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="1"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_add/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln72_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/17 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="1"/>
<pin id="275" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_0_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_0_i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i1_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="i1_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_FFT0_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="4" slack="0"/>
<pin id="311" dir="0" index="4" bw="4" slack="0"/>
<pin id="312" dir="0" index="5" bw="32" slack="0"/>
<pin id="313" dir="0" index="6" bw="32" slack="0"/>
<pin id="314" dir="0" index="7" bw="32" slack="0"/>
<pin id="315" dir="0" index="8" bw="32" slack="0"/>
<pin id="316" dir="0" index="9" bw="32" slack="0"/>
<pin id="317" dir="0" index="10" bw="32" slack="0"/>
<pin id="318" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/4 call_ln67/8 call_ln68/10 call_ln69/12 call_ln70/14 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln62_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln62_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln17_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="i_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln18_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln19_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln72_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/16 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln72_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/16 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="429" class="1005" name="zext_ln62_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="435" class="1005" name="data_IN_M_real_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="data_IN_M_imag_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="1"/>
<pin id="442" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="i_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="zext_ln18_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="2"/>
<pin id="455" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="459" class="1005" name="rev_32_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rev_32_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="xin_M_real_addr_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="1"/>
<pin id="466" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_addr_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="xin_M_imag_addr_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="1"/>
<pin id="471" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="i_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="zext_ln72_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="488" class="1005" name="xout_M_real_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xout_M_real_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="xout_M_imag_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="1"/>
<pin id="495" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xout_M_imag_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="80" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="80" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="115" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="128" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="80" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="80" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="80" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="141" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="155" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="80" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="226" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="80" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="239" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="321"><net_src comp="84" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="322"><net_src comp="86" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="323"><net_src comp="88" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="306" pin=9"/></net>

<net id="329"><net_src comp="20" pin="0"/><net_sink comp="306" pin=10"/></net>

<net id="330"><net_src comp="94" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="331"><net_src comp="96" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="332"><net_src comp="98" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="333"><net_src comp="100" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="338"><net_src comp="102" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="339"><net_src comp="102" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="340"><net_src comp="100" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="341"><net_src comp="98" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="346"><net_src comp="96" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="349"><net_src comp="86" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="356"><net_src comp="104" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="357"><net_src comp="106" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="366"><net_src comp="277" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="277" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="78" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="277" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="384"><net_src comp="288" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="72" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="288" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="78" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="288" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="400"><net_src comp="169" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="407"><net_src comp="299" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="299" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="78" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="299" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="427"><net_src comp="368" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="432"><net_src comp="374" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="438"><net_src comp="108" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="443"><net_src comp="121" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="451"><net_src comp="386" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="456"><net_src comp="392" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="462"><net_src comp="162" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="467"><net_src comp="175" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="472"><net_src comp="183" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="480"><net_src comp="409" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="485"><net_src comp="415" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="491"><net_src comp="219" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="496"><net_src comp="232" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT_M_real | {17 }
	Port: data_OUT_M_imag | {17 }
	Port: xin_M_real | {3 }
	Port: xin_M_imag | {3 }
	Port: data_OUT0_M_real | {6 }
	Port: data_OUT0_M_imag | {6 }
	Port: data_OUT1_M_real | {4 7 }
	Port: data_OUT1_M_imag | {4 7 }
	Port: data_OUT2_M_real | {8 9 }
	Port: data_OUT2_M_imag | {8 9 }
	Port: data_OUT3_M_real | {10 11 }
	Port: data_OUT3_M_imag | {10 11 }
	Port: data_OUT4_M_real | {12 13 }
	Port: data_OUT4_M_imag | {12 13 }
	Port: xout_M_real | {14 15 }
	Port: xout_M_imag | {14 15 }
 - Input state : 
	Port: FFT : data_IN_M_real | {2 3 }
	Port: FFT : data_IN_M_imag | {2 3 }
	Port: FFT : xin_M_real | {5 6 }
	Port: FFT : xin_M_imag | {5 6 }
	Port: FFT : rev_32 | {4 5 }
	Port: FFT : data_OUT0_M_real | {4 7 }
	Port: FFT : data_OUT0_M_imag | {4 7 }
	Port: FFT : W_M_real | {4 7 8 9 10 11 12 13 14 15 }
	Port: FFT : W_M_imag | {4 7 8 9 10 11 12 13 14 15 }
	Port: FFT : data_OUT1_M_real | {8 9 }
	Port: FFT : data_OUT1_M_imag | {8 9 }
	Port: FFT : data_OUT2_M_real | {10 11 }
	Port: FFT : data_OUT2_M_imag | {10 11 }
	Port: FFT : data_OUT3_M_real | {12 13 }
	Port: FFT : data_OUT3_M_imag | {12 13 }
	Port: FFT : data_OUT4_M_real | {14 15 }
	Port: FFT : data_OUT4_M_imag | {14 15 }
	Port: FFT : xout_M_real | {16 17 }
	Port: FFT : xout_M_imag | {16 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln62 : 1
		i : 1
		br_ln62 : 2
		zext_ln62 : 1
		data_IN_M_real_addr : 2
		data_IN_M_real_load : 3
		data_IN_M_imag_addr : 2
		data_IN_M_imag_load : 3
	State 3
		store_ln62 : 1
		store_ln62 : 1
	State 4
		icmp_ln17 : 1
		i_1 : 1
		br_ln17 : 2
		zext_ln18 : 1
		rev_32_addr : 2
		index : 3
	State 5
		zext_ln19 : 1
		xin_M_real_addr_1 : 2
		xin_M_real_load : 3
		xin_M_imag_addr_1 : 2
		xin_M_imag_load : 3
	State 6
		store_ln19 : 1
		store_ln19 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		icmp_ln72 : 1
		i_2 : 1
		br_ln72 : 2
		zext_ln72 : 1
		xout_M_real_addr : 2
		xout_M_real_load : 3
		xout_M_imag_addr : 2
		xout_M_imag_load : 3
	State 17
		store_ln72 : 1
		store_ln72 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|---------|
|   call   |  grp_FFT0_fu_306 |    20   |  21.411 |   2294  |   3522  |
|----------|------------------|---------|---------|---------|---------|
|          |     i_fu_368     |    0    |    0    |    0    |    15   |
|    add   |    i_1_fu_386    |    0    |    0    |    0    |    15   |
|          |    i_2_fu_409    |    0    |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|---------|
|          | icmp_ln62_fu_362 |    0    |    0    |    0    |    11   |
|   icmp   | icmp_ln17_fu_380 |    0    |    0    |    0    |    11   |
|          | icmp_ln72_fu_403 |    0    |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|---------|
|          | zext_ln62_fu_374 |    0    |    0    |    0    |    0    |
|   zext   | zext_ln18_fu_392 |    0    |    0    |    0    |    0    |
|          | zext_ln19_fu_397 |    0    |    0    |    0    |    0    |
|          | zext_ln72_fu_415 |    0    |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|---------|
|   Total  |                  |    20   |  21.411 |   2294  |   3600  |
|----------|------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|    W_M_imag    |    0   |   32   |    8   |    -   |
|    W_M_real    |    0   |   32   |    8   |    -   |
|data_OUT0_M_imag|    1   |    0   |    0   |    0   |
|data_OUT0_M_real|    1   |    0   |    0   |    0   |
|data_OUT1_M_imag|    1   |    0   |    0   |    0   |
|data_OUT1_M_real|    1   |    0   |    0   |    0   |
|data_OUT2_M_imag|    1   |    0   |    0   |    0   |
|data_OUT2_M_real|    1   |    0   |    0   |    0   |
|data_OUT3_M_imag|    1   |    0   |    0   |    0   |
|data_OUT3_M_real|    1   |    0   |    0   |    0   |
|data_OUT4_M_imag|    1   |    0   |    0   |    0   |
|data_OUT4_M_real|    1   |    0   |    0   |    0   |
|     rev_32     |    0   |    5   |    3   |    -   |
|   xin_M_imag   |    1   |    0   |    0   |    0   |
|   xin_M_real   |    1   |    0   |    0   |    0   |
|   xout_M_imag  |    1   |    0   |    0   |    0   |
|   xout_M_real  |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   14   |   69   |   19   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|data_IN_M_imag_addr_reg_440|    5   |
|data_IN_M_real_addr_reg_435|    5   |
|        i1_0_reg_295       |    6   |
|       i_0_i_reg_284       |    6   |
|        i_0_reg_273        |    6   |
|        i_1_reg_448        |    6   |
|        i_2_reg_477        |    6   |
|         i_reg_424         |    6   |
|    rev_32_addr_reg_459    |    5   |
| xin_M_imag_addr_1_reg_469 |    5   |
| xin_M_real_addr_1_reg_464 |    5   |
|  xout_M_imag_addr_reg_493 |    5   |
|  xout_M_real_addr_reg_488 |    5   |
|     zext_ln18_reg_453     |   64   |
|     zext_ln62_reg_429     |   64   |
|     zext_ln72_reg_482     |   64   |
+---------------------------+--------+
|           Total           |   263  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_141 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_155 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_169 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_FFT0_fu_306  |  p1  |   5  |   6  |   30   ||    9    |
|  grp_FFT0_fu_306  |  p2  |   5  |   6  |   30   ||    9    |
|  grp_FFT0_fu_306  |  p3  |   5  |   4  |   20   ||    9    |
|  grp_FFT0_fu_306  |  p4  |   5  |   4  |   20   ||    9    |
|  grp_FFT0_fu_306  |  p5  |   5  |  32  |   160  ||    27   |
|  grp_FFT0_fu_306  |  p6  |   5  |  32  |   160  ||    27   |
|  grp_FFT0_fu_306  |  p7  |   5  |  32  |   160  ||    27   |
|  grp_FFT0_fu_306  |  p8  |   5  |  32  |   160  ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   820  || 27.7245 ||   219   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |   21   |  2294  |  3600  |    -   |
|   Memory  |   14   |    -   |    -   |   69   |   19   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   219  |    -   |
|  Register |    -   |    -   |    -   |   263  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   14   |   20   |   49   |  2626  |  3838  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
