static int F_1 ( unsigned int V_1 , T_1 * V_2 )\r\n{\r\nunsigned int V_3 = V_4 [ V_1 ] [ V_5 ] ;\r\nint V_6 ;\r\nV_6 = 1 + F_2 ( V_3 ) ;\r\nV_6 |= F_2 ( V_3 ) << 8 ;\r\nreturn V_1 < 4 ? V_6 : ( V_6 << 1 ) ;\r\n}\r\nstatic void F_3 ( unsigned int V_1 , T_1 * V_2 )\r\n{\r\nif ( V_2 -> V_7 ) {\r\nunsigned long V_8 , V_9 ;\r\nunsigned int V_10 ;\r\nenum V_11 V_12 ;\r\nV_10 = ( V_1 & 3 ) | V_2 -> V_13 ;\r\nswitch ( V_2 -> V_13 & V_14 ) {\r\ncase V_15 :\r\nV_12 = V_16 ;\r\nbreak;\r\ncase V_17 :\r\nV_12 = V_18 ;\r\nbreak;\r\ncase V_19 :\r\nV_12 = V_20 ;\r\nbreak;\r\ndefault:\r\nV_12 = V_21 ;\r\nbreak;\r\n}\r\nif ( ! V_2 -> V_22 ) {\r\nV_2 -> V_22 = & V_2 -> V_23 ;\r\nV_2 -> V_24 = 1 ;\r\nV_2 -> V_23 . V_9 = V_2 -> V_6 ;\r\nV_2 -> V_23 . V_25 = F_4 ( NULL ,\r\nV_2 -> V_26 , V_2 -> V_6 ,\r\nV_12 ) ;\r\n}\r\nV_8 = V_2 -> V_23 . V_25 ;\r\nV_9 = V_2 -> V_23 . V_9 - 1 ;\r\nF_5 ( V_8 >> 16 , V_4 [ V_1 ] [ V_27 ] ) ;\r\nF_5 ( V_8 >> 24 , V_4 [ V_1 ] [ V_28 ] ) ;\r\nif ( V_1 >= 4 ) {\r\nV_8 >>= 1 ;\r\nV_9 >>= 1 ;\r\n}\r\nF_5 ( 0 , V_4 [ V_1 ] [ V_29 ] ) ;\r\nF_5 ( V_8 , V_4 [ V_1 ] [ V_30 ] ) ;\r\nF_5 ( V_8 >> 8 , V_4 [ V_1 ] [ V_30 ] ) ;\r\nF_5 ( V_9 , V_4 [ V_1 ] [ V_5 ] ) ;\r\nF_5 ( V_9 >> 8 , V_4 [ V_1 ] [ V_5 ] ) ;\r\nF_5 ( V_10 , V_4 [ V_1 ] [ V_31 ] ) ;\r\nV_2 -> V_7 = 0 ;\r\n}\r\nF_5 ( V_1 & 3 , V_4 [ V_1 ] [ V_32 ] ) ;\r\n}\r\nstatic void F_6 ( unsigned int V_1 , T_1 * V_2 )\r\n{\r\nF_5 ( V_1 | 4 , V_4 [ V_1 ] [ V_32 ] ) ;\r\n}\r\nvoid T_2 F_7 ( void )\r\n{\r\nF_5 ( 0xff , 0x0d ) ;\r\nF_5 ( 0xff , 0xda ) ;\r\nF_5 ( 0x55 , 0x00 ) ;\r\nF_5 ( 0xaa , 0x00 ) ;\r\nif ( F_2 ( 0 ) == 0x55 && F_2 ( 0 ) == 0xaa ) {\r\nunsigned int V_1 , V_33 ;\r\nfor ( V_1 = 0 ; V_1 < 8 ; V_1 ++ ) {\r\nV_34 [ V_1 ] . V_35 = & V_36 ;\r\nF_6 ( V_1 , NULL ) ;\r\n}\r\nF_5 ( 0x40 , 0x0b ) ;\r\nF_5 ( 0x41 , 0x0b ) ;\r\nF_5 ( 0x42 , 0x0b ) ;\r\nF_5 ( 0x43 , 0x0b ) ;\r\nF_5 ( 0xc0 , 0xd6 ) ;\r\nF_5 ( 0x41 , 0xd6 ) ;\r\nF_5 ( 0x42 , 0xd6 ) ;\r\nF_5 ( 0x43 , 0xd6 ) ;\r\nF_5 ( 0 , 0xd4 ) ;\r\nF_5 ( 0x10 , 0x08 ) ;\r\nF_5 ( 0x10 , 0xd0 ) ;\r\nF_5 ( 0x30 , 0x40b ) ;\r\nF_5 ( 0x31 , 0x40b ) ;\r\nF_5 ( 0x32 , 0x40b ) ;\r\nF_5 ( 0x33 , 0x40b ) ;\r\nF_5 ( 0x31 , 0x4d6 ) ;\r\nF_5 ( 0x32 , 0x4d6 ) ;\r\nF_5 ( 0x33 , 0x4d6 ) ;\r\nfor ( V_33 = 0 ; V_33 < F_8 ( V_37 ) ; V_33 ++ )\r\nF_9 ( & V_38 , V_37 + V_33 ) ;\r\nfor ( V_1 = 0 ; V_1 < 8 ; V_1 ++ ) {\r\nint V_39 = F_10 ( V_1 , & V_34 [ V_1 ] ) ;\r\nif ( V_39 )\r\nF_11 ( V_40 L_1 ,\r\nV_1 , V_39 ) ;\r\n}\r\nF_12 ( V_41 , L_2 ) ;\r\n}\r\n}
