Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:18:30 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              35 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
| Clock Signal |                                   Enable Signal                                  |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/A_addr_reg_1450                                             |                                 |                3 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_we0                                                       | bd_0_i/hls_inst/inst/i_0_reg_68 |                3 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/addr_ce0                                                    |                                 |                5 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/E[0] |                                 |                4 |             15 |
|  ap_clk      |                                                                                  | ap_rst                          |                4 |             16 |
|  ap_clk      |                                                                                  |                                 |               27 |            105 |
+--------------+----------------------------------------------------------------------------------+---------------------------------+------------------+----------------+


