# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/new/RAM.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sim_1/new/ram_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
