****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 18:38:57 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0080     -0.0080

  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0094      0.9300    0.0000     -0.0080 r    (41.61,14.54)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0047      0.9120    0.0281      0.0201 f    (41.36,14.54)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[1] (net)                               1      0.0012
  copt_h_inst_1270/I (CKBD1BWP16P90CPD)                                                    0.0047      0.9300    0.0000      0.0201 f    (44.18,13.97)
  copt_h_inst_1270/Z (CKBD1BWP16P90CPD)                                                    0.0041      0.9120    0.0086      0.0287 f    (44.33,13.97)
  copt_net_200 (net)                                                    1      0.0006
  U384/A1 (OR2D1BWP16P90CPD)                                                               0.0041      0.9300    0.0000      0.0287 f    (44.53,13.92)
  U384/Z (OR2D1BWP16P90CPD)                                                                0.0064      0.9120    0.0113      0.0400 f    (44.78,13.96)
  n292 (net)                                                            1      0.0011
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/D (DFCNQD1BWP16P90CPDILVT)                         0.0064      0.9300    0.0000      0.0400 f    (41.92,13.94)     s, n
  data arrival time                                                                                                          0.0400

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                               0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0079     -0.0079
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0093      1.0700    0.0000     -0.0079 r    (43.59,13.97)     s, n
  clock uncertainty                                                                                              0.0430      0.0351
  library hold time                                                                                    1.0000    0.0050      0.0401
  data required time                                                                                                         0.0401
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0401
  data arrival time                                                                                                         -0.0400
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  tdi (in)                                                                                 0.0038      0.9120    0.0007      0.5007 r    (61.75,13.65)
  tdi (net)                                                             1      0.0009
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                           0.0038      0.9300    0.0000      0.5007 r    (60.29,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                           0.0205      0.9120    0.0169      0.5176 r    (60.44,12.82)     s
  ZBUF_26_0 (net)                                                       3      0.0052
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDLVT)                                              0.0205      0.9300    0.0004      0.5180 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDLVT)                                              0.0222      0.9120    0.0227      0.5407 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                   1      0.1004
  dbg_dat_si[0] (out)                                                                      0.0223      0.9300    0.0026      0.5433 r    (61.75,12.45)
  data arrival time                                                                                                          0.5433

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0430      0.0430
  output external delay                                                                                         -0.5000     -0.4570
  data required time                                                                                                        -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4570
  data arrival time                                                                                                         -0.5433
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1.0003



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_attn_shift_reg_reg_1_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  trstn (in)                                                                               0.0272      0.9120    0.0123      0.5123 r    (61.75,11.49)
  trstn (net)                                                          24      0.0330
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CDN (DFCNQD1BWP16P90CPD)                          0.0282      0.9300    0.0027      0.5150 r    (52.57,16.22)     s, n
  data arrival time                                                                                                          0.5150

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0034     -0.0034
  clock reconvergence pessimism                                                                                 -0.0000     -0.0034
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                           0.0183      1.0700    0.0000     -0.0034 r    (53.40,16.27)     s, n
  clock uncertainty                                                                                              0.0430      0.0396
  library hold time                                                                                    1.0000    0.0244      0.0640
  data required time                                                                                                         0.0640
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0640
  data arrival time                                                                                                         -0.5150
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4510



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0108     -0.0108

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0183      0.9300    0.0000     -0.0108 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0151      0.9120    0.0338      0.0230 r    (56.12,18.00)     s, n
  n409 (net)                                                            2      0.0050
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                    0.0151      0.9300    0.0004      0.0233 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                    0.0177      0.9120    0.0170      0.0404 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                              1      0.1006
  dbg_avail_force[0] (out)                                                                 0.0194      0.9300    0.0064      0.0467 r    (61.75,17.73)
  data arrival time                                                                                                          0.0467

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0430      0.0430
  output external delay                                                                                         -0.5000     -0.4570
  data required time                                                                                                        -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4570
  data arrival time                                                                                                         -0.0467
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.5038



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0143     -0.0143

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0295      0.9300    0.0000     -0.0143 r    (55.11,28.94)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0284      0.9420    0.0710      0.0567 f    (54.86,28.94)     s, n
  n411 (net)                                                            2      0.0075
  U518/A2 (AOI22D1BWP16P90CPD)                                                             0.0284      0.9300    0.0018      0.0585 f    (55.42,22.70)
  U518/ZN (AOI22D1BWP16P90CPD)                                                             0.0118      0.9420    0.0164      0.0749 r    (55.55,22.62)
  n240 (net)                                                            1      0.0007
  U519/B (IOAI21D1BWP16P90CPD)                                                             0.0118      0.9300    0.0001      0.0749 r    (54.94,22.55)
  U519/ZN (IOAI21D1BWP16P90CPD)                                                            0.0143      0.9420    0.0142      0.0891 f    (54.80,22.60)
  n112 (net)                                                            1      0.0009
  i_img2_jtag_attn_cont_shift_reg_reg_2_/D (DFCNQD1BWP16P90CPD)                            0.0143      0.9300    0.0001      0.0893 f    (53.80,23.79)     s, n
  data arrival time                                                                                                          0.0893

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0075     -0.0075
  clock reconvergence pessimism                                                                                 -0.0065     -0.0141
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)                           0.0295      1.0700    0.0000     -0.0141 r    (55.47,23.76)     s, n
  clock uncertainty                                                                                              0.0530      0.0389
  library hold time                                                                                    1.0000    0.0283      0.0672
  data required time                                                                                                         0.0672
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0672
  data arrival time                                                                                                         -0.0893
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.0220



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  tdi (in)                                                                                 0.0075      0.9420    0.0012      0.5012 r    (61.75,13.65)
  tdi (net)                                                             1      0.0009
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                           0.0075      0.9300    0.0001      0.5013 r    (60.29,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                           0.0362      0.9420    0.0328      0.5341 r    (60.44,12.82)     s
  ZBUF_26_0 (net)                                                       3      0.0052
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDLVT)                                              0.0362      0.9300    0.0012      0.5353 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDLVT)                                              0.0350      0.9420    0.0403      0.5757 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                   1      0.1004
  dbg_dat_si[0] (out)                                                                      0.0394      0.9300    0.0144      0.5901 r    (61.75,12.45)
  data arrival time                                                                                                          0.5901

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0530      0.0530
  output external delay                                                                                         -0.5000     -0.4470
  data required time                                                                                                        -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4470
  data arrival time                                                                                                         -0.5901
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1.0371



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_attn_shift_reg_reg_1_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  trstn (in)                                                                               0.0487      0.9420    0.0204      0.5204 r    (61.75,11.49)
  trstn (net)                                                          24      0.0333
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CDN (DFCNQD1BWP16P90CPD)                          0.0530      0.9300    0.0077      0.5281 r    (52.57,16.22)     s, n
  data arrival time                                                                                                          0.5281

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0078     -0.0078
  clock reconvergence pessimism                                                                                 -0.0000     -0.0078
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                           0.0294      1.0700    0.0000     -0.0078 r    (53.40,16.27)     s, n
  clock uncertainty                                                                                              0.0530      0.0452
  library hold time                                                                                    1.0000    0.0586      0.1037
  data required time                                                                                                         0.1037
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.1037
  data arrival time                                                                                                         -0.5281
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4243



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0143     -0.0143

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0295      0.9300    0.0000     -0.0143 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0251      0.9420    0.0648      0.0505 r    (56.12,18.00)     s, n
  n409 (net)                                                            2      0.0049
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                    0.0251      0.9300    0.0013      0.0517 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                    0.0264      0.9420    0.0277      0.0794 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                              1      0.1005
  dbg_avail_force[0] (out)                                                                 0.0425      0.9300    0.0219      0.1013 r    (61.75,17.73)
  data arrival time                                                                                                          0.1013

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0530      0.0530
  output external delay                                                                                         -0.5000     -0.4470
  data required time                                                                                                        -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4470
  data arrival time                                                                                                         -0.1013
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.5483



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_13_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_12_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0067     -0.0067

  i_img2_jtag_tap_idcode_reg_reg_13_/CP (DFCNQD1BWP16P90CPDILVT)                           0.0103      0.9300    0.0000     -0.0067 r    (31.08,16.85)     s, n
  i_img2_jtag_tap_idcode_reg_reg_13_/Q (DFCNQD1BWP16P90CPDILVT)                            0.0057      0.9270    0.0380      0.0313 f    (30.83,16.85)     s, n
  i_img2_jtag_tap_idcode_reg[13] (net)                                  1      0.0009
  copt_h_inst_1250/I (BUFFSKPD3BWP16P90CPD)                                                0.0057      0.9300    0.0001      0.0313 f    (29.88,17.42)
  copt_h_inst_1250/Z (BUFFSKPD3BWP16P90CPD)                                                0.0054      0.9270    0.0134      0.0447 f    (30.10,17.42)
  copt_net_180 (net)                                                    1      0.0010
  U405/A1 (INR2D1BWP16P90CPD)                                                              0.0054      0.9300    0.0001      0.0448 f    (28.20,18.03)
  U405/ZN (INR2D1BWP16P90CPD)                                                              0.0104      0.9270    0.0138      0.0586 f    (28.34,18.00)
  n272 (net)                                                            1      0.0014
  i_img2_jtag_tap_idcode_reg_reg_12_/D (DFCNQD1BWP16P90CPDILVT)                            0.0104      0.9300    0.0001      0.0587 f    (23.74,18.54)     s, n
  data arrival time                                                                                                          0.0587

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0015     -0.0015
  clock reconvergence pessimism                                                                                 -0.0048     -0.0062
  i_img2_jtag_tap_idcode_reg_reg_12_/CP (DFCNQD1BWP16P90CPDILVT)                           0.0103      1.0700    0.0000     -0.0062 r    (25.41,18.58)     s, n
  clock uncertainty                                                                                              0.0480      0.0418
  library hold time                                                                                    1.0000    0.0088      0.0505
  data required time                                                                                                         0.0505
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0505
  data arrival time                                                                                                         -0.0587
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.0082



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  tdi (in)                                                                                 0.0053      0.9270    0.0009      0.5009 r    (61.75,13.65)
  tdi (net)                                                             1      0.0009
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                           0.0053      0.9300    0.0001      0.5009 r    (60.29,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                           0.0259      0.9270    0.0224      0.5233 r    (60.44,12.82)     s
  ZBUF_26_0 (net)                                                       3      0.0052
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDLVT)                                              0.0259      0.9300    0.0007      0.5241 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDLVT)                                              0.0277      0.9270    0.0297      0.5538 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                   1      0.1004
  dbg_dat_si[0] (out)                                                                      0.0292      0.9300    0.0076      0.5613 r    (61.75,12.45)
  data arrival time                                                                                                          0.5613

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0480      0.0480
  output external delay                                                                                         -0.5000     -0.4520
  data required time                                                                                                        -0.4520
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4520
  data arrival time                                                                                                         -0.5613
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1.0133



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_attn_shift_reg_reg_1_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  trstn (in)                                                                               0.0358      0.9270    0.0153      0.5153 r    (61.75,11.49)
  trstn (net)                                                          24      0.0335
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CDN (DFCNQD1BWP16P90CPD)                          0.0383      0.9300    0.0050      0.5203 r    (52.57,16.22)     s, n
  data arrival time                                                                                                          0.5203

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0047     -0.0047
  clock reconvergence pessimism                                                                                 -0.0000     -0.0047
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                           0.0234      1.0700    0.0000     -0.0047 r    (53.40,16.27)     s, n
  clock uncertainty                                                                                              0.0480      0.0433
  library hold time                                                                                    1.0000    0.0368      0.0801
  data required time                                                                                                         0.0801
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0801
  data arrival time                                                                                                         -0.5203
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4402



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0090     -0.0090

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0235      0.9300    0.0000     -0.0090 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0195      0.9270    0.0467      0.0377 r    (56.12,18.00)     s, n
  n409 (net)                                                            2      0.0050
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                    0.0195      0.9300    0.0008      0.0384 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                    0.0217      0.9270    0.0218      0.0603 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                              1      0.1006
  dbg_avail_force[0] (out)                                                                 0.0285      0.9300    0.0132      0.0734 r    (61.75,17.73)
  data arrival time                                                                                                          0.0734

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0480      0.0480
  output external delay                                                                                         -0.5000     -0.4520
  data required time                                                                                                        -0.4520
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4520
  data arrival time                                                                                                         -0.0734
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.5254


1
