<?xml version="1.0" encoding="utf-8"?>
<FPGABoard Version="1.0">
   <BoardName>DE1</BoardName>
   <FPGA Device="5CSEMA5F31C6" Family="Cyclone V" JTAGChainPosition="2" Package="" Speed="" Vendor="Altera">
      <Interface>
         <Type>Altera JTAG</Type>
      </Interface>
      <Interface>
         <Type>Clock</Type>
         <Parameter ID="ClockType">Single-Ended</Parameter>
         <Parameter ID="Frequency">50</Parameter>
         <Signal>
            <SignalName>Clock</SignalName>
            <Description>Clock</Description>
            <Direction>in</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AF14</FPGAPin>
            <IOStandard>LVTTL</IOStandard>
         </Signal>
      </Interface>
      <Interface>
         <Type>User-defined I/O interface</Type>
         <Signal>
            <SignalName>GPIO_0_0</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AC18</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_1</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>Y17</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_10</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AH18</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_11</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AH17</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_12</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AG16</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_13</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AE16</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_14</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AF16</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_15</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AG17</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_2</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AD17</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_3</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>Y18</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_4</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AK16</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_5</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AK18</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_6</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AK19</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_7</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AJ19</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_8</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AJ17</FPGAPin>
            <IOStandard/>
         </Signal>
         <Signal>
            <SignalName>GPIO_0_9</SignalName>
            <Description/>
            <Direction>out</Direction>
            <BitWidth>1</BitWidth>
            <FPGAPin>AJ16</FPGAPin>
            <IOStandard/>
         </Signal>
      </Interface>
   </FPGA>
</FPGABoard>