Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Altera/Projects/LCD/qsys/ --output-directory=D:/Altera/Projects/LCD/qsys/lcd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Altera/Projects/LCD/qsys/lcd.sopcinfo --report-file=html:D:/Altera/Projects/LCD/qsys/lcd.html --report-file=qip:D:/Altera/Projects/LCD/qsys/lcd/synthesis/lcd.qip --report-file=cmp:D:/Altera/Projects/LCD/qsys/lcd.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/LCD/qsys/lcd.qsys --language=VHDL
Progress: Loading qsys/lcd.qsys
Progress: Reading input file
Progress: Adding sys_clk [clock_source 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding lcd_clk_gen_0 [lcd_clk_gen 1.0]
Progress: Parameterizing module lcd_clk_gen_0
Progress: Adding master [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master
Progress: Adding LCD_Driver_0 [LCD_Driver 1.0]
Progress: Parameterizing module LCD_Driver_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lcd.lcd_clk_gen_0.reset_source: Associated reset sinks not declared
Info: lcd: Generating lcd "lcd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 6 modules, 15 connections
Info: merlin_domain_transform: After transform: 10 modules, 33 connections
Info: merlin_router_transform: After transform: 12 modules, 39 connections
Info: merlin_burst_transform: After transform: 13 modules, 42 connections
Info: reset_adaptation_transform: After transform: 15 modules, 46 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 52 connections
Info: merlin_width_transform: After transform: 20 modules, 58 connections
Info: merlin_mm_transform: After transform: 20 modules, 58 connections
Info: lcd_clk_gen_0: "lcd" instantiated lcd_clk_gen "lcd_clk_gen_0"
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 24 connections
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: merlin_mm_transform: After transform: 11 modules, 26 connections
Info: master: "lcd" instantiated altera_jtag_avalon_master "master"
Info: LCD_Driver_0: "lcd" instantiated LCD_Driver "LCD_Driver_0"
Info: master_master_translator: "lcd" instantiated altera_merlin_master_translator "master_master_translator"
Info: LCD_Driver_0_avalon_slave_translator: "lcd" instantiated altera_merlin_slave_translator "LCD_Driver_0_avalon_slave_translator"
Info: master_master_translator_avalon_universal_master_0_agent: "lcd" instantiated altera_merlin_master_agent "master_master_translator_avalon_universal_master_0_agent"
Info: LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent: "lcd" instantiated altera_merlin_slave_agent "LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent"
Info: LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "lcd" instantiated altera_avalon_sc_fifo "LCD_Driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "lcd" instantiated altera_merlin_router "addr_router"
Info: id_router: "lcd" instantiated altera_merlin_router "id_router"
Info: burst_adapter: "lcd" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "lcd" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "lcd" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: width_adapter: "lcd" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/Altera/Projects/LCD/qsys/lcd/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Altera/Projects/LCD/qsys/lcd/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_phy_embedded_in_jtag_master: "master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "master" instantiated timing_adapter "timing_adt"
Info: b2p: "master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "master" instantiated channel_adapter "p2b_adapter"
Info: lcd: Done lcd" with 22 modules, 54 files, 875612 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
