// Seed: 307915038
`default_nettype id_12
`define pp_13 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output wire id_5,
    output logic id_6,
    output id_7,
    input id_8,
    input id_9,
    output id_10,
    output id_11,
    input id_12
);
  logic id_13 = id_0 - 1;
  logic id_14;
  assign id_7 = id_3;
  logic id_15;
  assign id_5[1] = 1'h0;
  logic id_16;
  logic id_17;
  assign id_14 = 1;
  logic id_18;
  always id_10 <= id_3;
endmodule
