{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 15:31:43 2014 " "Info: Processing started: Tue Dec 23 15:31:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jiaotong -c jiaotong " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jiaotong -c jiaotong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jiaotong.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jiaotong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jiaotong-arc " "Info: Found design unit 1: jiaotong-arc" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jiaotong " "Info: Found entity 1: jiaotong" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "jiaotong " "Info: Elaborating entity \"jiaotong\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x jiaotong.vhd(19) " "Warning (10492): VHDL Process Statement warning at jiaotong.vhd(19): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x jiaotong.vhd(20) " "Warning (10492): VHDL Process Statement warning at jiaotong.vhd(20): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x jiaotong.vhd(21) " "Warning (10492): VHDL Process Statement warning at jiaotong.vhd(21): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Info: Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 15:31:45 2014 " "Info: Processing ended: Tue Dec 23 15:31:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 15:31:46 2014 " "Info: Processing started: Tue Dec 23 15:31:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "jiaotong EP1C20F400C8 " "Info: Selected device EP1C20F400C8 for design \"jiaotong\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C8 " "Info: Device EP1C4F400C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 61 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 62 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm " "Info: Pin rm not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { rm } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { rm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ym " "Info: Pin ym not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { ym } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { ym } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gm " "Info: Pin gm not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { gm } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { gm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf " "Info: Pin rf not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { rf } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 18 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yf " "Info: Pin yf not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { yf } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { yf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gf " "Info: Pin gf not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { gf } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { gf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { clk } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 30 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "j " "Info: Pin j not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { j } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k " "Info: Pin k not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { k } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i " "Info: Pin i not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { i } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN K6 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN K6" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 3 6 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 3 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 77 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.169 ns register register " "Info: Estimated most critical path is register to register delay of 5.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\cnt:s\[1\] 1 REG LAB_X66_Y31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X66_Y31; Fanout = 3; REG Node = '\\cnt:s\[1\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { \cnt:s[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.575 ns) 1.274 ns Add0~12COUT1_38 2 COMB LAB_X65_Y31 2 " "Info: 2: + IC(0.699 ns) + CELL(0.575 ns) = 1.274 ns; Loc. = LAB_X65_Y31; Fanout = 2; COMB Node = 'Add0~12COUT1_38'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { \cnt:s[1] Add0~12COUT1_38 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 1.882 ns Add0~16 3 COMB LAB_X65_Y31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 1.882 ns; Loc. = LAB_X65_Y31; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~12COUT1_38 Add0~16 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.442 ns) 2.775 ns Add0~21 4 COMB LAB_X66_Y31 2 " "Info: 4: + IC(0.451 ns) + CELL(0.442 ns) = 2.775 ns; Loc. = LAB_X66_Y31; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Add0~16 Add0~21 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 3.428 ns Equal0~1 5 COMB LAB_X66_Y31 1 " "Info: 5: + IC(0.539 ns) + CELL(0.114 ns) = 3.428 ns; Loc. = LAB_X66_Y31; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Add0~21 Equal0~1 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 4.081 ns Equal0~3 6 COMB LAB_X66_Y31 5 " "Info: 6: + IC(0.361 ns) + CELL(0.292 ns) = 4.081 ns; Loc. = LAB_X66_Y31; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.309 ns) 5.169 ns \\cnt:nclr 7 REG LAB_X65_Y31 12 " "Info: 7: + IC(0.779 ns) + CELL(0.309 ns) = 5.169 ns; Loc. = LAB_X65_Y31; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Equal0~3 \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.340 ns ( 45.27 % ) " "Info: Total cell delay = 2.340 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 54.73 % ) " "Info: Total interconnect delay = 2.829 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { \cnt:s[1] Add0~12COUT1_38 Add0~16 Add0~21 Equal0~1 Equal0~3 \cnt:nclr } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X58_Y22 X69_Y33 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y22 to location X69_Y33" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TEST/EDA/thu/jiaotong.fit.smsg " "Info: Generated suppressed messages file E:/TEST/EDA/thu/jiaotong.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 15:31:49 2014 " "Info: Processing ended: Tue Dec 23 15:31:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 15:31:50 2014 " "Info: Processing started: Tue Dec 23 15:31:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 15:31:51 2014 " "Info: Processing ended: Tue Dec 23 15:31:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 15:31:52 2014 " "Info: Processing started: Tue Dec 23 15:31:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program/alter/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\cnt:s\[1\] register \\cnt:nclr 149.57 MHz 6.686 ns Internal " "Info: Clock \"clk\" has Internal fmax of 149.57 MHz between source register \"\\cnt:s\[1\]\" and destination register \"\\cnt:nclr\" (period= 6.686 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.425 ns + Longest register register " "Info: + Longest register to register delay is 6.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\cnt:s\[1\] 1 REG LC_X66_Y31_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X66_Y31_N4; Fanout = 3; REG Node = '\\cnt:s\[1\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { \cnt:s[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.432 ns) 1.566 ns Add0~12COUT1_38 2 COMB LC_X65_Y31_N6 2 " "Info: 2: + IC(1.134 ns) + CELL(0.432 ns) = 1.566 ns; Loc. = LC_X65_Y31_N6; Fanout = 2; COMB Node = 'Add0~12COUT1_38'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { \cnt:s[1] Add0~12COUT1_38 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.174 ns Add0~16 3 COMB LC_X65_Y31_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 2.174 ns; Loc. = LC_X65_Y31_N7; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~12COUT1_38 Add0~16 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.114 ns) 2.997 ns Add0~21 4 COMB LC_X66_Y31_N5 2 " "Info: 4: + IC(0.709 ns) + CELL(0.114 ns) = 2.997 ns; Loc. = LC_X66_Y31_N5; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Add0~16 Add0~21 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.292 ns) 4.398 ns Equal0~1 5 COMB LC_X66_Y31_N6 1 " "Info: 5: + IC(1.109 ns) + CELL(0.292 ns) = 4.398 ns; Loc. = LC_X66_Y31_N6; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { Add0~21 Equal0~1 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.590 ns) 5.418 ns Equal0~3 6 COMB LC_X66_Y31_N8 5 " "Info: 6: + IC(0.430 ns) + CELL(0.590 ns) = 5.418 ns; Loc. = LC_X66_Y31_N8; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.309 ns) 6.425 ns \\cnt:nclr 7 REG LC_X65_Y31_N0 12 " "Info: 7: + IC(0.698 ns) + CELL(0.309 ns) = 6.425 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Equal0~3 \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 36.50 % ) " "Info: Total cell delay = 2.345 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.080 ns ( 63.50 % ) " "Info: Total interconnect delay = 4.080 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.425 ns" { \cnt:s[1] Add0~12COUT1_38 Add0~16 Add0~21 Equal0~1 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.425 ns" { \cnt:s[1] {} Add0~12COUT1_38 {} Add0~16 {} Add0~21 {} Equal0~1 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 1.134ns 0.000ns 0.709ns 1.109ns 0.430ns 0.698ns } { 0.000ns 0.432ns 0.608ns 0.114ns 0.292ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:nclr 2 REG LC_X65_Y31_N0 12 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:s\[1\] 2 REG LC_X66_Y31_N4 3 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X66_Y31_N4; Fanout = 3; REG Node = '\\cnt:s\[1\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:s[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:s[1] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:s[1] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:s[1] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:s[1] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.425 ns" { \cnt:s[1] Add0~12COUT1_38 Add0~16 Add0~21 Equal0~1 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.425 ns" { \cnt:s[1] {} Add0~12COUT1_38 {} Add0~16 {} Add0~21 {} Equal0~1 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 1.134ns 0.000ns 0.709ns 1.109ns 0.430ns 0.698ns } { 0.000ns 0.432ns 0.608ns 0.114ns 0.292ns 0.590ns 0.309ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:s[1] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:s[1] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "\\cnt:nclr i clk 9.210 ns register " "Info: tsu for register \"\\cnt:nclr\" (data pin = \"i\", clock pin = \"clk\") is 9.210 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.289 ns + Longest pin register " "Info: + Longest pin to register delay is 12.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns i 1 PIN PIN_U16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_U16; Fanout = 3; PIN Node = 'i'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.339 ns) + CELL(0.442 ns) 10.256 ns Equal0~0 2 COMB LC_X66_Y31_N0 1 " "Info: 2: + IC(8.339 ns) + CELL(0.442 ns) = 10.256 ns; Loc. = LC_X66_Y31_N0; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { i Equal0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.292 ns) 11.282 ns Equal0~3 3 COMB LC_X66_Y31_N8 5 " "Info: 3: + IC(0.734 ns) + CELL(0.292 ns) = 11.282 ns; Loc. = LC_X66_Y31_N8; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Equal0~0 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.309 ns) 12.289 ns \\cnt:nclr 4 REG LC_X65_Y31_N0 12 " "Info: 4: + IC(0.698 ns) + CELL(0.309 ns) = 12.289 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Equal0~3 \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 20.49 % ) " "Info: Total cell delay = 2.518 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.771 ns ( 79.51 % ) " "Info: Total interconnect delay = 9.771 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "12.289 ns" { i Equal0~0 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "12.289 ns" { i {} i~out0 {} Equal0~0 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 0.000ns 8.339ns 0.734ns 0.698ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:nclr 2 REG LC_X65_Y31_N0 12 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "12.289 ns" { i Equal0~0 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "12.289 ns" { i {} i~out0 {} Equal0~0 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 0.000ns 8.339ns 0.734ns 0.698ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.309ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk gm gm~reg0 10.629 ns register " "Info: tco from clock \"clk\" to destination pin \"gm\" through register \"gm~reg0\" is 10.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns gm~reg0 2 REG LC_X48_Y30_N6 1 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X48_Y30_N6; Fanout = 1; REG Node = 'gm~reg0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk gm~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk gm~reg0 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} gm~reg0 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.289 ns + Longest register pin " "Info: + Longest register to pin delay is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gm~reg0 1 REG LC_X48_Y30_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y30_N6; Fanout = 1; REG Node = 'gm~reg0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { gm~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.165 ns) + CELL(2.124 ns) 7.289 ns gm 2 PIN PIN_E5 0 " "Info: 2: + IC(5.165 ns) + CELL(2.124 ns) = 7.289 ns; Loc. = PIN_E5; Fanout = 0; PIN Node = 'gm'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { gm~reg0 gm } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 29.14 % ) " "Info: Total cell delay = 2.124 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.165 ns ( 70.86 % ) " "Info: Total interconnect delay = 5.165 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { gm~reg0 gm } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { gm~reg0 {} gm {} } { 0.000ns 5.165ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk gm~reg0 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} gm~reg0 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { gm~reg0 gm } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { gm~reg0 {} gm {} } { 0.000ns 5.165ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.d j clk -5.801 ns register " "Info: th for register \"state.d\" (data pin = \"j\", clock pin = \"clk\") is -5.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns state.d 2 REG LC_X66_Y31_N7 4 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X66_Y31_N7; Fanout = 4; REG Node = 'state.d'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk state.d } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.d {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.932 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns j 1 PIN PIN_A17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_A17; Fanout = 3; PIN Node = 'j'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.071 ns) + CELL(0.590 ns) 7.136 ns Equal0~2 2 COMB LC_X66_Y31_N3 1 " "Info: 2: + IC(5.071 ns) + CELL(0.590 ns) = 7.136 ns; Loc. = LC_X66_Y31_N3; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { j Equal0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.442 ns) 7.977 ns Equal0~3 3 COMB LC_X66_Y31_N8 5 " "Info: 3: + IC(0.399 ns) + CELL(0.442 ns) = 7.977 ns; Loc. = LC_X66_Y31_N8; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.478 ns) 8.932 ns state.d 4 REG LC_X66_Y31_N7 4 " "Info: 4: + IC(0.477 ns) + CELL(0.478 ns) = 8.932 ns; Loc. = LC_X66_Y31_N7; Fanout = 4; REG Node = 'state.d'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { Equal0~3 state.d } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.985 ns ( 33.42 % ) " "Info: Total cell delay = 2.985 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.947 ns ( 66.58 % ) " "Info: Total interconnect delay = 5.947 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "8.932 ns" { j Equal0~2 Equal0~3 state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "8.932 ns" { j {} j~out0 {} Equal0~2 {} Equal0~3 {} state.d {} } { 0.000ns 0.000ns 5.071ns 0.399ns 0.477ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.d {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "8.932 ns" { j Equal0~2 Equal0~3 state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "8.932 ns" { j {} j~out0 {} Equal0~2 {} Equal0~3 {} state.d {} } { 0.000ns 0.000ns 5.071ns 0.399ns 0.477ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 15:31:52 2014 " "Info: Processing ended: Tue Dec 23 15:31:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
