INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sources_1/imports/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sources_1/new/controltop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controltop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sources_1/new/ledarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sources_1/new/encoder4to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder4to2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sim_1/new/comparatortest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparatortest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sim_1/new/encodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encodertest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sim_1/new/subtractortest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractortest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sim_1/new/muxtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/drnimfinal/drnimfinal.srcs/sim_1/new/ledarraytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledarraytest
