#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Jan  1 13:21:32 2022
# Process ID: 4304
# Current directory: D:/yingzong/step_into_mips-lab_4/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9344 D:\yingzong\step_into_mips-lab_4\lab_4\lab_4\lab_4.xpr
# Log file: D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/vivado.log
# Journal file: D:/yingzong/step_into_mips-lab_4/lab_4/lab_4\vivado.jou
# Running On: DESKTOP-NQNJDGK, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17017 MB
#-----------------------------------------------------------
start_gui
open_project D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
launch_simulation
upgrade_ip -srcset data_mem [get_ips  {data_mem inst_mem}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {data_mem inst_mem}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci]
export_ip_user_files -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset data_mem
set_property top data_mem [get_fileset data_mem]
move_files -fileset [get_fileset data_mem] [get_files -of_objects [get_fileset sources_1] D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci]
generate_target all [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset inst_mem
set_property top inst_mem [get_fileset inst_mem]
move_files -fileset [get_fileset inst_mem] [get_files -of_objects [get_fileset sources_1] D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_run {data_mem_synth_1 inst_mem_synth_1}
wait_on_run data_mem_synth_1

wait_on_run data_mem_synth_1
wait_on_run inst_mem_synth_1

launch_simulation
source testbench.tcl
close_sim
add_files -norecurse D:/yingzong/CO-lab-material-CQU/ref_code/defines.vh
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/yingzong/CO-lab-material-CQU/ref_code/defines.vh] -no_script -reset -force -quiet
remove_files  D:/yingzong/CO-lab-material-CQU/ref_code/defines.vh
add_files -norecurse D:/yingzong/CO-lab-material-CQU/ref_code/defines.vh
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new
close [ open D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mycpu.v w ]
add_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mycpu.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
update_compile_order -fileset sources_1
close_sim
