// Seed: 594224150
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd38,
    parameter id_5 = 32'd99
) (
    input tri  id_0,
    input wand id_1,
    input wor  id_2
);
  defparam id_4.id_5 = 1;
  wire id_6;
  wire id_7;
  assign id_5 = id_7;
  assign module_3.id_3 = 0;
endmodule
module module_3 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input supply0 id_4
);
  buf primCall (id_3, id_1);
  module_2 modCall_1 (
      id_4,
      id_2,
      id_4
  );
endmodule
