<pre>
<h3>
<a href="https://verilogtorouting.org/" target="_blank">odin</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>


--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::ARG_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>::1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>::2 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
logic [15:0] a, b;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>::3 error in parsing: (syntax error, unexpected &#39;,&#39;, expecting &#39;(&#39;)
logic c, d;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>::4 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;(&#39;)
typedef bit [15:0] bits;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>::8 error in parsing: (syntax error, unexpected &#39;:&#39;, expecting &#39;(&#39;)
a1:assert((bits&#39;(a) == bits&#39;(b)));
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>::9 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;)&#39; or &#39;,&#39;)
property toggles(bit x, y);
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a>::12 error in parsing: (syntax error, unexpected &#39;:&#39;, expecting &#39;(&#39;)
a2: assert property (@(posedge clock) toggles(c, d));
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p296.sv</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	m
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at  odin.blif
	Ran in 0.6ms
--------------------------------------------------------------------
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 8.7 MiB)


</pre>