{"vcs1":{"timestamp_begin":1739362960.826232712, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739362961.168382472, "rt":0.24, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739362961.466782329, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739362960.609426023}
{"VCS_COMP_START_TIME": 1739362960.609426023}
{"VCS_COMP_END_TIME": 1739362961.682147319}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150348}}
