
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012480  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020b4  08012540  08012540  00022540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080145f4  080145f4  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  080145f4  080145f4  000245f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080145fc  080145fc  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080145fc  080145fc  000245fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014604  08014604  00024604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08014608  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000838  200006d8  08014ce0  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f10  08014ce0  00030f10  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001994b  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000398f  00000000  00000000  0004a08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001818  00000000  00000000  0004da20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012dc  00000000  00000000  0004f238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000217c3  00000000  00000000  00050514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e606  00000000  00000000  00071cd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cae01  00000000  00000000  000902dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007200  00000000  00000000  0015b0e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001622e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08012524 	.word	0x08012524

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	08012524 	.word	0x08012524

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	0801408c 	.word	0x0801408c
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46c6      	mov	lr, r8
 80025ac:	b500      	push	{lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b2:	f001 fb9b 	bl	8003cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b6:	f000 fa3f 	bl	8002a38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ba:	f000 fcd1 	bl	8002f60 <MX_GPIO_Init>
  MX_RTC_Init();
 80025be:	f000 fa91 	bl	8002ae4 <MX_RTC_Init>
  MX_TIM6_Init();
 80025c2:	f000 fb71 	bl	8002ca8 <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c6:	f000 fb31 	bl	8002c2c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025ca:	f000 fbab 	bl	8002d24 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025ce:	f000 fbf7 	bl	8002dc0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025d2:	f000 fc43 	bl	8002e5c <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d6:	f000 fc8f 	bl	8002ef8 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  send_debug_logs ( hello ) ;
 80025da:	4b8b      	ldr	r3, [pc, #556]	; (8002808 <main+0x260>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 fdc2 	bl	8003168 <send_debug_logs>

  my_sys_init () ;
 80025e4:	f000 fdf0 	bl	80031c8 <my_sys_init>
  sprintf ( dbg_payload , "System mode: %u\0" , sys_mode ) ;
 80025e8:	4b88      	ldr	r3, [pc, #544]	; (800280c <main+0x264>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	001a      	movs	r2, r3
 80025ee:	4988      	ldr	r1, [pc, #544]	; (8002810 <main+0x268>)
 80025f0:	4b88      	ldr	r3, [pc, #544]	; (8002814 <main+0x26c>)
 80025f2:	0018      	movs	r0, r3
 80025f4:	f009 f97e 	bl	800b8f4 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80025f8:	4b86      	ldr	r3, [pc, #536]	; (8002814 <main+0x26c>)
 80025fa:	0018      	movs	r0, r3
 80025fc:	f000 fdb4 	bl	8003168 <send_debug_logs>

  my_tim_init () ;
 8002600:	f000 ff70 	bl	80034e4 <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 8002604:	2002      	movs	r0, #2
 8002606:	f000 fe5d 	bl	80032c4 <my_ant_sw_pos>

  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 800260a:	f000 fe8d 	bl	8003328 <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 800260e:	4b82      	ldr	r3, [pc, #520]	; (8002818 <main+0x270>)
 8002610:	0018      	movs	r0, r3
 8002612:	f006 feeb 	bl	80093ec <my_gnss_acq_coordinates>
 8002616:	0003      	movs	r3, r0
 8002618:	001a      	movs	r2, r3
 800261a:	4b80      	ldr	r3, [pc, #512]	; (800281c <main+0x274>)
 800261c:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 800261e:	f000 fe9d 	bl	800335c <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002622:	4b7f      	ldr	r3, [pc, #508]	; (8002820 <main+0x278>)
 8002624:	0018      	movs	r0, r3
 8002626:	f007 f867 	bl	80096f8 <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu\0" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 800262a:	4b7b      	ldr	r3, [pc, #492]	; (8002818 <main+0x270>)
 800262c:	7c1b      	ldrb	r3, [r3, #16]
 800262e:	001e      	movs	r6, r3
 8002630:	4b79      	ldr	r3, [pc, #484]	; (8002818 <main+0x270>)
 8002632:	689c      	ldr	r4, [r3, #8]
 8002634:	68dd      	ldr	r5, [r3, #12]
 8002636:	4b78      	ldr	r3, [pc, #480]	; (8002818 <main+0x270>)
 8002638:	8a5b      	ldrh	r3, [r3, #18]
 800263a:	4698      	mov	r8, r3
 800263c:	4b76      	ldr	r3, [pc, #472]	; (8002818 <main+0x270>)
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	213c      	movs	r1, #60	; 0x3c
 8002642:	0018      	movs	r0, r3
 8002644:	f7fd fd7a 	bl	800013c <__udivsi3>
 8002648:	0003      	movs	r3, r0
 800264a:	4a76      	ldr	r2, [pc, #472]	; (8002824 <main+0x27c>)
 800264c:	4976      	ldr	r1, [pc, #472]	; (8002828 <main+0x280>)
 800264e:	4871      	ldr	r0, [pc, #452]	; (8002814 <main+0x26c>)
 8002650:	9305      	str	r3, [sp, #20]
 8002652:	4643      	mov	r3, r8
 8002654:	9304      	str	r3, [sp, #16]
 8002656:	9402      	str	r4, [sp, #8]
 8002658:	9503      	str	r5, [sp, #12]
 800265a:	9601      	str	r6, [sp, #4]
 800265c:	4b70      	ldr	r3, [pc, #448]	; (8002820 <main+0x278>)
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	23af      	movs	r3, #175	; 0xaf
 8002662:	f009 f947 	bl	800b8f4 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 8002666:	4b6b      	ldr	r3, [pc, #428]	; (8002814 <main+0x26c>)
 8002668:	0018      	movs	r0, r3
 800266a:	f000 fd7d 	bl	8003168 <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 800266e:	4b6b      	ldr	r3, [pc, #428]	; (800281c <main+0x274>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2201      	movs	r2, #1
 8002674:	4053      	eors	r3, r2
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d027      	beq.n	80026cc <main+0x124>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800267c:	4b6b      	ldr	r3, [pc, #428]	; (800282c <main+0x284>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	0018      	movs	r0, r3
 8002682:	f007 f87b 	bl	800977c <my_rtc_set_alarm>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d020      	beq.n	80026cc <main+0x124>
	  {
		  sprintf ( dbg_payload , "%s,%d,HAL_PWR_EnterSTANDBYMode\0" , __FILE__ , __LINE__ ) ;
 800268a:	4a66      	ldr	r2, [pc, #408]	; (8002824 <main+0x27c>)
 800268c:	4968      	ldr	r1, [pc, #416]	; (8002830 <main+0x288>)
 800268e:	4861      	ldr	r0, [pc, #388]	; (8002814 <main+0x26c>)
 8002690:	23b5      	movs	r3, #181	; 0xb5
 8002692:	f009 f92f 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002696:	4b5f      	ldr	r3, [pc, #380]	; (8002814 <main+0x26c>)
 8002698:	0018      	movs	r0, r3
 800269a:	f000 fd65 	bl	8003168 <send_debug_logs>
		  my_tim_stop () ;
 800269e:	f000 ff3d 	bl	800351c <my_tim_stop>
		  my_rtc_alarm_flag = false ;
 80026a2:	4b64      	ldr	r3, [pc, #400]	; (8002834 <main+0x28c>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTANDBYMode () ;
 80026a8:	f001 ffb4 	bl	8004614 <HAL_PWR_EnterSTANDBYMode>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026ac:	4b5c      	ldr	r3, [pc, #368]	; (8002820 <main+0x278>)
 80026ae:	0018      	movs	r0, r3
 80026b0:	f007 f822 	bl	80096f8 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026b4:	4a5b      	ldr	r2, [pc, #364]	; (8002824 <main+0x27c>)
 80026b6:	4960      	ldr	r1, [pc, #384]	; (8002838 <main+0x290>)
 80026b8:	4856      	ldr	r0, [pc, #344]	; (8002814 <main+0x26c>)
 80026ba:	4b59      	ldr	r3, [pc, #356]	; (8002820 <main+0x278>)
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	23bb      	movs	r3, #187	; 0xbb
 80026c0:	f009 f918 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026c4:	4b53      	ldr	r3, [pc, #332]	; (8002814 <main+0x26c>)
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 fd4e 	bl	8003168 <send_debug_logs>
	  }
  }

  if ( !my_astro_init () )
 80026cc:	f006 fde8 	bl	80092a0 <my_astro_init>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	2301      	movs	r3, #1
 80026d6:	4053      	eors	r3, r2
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d01e      	beq.n	800271c <main+0x174>
  {
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026de:	4b50      	ldr	r3, [pc, #320]	; (8002820 <main+0x278>)
 80026e0:	0018      	movs	r0, r3
 80026e2:	f007 f809 	bl	80096f8 <my_rtc_get_dt_s>
	  sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026e6:	4a4f      	ldr	r2, [pc, #316]	; (8002824 <main+0x27c>)
 80026e8:	4954      	ldr	r1, [pc, #336]	; (800283c <main+0x294>)
 80026ea:	484a      	ldr	r0, [pc, #296]	; (8002814 <main+0x26c>)
 80026ec:	4b4c      	ldr	r3, [pc, #304]	; (8002820 <main+0x278>)
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	23c3      	movs	r3, #195	; 0xc3
 80026f2:	f009 f8ff 	bl	800b8f4 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 80026f6:	4b47      	ldr	r3, [pc, #284]	; (8002814 <main+0x26c>)
 80026f8:	0018      	movs	r0, r3
 80026fa:	f000 fd35 	bl	8003168 <send_debug_logs>
	  HAL_NVIC_SystemReset () ;
 80026fe:	f001 fcb4 	bl	800406a <HAL_NVIC_SystemReset>
 8002702:	e0b9      	b.n	8002878 <main+0x2d0>
  }
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin\0" , __FILE__ , __LINE__ ) ;
 8002704:	4a47      	ldr	r2, [pc, #284]	; (8002824 <main+0x27c>)
 8002706:	494e      	ldr	r1, [pc, #312]	; (8002840 <main+0x298>)
 8002708:	4842      	ldr	r0, [pc, #264]	; (8002814 <main+0x26c>)
 800270a:	23cb      	movs	r3, #203	; 0xcb
 800270c:	f009 f8f2 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002710:	4b40      	ldr	r3, [pc, #256]	; (8002814 <main+0x26c>)
 8002712:	0018      	movs	r0, r3
 8002714:	f000 fd28 	bl	8003168 <send_debug_logs>
		  my_astro_handle_evt () ;
 8002718:	f006 fe22 	bl	8009360 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 800271c:	f000 fed0 	bl	80034c0 <my_astro_evt_pin>
 8002720:	1e03      	subs	r3, r0, #0
 8002722:	d1ef      	bne.n	8002704 <main+0x15c>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%s\0" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fv ) ;
 8002724:	4b47      	ldr	r3, [pc, #284]	; (8002844 <main+0x29c>)
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	4698      	mov	r8, r3
 800272a:	4b3b      	ldr	r3, [pc, #236]	; (8002818 <main+0x270>)
 800272c:	689c      	ldr	r4, [r3, #8]
 800272e:	68dd      	ldr	r5, [r3, #12]
 8002730:	4b39      	ldr	r3, [pc, #228]	; (8002818 <main+0x270>)
 8002732:	8a5b      	ldrh	r3, [r3, #18]
 8002734:	001e      	movs	r6, r3
 8002736:	4b38      	ldr	r3, [pc, #224]	; (8002818 <main+0x270>)
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	213c      	movs	r1, #60	; 0x3c
 800273c:	0018      	movs	r0, r3
 800273e:	f7fd fcfd 	bl	800013c <__udivsi3>
 8002742:	0003      	movs	r3, r0
 8002744:	001a      	movs	r2, r3
 8002746:	4b40      	ldr	r3, [pc, #256]	; (8002848 <main+0x2a0>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4940      	ldr	r1, [pc, #256]	; (800284c <main+0x2a4>)
 800274c:	4840      	ldr	r0, [pc, #256]	; (8002850 <main+0x2a8>)
 800274e:	9304      	str	r3, [sp, #16]
 8002750:	9203      	str	r2, [sp, #12]
 8002752:	9602      	str	r6, [sp, #8]
 8002754:	9400      	str	r4, [sp, #0]
 8002756:	9501      	str	r5, [sp, #4]
 8002758:	4642      	mov	r2, r8
 800275a:	f009 f8cb 	bl	800b8f4 <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload_id:%u, %s\0" , __FILE__ , __LINE__ , my_astro_payload_id , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800275e:	4b39      	ldr	r3, [pc, #228]	; (8002844 <main+0x29c>)
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	001c      	movs	r4, r3
 8002764:	4a2f      	ldr	r2, [pc, #188]	; (8002824 <main+0x27c>)
 8002766:	493b      	ldr	r1, [pc, #236]	; (8002854 <main+0x2ac>)
 8002768:	482a      	ldr	r0, [pc, #168]	; (8002814 <main+0x26c>)
 800276a:	4b39      	ldr	r3, [pc, #228]	; (8002850 <main+0x2a8>)
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	9400      	str	r4, [sp, #0]
 8002770:	23d0      	movs	r3, #208	; 0xd0
 8002772:	f009 f8bf 	bl	800b8f4 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 8002776:	4b27      	ldr	r3, [pc, #156]	; (8002814 <main+0x26c>)
 8002778:	0018      	movs	r0, r3
 800277a:	f000 fcf5 	bl	8003168 <send_debug_logs>
	  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 800277e:	4b26      	ldr	r3, [pc, #152]	; (8002818 <main+0x270>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	4b25      	ldr	r3, [pc, #148]	; (8002818 <main+0x270>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	0019      	movs	r1, r3
 8002788:	0010      	movs	r0, r2
 800278a:	f006 fe1f 	bl	80093cc <my_astro_write_coordinates>
	  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800278e:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <main+0x29c>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	1c5a      	adds	r2, r3, #1
 8002794:	b291      	uxth	r1, r2
 8002796:	4a2b      	ldr	r2, [pc, #172]	; (8002844 <main+0x29c>)
 8002798:	8011      	strh	r1, [r2, #0]
 800279a:	4a2d      	ldr	r2, [pc, #180]	; (8002850 <main+0x2a8>)
 800279c:	0011      	movs	r1, r2
 800279e:	0018      	movs	r0, r3
 80027a0:	f006 fdb6 	bl	8009310 <my_astro_add_payload_2_queue>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 80027a4:	4b21      	ldr	r3, [pc, #132]	; (800282c <main+0x284>)
 80027a6:	881b      	ldrh	r3, [r3, #0]
 80027a8:	0018      	movs	r0, r3
 80027aa:	f006 ffe7 	bl	800977c <my_rtc_set_alarm>
 80027ae:	1e03      	subs	r3, r0, #0
 80027b0:	d062      	beq.n	8002878 <main+0x2d0>
	  {
		  sprintf ( dbg_payload , "%s,%d,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE\0" , __FILE__ , __LINE__ ) ;
 80027b2:	4a1c      	ldr	r2, [pc, #112]	; (8002824 <main+0x27c>)
 80027b4:	4928      	ldr	r1, [pc, #160]	; (8002858 <main+0x2b0>)
 80027b6:	4817      	ldr	r0, [pc, #92]	; (8002814 <main+0x26c>)
 80027b8:	23d6      	movs	r3, #214	; 0xd6
 80027ba:	f009 f89b 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027be:	4b15      	ldr	r3, [pc, #84]	; (8002814 <main+0x26c>)
 80027c0:	0018      	movs	r0, r3
 80027c2:	f000 fcd1 	bl	8003168 <send_debug_logs>
		  my_tim_stop () ;
 80027c6:	f000 fea9 	bl	800351c <my_tim_stop>
		  HAL_SuspendTick () ;
 80027ca:	f001 fb39 	bl	8003e40 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 80027ce:	4b19      	ldr	r3, [pc, #100]	; (8002834 <main+0x28c>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	01db      	lsls	r3, r3, #7
 80027d8:	2102      	movs	r1, #2
 80027da:	0018      	movs	r0, r3
 80027dc:	f001 fee2 	bl	80045a4 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 80027e0:	f001 fb3c 	bl	8003e5c <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80027e4:	4b0e      	ldr	r3, [pc, #56]	; (8002820 <main+0x278>)
 80027e6:	0018      	movs	r0, r3
 80027e8:	f006 ff86 	bl	80096f8 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s, Wake-up\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80027ec:	4a0d      	ldr	r2, [pc, #52]	; (8002824 <main+0x27c>)
 80027ee:	491b      	ldr	r1, [pc, #108]	; (800285c <main+0x2b4>)
 80027f0:	4808      	ldr	r0, [pc, #32]	; (8002814 <main+0x26c>)
 80027f2:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <main+0x278>)
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	23de      	movs	r3, #222	; 0xde
 80027f8:	f009 f87c 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027fc:	4b05      	ldr	r3, [pc, #20]	; (8002814 <main+0x26c>)
 80027fe:	0018      	movs	r0, r3
 8002800:	f000 fcb2 	bl	8003168 <send_debug_logs>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 8002804:	e038      	b.n	8002878 <main+0x2d0>
 8002806:	46c0      	nop			; (mov r8, r8)
 8002808:	20000000 	.word	0x20000000
 800280c:	20000b1c 	.word	0x20000b1c
 8002810:	0801256c 	.word	0x0801256c
 8002814:	20000a20 	.word	0x20000a20
 8002818:	20000bd8 	.word	0x20000bd8
 800281c:	20000bf1 	.word	0x20000bf1
 8002820:	20000b20 	.word	0x20000b20
 8002824:	08012580 	.word	0x08012580
 8002828:	08012594 	.word	0x08012594
 800282c:	20000008 	.word	0x20000008
 8002830:	080125d4 	.word	0x080125d4
 8002834:	20000bf0 	.word	0x20000bf0
 8002838:	080125f4 	.word	0x080125f4
 800283c:	08012600 	.word	0x08012600
 8002840:	08012620 	.word	0x08012620
 8002844:	20000b34 	.word	0x20000b34
 8002848:	20000004 	.word	0x20000004
 800284c:	08012638 	.word	0x08012638
 8002850:	20000b38 	.word	0x20000b38
 8002854:	0801264c 	.word	0x0801264c
 8002858:	08012668 	.word	0x08012668
 800285c:	0801269c 	.word	0x0801269c
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin\0" , __FILE__ , __LINE__ ) ;
 8002860:	4a66      	ldr	r2, [pc, #408]	; (80029fc <main+0x454>)
 8002862:	4967      	ldr	r1, [pc, #412]	; (8002a00 <main+0x458>)
 8002864:	4867      	ldr	r0, [pc, #412]	; (8002a04 <main+0x45c>)
 8002866:	23eb      	movs	r3, #235	; 0xeb
 8002868:	f009 f844 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800286c:	4b65      	ldr	r3, [pc, #404]	; (8002a04 <main+0x45c>)
 800286e:	0018      	movs	r0, r3
 8002870:	f000 fc7a 	bl	8003168 <send_debug_logs>
		  my_astro_handle_evt () ;
 8002874:	f006 fd74 	bl	8009360 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 8002878:	f000 fe22 	bl	80034c0 <my_astro_evt_pin>
 800287c:	1e03      	subs	r3, r0, #0
 800287e:	d1ef      	bne.n	8002860 <main+0x2b8>
	  }
	  if ( my_rtc_alarm_flag )
 8002880:	4b61      	ldr	r3, [pc, #388]	; (8002a08 <main+0x460>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d100      	bne.n	800288a <main+0x2e2>
 8002888:	e07c      	b.n	8002984 <main+0x3dc>
	  {
		  my_rtc_alarm_flag = false ;
 800288a:	4b5f      	ldr	r3, [pc, #380]	; (8002a08 <main+0x460>)
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 8002890:	f000 fd4a 	bl	8003328 <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 8002894:	4b5d      	ldr	r3, [pc, #372]	; (8002a0c <main+0x464>)
 8002896:	0018      	movs	r0, r3
 8002898:	f006 fda8 	bl	80093ec <my_gnss_acq_coordinates>
 800289c:	0003      	movs	r3, r0
 800289e:	001a      	movs	r2, r3
 80028a0:	4b5b      	ldr	r3, [pc, #364]	; (8002a10 <main+0x468>)
 80028a2:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 80028a4:	f000 fd5a 	bl	800335c <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80028a8:	4b5a      	ldr	r3, [pc, #360]	; (8002a14 <main+0x46c>)
 80028aa:	0018      	movs	r0, r3
 80028ac:	f006 ff24 	bl	80096f8 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu\0" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 80028b0:	4b56      	ldr	r3, [pc, #344]	; (8002a0c <main+0x464>)
 80028b2:	7c1b      	ldrb	r3, [r3, #16]
 80028b4:	001e      	movs	r6, r3
 80028b6:	4b55      	ldr	r3, [pc, #340]	; (8002a0c <main+0x464>)
 80028b8:	689c      	ldr	r4, [r3, #8]
 80028ba:	68dd      	ldr	r5, [r3, #12]
 80028bc:	4b53      	ldr	r3, [pc, #332]	; (8002a0c <main+0x464>)
 80028be:	8a5b      	ldrh	r3, [r3, #18]
 80028c0:	4698      	mov	r8, r3
 80028c2:	4b52      	ldr	r3, [pc, #328]	; (8002a0c <main+0x464>)
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	213c      	movs	r1, #60	; 0x3c
 80028c8:	0018      	movs	r0, r3
 80028ca:	f7fd fc37 	bl	800013c <__udivsi3>
 80028ce:	0003      	movs	r3, r0
 80028d0:	4a4a      	ldr	r2, [pc, #296]	; (80029fc <main+0x454>)
 80028d2:	4951      	ldr	r1, [pc, #324]	; (8002a18 <main+0x470>)
 80028d4:	484b      	ldr	r0, [pc, #300]	; (8002a04 <main+0x45c>)
 80028d6:	9305      	str	r3, [sp, #20]
 80028d8:	4643      	mov	r3, r8
 80028da:	9304      	str	r3, [sp, #16]
 80028dc:	9402      	str	r4, [sp, #8]
 80028de:	9503      	str	r5, [sp, #12]
 80028e0:	9601      	str	r6, [sp, #4]
 80028e2:	4b4c      	ldr	r3, [pc, #304]	; (8002a14 <main+0x46c>)
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	23f6      	movs	r3, #246	; 0xf6
 80028e8:	f009 f804 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80028ec:	4b45      	ldr	r3, [pc, #276]	; (8002a04 <main+0x45c>)
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 fc3a 	bl	8003168 <send_debug_logs>
		  if ( my_gnss_3dfix_flag )
 80028f4:	4b46      	ldr	r3, [pc, #280]	; (8002a10 <main+0x468>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d043      	beq.n	8002984 <main+0x3dc>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 80028fc:	4b43      	ldr	r3, [pc, #268]	; (8002a0c <main+0x464>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	4b42      	ldr	r3, [pc, #264]	; (8002a0c <main+0x464>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	0019      	movs	r1, r3
 8002906:	0010      	movs	r0, r2
 8002908:	f006 fd60 	bl	80093cc <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%ld,%ld\0" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 800290c:	4b43      	ldr	r3, [pc, #268]	; (8002a1c <main+0x474>)
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	4698      	mov	r8, r3
 8002912:	4b3e      	ldr	r3, [pc, #248]	; (8002a0c <main+0x464>)
 8002914:	689c      	ldr	r4, [r3, #8]
 8002916:	68dd      	ldr	r5, [r3, #12]
 8002918:	4b3c      	ldr	r3, [pc, #240]	; (8002a0c <main+0x464>)
 800291a:	8a5b      	ldrh	r3, [r3, #18]
 800291c:	001e      	movs	r6, r3
 800291e:	4b3b      	ldr	r3, [pc, #236]	; (8002a0c <main+0x464>)
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	213c      	movs	r1, #60	; 0x3c
 8002924:	0018      	movs	r0, r3
 8002926:	f7fd fc09 	bl	800013c <__udivsi3>
 800292a:	0003      	movs	r3, r0
 800292c:	469c      	mov	ip, r3
 800292e:	4b37      	ldr	r3, [pc, #220]	; (8002a0c <main+0x464>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	4b36      	ldr	r3, [pc, #216]	; (8002a0c <main+0x464>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	493a      	ldr	r1, [pc, #232]	; (8002a20 <main+0x478>)
 8002938:	483a      	ldr	r0, [pc, #232]	; (8002a24 <main+0x47c>)
 800293a:	9305      	str	r3, [sp, #20]
 800293c:	9204      	str	r2, [sp, #16]
 800293e:	4663      	mov	r3, ip
 8002940:	9303      	str	r3, [sp, #12]
 8002942:	9602      	str	r6, [sp, #8]
 8002944:	9400      	str	r4, [sp, #0]
 8002946:	9501      	str	r5, [sp, #4]
 8002948:	4642      	mov	r2, r8
 800294a:	f008 ffd3 	bl	800b8f4 <sprintf>
			  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800294e:	4b33      	ldr	r3, [pc, #204]	; (8002a1c <main+0x474>)
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	b291      	uxth	r1, r2
 8002956:	4a31      	ldr	r2, [pc, #196]	; (8002a1c <main+0x474>)
 8002958:	8011      	strh	r1, [r2, #0]
 800295a:	4a32      	ldr	r2, [pc, #200]	; (8002a24 <main+0x47c>)
 800295c:	0011      	movs	r1, r2
 800295e:	0018      	movs	r0, r3
 8002960:	f006 fcd6 	bl	8009310 <my_astro_add_payload_2_queue>
			  sprintf ( dbg_payload , "%s,%d,payload:%u, %s\0" , __FILE__ , __LINE__ , my_astro_payload_id , my_astro_payload ) ;
 8002964:	4b2d      	ldr	r3, [pc, #180]	; (8002a1c <main+0x474>)
 8002966:	881b      	ldrh	r3, [r3, #0]
 8002968:	001c      	movs	r4, r3
 800296a:	4a24      	ldr	r2, [pc, #144]	; (80029fc <main+0x454>)
 800296c:	492e      	ldr	r1, [pc, #184]	; (8002a28 <main+0x480>)
 800296e:	4825      	ldr	r0, [pc, #148]	; (8002a04 <main+0x45c>)
 8002970:	4b2c      	ldr	r3, [pc, #176]	; (8002a24 <main+0x47c>)
 8002972:	9301      	str	r3, [sp, #4]
 8002974:	9400      	str	r4, [sp, #0]
 8002976:	23fd      	movs	r3, #253	; 0xfd
 8002978:	f008 ffbc 	bl	800b8f4 <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 800297c:	4b21      	ldr	r3, [pc, #132]	; (8002a04 <main+0x45c>)
 800297e:	0018      	movs	r0, r3
 8002980:	f000 fbf2 	bl	8003168 <send_debug_logs>
		  }
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002984:	4b29      	ldr	r3, [pc, #164]	; (8002a2c <main+0x484>)
 8002986:	881b      	ldrh	r3, [r3, #0]
 8002988:	0018      	movs	r0, r3
 800298a:	f006 fef7 	bl	800977c <my_rtc_set_alarm>
 800298e:	1e03      	subs	r3, r0, #0
 8002990:	d100      	bne.n	8002994 <main+0x3ec>
 8002992:	e771      	b.n	8002878 <main+0x2d0>
	  {
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002994:	4b1f      	ldr	r3, [pc, #124]	; (8002a14 <main+0x46c>)
 8002996:	0018      	movs	r0, r3
 8002998:	f006 feae 	bl	80096f8 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800299c:	2382      	movs	r3, #130	; 0x82
 800299e:	005c      	lsls	r4, r3, #1
 80029a0:	4a16      	ldr	r2, [pc, #88]	; (80029fc <main+0x454>)
 80029a2:	4923      	ldr	r1, [pc, #140]	; (8002a30 <main+0x488>)
 80029a4:	4817      	ldr	r0, [pc, #92]	; (8002a04 <main+0x45c>)
 80029a6:	4b1b      	ldr	r3, [pc, #108]	; (8002a14 <main+0x46c>)
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	0023      	movs	r3, r4
 80029ac:	f008 ffa2 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80029b0:	4b14      	ldr	r3, [pc, #80]	; (8002a04 <main+0x45c>)
 80029b2:	0018      	movs	r0, r3
 80029b4:	f000 fbd8 	bl	8003168 <send_debug_logs>
		  my_tim_stop () ;
 80029b8:	f000 fdb0 	bl	800351c <my_tim_stop>
		  HAL_SuspendTick () ;
 80029bc:	f001 fa40 	bl	8003e40 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 80029c0:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <main+0x460>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80029c6:	2380      	movs	r3, #128	; 0x80
 80029c8:	01db      	lsls	r3, r3, #7
 80029ca:	2102      	movs	r1, #2
 80029cc:	0018      	movs	r0, r3
 80029ce:	f001 fde9 	bl	80045a4 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 80029d2:	f001 fa43 	bl	8003e5c <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80029d6:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <main+0x46c>)
 80029d8:	0018      	movs	r0, r3
 80029da:	f006 fe8d 	bl	80096f8 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80029de:	2386      	movs	r3, #134	; 0x86
 80029e0:	005c      	lsls	r4, r3, #1
 80029e2:	4a06      	ldr	r2, [pc, #24]	; (80029fc <main+0x454>)
 80029e4:	4913      	ldr	r1, [pc, #76]	; (8002a34 <main+0x48c>)
 80029e6:	4807      	ldr	r0, [pc, #28]	; (8002a04 <main+0x45c>)
 80029e8:	4b0a      	ldr	r3, [pc, #40]	; (8002a14 <main+0x46c>)
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	0023      	movs	r3, r4
 80029ee:	f008 ff81 	bl	800b8f4 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80029f2:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <main+0x45c>)
 80029f4:	0018      	movs	r0, r3
 80029f6:	f000 fbb7 	bl	8003168 <send_debug_logs>
	  while ( my_astro_evt_pin () )
 80029fa:	e73d      	b.n	8002878 <main+0x2d0>
 80029fc:	08012580 	.word	0x08012580
 8002a00:	08012620 	.word	0x08012620
 8002a04:	20000a20 	.word	0x20000a20
 8002a08:	20000bf0 	.word	0x20000bf0
 8002a0c:	20000bd8 	.word	0x20000bd8
 8002a10:	20000bf1 	.word	0x20000bf1
 8002a14:	20000b20 	.word	0x20000b20
 8002a18:	08012594 	.word	0x08012594
 8002a1c:	20000b34 	.word	0x20000b34
 8002a20:	080126b0 	.word	0x080126b0
 8002a24:	20000b38 	.word	0x20000b38
 8002a28:	080126c8 	.word	0x080126c8
 8002a2c:	20000008 	.word	0x20000008
 8002a30:	080126e0 	.word	0x080126e0
 8002a34:	08012718 	.word	0x08012718

08002a38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a38:	b590      	push	{r4, r7, lr}
 8002a3a:	b095      	sub	sp, #84	; 0x54
 8002a3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a3e:	2414      	movs	r4, #20
 8002a40:	193b      	adds	r3, r7, r4
 8002a42:	0018      	movs	r0, r3
 8002a44:	233c      	movs	r3, #60	; 0x3c
 8002a46:	001a      	movs	r2, r3
 8002a48:	2100      	movs	r1, #0
 8002a4a:	f008 ffe9 	bl	800ba20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a4e:	1d3b      	adds	r3, r7, #4
 8002a50:	0018      	movs	r0, r3
 8002a52:	2310      	movs	r3, #16
 8002a54:	001a      	movs	r2, r3
 8002a56:	2100      	movs	r1, #0
 8002a58:	f008 ffe2 	bl	800ba20 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	0018      	movs	r0, r3
 8002a62:	f001 fdf1 	bl	8004648 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002a66:	f001 fd8f 	bl	8004588 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002a6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ae0 <SystemClock_Config+0xa8>)
 8002a6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a6e:	4b1c      	ldr	r3, [pc, #112]	; (8002ae0 <SystemClock_Config+0xa8>)
 8002a70:	2118      	movs	r1, #24
 8002a72:	438a      	bics	r2, r1
 8002a74:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002a76:	193b      	adds	r3, r7, r4
 8002a78:	2206      	movs	r2, #6
 8002a7a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002a7c:	193b      	adds	r3, r7, r4
 8002a7e:	2201      	movs	r2, #1
 8002a80:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a82:	193b      	adds	r3, r7, r4
 8002a84:	2280      	movs	r2, #128	; 0x80
 8002a86:	0052      	lsls	r2, r2, #1
 8002a88:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002a8a:	193b      	adds	r3, r7, r4
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a90:	193b      	adds	r3, r7, r4
 8002a92:	2240      	movs	r2, #64	; 0x40
 8002a94:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002a96:	193b      	adds	r3, r7, r4
 8002a98:	2200      	movs	r2, #0
 8002a9a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a9c:	193b      	adds	r3, r7, r4
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f001 fe1e 	bl	80046e0 <HAL_RCC_OscConfig>
 8002aa4:	1e03      	subs	r3, r0, #0
 8002aa6:	d001      	beq.n	8002aac <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002aa8:	f000 fd8c 	bl	80035c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002aac:	1d3b      	adds	r3, r7, #4
 8002aae:	2207      	movs	r2, #7
 8002ab0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ab8:	1d3b      	adds	r3, r7, #4
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ac4:	1d3b      	adds	r3, r7, #4
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f002 f969 	bl	8004da0 <HAL_RCC_ClockConfig>
 8002ace:	1e03      	subs	r3, r0, #0
 8002ad0:	d001      	beq.n	8002ad6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002ad2:	f000 fd77 	bl	80035c4 <Error_Handler>
  }
}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b015      	add	sp, #84	; 0x54
 8002adc:	bd90      	pop	{r4, r7, pc}
 8002ade:	46c0      	nop			; (mov r8, r8)
 8002ae0:	40021000 	.word	0x40021000

08002ae4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b090      	sub	sp, #64	; 0x40
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002aea:	232c      	movs	r3, #44	; 0x2c
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	0018      	movs	r0, r3
 8002af0:	2314      	movs	r3, #20
 8002af2:	001a      	movs	r2, r3
 8002af4:	2100      	movs	r1, #0
 8002af6:	f008 ff93 	bl	800ba20 <memset>
  RTC_DateTypeDef sDate = {0};
 8002afa:	2328      	movs	r3, #40	; 0x28
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	2200      	movs	r2, #0
 8002b00:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002b02:	003b      	movs	r3, r7
 8002b04:	0018      	movs	r0, r3
 8002b06:	2328      	movs	r3, #40	; 0x28
 8002b08:	001a      	movs	r2, r3
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	f008 ff88 	bl	800ba20 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002b10:	4b44      	ldr	r3, [pc, #272]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b12:	4a45      	ldr	r2, [pc, #276]	; (8002c28 <MX_RTC_Init+0x144>)
 8002b14:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002b16:	4b43      	ldr	r3, [pc, #268]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002b1c:	4b41      	ldr	r3, [pc, #260]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b1e:	227f      	movs	r2, #127	; 0x7f
 8002b20:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002b22:	4b40      	ldr	r3, [pc, #256]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b24:	22ff      	movs	r2, #255	; 0xff
 8002b26:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002b28:	4b3e      	ldr	r3, [pc, #248]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002b2e:	4b3d      	ldr	r3, [pc, #244]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002b34:	4b3b      	ldr	r3, [pc, #236]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002b3a:	4b3a      	ldr	r3, [pc, #232]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b3c:	2280      	movs	r2, #128	; 0x80
 8002b3e:	05d2      	lsls	r2, r2, #23
 8002b40:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002b42:	4b38      	ldr	r3, [pc, #224]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002b48:	4b36      	ldr	r3, [pc, #216]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f002 fd0e 	bl	800556c <HAL_RTC_Init>
 8002b50:	1e03      	subs	r3, r0, #0
 8002b52:	d001      	beq.n	8002b58 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002b54:	f000 fd36 	bl	80035c4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002b58:	212c      	movs	r1, #44	; 0x2c
 8002b5a:	187b      	adds	r3, r7, r1
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002b60:	187b      	adds	r3, r7, r1
 8002b62:	2200      	movs	r2, #0
 8002b64:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002b66:	187b      	adds	r3, r7, r1
 8002b68:	2200      	movs	r2, #0
 8002b6a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002b6c:	187b      	adds	r3, r7, r1
 8002b6e:	2200      	movs	r2, #0
 8002b70:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b72:	187b      	adds	r3, r7, r1
 8002b74:	2200      	movs	r2, #0
 8002b76:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b78:	187b      	adds	r3, r7, r1
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b7e:	1879      	adds	r1, r7, r1
 8002b80:	4b28      	ldr	r3, [pc, #160]	; (8002c24 <MX_RTC_Init+0x140>)
 8002b82:	2201      	movs	r2, #1
 8002b84:	0018      	movs	r0, r3
 8002b86:	f002 fd93 	bl	80056b0 <HAL_RTC_SetTime>
 8002b8a:	1e03      	subs	r3, r0, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002b8e:	f000 fd19 	bl	80035c4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002b92:	2128      	movs	r1, #40	; 0x28
 8002b94:	187b      	adds	r3, r7, r1
 8002b96:	2206      	movs	r2, #6
 8002b98:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002ba0:	187b      	adds	r3, r7, r1
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002ba6:	187b      	adds	r3, r7, r1
 8002ba8:	2200      	movs	r2, #0
 8002baa:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002bac:	1879      	adds	r1, r7, r1
 8002bae:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <MX_RTC_Init+0x140>)
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f002 fe80 	bl	80058b8 <HAL_RTC_SetDate>
 8002bb8:	1e03      	subs	r3, r0, #0
 8002bba:	d001      	beq.n	8002bc0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002bbc:	f000 fd02 	bl	80035c4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002bc0:	003b      	movs	r3, r7
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002bc6:	003b      	movs	r3, r7
 8002bc8:	2200      	movs	r2, #0
 8002bca:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002bcc:	003b      	movs	r3, r7
 8002bce:	2200      	movs	r2, #0
 8002bd0:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002bd2:	003b      	movs	r3, r7
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002bd8:	003b      	movs	r3, r7
 8002bda:	2200      	movs	r2, #0
 8002bdc:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002bde:	003b      	movs	r3, r7
 8002be0:	2200      	movs	r2, #0
 8002be2:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002be4:	003b      	movs	r3, r7
 8002be6:	2200      	movs	r2, #0
 8002be8:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002bea:	003b      	movs	r3, r7
 8002bec:	2200      	movs	r2, #0
 8002bee:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002bf0:	003b      	movs	r3, r7
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002bf6:	003b      	movs	r3, r7
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002bfe:	003b      	movs	r3, r7
 8002c00:	2280      	movs	r2, #128	; 0x80
 8002c02:	0052      	lsls	r2, r2, #1
 8002c04:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002c06:	0039      	movs	r1, r7
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <MX_RTC_Init+0x140>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f002 ff33 	bl	8005a78 <HAL_RTC_SetAlarm_IT>
 8002c12:	1e03      	subs	r3, r0, #0
 8002c14:	d001      	beq.n	8002c1a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002c16:	f000 fcd5 	bl	80035c4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	b010      	add	sp, #64	; 0x40
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	200006f4 	.word	0x200006f4
 8002c28:	40002800 	.word	0x40002800

08002c2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c30:	4b1b      	ldr	r3, [pc, #108]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c32:	4a1c      	ldr	r2, [pc, #112]	; (8002ca4 <MX_SPI1_Init+0x78>)
 8002c34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c36:	4b1a      	ldr	r3, [pc, #104]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c38:	2282      	movs	r2, #130	; 0x82
 8002c3a:	0052      	lsls	r2, r2, #1
 8002c3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c3e:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c44:	4b16      	ldr	r3, [pc, #88]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c46:	22e0      	movs	r2, #224	; 0xe0
 8002c48:	00d2      	lsls	r2, r2, #3
 8002c4a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c4c:	4b14      	ldr	r3, [pc, #80]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c52:	4b13      	ldr	r3, [pc, #76]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c58:	4b11      	ldr	r3, [pc, #68]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c5a:	2280      	movs	r2, #128	; 0x80
 8002c5c:	0092      	lsls	r2, r2, #2
 8002c5e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c60:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c66:	4b0e      	ldr	r3, [pc, #56]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c72:	4b0b      	ldr	r3, [pc, #44]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c78:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c7a:	2207      	movs	r2, #7
 8002c7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c7e:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c86:	2208      	movs	r2, #8
 8002c88:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c8a:	4b05      	ldr	r3, [pc, #20]	; (8002ca0 <MX_SPI1_Init+0x74>)
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f003 f9d3 	bl	8006038 <HAL_SPI_Init>
 8002c92:	1e03      	subs	r3, r0, #0
 8002c94:	d001      	beq.n	8002c9a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002c96:	f000 fc95 	bl	80035c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c9a:	46c0      	nop			; (mov r8, r8)
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20000720 	.word	0x20000720
 8002ca4:	40013000 	.word	0x40013000

08002ca8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cae:	1d3b      	adds	r3, r7, #4
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	230c      	movs	r3, #12
 8002cb4:	001a      	movs	r2, r3
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	f008 feb2 	bl	800ba20 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002cbc:	4b15      	ldr	r3, [pc, #84]	; (8002d14 <MX_TIM6_Init+0x6c>)
 8002cbe:	4a16      	ldr	r2, [pc, #88]	; (8002d18 <MX_TIM6_Init+0x70>)
 8002cc0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002cc2:	4b14      	ldr	r3, [pc, #80]	; (8002d14 <MX_TIM6_Init+0x6c>)
 8002cc4:	4a15      	ldr	r2, [pc, #84]	; (8002d1c <MX_TIM6_Init+0x74>)
 8002cc6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <MX_TIM6_Init+0x6c>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002cce:	4b11      	ldr	r3, [pc, #68]	; (8002d14 <MX_TIM6_Init+0x6c>)
 8002cd0:	4a13      	ldr	r2, [pc, #76]	; (8002d20 <MX_TIM6_Init+0x78>)
 8002cd2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd4:	4b0f      	ldr	r3, [pc, #60]	; (8002d14 <MX_TIM6_Init+0x6c>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cda:	4b0e      	ldr	r3, [pc, #56]	; (8002d14 <MX_TIM6_Init+0x6c>)
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f003 fa63 	bl	80061a8 <HAL_TIM_Base_Init>
 8002ce2:	1e03      	subs	r3, r0, #0
 8002ce4:	d001      	beq.n	8002cea <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002ce6:	f000 fc6d 	bl	80035c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cea:	1d3b      	adds	r3, r7, #4
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cf0:	1d3b      	adds	r3, r7, #4
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002cf6:	1d3a      	adds	r2, r7, #4
 8002cf8:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <MX_TIM6_Init+0x6c>)
 8002cfa:	0011      	movs	r1, r2
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f003 fcfb 	bl	80066f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d02:	1e03      	subs	r3, r0, #0
 8002d04:	d001      	beq.n	8002d0a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002d06:	f000 fc5d 	bl	80035c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d0a:	46c0      	nop			; (mov r8, r8)
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	b004      	add	sp, #16
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	46c0      	nop			; (mov r8, r8)
 8002d14:	20000784 	.word	0x20000784
 8002d18:	40001000 	.word	0x40001000
 8002d1c:	00003e7f 	.word	0x00003e7f
 8002d20:	000003e7 	.word	0x000003e7

08002d24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d28:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d2a:	4a24      	ldr	r2, [pc, #144]	; (8002dbc <MX_USART1_UART_Init+0x98>)
 8002d2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d2e:	4b22      	ldr	r3, [pc, #136]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d30:	22e1      	movs	r2, #225	; 0xe1
 8002d32:	0252      	lsls	r2, r2, #9
 8002d34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d36:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d42:	4b1d      	ldr	r3, [pc, #116]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d4e:	4b1a      	ldr	r3, [pc, #104]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d54:	4b18      	ldr	r3, [pc, #96]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d5a:	4b17      	ldr	r3, [pc, #92]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d60:	4b15      	ldr	r3, [pc, #84]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d66:	4b14      	ldr	r3, [pc, #80]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d6c:	4b12      	ldr	r3, [pc, #72]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f003 fd50 	bl	8006814 <HAL_UART_Init>
 8002d74:	1e03      	subs	r3, r0, #0
 8002d76:	d001      	beq.n	8002d7c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002d78:	f000 fc24 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d7c:	4b0e      	ldr	r3, [pc, #56]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d7e:	2100      	movs	r1, #0
 8002d80:	0018      	movs	r0, r3
 8002d82:	f004 fd2b 	bl	80077dc <HAL_UARTEx_SetTxFifoThreshold>
 8002d86:	1e03      	subs	r3, r0, #0
 8002d88:	d001      	beq.n	8002d8e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002d8a:	f000 fc1b 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d8e:	4b0a      	ldr	r3, [pc, #40]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002d90:	2100      	movs	r1, #0
 8002d92:	0018      	movs	r0, r3
 8002d94:	f004 fd62 	bl	800785c <HAL_UARTEx_SetRxFifoThreshold>
 8002d98:	1e03      	subs	r3, r0, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002d9c:	f000 fc12 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002da0:	4b05      	ldr	r3, [pc, #20]	; (8002db8 <MX_USART1_UART_Init+0x94>)
 8002da2:	0018      	movs	r0, r3
 8002da4:	f004 fce0 	bl	8007768 <HAL_UARTEx_DisableFifoMode>
 8002da8:	1e03      	subs	r3, r0, #0
 8002daa:	d001      	beq.n	8002db0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002dac:	f000 fc0a 	bl	80035c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002db0:	46c0      	nop			; (mov r8, r8)
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	200007d0 	.word	0x200007d0
 8002dbc:	40013800 	.word	0x40013800

08002dc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002dc4:	4b23      	ldr	r3, [pc, #140]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002dc6:	4a24      	ldr	r2, [pc, #144]	; (8002e58 <MX_USART2_UART_Init+0x98>)
 8002dc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002dca:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002dcc:	22e1      	movs	r2, #225	; 0xe1
 8002dce:	0252      	lsls	r2, r2, #9
 8002dd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002dd2:	4b20      	ldr	r3, [pc, #128]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002dd8:	4b1e      	ldr	r3, [pc, #120]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002dde:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002de4:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002de6:	220c      	movs	r2, #12
 8002de8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dea:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002df0:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002df6:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dfc:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e08:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f003 fd02 	bl	8006814 <HAL_UART_Init>
 8002e10:	1e03      	subs	r3, r0, #0
 8002e12:	d001      	beq.n	8002e18 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002e14:	f000 fbd6 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e18:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f004 fcdd 	bl	80077dc <HAL_UARTEx_SetTxFifoThreshold>
 8002e22:	1e03      	subs	r3, r0, #0
 8002e24:	d001      	beq.n	8002e2a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002e26:	f000 fbcd 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e2a:	4b0a      	ldr	r3, [pc, #40]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f004 fd14 	bl	800785c <HAL_UARTEx_SetRxFifoThreshold>
 8002e34:	1e03      	subs	r3, r0, #0
 8002e36:	d001      	beq.n	8002e3c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002e38:	f000 fbc4 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002e3c:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <MX_USART2_UART_Init+0x94>)
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f004 fc92 	bl	8007768 <HAL_UARTEx_DisableFifoMode>
 8002e44:	1e03      	subs	r3, r0, #0
 8002e46:	d001      	beq.n	8002e4c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002e48:	f000 fbbc 	bl	80035c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e4c:	46c0      	nop			; (mov r8, r8)
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	20000864 	.word	0x20000864
 8002e58:	40004400 	.word	0x40004400

08002e5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e60:	4b23      	ldr	r3, [pc, #140]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e62:	4a24      	ldr	r2, [pc, #144]	; (8002ef4 <MX_USART3_UART_Init+0x98>)
 8002e64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002e66:	4b22      	ldr	r3, [pc, #136]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e68:	2296      	movs	r2, #150	; 0x96
 8002e6a:	0192      	lsls	r2, r2, #6
 8002e6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e6e:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e74:	4b1e      	ldr	r3, [pc, #120]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e7a:	4b1d      	ldr	r3, [pc, #116]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e80:	4b1b      	ldr	r3, [pc, #108]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e82:	220c      	movs	r2, #12
 8002e84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e86:	4b1a      	ldr	r3, [pc, #104]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e8c:	4b18      	ldr	r3, [pc, #96]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e92:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e98:	4b15      	ldr	r3, [pc, #84]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e9e:	4b14      	ldr	r3, [pc, #80]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ea4:	4b12      	ldr	r3, [pc, #72]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f003 fcb4 	bl	8006814 <HAL_UART_Init>
 8002eac:	1e03      	subs	r3, r0, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002eb0:	f000 fb88 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eb4:	4b0e      	ldr	r3, [pc, #56]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f004 fc8f 	bl	80077dc <HAL_UARTEx_SetTxFifoThreshold>
 8002ebe:	1e03      	subs	r3, r0, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002ec2:	f000 fb7f 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002ec8:	2100      	movs	r1, #0
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f004 fcc6 	bl	800785c <HAL_UARTEx_SetRxFifoThreshold>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002ed4:	f000 fb76 	bl	80035c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002ed8:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <MX_USART3_UART_Init+0x94>)
 8002eda:	0018      	movs	r0, r3
 8002edc:	f004 fc44 	bl	8007768 <HAL_UARTEx_DisableFifoMode>
 8002ee0:	1e03      	subs	r3, r0, #0
 8002ee2:	d001      	beq.n	8002ee8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002ee4:	f000 fb6e 	bl	80035c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ee8:	46c0      	nop			; (mov r8, r8)
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	200008f8 	.word	0x200008f8
 8002ef4:	40004800 	.word	0x40004800

08002ef8 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002efc:	4b16      	ldr	r3, [pc, #88]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002efe:	4a17      	ldr	r2, [pc, #92]	; (8002f5c <MX_USART5_UART_Init+0x64>)
 8002f00:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002f02:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f04:	2296      	movs	r2, #150	; 0x96
 8002f06:	0192      	lsls	r2, r2, #6
 8002f08:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0a:	4b13      	ldr	r3, [pc, #76]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002f10:	4b11      	ldr	r3, [pc, #68]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002f16:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002f1c:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f1e:	220c      	movs	r2, #12
 8002f20:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f22:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f28:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f34:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f3a:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002f40:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <MX_USART5_UART_Init+0x60>)
 8002f42:	0018      	movs	r0, r3
 8002f44:	f003 fc66 	bl	8006814 <HAL_UART_Init>
 8002f48:	1e03      	subs	r3, r0, #0
 8002f4a:	d001      	beq.n	8002f50 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8002f4c:	f000 fb3a 	bl	80035c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002f50:	46c0      	nop			; (mov r8, r8)
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	2000098c 	.word	0x2000098c
 8002f5c:	40005000 	.word	0x40005000

08002f60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f60:	b590      	push	{r4, r7, lr}
 8002f62:	b08b      	sub	sp, #44	; 0x2c
 8002f64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f66:	2414      	movs	r4, #20
 8002f68:	193b      	adds	r3, r7, r4
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	2314      	movs	r3, #20
 8002f6e:	001a      	movs	r2, r3
 8002f70:	2100      	movs	r1, #0
 8002f72:	f008 fd55 	bl	800ba20 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f76:	4b76      	ldr	r3, [pc, #472]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002f78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f7a:	4b75      	ldr	r3, [pc, #468]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002f7c:	2104      	movs	r1, #4
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	635a      	str	r2, [r3, #52]	; 0x34
 8002f82:	4b73      	ldr	r3, [pc, #460]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f86:	2204      	movs	r2, #4
 8002f88:	4013      	ands	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
 8002f8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8e:	4b70      	ldr	r3, [pc, #448]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002f90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f92:	4b6f      	ldr	r3, [pc, #444]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002f94:	2101      	movs	r1, #1
 8002f96:	430a      	orrs	r2, r1
 8002f98:	635a      	str	r2, [r3, #52]	; 0x34
 8002f9a:	4b6d      	ldr	r3, [pc, #436]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa6:	4b6a      	ldr	r3, [pc, #424]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002faa:	4b69      	ldr	r3, [pc, #420]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002fac:	2102      	movs	r1, #2
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	635a      	str	r2, [r3, #52]	; 0x34
 8002fb2:	4b67      	ldr	r3, [pc, #412]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60bb      	str	r3, [r7, #8]
 8002fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fbe:	4b64      	ldr	r3, [pc, #400]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002fc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fc2:	4b63      	ldr	r3, [pc, #396]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002fc4:	2108      	movs	r1, #8
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	635a      	str	r2, [r3, #52]	; 0x34
 8002fca:	4b61      	ldr	r3, [pc, #388]	; (8003150 <MX_GPIO_Init+0x1f0>)
 8002fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fce:	2208      	movs	r2, #8
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	607b      	str	r3, [r7, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002fd6:	23a0      	movs	r3, #160	; 0xa0
 8002fd8:	05db      	lsls	r3, r3, #23
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2110      	movs	r1, #16
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f001 fab5 	bl	800454e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8002fe4:	495b      	ldr	r1, [pc, #364]	; (8003154 <MX_GPIO_Init+0x1f4>)
 8002fe6:	4b5c      	ldr	r3, [pc, #368]	; (8003158 <MX_GPIO_Init+0x1f8>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	0018      	movs	r0, r3
 8002fec:	f001 faaf 	bl	800454e <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8002ff0:	2380      	movs	r3, #128	; 0x80
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	4858      	ldr	r0, [pc, #352]	; (8003158 <MX_GPIO_Init+0x1f8>)
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	0019      	movs	r1, r3
 8002ffa:	f001 faa8 	bl	800454e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 8002ffe:	4b57      	ldr	r3, [pc, #348]	; (800315c <MX_GPIO_Init+0x1fc>)
 8003000:	2200      	movs	r2, #0
 8003002:	2103      	movs	r1, #3
 8003004:	0018      	movs	r0, r3
 8003006:	f001 faa2 	bl	800454e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 800300a:	193b      	adds	r3, r7, r4
 800300c:	2201      	movs	r2, #1
 800300e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003010:	193b      	adds	r3, r7, r4
 8003012:	2288      	movs	r2, #136	; 0x88
 8003014:	0352      	lsls	r2, r2, #13
 8003016:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003018:	193b      	adds	r3, r7, r4
 800301a:	2200      	movs	r2, #0
 800301c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 800301e:	193a      	adds	r2, r7, r4
 8003020:	23a0      	movs	r3, #160	; 0xa0
 8003022:	05db      	lsls	r3, r3, #23
 8003024:	0011      	movs	r1, r2
 8003026:	0018      	movs	r0, r3
 8003028:	f001 f830 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 800302c:	193b      	adds	r3, r7, r4
 800302e:	2202      	movs	r2, #2
 8003030:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003032:	193b      	adds	r3, r7, r4
 8003034:	2200      	movs	r2, #0
 8003036:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003038:	193b      	adds	r3, r7, r4
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 800303e:	193a      	adds	r2, r7, r4
 8003040:	23a0      	movs	r3, #160	; 0xa0
 8003042:	05db      	lsls	r3, r3, #23
 8003044:	0011      	movs	r1, r2
 8003046:	0018      	movs	r0, r3
 8003048:	f001 f820 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 800304c:	193b      	adds	r3, r7, r4
 800304e:	2210      	movs	r2, #16
 8003050:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003052:	193b      	adds	r3, r7, r4
 8003054:	2201      	movs	r2, #1
 8003056:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003058:	193b      	adds	r3, r7, r4
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800305e:	193b      	adds	r3, r7, r4
 8003060:	2200      	movs	r2, #0
 8003062:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003064:	193a      	adds	r2, r7, r4
 8003066:	23a0      	movs	r3, #160	; 0xa0
 8003068:	05db      	lsls	r3, r3, #23
 800306a:	0011      	movs	r1, r2
 800306c:	0018      	movs	r0, r3
 800306e:	f001 f80d 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 8003072:	193b      	adds	r3, r7, r4
 8003074:	4a3a      	ldr	r2, [pc, #232]	; (8003160 <MX_GPIO_Init+0x200>)
 8003076:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003078:	193b      	adds	r3, r7, r4
 800307a:	2201      	movs	r2, #1
 800307c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307e:	193b      	adds	r3, r7, r4
 8003080:	2200      	movs	r2, #0
 8003082:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003084:	193b      	adds	r3, r7, r4
 8003086:	2200      	movs	r2, #0
 8003088:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800308a:	193b      	adds	r3, r7, r4
 800308c:	4a32      	ldr	r2, [pc, #200]	; (8003158 <MX_GPIO_Init+0x1f8>)
 800308e:	0019      	movs	r1, r3
 8003090:	0010      	movs	r0, r2
 8003092:	f000 fffb 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 8003096:	0021      	movs	r1, r4
 8003098:	187b      	adds	r3, r7, r1
 800309a:	2224      	movs	r2, #36	; 0x24
 800309c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800309e:	187b      	adds	r3, r7, r1
 80030a0:	2288      	movs	r2, #136	; 0x88
 80030a2:	0352      	lsls	r2, r2, #13
 80030a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	187b      	adds	r3, r7, r1
 80030a8:	2200      	movs	r2, #0
 80030aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ac:	000c      	movs	r4, r1
 80030ae:	187b      	adds	r3, r7, r1
 80030b0:	4a29      	ldr	r2, [pc, #164]	; (8003158 <MX_GPIO_Init+0x1f8>)
 80030b2:	0019      	movs	r1, r3
 80030b4:	0010      	movs	r0, r2
 80030b6:	f000 ffe9 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 80030ba:	0021      	movs	r1, r4
 80030bc:	187b      	adds	r3, r7, r1
 80030be:	2280      	movs	r2, #128	; 0x80
 80030c0:	0192      	lsls	r2, r2, #6
 80030c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80030c4:	000c      	movs	r4, r1
 80030c6:	193b      	adds	r3, r7, r4
 80030c8:	2211      	movs	r2, #17
 80030ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	193b      	adds	r3, r7, r4
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d2:	193b      	adds	r3, r7, r4
 80030d4:	2200      	movs	r2, #0
 80030d6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 80030d8:	193b      	adds	r3, r7, r4
 80030da:	4a1f      	ldr	r2, [pc, #124]	; (8003158 <MX_GPIO_Init+0x1f8>)
 80030dc:	0019      	movs	r1, r3
 80030de:	0010      	movs	r0, r2
 80030e0:	f000 ffd4 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 80030e4:	193b      	adds	r3, r7, r4
 80030e6:	4a1f      	ldr	r2, [pc, #124]	; (8003164 <MX_GPIO_Init+0x204>)
 80030e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030ea:	193b      	adds	r3, r7, r4
 80030ec:	2200      	movs	r2, #0
 80030ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f0:	193b      	adds	r3, r7, r4
 80030f2:	2200      	movs	r2, #0
 80030f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f6:	193b      	adds	r3, r7, r4
 80030f8:	4a17      	ldr	r2, [pc, #92]	; (8003158 <MX_GPIO_Init+0x1f8>)
 80030fa:	0019      	movs	r1, r3
 80030fc:	0010      	movs	r0, r2
 80030fe:	f000 ffc5 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 8003102:	193b      	adds	r3, r7, r4
 8003104:	2203      	movs	r2, #3
 8003106:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003108:	193b      	adds	r3, r7, r4
 800310a:	2201      	movs	r2, #1
 800310c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310e:	193b      	adds	r3, r7, r4
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003114:	193b      	adds	r3, r7, r4
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800311a:	193b      	adds	r3, r7, r4
 800311c:	4a0f      	ldr	r2, [pc, #60]	; (800315c <MX_GPIO_Init+0x1fc>)
 800311e:	0019      	movs	r1, r3
 8003120:	0010      	movs	r0, r2
 8003122:	f000 ffb3 	bl	800408c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003126:	0021      	movs	r1, r4
 8003128:	187b      	adds	r3, r7, r1
 800312a:	220c      	movs	r2, #12
 800312c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800312e:	187b      	adds	r3, r7, r1
 8003130:	2200      	movs	r2, #0
 8003132:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003134:	187b      	adds	r3, r7, r1
 8003136:	2201      	movs	r2, #1
 8003138:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800313a:	187b      	adds	r3, r7, r1
 800313c:	4a07      	ldr	r2, [pc, #28]	; (800315c <MX_GPIO_Init+0x1fc>)
 800313e:	0019      	movs	r1, r3
 8003140:	0010      	movs	r0, r2
 8003142:	f000 ffa3 	bl	800408c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003146:	46c0      	nop			; (mov r8, r8)
 8003148:	46bd      	mov	sp, r7
 800314a:	b00b      	add	sp, #44	; 0x2c
 800314c:	bd90      	pop	{r4, r7, pc}
 800314e:	46c0      	nop			; (mov r8, r8)
 8003150:	40021000 	.word	0x40021000
 8003154:	0000a403 	.word	0x0000a403
 8003158:	50000400 	.word	0x50000400
 800315c:	50000c00 	.word	0x50000c00
 8003160:	00008c03 	.word	0x00008c03
 8003164:	00004040 	.word	0x00004040

08003168 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	0018      	movs	r0, r3
 8003174:	f7fc ffc6 	bl	8000104 <strlen>
 8003178:	0003      	movs	r3, r0
 800317a:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2bfa      	cmp	r3, #250	; 0xfa
 8003180:	d908      	bls.n	8003194 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8003182:	23fa      	movs	r3, #250	; 0xfa
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	490d      	ldr	r1, [pc, #52]	; (80031bc <send_debug_logs+0x54>)
 8003188:	480d      	ldr	r0, [pc, #52]	; (80031c0 <send_debug_logs+0x58>)
 800318a:	222a      	movs	r2, #42	; 0x2a
 800318c:	f003 fbd8 	bl	8006940 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8003190:	23fa      	movs	r3, #250	; 0xfa
 8003192:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	b29a      	uxth	r2, r3
 8003198:	23fa      	movs	r3, #250	; 0xfa
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	6879      	ldr	r1, [r7, #4]
 800319e:	4808      	ldr	r0, [pc, #32]	; (80031c0 <send_debug_logs+0x58>)
 80031a0:	f003 fbce 	bl	8006940 <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 80031a4:	23fa      	movs	r3, #250	; 0xfa
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	4906      	ldr	r1, [pc, #24]	; (80031c4 <send_debug_logs+0x5c>)
 80031aa:	4805      	ldr	r0, [pc, #20]	; (80031c0 <send_debug_logs+0x58>)
 80031ac:	2201      	movs	r2, #1
 80031ae:	f003 fbc7 	bl	8006940 <HAL_UART_Transmit>
}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	46bd      	mov	sp, r7
 80031b6:	b004      	add	sp, #16
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	08012724 	.word	0x08012724
 80031c0:	20000864 	.word	0x20000864
 80031c4:	08012750 	.word	0x08012750

080031c8 <my_sys_init>:
// System functions
void my_sys_init ( void )
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
	fix3d.acq_time = 0 ;
 80031cc:	4b36      	ldr	r3, [pc, #216]	; (80032a8 <my_sys_init+0xe0>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	825a      	strh	r2, [r3, #18]
	fix3d.acq_total_time = 0 ;
 80031d2:	4b35      	ldr	r3, [pc, #212]	; (80032a8 <my_sys_init+0xe0>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	615a      	str	r2, [r3, #20]
	sw1 = HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ;
 80031d8:	4b34      	ldr	r3, [pc, #208]	; (80032ac <my_sys_init+0xe4>)
 80031da:	2104      	movs	r1, #4
 80031dc:	0018      	movs	r0, r3
 80031de:	f001 f999 	bl	8004514 <HAL_GPIO_ReadPin>
 80031e2:	0003      	movs	r3, r0
 80031e4:	1e5a      	subs	r2, r3, #1
 80031e6:	4193      	sbcs	r3, r2
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	4b31      	ldr	r3, [pc, #196]	; (80032b0 <my_sys_init+0xe8>)
 80031ec:	701a      	strb	r2, [r3, #0]
	sw2 = HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ;
 80031ee:	4b2f      	ldr	r3, [pc, #188]	; (80032ac <my_sys_init+0xe4>)
 80031f0:	2108      	movs	r1, #8
 80031f2:	0018      	movs	r0, r3
 80031f4:	f001 f98e 	bl	8004514 <HAL_GPIO_ReadPin>
 80031f8:	0003      	movs	r3, r0
 80031fa:	1e5a      	subs	r2, r3, #1
 80031fc:	4193      	sbcs	r3, r2
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	4b2c      	ldr	r3, [pc, #176]	; (80032b4 <my_sys_init+0xec>)
 8003202:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && !sw2 )
 8003204:	4b2a      	ldr	r3, [pc, #168]	; (80032b0 <my_sys_init+0xe8>)
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	2201      	movs	r2, #1
 800320a:	4053      	eors	r3, r2
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d010      	beq.n	8003234 <my_sys_init+0x6c>
 8003212:	4b28      	ldr	r3, [pc, #160]	; (80032b4 <my_sys_init+0xec>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2201      	movs	r2, #1
 8003218:	4053      	eors	r3, r2
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	d009      	beq.n	8003234 <my_sys_init+0x6c>
	{
		sys_mode = 0 ;
 8003220:	4b25      	ldr	r3, [pc, #148]	; (80032b8 <my_sys_init+0xf0>)
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = MY_RTC_ALARM_1H ;
 8003226:	4b25      	ldr	r3, [pc, #148]	; (80032bc <my_sys_init+0xf4>)
 8003228:	22e1      	movs	r2, #225	; 0xe1
 800322a:	0112      	lsls	r2, r2, #4
 800322c:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = FIX_ACQ_THS_2MIN ;
 800322e:	4b24      	ldr	r3, [pc, #144]	; (80032c0 <my_sys_init+0xf8>)
 8003230:	2278      	movs	r2, #120	; 0x78
 8003232:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && !sw2 )
 8003234:	4b1e      	ldr	r3, [pc, #120]	; (80032b0 <my_sys_init+0xe8>)
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d010      	beq.n	800325e <my_sys_init+0x96>
 800323c:	4b1d      	ldr	r3, [pc, #116]	; (80032b4 <my_sys_init+0xec>)
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2201      	movs	r2, #1
 8003242:	4053      	eors	r3, r2
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d009      	beq.n	800325e <my_sys_init+0x96>
	{
		sys_mode = 1 ;
 800324a:	4b1b      	ldr	r3, [pc, #108]	; (80032b8 <my_sys_init+0xf0>)
 800324c:	2201      	movs	r2, #1
 800324e:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = MY_RTC_ALARM_1H ;
 8003250:	4b1a      	ldr	r3, [pc, #104]	; (80032bc <my_sys_init+0xf4>)
 8003252:	22e1      	movs	r2, #225	; 0xe1
 8003254:	0112      	lsls	r2, r2, #4
 8003256:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = FIX_ACQ_THS_2MIN ;
 8003258:	4b19      	ldr	r3, [pc, #100]	; (80032c0 <my_sys_init+0xf8>)
 800325a:	2278      	movs	r2, #120	; 0x78
 800325c:	801a      	strh	r2, [r3, #0]
	}
	if ( !sw1 && sw2 )
 800325e:	4b14      	ldr	r3, [pc, #80]	; (80032b0 <my_sys_init+0xe8>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2201      	movs	r2, #1
 8003264:	4053      	eors	r3, r2
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00e      	beq.n	800328a <my_sys_init+0xc2>
 800326c:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <my_sys_init+0xec>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00a      	beq.n	800328a <my_sys_init+0xc2>
	{
		sys_mode = 2 ;
 8003274:	4b10      	ldr	r3, [pc, #64]	; (80032b8 <my_sys_init+0xf0>)
 8003276:	2202      	movs	r2, #2
 8003278:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = MY_RTC_ALARM_5MIN ;
 800327a:	4b10      	ldr	r3, [pc, #64]	; (80032bc <my_sys_init+0xf4>)
 800327c:	2296      	movs	r2, #150	; 0x96
 800327e:	0052      	lsls	r2, r2, #1
 8003280:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = FIX_ACQ_THS_10MIN ;
 8003282:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <my_sys_init+0xf8>)
 8003284:	2296      	movs	r2, #150	; 0x96
 8003286:	0092      	lsls	r2, r2, #2
 8003288:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && sw2 )
 800328a:	4b09      	ldr	r3, [pc, #36]	; (80032b0 <my_sys_init+0xe8>)
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d006      	beq.n	80032a0 <my_sys_init+0xd8>
 8003292:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <my_sys_init+0xec>)
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d002      	beq.n	80032a0 <my_sys_init+0xd8>
	{
		sys_mode = 3 ;
 800329a:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <my_sys_init+0xf0>)
 800329c:	2203      	movs	r2, #3
 800329e:	701a      	strb	r2, [r3, #0]
	}
}
 80032a0:	46c0      	nop			; (mov r8, r8)
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	46c0      	nop			; (mov r8, r8)
 80032a8:	20000bd8 	.word	0x20000bd8
 80032ac:	50000c00 	.word	0x50000c00
 80032b0:	20000b1a 	.word	0x20000b1a
 80032b4:	20000b1b 	.word	0x20000b1b
 80032b8:	20000b1c 	.word	0x20000b1c
 80032bc:	20000008 	.word	0x20000008
 80032c0:	20000016 	.word	0x20000016

080032c4 <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	0002      	movs	r2, r0
 80032cc:	1dfb      	adds	r3, r7, #7
 80032ce:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Wczenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 80032d0:	1dfb      	adds	r3, r7, #7
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d10e      	bne.n	80032f6 <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 80032d8:	2380      	movs	r3, #128	; 0x80
 80032da:	011b      	lsls	r3, r3, #4
 80032dc:	4811      	ldr	r0, [pc, #68]	; (8003324 <my_ant_sw_pos+0x60>)
 80032de:	2200      	movs	r2, #0
 80032e0:	0019      	movs	r1, r3
 80032e2:	f001 f934 	bl	800454e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 80032e6:	2380      	movs	r3, #128	; 0x80
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	480e      	ldr	r0, [pc, #56]	; (8003324 <my_ant_sw_pos+0x60>)
 80032ec:	2201      	movs	r2, #1
 80032ee:	0019      	movs	r1, r3
 80032f0:	f001 f92d 	bl	800454e <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 80032f4:	e011      	b.n	800331a <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 80032f6:	1dfb      	adds	r3, r7, #7
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d10d      	bne.n	800331a <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 80032fe:	2380      	movs	r3, #128	; 0x80
 8003300:	011b      	lsls	r3, r3, #4
 8003302:	4808      	ldr	r0, [pc, #32]	; (8003324 <my_ant_sw_pos+0x60>)
 8003304:	2201      	movs	r2, #1
 8003306:	0019      	movs	r1, r3
 8003308:	f001 f921 	bl	800454e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 800330c:	2380      	movs	r3, #128	; 0x80
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	4804      	ldr	r0, [pc, #16]	; (8003324 <my_ant_sw_pos+0x60>)
 8003312:	2200      	movs	r2, #0
 8003314:	0019      	movs	r1, r3
 8003316:	f001 f91a 	bl	800454e <HAL_GPIO_WritePin>
}
 800331a:	46c0      	nop			; (mov r8, r8)
 800331c:	46bd      	mov	sp, r7
 800331e:	b002      	add	sp, #8
 8003320:	bd80      	pop	{r7, pc}
 8003322:	46c0      	nop			; (mov r8, r8)
 8003324:	50000400 	.word	0x50000400

08003328 <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 800332c:	2001      	movs	r0, #1
 800332e:	f7ff ffc9 	bl	80032c4 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003332:	2380      	movs	r3, #128	; 0x80
 8003334:	021b      	lsls	r3, r3, #8
 8003336:	4808      	ldr	r0, [pc, #32]	; (8003358 <my_gnss_sw_on+0x30>)
 8003338:	2201      	movs	r2, #1
 800333a:	0019      	movs	r1, r3
 800333c:	f001 f907 	bl	800454e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8003340:	2380      	movs	r3, #128	; 0x80
 8003342:	019b      	lsls	r3, r3, #6
 8003344:	4804      	ldr	r0, [pc, #16]	; (8003358 <my_gnss_sw_on+0x30>)
 8003346:	2201      	movs	r2, #1
 8003348:	0019      	movs	r1, r3
 800334a:	f001 f900 	bl	800454e <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 800334e:	f7ff fdd3 	bl	8002ef8 <MX_USART5_UART_Init>
}
 8003352:	46c0      	nop			; (mov r8, r8)
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	50000400 	.word	0x50000400

0800335c <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 8003360:	2002      	movs	r0, #2
 8003362:	f7ff ffaf 	bl	80032c4 <my_ant_sw_pos>
	if ( sys_mode < 2 )
 8003366:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <my_gnss_sw_off+0x3c>)
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d811      	bhi.n	8003392 <my_gnss_sw_off+0x36>
	{
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 800336e:	2380      	movs	r3, #128	; 0x80
 8003370:	021b      	lsls	r3, r3, #8
 8003372:	480a      	ldr	r0, [pc, #40]	; (800339c <my_gnss_sw_off+0x40>)
 8003374:	2200      	movs	r2, #0
 8003376:	0019      	movs	r1, r3
 8003378:	f001 f8e9 	bl	800454e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 800337c:	2380      	movs	r3, #128	; 0x80
 800337e:	019b      	lsls	r3, r3, #6
 8003380:	4806      	ldr	r0, [pc, #24]	; (800339c <my_gnss_sw_off+0x40>)
 8003382:	2200      	movs	r2, #0
 8003384:	0019      	movs	r1, r3
 8003386:	f001 f8e2 	bl	800454e <HAL_GPIO_WritePin>
		HAL_UART_DeInit ( &HUART_GNSS ) ;
 800338a:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <my_gnss_sw_off+0x44>)
 800338c:	0018      	movs	r0, r3
 800338e:	f003 fa97 	bl	80068c0 <HAL_UART_DeInit>
	}
}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20000b1c 	.word	0x20000b1c
 800339c:	50000400 	.word	0x50000400
 80033a0:	2000098c 	.word	0x2000098c

080033a4 <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	000a      	movs	r2, r1
 80033ae:	1cfb      	adds	r3, r7, #3
 80033b0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 80033b2:	23fa      	movs	r3, #250	; 0xfa
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4809      	ldr	r0, [pc, #36]	; (80033e0 <my_gnss_receive_byte+0x3c>)
 80033ba:	2201      	movs	r2, #1
 80033bc:	f003 fb64 	bl	8006a88 <HAL_UART_Receive>
	if ( sys_mode > 0 )
 80033c0:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <my_gnss_receive_byte+0x40>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d006      	beq.n	80033d6 <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 80033c8:	23fa      	movs	r3, #250	; 0xfa
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4806      	ldr	r0, [pc, #24]	; (80033e8 <my_gnss_receive_byte+0x44>)
 80033d0:	2201      	movs	r2, #1
 80033d2:	f003 fab5 	bl	8006940 <HAL_UART_Transmit>
}
 80033d6:	46c0      	nop			; (mov r8, r8)
 80033d8:	46bd      	mov	sp, r7
 80033da:	b002      	add	sp, #8
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	46c0      	nop			; (mov r8, r8)
 80033e0:	2000098c 	.word	0x2000098c
 80033e4:	20000b1c 	.word	0x20000b1c
 80033e8:	20000864 	.word	0x20000864

080033ec <my_astronode_reset>:
}


// ** ASTRO Operations
void my_astronode_reset ( void )
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 80033f0:	4b0a      	ldr	r3, [pc, #40]	; (800341c <my_astronode_reset+0x30>)
 80033f2:	2201      	movs	r2, #1
 80033f4:	2102      	movs	r1, #2
 80033f6:	0018      	movs	r0, r3
 80033f8:	f001 f8a9 	bl	800454e <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 80033fc:	2001      	movs	r0, #1
 80033fe:	f000 fcfb 	bl	8003df8 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8003402:	4b06      	ldr	r3, [pc, #24]	; (800341c <my_astronode_reset+0x30>)
 8003404:	2200      	movs	r2, #0
 8003406:	2102      	movs	r1, #2
 8003408:	0018      	movs	r0, r3
 800340a:	f001 f8a0 	bl	800454e <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 800340e:	20fa      	movs	r0, #250	; 0xfa
 8003410:	f000 fcf2 	bl	8003df8 <HAL_Delay>
}
 8003414:	46c0      	nop			; (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	46c0      	nop			; (mov r8, r8)
 800341c:	50000400 	.word	0x50000400

08003420 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 800342a:	4b0a      	ldr	r3, [pc, #40]	; (8003454 <send_astronode_request+0x34>)
 800342c:	0018      	movs	r0, r3
 800342e:	f7ff fe9b 	bl	8003168 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	0018      	movs	r0, r3
 8003436:	f7ff fe97 	bl	8003168 <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	b29a      	uxth	r2, r3
 800343e:	23fa      	movs	r3, #250	; 0xfa
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	4804      	ldr	r0, [pc, #16]	; (8003458 <send_astronode_request+0x38>)
 8003446:	f003 fa7b 	bl	8006940 <HAL_UART_Transmit>
}
 800344a:	46c0      	nop			; (mov r8, r8)
 800344c:	46bd      	mov	sp, r7
 800344e:	b002      	add	sp, #8
 8003450:	bd80      	pop	{r7, pc}
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	0801275c 	.word	0x0801275c
 8003458:	200008f8 	.word	0x200008f8

0800345c <get_systick>:
uint32_t get_systick ( void )
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003460:	f000 fcc0 	bl	8003de4 <HAL_GetTick>
 8003464:	0003      	movs	r3, r0
}
 8003466:	0018      	movs	r0, r3
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	000a      	movs	r2, r1
 8003476:	1cbb      	adds	r3, r7, #2
 8003478:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 800347a:	f7ff ffef 	bl	800345c <get_systick>
 800347e:	0002      	movs	r2, r0
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	1cba      	adds	r2, r7, #2
 8003486:	8812      	ldrh	r2, [r2, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	419b      	sbcs	r3, r3
 800348c:	425b      	negs	r3, r3
 800348e:	b2db      	uxtb	r3, r3
}
 8003490:	0018      	movs	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	b002      	add	sp, #8
 8003496:	bd80      	pop	{r7, pc}

08003498 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4806      	ldr	r0, [pc, #24]	; (80034bc <is_astronode_character_received+0x24>)
 80034a4:	2364      	movs	r3, #100	; 0x64
 80034a6:	2201      	movs	r2, #1
 80034a8:	f003 faee 	bl	8006a88 <HAL_UART_Receive>
 80034ac:	0003      	movs	r3, r0
 80034ae:	425a      	negs	r2, r3
 80034b0:	4153      	adcs	r3, r2
 80034b2:	b2db      	uxtb	r3, r3
}
 80034b4:	0018      	movs	r0, r3
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b002      	add	sp, #8
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	200008f8 	.word	0x200008f8

080034c0 <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 80034c4:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <my_astro_evt_pin+0x20>)
 80034c6:	2104      	movs	r1, #4
 80034c8:	0018      	movs	r0, r3
 80034ca:	f001 f823 	bl	8004514 <HAL_GPIO_ReadPin>
 80034ce:	0003      	movs	r3, r0
 80034d0:	3b01      	subs	r3, #1
 80034d2:	425a      	negs	r2, r3
 80034d4:	4153      	adcs	r3, r2
 80034d6:	b2db      	uxtb	r3, r3
}
 80034d8:	0018      	movs	r0, r3
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	46c0      	nop			; (mov r8, r8)
 80034e0:	50000400 	.word	0x50000400

080034e4 <my_tim_init>:

// TIM operations
void my_tim_init ()
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 80034e8:	4b03      	ldr	r3, [pc, #12]	; (80034f8 <my_tim_init+0x14>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2202      	movs	r2, #2
 80034ee:	4252      	negs	r2, r2
 80034f0:	611a      	str	r2, [r3, #16]
}
 80034f2:	46c0      	nop			; (mov r8, r8)
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	20000784 	.word	0x20000784

080034fc <my_tim_start>:

void my_tim_start ()
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8003500:	4b04      	ldr	r3, [pc, #16]	; (8003514 <my_tim_start+0x18>)
 8003502:	2200      	movs	r2, #0
 8003504:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 8003506:	4b04      	ldr	r3, [pc, #16]	; (8003518 <my_tim_start+0x1c>)
 8003508:	0018      	movs	r0, r3
 800350a:	f002 fea5 	bl	8006258 <HAL_TIM_Base_Start_IT>
}
 800350e:	46c0      	nop			; (mov r8, r8)
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	20000c00 	.word	0x20000c00
 8003518:	20000784 	.word	0x20000784

0800351c <my_tim_stop>:

void my_tim_stop ()
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 8003520:	4b03      	ldr	r3, [pc, #12]	; (8003530 <my_tim_stop+0x14>)
 8003522:	0018      	movs	r0, r3
 8003524:	f002 fefa 	bl	800631c <HAL_TIM_Base_Stop_IT>
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	20000784 	.word	0x20000784

08003534 <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003534:	b590      	push	{r4, r7, lr}
 8003536:	b085      	sub	sp, #20
 8003538:	af02      	add	r7, sp, #8
 800353a:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a12      	ldr	r2, [pc, #72]	; (800358c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d11e      	bne.n	8003584 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		tim_seconds++ ;
 8003546:	4b12      	ldr	r3, [pc, #72]	; (8003590 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003548:	881b      	ldrh	r3, [r3, #0]
 800354a:	3301      	adds	r3, #1
 800354c:	b29a      	uxth	r2, r3
 800354e:	4b10      	ldr	r3, [pc, #64]	; (8003590 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003550:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 8003552:	4b0f      	ldr	r3, [pc, #60]	; (8003590 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003554:	881a      	ldrh	r2, [r3, #0]
 8003556:	2396      	movs	r3, #150	; 0x96
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	429a      	cmp	r2, r3
 800355c:	d912      	bls.n	8003584 <HAL_TIM_PeriodElapsedCallback+0x50>
		{
			my_rtc_get_dt_s ( rtc_dt_s ) ;
 800355e:	4b0d      	ldr	r3, [pc, #52]	; (8003594 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003560:	0018      	movs	r0, r3
 8003562:	f006 f8c9 	bl	80096f8 <my_rtc_get_dt_s>
			sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8003566:	4c0c      	ldr	r4, [pc, #48]	; (8003598 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003568:	4a0c      	ldr	r2, [pc, #48]	; (800359c <HAL_TIM_PeriodElapsedCallback+0x68>)
 800356a:	490d      	ldr	r1, [pc, #52]	; (80035a0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800356c:	480d      	ldr	r0, [pc, #52]	; (80035a4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800356e:	4b09      	ldr	r3, [pc, #36]	; (8003594 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003570:	9300      	str	r3, [sp, #0]
 8003572:	0023      	movs	r3, r4
 8003574:	f008 f9be 	bl	800b8f4 <sprintf>
			send_debug_logs ( dbg_payload ) ;
 8003578:	4b0a      	ldr	r3, [pc, #40]	; (80035a4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800357a:	0018      	movs	r0, r3
 800357c:	f7ff fdf4 	bl	8003168 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 8003580:	f000 fd73 	bl	800406a <HAL_NVIC_SystemReset>
		}
	}
}
 8003584:	46c0      	nop			; (mov r8, r8)
 8003586:	46bd      	mov	sp, r7
 8003588:	b003      	add	sp, #12
 800358a:	bd90      	pop	{r4, r7, pc}
 800358c:	40001000 	.word	0x40001000
 8003590:	20000c00 	.word	0x20000c00
 8003594:	20000b20 	.word	0x20000b20
 8003598:	000003d2 	.word	0x000003d2
 800359c:	08012580 	.word	0x08012580
 80035a0:	08012780 	.word	0x08012780
 80035a4:	20000a20 	.word	0x20000a20

080035a8 <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczy flag alarmu
	my_rtc_alarm_flag = true ;
 80035b0:	4b03      	ldr	r3, [pc, #12]	; (80035c0 <HAL_RTC_AlarmAEventCallback+0x18>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	701a      	strb	r2, [r3, #0]
}
 80035b6:	46c0      	nop			; (mov r8, r8)
 80035b8:	46bd      	mov	sp, r7
 80035ba:	b002      	add	sp, #8
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	46c0      	nop			; (mov r8, r8)
 80035c0:	20000bf0 	.word	0x20000bf0

080035c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035c8:	b672      	cpsid	i
}
 80035ca:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035cc:	e7fe      	b.n	80035cc <Error_Handler+0x8>
	...

080035d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035d6:	4b11      	ldr	r3, [pc, #68]	; (800361c <HAL_MspInit+0x4c>)
 80035d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035da:	4b10      	ldr	r3, [pc, #64]	; (800361c <HAL_MspInit+0x4c>)
 80035dc:	2101      	movs	r1, #1
 80035de:	430a      	orrs	r2, r1
 80035e0:	641a      	str	r2, [r3, #64]	; 0x40
 80035e2:	4b0e      	ldr	r3, [pc, #56]	; (800361c <HAL_MspInit+0x4c>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	2201      	movs	r2, #1
 80035e8:	4013      	ands	r3, r2
 80035ea:	607b      	str	r3, [r7, #4]
 80035ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035ee:	4b0b      	ldr	r3, [pc, #44]	; (800361c <HAL_MspInit+0x4c>)
 80035f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <HAL_MspInit+0x4c>)
 80035f4:	2180      	movs	r1, #128	; 0x80
 80035f6:	0549      	lsls	r1, r1, #21
 80035f8:	430a      	orrs	r2, r1
 80035fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80035fc:	4b07      	ldr	r3, [pc, #28]	; (800361c <HAL_MspInit+0x4c>)
 80035fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003600:	2380      	movs	r3, #128	; 0x80
 8003602:	055b      	lsls	r3, r3, #21
 8003604:	4013      	ands	r3, r2
 8003606:	603b      	str	r3, [r7, #0]
 8003608:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800360a:	23c0      	movs	r3, #192	; 0xc0
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	0018      	movs	r0, r3
 8003610:	f000 fc32 	bl	8003e78 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003614:	46c0      	nop			; (mov r8, r8)
 8003616:	46bd      	mov	sp, r7
 8003618:	b002      	add	sp, #8
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40021000 	.word	0x40021000

08003620 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003620:	b590      	push	{r4, r7, lr}
 8003622:	b097      	sub	sp, #92	; 0x5c
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003628:	240c      	movs	r4, #12
 800362a:	193b      	adds	r3, r7, r4
 800362c:	0018      	movs	r0, r3
 800362e:	234c      	movs	r3, #76	; 0x4c
 8003630:	001a      	movs	r2, r3
 8003632:	2100      	movs	r1, #0
 8003634:	f008 f9f4 	bl	800ba20 <memset>
  if(hrtc->Instance==RTC)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a19      	ldr	r2, [pc, #100]	; (80036a4 <HAL_RTC_MspInit+0x84>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d12c      	bne.n	800369c <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003642:	193b      	adds	r3, r7, r4
 8003644:	2280      	movs	r2, #128	; 0x80
 8003646:	0292      	lsls	r2, r2, #10
 8003648:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800364a:	193b      	adds	r3, r7, r4
 800364c:	2280      	movs	r2, #128	; 0x80
 800364e:	0052      	lsls	r2, r2, #1
 8003650:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003652:	193b      	adds	r3, r7, r4
 8003654:	0018      	movs	r0, r3
 8003656:	f001 fd4d 	bl	80050f4 <HAL_RCCEx_PeriphCLKConfig>
 800365a:	1e03      	subs	r3, r0, #0
 800365c:	d001      	beq.n	8003662 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800365e:	f7ff ffb1 	bl	80035c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003662:	4b11      	ldr	r3, [pc, #68]	; (80036a8 <HAL_RTC_MspInit+0x88>)
 8003664:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003666:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <HAL_RTC_MspInit+0x88>)
 8003668:	2180      	movs	r1, #128	; 0x80
 800366a:	0209      	lsls	r1, r1, #8
 800366c:	430a      	orrs	r2, r1
 800366e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003670:	4b0d      	ldr	r3, [pc, #52]	; (80036a8 <HAL_RTC_MspInit+0x88>)
 8003672:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003674:	4b0c      	ldr	r3, [pc, #48]	; (80036a8 <HAL_RTC_MspInit+0x88>)
 8003676:	2180      	movs	r1, #128	; 0x80
 8003678:	00c9      	lsls	r1, r1, #3
 800367a:	430a      	orrs	r2, r1
 800367c:	63da      	str	r2, [r3, #60]	; 0x3c
 800367e:	4b0a      	ldr	r3, [pc, #40]	; (80036a8 <HAL_RTC_MspInit+0x88>)
 8003680:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003682:	2380      	movs	r3, #128	; 0x80
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	4013      	ands	r3, r2
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 800368c:	2200      	movs	r2, #0
 800368e:	2103      	movs	r1, #3
 8003690:	2002      	movs	r0, #2
 8003692:	f000 fcc5 	bl	8004020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003696:	2002      	movs	r0, #2
 8003698:	f000 fcd7 	bl	800404a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800369c:	46c0      	nop			; (mov r8, r8)
 800369e:	46bd      	mov	sp, r7
 80036a0:	b017      	add	sp, #92	; 0x5c
 80036a2:	bd90      	pop	{r4, r7, pc}
 80036a4:	40002800 	.word	0x40002800
 80036a8:	40021000 	.word	0x40021000

080036ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80036ac:	b590      	push	{r4, r7, lr}
 80036ae:	b08b      	sub	sp, #44	; 0x2c
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b4:	2414      	movs	r4, #20
 80036b6:	193b      	adds	r3, r7, r4
 80036b8:	0018      	movs	r0, r3
 80036ba:	2314      	movs	r3, #20
 80036bc:	001a      	movs	r2, r3
 80036be:	2100      	movs	r1, #0
 80036c0:	f008 f9ae 	bl	800ba20 <memset>
  if(hspi->Instance==SPI1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a1b      	ldr	r2, [pc, #108]	; (8003738 <HAL_SPI_MspInit+0x8c>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d130      	bne.n	8003730 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036ce:	4b1b      	ldr	r3, [pc, #108]	; (800373c <HAL_SPI_MspInit+0x90>)
 80036d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036d2:	4b1a      	ldr	r3, [pc, #104]	; (800373c <HAL_SPI_MspInit+0x90>)
 80036d4:	2180      	movs	r1, #128	; 0x80
 80036d6:	0149      	lsls	r1, r1, #5
 80036d8:	430a      	orrs	r2, r1
 80036da:	641a      	str	r2, [r3, #64]	; 0x40
 80036dc:	4b17      	ldr	r3, [pc, #92]	; (800373c <HAL_SPI_MspInit+0x90>)
 80036de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036e0:	2380      	movs	r3, #128	; 0x80
 80036e2:	015b      	lsls	r3, r3, #5
 80036e4:	4013      	ands	r3, r2
 80036e6:	613b      	str	r3, [r7, #16]
 80036e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ea:	4b14      	ldr	r3, [pc, #80]	; (800373c <HAL_SPI_MspInit+0x90>)
 80036ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036ee:	4b13      	ldr	r3, [pc, #76]	; (800373c <HAL_SPI_MspInit+0x90>)
 80036f0:	2101      	movs	r1, #1
 80036f2:	430a      	orrs	r2, r1
 80036f4:	635a      	str	r2, [r3, #52]	; 0x34
 80036f6:	4b11      	ldr	r3, [pc, #68]	; (800373c <HAL_SPI_MspInit+0x90>)
 80036f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fa:	2201      	movs	r2, #1
 80036fc:	4013      	ands	r3, r2
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8003702:	0021      	movs	r1, r4
 8003704:	187b      	adds	r3, r7, r1
 8003706:	22e0      	movs	r2, #224	; 0xe0
 8003708:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800370a:	187b      	adds	r3, r7, r1
 800370c:	2202      	movs	r2, #2
 800370e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003710:	187b      	adds	r3, r7, r1
 8003712:	2200      	movs	r2, #0
 8003714:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003716:	187b      	adds	r3, r7, r1
 8003718:	2200      	movs	r2, #0
 800371a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800371c:	187b      	adds	r3, r7, r1
 800371e:	2200      	movs	r2, #0
 8003720:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003722:	187a      	adds	r2, r7, r1
 8003724:	23a0      	movs	r3, #160	; 0xa0
 8003726:	05db      	lsls	r3, r3, #23
 8003728:	0011      	movs	r1, r2
 800372a:	0018      	movs	r0, r3
 800372c:	f000 fcae 	bl	800408c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b00b      	add	sp, #44	; 0x2c
 8003736:	bd90      	pop	{r4, r7, pc}
 8003738:	40013000 	.word	0x40013000
 800373c:	40021000 	.word	0x40021000

08003740 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a0d      	ldr	r2, [pc, #52]	; (8003784 <HAL_TIM_Base_MspInit+0x44>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d113      	bne.n	800377a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003752:	4b0d      	ldr	r3, [pc, #52]	; (8003788 <HAL_TIM_Base_MspInit+0x48>)
 8003754:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003756:	4b0c      	ldr	r3, [pc, #48]	; (8003788 <HAL_TIM_Base_MspInit+0x48>)
 8003758:	2110      	movs	r1, #16
 800375a:	430a      	orrs	r2, r1
 800375c:	63da      	str	r2, [r3, #60]	; 0x3c
 800375e:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <HAL_TIM_Base_MspInit+0x48>)
 8003760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003762:	2210      	movs	r2, #16
 8003764:	4013      	ands	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 800376a:	2200      	movs	r2, #0
 800376c:	2102      	movs	r1, #2
 800376e:	2011      	movs	r0, #17
 8003770:	f000 fc56 	bl	8004020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003774:	2011      	movs	r0, #17
 8003776:	f000 fc68 	bl	800404a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	46bd      	mov	sp, r7
 800377e:	b004      	add	sp, #16
 8003780:	bd80      	pop	{r7, pc}
 8003782:	46c0      	nop			; (mov r8, r8)
 8003784:	40001000 	.word	0x40001000
 8003788:	40021000 	.word	0x40021000

0800378c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800378c:	b590      	push	{r4, r7, lr}
 800378e:	b0a3      	sub	sp, #140	; 0x8c
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003794:	2374      	movs	r3, #116	; 0x74
 8003796:	18fb      	adds	r3, r7, r3
 8003798:	0018      	movs	r0, r3
 800379a:	2314      	movs	r3, #20
 800379c:	001a      	movs	r2, r3
 800379e:	2100      	movs	r1, #0
 80037a0:	f008 f93e 	bl	800ba20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037a4:	2428      	movs	r4, #40	; 0x28
 80037a6:	193b      	adds	r3, r7, r4
 80037a8:	0018      	movs	r0, r3
 80037aa:	234c      	movs	r3, #76	; 0x4c
 80037ac:	001a      	movs	r2, r3
 80037ae:	2100      	movs	r1, #0
 80037b0:	f008 f936 	bl	800ba20 <memset>
  if(huart->Instance==USART1)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a84      	ldr	r2, [pc, #528]	; (80039cc <HAL_UART_MspInit+0x240>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d140      	bne.n	8003840 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80037be:	193b      	adds	r3, r7, r4
 80037c0:	2201      	movs	r2, #1
 80037c2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80037c4:	193b      	adds	r3, r7, r4
 80037c6:	2200      	movs	r2, #0
 80037c8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037ca:	193b      	adds	r3, r7, r4
 80037cc:	0018      	movs	r0, r3
 80037ce:	f001 fc91 	bl	80050f4 <HAL_RCCEx_PeriphCLKConfig>
 80037d2:	1e03      	subs	r3, r0, #0
 80037d4:	d001      	beq.n	80037da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80037d6:	f7ff fef5 	bl	80035c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037da:	4b7d      	ldr	r3, [pc, #500]	; (80039d0 <HAL_UART_MspInit+0x244>)
 80037dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037de:	4b7c      	ldr	r3, [pc, #496]	; (80039d0 <HAL_UART_MspInit+0x244>)
 80037e0:	2180      	movs	r1, #128	; 0x80
 80037e2:	01c9      	lsls	r1, r1, #7
 80037e4:	430a      	orrs	r2, r1
 80037e6:	641a      	str	r2, [r3, #64]	; 0x40
 80037e8:	4b79      	ldr	r3, [pc, #484]	; (80039d0 <HAL_UART_MspInit+0x244>)
 80037ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037ec:	2380      	movs	r3, #128	; 0x80
 80037ee:	01db      	lsls	r3, r3, #7
 80037f0:	4013      	ands	r3, r2
 80037f2:	627b      	str	r3, [r7, #36]	; 0x24
 80037f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037f6:	4b76      	ldr	r3, [pc, #472]	; (80039d0 <HAL_UART_MspInit+0x244>)
 80037f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037fa:	4b75      	ldr	r3, [pc, #468]	; (80039d0 <HAL_UART_MspInit+0x244>)
 80037fc:	2101      	movs	r1, #1
 80037fe:	430a      	orrs	r2, r1
 8003800:	635a      	str	r2, [r3, #52]	; 0x34
 8003802:	4b73      	ldr	r3, [pc, #460]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003806:	2201      	movs	r2, #1
 8003808:	4013      	ands	r3, r2
 800380a:	623b      	str	r3, [r7, #32]
 800380c:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 800380e:	2174      	movs	r1, #116	; 0x74
 8003810:	187b      	adds	r3, r7, r1
 8003812:	22c0      	movs	r2, #192	; 0xc0
 8003814:	00d2      	lsls	r2, r2, #3
 8003816:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003818:	187b      	adds	r3, r7, r1
 800381a:	2202      	movs	r2, #2
 800381c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381e:	187b      	adds	r3, r7, r1
 8003820:	2200      	movs	r2, #0
 8003822:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003824:	187b      	adds	r3, r7, r1
 8003826:	2200      	movs	r2, #0
 8003828:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800382a:	187b      	adds	r3, r7, r1
 800382c:	2201      	movs	r2, #1
 800382e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003830:	187a      	adds	r2, r7, r1
 8003832:	23a0      	movs	r3, #160	; 0xa0
 8003834:	05db      	lsls	r3, r3, #23
 8003836:	0011      	movs	r1, r2
 8003838:	0018      	movs	r0, r3
 800383a:	f000 fc27 	bl	800408c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 800383e:	e0c0      	b.n	80039c2 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a63      	ldr	r2, [pc, #396]	; (80039d4 <HAL_UART_MspInit+0x248>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d140      	bne.n	80038cc <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800384a:	2128      	movs	r1, #40	; 0x28
 800384c:	187b      	adds	r3, r7, r1
 800384e:	2202      	movs	r2, #2
 8003850:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003852:	187b      	adds	r3, r7, r1
 8003854:	2200      	movs	r2, #0
 8003856:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003858:	187b      	adds	r3, r7, r1
 800385a:	0018      	movs	r0, r3
 800385c:	f001 fc4a 	bl	80050f4 <HAL_RCCEx_PeriphCLKConfig>
 8003860:	1e03      	subs	r3, r0, #0
 8003862:	d001      	beq.n	8003868 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8003864:	f7ff feae 	bl	80035c4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003868:	4b59      	ldr	r3, [pc, #356]	; (80039d0 <HAL_UART_MspInit+0x244>)
 800386a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800386c:	4b58      	ldr	r3, [pc, #352]	; (80039d0 <HAL_UART_MspInit+0x244>)
 800386e:	2180      	movs	r1, #128	; 0x80
 8003870:	0289      	lsls	r1, r1, #10
 8003872:	430a      	orrs	r2, r1
 8003874:	63da      	str	r2, [r3, #60]	; 0x3c
 8003876:	4b56      	ldr	r3, [pc, #344]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003878:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800387a:	2380      	movs	r3, #128	; 0x80
 800387c:	029b      	lsls	r3, r3, #10
 800387e:	4013      	ands	r3, r2
 8003880:	61fb      	str	r3, [r7, #28]
 8003882:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003884:	4b52      	ldr	r3, [pc, #328]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003886:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003888:	4b51      	ldr	r3, [pc, #324]	; (80039d0 <HAL_UART_MspInit+0x244>)
 800388a:	2101      	movs	r1, #1
 800388c:	430a      	orrs	r2, r1
 800388e:	635a      	str	r2, [r3, #52]	; 0x34
 8003890:	4b4f      	ldr	r3, [pc, #316]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003894:	2201      	movs	r2, #1
 8003896:	4013      	ands	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
 800389a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 800389c:	2174      	movs	r1, #116	; 0x74
 800389e:	187b      	adds	r3, r7, r1
 80038a0:	220c      	movs	r2, #12
 80038a2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a4:	187b      	adds	r3, r7, r1
 80038a6:	2202      	movs	r2, #2
 80038a8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	187b      	adds	r3, r7, r1
 80038ac:	2200      	movs	r2, #0
 80038ae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b0:	187b      	adds	r3, r7, r1
 80038b2:	2200      	movs	r2, #0
 80038b4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80038b6:	187b      	adds	r3, r7, r1
 80038b8:	2201      	movs	r2, #1
 80038ba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038bc:	187a      	adds	r2, r7, r1
 80038be:	23a0      	movs	r3, #160	; 0xa0
 80038c0:	05db      	lsls	r3, r3, #23
 80038c2:	0011      	movs	r1, r2
 80038c4:	0018      	movs	r0, r3
 80038c6:	f000 fbe1 	bl	800408c <HAL_GPIO_Init>
}
 80038ca:	e07a      	b.n	80039c2 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a41      	ldr	r2, [pc, #260]	; (80039d8 <HAL_UART_MspInit+0x24c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d140      	bne.n	8003958 <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80038d6:	2128      	movs	r1, #40	; 0x28
 80038d8:	187b      	adds	r3, r7, r1
 80038da:	2204      	movs	r2, #4
 80038dc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80038de:	187b      	adds	r3, r7, r1
 80038e0:	2200      	movs	r2, #0
 80038e2:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038e4:	187b      	adds	r3, r7, r1
 80038e6:	0018      	movs	r0, r3
 80038e8:	f001 fc04 	bl	80050f4 <HAL_RCCEx_PeriphCLKConfig>
 80038ec:	1e03      	subs	r3, r0, #0
 80038ee:	d001      	beq.n	80038f4 <HAL_UART_MspInit+0x168>
      Error_Handler();
 80038f0:	f7ff fe68 	bl	80035c4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80038f4:	4b36      	ldr	r3, [pc, #216]	; (80039d0 <HAL_UART_MspInit+0x244>)
 80038f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038f8:	4b35      	ldr	r3, [pc, #212]	; (80039d0 <HAL_UART_MspInit+0x244>)
 80038fa:	2180      	movs	r1, #128	; 0x80
 80038fc:	02c9      	lsls	r1, r1, #11
 80038fe:	430a      	orrs	r2, r1
 8003900:	63da      	str	r2, [r3, #60]	; 0x3c
 8003902:	4b33      	ldr	r3, [pc, #204]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003904:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003906:	2380      	movs	r3, #128	; 0x80
 8003908:	02db      	lsls	r3, r3, #11
 800390a:	4013      	ands	r3, r2
 800390c:	617b      	str	r3, [r7, #20]
 800390e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003910:	4b2f      	ldr	r3, [pc, #188]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003912:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003914:	4b2e      	ldr	r3, [pc, #184]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003916:	2102      	movs	r1, #2
 8003918:	430a      	orrs	r2, r1
 800391a:	635a      	str	r2, [r3, #52]	; 0x34
 800391c:	4b2c      	ldr	r3, [pc, #176]	; (80039d0 <HAL_UART_MspInit+0x244>)
 800391e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003920:	2202      	movs	r2, #2
 8003922:	4013      	ands	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 8003928:	2174      	movs	r1, #116	; 0x74
 800392a:	187b      	adds	r3, r7, r1
 800392c:	22c0      	movs	r2, #192	; 0xc0
 800392e:	0092      	lsls	r2, r2, #2
 8003930:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003932:	187b      	adds	r3, r7, r1
 8003934:	2202      	movs	r2, #2
 8003936:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003938:	187b      	adds	r3, r7, r1
 800393a:	2200      	movs	r2, #0
 800393c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800393e:	187b      	adds	r3, r7, r1
 8003940:	2200      	movs	r2, #0
 8003942:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003944:	187b      	adds	r3, r7, r1
 8003946:	2204      	movs	r2, #4
 8003948:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800394a:	187b      	adds	r3, r7, r1
 800394c:	4a23      	ldr	r2, [pc, #140]	; (80039dc <HAL_UART_MspInit+0x250>)
 800394e:	0019      	movs	r1, r3
 8003950:	0010      	movs	r0, r2
 8003952:	f000 fb9b 	bl	800408c <HAL_GPIO_Init>
}
 8003956:	e034      	b.n	80039c2 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a20      	ldr	r2, [pc, #128]	; (80039e0 <HAL_UART_MspInit+0x254>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d12f      	bne.n	80039c2 <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 8003962:	4b1b      	ldr	r3, [pc, #108]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003964:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003966:	4b1a      	ldr	r3, [pc, #104]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003968:	2180      	movs	r1, #128	; 0x80
 800396a:	0049      	lsls	r1, r1, #1
 800396c:	430a      	orrs	r2, r1
 800396e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003970:	4b17      	ldr	r3, [pc, #92]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003972:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003974:	2380      	movs	r3, #128	; 0x80
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	4013      	ands	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800397e:	4b14      	ldr	r3, [pc, #80]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003980:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003982:	4b13      	ldr	r3, [pc, #76]	; (80039d0 <HAL_UART_MspInit+0x244>)
 8003984:	2102      	movs	r1, #2
 8003986:	430a      	orrs	r2, r1
 8003988:	635a      	str	r2, [r3, #52]	; 0x34
 800398a:	4b11      	ldr	r3, [pc, #68]	; (80039d0 <HAL_UART_MspInit+0x244>)
 800398c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800398e:	2202      	movs	r2, #2
 8003990:	4013      	ands	r3, r2
 8003992:	60bb      	str	r3, [r7, #8]
 8003994:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003996:	2174      	movs	r1, #116	; 0x74
 8003998:	187b      	adds	r3, r7, r1
 800399a:	2218      	movs	r2, #24
 800399c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800399e:	187b      	adds	r3, r7, r1
 80039a0:	2202      	movs	r2, #2
 80039a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a4:	187b      	adds	r3, r7, r1
 80039a6:	2200      	movs	r2, #0
 80039a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039aa:	187b      	adds	r3, r7, r1
 80039ac:	2200      	movs	r2, #0
 80039ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 80039b0:	187b      	adds	r3, r7, r1
 80039b2:	2203      	movs	r2, #3
 80039b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039b6:	187b      	adds	r3, r7, r1
 80039b8:	4a08      	ldr	r2, [pc, #32]	; (80039dc <HAL_UART_MspInit+0x250>)
 80039ba:	0019      	movs	r1, r3
 80039bc:	0010      	movs	r0, r2
 80039be:	f000 fb65 	bl	800408c <HAL_GPIO_Init>
}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b023      	add	sp, #140	; 0x8c
 80039c8:	bd90      	pop	{r4, r7, pc}
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	40013800 	.word	0x40013800
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40004400 	.word	0x40004400
 80039d8:	40004800 	.word	0x40004800
 80039dc:	50000400 	.word	0x50000400
 80039e0:	40005000 	.word	0x40005000

080039e4 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a25      	ldr	r2, [pc, #148]	; (8003a88 <HAL_UART_MspDeInit+0xa4>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d10e      	bne.n	8003a14 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80039f6:	4b25      	ldr	r3, [pc, #148]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 80039f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039fa:	4b24      	ldr	r3, [pc, #144]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 80039fc:	4924      	ldr	r1, [pc, #144]	; (8003a90 <HAL_UART_MspDeInit+0xac>)
 80039fe:	400a      	ands	r2, r1
 8003a00:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 8003a02:	23c0      	movs	r3, #192	; 0xc0
 8003a04:	00da      	lsls	r2, r3, #3
 8003a06:	23a0      	movs	r3, #160	; 0xa0
 8003a08:	05db      	lsls	r3, r3, #23
 8003a0a:	0011      	movs	r1, r2
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f000 fca9 	bl	8004364 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8003a12:	e034      	b.n	8003a7e <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a1e      	ldr	r2, [pc, #120]	; (8003a94 <HAL_UART_MspDeInit+0xb0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d10c      	bne.n	8003a38 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003a1e:	4b1b      	ldr	r3, [pc, #108]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 8003a20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a22:	4b1a      	ldr	r3, [pc, #104]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 8003a24:	491c      	ldr	r1, [pc, #112]	; (8003a98 <HAL_UART_MspDeInit+0xb4>)
 8003a26:	400a      	ands	r2, r1
 8003a28:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8003a2a:	23a0      	movs	r3, #160	; 0xa0
 8003a2c:	05db      	lsls	r3, r3, #23
 8003a2e:	210c      	movs	r1, #12
 8003a30:	0018      	movs	r0, r3
 8003a32:	f000 fc97 	bl	8004364 <HAL_GPIO_DeInit>
}
 8003a36:	e022      	b.n	8003a7e <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a17      	ldr	r2, [pc, #92]	; (8003a9c <HAL_UART_MspDeInit+0xb8>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d10d      	bne.n	8003a5e <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003a42:	4b12      	ldr	r3, [pc, #72]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 8003a44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a46:	4b11      	ldr	r3, [pc, #68]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 8003a48:	4915      	ldr	r1, [pc, #84]	; (8003aa0 <HAL_UART_MspDeInit+0xbc>)
 8003a4a:	400a      	ands	r2, r1
 8003a4c:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8003a4e:	23c0      	movs	r3, #192	; 0xc0
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4a14      	ldr	r2, [pc, #80]	; (8003aa4 <HAL_UART_MspDeInit+0xc0>)
 8003a54:	0019      	movs	r1, r3
 8003a56:	0010      	movs	r0, r2
 8003a58:	f000 fc84 	bl	8004364 <HAL_GPIO_DeInit>
}
 8003a5c:	e00f      	b.n	8003a7e <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a11      	ldr	r2, [pc, #68]	; (8003aa8 <HAL_UART_MspDeInit+0xc4>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d10a      	bne.n	8003a7e <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 8003a68:	4b08      	ldr	r3, [pc, #32]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 8003a6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a6c:	4b07      	ldr	r3, [pc, #28]	; (8003a8c <HAL_UART_MspDeInit+0xa8>)
 8003a6e:	490f      	ldr	r1, [pc, #60]	; (8003aac <HAL_UART_MspDeInit+0xc8>)
 8003a70:	400a      	ands	r2, r1
 8003a72:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8003a74:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <HAL_UART_MspDeInit+0xc0>)
 8003a76:	2118      	movs	r1, #24
 8003a78:	0018      	movs	r0, r3
 8003a7a:	f000 fc73 	bl	8004364 <HAL_GPIO_DeInit>
}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	46bd      	mov	sp, r7
 8003a82:	b002      	add	sp, #8
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	40013800 	.word	0x40013800
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	ffffbfff 	.word	0xffffbfff
 8003a94:	40004400 	.word	0x40004400
 8003a98:	fffdffff 	.word	0xfffdffff
 8003a9c:	40004800 	.word	0x40004800
 8003aa0:	fffbffff 	.word	0xfffbffff
 8003aa4:	50000400 	.word	0x50000400
 8003aa8:	40005000 	.word	0x40005000
 8003aac:	fffffeff 	.word	0xfffffeff

08003ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ab4:	e7fe      	b.n	8003ab4 <NMI_Handler+0x4>

08003ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aba:	e7fe      	b.n	8003aba <HardFault_Handler+0x4>

08003abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003ac0:	46c0      	nop			; (mov r8, r8)
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ad4:	f000 f974 	bl	8003dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ad8:	46c0      	nop			; (mov r8, r8)
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
	...

08003ae0 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003ae4:	4b03      	ldr	r3, [pc, #12]	; (8003af4 <RTC_TAMP_IRQHandler+0x14>)
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f002 f906 	bl	8005cf8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003aec:	46c0      	nop			; (mov r8, r8)
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	200006f4 	.word	0x200006f4

08003af8 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003afc:	4b03      	ldr	r3, [pc, #12]	; (8003b0c <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003afe:	0018      	movs	r0, r3
 8003b00:	f002 fc3a 	bl	8006378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	46c0      	nop			; (mov r8, r8)
 8003b0c:	20000784 	.word	0x20000784

08003b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	af00      	add	r7, sp, #0
  return 1;
 8003b14:	2301      	movs	r3, #1
}
 8003b16:	0018      	movs	r0, r3
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <_kill>:

int _kill(int pid, int sig)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b26:	f008 f827 	bl	800bb78 <__errno>
 8003b2a:	0003      	movs	r3, r0
 8003b2c:	2216      	movs	r2, #22
 8003b2e:	601a      	str	r2, [r3, #0]
  return -1;
 8003b30:	2301      	movs	r3, #1
 8003b32:	425b      	negs	r3, r3
}
 8003b34:	0018      	movs	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	b002      	add	sp, #8
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <_exit>:

void _exit (int status)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b44:	2301      	movs	r3, #1
 8003b46:	425a      	negs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	0011      	movs	r1, r2
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f7ff ffe5 	bl	8003b1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b52:	e7fe      	b.n	8003b52 <_exit+0x16>

08003b54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b60:	2300      	movs	r3, #0
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	e00a      	b.n	8003b7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b66:	e000      	b.n	8003b6a <_read+0x16>
 8003b68:	bf00      	nop
 8003b6a:	0001      	movs	r1, r0
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	60ba      	str	r2, [r7, #8]
 8003b72:	b2ca      	uxtb	r2, r1
 8003b74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	617b      	str	r3, [r7, #20]
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	dbf0      	blt.n	8003b66 <_read+0x12>
  }

  return len;
 8003b84:	687b      	ldr	r3, [r7, #4]
}
 8003b86:	0018      	movs	r0, r3
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b006      	add	sp, #24
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b086      	sub	sp, #24
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	60f8      	str	r0, [r7, #12]
 8003b96:	60b9      	str	r1, [r7, #8]
 8003b98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	e009      	b.n	8003bb4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	60ba      	str	r2, [r7, #8]
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	0018      	movs	r0, r3
 8003baa:	e000      	b.n	8003bae <_write+0x20>
 8003bac:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	dbf1      	blt.n	8003ba0 <_write+0x12>
  }
  return len;
 8003bbc:	687b      	ldr	r3, [r7, #4]
}
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	b006      	add	sp, #24
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <_close>:

int _close(int file)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	425b      	negs	r3, r3
}
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	b002      	add	sp, #8
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
 8003be2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	2280      	movs	r2, #128	; 0x80
 8003be8:	0192      	lsls	r2, r2, #6
 8003bea:	605a      	str	r2, [r3, #4]
  return 0;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	0018      	movs	r0, r3
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	b002      	add	sp, #8
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <_isatty>:

int _isatty(int file)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b082      	sub	sp, #8
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003bfe:	2301      	movs	r3, #1
}
 8003c00:	0018      	movs	r0, r3
 8003c02:	46bd      	mov	sp, r7
 8003c04:	b002      	add	sp, #8
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	0018      	movs	r0, r3
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	b004      	add	sp, #16
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b086      	sub	sp, #24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c28:	4a14      	ldr	r2, [pc, #80]	; (8003c7c <_sbrk+0x5c>)
 8003c2a:	4b15      	ldr	r3, [pc, #84]	; (8003c80 <_sbrk+0x60>)
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c34:	4b13      	ldr	r3, [pc, #76]	; (8003c84 <_sbrk+0x64>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d102      	bne.n	8003c42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c3c:	4b11      	ldr	r3, [pc, #68]	; (8003c84 <_sbrk+0x64>)
 8003c3e:	4a12      	ldr	r2, [pc, #72]	; (8003c88 <_sbrk+0x68>)
 8003c40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c42:	4b10      	ldr	r3, [pc, #64]	; (8003c84 <_sbrk+0x64>)
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	18d3      	adds	r3, r2, r3
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d207      	bcs.n	8003c60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c50:	f007 ff92 	bl	800bb78 <__errno>
 8003c54:	0003      	movs	r3, r0
 8003c56:	220c      	movs	r2, #12
 8003c58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	425b      	negs	r3, r3
 8003c5e:	e009      	b.n	8003c74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c60:	4b08      	ldr	r3, [pc, #32]	; (8003c84 <_sbrk+0x64>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c66:	4b07      	ldr	r3, [pc, #28]	; (8003c84 <_sbrk+0x64>)
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	18d2      	adds	r2, r2, r3
 8003c6e:	4b05      	ldr	r3, [pc, #20]	; (8003c84 <_sbrk+0x64>)
 8003c70:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003c72:	68fb      	ldr	r3, [r7, #12]
}
 8003c74:	0018      	movs	r0, r3
 8003c76:	46bd      	mov	sp, r7
 8003c78:	b006      	add	sp, #24
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	20024000 	.word	0x20024000
 8003c80:	00000400 	.word	0x00000400
 8003c84:	20000bf4 	.word	0x20000bf4
 8003c88:	20000f10 	.word	0x20000f10

08003c8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c90:	46c0      	nop			; (mov r8, r8)
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
	...

08003c98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c98:	480d      	ldr	r0, [pc, #52]	; (8003cd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c9a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003c9c:	f7ff fff6 	bl	8003c8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ca0:	480c      	ldr	r0, [pc, #48]	; (8003cd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ca2:	490d      	ldr	r1, [pc, #52]	; (8003cd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ca4:	4a0d      	ldr	r2, [pc, #52]	; (8003cdc <LoopForever+0xe>)
  movs r3, #0
 8003ca6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ca8:	e002      	b.n	8003cb0 <LoopCopyDataInit>

08003caa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003caa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cae:	3304      	adds	r3, #4

08003cb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cb4:	d3f9      	bcc.n	8003caa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cb6:	4a0a      	ldr	r2, [pc, #40]	; (8003ce0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003cb8:	4c0a      	ldr	r4, [pc, #40]	; (8003ce4 <LoopForever+0x16>)
  movs r3, #0
 8003cba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cbc:	e001      	b.n	8003cc2 <LoopFillZerobss>

08003cbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cc0:	3204      	adds	r2, #4

08003cc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cc4:	d3fb      	bcc.n	8003cbe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003cc6:	f007 ff5d 	bl	800bb84 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003cca:	f7fe fc6d 	bl	80025a8 <main>

08003cce <LoopForever>:

LoopForever:
  b LoopForever
 8003cce:	e7fe      	b.n	8003cce <LoopForever>
  ldr   r0, =_estack
 8003cd0:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003cd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cd8:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8003cdc:	08014608 	.word	0x08014608
  ldr r2, =_sbss
 8003ce0:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 8003ce4:	20000f10 	.word	0x20000f10

08003ce8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ce8:	e7fe      	b.n	8003ce8 <ADC1_COMP_IRQHandler>
	...

08003cec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003cf2:	1dfb      	adds	r3, r7, #7
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cf8:	4b0b      	ldr	r3, [pc, #44]	; (8003d28 <HAL_Init+0x3c>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4b0a      	ldr	r3, [pc, #40]	; (8003d28 <HAL_Init+0x3c>)
 8003cfe:	2180      	movs	r1, #128	; 0x80
 8003d00:	0049      	lsls	r1, r1, #1
 8003d02:	430a      	orrs	r2, r1
 8003d04:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d06:	2003      	movs	r0, #3
 8003d08:	f000 f810 	bl	8003d2c <HAL_InitTick>
 8003d0c:	1e03      	subs	r3, r0, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003d10:	1dfb      	adds	r3, r7, #7
 8003d12:	2201      	movs	r2, #1
 8003d14:	701a      	strb	r2, [r3, #0]
 8003d16:	e001      	b.n	8003d1c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003d18:	f7ff fc5a 	bl	80035d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d1c:	1dfb      	adds	r3, r7, #7
 8003d1e:	781b      	ldrb	r3, [r3, #0]
}
 8003d20:	0018      	movs	r0, r3
 8003d22:	46bd      	mov	sp, r7
 8003d24:	b002      	add	sp, #8
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40022000 	.word	0x40022000

08003d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d2c:	b590      	push	{r4, r7, lr}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d34:	230f      	movs	r3, #15
 8003d36:	18fb      	adds	r3, r7, r3
 8003d38:	2200      	movs	r2, #0
 8003d3a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003d3c:	4b1d      	ldr	r3, [pc, #116]	; (8003db4 <HAL_InitTick+0x88>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d02b      	beq.n	8003d9c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003d44:	4b1c      	ldr	r3, [pc, #112]	; (8003db8 <HAL_InitTick+0x8c>)
 8003d46:	681c      	ldr	r4, [r3, #0]
 8003d48:	4b1a      	ldr	r3, [pc, #104]	; (8003db4 <HAL_InitTick+0x88>)
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	0019      	movs	r1, r3
 8003d4e:	23fa      	movs	r3, #250	; 0xfa
 8003d50:	0098      	lsls	r0, r3, #2
 8003d52:	f7fc f9f3 	bl	800013c <__udivsi3>
 8003d56:	0003      	movs	r3, r0
 8003d58:	0019      	movs	r1, r3
 8003d5a:	0020      	movs	r0, r4
 8003d5c:	f7fc f9ee 	bl	800013c <__udivsi3>
 8003d60:	0003      	movs	r3, r0
 8003d62:	0018      	movs	r0, r3
 8003d64:	f000 f985 	bl	8004072 <HAL_SYSTICK_Config>
 8003d68:	1e03      	subs	r3, r0, #0
 8003d6a:	d112      	bne.n	8003d92 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b03      	cmp	r3, #3
 8003d70:	d80a      	bhi.n	8003d88 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	2301      	movs	r3, #1
 8003d76:	425b      	negs	r3, r3
 8003d78:	2200      	movs	r2, #0
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f000 f950 	bl	8004020 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d80:	4b0e      	ldr	r3, [pc, #56]	; (8003dbc <HAL_InitTick+0x90>)
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	e00d      	b.n	8003da4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003d88:	230f      	movs	r3, #15
 8003d8a:	18fb      	adds	r3, r7, r3
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	701a      	strb	r2, [r3, #0]
 8003d90:	e008      	b.n	8003da4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d92:	230f      	movs	r3, #15
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	2201      	movs	r2, #1
 8003d98:	701a      	strb	r2, [r3, #0]
 8003d9a:	e003      	b.n	8003da4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d9c:	230f      	movs	r3, #15
 8003d9e:	18fb      	adds	r3, r7, r3
 8003da0:	2201      	movs	r2, #1
 8003da2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003da4:	230f      	movs	r3, #15
 8003da6:	18fb      	adds	r3, r7, r3
 8003da8:	781b      	ldrb	r3, [r3, #0]
}
 8003daa:	0018      	movs	r0, r3
 8003dac:	46bd      	mov	sp, r7
 8003dae:	b005      	add	sp, #20
 8003db0:	bd90      	pop	{r4, r7, pc}
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	20000014 	.word	0x20000014
 8003db8:	2000000c 	.word	0x2000000c
 8003dbc:	20000010 	.word	0x20000010

08003dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003dc4:	4b05      	ldr	r3, [pc, #20]	; (8003ddc <HAL_IncTick+0x1c>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	001a      	movs	r2, r3
 8003dca:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <HAL_IncTick+0x20>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	18d2      	adds	r2, r2, r3
 8003dd0:	4b03      	ldr	r3, [pc, #12]	; (8003de0 <HAL_IncTick+0x20>)
 8003dd2:	601a      	str	r2, [r3, #0]
}
 8003dd4:	46c0      	nop			; (mov r8, r8)
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	20000014 	.word	0x20000014
 8003de0:	20000bf8 	.word	0x20000bf8

08003de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  return uwTick;
 8003de8:	4b02      	ldr	r3, [pc, #8]	; (8003df4 <HAL_GetTick+0x10>)
 8003dea:	681b      	ldr	r3, [r3, #0]
}
 8003dec:	0018      	movs	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	46c0      	nop			; (mov r8, r8)
 8003df4:	20000bf8 	.word	0x20000bf8

08003df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e00:	f7ff fff0 	bl	8003de4 <HAL_GetTick>
 8003e04:	0003      	movs	r3, r0
 8003e06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	d005      	beq.n	8003e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e12:	4b0a      	ldr	r3, [pc, #40]	; (8003e3c <HAL_Delay+0x44>)
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	001a      	movs	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	189b      	adds	r3, r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e1e:	46c0      	nop			; (mov r8, r8)
 8003e20:	f7ff ffe0 	bl	8003de4 <HAL_GetTick>
 8003e24:	0002      	movs	r2, r0
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d8f7      	bhi.n	8003e20 <HAL_Delay+0x28>
  {
  }
}
 8003e30:	46c0      	nop			; (mov r8, r8)
 8003e32:	46c0      	nop			; (mov r8, r8)
 8003e34:	46bd      	mov	sp, r7
 8003e36:	b004      	add	sp, #16
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	46c0      	nop			; (mov r8, r8)
 8003e3c:	20000014 	.word	0x20000014

08003e40 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8003e44:	4b04      	ldr	r3, [pc, #16]	; (8003e58 <HAL_SuspendTick+0x18>)
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	4b03      	ldr	r3, [pc, #12]	; (8003e58 <HAL_SuspendTick+0x18>)
 8003e4a:	2102      	movs	r1, #2
 8003e4c:	438a      	bics	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]
}
 8003e50:	46c0      	nop			; (mov r8, r8)
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	46c0      	nop			; (mov r8, r8)
 8003e58:	e000e010 	.word	0xe000e010

08003e5c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003e60:	4b04      	ldr	r3, [pc, #16]	; (8003e74 <HAL_ResumeTick+0x18>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4b03      	ldr	r3, [pc, #12]	; (8003e74 <HAL_ResumeTick+0x18>)
 8003e66:	2102      	movs	r1, #2
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	601a      	str	r2, [r3, #0]
}
 8003e6c:	46c0      	nop			; (mov r8, r8)
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	e000e010 	.word	0xe000e010

08003e78 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003e80:	4b06      	ldr	r3, [pc, #24]	; (8003e9c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a06      	ldr	r2, [pc, #24]	; (8003ea0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003e86:	4013      	ands	r3, r2
 8003e88:	0019      	movs	r1, r3
 8003e8a:	4b04      	ldr	r3, [pc, #16]	; (8003e9c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	601a      	str	r2, [r3, #0]
}
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	46bd      	mov	sp, r7
 8003e96:	b002      	add	sp, #8
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	46c0      	nop			; (mov r8, r8)
 8003e9c:	40010000 	.word	0x40010000
 8003ea0:	fffff9ff 	.word	0xfffff9ff

08003ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	0002      	movs	r2, r0
 8003eac:	1dfb      	adds	r3, r7, #7
 8003eae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003eb0:	1dfb      	adds	r3, r7, #7
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	2b7f      	cmp	r3, #127	; 0x7f
 8003eb6:	d809      	bhi.n	8003ecc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eb8:	1dfb      	adds	r3, r7, #7
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	001a      	movs	r2, r3
 8003ebe:	231f      	movs	r3, #31
 8003ec0:	401a      	ands	r2, r3
 8003ec2:	4b04      	ldr	r3, [pc, #16]	; (8003ed4 <__NVIC_EnableIRQ+0x30>)
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	4091      	lsls	r1, r2
 8003ec8:	000a      	movs	r2, r1
 8003eca:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003ecc:	46c0      	nop			; (mov r8, r8)
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	b002      	add	sp, #8
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	e000e100 	.word	0xe000e100

08003ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ed8:	b590      	push	{r4, r7, lr}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	0002      	movs	r2, r0
 8003ee0:	6039      	str	r1, [r7, #0]
 8003ee2:	1dfb      	adds	r3, r7, #7
 8003ee4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003ee6:	1dfb      	adds	r3, r7, #7
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b7f      	cmp	r3, #127	; 0x7f
 8003eec:	d828      	bhi.n	8003f40 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003eee:	4a2f      	ldr	r2, [pc, #188]	; (8003fac <__NVIC_SetPriority+0xd4>)
 8003ef0:	1dfb      	adds	r3, r7, #7
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	b25b      	sxtb	r3, r3
 8003ef6:	089b      	lsrs	r3, r3, #2
 8003ef8:	33c0      	adds	r3, #192	; 0xc0
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	589b      	ldr	r3, [r3, r2]
 8003efe:	1dfa      	adds	r2, r7, #7
 8003f00:	7812      	ldrb	r2, [r2, #0]
 8003f02:	0011      	movs	r1, r2
 8003f04:	2203      	movs	r2, #3
 8003f06:	400a      	ands	r2, r1
 8003f08:	00d2      	lsls	r2, r2, #3
 8003f0a:	21ff      	movs	r1, #255	; 0xff
 8003f0c:	4091      	lsls	r1, r2
 8003f0e:	000a      	movs	r2, r1
 8003f10:	43d2      	mvns	r2, r2
 8003f12:	401a      	ands	r2, r3
 8003f14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	019b      	lsls	r3, r3, #6
 8003f1a:	22ff      	movs	r2, #255	; 0xff
 8003f1c:	401a      	ands	r2, r3
 8003f1e:	1dfb      	adds	r3, r7, #7
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	0018      	movs	r0, r3
 8003f24:	2303      	movs	r3, #3
 8003f26:	4003      	ands	r3, r0
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f2c:	481f      	ldr	r0, [pc, #124]	; (8003fac <__NVIC_SetPriority+0xd4>)
 8003f2e:	1dfb      	adds	r3, r7, #7
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	b25b      	sxtb	r3, r3
 8003f34:	089b      	lsrs	r3, r3, #2
 8003f36:	430a      	orrs	r2, r1
 8003f38:	33c0      	adds	r3, #192	; 0xc0
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003f3e:	e031      	b.n	8003fa4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f40:	4a1b      	ldr	r2, [pc, #108]	; (8003fb0 <__NVIC_SetPriority+0xd8>)
 8003f42:	1dfb      	adds	r3, r7, #7
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	0019      	movs	r1, r3
 8003f48:	230f      	movs	r3, #15
 8003f4a:	400b      	ands	r3, r1
 8003f4c:	3b08      	subs	r3, #8
 8003f4e:	089b      	lsrs	r3, r3, #2
 8003f50:	3306      	adds	r3, #6
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	18d3      	adds	r3, r2, r3
 8003f56:	3304      	adds	r3, #4
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	1dfa      	adds	r2, r7, #7
 8003f5c:	7812      	ldrb	r2, [r2, #0]
 8003f5e:	0011      	movs	r1, r2
 8003f60:	2203      	movs	r2, #3
 8003f62:	400a      	ands	r2, r1
 8003f64:	00d2      	lsls	r2, r2, #3
 8003f66:	21ff      	movs	r1, #255	; 0xff
 8003f68:	4091      	lsls	r1, r2
 8003f6a:	000a      	movs	r2, r1
 8003f6c:	43d2      	mvns	r2, r2
 8003f6e:	401a      	ands	r2, r3
 8003f70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	019b      	lsls	r3, r3, #6
 8003f76:	22ff      	movs	r2, #255	; 0xff
 8003f78:	401a      	ands	r2, r3
 8003f7a:	1dfb      	adds	r3, r7, #7
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	0018      	movs	r0, r3
 8003f80:	2303      	movs	r3, #3
 8003f82:	4003      	ands	r3, r0
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f88:	4809      	ldr	r0, [pc, #36]	; (8003fb0 <__NVIC_SetPriority+0xd8>)
 8003f8a:	1dfb      	adds	r3, r7, #7
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	001c      	movs	r4, r3
 8003f90:	230f      	movs	r3, #15
 8003f92:	4023      	ands	r3, r4
 8003f94:	3b08      	subs	r3, #8
 8003f96:	089b      	lsrs	r3, r3, #2
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	3306      	adds	r3, #6
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	18c3      	adds	r3, r0, r3
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	601a      	str	r2, [r3, #0]
}
 8003fa4:	46c0      	nop			; (mov r8, r8)
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b003      	add	sp, #12
 8003faa:	bd90      	pop	{r4, r7, pc}
 8003fac:	e000e100 	.word	0xe000e100
 8003fb0:	e000ed00 	.word	0xe000ed00

08003fb4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003fb8:	f3bf 8f4f 	dsb	sy
}
 8003fbc:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fbe:	4b04      	ldr	r3, [pc, #16]	; (8003fd0 <__NVIC_SystemReset+0x1c>)
 8003fc0:	4a04      	ldr	r2, [pc, #16]	; (8003fd4 <__NVIC_SystemReset+0x20>)
 8003fc2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003fc4:	f3bf 8f4f 	dsb	sy
}
 8003fc8:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	e7fd      	b.n	8003fca <__NVIC_SystemReset+0x16>
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	e000ed00 	.word	0xe000ed00
 8003fd4:	05fa0004 	.word	0x05fa0004

08003fd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	1e5a      	subs	r2, r3, #1
 8003fe4:	2380      	movs	r3, #128	; 0x80
 8003fe6:	045b      	lsls	r3, r3, #17
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d301      	bcc.n	8003ff0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fec:	2301      	movs	r3, #1
 8003fee:	e010      	b.n	8004012 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ff0:	4b0a      	ldr	r3, [pc, #40]	; (800401c <SysTick_Config+0x44>)
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	3a01      	subs	r2, #1
 8003ff6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	425b      	negs	r3, r3
 8003ffc:	2103      	movs	r1, #3
 8003ffe:	0018      	movs	r0, r3
 8004000:	f7ff ff6a 	bl	8003ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004004:	4b05      	ldr	r3, [pc, #20]	; (800401c <SysTick_Config+0x44>)
 8004006:	2200      	movs	r2, #0
 8004008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800400a:	4b04      	ldr	r3, [pc, #16]	; (800401c <SysTick_Config+0x44>)
 800400c:	2207      	movs	r2, #7
 800400e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004010:	2300      	movs	r3, #0
}
 8004012:	0018      	movs	r0, r3
 8004014:	46bd      	mov	sp, r7
 8004016:	b002      	add	sp, #8
 8004018:	bd80      	pop	{r7, pc}
 800401a:	46c0      	nop			; (mov r8, r8)
 800401c:	e000e010 	.word	0xe000e010

08004020 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	607a      	str	r2, [r7, #4]
 800402a:	210f      	movs	r1, #15
 800402c:	187b      	adds	r3, r7, r1
 800402e:	1c02      	adds	r2, r0, #0
 8004030:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	187b      	adds	r3, r7, r1
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	b25b      	sxtb	r3, r3
 800403a:	0011      	movs	r1, r2
 800403c:	0018      	movs	r0, r3
 800403e:	f7ff ff4b 	bl	8003ed8 <__NVIC_SetPriority>
}
 8004042:	46c0      	nop			; (mov r8, r8)
 8004044:	46bd      	mov	sp, r7
 8004046:	b004      	add	sp, #16
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	0002      	movs	r2, r0
 8004052:	1dfb      	adds	r3, r7, #7
 8004054:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004056:	1dfb      	adds	r3, r7, #7
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	b25b      	sxtb	r3, r3
 800405c:	0018      	movs	r0, r3
 800405e:	f7ff ff21 	bl	8003ea4 <__NVIC_EnableIRQ>
}
 8004062:	46c0      	nop			; (mov r8, r8)
 8004064:	46bd      	mov	sp, r7
 8004066:	b002      	add	sp, #8
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800406e:	f7ff ffa1 	bl	8003fb4 <__NVIC_SystemReset>

08004072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b082      	sub	sp, #8
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	0018      	movs	r0, r3
 800407e:	f7ff ffab 	bl	8003fd8 <SysTick_Config>
 8004082:	0003      	movs	r3, r0
}
 8004084:	0018      	movs	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	b002      	add	sp, #8
 800408a:	bd80      	pop	{r7, pc}

0800408c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800409a:	e14d      	b.n	8004338 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2101      	movs	r1, #1
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	4091      	lsls	r1, r2
 80040a6:	000a      	movs	r2, r1
 80040a8:	4013      	ands	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d100      	bne.n	80040b4 <HAL_GPIO_Init+0x28>
 80040b2:	e13e      	b.n	8004332 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2203      	movs	r2, #3
 80040ba:	4013      	ands	r3, r2
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d005      	beq.n	80040cc <HAL_GPIO_Init+0x40>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2203      	movs	r2, #3
 80040c6:	4013      	ands	r3, r2
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d130      	bne.n	800412e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	2203      	movs	r2, #3
 80040d8:	409a      	lsls	r2, r3
 80040da:	0013      	movs	r3, r2
 80040dc:	43da      	mvns	r2, r3
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	4013      	ands	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	68da      	ldr	r2, [r3, #12]
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	409a      	lsls	r2, r3
 80040ee:	0013      	movs	r3, r2
 80040f0:	693a      	ldr	r2, [r7, #16]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004102:	2201      	movs	r2, #1
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	409a      	lsls	r2, r3
 8004108:	0013      	movs	r3, r2
 800410a:	43da      	mvns	r2, r3
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	4013      	ands	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	091b      	lsrs	r3, r3, #4
 8004118:	2201      	movs	r2, #1
 800411a:	401a      	ands	r2, r3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	409a      	lsls	r2, r3
 8004120:	0013      	movs	r3, r2
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2203      	movs	r2, #3
 8004134:	4013      	ands	r3, r2
 8004136:	2b03      	cmp	r3, #3
 8004138:	d017      	beq.n	800416a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	2203      	movs	r2, #3
 8004146:	409a      	lsls	r2, r3
 8004148:	0013      	movs	r3, r2
 800414a:	43da      	mvns	r2, r3
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	4013      	ands	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	689a      	ldr	r2, [r3, #8]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	409a      	lsls	r2, r3
 800415c:	0013      	movs	r3, r2
 800415e:	693a      	ldr	r2, [r7, #16]
 8004160:	4313      	orrs	r3, r2
 8004162:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2203      	movs	r2, #3
 8004170:	4013      	ands	r3, r2
 8004172:	2b02      	cmp	r3, #2
 8004174:	d123      	bne.n	80041be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	08da      	lsrs	r2, r3, #3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	3208      	adds	r2, #8
 800417e:	0092      	lsls	r2, r2, #2
 8004180:	58d3      	ldr	r3, [r2, r3]
 8004182:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	2207      	movs	r2, #7
 8004188:	4013      	ands	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	220f      	movs	r2, #15
 800418e:	409a      	lsls	r2, r3
 8004190:	0013      	movs	r3, r2
 8004192:	43da      	mvns	r2, r3
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	4013      	ands	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	691a      	ldr	r2, [r3, #16]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2107      	movs	r1, #7
 80041a2:	400b      	ands	r3, r1
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	409a      	lsls	r2, r3
 80041a8:	0013      	movs	r3, r2
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	08da      	lsrs	r2, r3, #3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3208      	adds	r2, #8
 80041b8:	0092      	lsls	r2, r2, #2
 80041ba:	6939      	ldr	r1, [r7, #16]
 80041bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	2203      	movs	r2, #3
 80041ca:	409a      	lsls	r2, r3
 80041cc:	0013      	movs	r3, r2
 80041ce:	43da      	mvns	r2, r3
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	4013      	ands	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2203      	movs	r2, #3
 80041dc:	401a      	ands	r2, r3
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	409a      	lsls	r2, r3
 80041e4:	0013      	movs	r3, r2
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	23c0      	movs	r3, #192	; 0xc0
 80041f8:	029b      	lsls	r3, r3, #10
 80041fa:	4013      	ands	r3, r2
 80041fc:	d100      	bne.n	8004200 <HAL_GPIO_Init+0x174>
 80041fe:	e098      	b.n	8004332 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004200:	4a53      	ldr	r2, [pc, #332]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	089b      	lsrs	r3, r3, #2
 8004206:	3318      	adds	r3, #24
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	589b      	ldr	r3, [r3, r2]
 800420c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	2203      	movs	r2, #3
 8004212:	4013      	ands	r3, r2
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	220f      	movs	r2, #15
 8004218:	409a      	lsls	r2, r3
 800421a:	0013      	movs	r3, r2
 800421c:	43da      	mvns	r2, r3
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	4013      	ands	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	23a0      	movs	r3, #160	; 0xa0
 8004228:	05db      	lsls	r3, r3, #23
 800422a:	429a      	cmp	r2, r3
 800422c:	d019      	beq.n	8004262 <HAL_GPIO_Init+0x1d6>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a48      	ldr	r2, [pc, #288]	; (8004354 <HAL_GPIO_Init+0x2c8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d013      	beq.n	800425e <HAL_GPIO_Init+0x1d2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a47      	ldr	r2, [pc, #284]	; (8004358 <HAL_GPIO_Init+0x2cc>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d00d      	beq.n	800425a <HAL_GPIO_Init+0x1ce>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a46      	ldr	r2, [pc, #280]	; (800435c <HAL_GPIO_Init+0x2d0>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d007      	beq.n	8004256 <HAL_GPIO_Init+0x1ca>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a45      	ldr	r2, [pc, #276]	; (8004360 <HAL_GPIO_Init+0x2d4>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d101      	bne.n	8004252 <HAL_GPIO_Init+0x1c6>
 800424e:	2304      	movs	r3, #4
 8004250:	e008      	b.n	8004264 <HAL_GPIO_Init+0x1d8>
 8004252:	2305      	movs	r3, #5
 8004254:	e006      	b.n	8004264 <HAL_GPIO_Init+0x1d8>
 8004256:	2303      	movs	r3, #3
 8004258:	e004      	b.n	8004264 <HAL_GPIO_Init+0x1d8>
 800425a:	2302      	movs	r3, #2
 800425c:	e002      	b.n	8004264 <HAL_GPIO_Init+0x1d8>
 800425e:	2301      	movs	r3, #1
 8004260:	e000      	b.n	8004264 <HAL_GPIO_Init+0x1d8>
 8004262:	2300      	movs	r3, #0
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	2103      	movs	r1, #3
 8004268:	400a      	ands	r2, r1
 800426a:	00d2      	lsls	r2, r2, #3
 800426c:	4093      	lsls	r3, r2
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	4313      	orrs	r3, r2
 8004272:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004274:	4936      	ldr	r1, [pc, #216]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	089b      	lsrs	r3, r3, #2
 800427a:	3318      	adds	r3, #24
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004282:	4b33      	ldr	r3, [pc, #204]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	43da      	mvns	r2, r3
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4013      	ands	r3, r2
 8004290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	2380      	movs	r3, #128	; 0x80
 8004298:	035b      	lsls	r3, r3, #13
 800429a:	4013      	ands	r3, r2
 800429c:	d003      	beq.n	80042a6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042a6:	4b2a      	ldr	r3, [pc, #168]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80042ac:	4b28      	ldr	r3, [pc, #160]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	43da      	mvns	r2, r3
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4013      	ands	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	2380      	movs	r3, #128	; 0x80
 80042c2:	039b      	lsls	r3, r3, #14
 80042c4:	4013      	ands	r3, r2
 80042c6:	d003      	beq.n	80042d0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80042d0:	4b1f      	ldr	r3, [pc, #124]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80042d6:	4a1e      	ldr	r2, [pc, #120]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 80042d8:	2384      	movs	r3, #132	; 0x84
 80042da:	58d3      	ldr	r3, [r2, r3]
 80042dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	43da      	mvns	r2, r3
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	4013      	ands	r3, r2
 80042e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	2380      	movs	r3, #128	; 0x80
 80042ee:	029b      	lsls	r3, r3, #10
 80042f0:	4013      	ands	r3, r2
 80042f2:	d003      	beq.n	80042fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80042fc:	4914      	ldr	r1, [pc, #80]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 80042fe:	2284      	movs	r2, #132	; 0x84
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004304:	4a12      	ldr	r2, [pc, #72]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 8004306:	2380      	movs	r3, #128	; 0x80
 8004308:	58d3      	ldr	r3, [r2, r3]
 800430a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	43da      	mvns	r2, r3
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	4013      	ands	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	2380      	movs	r3, #128	; 0x80
 800431c:	025b      	lsls	r3, r3, #9
 800431e:	4013      	ands	r3, r2
 8004320:	d003      	beq.n	800432a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4313      	orrs	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800432a:	4909      	ldr	r1, [pc, #36]	; (8004350 <HAL_GPIO_Init+0x2c4>)
 800432c:	2280      	movs	r2, #128	; 0x80
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	3301      	adds	r3, #1
 8004336:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	40da      	lsrs	r2, r3
 8004340:	1e13      	subs	r3, r2, #0
 8004342:	d000      	beq.n	8004346 <HAL_GPIO_Init+0x2ba>
 8004344:	e6aa      	b.n	800409c <HAL_GPIO_Init+0x10>
  }
}
 8004346:	46c0      	nop			; (mov r8, r8)
 8004348:	46c0      	nop			; (mov r8, r8)
 800434a:	46bd      	mov	sp, r7
 800434c:	b006      	add	sp, #24
 800434e:	bd80      	pop	{r7, pc}
 8004350:	40021800 	.word	0x40021800
 8004354:	50000400 	.word	0x50000400
 8004358:	50000800 	.word	0x50000800
 800435c:	50000c00 	.word	0x50000c00
 8004360:	50001000 	.word	0x50001000

08004364 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004372:	e0ba      	b.n	80044ea <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004374:	2201      	movs	r2, #1
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	409a      	lsls	r2, r3
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	4013      	ands	r3, r2
 800437e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d100      	bne.n	8004388 <HAL_GPIO_DeInit+0x24>
 8004386:	e0ad      	b.n	80044e4 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8004388:	4a5d      	ldr	r2, [pc, #372]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	089b      	lsrs	r3, r3, #2
 800438e:	3318      	adds	r3, #24
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	589b      	ldr	r3, [r3, r2]
 8004394:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2203      	movs	r2, #3
 800439a:	4013      	ands	r3, r2
 800439c:	00db      	lsls	r3, r3, #3
 800439e:	220f      	movs	r2, #15
 80043a0:	409a      	lsls	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4013      	ands	r3, r2
 80043a6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	23a0      	movs	r3, #160	; 0xa0
 80043ac:	05db      	lsls	r3, r3, #23
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d019      	beq.n	80043e6 <HAL_GPIO_DeInit+0x82>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a53      	ldr	r2, [pc, #332]	; (8004504 <HAL_GPIO_DeInit+0x1a0>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d013      	beq.n	80043e2 <HAL_GPIO_DeInit+0x7e>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a52      	ldr	r2, [pc, #328]	; (8004508 <HAL_GPIO_DeInit+0x1a4>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d00d      	beq.n	80043de <HAL_GPIO_DeInit+0x7a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a51      	ldr	r2, [pc, #324]	; (800450c <HAL_GPIO_DeInit+0x1a8>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d007      	beq.n	80043da <HAL_GPIO_DeInit+0x76>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a50      	ldr	r2, [pc, #320]	; (8004510 <HAL_GPIO_DeInit+0x1ac>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d101      	bne.n	80043d6 <HAL_GPIO_DeInit+0x72>
 80043d2:	2304      	movs	r3, #4
 80043d4:	e008      	b.n	80043e8 <HAL_GPIO_DeInit+0x84>
 80043d6:	2305      	movs	r3, #5
 80043d8:	e006      	b.n	80043e8 <HAL_GPIO_DeInit+0x84>
 80043da:	2303      	movs	r3, #3
 80043dc:	e004      	b.n	80043e8 <HAL_GPIO_DeInit+0x84>
 80043de:	2302      	movs	r3, #2
 80043e0:	e002      	b.n	80043e8 <HAL_GPIO_DeInit+0x84>
 80043e2:	2301      	movs	r3, #1
 80043e4:	e000      	b.n	80043e8 <HAL_GPIO_DeInit+0x84>
 80043e6:	2300      	movs	r3, #0
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	2103      	movs	r1, #3
 80043ec:	400a      	ands	r2, r1
 80043ee:	00d2      	lsls	r2, r2, #3
 80043f0:	4093      	lsls	r3, r2
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d136      	bne.n	8004466 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80043f8:	4a41      	ldr	r2, [pc, #260]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 80043fa:	2380      	movs	r3, #128	; 0x80
 80043fc:	58d3      	ldr	r3, [r2, r3]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	43d2      	mvns	r2, r2
 8004402:	493f      	ldr	r1, [pc, #252]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 8004404:	4013      	ands	r3, r2
 8004406:	2280      	movs	r2, #128	; 0x80
 8004408:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800440a:	4a3d      	ldr	r2, [pc, #244]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 800440c:	2384      	movs	r3, #132	; 0x84
 800440e:	58d3      	ldr	r3, [r2, r3]
 8004410:	693a      	ldr	r2, [r7, #16]
 8004412:	43d2      	mvns	r2, r2
 8004414:	493a      	ldr	r1, [pc, #232]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 8004416:	4013      	ands	r3, r2
 8004418:	2284      	movs	r2, #132	; 0x84
 800441a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800441c:	4b38      	ldr	r3, [pc, #224]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	43d9      	mvns	r1, r3
 8004424:	4b36      	ldr	r3, [pc, #216]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 8004426:	400a      	ands	r2, r1
 8004428:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800442a:	4b35      	ldr	r3, [pc, #212]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	43d9      	mvns	r1, r3
 8004432:	4b33      	ldr	r3, [pc, #204]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 8004434:	400a      	ands	r2, r1
 8004436:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	2203      	movs	r2, #3
 800443c:	4013      	ands	r3, r2
 800443e:	00db      	lsls	r3, r3, #3
 8004440:	220f      	movs	r2, #15
 8004442:	409a      	lsls	r2, r3
 8004444:	0013      	movs	r3, r2
 8004446:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8004448:	4a2d      	ldr	r2, [pc, #180]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	089b      	lsrs	r3, r3, #2
 800444e:	3318      	adds	r3, #24
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	589a      	ldr	r2, [r3, r2]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	43d9      	mvns	r1, r3
 8004458:	4829      	ldr	r0, [pc, #164]	; (8004500 <HAL_GPIO_DeInit+0x19c>)
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	089b      	lsrs	r3, r3, #2
 800445e:	400a      	ands	r2, r1
 8004460:	3318      	adds	r3, #24
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	2103      	movs	r1, #3
 8004470:	4099      	lsls	r1, r3
 8004472:	000b      	movs	r3, r1
 8004474:	431a      	orrs	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	08da      	lsrs	r2, r3, #3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	3208      	adds	r2, #8
 8004482:	0092      	lsls	r2, r2, #2
 8004484:	58d3      	ldr	r3, [r2, r3]
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	2107      	movs	r1, #7
 800448a:	400a      	ands	r2, r1
 800448c:	0092      	lsls	r2, r2, #2
 800448e:	210f      	movs	r1, #15
 8004490:	4091      	lsls	r1, r2
 8004492:	000a      	movs	r2, r1
 8004494:	43d1      	mvns	r1, r2
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	08d2      	lsrs	r2, r2, #3
 800449a:	4019      	ands	r1, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	3208      	adds	r2, #8
 80044a0:	0092      	lsls	r2, r2, #2
 80044a2:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	697a      	ldr	r2, [r7, #20]
 80044aa:	0052      	lsls	r2, r2, #1
 80044ac:	2103      	movs	r1, #3
 80044ae:	4091      	lsls	r1, r2
 80044b0:	000a      	movs	r2, r1
 80044b2:	43d2      	mvns	r2, r2
 80044b4:	401a      	ands	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	2101      	movs	r1, #1
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	4091      	lsls	r1, r2
 80044c4:	000a      	movs	r2, r1
 80044c6:	43d2      	mvns	r2, r2
 80044c8:	401a      	ands	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	0052      	lsls	r2, r2, #1
 80044d6:	2103      	movs	r1, #3
 80044d8:	4091      	lsls	r1, r2
 80044da:	000a      	movs	r2, r1
 80044dc:	43d2      	mvns	r2, r2
 80044de:	401a      	ands	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	3301      	adds	r3, #1
 80044e8:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80044ea:	683a      	ldr	r2, [r7, #0]
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	40da      	lsrs	r2, r3
 80044f0:	1e13      	subs	r3, r2, #0
 80044f2:	d000      	beq.n	80044f6 <HAL_GPIO_DeInit+0x192>
 80044f4:	e73e      	b.n	8004374 <HAL_GPIO_DeInit+0x10>
  }
}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	46c0      	nop			; (mov r8, r8)
 80044fa:	46bd      	mov	sp, r7
 80044fc:	b006      	add	sp, #24
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40021800 	.word	0x40021800
 8004504:	50000400 	.word	0x50000400
 8004508:	50000800 	.word	0x50000800
 800450c:	50000c00 	.word	0x50000c00
 8004510:	50001000 	.word	0x50001000

08004514 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	000a      	movs	r2, r1
 800451e:	1cbb      	adds	r3, r7, #2
 8004520:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	1cba      	adds	r2, r7, #2
 8004528:	8812      	ldrh	r2, [r2, #0]
 800452a:	4013      	ands	r3, r2
 800452c:	d004      	beq.n	8004538 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800452e:	230f      	movs	r3, #15
 8004530:	18fb      	adds	r3, r7, r3
 8004532:	2201      	movs	r2, #1
 8004534:	701a      	strb	r2, [r3, #0]
 8004536:	e003      	b.n	8004540 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004538:	230f      	movs	r3, #15
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	2200      	movs	r2, #0
 800453e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004540:	230f      	movs	r3, #15
 8004542:	18fb      	adds	r3, r7, r3
 8004544:	781b      	ldrb	r3, [r3, #0]
}
 8004546:	0018      	movs	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	b004      	add	sp, #16
 800454c:	bd80      	pop	{r7, pc}

0800454e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b082      	sub	sp, #8
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
 8004556:	0008      	movs	r0, r1
 8004558:	0011      	movs	r1, r2
 800455a:	1cbb      	adds	r3, r7, #2
 800455c:	1c02      	adds	r2, r0, #0
 800455e:	801a      	strh	r2, [r3, #0]
 8004560:	1c7b      	adds	r3, r7, #1
 8004562:	1c0a      	adds	r2, r1, #0
 8004564:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004566:	1c7b      	adds	r3, r7, #1
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d004      	beq.n	8004578 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800456e:	1cbb      	adds	r3, r7, #2
 8004570:	881a      	ldrh	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004576:	e003      	b.n	8004580 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004578:	1cbb      	adds	r3, r7, #2
 800457a:	881a      	ldrh	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004580:	46c0      	nop			; (mov r8, r8)
 8004582:	46bd      	mov	sp, r7
 8004584:	b002      	add	sp, #8
 8004586:	bd80      	pop	{r7, pc}

08004588 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800458c:	4b04      	ldr	r3, [pc, #16]	; (80045a0 <HAL_PWR_EnableBkUpAccess+0x18>)
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	4b03      	ldr	r3, [pc, #12]	; (80045a0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004592:	2180      	movs	r1, #128	; 0x80
 8004594:	0049      	lsls	r1, r1, #1
 8004596:	430a      	orrs	r2, r1
 8004598:	601a      	str	r2, [r3, #0]
}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40007000 	.word	0x40007000

080045a4 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	000a      	movs	r2, r1
 80045ae:	1cfb      	adds	r3, r7, #3
 80045b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d009      	beq.n	80045cc <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 80045b8:	4b14      	ldr	r3, [pc, #80]	; (800460c <HAL_PWR_EnterSTOPMode+0x68>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2207      	movs	r2, #7
 80045be:	4393      	bics	r3, r2
 80045c0:	001a      	movs	r2, r3
 80045c2:	4b12      	ldr	r3, [pc, #72]	; (800460c <HAL_PWR_EnterSTOPMode+0x68>)
 80045c4:	2101      	movs	r1, #1
 80045c6:	430a      	orrs	r2, r1
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	e005      	b.n	80045d8 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80045cc:	4b0f      	ldr	r3, [pc, #60]	; (800460c <HAL_PWR_EnterSTOPMode+0x68>)
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	4b0e      	ldr	r3, [pc, #56]	; (800460c <HAL_PWR_EnterSTOPMode+0x68>)
 80045d2:	2107      	movs	r1, #7
 80045d4:	438a      	bics	r2, r1
 80045d6:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80045d8:	4b0d      	ldr	r3, [pc, #52]	; (8004610 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	4b0c      	ldr	r3, [pc, #48]	; (8004610 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045de:	2104      	movs	r1, #4
 80045e0:	430a      	orrs	r2, r1
 80045e2:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80045e4:	1cfb      	adds	r3, r7, #3
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d101      	bne.n	80045f0 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80045ec:	bf30      	wfi
 80045ee:	e002      	b.n	80045f6 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80045f0:	bf40      	sev
    __WFE();
 80045f2:	bf20      	wfe
    __WFE();
 80045f4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80045f6:	4b06      	ldr	r3, [pc, #24]	; (8004610 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045f8:	691a      	ldr	r2, [r3, #16]
 80045fa:	4b05      	ldr	r3, [pc, #20]	; (8004610 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045fc:	2104      	movs	r1, #4
 80045fe:	438a      	bics	r2, r1
 8004600:	611a      	str	r2, [r3, #16]
}
 8004602:	46c0      	nop			; (mov r8, r8)
 8004604:	46bd      	mov	sp, r7
 8004606:	b002      	add	sp, #8
 8004608:	bd80      	pop	{r7, pc}
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	40007000 	.word	0x40007000
 8004610:	e000ed00 	.word	0xe000ed00

08004614 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8004618:	4b09      	ldr	r3, [pc, #36]	; (8004640 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2207      	movs	r2, #7
 800461e:	4393      	bics	r3, r2
 8004620:	001a      	movs	r2, r3
 8004622:	4b07      	ldr	r3, [pc, #28]	; (8004640 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004624:	2103      	movs	r1, #3
 8004626:	430a      	orrs	r2, r1
 8004628:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800462a:	4b06      	ldr	r3, [pc, #24]	; (8004644 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800462c:	691a      	ldr	r2, [r3, #16]
 800462e:	4b05      	ldr	r3, [pc, #20]	; (8004644 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004630:	2104      	movs	r1, #4
 8004632:	430a      	orrs	r2, r1
 8004634:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8004636:	bf30      	wfi
}
 8004638:	46c0      	nop			; (mov r8, r8)
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	40007000 	.word	0x40007000
 8004644:	e000ed00 	.word	0xe000ed00

08004648 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004650:	4b19      	ldr	r3, [pc, #100]	; (80046b8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a19      	ldr	r2, [pc, #100]	; (80046bc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004656:	4013      	ands	r3, r2
 8004658:	0019      	movs	r1, r3
 800465a:	4b17      	ldr	r3, [pc, #92]	; (80046b8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	430a      	orrs	r2, r1
 8004660:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	2380      	movs	r3, #128	; 0x80
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	429a      	cmp	r2, r3
 800466a:	d11f      	bne.n	80046ac <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800466c:	4b14      	ldr	r3, [pc, #80]	; (80046c0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	0013      	movs	r3, r2
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	189b      	adds	r3, r3, r2
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	4912      	ldr	r1, [pc, #72]	; (80046c4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800467a:	0018      	movs	r0, r3
 800467c:	f7fb fd5e 	bl	800013c <__udivsi3>
 8004680:	0003      	movs	r3, r0
 8004682:	3301      	adds	r3, #1
 8004684:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004686:	e008      	b.n	800469a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	3b01      	subs	r3, #1
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	e001      	b.n	800469a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e009      	b.n	80046ae <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800469a:	4b07      	ldr	r3, [pc, #28]	; (80046b8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800469c:	695a      	ldr	r2, [r3, #20]
 800469e:	2380      	movs	r3, #128	; 0x80
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	401a      	ands	r2, r3
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d0ed      	beq.n	8004688 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	0018      	movs	r0, r3
 80046b0:	46bd      	mov	sp, r7
 80046b2:	b004      	add	sp, #16
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	46c0      	nop			; (mov r8, r8)
 80046b8:	40007000 	.word	0x40007000
 80046bc:	fffff9ff 	.word	0xfffff9ff
 80046c0:	2000000c 	.word	0x2000000c
 80046c4:	000f4240 	.word	0x000f4240

080046c8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80046cc:	4b03      	ldr	r3, [pc, #12]	; (80046dc <LL_RCC_GetAPB1Prescaler+0x14>)
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	23e0      	movs	r3, #224	; 0xe0
 80046d2:	01db      	lsls	r3, r3, #7
 80046d4:	4013      	ands	r3, r2
}
 80046d6:	0018      	movs	r0, r3
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	40021000 	.word	0x40021000

080046e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d102      	bne.n	80046f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	f000 fb50 	bl	8004d94 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2201      	movs	r2, #1
 80046fa:	4013      	ands	r3, r2
 80046fc:	d100      	bne.n	8004700 <HAL_RCC_OscConfig+0x20>
 80046fe:	e07c      	b.n	80047fa <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004700:	4bc3      	ldr	r3, [pc, #780]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2238      	movs	r2, #56	; 0x38
 8004706:	4013      	ands	r3, r2
 8004708:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800470a:	4bc1      	ldr	r3, [pc, #772]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	2203      	movs	r2, #3
 8004710:	4013      	ands	r3, r2
 8004712:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	2b10      	cmp	r3, #16
 8004718:	d102      	bne.n	8004720 <HAL_RCC_OscConfig+0x40>
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2b03      	cmp	r3, #3
 800471e:	d002      	beq.n	8004726 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	2b08      	cmp	r3, #8
 8004724:	d10b      	bne.n	800473e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004726:	4bba      	ldr	r3, [pc, #744]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	2380      	movs	r3, #128	; 0x80
 800472c:	029b      	lsls	r3, r3, #10
 800472e:	4013      	ands	r3, r2
 8004730:	d062      	beq.n	80047f8 <HAL_RCC_OscConfig+0x118>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d15e      	bne.n	80047f8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e32a      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	2380      	movs	r3, #128	; 0x80
 8004744:	025b      	lsls	r3, r3, #9
 8004746:	429a      	cmp	r2, r3
 8004748:	d107      	bne.n	800475a <HAL_RCC_OscConfig+0x7a>
 800474a:	4bb1      	ldr	r3, [pc, #708]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	4bb0      	ldr	r3, [pc, #704]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004750:	2180      	movs	r1, #128	; 0x80
 8004752:	0249      	lsls	r1, r1, #9
 8004754:	430a      	orrs	r2, r1
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	e020      	b.n	800479c <HAL_RCC_OscConfig+0xbc>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	23a0      	movs	r3, #160	; 0xa0
 8004760:	02db      	lsls	r3, r3, #11
 8004762:	429a      	cmp	r2, r3
 8004764:	d10e      	bne.n	8004784 <HAL_RCC_OscConfig+0xa4>
 8004766:	4baa      	ldr	r3, [pc, #680]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	4ba9      	ldr	r3, [pc, #676]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 800476c:	2180      	movs	r1, #128	; 0x80
 800476e:	02c9      	lsls	r1, r1, #11
 8004770:	430a      	orrs	r2, r1
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	4ba6      	ldr	r3, [pc, #664]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	4ba5      	ldr	r3, [pc, #660]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 800477a:	2180      	movs	r1, #128	; 0x80
 800477c:	0249      	lsls	r1, r1, #9
 800477e:	430a      	orrs	r2, r1
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	e00b      	b.n	800479c <HAL_RCC_OscConfig+0xbc>
 8004784:	4ba2      	ldr	r3, [pc, #648]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	4ba1      	ldr	r3, [pc, #644]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 800478a:	49a2      	ldr	r1, [pc, #648]	; (8004a14 <HAL_RCC_OscConfig+0x334>)
 800478c:	400a      	ands	r2, r1
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	4b9f      	ldr	r3, [pc, #636]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	4b9e      	ldr	r3, [pc, #632]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004796:	49a0      	ldr	r1, [pc, #640]	; (8004a18 <HAL_RCC_OscConfig+0x338>)
 8004798:	400a      	ands	r2, r1
 800479a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d014      	beq.n	80047ce <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a4:	f7ff fb1e 	bl	8003de4 <HAL_GetTick>
 80047a8:	0003      	movs	r3, r0
 80047aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047ac:	e008      	b.n	80047c0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047ae:	f7ff fb19 	bl	8003de4 <HAL_GetTick>
 80047b2:	0002      	movs	r2, r0
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b64      	cmp	r3, #100	; 0x64
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e2e9      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047c0:	4b93      	ldr	r3, [pc, #588]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	2380      	movs	r3, #128	; 0x80
 80047c6:	029b      	lsls	r3, r3, #10
 80047c8:	4013      	ands	r3, r2
 80047ca:	d0f0      	beq.n	80047ae <HAL_RCC_OscConfig+0xce>
 80047cc:	e015      	b.n	80047fa <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ce:	f7ff fb09 	bl	8003de4 <HAL_GetTick>
 80047d2:	0003      	movs	r3, r0
 80047d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047d8:	f7ff fb04 	bl	8003de4 <HAL_GetTick>
 80047dc:	0002      	movs	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b64      	cmp	r3, #100	; 0x64
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e2d4      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047ea:	4b89      	ldr	r3, [pc, #548]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	2380      	movs	r3, #128	; 0x80
 80047f0:	029b      	lsls	r3, r3, #10
 80047f2:	4013      	ands	r3, r2
 80047f4:	d1f0      	bne.n	80047d8 <HAL_RCC_OscConfig+0xf8>
 80047f6:	e000      	b.n	80047fa <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2202      	movs	r2, #2
 8004800:	4013      	ands	r3, r2
 8004802:	d100      	bne.n	8004806 <HAL_RCC_OscConfig+0x126>
 8004804:	e099      	b.n	800493a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004806:	4b82      	ldr	r3, [pc, #520]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	2238      	movs	r2, #56	; 0x38
 800480c:	4013      	ands	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004810:	4b7f      	ldr	r3, [pc, #508]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	2203      	movs	r2, #3
 8004816:	4013      	ands	r3, r2
 8004818:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	2b10      	cmp	r3, #16
 800481e:	d102      	bne.n	8004826 <HAL_RCC_OscConfig+0x146>
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	2b02      	cmp	r3, #2
 8004824:	d002      	beq.n	800482c <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d135      	bne.n	8004898 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800482c:	4b78      	ldr	r3, [pc, #480]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	2380      	movs	r3, #128	; 0x80
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4013      	ands	r3, r2
 8004836:	d005      	beq.n	8004844 <HAL_RCC_OscConfig+0x164>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e2a7      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004844:	4b72      	ldr	r3, [pc, #456]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	4a74      	ldr	r2, [pc, #464]	; (8004a1c <HAL_RCC_OscConfig+0x33c>)
 800484a:	4013      	ands	r3, r2
 800484c:	0019      	movs	r1, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	021a      	lsls	r2, r3, #8
 8004854:	4b6e      	ldr	r3, [pc, #440]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004856:	430a      	orrs	r2, r1
 8004858:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d112      	bne.n	8004886 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004860:	4b6b      	ldr	r3, [pc, #428]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a6e      	ldr	r2, [pc, #440]	; (8004a20 <HAL_RCC_OscConfig+0x340>)
 8004866:	4013      	ands	r3, r2
 8004868:	0019      	movs	r1, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	691a      	ldr	r2, [r3, #16]
 800486e:	4b68      	ldr	r3, [pc, #416]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004870:	430a      	orrs	r2, r1
 8004872:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004874:	4b66      	ldr	r3, [pc, #408]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	0adb      	lsrs	r3, r3, #11
 800487a:	2207      	movs	r2, #7
 800487c:	4013      	ands	r3, r2
 800487e:	4a69      	ldr	r2, [pc, #420]	; (8004a24 <HAL_RCC_OscConfig+0x344>)
 8004880:	40da      	lsrs	r2, r3
 8004882:	4b69      	ldr	r3, [pc, #420]	; (8004a28 <HAL_RCC_OscConfig+0x348>)
 8004884:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004886:	4b69      	ldr	r3, [pc, #420]	; (8004a2c <HAL_RCC_OscConfig+0x34c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	0018      	movs	r0, r3
 800488c:	f7ff fa4e 	bl	8003d2c <HAL_InitTick>
 8004890:	1e03      	subs	r3, r0, #0
 8004892:	d051      	beq.n	8004938 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e27d      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d030      	beq.n	8004902 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80048a0:	4b5b      	ldr	r3, [pc, #364]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a5e      	ldr	r2, [pc, #376]	; (8004a20 <HAL_RCC_OscConfig+0x340>)
 80048a6:	4013      	ands	r3, r2
 80048a8:	0019      	movs	r1, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	691a      	ldr	r2, [r3, #16]
 80048ae:	4b58      	ldr	r3, [pc, #352]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80048b0:	430a      	orrs	r2, r1
 80048b2:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80048b4:	4b56      	ldr	r3, [pc, #344]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	4b55      	ldr	r3, [pc, #340]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80048ba:	2180      	movs	r1, #128	; 0x80
 80048bc:	0049      	lsls	r1, r1, #1
 80048be:	430a      	orrs	r2, r1
 80048c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c2:	f7ff fa8f 	bl	8003de4 <HAL_GetTick>
 80048c6:	0003      	movs	r3, r0
 80048c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048cc:	f7ff fa8a 	bl	8003de4 <HAL_GetTick>
 80048d0:	0002      	movs	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e25a      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048de:	4b4c      	ldr	r3, [pc, #304]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	2380      	movs	r3, #128	; 0x80
 80048e4:	00db      	lsls	r3, r3, #3
 80048e6:	4013      	ands	r3, r2
 80048e8:	d0f0      	beq.n	80048cc <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ea:	4b49      	ldr	r3, [pc, #292]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	4a4b      	ldr	r2, [pc, #300]	; (8004a1c <HAL_RCC_OscConfig+0x33c>)
 80048f0:	4013      	ands	r3, r2
 80048f2:	0019      	movs	r1, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	021a      	lsls	r2, r3, #8
 80048fa:	4b45      	ldr	r3, [pc, #276]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80048fc:	430a      	orrs	r2, r1
 80048fe:	605a      	str	r2, [r3, #4]
 8004900:	e01b      	b.n	800493a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004902:	4b43      	ldr	r3, [pc, #268]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	4b42      	ldr	r3, [pc, #264]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004908:	4949      	ldr	r1, [pc, #292]	; (8004a30 <HAL_RCC_OscConfig+0x350>)
 800490a:	400a      	ands	r2, r1
 800490c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490e:	f7ff fa69 	bl	8003de4 <HAL_GetTick>
 8004912:	0003      	movs	r3, r0
 8004914:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004918:	f7ff fa64 	bl	8003de4 <HAL_GetTick>
 800491c:	0002      	movs	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e234      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800492a:	4b39      	ldr	r3, [pc, #228]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	2380      	movs	r3, #128	; 0x80
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	4013      	ands	r3, r2
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0x238>
 8004936:	e000      	b.n	800493a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004938:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2208      	movs	r2, #8
 8004940:	4013      	ands	r3, r2
 8004942:	d047      	beq.n	80049d4 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004944:	4b32      	ldr	r3, [pc, #200]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	2238      	movs	r2, #56	; 0x38
 800494a:	4013      	ands	r3, r2
 800494c:	2b18      	cmp	r3, #24
 800494e:	d10a      	bne.n	8004966 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004950:	4b2f      	ldr	r3, [pc, #188]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004952:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004954:	2202      	movs	r2, #2
 8004956:	4013      	ands	r3, r2
 8004958:	d03c      	beq.n	80049d4 <HAL_RCC_OscConfig+0x2f4>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d138      	bne.n	80049d4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e216      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d019      	beq.n	80049a2 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800496e:	4b28      	ldr	r3, [pc, #160]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004970:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004972:	4b27      	ldr	r3, [pc, #156]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004974:	2101      	movs	r1, #1
 8004976:	430a      	orrs	r2, r1
 8004978:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497a:	f7ff fa33 	bl	8003de4 <HAL_GetTick>
 800497e:	0003      	movs	r3, r0
 8004980:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004984:	f7ff fa2e 	bl	8003de4 <HAL_GetTick>
 8004988:	0002      	movs	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e1fe      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004996:	4b1e      	ldr	r3, [pc, #120]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 8004998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800499a:	2202      	movs	r2, #2
 800499c:	4013      	ands	r3, r2
 800499e:	d0f1      	beq.n	8004984 <HAL_RCC_OscConfig+0x2a4>
 80049a0:	e018      	b.n	80049d4 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80049a2:	4b1b      	ldr	r3, [pc, #108]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80049a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80049a6:	4b1a      	ldr	r3, [pc, #104]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80049a8:	2101      	movs	r1, #1
 80049aa:	438a      	bics	r2, r1
 80049ac:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ae:	f7ff fa19 	bl	8003de4 <HAL_GetTick>
 80049b2:	0003      	movs	r3, r0
 80049b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b8:	f7ff fa14 	bl	8003de4 <HAL_GetTick>
 80049bc:	0002      	movs	r2, r0
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e1e4      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049ca:	4b11      	ldr	r3, [pc, #68]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80049cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ce:	2202      	movs	r2, #2
 80049d0:	4013      	ands	r3, r2
 80049d2:	d1f1      	bne.n	80049b8 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2204      	movs	r2, #4
 80049da:	4013      	ands	r3, r2
 80049dc:	d100      	bne.n	80049e0 <HAL_RCC_OscConfig+0x300>
 80049de:	e0c7      	b.n	8004b70 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049e0:	231f      	movs	r3, #31
 80049e2:	18fb      	adds	r3, r7, r3
 80049e4:	2200      	movs	r2, #0
 80049e6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80049e8:	4b09      	ldr	r3, [pc, #36]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	2238      	movs	r2, #56	; 0x38
 80049ee:	4013      	ands	r3, r2
 80049f0:	2b20      	cmp	r3, #32
 80049f2:	d11f      	bne.n	8004a34 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80049f4:	4b06      	ldr	r3, [pc, #24]	; (8004a10 <HAL_RCC_OscConfig+0x330>)
 80049f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f8:	2202      	movs	r2, #2
 80049fa:	4013      	ands	r3, r2
 80049fc:	d100      	bne.n	8004a00 <HAL_RCC_OscConfig+0x320>
 80049fe:	e0b7      	b.n	8004b70 <HAL_RCC_OscConfig+0x490>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d000      	beq.n	8004a0a <HAL_RCC_OscConfig+0x32a>
 8004a08:	e0b2      	b.n	8004b70 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e1c2      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
 8004a0e:	46c0      	nop			; (mov r8, r8)
 8004a10:	40021000 	.word	0x40021000
 8004a14:	fffeffff 	.word	0xfffeffff
 8004a18:	fffbffff 	.word	0xfffbffff
 8004a1c:	ffff80ff 	.word	0xffff80ff
 8004a20:	ffffc7ff 	.word	0xffffc7ff
 8004a24:	00f42400 	.word	0x00f42400
 8004a28:	2000000c 	.word	0x2000000c
 8004a2c:	20000010 	.word	0x20000010
 8004a30:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a34:	4bb5      	ldr	r3, [pc, #724]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004a36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a38:	2380      	movs	r3, #128	; 0x80
 8004a3a:	055b      	lsls	r3, r3, #21
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	d101      	bne.n	8004a44 <HAL_RCC_OscConfig+0x364>
 8004a40:	2301      	movs	r3, #1
 8004a42:	e000      	b.n	8004a46 <HAL_RCC_OscConfig+0x366>
 8004a44:	2300      	movs	r3, #0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d011      	beq.n	8004a6e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004a4a:	4bb0      	ldr	r3, [pc, #704]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004a4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a4e:	4baf      	ldr	r3, [pc, #700]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004a50:	2180      	movs	r1, #128	; 0x80
 8004a52:	0549      	lsls	r1, r1, #21
 8004a54:	430a      	orrs	r2, r1
 8004a56:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a58:	4bac      	ldr	r3, [pc, #688]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004a5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a5c:	2380      	movs	r3, #128	; 0x80
 8004a5e:	055b      	lsls	r3, r3, #21
 8004a60:	4013      	ands	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004a66:	231f      	movs	r3, #31
 8004a68:	18fb      	adds	r3, r7, r3
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a6e:	4ba8      	ldr	r3, [pc, #672]	; (8004d10 <HAL_RCC_OscConfig+0x630>)
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	2380      	movs	r3, #128	; 0x80
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	4013      	ands	r3, r2
 8004a78:	d11a      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a7a:	4ba5      	ldr	r3, [pc, #660]	; (8004d10 <HAL_RCC_OscConfig+0x630>)
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	4ba4      	ldr	r3, [pc, #656]	; (8004d10 <HAL_RCC_OscConfig+0x630>)
 8004a80:	2180      	movs	r1, #128	; 0x80
 8004a82:	0049      	lsls	r1, r1, #1
 8004a84:	430a      	orrs	r2, r1
 8004a86:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004a88:	f7ff f9ac 	bl	8003de4 <HAL_GetTick>
 8004a8c:	0003      	movs	r3, r0
 8004a8e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a90:	e008      	b.n	8004aa4 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a92:	f7ff f9a7 	bl	8003de4 <HAL_GetTick>
 8004a96:	0002      	movs	r2, r0
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d901      	bls.n	8004aa4 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e177      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004aa4:	4b9a      	ldr	r3, [pc, #616]	; (8004d10 <HAL_RCC_OscConfig+0x630>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	2380      	movs	r3, #128	; 0x80
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	4013      	ands	r3, r2
 8004aae:	d0f0      	beq.n	8004a92 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d106      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x3e6>
 8004ab8:	4b94      	ldr	r3, [pc, #592]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004aba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004abc:	4b93      	ldr	r3, [pc, #588]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004abe:	2101      	movs	r1, #1
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ac4:	e01c      	b.n	8004b00 <HAL_RCC_OscConfig+0x420>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	2b05      	cmp	r3, #5
 8004acc:	d10c      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x408>
 8004ace:	4b8f      	ldr	r3, [pc, #572]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004ad0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ad2:	4b8e      	ldr	r3, [pc, #568]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004ad4:	2104      	movs	r1, #4
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ada:	4b8c      	ldr	r3, [pc, #560]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004adc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ade:	4b8b      	ldr	r3, [pc, #556]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ae6:	e00b      	b.n	8004b00 <HAL_RCC_OscConfig+0x420>
 8004ae8:	4b88      	ldr	r3, [pc, #544]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004aea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004aec:	4b87      	ldr	r3, [pc, #540]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004aee:	2101      	movs	r1, #1
 8004af0:	438a      	bics	r2, r1
 8004af2:	65da      	str	r2, [r3, #92]	; 0x5c
 8004af4:	4b85      	ldr	r3, [pc, #532]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004af6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004af8:	4b84      	ldr	r3, [pc, #528]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004afa:	2104      	movs	r1, #4
 8004afc:	438a      	bics	r2, r1
 8004afe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d014      	beq.n	8004b32 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7ff f96c 	bl	8003de4 <HAL_GetTick>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b10:	e009      	b.n	8004b26 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b12:	f7ff f967 	bl	8003de4 <HAL_GetTick>
 8004b16:	0002      	movs	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	4a7d      	ldr	r2, [pc, #500]	; (8004d14 <HAL_RCC_OscConfig+0x634>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e136      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b26:	4b79      	ldr	r3, [pc, #484]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004b28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d0f0      	beq.n	8004b12 <HAL_RCC_OscConfig+0x432>
 8004b30:	e013      	b.n	8004b5a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b32:	f7ff f957 	bl	8003de4 <HAL_GetTick>
 8004b36:	0003      	movs	r3, r0
 8004b38:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b3a:	e009      	b.n	8004b50 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b3c:	f7ff f952 	bl	8003de4 <HAL_GetTick>
 8004b40:	0002      	movs	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	4a73      	ldr	r2, [pc, #460]	; (8004d14 <HAL_RCC_OscConfig+0x634>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e121      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b50:	4b6e      	ldr	r3, [pc, #440]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b54:	2202      	movs	r2, #2
 8004b56:	4013      	ands	r3, r2
 8004b58:	d1f0      	bne.n	8004b3c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004b5a:	231f      	movs	r3, #31
 8004b5c:	18fb      	adds	r3, r7, r3
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d105      	bne.n	8004b70 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004b64:	4b69      	ldr	r3, [pc, #420]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004b66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b68:	4b68      	ldr	r3, [pc, #416]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004b6a:	496b      	ldr	r1, [pc, #428]	; (8004d18 <HAL_RCC_OscConfig+0x638>)
 8004b6c:	400a      	ands	r2, r1
 8004b6e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2220      	movs	r2, #32
 8004b76:	4013      	ands	r3, r2
 8004b78:	d039      	beq.n	8004bee <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	69db      	ldr	r3, [r3, #28]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d01b      	beq.n	8004bba <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b82:	4b62      	ldr	r3, [pc, #392]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	4b61      	ldr	r3, [pc, #388]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004b88:	2180      	movs	r1, #128	; 0x80
 8004b8a:	03c9      	lsls	r1, r1, #15
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b90:	f7ff f928 	bl	8003de4 <HAL_GetTick>
 8004b94:	0003      	movs	r3, r0
 8004b96:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b9a:	f7ff f923 	bl	8003de4 <HAL_GetTick>
 8004b9e:	0002      	movs	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e0f3      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004bac:	4b57      	ldr	r3, [pc, #348]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	2380      	movs	r3, #128	; 0x80
 8004bb2:	041b      	lsls	r3, r3, #16
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	d0f0      	beq.n	8004b9a <HAL_RCC_OscConfig+0x4ba>
 8004bb8:	e019      	b.n	8004bee <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bba:	4b54      	ldr	r3, [pc, #336]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	4b53      	ldr	r3, [pc, #332]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004bc0:	4956      	ldr	r1, [pc, #344]	; (8004d1c <HAL_RCC_OscConfig+0x63c>)
 8004bc2:	400a      	ands	r2, r1
 8004bc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc6:	f7ff f90d 	bl	8003de4 <HAL_GetTick>
 8004bca:	0003      	movs	r3, r0
 8004bcc:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bd0:	f7ff f908 	bl	8003de4 <HAL_GetTick>
 8004bd4:	0002      	movs	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e0d8      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004be2:	4b4a      	ldr	r3, [pc, #296]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	2380      	movs	r3, #128	; 0x80
 8004be8:	041b      	lsls	r3, r3, #16
 8004bea:	4013      	ands	r3, r2
 8004bec:	d1f0      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d100      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x518>
 8004bf6:	e0cc      	b.n	8004d92 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bf8:	4b44      	ldr	r3, [pc, #272]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	2238      	movs	r2, #56	; 0x38
 8004bfe:	4013      	ands	r3, r2
 8004c00:	2b10      	cmp	r3, #16
 8004c02:	d100      	bne.n	8004c06 <HAL_RCC_OscConfig+0x526>
 8004c04:	e07b      	b.n	8004cfe <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d156      	bne.n	8004cbc <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c0e:	4b3f      	ldr	r3, [pc, #252]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	4b3e      	ldr	r3, [pc, #248]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c14:	4942      	ldr	r1, [pc, #264]	; (8004d20 <HAL_RCC_OscConfig+0x640>)
 8004c16:	400a      	ands	r2, r1
 8004c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1a:	f7ff f8e3 	bl	8003de4 <HAL_GetTick>
 8004c1e:	0003      	movs	r3, r0
 8004c20:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c24:	f7ff f8de 	bl	8003de4 <HAL_GetTick>
 8004c28:	0002      	movs	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e0ae      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c36:	4b35      	ldr	r3, [pc, #212]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	2380      	movs	r3, #128	; 0x80
 8004c3c:	049b      	lsls	r3, r3, #18
 8004c3e:	4013      	ands	r3, r2
 8004c40:	d1f0      	bne.n	8004c24 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c42:	4b32      	ldr	r3, [pc, #200]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	4a37      	ldr	r2, [pc, #220]	; (8004d24 <HAL_RCC_OscConfig+0x644>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	0019      	movs	r1, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	431a      	orrs	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5a:	021b      	lsls	r3, r3, #8
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c62:	431a      	orrs	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	4b26      	ldr	r3, [pc, #152]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c72:	430a      	orrs	r2, r1
 8004c74:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c76:	4b25      	ldr	r3, [pc, #148]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	4b24      	ldr	r3, [pc, #144]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c7c:	2180      	movs	r1, #128	; 0x80
 8004c7e:	0449      	lsls	r1, r1, #17
 8004c80:	430a      	orrs	r2, r1
 8004c82:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004c84:	4b21      	ldr	r3, [pc, #132]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c86:	68da      	ldr	r2, [r3, #12]
 8004c88:	4b20      	ldr	r3, [pc, #128]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004c8a:	2180      	movs	r1, #128	; 0x80
 8004c8c:	0549      	lsls	r1, r1, #21
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c92:	f7ff f8a7 	bl	8003de4 <HAL_GetTick>
 8004c96:	0003      	movs	r3, r0
 8004c98:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c9a:	e008      	b.n	8004cae <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c9c:	f7ff f8a2 	bl	8003de4 <HAL_GetTick>
 8004ca0:	0002      	movs	r2, r0
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e072      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cae:	4b17      	ldr	r3, [pc, #92]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	2380      	movs	r3, #128	; 0x80
 8004cb4:	049b      	lsls	r3, r3, #18
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	d0f0      	beq.n	8004c9c <HAL_RCC_OscConfig+0x5bc>
 8004cba:	e06a      	b.n	8004d92 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cbc:	4b13      	ldr	r3, [pc, #76]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	4b12      	ldr	r3, [pc, #72]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004cc2:	4917      	ldr	r1, [pc, #92]	; (8004d20 <HAL_RCC_OscConfig+0x640>)
 8004cc4:	400a      	ands	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc8:	f7ff f88c 	bl	8003de4 <HAL_GetTick>
 8004ccc:	0003      	movs	r3, r0
 8004cce:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cd0:	e008      	b.n	8004ce4 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd2:	f7ff f887 	bl	8003de4 <HAL_GetTick>
 8004cd6:	0002      	movs	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e057      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ce4:	4b09      	ldr	r3, [pc, #36]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	2380      	movs	r3, #128	; 0x80
 8004cea:	049b      	lsls	r3, r3, #18
 8004cec:	4013      	ands	r3, r2
 8004cee:	d1f0      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004cf0:	4b06      	ldr	r3, [pc, #24]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004cf2:	68da      	ldr	r2, [r3, #12]
 8004cf4:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <HAL_RCC_OscConfig+0x62c>)
 8004cf6:	490c      	ldr	r1, [pc, #48]	; (8004d28 <HAL_RCC_OscConfig+0x648>)
 8004cf8:	400a      	ands	r2, r1
 8004cfa:	60da      	str	r2, [r3, #12]
 8004cfc:	e049      	b.n	8004d92 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d112      	bne.n	8004d2c <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e044      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	40007000 	.word	0x40007000
 8004d14:	00001388 	.word	0x00001388
 8004d18:	efffffff 	.word	0xefffffff
 8004d1c:	ffbfffff 	.word	0xffbfffff
 8004d20:	feffffff 	.word	0xfeffffff
 8004d24:	11c1808c 	.word	0x11c1808c
 8004d28:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004d2c:	4b1b      	ldr	r3, [pc, #108]	; (8004d9c <HAL_RCC_OscConfig+0x6bc>)
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	2203      	movs	r2, #3
 8004d36:	401a      	ands	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d126      	bne.n	8004d8e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	2270      	movs	r2, #112	; 0x70
 8004d44:	401a      	ands	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d11f      	bne.n	8004d8e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	23fe      	movs	r3, #254	; 0xfe
 8004d52:	01db      	lsls	r3, r3, #7
 8004d54:	401a      	ands	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d5a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d116      	bne.n	8004d8e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	23f8      	movs	r3, #248	; 0xf8
 8004d64:	039b      	lsls	r3, r3, #14
 8004d66:	401a      	ands	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d10e      	bne.n	8004d8e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	23e0      	movs	r3, #224	; 0xe0
 8004d74:	051b      	lsls	r3, r3, #20
 8004d76:	401a      	ands	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d106      	bne.n	8004d8e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	0f5b      	lsrs	r3, r3, #29
 8004d84:	075a      	lsls	r2, r3, #29
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d001      	beq.n	8004d92 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e000      	b.n	8004d94 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	0018      	movs	r0, r3
 8004d96:	46bd      	mov	sp, r7
 8004d98:	b008      	add	sp, #32
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	40021000 	.word	0x40021000

08004da0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d101      	bne.n	8004db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e0e9      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004db4:	4b76      	ldr	r3, [pc, #472]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2207      	movs	r2, #7
 8004dba:	4013      	ands	r3, r2
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d91e      	bls.n	8004e00 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc2:	4b73      	ldr	r3, [pc, #460]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2207      	movs	r2, #7
 8004dc8:	4393      	bics	r3, r2
 8004dca:	0019      	movs	r1, r3
 8004dcc:	4b70      	ldr	r3, [pc, #448]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004dd4:	f7ff f806 	bl	8003de4 <HAL_GetTick>
 8004dd8:	0003      	movs	r3, r0
 8004dda:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ddc:	e009      	b.n	8004df2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dde:	f7ff f801 	bl	8003de4 <HAL_GetTick>
 8004de2:	0002      	movs	r2, r0
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	4a6a      	ldr	r2, [pc, #424]	; (8004f94 <HAL_RCC_ClockConfig+0x1f4>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e0ca      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004df2:	4b67      	ldr	r3, [pc, #412]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2207      	movs	r2, #7
 8004df8:	4013      	ands	r3, r2
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d1ee      	bne.n	8004dde <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2202      	movs	r2, #2
 8004e06:	4013      	ands	r3, r2
 8004e08:	d015      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2204      	movs	r2, #4
 8004e10:	4013      	ands	r3, r2
 8004e12:	d006      	beq.n	8004e22 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004e14:	4b60      	ldr	r3, [pc, #384]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	4b5f      	ldr	r3, [pc, #380]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e1a:	21e0      	movs	r1, #224	; 0xe0
 8004e1c:	01c9      	lsls	r1, r1, #7
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e22:	4b5d      	ldr	r3, [pc, #372]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	4a5d      	ldr	r2, [pc, #372]	; (8004f9c <HAL_RCC_ClockConfig+0x1fc>)
 8004e28:	4013      	ands	r3, r2
 8004e2a:	0019      	movs	r1, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689a      	ldr	r2, [r3, #8]
 8004e30:	4b59      	ldr	r3, [pc, #356]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e32:	430a      	orrs	r2, r1
 8004e34:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	d057      	beq.n	8004ef0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d107      	bne.n	8004e58 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e48:	4b53      	ldr	r3, [pc, #332]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	2380      	movs	r3, #128	; 0x80
 8004e4e:	029b      	lsls	r3, r3, #10
 8004e50:	4013      	ands	r3, r2
 8004e52:	d12b      	bne.n	8004eac <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e097      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d107      	bne.n	8004e70 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e60:	4b4d      	ldr	r3, [pc, #308]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	2380      	movs	r3, #128	; 0x80
 8004e66:	049b      	lsls	r3, r3, #18
 8004e68:	4013      	ands	r3, r2
 8004e6a:	d11f      	bne.n	8004eac <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e08b      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d107      	bne.n	8004e88 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e78:	4b47      	ldr	r3, [pc, #284]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	2380      	movs	r3, #128	; 0x80
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	4013      	ands	r3, r2
 8004e82:	d113      	bne.n	8004eac <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e07f      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	2b03      	cmp	r3, #3
 8004e8e:	d106      	bne.n	8004e9e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e90:	4b41      	ldr	r3, [pc, #260]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e94:	2202      	movs	r2, #2
 8004e96:	4013      	ands	r3, r2
 8004e98:	d108      	bne.n	8004eac <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e074      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e9e:	4b3e      	ldr	r3, [pc, #248]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	d101      	bne.n	8004eac <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e06d      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004eac:	4b3a      	ldr	r3, [pc, #232]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	2207      	movs	r2, #7
 8004eb2:	4393      	bics	r3, r2
 8004eb4:	0019      	movs	r1, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685a      	ldr	r2, [r3, #4]
 8004eba:	4b37      	ldr	r3, [pc, #220]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ec0:	f7fe ff90 	bl	8003de4 <HAL_GetTick>
 8004ec4:	0003      	movs	r3, r0
 8004ec6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ec8:	e009      	b.n	8004ede <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eca:	f7fe ff8b 	bl	8003de4 <HAL_GetTick>
 8004ece:	0002      	movs	r2, r0
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	4a2f      	ldr	r2, [pc, #188]	; (8004f94 <HAL_RCC_ClockConfig+0x1f4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e054      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ede:	4b2e      	ldr	r3, [pc, #184]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2238      	movs	r2, #56	; 0x38
 8004ee4:	401a      	ands	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d1ec      	bne.n	8004eca <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ef0:	4b27      	ldr	r3, [pc, #156]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2207      	movs	r2, #7
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d21e      	bcs.n	8004f3c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004efe:	4b24      	ldr	r3, [pc, #144]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2207      	movs	r2, #7
 8004f04:	4393      	bics	r3, r2
 8004f06:	0019      	movs	r1, r3
 8004f08:	4b21      	ldr	r3, [pc, #132]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f10:	f7fe ff68 	bl	8003de4 <HAL_GetTick>
 8004f14:	0003      	movs	r3, r0
 8004f16:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f18:	e009      	b.n	8004f2e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f1a:	f7fe ff63 	bl	8003de4 <HAL_GetTick>
 8004f1e:	0002      	movs	r2, r0
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	4a1b      	ldr	r2, [pc, #108]	; (8004f94 <HAL_RCC_ClockConfig+0x1f4>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e02c      	b.n	8004f88 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f2e:	4b18      	ldr	r3, [pc, #96]	; (8004f90 <HAL_RCC_ClockConfig+0x1f0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2207      	movs	r2, #7
 8004f34:	4013      	ands	r3, r2
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d1ee      	bne.n	8004f1a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2204      	movs	r2, #4
 8004f42:	4013      	ands	r3, r2
 8004f44:	d009      	beq.n	8004f5a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004f46:	4b14      	ldr	r3, [pc, #80]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <HAL_RCC_ClockConfig+0x200>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	0019      	movs	r1, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68da      	ldr	r2, [r3, #12]
 8004f54:	4b10      	ldr	r3, [pc, #64]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004f56:	430a      	orrs	r2, r1
 8004f58:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004f5a:	f000 f829 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 8004f5e:	0001      	movs	r1, r0
 8004f60:	4b0d      	ldr	r3, [pc, #52]	; (8004f98 <HAL_RCC_ClockConfig+0x1f8>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	0a1b      	lsrs	r3, r3, #8
 8004f66:	220f      	movs	r2, #15
 8004f68:	401a      	ands	r2, r3
 8004f6a:	4b0e      	ldr	r3, [pc, #56]	; (8004fa4 <HAL_RCC_ClockConfig+0x204>)
 8004f6c:	0092      	lsls	r2, r2, #2
 8004f6e:	58d3      	ldr	r3, [r2, r3]
 8004f70:	221f      	movs	r2, #31
 8004f72:	4013      	ands	r3, r2
 8004f74:	000a      	movs	r2, r1
 8004f76:	40da      	lsrs	r2, r3
 8004f78:	4b0b      	ldr	r3, [pc, #44]	; (8004fa8 <HAL_RCC_ClockConfig+0x208>)
 8004f7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f7c:	4b0b      	ldr	r3, [pc, #44]	; (8004fac <HAL_RCC_ClockConfig+0x20c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	0018      	movs	r0, r3
 8004f82:	f7fe fed3 	bl	8003d2c <HAL_InitTick>
 8004f86:	0003      	movs	r3, r0
}
 8004f88:	0018      	movs	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b004      	add	sp, #16
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	40022000 	.word	0x40022000
 8004f94:	00001388 	.word	0x00001388
 8004f98:	40021000 	.word	0x40021000
 8004f9c:	fffff0ff 	.word	0xfffff0ff
 8004fa0:	ffff8fff 	.word	0xffff8fff
 8004fa4:	080140cc 	.word	0x080140cc
 8004fa8:	2000000c 	.word	0x2000000c
 8004fac:	20000010 	.word	0x20000010

08004fb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fb6:	4b3c      	ldr	r3, [pc, #240]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2238      	movs	r2, #56	; 0x38
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d10f      	bne.n	8004fe0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004fc0:	4b39      	ldr	r3, [pc, #228]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	0adb      	lsrs	r3, r3, #11
 8004fc6:	2207      	movs	r2, #7
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2201      	movs	r2, #1
 8004fcc:	409a      	lsls	r2, r3
 8004fce:	0013      	movs	r3, r2
 8004fd0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004fd2:	6839      	ldr	r1, [r7, #0]
 8004fd4:	4835      	ldr	r0, [pc, #212]	; (80050ac <HAL_RCC_GetSysClockFreq+0xfc>)
 8004fd6:	f7fb f8b1 	bl	800013c <__udivsi3>
 8004fda:	0003      	movs	r3, r0
 8004fdc:	613b      	str	r3, [r7, #16]
 8004fde:	e05d      	b.n	800509c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fe0:	4b31      	ldr	r3, [pc, #196]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	2238      	movs	r2, #56	; 0x38
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	2b08      	cmp	r3, #8
 8004fea:	d102      	bne.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004fec:	4b30      	ldr	r3, [pc, #192]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x100>)
 8004fee:	613b      	str	r3, [r7, #16]
 8004ff0:	e054      	b.n	800509c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ff2:	4b2d      	ldr	r3, [pc, #180]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	2238      	movs	r2, #56	; 0x38
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	2b10      	cmp	r3, #16
 8004ffc:	d138      	bne.n	8005070 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004ffe:	4b2a      	ldr	r3, [pc, #168]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	2203      	movs	r2, #3
 8005004:	4013      	ands	r3, r2
 8005006:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005008:	4b27      	ldr	r3, [pc, #156]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	091b      	lsrs	r3, r3, #4
 800500e:	2207      	movs	r2, #7
 8005010:	4013      	ands	r3, r2
 8005012:	3301      	adds	r3, #1
 8005014:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2b03      	cmp	r3, #3
 800501a:	d10d      	bne.n	8005038 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800501c:	68b9      	ldr	r1, [r7, #8]
 800501e:	4824      	ldr	r0, [pc, #144]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x100>)
 8005020:	f7fb f88c 	bl	800013c <__udivsi3>
 8005024:	0003      	movs	r3, r0
 8005026:	0019      	movs	r1, r3
 8005028:	4b1f      	ldr	r3, [pc, #124]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	0a1b      	lsrs	r3, r3, #8
 800502e:	227f      	movs	r2, #127	; 0x7f
 8005030:	4013      	ands	r3, r2
 8005032:	434b      	muls	r3, r1
 8005034:	617b      	str	r3, [r7, #20]
        break;
 8005036:	e00d      	b.n	8005054 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005038:	68b9      	ldr	r1, [r7, #8]
 800503a:	481c      	ldr	r0, [pc, #112]	; (80050ac <HAL_RCC_GetSysClockFreq+0xfc>)
 800503c:	f7fb f87e 	bl	800013c <__udivsi3>
 8005040:	0003      	movs	r3, r0
 8005042:	0019      	movs	r1, r3
 8005044:	4b18      	ldr	r3, [pc, #96]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	0a1b      	lsrs	r3, r3, #8
 800504a:	227f      	movs	r2, #127	; 0x7f
 800504c:	4013      	ands	r3, r2
 800504e:	434b      	muls	r3, r1
 8005050:	617b      	str	r3, [r7, #20]
        break;
 8005052:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005054:	4b14      	ldr	r3, [pc, #80]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	0f5b      	lsrs	r3, r3, #29
 800505a:	2207      	movs	r2, #7
 800505c:	4013      	ands	r3, r2
 800505e:	3301      	adds	r3, #1
 8005060:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005062:	6879      	ldr	r1, [r7, #4]
 8005064:	6978      	ldr	r0, [r7, #20]
 8005066:	f7fb f869 	bl	800013c <__udivsi3>
 800506a:	0003      	movs	r3, r0
 800506c:	613b      	str	r3, [r7, #16]
 800506e:	e015      	b.n	800509c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005070:	4b0d      	ldr	r3, [pc, #52]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	2238      	movs	r2, #56	; 0x38
 8005076:	4013      	ands	r3, r2
 8005078:	2b20      	cmp	r3, #32
 800507a:	d103      	bne.n	8005084 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800507c:	2380      	movs	r3, #128	; 0x80
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	e00b      	b.n	800509c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005084:	4b08      	ldr	r3, [pc, #32]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	2238      	movs	r2, #56	; 0x38
 800508a:	4013      	ands	r3, r2
 800508c:	2b18      	cmp	r3, #24
 800508e:	d103      	bne.n	8005098 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005090:	23fa      	movs	r3, #250	; 0xfa
 8005092:	01db      	lsls	r3, r3, #7
 8005094:	613b      	str	r3, [r7, #16]
 8005096:	e001      	b.n	800509c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005098:	2300      	movs	r3, #0
 800509a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800509c:	693b      	ldr	r3, [r7, #16]
}
 800509e:	0018      	movs	r0, r3
 80050a0:	46bd      	mov	sp, r7
 80050a2:	b006      	add	sp, #24
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	46c0      	nop			; (mov r8, r8)
 80050a8:	40021000 	.word	0x40021000
 80050ac:	00f42400 	.word	0x00f42400
 80050b0:	007a1200 	.word	0x007a1200

080050b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050b8:	4b02      	ldr	r3, [pc, #8]	; (80050c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80050ba:	681b      	ldr	r3, [r3, #0]
}
 80050bc:	0018      	movs	r0, r3
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	46c0      	nop			; (mov r8, r8)
 80050c4:	2000000c 	.word	0x2000000c

080050c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050c8:	b5b0      	push	{r4, r5, r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80050cc:	f7ff fff2 	bl	80050b4 <HAL_RCC_GetHCLKFreq>
 80050d0:	0004      	movs	r4, r0
 80050d2:	f7ff faf9 	bl	80046c8 <LL_RCC_GetAPB1Prescaler>
 80050d6:	0003      	movs	r3, r0
 80050d8:	0b1a      	lsrs	r2, r3, #12
 80050da:	4b05      	ldr	r3, [pc, #20]	; (80050f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050dc:	0092      	lsls	r2, r2, #2
 80050de:	58d3      	ldr	r3, [r2, r3]
 80050e0:	221f      	movs	r2, #31
 80050e2:	4013      	ands	r3, r2
 80050e4:	40dc      	lsrs	r4, r3
 80050e6:	0023      	movs	r3, r4
}
 80050e8:	0018      	movs	r0, r3
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bdb0      	pop	{r4, r5, r7, pc}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	0801410c 	.word	0x0801410c

080050f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b086      	sub	sp, #24
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80050fc:	2313      	movs	r3, #19
 80050fe:	18fb      	adds	r3, r7, r3
 8005100:	2200      	movs	r2, #0
 8005102:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005104:	2312      	movs	r3, #18
 8005106:	18fb      	adds	r3, r7, r3
 8005108:	2200      	movs	r2, #0
 800510a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	2380      	movs	r3, #128	; 0x80
 8005112:	029b      	lsls	r3, r3, #10
 8005114:	4013      	ands	r3, r2
 8005116:	d100      	bne.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005118:	e0ad      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800511a:	2011      	movs	r0, #17
 800511c:	183b      	adds	r3, r7, r0
 800511e:	2200      	movs	r2, #0
 8005120:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005122:	4b47      	ldr	r3, [pc, #284]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005124:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005126:	2380      	movs	r3, #128	; 0x80
 8005128:	055b      	lsls	r3, r3, #21
 800512a:	4013      	ands	r3, r2
 800512c:	d110      	bne.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800512e:	4b44      	ldr	r3, [pc, #272]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005130:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005132:	4b43      	ldr	r3, [pc, #268]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005134:	2180      	movs	r1, #128	; 0x80
 8005136:	0549      	lsls	r1, r1, #21
 8005138:	430a      	orrs	r2, r1
 800513a:	63da      	str	r2, [r3, #60]	; 0x3c
 800513c:	4b40      	ldr	r3, [pc, #256]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800513e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005140:	2380      	movs	r3, #128	; 0x80
 8005142:	055b      	lsls	r3, r3, #21
 8005144:	4013      	ands	r3, r2
 8005146:	60bb      	str	r3, [r7, #8]
 8005148:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800514a:	183b      	adds	r3, r7, r0
 800514c:	2201      	movs	r2, #1
 800514e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005150:	4b3c      	ldr	r3, [pc, #240]	; (8005244 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	4b3b      	ldr	r3, [pc, #236]	; (8005244 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005156:	2180      	movs	r1, #128	; 0x80
 8005158:	0049      	lsls	r1, r1, #1
 800515a:	430a      	orrs	r2, r1
 800515c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800515e:	f7fe fe41 	bl	8003de4 <HAL_GetTick>
 8005162:	0003      	movs	r3, r0
 8005164:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005166:	e00b      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005168:	f7fe fe3c 	bl	8003de4 <HAL_GetTick>
 800516c:	0002      	movs	r2, r0
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b02      	cmp	r3, #2
 8005174:	d904      	bls.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005176:	2313      	movs	r3, #19
 8005178:	18fb      	adds	r3, r7, r3
 800517a:	2203      	movs	r2, #3
 800517c:	701a      	strb	r2, [r3, #0]
        break;
 800517e:	e005      	b.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005180:	4b30      	ldr	r3, [pc, #192]	; (8005244 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	2380      	movs	r3, #128	; 0x80
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	4013      	ands	r3, r2
 800518a:	d0ed      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800518c:	2313      	movs	r3, #19
 800518e:	18fb      	adds	r3, r7, r3
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d15e      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005196:	4b2a      	ldr	r3, [pc, #168]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005198:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800519a:	23c0      	movs	r3, #192	; 0xc0
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4013      	ands	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d019      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d014      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051b2:	4b23      	ldr	r3, [pc, #140]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b6:	4a24      	ldr	r2, [pc, #144]	; (8005248 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80051b8:	4013      	ands	r3, r2
 80051ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051bc:	4b20      	ldr	r3, [pc, #128]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051c0:	4b1f      	ldr	r3, [pc, #124]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051c2:	2180      	movs	r1, #128	; 0x80
 80051c4:	0249      	lsls	r1, r1, #9
 80051c6:	430a      	orrs	r2, r1
 80051c8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051ca:	4b1d      	ldr	r3, [pc, #116]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051ce:	4b1c      	ldr	r3, [pc, #112]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051d0:	491e      	ldr	r1, [pc, #120]	; (800524c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80051d2:	400a      	ands	r2, r1
 80051d4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051d6:	4b1a      	ldr	r3, [pc, #104]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	2201      	movs	r2, #1
 80051e0:	4013      	ands	r3, r2
 80051e2:	d016      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e4:	f7fe fdfe 	bl	8003de4 <HAL_GetTick>
 80051e8:	0003      	movs	r3, r0
 80051ea:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051ec:	e00c      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051ee:	f7fe fdf9 	bl	8003de4 <HAL_GetTick>
 80051f2:	0002      	movs	r2, r0
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	4a15      	ldr	r2, [pc, #84]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d904      	bls.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80051fe:	2313      	movs	r3, #19
 8005200:	18fb      	adds	r3, r7, r3
 8005202:	2203      	movs	r2, #3
 8005204:	701a      	strb	r2, [r3, #0]
            break;
 8005206:	e004      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005208:	4b0d      	ldr	r3, [pc, #52]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800520a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800520c:	2202      	movs	r2, #2
 800520e:	4013      	ands	r3, r2
 8005210:	d0ed      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005212:	2313      	movs	r3, #19
 8005214:	18fb      	adds	r3, r7, r3
 8005216:	781b      	ldrb	r3, [r3, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10a      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800521c:	4b08      	ldr	r3, [pc, #32]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800521e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005220:	4a09      	ldr	r2, [pc, #36]	; (8005248 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005222:	4013      	ands	r3, r2
 8005224:	0019      	movs	r1, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800522a:	4b05      	ldr	r3, [pc, #20]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800522c:	430a      	orrs	r2, r1
 800522e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005230:	e016      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005232:	2312      	movs	r3, #18
 8005234:	18fb      	adds	r3, r7, r3
 8005236:	2213      	movs	r2, #19
 8005238:	18ba      	adds	r2, r7, r2
 800523a:	7812      	ldrb	r2, [r2, #0]
 800523c:	701a      	strb	r2, [r3, #0]
 800523e:	e00f      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005240:	40021000 	.word	0x40021000
 8005244:	40007000 	.word	0x40007000
 8005248:	fffffcff 	.word	0xfffffcff
 800524c:	fffeffff 	.word	0xfffeffff
 8005250:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005254:	2312      	movs	r3, #18
 8005256:	18fb      	adds	r3, r7, r3
 8005258:	2213      	movs	r2, #19
 800525a:	18ba      	adds	r2, r7, r2
 800525c:	7812      	ldrb	r2, [r2, #0]
 800525e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005260:	2311      	movs	r3, #17
 8005262:	18fb      	adds	r3, r7, r3
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d105      	bne.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800526a:	4bb6      	ldr	r3, [pc, #728]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800526c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800526e:	4bb5      	ldr	r3, [pc, #724]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005270:	49b5      	ldr	r1, [pc, #724]	; (8005548 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005272:	400a      	ands	r2, r1
 8005274:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2201      	movs	r2, #1
 800527c:	4013      	ands	r3, r2
 800527e:	d009      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005280:	4bb0      	ldr	r3, [pc, #704]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005284:	2203      	movs	r2, #3
 8005286:	4393      	bics	r3, r2
 8005288:	0019      	movs	r1, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	4bad      	ldr	r3, [pc, #692]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005290:	430a      	orrs	r2, r1
 8005292:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2202      	movs	r2, #2
 800529a:	4013      	ands	r3, r2
 800529c:	d009      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800529e:	4ba9      	ldr	r3, [pc, #676]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052a2:	220c      	movs	r2, #12
 80052a4:	4393      	bics	r3, r2
 80052a6:	0019      	movs	r1, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	4ba5      	ldr	r3, [pc, #660]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052ae:	430a      	orrs	r2, r1
 80052b0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2204      	movs	r2, #4
 80052b8:	4013      	ands	r3, r2
 80052ba:	d009      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052bc:	4ba1      	ldr	r3, [pc, #644]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c0:	2230      	movs	r2, #48	; 0x30
 80052c2:	4393      	bics	r3, r2
 80052c4:	0019      	movs	r1, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	4b9e      	ldr	r3, [pc, #632]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052cc:	430a      	orrs	r2, r1
 80052ce:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2210      	movs	r2, #16
 80052d6:	4013      	ands	r3, r2
 80052d8:	d009      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052da:	4b9a      	ldr	r3, [pc, #616]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052de:	4a9b      	ldr	r2, [pc, #620]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80052e0:	4013      	ands	r3, r2
 80052e2:	0019      	movs	r1, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	691a      	ldr	r2, [r3, #16]
 80052e8:	4b96      	ldr	r3, [pc, #600]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052ea:	430a      	orrs	r2, r1
 80052ec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	2380      	movs	r3, #128	; 0x80
 80052f4:	015b      	lsls	r3, r3, #5
 80052f6:	4013      	ands	r3, r2
 80052f8:	d009      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80052fa:	4b92      	ldr	r3, [pc, #584]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052fe:	4a94      	ldr	r2, [pc, #592]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005300:	4013      	ands	r3, r2
 8005302:	0019      	movs	r1, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	695a      	ldr	r2, [r3, #20]
 8005308:	4b8e      	ldr	r3, [pc, #568]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800530a:	430a      	orrs	r2, r1
 800530c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	2380      	movs	r3, #128	; 0x80
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	4013      	ands	r3, r2
 8005318:	d009      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800531a:	4b8a      	ldr	r3, [pc, #552]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800531c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800531e:	4a8d      	ldr	r2, [pc, #564]	; (8005554 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005320:	4013      	ands	r3, r2
 8005322:	0019      	movs	r1, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005328:	4b86      	ldr	r3, [pc, #536]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800532a:	430a      	orrs	r2, r1
 800532c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	2380      	movs	r3, #128	; 0x80
 8005334:	00db      	lsls	r3, r3, #3
 8005336:	4013      	ands	r3, r2
 8005338:	d009      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800533a:	4b82      	ldr	r3, [pc, #520]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800533c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533e:	4a86      	ldr	r2, [pc, #536]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005340:	4013      	ands	r3, r2
 8005342:	0019      	movs	r1, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005348:	4b7e      	ldr	r3, [pc, #504]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800534a:	430a      	orrs	r2, r1
 800534c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2220      	movs	r2, #32
 8005354:	4013      	ands	r3, r2
 8005356:	d009      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005358:	4b7a      	ldr	r3, [pc, #488]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800535a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800535c:	4a7f      	ldr	r2, [pc, #508]	; (800555c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800535e:	4013      	ands	r3, r2
 8005360:	0019      	movs	r1, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	699a      	ldr	r2, [r3, #24]
 8005366:	4b77      	ldr	r3, [pc, #476]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005368:	430a      	orrs	r2, r1
 800536a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2240      	movs	r2, #64	; 0x40
 8005372:	4013      	ands	r3, r2
 8005374:	d009      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005376:	4b73      	ldr	r3, [pc, #460]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800537a:	4a79      	ldr	r2, [pc, #484]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800537c:	4013      	ands	r3, r2
 800537e:	0019      	movs	r1, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	69da      	ldr	r2, [r3, #28]
 8005384:	4b6f      	ldr	r3, [pc, #444]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005386:	430a      	orrs	r2, r1
 8005388:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	2380      	movs	r3, #128	; 0x80
 8005390:	01db      	lsls	r3, r3, #7
 8005392:	4013      	ands	r3, r2
 8005394:	d015      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005396:	4b6b      	ldr	r3, [pc, #428]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	0899      	lsrs	r1, r3, #2
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053a2:	4b68      	ldr	r3, [pc, #416]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053a4:	430a      	orrs	r2, r1
 80053a6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ac:	2380      	movs	r3, #128	; 0x80
 80053ae:	05db      	lsls	r3, r3, #23
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d106      	bne.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80053b4:	4b63      	ldr	r3, [pc, #396]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053b6:	68da      	ldr	r2, [r3, #12]
 80053b8:	4b62      	ldr	r3, [pc, #392]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ba:	2180      	movs	r1, #128	; 0x80
 80053bc:	0249      	lsls	r1, r1, #9
 80053be:	430a      	orrs	r2, r1
 80053c0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	2380      	movs	r3, #128	; 0x80
 80053c8:	031b      	lsls	r3, r3, #12
 80053ca:	4013      	ands	r3, r2
 80053cc:	d009      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80053ce:	4b5d      	ldr	r3, [pc, #372]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d2:	2240      	movs	r2, #64	; 0x40
 80053d4:	4393      	bics	r3, r2
 80053d6:	0019      	movs	r1, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053dc:	4b59      	ldr	r3, [pc, #356]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053de:	430a      	orrs	r2, r1
 80053e0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	2380      	movs	r3, #128	; 0x80
 80053e8:	039b      	lsls	r3, r3, #14
 80053ea:	4013      	ands	r3, r2
 80053ec:	d016      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80053ee:	4b55      	ldr	r3, [pc, #340]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053f2:	4a5c      	ldr	r2, [pc, #368]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	0019      	movs	r1, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053fc:	4b51      	ldr	r3, [pc, #324]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053fe:	430a      	orrs	r2, r1
 8005400:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005406:	2380      	movs	r3, #128	; 0x80
 8005408:	03db      	lsls	r3, r3, #15
 800540a:	429a      	cmp	r2, r3
 800540c:	d106      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800540e:	4b4d      	ldr	r3, [pc, #308]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	4b4c      	ldr	r3, [pc, #304]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005414:	2180      	movs	r1, #128	; 0x80
 8005416:	0449      	lsls	r1, r1, #17
 8005418:	430a      	orrs	r2, r1
 800541a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	2380      	movs	r3, #128	; 0x80
 8005422:	03db      	lsls	r3, r3, #15
 8005424:	4013      	ands	r3, r2
 8005426:	d016      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005428:	4b46      	ldr	r3, [pc, #280]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800542a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542c:	4a4e      	ldr	r2, [pc, #312]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800542e:	4013      	ands	r3, r2
 8005430:	0019      	movs	r1, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005436:	4b43      	ldr	r3, [pc, #268]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005438:	430a      	orrs	r2, r1
 800543a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005440:	2380      	movs	r3, #128	; 0x80
 8005442:	045b      	lsls	r3, r3, #17
 8005444:	429a      	cmp	r2, r3
 8005446:	d106      	bne.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005448:	4b3e      	ldr	r3, [pc, #248]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800544a:	68da      	ldr	r2, [r3, #12]
 800544c:	4b3d      	ldr	r3, [pc, #244]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800544e:	2180      	movs	r1, #128	; 0x80
 8005450:	0449      	lsls	r1, r1, #17
 8005452:	430a      	orrs	r2, r1
 8005454:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	2380      	movs	r3, #128	; 0x80
 800545c:	011b      	lsls	r3, r3, #4
 800545e:	4013      	ands	r3, r2
 8005460:	d014      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005462:	4b38      	ldr	r3, [pc, #224]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005466:	2203      	movs	r2, #3
 8005468:	4393      	bics	r3, r2
 800546a:	0019      	movs	r1, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a1a      	ldr	r2, [r3, #32]
 8005470:	4b34      	ldr	r3, [pc, #208]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005472:	430a      	orrs	r2, r1
 8005474:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d106      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800547e:	4b31      	ldr	r3, [pc, #196]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005480:	68da      	ldr	r2, [r3, #12]
 8005482:	4b30      	ldr	r3, [pc, #192]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005484:	2180      	movs	r1, #128	; 0x80
 8005486:	0249      	lsls	r1, r1, #9
 8005488:	430a      	orrs	r2, r1
 800548a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	2380      	movs	r3, #128	; 0x80
 8005492:	019b      	lsls	r3, r3, #6
 8005494:	4013      	ands	r3, r2
 8005496:	d014      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005498:	4b2a      	ldr	r3, [pc, #168]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800549a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800549c:	220c      	movs	r2, #12
 800549e:	4393      	bics	r3, r2
 80054a0:	0019      	movs	r1, r3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054a6:	4b27      	ldr	r3, [pc, #156]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054a8:	430a      	orrs	r2, r1
 80054aa:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	2b04      	cmp	r3, #4
 80054b2:	d106      	bne.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80054b4:	4b23      	ldr	r3, [pc, #140]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054b6:	68da      	ldr	r2, [r3, #12]
 80054b8:	4b22      	ldr	r3, [pc, #136]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ba:	2180      	movs	r1, #128	; 0x80
 80054bc:	0249      	lsls	r1, r1, #9
 80054be:	430a      	orrs	r2, r1
 80054c0:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	2380      	movs	r3, #128	; 0x80
 80054c8:	045b      	lsls	r3, r3, #17
 80054ca:	4013      	ands	r3, r2
 80054cc:	d016      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054ce:	4b1d      	ldr	r3, [pc, #116]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054d2:	4a22      	ldr	r2, [pc, #136]	; (800555c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80054d4:	4013      	ands	r3, r2
 80054d6:	0019      	movs	r1, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054dc:	4b19      	ldr	r3, [pc, #100]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054de:	430a      	orrs	r2, r1
 80054e0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054e6:	2380      	movs	r3, #128	; 0x80
 80054e8:	019b      	lsls	r3, r3, #6
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d106      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80054ee:	4b15      	ldr	r3, [pc, #84]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054f0:	68da      	ldr	r2, [r3, #12]
 80054f2:	4b14      	ldr	r3, [pc, #80]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054f4:	2180      	movs	r1, #128	; 0x80
 80054f6:	0449      	lsls	r1, r1, #17
 80054f8:	430a      	orrs	r2, r1
 80054fa:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	2380      	movs	r3, #128	; 0x80
 8005502:	049b      	lsls	r3, r3, #18
 8005504:	4013      	ands	r3, r2
 8005506:	d016      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005508:	4b0e      	ldr	r3, [pc, #56]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800550a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800550c:	4a10      	ldr	r2, [pc, #64]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800550e:	4013      	ands	r3, r2
 8005510:	0019      	movs	r1, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005516:	4b0b      	ldr	r3, [pc, #44]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005518:	430a      	orrs	r2, r1
 800551a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005520:	2380      	movs	r3, #128	; 0x80
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	429a      	cmp	r2, r3
 8005526:	d106      	bne.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005528:	4b06      	ldr	r3, [pc, #24]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800552a:	68da      	ldr	r2, [r3, #12]
 800552c:	4b05      	ldr	r3, [pc, #20]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800552e:	2180      	movs	r1, #128	; 0x80
 8005530:	0449      	lsls	r1, r1, #17
 8005532:	430a      	orrs	r2, r1
 8005534:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005536:	2312      	movs	r3, #18
 8005538:	18fb      	adds	r3, r7, r3
 800553a:	781b      	ldrb	r3, [r3, #0]
}
 800553c:	0018      	movs	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	b006      	add	sp, #24
 8005542:	bd80      	pop	{r7, pc}
 8005544:	40021000 	.word	0x40021000
 8005548:	efffffff 	.word	0xefffffff
 800554c:	fffff3ff 	.word	0xfffff3ff
 8005550:	fffffcff 	.word	0xfffffcff
 8005554:	fff3ffff 	.word	0xfff3ffff
 8005558:	ffcfffff 	.word	0xffcfffff
 800555c:	ffffcfff 	.word	0xffffcfff
 8005560:	ffff3fff 	.word	0xffff3fff
 8005564:	ffbfffff 	.word	0xffbfffff
 8005568:	feffffff 	.word	0xfeffffff

0800556c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800556c:	b5b0      	push	{r4, r5, r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005574:	230f      	movs	r3, #15
 8005576:	18fb      	adds	r3, r7, r3
 8005578:	2201      	movs	r2, #1
 800557a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d100      	bne.n	8005584 <HAL_RTC_Init+0x18>
 8005582:	e08c      	b.n	800569e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2229      	movs	r2, #41	; 0x29
 8005588:	5c9b      	ldrb	r3, [r3, r2]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	d10b      	bne.n	80055a8 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2228      	movs	r2, #40	; 0x28
 8005594:	2100      	movs	r1, #0
 8005596:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2288      	movs	r2, #136	; 0x88
 800559c:	0212      	lsls	r2, r2, #8
 800559e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	0018      	movs	r0, r3
 80055a4:	f7fe f83c 	bl	8003620 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2229      	movs	r2, #41	; 0x29
 80055ac:	2102      	movs	r1, #2
 80055ae:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	2210      	movs	r2, #16
 80055b8:	4013      	ands	r3, r2
 80055ba:	2b10      	cmp	r3, #16
 80055bc:	d062      	beq.n	8005684 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	22ca      	movs	r2, #202	; 0xca
 80055c4:	625a      	str	r2, [r3, #36]	; 0x24
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2253      	movs	r2, #83	; 0x53
 80055cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80055ce:	250f      	movs	r5, #15
 80055d0:	197c      	adds	r4, r7, r5
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	0018      	movs	r0, r3
 80055d6:	f000 fbf3 	bl	8005dc0 <RTC_EnterInitMode>
 80055da:	0003      	movs	r3, r0
 80055dc:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80055de:	0028      	movs	r0, r5
 80055e0:	183b      	adds	r3, r7, r0
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d12c      	bne.n	8005642 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	699a      	ldr	r2, [r3, #24]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	492e      	ldr	r1, [pc, #184]	; (80056ac <HAL_RTC_Init+0x140>)
 80055f4:	400a      	ands	r2, r1
 80055f6:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6999      	ldr	r1, [r3, #24]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689a      	ldr	r2, [r3, #8]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	431a      	orrs	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	69db      	ldr	r3, [r3, #28]
 800560c:	431a      	orrs	r2, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	6912      	ldr	r2, [r2, #16]
 800561e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6919      	ldr	r1, [r3, #16]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	041a      	lsls	r2, r3, #16
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005634:	183c      	adds	r4, r7, r0
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	0018      	movs	r0, r3
 800563a:	f000 fc03 	bl	8005e44 <RTC_ExitInitMode>
 800563e:	0003      	movs	r3, r0
 8005640:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005642:	230f      	movs	r3, #15
 8005644:	18fb      	adds	r3, r7, r3
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d116      	bne.n	800567a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699a      	ldr	r2, [r3, #24]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	00d2      	lsls	r2, r2, #3
 8005658:	08d2      	lsrs	r2, r2, #3
 800565a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	6999      	ldr	r1, [r3, #24]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	431a      	orrs	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	22ff      	movs	r2, #255	; 0xff
 8005680:	625a      	str	r2, [r3, #36]	; 0x24
 8005682:	e003      	b.n	800568c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005684:	230f      	movs	r3, #15
 8005686:	18fb      	adds	r3, r7, r3
 8005688:	2200      	movs	r2, #0
 800568a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800568c:	230f      	movs	r3, #15
 800568e:	18fb      	adds	r3, r7, r3
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d103      	bne.n	800569e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2229      	movs	r2, #41	; 0x29
 800569a:	2101      	movs	r1, #1
 800569c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800569e:	230f      	movs	r3, #15
 80056a0:	18fb      	adds	r3, r7, r3
 80056a2:	781b      	ldrb	r3, [r3, #0]
}
 80056a4:	0018      	movs	r0, r3
 80056a6:	46bd      	mov	sp, r7
 80056a8:	b004      	add	sp, #16
 80056aa:	bdb0      	pop	{r4, r5, r7, pc}
 80056ac:	fb8fffbf 	.word	0xfb8fffbf

080056b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80056b0:	b5b0      	push	{r4, r5, r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2228      	movs	r2, #40	; 0x28
 80056c0:	5c9b      	ldrb	r3, [r3, r2]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d101      	bne.n	80056ca <HAL_RTC_SetTime+0x1a>
 80056c6:	2302      	movs	r3, #2
 80056c8:	e092      	b.n	80057f0 <HAL_RTC_SetTime+0x140>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2228      	movs	r2, #40	; 0x28
 80056ce:	2101      	movs	r1, #1
 80056d0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2229      	movs	r2, #41	; 0x29
 80056d6:	2102      	movs	r1, #2
 80056d8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	22ca      	movs	r2, #202	; 0xca
 80056e0:	625a      	str	r2, [r3, #36]	; 0x24
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2253      	movs	r2, #83	; 0x53
 80056e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80056ea:	2513      	movs	r5, #19
 80056ec:	197c      	adds	r4, r7, r5
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	0018      	movs	r0, r3
 80056f2:	f000 fb65 	bl	8005dc0 <RTC_EnterInitMode>
 80056f6:	0003      	movs	r3, r0
 80056f8:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80056fa:	197b      	adds	r3, r7, r5
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d162      	bne.n	80057c8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d125      	bne.n	8005754 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	2240      	movs	r2, #64	; 0x40
 8005710:	4013      	ands	r3, r2
 8005712:	d102      	bne.n	800571a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	2200      	movs	r2, #0
 8005718:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	0018      	movs	r0, r3
 8005720:	f000 fbd4 	bl	8005ecc <RTC_ByteToBcd2>
 8005724:	0003      	movs	r3, r0
 8005726:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	785b      	ldrb	r3, [r3, #1]
 800572c:	0018      	movs	r0, r3
 800572e:	f000 fbcd 	bl	8005ecc <RTC_ByteToBcd2>
 8005732:	0003      	movs	r3, r0
 8005734:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005736:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	789b      	ldrb	r3, [r3, #2]
 800573c:	0018      	movs	r0, r3
 800573e:	f000 fbc5 	bl	8005ecc <RTC_ByteToBcd2>
 8005742:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005744:	0022      	movs	r2, r4
 8005746:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	78db      	ldrb	r3, [r3, #3]
 800574c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800574e:	4313      	orrs	r3, r2
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	e017      	b.n	8005784 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	2240      	movs	r2, #64	; 0x40
 800575c:	4013      	ands	r3, r2
 800575e:	d102      	bne.n	8005766 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	2200      	movs	r2, #0
 8005764:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	785b      	ldrb	r3, [r3, #1]
 8005770:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005772:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005778:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	78db      	ldrb	r3, [r3, #3]
 800577e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	491b      	ldr	r1, [pc, #108]	; (80057f8 <HAL_RTC_SetTime+0x148>)
 800578c:	400a      	ands	r2, r1
 800578e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	699a      	ldr	r2, [r3, #24]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4918      	ldr	r1, [pc, #96]	; (80057fc <HAL_RTC_SetTime+0x14c>)
 800579c:	400a      	ands	r2, r1
 800579e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6999      	ldr	r1, [r3, #24]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	68da      	ldr	r2, [r3, #12]
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	431a      	orrs	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	430a      	orrs	r2, r1
 80057b6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80057b8:	2313      	movs	r3, #19
 80057ba:	18fc      	adds	r4, r7, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	0018      	movs	r0, r3
 80057c0:	f000 fb40 	bl	8005e44 <RTC_ExitInitMode>
 80057c4:	0003      	movs	r3, r0
 80057c6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	22ff      	movs	r2, #255	; 0xff
 80057ce:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80057d0:	2313      	movs	r3, #19
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d103      	bne.n	80057e2 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2229      	movs	r2, #41	; 0x29
 80057de:	2101      	movs	r1, #1
 80057e0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2228      	movs	r2, #40	; 0x28
 80057e6:	2100      	movs	r1, #0
 80057e8:	5499      	strb	r1, [r3, r2]

  return status;
 80057ea:	2313      	movs	r3, #19
 80057ec:	18fb      	adds	r3, r7, r3
 80057ee:	781b      	ldrb	r3, [r3, #0]
}
 80057f0:	0018      	movs	r0, r3
 80057f2:	46bd      	mov	sp, r7
 80057f4:	b006      	add	sp, #24
 80057f6:	bdb0      	pop	{r4, r5, r7, pc}
 80057f8:	007f7f7f 	.word	0x007f7f7f
 80057fc:	fffbffff 	.word	0xfffbffff

08005800 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689a      	ldr	r2, [r3, #8]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	045b      	lsls	r3, r3, #17
 800581e:	0c5a      	lsrs	r2, r3, #17
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a22      	ldr	r2, [pc, #136]	; (80058b4 <HAL_RTC_GetTime+0xb4>)
 800582c:	4013      	ands	r3, r2
 800582e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	0c1b      	lsrs	r3, r3, #16
 8005834:	b2db      	uxtb	r3, r3
 8005836:	223f      	movs	r2, #63	; 0x3f
 8005838:	4013      	ands	r3, r2
 800583a:	b2da      	uxtb	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	0a1b      	lsrs	r3, r3, #8
 8005844:	b2db      	uxtb	r3, r3
 8005846:	227f      	movs	r2, #127	; 0x7f
 8005848:	4013      	ands	r3, r2
 800584a:	b2da      	uxtb	r2, r3
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	b2db      	uxtb	r3, r3
 8005854:	227f      	movs	r2, #127	; 0x7f
 8005856:	4013      	ands	r3, r2
 8005858:	b2da      	uxtb	r2, r3
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	0d9b      	lsrs	r3, r3, #22
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2201      	movs	r2, #1
 8005866:	4013      	ands	r3, r2
 8005868:	b2da      	uxtb	r2, r3
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d11a      	bne.n	80058aa <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	0018      	movs	r0, r3
 800587a:	f000 fb4f 	bl	8005f1c <RTC_Bcd2ToByte>
 800587e:	0003      	movs	r3, r0
 8005880:	001a      	movs	r2, r3
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	785b      	ldrb	r3, [r3, #1]
 800588a:	0018      	movs	r0, r3
 800588c:	f000 fb46 	bl	8005f1c <RTC_Bcd2ToByte>
 8005890:	0003      	movs	r3, r0
 8005892:	001a      	movs	r2, r3
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	789b      	ldrb	r3, [r3, #2]
 800589c:	0018      	movs	r0, r3
 800589e:	f000 fb3d 	bl	8005f1c <RTC_Bcd2ToByte>
 80058a2:	0003      	movs	r3, r0
 80058a4:	001a      	movs	r2, r3
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	0018      	movs	r0, r3
 80058ae:	46bd      	mov	sp, r7
 80058b0:	b006      	add	sp, #24
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	007f7f7f 	.word	0x007f7f7f

080058b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80058b8:	b5b0      	push	{r4, r5, r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2228      	movs	r2, #40	; 0x28
 80058c8:	5c9b      	ldrb	r3, [r3, r2]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d101      	bne.n	80058d2 <HAL_RTC_SetDate+0x1a>
 80058ce:	2302      	movs	r3, #2
 80058d0:	e07e      	b.n	80059d0 <HAL_RTC_SetDate+0x118>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2228      	movs	r2, #40	; 0x28
 80058d6:	2101      	movs	r1, #1
 80058d8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2229      	movs	r2, #41	; 0x29
 80058de:	2102      	movs	r1, #2
 80058e0:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d10e      	bne.n	8005906 <HAL_RTC_SetDate+0x4e>
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	785b      	ldrb	r3, [r3, #1]
 80058ec:	001a      	movs	r2, r3
 80058ee:	2310      	movs	r3, #16
 80058f0:	4013      	ands	r3, r2
 80058f2:	d008      	beq.n	8005906 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	785b      	ldrb	r3, [r3, #1]
 80058f8:	2210      	movs	r2, #16
 80058fa:	4393      	bics	r3, r2
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	330a      	adds	r3, #10
 8005900:	b2da      	uxtb	r2, r3
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d11c      	bne.n	8005946 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	78db      	ldrb	r3, [r3, #3]
 8005910:	0018      	movs	r0, r3
 8005912:	f000 fadb 	bl	8005ecc <RTC_ByteToBcd2>
 8005916:	0003      	movs	r3, r0
 8005918:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	785b      	ldrb	r3, [r3, #1]
 800591e:	0018      	movs	r0, r3
 8005920:	f000 fad4 	bl	8005ecc <RTC_ByteToBcd2>
 8005924:	0003      	movs	r3, r0
 8005926:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005928:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	789b      	ldrb	r3, [r3, #2]
 800592e:	0018      	movs	r0, r3
 8005930:	f000 facc 	bl	8005ecc <RTC_ByteToBcd2>
 8005934:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005936:	0022      	movs	r2, r4
 8005938:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]
 8005944:	e00e      	b.n	8005964 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	78db      	ldrb	r3, [r3, #3]
 800594a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	785b      	ldrb	r3, [r3, #1]
 8005950:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005952:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005958:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005960:	4313      	orrs	r3, r2
 8005962:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	22ca      	movs	r2, #202	; 0xca
 800596a:	625a      	str	r2, [r3, #36]	; 0x24
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2253      	movs	r2, #83	; 0x53
 8005972:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005974:	2513      	movs	r5, #19
 8005976:	197c      	adds	r4, r7, r5
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	0018      	movs	r0, r3
 800597c:	f000 fa20 	bl	8005dc0 <RTC_EnterInitMode>
 8005980:	0003      	movs	r3, r0
 8005982:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005984:	0028      	movs	r0, r5
 8005986:	183b      	adds	r3, r7, r0
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10c      	bne.n	80059a8 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	4910      	ldr	r1, [pc, #64]	; (80059d8 <HAL_RTC_SetDate+0x120>)
 8005996:	400a      	ands	r2, r1
 8005998:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800599a:	183c      	adds	r4, r7, r0
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	0018      	movs	r0, r3
 80059a0:	f000 fa50 	bl	8005e44 <RTC_ExitInitMode>
 80059a4:	0003      	movs	r3, r0
 80059a6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	22ff      	movs	r2, #255	; 0xff
 80059ae:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80059b0:	2313      	movs	r3, #19
 80059b2:	18fb      	adds	r3, r7, r3
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d103      	bne.n	80059c2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2229      	movs	r2, #41	; 0x29
 80059be:	2101      	movs	r1, #1
 80059c0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2228      	movs	r2, #40	; 0x28
 80059c6:	2100      	movs	r1, #0
 80059c8:	5499      	strb	r1, [r3, r2]

  return status;
 80059ca:	2313      	movs	r3, #19
 80059cc:	18fb      	adds	r3, r7, r3
 80059ce:	781b      	ldrb	r3, [r3, #0]
}
 80059d0:	0018      	movs	r0, r3
 80059d2:	46bd      	mov	sp, r7
 80059d4:	b006      	add	sp, #24
 80059d6:	bdb0      	pop	{r4, r5, r7, pc}
 80059d8:	00ffff3f 	.word	0x00ffff3f

080059dc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	4a21      	ldr	r2, [pc, #132]	; (8005a74 <HAL_RTC_GetDate+0x98>)
 80059f0:	4013      	ands	r3, r2
 80059f2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	0c1b      	lsrs	r3, r3, #16
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	0a1b      	lsrs	r3, r3, #8
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	221f      	movs	r2, #31
 8005a06:	4013      	ands	r3, r2
 8005a08:	b2da      	uxtb	r2, r3
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	223f      	movs	r2, #63	; 0x3f
 8005a14:	4013      	ands	r3, r2
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	0b5b      	lsrs	r3, r3, #13
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2207      	movs	r2, #7
 8005a24:	4013      	ands	r3, r2
 8005a26:	b2da      	uxtb	r2, r3
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d11a      	bne.n	8005a68 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	78db      	ldrb	r3, [r3, #3]
 8005a36:	0018      	movs	r0, r3
 8005a38:	f000 fa70 	bl	8005f1c <RTC_Bcd2ToByte>
 8005a3c:	0003      	movs	r3, r0
 8005a3e:	001a      	movs	r2, r3
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	785b      	ldrb	r3, [r3, #1]
 8005a48:	0018      	movs	r0, r3
 8005a4a:	f000 fa67 	bl	8005f1c <RTC_Bcd2ToByte>
 8005a4e:	0003      	movs	r3, r0
 8005a50:	001a      	movs	r2, r3
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	789b      	ldrb	r3, [r3, #2]
 8005a5a:	0018      	movs	r0, r3
 8005a5c:	f000 fa5e 	bl	8005f1c <RTC_Bcd2ToByte>
 8005a60:	0003      	movs	r3, r0
 8005a62:	001a      	movs	r2, r3
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	b006      	add	sp, #24
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	46c0      	nop			; (mov r8, r8)
 8005a74:	00ffff3f 	.word	0x00ffff3f

08005a78 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005a78:	b590      	push	{r4, r7, lr}
 8005a7a:	b089      	sub	sp, #36	; 0x24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2228      	movs	r2, #40	; 0x28
 8005a88:	5c9b      	ldrb	r3, [r3, r2]
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d101      	bne.n	8005a92 <HAL_RTC_SetAlarm_IT+0x1a>
 8005a8e:	2302      	movs	r3, #2
 8005a90:	e127      	b.n	8005ce2 <HAL_RTC_SetAlarm_IT+0x26a>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2228      	movs	r2, #40	; 0x28
 8005a96:	2101      	movs	r1, #1
 8005a98:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2229      	movs	r2, #41	; 0x29
 8005a9e:	2102      	movs	r1, #2
 8005aa0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d136      	bne.n	8005b16 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	2240      	movs	r2, #64	; 0x40
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	d102      	bne.n	8005aba <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	0018      	movs	r0, r3
 8005ac0:	f000 fa04 	bl	8005ecc <RTC_ByteToBcd2>
 8005ac4:	0003      	movs	r3, r0
 8005ac6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	785b      	ldrb	r3, [r3, #1]
 8005acc:	0018      	movs	r0, r3
 8005ace:	f000 f9fd 	bl	8005ecc <RTC_ByteToBcd2>
 8005ad2:	0003      	movs	r3, r0
 8005ad4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005ad6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	789b      	ldrb	r3, [r3, #2]
 8005adc:	0018      	movs	r0, r3
 8005ade:	f000 f9f5 	bl	8005ecc <RTC_ByteToBcd2>
 8005ae2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005ae4:	0022      	movs	r2, r4
 8005ae6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	78db      	ldrb	r3, [r3, #3]
 8005aec:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005aee:	431a      	orrs	r2, r3
 8005af0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2220      	movs	r2, #32
 8005af6:	5c9b      	ldrb	r3, [r3, r2]
 8005af8:	0018      	movs	r0, r3
 8005afa:	f000 f9e7 	bl	8005ecc <RTC_ByteToBcd2>
 8005afe:	0003      	movs	r3, r0
 8005b00:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005b02:	0022      	movs	r2, r4
 8005b04:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005b0a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b10:	4313      	orrs	r3, r2
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	e022      	b.n	8005b5c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	2240      	movs	r2, #64	; 0x40
 8005b1e:	4013      	ands	r3, r2
 8005b20:	d102      	bne.n	8005b28 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2200      	movs	r2, #0
 8005b26:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	785b      	ldrb	r3, [r3, #1]
 8005b32:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b34:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005b3a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	78db      	ldrb	r3, [r3, #3]
 8005b40:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005b42:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	2120      	movs	r1, #32
 8005b48:	5c5b      	ldrb	r3, [r3, r1]
 8005b4a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005b4c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005b52:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	22ca      	movs	r2, #202	; 0xca
 8005b6e:	625a      	str	r2, [r3, #36]	; 0x24
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2253      	movs	r2, #83	; 0x53
 8005b76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b7c:	2380      	movs	r3, #128	; 0x80
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d14c      	bne.n	8005c1e <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	699a      	ldr	r2, [r3, #24]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4957      	ldr	r1, [pc, #348]	; (8005cec <HAL_RTC_SetAlarm_IT+0x274>)
 8005b90:	400a      	ands	r2, r1
 8005b92:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005ba4:	f7fe f91e 	bl	8003de4 <HAL_GetTick>
 8005ba8:	0003      	movs	r3, r0
 8005baa:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005bac:	e016      	b.n	8005bdc <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005bae:	f7fe f919 	bl	8003de4 <HAL_GetTick>
 8005bb2:	0002      	movs	r2, r0
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	1ad2      	subs	r2, r2, r3
 8005bb8:	23fa      	movs	r3, #250	; 0xfa
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d90d      	bls.n	8005bdc <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	22ff      	movs	r2, #255	; 0xff
 8005bc6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2229      	movs	r2, #41	; 0x29
 8005bcc:	2103      	movs	r1, #3
 8005bce:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2228      	movs	r2, #40	; 0x28
 8005bd4:	2100      	movs	r1, #0
 8005bd6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e082      	b.n	8005ce2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	2201      	movs	r2, #1
 8005be4:	4013      	ands	r3, r2
 8005be6:	d0e2      	beq.n	8005bae <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	69fa      	ldr	r2, [r7, #28]
 8005bee:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	69ba      	ldr	r2, [r7, #24]
 8005bf6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	699a      	ldr	r2, [r3, #24]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2180      	movs	r1, #128	; 0x80
 8005c04:	0049      	lsls	r1, r1, #1
 8005c06:	430a      	orrs	r2, r1
 8005c08:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	699a      	ldr	r2, [r3, #24]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2180      	movs	r1, #128	; 0x80
 8005c16:	0149      	lsls	r1, r1, #5
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	619a      	str	r2, [r3, #24]
 8005c1c:	e04b      	b.n	8005cb6 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	699a      	ldr	r2, [r3, #24]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4931      	ldr	r1, [pc, #196]	; (8005cf0 <HAL_RTC_SetAlarm_IT+0x278>)
 8005c2a:	400a      	ands	r2, r1
 8005c2c:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2102      	movs	r1, #2
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005c3e:	f7fe f8d1 	bl	8003de4 <HAL_GetTick>
 8005c42:	0003      	movs	r3, r0
 8005c44:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c46:	e016      	b.n	8005c76 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005c48:	f7fe f8cc 	bl	8003de4 <HAL_GetTick>
 8005c4c:	0002      	movs	r2, r0
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	1ad2      	subs	r2, r2, r3
 8005c52:	23fa      	movs	r3, #250	; 0xfa
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d90d      	bls.n	8005c76 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	22ff      	movs	r2, #255	; 0xff
 8005c60:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2229      	movs	r2, #41	; 0x29
 8005c66:	2103      	movs	r1, #3
 8005c68:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2228      	movs	r2, #40	; 0x28
 8005c6e:	2100      	movs	r1, #0
 8005c70:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e035      	b.n	8005ce2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	4013      	ands	r3, r2
 8005c80:	d0e2      	beq.n	8005c48 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69fa      	ldr	r2, [r7, #28]
 8005c88:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	69ba      	ldr	r2, [r7, #24]
 8005c90:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	699a      	ldr	r2, [r3, #24]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2180      	movs	r1, #128	; 0x80
 8005c9e:	0089      	lsls	r1, r1, #2
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	699a      	ldr	r2, [r3, #24]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2180      	movs	r1, #128	; 0x80
 8005cb0:	0189      	lsls	r1, r1, #6
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005cb6:	4a0f      	ldr	r2, [pc, #60]	; (8005cf4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005cb8:	2380      	movs	r3, #128	; 0x80
 8005cba:	58d3      	ldr	r3, [r2, r3]
 8005cbc:	490d      	ldr	r1, [pc, #52]	; (8005cf4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005cbe:	2280      	movs	r2, #128	; 0x80
 8005cc0:	0312      	lsls	r2, r2, #12
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	2280      	movs	r2, #128	; 0x80
 8005cc6:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	22ff      	movs	r2, #255	; 0xff
 8005cce:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2229      	movs	r2, #41	; 0x29
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2228      	movs	r2, #40	; 0x28
 8005cdc:	2100      	movs	r1, #0
 8005cde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	0018      	movs	r0, r3
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	b009      	add	sp, #36	; 0x24
 8005ce8:	bd90      	pop	{r4, r7, pc}
 8005cea:	46c0      	nop			; (mov r8, r8)
 8005cec:	fffffeff 	.word	0xfffffeff
 8005cf0:	fffffdff 	.word	0xfffffdff
 8005cf4:	40021800 	.word	0x40021800

08005cf8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	699a      	ldr	r2, [r3, #24]
 8005d06:	2380      	movs	r3, #128	; 0x80
 8005d08:	015b      	lsls	r3, r3, #5
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	d011      	beq.n	8005d32 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d14:	2201      	movs	r2, #1
 8005d16:	4013      	ands	r3, r2
 8005d18:	d00b      	beq.n	8005d32 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2101      	movs	r1, #1
 8005d26:	430a      	orrs	r2, r1
 8005d28:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	f7fd fc3b 	bl	80035a8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	699a      	ldr	r2, [r3, #24]
 8005d38:	2380      	movs	r3, #128	; 0x80
 8005d3a:	019b      	lsls	r3, r3, #6
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	d011      	beq.n	8005d64 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d46:	2202      	movs	r2, #2
 8005d48:	4013      	ands	r3, r2
 8005d4a:	d00b      	beq.n	8005d64 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2102      	movs	r1, #2
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	0018      	movs	r0, r3
 8005d60:	f000 f961 	bl	8006026 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2229      	movs	r2, #41	; 0x29
 8005d68:	2101      	movs	r1, #1
 8005d6a:	5499      	strb	r1, [r3, r2]
}
 8005d6c:	46c0      	nop			; (mov r8, r8)
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	b002      	add	sp, #8
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a0e      	ldr	r2, [pc, #56]	; (8005dbc <HAL_RTC_WaitForSynchro+0x48>)
 8005d82:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005d84:	f7fe f82e 	bl	8003de4 <HAL_GetTick>
 8005d88:	0003      	movs	r3, r0
 8005d8a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005d8c:	e00a      	b.n	8005da4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d8e:	f7fe f829 	bl	8003de4 <HAL_GetTick>
 8005d92:	0002      	movs	r2, r0
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	1ad2      	subs	r2, r2, r3
 8005d98:	23fa      	movs	r3, #250	; 0xfa
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d901      	bls.n	8005da4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e006      	b.n	8005db2 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	2220      	movs	r2, #32
 8005dac:	4013      	ands	r3, r2
 8005dae:	d0ee      	beq.n	8005d8e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	0018      	movs	r0, r3
 8005db4:	46bd      	mov	sp, r7
 8005db6:	b004      	add	sp, #16
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	46c0      	nop			; (mov r8, r8)
 8005dbc:	0001005f 	.word	0x0001005f

08005dc0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005dc8:	230f      	movs	r3, #15
 8005dca:	18fb      	adds	r3, r7, r3
 8005dcc:	2200      	movs	r2, #0
 8005dce:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	2240      	movs	r2, #64	; 0x40
 8005dd8:	4013      	ands	r3, r2
 8005dda:	d12c      	bne.n	8005e36 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68da      	ldr	r2, [r3, #12]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2180      	movs	r1, #128	; 0x80
 8005de8:	430a      	orrs	r2, r1
 8005dea:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005dec:	f7fd fffa 	bl	8003de4 <HAL_GetTick>
 8005df0:	0003      	movs	r3, r0
 8005df2:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005df4:	e014      	b.n	8005e20 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005df6:	f7fd fff5 	bl	8003de4 <HAL_GetTick>
 8005dfa:	0002      	movs	r2, r0
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	1ad2      	subs	r2, r2, r3
 8005e00:	200f      	movs	r0, #15
 8005e02:	183b      	adds	r3, r7, r0
 8005e04:	1839      	adds	r1, r7, r0
 8005e06:	7809      	ldrb	r1, [r1, #0]
 8005e08:	7019      	strb	r1, [r3, #0]
 8005e0a:	23fa      	movs	r3, #250	; 0xfa
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d906      	bls.n	8005e20 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005e12:	183b      	adds	r3, r7, r0
 8005e14:	2203      	movs	r2, #3
 8005e16:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2229      	movs	r2, #41	; 0x29
 8005e1c:	2103      	movs	r1, #3
 8005e1e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	2240      	movs	r2, #64	; 0x40
 8005e28:	4013      	ands	r3, r2
 8005e2a:	d104      	bne.n	8005e36 <RTC_EnterInitMode+0x76>
 8005e2c:	230f      	movs	r3, #15
 8005e2e:	18fb      	adds	r3, r7, r3
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	d1df      	bne.n	8005df6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005e36:	230f      	movs	r3, #15
 8005e38:	18fb      	adds	r3, r7, r3
 8005e3a:	781b      	ldrb	r3, [r3, #0]
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b004      	add	sp, #16
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e44:	b590      	push	{r4, r7, lr}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e4c:	240f      	movs	r4, #15
 8005e4e:	193b      	adds	r3, r7, r4
 8005e50:	2200      	movs	r2, #0
 8005e52:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005e54:	4b1c      	ldr	r3, [pc, #112]	; (8005ec8 <RTC_ExitInitMode+0x84>)
 8005e56:	68da      	ldr	r2, [r3, #12]
 8005e58:	4b1b      	ldr	r3, [pc, #108]	; (8005ec8 <RTC_ExitInitMode+0x84>)
 8005e5a:	2180      	movs	r1, #128	; 0x80
 8005e5c:	438a      	bics	r2, r1
 8005e5e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005e60:	4b19      	ldr	r3, [pc, #100]	; (8005ec8 <RTC_ExitInitMode+0x84>)
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	2220      	movs	r2, #32
 8005e66:	4013      	ands	r3, r2
 8005e68:	d10d      	bne.n	8005e86 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	0018      	movs	r0, r3
 8005e6e:	f7ff ff81 	bl	8005d74 <HAL_RTC_WaitForSynchro>
 8005e72:	1e03      	subs	r3, r0, #0
 8005e74:	d021      	beq.n	8005eba <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2229      	movs	r2, #41	; 0x29
 8005e7a:	2103      	movs	r1, #3
 8005e7c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005e7e:	193b      	adds	r3, r7, r4
 8005e80:	2203      	movs	r2, #3
 8005e82:	701a      	strb	r2, [r3, #0]
 8005e84:	e019      	b.n	8005eba <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005e86:	4b10      	ldr	r3, [pc, #64]	; (8005ec8 <RTC_ExitInitMode+0x84>)
 8005e88:	699a      	ldr	r2, [r3, #24]
 8005e8a:	4b0f      	ldr	r3, [pc, #60]	; (8005ec8 <RTC_ExitInitMode+0x84>)
 8005e8c:	2120      	movs	r1, #32
 8005e8e:	438a      	bics	r2, r1
 8005e90:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	0018      	movs	r0, r3
 8005e96:	f7ff ff6d 	bl	8005d74 <HAL_RTC_WaitForSynchro>
 8005e9a:	1e03      	subs	r3, r0, #0
 8005e9c:	d007      	beq.n	8005eae <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2229      	movs	r2, #41	; 0x29
 8005ea2:	2103      	movs	r1, #3
 8005ea4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005ea6:	230f      	movs	r3, #15
 8005ea8:	18fb      	adds	r3, r7, r3
 8005eaa:	2203      	movs	r2, #3
 8005eac:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005eae:	4b06      	ldr	r3, [pc, #24]	; (8005ec8 <RTC_ExitInitMode+0x84>)
 8005eb0:	699a      	ldr	r2, [r3, #24]
 8005eb2:	4b05      	ldr	r3, [pc, #20]	; (8005ec8 <RTC_ExitInitMode+0x84>)
 8005eb4:	2120      	movs	r1, #32
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005eba:	230f      	movs	r3, #15
 8005ebc:	18fb      	adds	r3, r7, r3
 8005ebe:	781b      	ldrb	r3, [r3, #0]
}
 8005ec0:	0018      	movs	r0, r3
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	b005      	add	sp, #20
 8005ec6:	bd90      	pop	{r4, r7, pc}
 8005ec8:	40002800 	.word	0x40002800

08005ecc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	0002      	movs	r2, r0
 8005ed4:	1dfb      	adds	r3, r7, #7
 8005ed6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005edc:	230b      	movs	r3, #11
 8005ede:	18fb      	adds	r3, r7, r3
 8005ee0:	1dfa      	adds	r2, r7, #7
 8005ee2:	7812      	ldrb	r2, [r2, #0]
 8005ee4:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005ee6:	e008      	b.n	8005efa <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	3301      	adds	r3, #1
 8005eec:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005eee:	220b      	movs	r2, #11
 8005ef0:	18bb      	adds	r3, r7, r2
 8005ef2:	18ba      	adds	r2, r7, r2
 8005ef4:	7812      	ldrb	r2, [r2, #0]
 8005ef6:	3a0a      	subs	r2, #10
 8005ef8:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005efa:	210b      	movs	r1, #11
 8005efc:	187b      	adds	r3, r7, r1
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	2b09      	cmp	r3, #9
 8005f02:	d8f1      	bhi.n	8005ee8 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	011b      	lsls	r3, r3, #4
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	187b      	adds	r3, r7, r1
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	b2db      	uxtb	r3, r3
}
 8005f14:	0018      	movs	r0, r3
 8005f16:	46bd      	mov	sp, r7
 8005f18:	b004      	add	sp, #16
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	0002      	movs	r2, r0
 8005f24:	1dfb      	adds	r3, r7, #7
 8005f26:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005f28:	1dfb      	adds	r3, r7, #7
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	091b      	lsrs	r3, r3, #4
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	001a      	movs	r2, r3
 8005f32:	0013      	movs	r3, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	189b      	adds	r3, r3, r2
 8005f38:	005b      	lsls	r3, r3, #1
 8005f3a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	1dfb      	adds	r3, r7, #7
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	210f      	movs	r1, #15
 8005f46:	400b      	ands	r3, r1
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	18d3      	adds	r3, r2, r3
 8005f4c:	b2db      	uxtb	r3, r3
}
 8005f4e:	0018      	movs	r0, r3
 8005f50:	46bd      	mov	sp, r7
 8005f52:	b004      	add	sp, #16
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b082      	sub	sp, #8
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2228      	movs	r2, #40	; 0x28
 8005f62:	5c9b      	ldrb	r3, [r3, r2]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d101      	bne.n	8005f6c <HAL_RTCEx_EnableBypassShadow+0x16>
 8005f68:	2302      	movs	r3, #2
 8005f6a:	e024      	b.n	8005fb6 <HAL_RTCEx_EnableBypassShadow+0x60>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2228      	movs	r2, #40	; 0x28
 8005f70:	2101      	movs	r1, #1
 8005f72:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2229      	movs	r2, #41	; 0x29
 8005f78:	2102      	movs	r1, #2
 8005f7a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	22ca      	movs	r2, #202	; 0xca
 8005f82:	625a      	str	r2, [r3, #36]	; 0x24
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2253      	movs	r2, #83	; 0x53
 8005f8a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	699a      	ldr	r2, [r3, #24]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2120      	movs	r1, #32
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	22ff      	movs	r2, #255	; 0xff
 8005fa2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2229      	movs	r2, #41	; 0x29
 8005fa8:	2101      	movs	r1, #1
 8005faa:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2228      	movs	r2, #40	; 0x28
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	b002      	add	sp, #8
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b082      	sub	sp, #8
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2228      	movs	r2, #40	; 0x28
 8005fca:	5c9b      	ldrb	r3, [r3, r2]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d101      	bne.n	8005fd4 <HAL_RTCEx_DisableBypassShadow+0x16>
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	e024      	b.n	800601e <HAL_RTCEx_DisableBypassShadow+0x60>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2228      	movs	r2, #40	; 0x28
 8005fd8:	2101      	movs	r1, #1
 8005fda:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2229      	movs	r2, #41	; 0x29
 8005fe0:	2102      	movs	r1, #2
 8005fe2:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	22ca      	movs	r2, #202	; 0xca
 8005fea:	625a      	str	r2, [r3, #36]	; 0x24
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2253      	movs	r2, #83	; 0x53
 8005ff2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	21df      	movs	r1, #223	; 0xdf
 8006000:	400a      	ands	r2, r1
 8006002:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	22ff      	movs	r2, #255	; 0xff
 800600a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2229      	movs	r2, #41	; 0x29
 8006010:	2101      	movs	r1, #1
 8006012:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2228      	movs	r2, #40	; 0x28
 8006018:	2100      	movs	r1, #0
 800601a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	0018      	movs	r0, r3
 8006020:	46bd      	mov	sp, r7
 8006022:	b002      	add	sp, #8
 8006024:	bd80      	pop	{r7, pc}

08006026 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b082      	sub	sp, #8
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800602e:	46c0      	nop			; (mov r8, r8)
 8006030:	46bd      	mov	sp, r7
 8006032:	b002      	add	sp, #8
 8006034:	bd80      	pop	{r7, pc}
	...

08006038 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e0a8      	b.n	800619c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	2b00      	cmp	r3, #0
 8006050:	d109      	bne.n	8006066 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685a      	ldr	r2, [r3, #4]
 8006056:	2382      	movs	r3, #130	; 0x82
 8006058:	005b      	lsls	r3, r3, #1
 800605a:	429a      	cmp	r2, r3
 800605c:	d009      	beq.n	8006072 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	61da      	str	r2, [r3, #28]
 8006064:	e005      	b.n	8006072 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	225d      	movs	r2, #93	; 0x5d
 800607c:	5c9b      	ldrb	r3, [r3, r2]
 800607e:	b2db      	uxtb	r3, r3
 8006080:	2b00      	cmp	r3, #0
 8006082:	d107      	bne.n	8006094 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	225c      	movs	r2, #92	; 0x5c
 8006088:	2100      	movs	r1, #0
 800608a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	0018      	movs	r0, r3
 8006090:	f7fd fb0c 	bl	80036ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	225d      	movs	r2, #93	; 0x5d
 8006098:	2102      	movs	r1, #2
 800609a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2140      	movs	r1, #64	; 0x40
 80060a8:	438a      	bics	r2, r1
 80060aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68da      	ldr	r2, [r3, #12]
 80060b0:	23e0      	movs	r3, #224	; 0xe0
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d902      	bls.n	80060be <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80060b8:	2300      	movs	r3, #0
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	e002      	b.n	80060c4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80060be:	2380      	movs	r3, #128	; 0x80
 80060c0:	015b      	lsls	r3, r3, #5
 80060c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	23f0      	movs	r3, #240	; 0xf0
 80060ca:	011b      	lsls	r3, r3, #4
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d008      	beq.n	80060e2 <HAL_SPI_Init+0xaa>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	23e0      	movs	r3, #224	; 0xe0
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	429a      	cmp	r2, r3
 80060da:	d002      	beq.n	80060e2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	2382      	movs	r3, #130	; 0x82
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	401a      	ands	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6899      	ldr	r1, [r3, #8]
 80060f0:	2384      	movs	r3, #132	; 0x84
 80060f2:	021b      	lsls	r3, r3, #8
 80060f4:	400b      	ands	r3, r1
 80060f6:	431a      	orrs	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	2102      	movs	r1, #2
 80060fe:	400b      	ands	r3, r1
 8006100:	431a      	orrs	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	2101      	movs	r1, #1
 8006108:	400b      	ands	r3, r1
 800610a:	431a      	orrs	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6999      	ldr	r1, [r3, #24]
 8006110:	2380      	movs	r3, #128	; 0x80
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	400b      	ands	r3, r1
 8006116:	431a      	orrs	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	69db      	ldr	r3, [r3, #28]
 800611c:	2138      	movs	r1, #56	; 0x38
 800611e:	400b      	ands	r3, r1
 8006120:	431a      	orrs	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	2180      	movs	r1, #128	; 0x80
 8006128:	400b      	ands	r3, r1
 800612a:	431a      	orrs	r2, r3
 800612c:	0011      	movs	r1, r2
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006132:	2380      	movs	r3, #128	; 0x80
 8006134:	019b      	lsls	r3, r3, #6
 8006136:	401a      	ands	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	0c1b      	lsrs	r3, r3, #16
 8006146:	2204      	movs	r2, #4
 8006148:	401a      	ands	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614e:	2110      	movs	r1, #16
 8006150:	400b      	ands	r3, r1
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006158:	2108      	movs	r1, #8
 800615a:	400b      	ands	r3, r1
 800615c:	431a      	orrs	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68d9      	ldr	r1, [r3, #12]
 8006162:	23f0      	movs	r3, #240	; 0xf0
 8006164:	011b      	lsls	r3, r3, #4
 8006166:	400b      	ands	r3, r1
 8006168:	431a      	orrs	r2, r3
 800616a:	0011      	movs	r1, r2
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	2380      	movs	r3, #128	; 0x80
 8006170:	015b      	lsls	r3, r3, #5
 8006172:	401a      	ands	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	430a      	orrs	r2, r1
 800617a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	69da      	ldr	r2, [r3, #28]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4907      	ldr	r1, [pc, #28]	; (80061a4 <HAL_SPI_Init+0x16c>)
 8006188:	400a      	ands	r2, r1
 800618a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	225d      	movs	r2, #93	; 0x5d
 8006196:	2101      	movs	r1, #1
 8006198:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	0018      	movs	r0, r3
 800619e:	46bd      	mov	sp, r7
 80061a0:	b004      	add	sp, #16
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	fffff7ff 	.word	0xfffff7ff

080061a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e04a      	b.n	8006250 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	223d      	movs	r2, #61	; 0x3d
 80061be:	5c9b      	ldrb	r3, [r3, r2]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d107      	bne.n	80061d6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	223c      	movs	r2, #60	; 0x3c
 80061ca:	2100      	movs	r1, #0
 80061cc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	0018      	movs	r0, r3
 80061d2:	f7fd fab5 	bl	8003740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	223d      	movs	r2, #61	; 0x3d
 80061da:	2102      	movs	r1, #2
 80061dc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	3304      	adds	r3, #4
 80061e6:	0019      	movs	r1, r3
 80061e8:	0010      	movs	r0, r2
 80061ea:	f000 f9ed 	bl	80065c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2248      	movs	r2, #72	; 0x48
 80061f2:	2101      	movs	r1, #1
 80061f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	223e      	movs	r2, #62	; 0x3e
 80061fa:	2101      	movs	r1, #1
 80061fc:	5499      	strb	r1, [r3, r2]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	223f      	movs	r2, #63	; 0x3f
 8006202:	2101      	movs	r1, #1
 8006204:	5499      	strb	r1, [r3, r2]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2240      	movs	r2, #64	; 0x40
 800620a:	2101      	movs	r1, #1
 800620c:	5499      	strb	r1, [r3, r2]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2241      	movs	r2, #65	; 0x41
 8006212:	2101      	movs	r1, #1
 8006214:	5499      	strb	r1, [r3, r2]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2242      	movs	r2, #66	; 0x42
 800621a:	2101      	movs	r1, #1
 800621c:	5499      	strb	r1, [r3, r2]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2243      	movs	r2, #67	; 0x43
 8006222:	2101      	movs	r1, #1
 8006224:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2244      	movs	r2, #68	; 0x44
 800622a:	2101      	movs	r1, #1
 800622c:	5499      	strb	r1, [r3, r2]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2245      	movs	r2, #69	; 0x45
 8006232:	2101      	movs	r1, #1
 8006234:	5499      	strb	r1, [r3, r2]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2246      	movs	r2, #70	; 0x46
 800623a:	2101      	movs	r1, #1
 800623c:	5499      	strb	r1, [r3, r2]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2247      	movs	r2, #71	; 0x47
 8006242:	2101      	movs	r1, #1
 8006244:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	223d      	movs	r2, #61	; 0x3d
 800624a:	2101      	movs	r1, #1
 800624c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800624e:	2300      	movs	r3, #0
}
 8006250:	0018      	movs	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	b002      	add	sp, #8
 8006256:	bd80      	pop	{r7, pc}

08006258 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	223d      	movs	r2, #61	; 0x3d
 8006264:	5c9b      	ldrb	r3, [r3, r2]
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2b01      	cmp	r3, #1
 800626a:	d001      	beq.n	8006270 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e047      	b.n	8006300 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	223d      	movs	r2, #61	; 0x3d
 8006274:	2102      	movs	r1, #2
 8006276:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68da      	ldr	r2, [r3, #12]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2101      	movs	r1, #1
 8006284:	430a      	orrs	r2, r1
 8006286:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a1e      	ldr	r2, [pc, #120]	; (8006308 <HAL_TIM_Base_Start_IT+0xb0>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d014      	beq.n	80062bc <HAL_TIM_Base_Start_IT+0x64>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	2380      	movs	r3, #128	; 0x80
 8006298:	05db      	lsls	r3, r3, #23
 800629a:	429a      	cmp	r2, r3
 800629c:	d00e      	beq.n	80062bc <HAL_TIM_Base_Start_IT+0x64>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a1a      	ldr	r2, [pc, #104]	; (800630c <HAL_TIM_Base_Start_IT+0xb4>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d009      	beq.n	80062bc <HAL_TIM_Base_Start_IT+0x64>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a18      	ldr	r2, [pc, #96]	; (8006310 <HAL_TIM_Base_Start_IT+0xb8>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d004      	beq.n	80062bc <HAL_TIM_Base_Start_IT+0x64>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a17      	ldr	r2, [pc, #92]	; (8006314 <HAL_TIM_Base_Start_IT+0xbc>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d116      	bne.n	80062ea <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	4a15      	ldr	r2, [pc, #84]	; (8006318 <HAL_TIM_Base_Start_IT+0xc0>)
 80062c4:	4013      	ands	r3, r2
 80062c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2b06      	cmp	r3, #6
 80062cc:	d016      	beq.n	80062fc <HAL_TIM_Base_Start_IT+0xa4>
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	2380      	movs	r3, #128	; 0x80
 80062d2:	025b      	lsls	r3, r3, #9
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d011      	beq.n	80062fc <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2101      	movs	r1, #1
 80062e4:	430a      	orrs	r2, r1
 80062e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e8:	e008      	b.n	80062fc <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2101      	movs	r1, #1
 80062f6:	430a      	orrs	r2, r1
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	e000      	b.n	80062fe <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062fc:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	0018      	movs	r0, r3
 8006302:	46bd      	mov	sp, r7
 8006304:	b004      	add	sp, #16
 8006306:	bd80      	pop	{r7, pc}
 8006308:	40012c00 	.word	0x40012c00
 800630c:	40000400 	.word	0x40000400
 8006310:	40000800 	.word	0x40000800
 8006314:	40014000 	.word	0x40014000
 8006318:	00010007 	.word	0x00010007

0800631c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68da      	ldr	r2, [r3, #12]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2101      	movs	r1, #1
 8006330:	438a      	bics	r2, r1
 8006332:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6a1b      	ldr	r3, [r3, #32]
 800633a:	4a0d      	ldr	r2, [pc, #52]	; (8006370 <HAL_TIM_Base_Stop_IT+0x54>)
 800633c:	4013      	ands	r3, r2
 800633e:	d10d      	bne.n	800635c <HAL_TIM_Base_Stop_IT+0x40>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	4a0b      	ldr	r2, [pc, #44]	; (8006374 <HAL_TIM_Base_Stop_IT+0x58>)
 8006348:	4013      	ands	r3, r2
 800634a:	d107      	bne.n	800635c <HAL_TIM_Base_Stop_IT+0x40>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2101      	movs	r1, #1
 8006358:	438a      	bics	r2, r1
 800635a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	223d      	movs	r2, #61	; 0x3d
 8006360:	2101      	movs	r1, #1
 8006362:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	0018      	movs	r0, r3
 8006368:	46bd      	mov	sp, r7
 800636a:	b002      	add	sp, #8
 800636c:	bd80      	pop	{r7, pc}
 800636e:	46c0      	nop			; (mov r8, r8)
 8006370:	00001111 	.word	0x00001111
 8006374:	00000444 	.word	0x00000444

08006378 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	2202      	movs	r2, #2
 8006394:	4013      	ands	r3, r2
 8006396:	d021      	beq.n	80063dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2202      	movs	r2, #2
 800639c:	4013      	ands	r3, r2
 800639e:	d01d      	beq.n	80063dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2203      	movs	r2, #3
 80063a6:	4252      	negs	r2, r2
 80063a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	2203      	movs	r2, #3
 80063b8:	4013      	ands	r3, r2
 80063ba:	d004      	beq.n	80063c6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	0018      	movs	r0, r3
 80063c0:	f000 f8ea 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 80063c4:	e007      	b.n	80063d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	0018      	movs	r0, r3
 80063ca:	f000 f8dd 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	0018      	movs	r0, r3
 80063d2:	f000 f8e9 	bl	80065a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	2204      	movs	r2, #4
 80063e0:	4013      	ands	r3, r2
 80063e2:	d022      	beq.n	800642a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2204      	movs	r2, #4
 80063e8:	4013      	ands	r3, r2
 80063ea:	d01e      	beq.n	800642a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2205      	movs	r2, #5
 80063f2:	4252      	negs	r2, r2
 80063f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2202      	movs	r2, #2
 80063fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	699a      	ldr	r2, [r3, #24]
 8006402:	23c0      	movs	r3, #192	; 0xc0
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4013      	ands	r3, r2
 8006408:	d004      	beq.n	8006414 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	0018      	movs	r0, r3
 800640e:	f000 f8c3 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 8006412:	e007      	b.n	8006424 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	0018      	movs	r0, r3
 8006418:	f000 f8b6 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	0018      	movs	r0, r3
 8006420:	f000 f8c2 	bl	80065a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	2208      	movs	r2, #8
 800642e:	4013      	ands	r3, r2
 8006430:	d021      	beq.n	8006476 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2208      	movs	r2, #8
 8006436:	4013      	ands	r3, r2
 8006438:	d01d      	beq.n	8006476 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2209      	movs	r2, #9
 8006440:	4252      	negs	r2, r2
 8006442:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2204      	movs	r2, #4
 8006448:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	69db      	ldr	r3, [r3, #28]
 8006450:	2203      	movs	r2, #3
 8006452:	4013      	ands	r3, r2
 8006454:	d004      	beq.n	8006460 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	0018      	movs	r0, r3
 800645a:	f000 f89d 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 800645e:	e007      	b.n	8006470 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	0018      	movs	r0, r3
 8006464:	f000 f890 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	0018      	movs	r0, r3
 800646c:	f000 f89c 	bl	80065a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	2210      	movs	r2, #16
 800647a:	4013      	ands	r3, r2
 800647c:	d022      	beq.n	80064c4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2210      	movs	r2, #16
 8006482:	4013      	ands	r3, r2
 8006484:	d01e      	beq.n	80064c4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	2211      	movs	r2, #17
 800648c:	4252      	negs	r2, r2
 800648e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2208      	movs	r2, #8
 8006494:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	69da      	ldr	r2, [r3, #28]
 800649c:	23c0      	movs	r3, #192	; 0xc0
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4013      	ands	r3, r2
 80064a2:	d004      	beq.n	80064ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	0018      	movs	r0, r3
 80064a8:	f000 f876 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 80064ac:	e007      	b.n	80064be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	0018      	movs	r0, r3
 80064b2:	f000 f869 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	0018      	movs	r0, r3
 80064ba:	f000 f875 	bl	80065a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2201      	movs	r2, #1
 80064c8:	4013      	ands	r3, r2
 80064ca:	d00c      	beq.n	80064e6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2201      	movs	r2, #1
 80064d0:	4013      	ands	r3, r2
 80064d2:	d008      	beq.n	80064e6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2202      	movs	r2, #2
 80064da:	4252      	negs	r2, r2
 80064dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	0018      	movs	r0, r3
 80064e2:	f7fd f827 	bl	8003534 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	2280      	movs	r2, #128	; 0x80
 80064ea:	4013      	ands	r3, r2
 80064ec:	d104      	bne.n	80064f8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	2380      	movs	r3, #128	; 0x80
 80064f2:	019b      	lsls	r3, r3, #6
 80064f4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064f6:	d00b      	beq.n	8006510 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2280      	movs	r2, #128	; 0x80
 80064fc:	4013      	ands	r3, r2
 80064fe:	d007      	beq.n	8006510 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a1e      	ldr	r2, [pc, #120]	; (8006580 <HAL_TIM_IRQHandler+0x208>)
 8006506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	0018      	movs	r0, r3
 800650c:	f000 f972 	bl	80067f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006510:	68ba      	ldr	r2, [r7, #8]
 8006512:	2380      	movs	r3, #128	; 0x80
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	4013      	ands	r3, r2
 8006518:	d00b      	beq.n	8006532 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2280      	movs	r2, #128	; 0x80
 800651e:	4013      	ands	r3, r2
 8006520:	d007      	beq.n	8006532 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a17      	ldr	r2, [pc, #92]	; (8006584 <HAL_TIM_IRQHandler+0x20c>)
 8006528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	0018      	movs	r0, r3
 800652e:	f000 f969 	bl	8006804 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	2240      	movs	r2, #64	; 0x40
 8006536:	4013      	ands	r3, r2
 8006538:	d00c      	beq.n	8006554 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2240      	movs	r2, #64	; 0x40
 800653e:	4013      	ands	r3, r2
 8006540:	d008      	beq.n	8006554 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2241      	movs	r2, #65	; 0x41
 8006548:	4252      	negs	r2, r2
 800654a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	0018      	movs	r0, r3
 8006550:	f000 f832 	bl	80065b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2220      	movs	r2, #32
 8006558:	4013      	ands	r3, r2
 800655a:	d00c      	beq.n	8006576 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2220      	movs	r2, #32
 8006560:	4013      	ands	r3, r2
 8006562:	d008      	beq.n	8006576 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2221      	movs	r2, #33	; 0x21
 800656a:	4252      	negs	r2, r2
 800656c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	0018      	movs	r0, r3
 8006572:	f000 f937 	bl	80067e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006576:	46c0      	nop			; (mov r8, r8)
 8006578:	46bd      	mov	sp, r7
 800657a:	b004      	add	sp, #16
 800657c:	bd80      	pop	{r7, pc}
 800657e:	46c0      	nop			; (mov r8, r8)
 8006580:	ffffdf7f 	.word	0xffffdf7f
 8006584:	fffffeff 	.word	0xfffffeff

08006588 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006590:	46c0      	nop			; (mov r8, r8)
 8006592:	46bd      	mov	sp, r7
 8006594:	b002      	add	sp, #8
 8006596:	bd80      	pop	{r7, pc}

08006598 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065a0:	46c0      	nop			; (mov r8, r8)
 80065a2:	46bd      	mov	sp, r7
 80065a4:	b002      	add	sp, #8
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065b0:	46c0      	nop			; (mov r8, r8)
 80065b2:	46bd      	mov	sp, r7
 80065b4:	b002      	add	sp, #8
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065c0:	46c0      	nop			; (mov r8, r8)
 80065c2:	46bd      	mov	sp, r7
 80065c4:	b002      	add	sp, #8
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a3f      	ldr	r2, [pc, #252]	; (80066d8 <TIM_Base_SetConfig+0x110>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d00c      	beq.n	80065fa <TIM_Base_SetConfig+0x32>
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	2380      	movs	r3, #128	; 0x80
 80065e4:	05db      	lsls	r3, r3, #23
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d007      	beq.n	80065fa <TIM_Base_SetConfig+0x32>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a3b      	ldr	r2, [pc, #236]	; (80066dc <TIM_Base_SetConfig+0x114>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d003      	beq.n	80065fa <TIM_Base_SetConfig+0x32>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a3a      	ldr	r2, [pc, #232]	; (80066e0 <TIM_Base_SetConfig+0x118>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d108      	bne.n	800660c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2270      	movs	r2, #112	; 0x70
 80065fe:	4393      	bics	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	4313      	orrs	r3, r2
 800660a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a32      	ldr	r2, [pc, #200]	; (80066d8 <TIM_Base_SetConfig+0x110>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d01c      	beq.n	800664e <TIM_Base_SetConfig+0x86>
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	2380      	movs	r3, #128	; 0x80
 8006618:	05db      	lsls	r3, r3, #23
 800661a:	429a      	cmp	r2, r3
 800661c:	d017      	beq.n	800664e <TIM_Base_SetConfig+0x86>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a2e      	ldr	r2, [pc, #184]	; (80066dc <TIM_Base_SetConfig+0x114>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d013      	beq.n	800664e <TIM_Base_SetConfig+0x86>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a2d      	ldr	r2, [pc, #180]	; (80066e0 <TIM_Base_SetConfig+0x118>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d00f      	beq.n	800664e <TIM_Base_SetConfig+0x86>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a2c      	ldr	r2, [pc, #176]	; (80066e4 <TIM_Base_SetConfig+0x11c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d00b      	beq.n	800664e <TIM_Base_SetConfig+0x86>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a2b      	ldr	r2, [pc, #172]	; (80066e8 <TIM_Base_SetConfig+0x120>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d007      	beq.n	800664e <TIM_Base_SetConfig+0x86>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a2a      	ldr	r2, [pc, #168]	; (80066ec <TIM_Base_SetConfig+0x124>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d003      	beq.n	800664e <TIM_Base_SetConfig+0x86>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a29      	ldr	r2, [pc, #164]	; (80066f0 <TIM_Base_SetConfig+0x128>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d108      	bne.n	8006660 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	4a28      	ldr	r2, [pc, #160]	; (80066f4 <TIM_Base_SetConfig+0x12c>)
 8006652:	4013      	ands	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	4313      	orrs	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2280      	movs	r2, #128	; 0x80
 8006664:	4393      	bics	r3, r2
 8006666:	001a      	movs	r2, r3
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	4313      	orrs	r3, r2
 800666e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	689a      	ldr	r2, [r3, #8]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a13      	ldr	r2, [pc, #76]	; (80066d8 <TIM_Base_SetConfig+0x110>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00b      	beq.n	80066a6 <TIM_Base_SetConfig+0xde>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a15      	ldr	r2, [pc, #84]	; (80066e8 <TIM_Base_SetConfig+0x120>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d007      	beq.n	80066a6 <TIM_Base_SetConfig+0xde>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a14      	ldr	r2, [pc, #80]	; (80066ec <TIM_Base_SetConfig+0x124>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d003      	beq.n	80066a6 <TIM_Base_SetConfig+0xde>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a13      	ldr	r2, [pc, #76]	; (80066f0 <TIM_Base_SetConfig+0x128>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d103      	bne.n	80066ae <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	691a      	ldr	r2, [r3, #16]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	2201      	movs	r2, #1
 80066ba:	4013      	ands	r3, r2
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d106      	bne.n	80066ce <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	2201      	movs	r2, #1
 80066c6:	4393      	bics	r3, r2
 80066c8:	001a      	movs	r2, r3
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	611a      	str	r2, [r3, #16]
  }
}
 80066ce:	46c0      	nop			; (mov r8, r8)
 80066d0:	46bd      	mov	sp, r7
 80066d2:	b004      	add	sp, #16
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	46c0      	nop			; (mov r8, r8)
 80066d8:	40012c00 	.word	0x40012c00
 80066dc:	40000400 	.word	0x40000400
 80066e0:	40000800 	.word	0x40000800
 80066e4:	40002000 	.word	0x40002000
 80066e8:	40014000 	.word	0x40014000
 80066ec:	40014400 	.word	0x40014400
 80066f0:	40014800 	.word	0x40014800
 80066f4:	fffffcff 	.word	0xfffffcff

080066f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	223c      	movs	r2, #60	; 0x3c
 8006706:	5c9b      	ldrb	r3, [r3, r2]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d101      	bne.n	8006710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800670c:	2302      	movs	r3, #2
 800670e:	e05a      	b.n	80067c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	223c      	movs	r2, #60	; 0x3c
 8006714:	2101      	movs	r1, #1
 8006716:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	223d      	movs	r2, #61	; 0x3d
 800671c:	2102      	movs	r1, #2
 800671e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a26      	ldr	r2, [pc, #152]	; (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d108      	bne.n	800674c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	4a25      	ldr	r2, [pc, #148]	; (80067d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800673e:	4013      	ands	r3, r2
 8006740:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	4313      	orrs	r3, r2
 800674a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2270      	movs	r2, #112	; 0x70
 8006750:	4393      	bics	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	4313      	orrs	r3, r2
 800675c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a19      	ldr	r2, [pc, #100]	; (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d014      	beq.n	800679a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	2380      	movs	r3, #128	; 0x80
 8006776:	05db      	lsls	r3, r3, #23
 8006778:	429a      	cmp	r2, r3
 800677a:	d00e      	beq.n	800679a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a15      	ldr	r2, [pc, #84]	; (80067d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d009      	beq.n	800679a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a14      	ldr	r2, [pc, #80]	; (80067dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d004      	beq.n	800679a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a12      	ldr	r2, [pc, #72]	; (80067e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d10c      	bne.n	80067b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2280      	movs	r2, #128	; 0x80
 800679e:	4393      	bics	r3, r2
 80067a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	223d      	movs	r2, #61	; 0x3d
 80067b8:	2101      	movs	r1, #1
 80067ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	223c      	movs	r2, #60	; 0x3c
 80067c0:	2100      	movs	r1, #0
 80067c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	0018      	movs	r0, r3
 80067c8:	46bd      	mov	sp, r7
 80067ca:	b004      	add	sp, #16
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	46c0      	nop			; (mov r8, r8)
 80067d0:	40012c00 	.word	0x40012c00
 80067d4:	ff0fffff 	.word	0xff0fffff
 80067d8:	40000400 	.word	0x40000400
 80067dc:	40000800 	.word	0x40000800
 80067e0:	40014000 	.word	0x40014000

080067e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067ec:	46c0      	nop			; (mov r8, r8)
 80067ee:	46bd      	mov	sp, r7
 80067f0:	b002      	add	sp, #8
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b082      	sub	sp, #8
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067fc:	46c0      	nop			; (mov r8, r8)
 80067fe:	46bd      	mov	sp, r7
 8006800:	b002      	add	sp, #8
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800680c:	46c0      	nop			; (mov r8, r8)
 800680e:	46bd      	mov	sp, r7
 8006810:	b002      	add	sp, #8
 8006812:	bd80      	pop	{r7, pc}

08006814 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b082      	sub	sp, #8
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d101      	bne.n	8006826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e046      	b.n	80068b4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2288      	movs	r2, #136	; 0x88
 800682a:	589b      	ldr	r3, [r3, r2]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d107      	bne.n	8006840 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2284      	movs	r2, #132	; 0x84
 8006834:	2100      	movs	r1, #0
 8006836:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	0018      	movs	r0, r3
 800683c:	f7fc ffa6 	bl	800378c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2288      	movs	r2, #136	; 0x88
 8006844:	2124      	movs	r1, #36	; 0x24
 8006846:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2101      	movs	r1, #1
 8006854:	438a      	bics	r2, r1
 8006856:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685c:	2b00      	cmp	r3, #0
 800685e:	d003      	beq.n	8006868 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	0018      	movs	r0, r3
 8006864:	f000 fd4c 	bl	8007300 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	0018      	movs	r0, r3
 800686c:	f000 f9f2 	bl	8006c54 <UART_SetConfig>
 8006870:	0003      	movs	r3, r0
 8006872:	2b01      	cmp	r3, #1
 8006874:	d101      	bne.n	800687a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e01c      	b.n	80068b4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	490d      	ldr	r1, [pc, #52]	; (80068bc <HAL_UART_Init+0xa8>)
 8006886:	400a      	ands	r2, r1
 8006888:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	212a      	movs	r1, #42	; 0x2a
 8006896:	438a      	bics	r2, r1
 8006898:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2101      	movs	r1, #1
 80068a6:	430a      	orrs	r2, r1
 80068a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	0018      	movs	r0, r3
 80068ae:	f000 fddb 	bl	8007468 <UART_CheckIdleState>
 80068b2:	0003      	movs	r3, r0
}
 80068b4:	0018      	movs	r0, r3
 80068b6:	46bd      	mov	sp, r7
 80068b8:	b002      	add	sp, #8
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	ffffb7ff 	.word	0xffffb7ff

080068c0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d101      	bne.n	80068d2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e032      	b.n	8006938 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2288      	movs	r2, #136	; 0x88
 80068d6:	2124      	movs	r1, #36	; 0x24
 80068d8:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2101      	movs	r1, #1
 80068e6:	438a      	bics	r2, r1
 80068e8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	2200      	movs	r2, #0
 80068f0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2200      	movs	r2, #0
 80068f8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2200      	movs	r2, #0
 8006900:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	0018      	movs	r0, r3
 8006906:	f7fd f86d 	bl	80039e4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2290      	movs	r2, #144	; 0x90
 800690e:	2100      	movs	r1, #0
 8006910:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2288      	movs	r2, #136	; 0x88
 8006916:	2100      	movs	r1, #0
 8006918:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	228c      	movs	r2, #140	; 0x8c
 800691e:	2100      	movs	r1, #0
 8006920:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2284      	movs	r2, #132	; 0x84
 8006932:	2100      	movs	r1, #0
 8006934:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	0018      	movs	r0, r3
 800693a:	46bd      	mov	sp, r7
 800693c:	b002      	add	sp, #8
 800693e:	bd80      	pop	{r7, pc}

08006940 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b08a      	sub	sp, #40	; 0x28
 8006944:	af02      	add	r7, sp, #8
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	603b      	str	r3, [r7, #0]
 800694c:	1dbb      	adds	r3, r7, #6
 800694e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2288      	movs	r2, #136	; 0x88
 8006954:	589b      	ldr	r3, [r3, r2]
 8006956:	2b20      	cmp	r3, #32
 8006958:	d000      	beq.n	800695c <HAL_UART_Transmit+0x1c>
 800695a:	e090      	b.n	8006a7e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d003      	beq.n	800696a <HAL_UART_Transmit+0x2a>
 8006962:	1dbb      	adds	r3, r7, #6
 8006964:	881b      	ldrh	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e088      	b.n	8006a80 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	689a      	ldr	r2, [r3, #8]
 8006972:	2380      	movs	r3, #128	; 0x80
 8006974:	015b      	lsls	r3, r3, #5
 8006976:	429a      	cmp	r2, r3
 8006978:	d109      	bne.n	800698e <HAL_UART_Transmit+0x4e>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d105      	bne.n	800698e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	2201      	movs	r2, #1
 8006986:	4013      	ands	r3, r2
 8006988:	d001      	beq.n	800698e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e078      	b.n	8006a80 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2290      	movs	r2, #144	; 0x90
 8006992:	2100      	movs	r1, #0
 8006994:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2288      	movs	r2, #136	; 0x88
 800699a:	2121      	movs	r1, #33	; 0x21
 800699c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800699e:	f7fd fa21 	bl	8003de4 <HAL_GetTick>
 80069a2:	0003      	movs	r3, r0
 80069a4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	1dba      	adds	r2, r7, #6
 80069aa:	2154      	movs	r1, #84	; 0x54
 80069ac:	8812      	ldrh	r2, [r2, #0]
 80069ae:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	1dba      	adds	r2, r7, #6
 80069b4:	2156      	movs	r1, #86	; 0x56
 80069b6:	8812      	ldrh	r2, [r2, #0]
 80069b8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	689a      	ldr	r2, [r3, #8]
 80069be:	2380      	movs	r3, #128	; 0x80
 80069c0:	015b      	lsls	r3, r3, #5
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d108      	bne.n	80069d8 <HAL_UART_Transmit+0x98>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d104      	bne.n	80069d8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80069ce:	2300      	movs	r3, #0
 80069d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	61bb      	str	r3, [r7, #24]
 80069d6:	e003      	b.n	80069e0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069dc:	2300      	movs	r3, #0
 80069de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069e0:	e030      	b.n	8006a44 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	0013      	movs	r3, r2
 80069ec:	2200      	movs	r2, #0
 80069ee:	2180      	movs	r1, #128	; 0x80
 80069f0:	f000 fde4 	bl	80075bc <UART_WaitOnFlagUntilTimeout>
 80069f4:	1e03      	subs	r3, r0, #0
 80069f6:	d005      	beq.n	8006a04 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2288      	movs	r2, #136	; 0x88
 80069fc:	2120      	movs	r1, #32
 80069fe:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e03d      	b.n	8006a80 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d10b      	bne.n	8006a22 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	881b      	ldrh	r3, [r3, #0]
 8006a0e:	001a      	movs	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	05d2      	lsls	r2, r2, #23
 8006a16:	0dd2      	lsrs	r2, r2, #23
 8006a18:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	3302      	adds	r3, #2
 8006a1e:	61bb      	str	r3, [r7, #24]
 8006a20:	e007      	b.n	8006a32 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	781a      	ldrb	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	3301      	adds	r3, #1
 8006a30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2256      	movs	r2, #86	; 0x56
 8006a36:	5a9b      	ldrh	r3, [r3, r2]
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	b299      	uxth	r1, r3
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2256      	movs	r2, #86	; 0x56
 8006a42:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2256      	movs	r2, #86	; 0x56
 8006a48:	5a9b      	ldrh	r3, [r3, r2]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1c8      	bne.n	80069e2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	0013      	movs	r3, r2
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	2140      	movs	r1, #64	; 0x40
 8006a5e:	f000 fdad 	bl	80075bc <UART_WaitOnFlagUntilTimeout>
 8006a62:	1e03      	subs	r3, r0, #0
 8006a64:	d005      	beq.n	8006a72 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2288      	movs	r2, #136	; 0x88
 8006a6a:	2120      	movs	r1, #32
 8006a6c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e006      	b.n	8006a80 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2288      	movs	r2, #136	; 0x88
 8006a76:	2120      	movs	r1, #32
 8006a78:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	e000      	b.n	8006a80 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8006a7e:	2302      	movs	r3, #2
  }
}
 8006a80:	0018      	movs	r0, r3
 8006a82:	46bd      	mov	sp, r7
 8006a84:	b008      	add	sp, #32
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b08a      	sub	sp, #40	; 0x28
 8006a8c:	af02      	add	r7, sp, #8
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	603b      	str	r3, [r7, #0]
 8006a94:	1dbb      	adds	r3, r7, #6
 8006a96:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	228c      	movs	r2, #140	; 0x8c
 8006a9c:	589b      	ldr	r3, [r3, r2]
 8006a9e:	2b20      	cmp	r3, #32
 8006aa0:	d000      	beq.n	8006aa4 <HAL_UART_Receive+0x1c>
 8006aa2:	e0d0      	b.n	8006c46 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d003      	beq.n	8006ab2 <HAL_UART_Receive+0x2a>
 8006aaa:	1dbb      	adds	r3, r7, #6
 8006aac:	881b      	ldrh	r3, [r3, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e0c8      	b.n	8006c48 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	2380      	movs	r3, #128	; 0x80
 8006abc:	015b      	lsls	r3, r3, #5
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d109      	bne.n	8006ad6 <HAL_UART_Receive+0x4e>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d105      	bne.n	8006ad6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	2201      	movs	r2, #1
 8006ace:	4013      	ands	r3, r2
 8006ad0:	d001      	beq.n	8006ad6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e0b8      	b.n	8006c48 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2290      	movs	r2, #144	; 0x90
 8006ada:	2100      	movs	r1, #0
 8006adc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	228c      	movs	r2, #140	; 0x8c
 8006ae2:	2122      	movs	r1, #34	; 0x22
 8006ae4:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006aec:	f7fd f97a 	bl	8003de4 <HAL_GetTick>
 8006af0:	0003      	movs	r3, r0
 8006af2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	1dba      	adds	r2, r7, #6
 8006af8:	215c      	movs	r1, #92	; 0x5c
 8006afa:	8812      	ldrh	r2, [r2, #0]
 8006afc:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	1dba      	adds	r2, r7, #6
 8006b02:	215e      	movs	r1, #94	; 0x5e
 8006b04:	8812      	ldrh	r2, [r2, #0]
 8006b06:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	689a      	ldr	r2, [r3, #8]
 8006b0c:	2380      	movs	r3, #128	; 0x80
 8006b0e:	015b      	lsls	r3, r3, #5
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d10d      	bne.n	8006b30 <HAL_UART_Receive+0xa8>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	691b      	ldr	r3, [r3, #16]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d104      	bne.n	8006b26 <HAL_UART_Receive+0x9e>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2260      	movs	r2, #96	; 0x60
 8006b20:	494b      	ldr	r1, [pc, #300]	; (8006c50 <HAL_UART_Receive+0x1c8>)
 8006b22:	5299      	strh	r1, [r3, r2]
 8006b24:	e02e      	b.n	8006b84 <HAL_UART_Receive+0xfc>
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2260      	movs	r2, #96	; 0x60
 8006b2a:	21ff      	movs	r1, #255	; 0xff
 8006b2c:	5299      	strh	r1, [r3, r2]
 8006b2e:	e029      	b.n	8006b84 <HAL_UART_Receive+0xfc>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10d      	bne.n	8006b54 <HAL_UART_Receive+0xcc>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d104      	bne.n	8006b4a <HAL_UART_Receive+0xc2>
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2260      	movs	r2, #96	; 0x60
 8006b44:	21ff      	movs	r1, #255	; 0xff
 8006b46:	5299      	strh	r1, [r3, r2]
 8006b48:	e01c      	b.n	8006b84 <HAL_UART_Receive+0xfc>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2260      	movs	r2, #96	; 0x60
 8006b4e:	217f      	movs	r1, #127	; 0x7f
 8006b50:	5299      	strh	r1, [r3, r2]
 8006b52:	e017      	b.n	8006b84 <HAL_UART_Receive+0xfc>
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	689a      	ldr	r2, [r3, #8]
 8006b58:	2380      	movs	r3, #128	; 0x80
 8006b5a:	055b      	lsls	r3, r3, #21
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d10d      	bne.n	8006b7c <HAL_UART_Receive+0xf4>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d104      	bne.n	8006b72 <HAL_UART_Receive+0xea>
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2260      	movs	r2, #96	; 0x60
 8006b6c:	217f      	movs	r1, #127	; 0x7f
 8006b6e:	5299      	strh	r1, [r3, r2]
 8006b70:	e008      	b.n	8006b84 <HAL_UART_Receive+0xfc>
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2260      	movs	r2, #96	; 0x60
 8006b76:	213f      	movs	r1, #63	; 0x3f
 8006b78:	5299      	strh	r1, [r3, r2]
 8006b7a:	e003      	b.n	8006b84 <HAL_UART_Receive+0xfc>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2260      	movs	r2, #96	; 0x60
 8006b80:	2100      	movs	r1, #0
 8006b82:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006b84:	2312      	movs	r3, #18
 8006b86:	18fb      	adds	r3, r7, r3
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	2160      	movs	r1, #96	; 0x60
 8006b8c:	5a52      	ldrh	r2, [r2, r1]
 8006b8e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	689a      	ldr	r2, [r3, #8]
 8006b94:	2380      	movs	r3, #128	; 0x80
 8006b96:	015b      	lsls	r3, r3, #5
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d108      	bne.n	8006bae <HAL_UART_Receive+0x126>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d104      	bne.n	8006bae <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	61bb      	str	r3, [r7, #24]
 8006bac:	e003      	b.n	8006bb6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006bb6:	e03a      	b.n	8006c2e <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	0013      	movs	r3, r2
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	2120      	movs	r1, #32
 8006bc6:	f000 fcf9 	bl	80075bc <UART_WaitOnFlagUntilTimeout>
 8006bca:	1e03      	subs	r3, r0, #0
 8006bcc:	d005      	beq.n	8006bda <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	228c      	movs	r2, #140	; 0x8c
 8006bd2:	2120      	movs	r1, #32
 8006bd4:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e036      	b.n	8006c48 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d10e      	bne.n	8006bfe <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	2212      	movs	r2, #18
 8006bea:	18ba      	adds	r2, r7, r2
 8006bec:	8812      	ldrh	r2, [r2, #0]
 8006bee:	4013      	ands	r3, r2
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	3302      	adds	r3, #2
 8006bfa:	61bb      	str	r3, [r7, #24]
 8006bfc:	e00e      	b.n	8006c1c <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2212      	movs	r2, #18
 8006c08:	18ba      	adds	r2, r7, r2
 8006c0a:	8812      	ldrh	r2, [r2, #0]
 8006c0c:	b2d2      	uxtb	r2, r2
 8006c0e:	4013      	ands	r3, r2
 8006c10:	b2da      	uxtb	r2, r3
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	225e      	movs	r2, #94	; 0x5e
 8006c20:	5a9b      	ldrh	r3, [r3, r2]
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	3b01      	subs	r3, #1
 8006c26:	b299      	uxth	r1, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	225e      	movs	r2, #94	; 0x5e
 8006c2c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	225e      	movs	r2, #94	; 0x5e
 8006c32:	5a9b      	ldrh	r3, [r3, r2]
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1be      	bne.n	8006bb8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	228c      	movs	r2, #140	; 0x8c
 8006c3e:	2120      	movs	r1, #32
 8006c40:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	e000      	b.n	8006c48 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8006c46:	2302      	movs	r3, #2
  }
}
 8006c48:	0018      	movs	r0, r3
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	b008      	add	sp, #32
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	000001ff 	.word	0x000001ff

08006c54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c54:	b5b0      	push	{r4, r5, r7, lr}
 8006c56:	b090      	sub	sp, #64	; 0x40
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c5c:	231a      	movs	r3, #26
 8006c5e:	2220      	movs	r2, #32
 8006c60:	189b      	adds	r3, r3, r2
 8006c62:	19db      	adds	r3, r3, r7
 8006c64:	2200      	movs	r2, #0
 8006c66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6a:	689a      	ldr	r2, [r3, #8]
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	431a      	orrs	r2, r3
 8006c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	431a      	orrs	r2, r3
 8006c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7a:	69db      	ldr	r3, [r3, #28]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4ac1      	ldr	r2, [pc, #772]	; (8006f8c <UART_SetConfig+0x338>)
 8006c88:	4013      	ands	r3, r2
 8006c8a:	0019      	movs	r1, r3
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c92:	430b      	orrs	r3, r1
 8006c94:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	4abc      	ldr	r2, [pc, #752]	; (8006f90 <UART_SetConfig+0x33c>)
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca4:	68d9      	ldr	r1, [r3, #12]
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	0003      	movs	r3, r0
 8006cac:	430b      	orrs	r3, r1
 8006cae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4ab6      	ldr	r2, [pc, #728]	; (8006f94 <UART_SetConfig+0x340>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d009      	beq.n	8006cd4 <UART_SetConfig+0x80>
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4ab4      	ldr	r2, [pc, #720]	; (8006f98 <UART_SetConfig+0x344>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d004      	beq.n	8006cd4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	4ab0      	ldr	r2, [pc, #704]	; (8006f9c <UART_SetConfig+0x348>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	0019      	movs	r1, r3
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ce6:	430b      	orrs	r3, r1
 8006ce8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	220f      	movs	r2, #15
 8006cf2:	4393      	bics	r3, r2
 8006cf4:	0018      	movs	r0, r3
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	0003      	movs	r3, r0
 8006d00:	430b      	orrs	r3, r1
 8006d02:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4aa5      	ldr	r2, [pc, #660]	; (8006fa0 <UART_SetConfig+0x34c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d131      	bne.n	8006d72 <UART_SetConfig+0x11e>
 8006d0e:	4ba5      	ldr	r3, [pc, #660]	; (8006fa4 <UART_SetConfig+0x350>)
 8006d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d12:	2203      	movs	r2, #3
 8006d14:	4013      	ands	r3, r2
 8006d16:	2b03      	cmp	r3, #3
 8006d18:	d01d      	beq.n	8006d56 <UART_SetConfig+0x102>
 8006d1a:	d823      	bhi.n	8006d64 <UART_SetConfig+0x110>
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d00c      	beq.n	8006d3a <UART_SetConfig+0xe6>
 8006d20:	d820      	bhi.n	8006d64 <UART_SetConfig+0x110>
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d002      	beq.n	8006d2c <UART_SetConfig+0xd8>
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d00e      	beq.n	8006d48 <UART_SetConfig+0xf4>
 8006d2a:	e01b      	b.n	8006d64 <UART_SetConfig+0x110>
 8006d2c:	231b      	movs	r3, #27
 8006d2e:	2220      	movs	r2, #32
 8006d30:	189b      	adds	r3, r3, r2
 8006d32:	19db      	adds	r3, r3, r7
 8006d34:	2200      	movs	r2, #0
 8006d36:	701a      	strb	r2, [r3, #0]
 8006d38:	e154      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006d3a:	231b      	movs	r3, #27
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	189b      	adds	r3, r3, r2
 8006d40:	19db      	adds	r3, r3, r7
 8006d42:	2202      	movs	r2, #2
 8006d44:	701a      	strb	r2, [r3, #0]
 8006d46:	e14d      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006d48:	231b      	movs	r3, #27
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	189b      	adds	r3, r3, r2
 8006d4e:	19db      	adds	r3, r3, r7
 8006d50:	2204      	movs	r2, #4
 8006d52:	701a      	strb	r2, [r3, #0]
 8006d54:	e146      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006d56:	231b      	movs	r3, #27
 8006d58:	2220      	movs	r2, #32
 8006d5a:	189b      	adds	r3, r3, r2
 8006d5c:	19db      	adds	r3, r3, r7
 8006d5e:	2208      	movs	r2, #8
 8006d60:	701a      	strb	r2, [r3, #0]
 8006d62:	e13f      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006d64:	231b      	movs	r3, #27
 8006d66:	2220      	movs	r2, #32
 8006d68:	189b      	adds	r3, r3, r2
 8006d6a:	19db      	adds	r3, r3, r7
 8006d6c:	2210      	movs	r2, #16
 8006d6e:	701a      	strb	r2, [r3, #0]
 8006d70:	e138      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a8c      	ldr	r2, [pc, #560]	; (8006fa8 <UART_SetConfig+0x354>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d131      	bne.n	8006de0 <UART_SetConfig+0x18c>
 8006d7c:	4b89      	ldr	r3, [pc, #548]	; (8006fa4 <UART_SetConfig+0x350>)
 8006d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d80:	220c      	movs	r2, #12
 8006d82:	4013      	ands	r3, r2
 8006d84:	2b0c      	cmp	r3, #12
 8006d86:	d01d      	beq.n	8006dc4 <UART_SetConfig+0x170>
 8006d88:	d823      	bhi.n	8006dd2 <UART_SetConfig+0x17e>
 8006d8a:	2b08      	cmp	r3, #8
 8006d8c:	d00c      	beq.n	8006da8 <UART_SetConfig+0x154>
 8006d8e:	d820      	bhi.n	8006dd2 <UART_SetConfig+0x17e>
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <UART_SetConfig+0x146>
 8006d94:	2b04      	cmp	r3, #4
 8006d96:	d00e      	beq.n	8006db6 <UART_SetConfig+0x162>
 8006d98:	e01b      	b.n	8006dd2 <UART_SetConfig+0x17e>
 8006d9a:	231b      	movs	r3, #27
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	189b      	adds	r3, r3, r2
 8006da0:	19db      	adds	r3, r3, r7
 8006da2:	2200      	movs	r2, #0
 8006da4:	701a      	strb	r2, [r3, #0]
 8006da6:	e11d      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006da8:	231b      	movs	r3, #27
 8006daa:	2220      	movs	r2, #32
 8006dac:	189b      	adds	r3, r3, r2
 8006dae:	19db      	adds	r3, r3, r7
 8006db0:	2202      	movs	r2, #2
 8006db2:	701a      	strb	r2, [r3, #0]
 8006db4:	e116      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006db6:	231b      	movs	r3, #27
 8006db8:	2220      	movs	r2, #32
 8006dba:	189b      	adds	r3, r3, r2
 8006dbc:	19db      	adds	r3, r3, r7
 8006dbe:	2204      	movs	r2, #4
 8006dc0:	701a      	strb	r2, [r3, #0]
 8006dc2:	e10f      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006dc4:	231b      	movs	r3, #27
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	189b      	adds	r3, r3, r2
 8006dca:	19db      	adds	r3, r3, r7
 8006dcc:	2208      	movs	r2, #8
 8006dce:	701a      	strb	r2, [r3, #0]
 8006dd0:	e108      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006dd2:	231b      	movs	r3, #27
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	189b      	adds	r3, r3, r2
 8006dd8:	19db      	adds	r3, r3, r7
 8006dda:	2210      	movs	r2, #16
 8006ddc:	701a      	strb	r2, [r3, #0]
 8006dde:	e101      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a71      	ldr	r2, [pc, #452]	; (8006fac <UART_SetConfig+0x358>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d131      	bne.n	8006e4e <UART_SetConfig+0x1fa>
 8006dea:	4b6e      	ldr	r3, [pc, #440]	; (8006fa4 <UART_SetConfig+0x350>)
 8006dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dee:	2230      	movs	r2, #48	; 0x30
 8006df0:	4013      	ands	r3, r2
 8006df2:	2b30      	cmp	r3, #48	; 0x30
 8006df4:	d01d      	beq.n	8006e32 <UART_SetConfig+0x1de>
 8006df6:	d823      	bhi.n	8006e40 <UART_SetConfig+0x1ec>
 8006df8:	2b20      	cmp	r3, #32
 8006dfa:	d00c      	beq.n	8006e16 <UART_SetConfig+0x1c2>
 8006dfc:	d820      	bhi.n	8006e40 <UART_SetConfig+0x1ec>
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d002      	beq.n	8006e08 <UART_SetConfig+0x1b4>
 8006e02:	2b10      	cmp	r3, #16
 8006e04:	d00e      	beq.n	8006e24 <UART_SetConfig+0x1d0>
 8006e06:	e01b      	b.n	8006e40 <UART_SetConfig+0x1ec>
 8006e08:	231b      	movs	r3, #27
 8006e0a:	2220      	movs	r2, #32
 8006e0c:	189b      	adds	r3, r3, r2
 8006e0e:	19db      	adds	r3, r3, r7
 8006e10:	2200      	movs	r2, #0
 8006e12:	701a      	strb	r2, [r3, #0]
 8006e14:	e0e6      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e16:	231b      	movs	r3, #27
 8006e18:	2220      	movs	r2, #32
 8006e1a:	189b      	adds	r3, r3, r2
 8006e1c:	19db      	adds	r3, r3, r7
 8006e1e:	2202      	movs	r2, #2
 8006e20:	701a      	strb	r2, [r3, #0]
 8006e22:	e0df      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e24:	231b      	movs	r3, #27
 8006e26:	2220      	movs	r2, #32
 8006e28:	189b      	adds	r3, r3, r2
 8006e2a:	19db      	adds	r3, r3, r7
 8006e2c:	2204      	movs	r2, #4
 8006e2e:	701a      	strb	r2, [r3, #0]
 8006e30:	e0d8      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e32:	231b      	movs	r3, #27
 8006e34:	2220      	movs	r2, #32
 8006e36:	189b      	adds	r3, r3, r2
 8006e38:	19db      	adds	r3, r3, r7
 8006e3a:	2208      	movs	r2, #8
 8006e3c:	701a      	strb	r2, [r3, #0]
 8006e3e:	e0d1      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e40:	231b      	movs	r3, #27
 8006e42:	2220      	movs	r2, #32
 8006e44:	189b      	adds	r3, r3, r2
 8006e46:	19db      	adds	r3, r3, r7
 8006e48:	2210      	movs	r2, #16
 8006e4a:	701a      	strb	r2, [r3, #0]
 8006e4c:	e0ca      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a57      	ldr	r2, [pc, #348]	; (8006fb0 <UART_SetConfig+0x35c>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d106      	bne.n	8006e66 <UART_SetConfig+0x212>
 8006e58:	231b      	movs	r3, #27
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	189b      	adds	r3, r3, r2
 8006e5e:	19db      	adds	r3, r3, r7
 8006e60:	2200      	movs	r2, #0
 8006e62:	701a      	strb	r2, [r3, #0]
 8006e64:	e0be      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a52      	ldr	r2, [pc, #328]	; (8006fb4 <UART_SetConfig+0x360>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d106      	bne.n	8006e7e <UART_SetConfig+0x22a>
 8006e70:	231b      	movs	r3, #27
 8006e72:	2220      	movs	r2, #32
 8006e74:	189b      	adds	r3, r3, r2
 8006e76:	19db      	adds	r3, r3, r7
 8006e78:	2200      	movs	r2, #0
 8006e7a:	701a      	strb	r2, [r3, #0]
 8006e7c:	e0b2      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a4d      	ldr	r2, [pc, #308]	; (8006fb8 <UART_SetConfig+0x364>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d106      	bne.n	8006e96 <UART_SetConfig+0x242>
 8006e88:	231b      	movs	r3, #27
 8006e8a:	2220      	movs	r2, #32
 8006e8c:	189b      	adds	r3, r3, r2
 8006e8e:	19db      	adds	r3, r3, r7
 8006e90:	2200      	movs	r2, #0
 8006e92:	701a      	strb	r2, [r3, #0]
 8006e94:	e0a6      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a3e      	ldr	r2, [pc, #248]	; (8006f94 <UART_SetConfig+0x340>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d13e      	bne.n	8006f1e <UART_SetConfig+0x2ca>
 8006ea0:	4b40      	ldr	r3, [pc, #256]	; (8006fa4 <UART_SetConfig+0x350>)
 8006ea2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ea4:	23c0      	movs	r3, #192	; 0xc0
 8006ea6:	011b      	lsls	r3, r3, #4
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	22c0      	movs	r2, #192	; 0xc0
 8006eac:	0112      	lsls	r2, r2, #4
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d027      	beq.n	8006f02 <UART_SetConfig+0x2ae>
 8006eb2:	22c0      	movs	r2, #192	; 0xc0
 8006eb4:	0112      	lsls	r2, r2, #4
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d82a      	bhi.n	8006f10 <UART_SetConfig+0x2bc>
 8006eba:	2280      	movs	r2, #128	; 0x80
 8006ebc:	0112      	lsls	r2, r2, #4
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d011      	beq.n	8006ee6 <UART_SetConfig+0x292>
 8006ec2:	2280      	movs	r2, #128	; 0x80
 8006ec4:	0112      	lsls	r2, r2, #4
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d822      	bhi.n	8006f10 <UART_SetConfig+0x2bc>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d004      	beq.n	8006ed8 <UART_SetConfig+0x284>
 8006ece:	2280      	movs	r2, #128	; 0x80
 8006ed0:	00d2      	lsls	r2, r2, #3
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d00e      	beq.n	8006ef4 <UART_SetConfig+0x2a0>
 8006ed6:	e01b      	b.n	8006f10 <UART_SetConfig+0x2bc>
 8006ed8:	231b      	movs	r3, #27
 8006eda:	2220      	movs	r2, #32
 8006edc:	189b      	adds	r3, r3, r2
 8006ede:	19db      	adds	r3, r3, r7
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	701a      	strb	r2, [r3, #0]
 8006ee4:	e07e      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006ee6:	231b      	movs	r3, #27
 8006ee8:	2220      	movs	r2, #32
 8006eea:	189b      	adds	r3, r3, r2
 8006eec:	19db      	adds	r3, r3, r7
 8006eee:	2202      	movs	r2, #2
 8006ef0:	701a      	strb	r2, [r3, #0]
 8006ef2:	e077      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006ef4:	231b      	movs	r3, #27
 8006ef6:	2220      	movs	r2, #32
 8006ef8:	189b      	adds	r3, r3, r2
 8006efa:	19db      	adds	r3, r3, r7
 8006efc:	2204      	movs	r2, #4
 8006efe:	701a      	strb	r2, [r3, #0]
 8006f00:	e070      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006f02:	231b      	movs	r3, #27
 8006f04:	2220      	movs	r2, #32
 8006f06:	189b      	adds	r3, r3, r2
 8006f08:	19db      	adds	r3, r3, r7
 8006f0a:	2208      	movs	r2, #8
 8006f0c:	701a      	strb	r2, [r3, #0]
 8006f0e:	e069      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006f10:	231b      	movs	r3, #27
 8006f12:	2220      	movs	r2, #32
 8006f14:	189b      	adds	r3, r3, r2
 8006f16:	19db      	adds	r3, r3, r7
 8006f18:	2210      	movs	r2, #16
 8006f1a:	701a      	strb	r2, [r3, #0]
 8006f1c:	e062      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a1d      	ldr	r2, [pc, #116]	; (8006f98 <UART_SetConfig+0x344>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d157      	bne.n	8006fd8 <UART_SetConfig+0x384>
 8006f28:	4b1e      	ldr	r3, [pc, #120]	; (8006fa4 <UART_SetConfig+0x350>)
 8006f2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f2c:	23c0      	movs	r3, #192	; 0xc0
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4013      	ands	r3, r2
 8006f32:	22c0      	movs	r2, #192	; 0xc0
 8006f34:	0092      	lsls	r2, r2, #2
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d040      	beq.n	8006fbc <UART_SetConfig+0x368>
 8006f3a:	22c0      	movs	r2, #192	; 0xc0
 8006f3c:	0092      	lsls	r2, r2, #2
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d843      	bhi.n	8006fca <UART_SetConfig+0x376>
 8006f42:	2280      	movs	r2, #128	; 0x80
 8006f44:	0092      	lsls	r2, r2, #2
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d011      	beq.n	8006f6e <UART_SetConfig+0x31a>
 8006f4a:	2280      	movs	r2, #128	; 0x80
 8006f4c:	0092      	lsls	r2, r2, #2
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d83b      	bhi.n	8006fca <UART_SetConfig+0x376>
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d004      	beq.n	8006f60 <UART_SetConfig+0x30c>
 8006f56:	2280      	movs	r2, #128	; 0x80
 8006f58:	0052      	lsls	r2, r2, #1
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d00e      	beq.n	8006f7c <UART_SetConfig+0x328>
 8006f5e:	e034      	b.n	8006fca <UART_SetConfig+0x376>
 8006f60:	231b      	movs	r3, #27
 8006f62:	2220      	movs	r2, #32
 8006f64:	189b      	adds	r3, r3, r2
 8006f66:	19db      	adds	r3, r3, r7
 8006f68:	2200      	movs	r2, #0
 8006f6a:	701a      	strb	r2, [r3, #0]
 8006f6c:	e03a      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006f6e:	231b      	movs	r3, #27
 8006f70:	2220      	movs	r2, #32
 8006f72:	189b      	adds	r3, r3, r2
 8006f74:	19db      	adds	r3, r3, r7
 8006f76:	2202      	movs	r2, #2
 8006f78:	701a      	strb	r2, [r3, #0]
 8006f7a:	e033      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006f7c:	231b      	movs	r3, #27
 8006f7e:	2220      	movs	r2, #32
 8006f80:	189b      	adds	r3, r3, r2
 8006f82:	19db      	adds	r3, r3, r7
 8006f84:	2204      	movs	r2, #4
 8006f86:	701a      	strb	r2, [r3, #0]
 8006f88:	e02c      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006f8a:	46c0      	nop			; (mov r8, r8)
 8006f8c:	cfff69f3 	.word	0xcfff69f3
 8006f90:	ffffcfff 	.word	0xffffcfff
 8006f94:	40008000 	.word	0x40008000
 8006f98:	40008400 	.word	0x40008400
 8006f9c:	11fff4ff 	.word	0x11fff4ff
 8006fa0:	40013800 	.word	0x40013800
 8006fa4:	40021000 	.word	0x40021000
 8006fa8:	40004400 	.word	0x40004400
 8006fac:	40004800 	.word	0x40004800
 8006fb0:	40004c00 	.word	0x40004c00
 8006fb4:	40005000 	.word	0x40005000
 8006fb8:	40013c00 	.word	0x40013c00
 8006fbc:	231b      	movs	r3, #27
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	189b      	adds	r3, r3, r2
 8006fc2:	19db      	adds	r3, r3, r7
 8006fc4:	2208      	movs	r2, #8
 8006fc6:	701a      	strb	r2, [r3, #0]
 8006fc8:	e00c      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006fca:	231b      	movs	r3, #27
 8006fcc:	2220      	movs	r2, #32
 8006fce:	189b      	adds	r3, r3, r2
 8006fd0:	19db      	adds	r3, r3, r7
 8006fd2:	2210      	movs	r2, #16
 8006fd4:	701a      	strb	r2, [r3, #0]
 8006fd6:	e005      	b.n	8006fe4 <UART_SetConfig+0x390>
 8006fd8:	231b      	movs	r3, #27
 8006fda:	2220      	movs	r2, #32
 8006fdc:	189b      	adds	r3, r3, r2
 8006fde:	19db      	adds	r3, r3, r7
 8006fe0:	2210      	movs	r2, #16
 8006fe2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4ac1      	ldr	r2, [pc, #772]	; (80072f0 <UART_SetConfig+0x69c>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d005      	beq.n	8006ffa <UART_SetConfig+0x3a6>
 8006fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4ac0      	ldr	r2, [pc, #768]	; (80072f4 <UART_SetConfig+0x6a0>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d000      	beq.n	8006ffa <UART_SetConfig+0x3a6>
 8006ff8:	e093      	b.n	8007122 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ffa:	231b      	movs	r3, #27
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	189b      	adds	r3, r3, r2
 8007000:	19db      	adds	r3, r3, r7
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	2b08      	cmp	r3, #8
 8007006:	d015      	beq.n	8007034 <UART_SetConfig+0x3e0>
 8007008:	dc18      	bgt.n	800703c <UART_SetConfig+0x3e8>
 800700a:	2b04      	cmp	r3, #4
 800700c:	d00d      	beq.n	800702a <UART_SetConfig+0x3d6>
 800700e:	dc15      	bgt.n	800703c <UART_SetConfig+0x3e8>
 8007010:	2b00      	cmp	r3, #0
 8007012:	d002      	beq.n	800701a <UART_SetConfig+0x3c6>
 8007014:	2b02      	cmp	r3, #2
 8007016:	d005      	beq.n	8007024 <UART_SetConfig+0x3d0>
 8007018:	e010      	b.n	800703c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800701a:	f7fe f855 	bl	80050c8 <HAL_RCC_GetPCLK1Freq>
 800701e:	0003      	movs	r3, r0
 8007020:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007022:	e014      	b.n	800704e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007024:	4bb4      	ldr	r3, [pc, #720]	; (80072f8 <UART_SetConfig+0x6a4>)
 8007026:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007028:	e011      	b.n	800704e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800702a:	f7fd ffc1 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 800702e:	0003      	movs	r3, r0
 8007030:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007032:	e00c      	b.n	800704e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007034:	2380      	movs	r3, #128	; 0x80
 8007036:	021b      	lsls	r3, r3, #8
 8007038:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800703a:	e008      	b.n	800704e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007040:	231a      	movs	r3, #26
 8007042:	2220      	movs	r2, #32
 8007044:	189b      	adds	r3, r3, r2
 8007046:	19db      	adds	r3, r3, r7
 8007048:	2201      	movs	r2, #1
 800704a:	701a      	strb	r2, [r3, #0]
        break;
 800704c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800704e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007050:	2b00      	cmp	r3, #0
 8007052:	d100      	bne.n	8007056 <UART_SetConfig+0x402>
 8007054:	e135      	b.n	80072c2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007058:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800705a:	4ba8      	ldr	r3, [pc, #672]	; (80072fc <UART_SetConfig+0x6a8>)
 800705c:	0052      	lsls	r2, r2, #1
 800705e:	5ad3      	ldrh	r3, [r2, r3]
 8007060:	0019      	movs	r1, r3
 8007062:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007064:	f7f9 f86a 	bl	800013c <__udivsi3>
 8007068:	0003      	movs	r3, r0
 800706a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800706c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706e:	685a      	ldr	r2, [r3, #4]
 8007070:	0013      	movs	r3, r2
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	189b      	adds	r3, r3, r2
 8007076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007078:	429a      	cmp	r2, r3
 800707a:	d305      	bcc.n	8007088 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800707c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007082:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007084:	429a      	cmp	r2, r3
 8007086:	d906      	bls.n	8007096 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007088:	231a      	movs	r3, #26
 800708a:	2220      	movs	r2, #32
 800708c:	189b      	adds	r3, r3, r2
 800708e:	19db      	adds	r3, r3, r7
 8007090:	2201      	movs	r2, #1
 8007092:	701a      	strb	r2, [r3, #0]
 8007094:	e044      	b.n	8007120 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007098:	61bb      	str	r3, [r7, #24]
 800709a:	2300      	movs	r3, #0
 800709c:	61fb      	str	r3, [r7, #28]
 800709e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070a2:	4b96      	ldr	r3, [pc, #600]	; (80072fc <UART_SetConfig+0x6a8>)
 80070a4:	0052      	lsls	r2, r2, #1
 80070a6:	5ad3      	ldrh	r3, [r2, r3]
 80070a8:	613b      	str	r3, [r7, #16]
 80070aa:	2300      	movs	r3, #0
 80070ac:	617b      	str	r3, [r7, #20]
 80070ae:	693a      	ldr	r2, [r7, #16]
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	69b8      	ldr	r0, [r7, #24]
 80070b4:	69f9      	ldr	r1, [r7, #28]
 80070b6:	f7f9 f9f5 	bl	80004a4 <__aeabi_uldivmod>
 80070ba:	0002      	movs	r2, r0
 80070bc:	000b      	movs	r3, r1
 80070be:	0e11      	lsrs	r1, r2, #24
 80070c0:	021d      	lsls	r5, r3, #8
 80070c2:	430d      	orrs	r5, r1
 80070c4:	0214      	lsls	r4, r2, #8
 80070c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	085b      	lsrs	r3, r3, #1
 80070cc:	60bb      	str	r3, [r7, #8]
 80070ce:	2300      	movs	r3, #0
 80070d0:	60fb      	str	r3, [r7, #12]
 80070d2:	68b8      	ldr	r0, [r7, #8]
 80070d4:	68f9      	ldr	r1, [r7, #12]
 80070d6:	1900      	adds	r0, r0, r4
 80070d8:	4169      	adcs	r1, r5
 80070da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	603b      	str	r3, [r7, #0]
 80070e0:	2300      	movs	r3, #0
 80070e2:	607b      	str	r3, [r7, #4]
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f7f9 f9dc 	bl	80004a4 <__aeabi_uldivmod>
 80070ec:	0002      	movs	r2, r0
 80070ee:	000b      	movs	r3, r1
 80070f0:	0013      	movs	r3, r2
 80070f2:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070f6:	23c0      	movs	r3, #192	; 0xc0
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d309      	bcc.n	8007112 <UART_SetConfig+0x4be>
 80070fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007100:	2380      	movs	r3, #128	; 0x80
 8007102:	035b      	lsls	r3, r3, #13
 8007104:	429a      	cmp	r2, r3
 8007106:	d204      	bcs.n	8007112 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8007108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800710e:	60da      	str	r2, [r3, #12]
 8007110:	e006      	b.n	8007120 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007112:	231a      	movs	r3, #26
 8007114:	2220      	movs	r2, #32
 8007116:	189b      	adds	r3, r3, r2
 8007118:	19db      	adds	r3, r3, r7
 800711a:	2201      	movs	r2, #1
 800711c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800711e:	e0d0      	b.n	80072c2 <UART_SetConfig+0x66e>
 8007120:	e0cf      	b.n	80072c2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007124:	69da      	ldr	r2, [r3, #28]
 8007126:	2380      	movs	r3, #128	; 0x80
 8007128:	021b      	lsls	r3, r3, #8
 800712a:	429a      	cmp	r2, r3
 800712c:	d000      	beq.n	8007130 <UART_SetConfig+0x4dc>
 800712e:	e070      	b.n	8007212 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8007130:	231b      	movs	r3, #27
 8007132:	2220      	movs	r2, #32
 8007134:	189b      	adds	r3, r3, r2
 8007136:	19db      	adds	r3, r3, r7
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	2b08      	cmp	r3, #8
 800713c:	d015      	beq.n	800716a <UART_SetConfig+0x516>
 800713e:	dc18      	bgt.n	8007172 <UART_SetConfig+0x51e>
 8007140:	2b04      	cmp	r3, #4
 8007142:	d00d      	beq.n	8007160 <UART_SetConfig+0x50c>
 8007144:	dc15      	bgt.n	8007172 <UART_SetConfig+0x51e>
 8007146:	2b00      	cmp	r3, #0
 8007148:	d002      	beq.n	8007150 <UART_SetConfig+0x4fc>
 800714a:	2b02      	cmp	r3, #2
 800714c:	d005      	beq.n	800715a <UART_SetConfig+0x506>
 800714e:	e010      	b.n	8007172 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007150:	f7fd ffba 	bl	80050c8 <HAL_RCC_GetPCLK1Freq>
 8007154:	0003      	movs	r3, r0
 8007156:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007158:	e014      	b.n	8007184 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800715a:	4b67      	ldr	r3, [pc, #412]	; (80072f8 <UART_SetConfig+0x6a4>)
 800715c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800715e:	e011      	b.n	8007184 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007160:	f7fd ff26 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 8007164:	0003      	movs	r3, r0
 8007166:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007168:	e00c      	b.n	8007184 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800716a:	2380      	movs	r3, #128	; 0x80
 800716c:	021b      	lsls	r3, r3, #8
 800716e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007170:	e008      	b.n	8007184 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8007172:	2300      	movs	r3, #0
 8007174:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007176:	231a      	movs	r3, #26
 8007178:	2220      	movs	r2, #32
 800717a:	189b      	adds	r3, r3, r2
 800717c:	19db      	adds	r3, r3, r7
 800717e:	2201      	movs	r2, #1
 8007180:	701a      	strb	r2, [r3, #0]
        break;
 8007182:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007186:	2b00      	cmp	r3, #0
 8007188:	d100      	bne.n	800718c <UART_SetConfig+0x538>
 800718a:	e09a      	b.n	80072c2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800718c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007190:	4b5a      	ldr	r3, [pc, #360]	; (80072fc <UART_SetConfig+0x6a8>)
 8007192:	0052      	lsls	r2, r2, #1
 8007194:	5ad3      	ldrh	r3, [r2, r3]
 8007196:	0019      	movs	r1, r3
 8007198:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800719a:	f7f8 ffcf 	bl	800013c <__udivsi3>
 800719e:	0003      	movs	r3, r0
 80071a0:	005a      	lsls	r2, r3, #1
 80071a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	085b      	lsrs	r3, r3, #1
 80071a8:	18d2      	adds	r2, r2, r3
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	0019      	movs	r1, r3
 80071b0:	0010      	movs	r0, r2
 80071b2:	f7f8 ffc3 	bl	800013c <__udivsi3>
 80071b6:	0003      	movs	r3, r0
 80071b8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071bc:	2b0f      	cmp	r3, #15
 80071be:	d921      	bls.n	8007204 <UART_SetConfig+0x5b0>
 80071c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071c2:	2380      	movs	r3, #128	; 0x80
 80071c4:	025b      	lsls	r3, r3, #9
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d21c      	bcs.n	8007204 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	200e      	movs	r0, #14
 80071d0:	2420      	movs	r4, #32
 80071d2:	1903      	adds	r3, r0, r4
 80071d4:	19db      	adds	r3, r3, r7
 80071d6:	210f      	movs	r1, #15
 80071d8:	438a      	bics	r2, r1
 80071da:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071de:	085b      	lsrs	r3, r3, #1
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	2207      	movs	r2, #7
 80071e4:	4013      	ands	r3, r2
 80071e6:	b299      	uxth	r1, r3
 80071e8:	1903      	adds	r3, r0, r4
 80071ea:	19db      	adds	r3, r3, r7
 80071ec:	1902      	adds	r2, r0, r4
 80071ee:	19d2      	adds	r2, r2, r7
 80071f0:	8812      	ldrh	r2, [r2, #0]
 80071f2:	430a      	orrs	r2, r1
 80071f4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	1902      	adds	r2, r0, r4
 80071fc:	19d2      	adds	r2, r2, r7
 80071fe:	8812      	ldrh	r2, [r2, #0]
 8007200:	60da      	str	r2, [r3, #12]
 8007202:	e05e      	b.n	80072c2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007204:	231a      	movs	r3, #26
 8007206:	2220      	movs	r2, #32
 8007208:	189b      	adds	r3, r3, r2
 800720a:	19db      	adds	r3, r3, r7
 800720c:	2201      	movs	r2, #1
 800720e:	701a      	strb	r2, [r3, #0]
 8007210:	e057      	b.n	80072c2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007212:	231b      	movs	r3, #27
 8007214:	2220      	movs	r2, #32
 8007216:	189b      	adds	r3, r3, r2
 8007218:	19db      	adds	r3, r3, r7
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	2b08      	cmp	r3, #8
 800721e:	d015      	beq.n	800724c <UART_SetConfig+0x5f8>
 8007220:	dc18      	bgt.n	8007254 <UART_SetConfig+0x600>
 8007222:	2b04      	cmp	r3, #4
 8007224:	d00d      	beq.n	8007242 <UART_SetConfig+0x5ee>
 8007226:	dc15      	bgt.n	8007254 <UART_SetConfig+0x600>
 8007228:	2b00      	cmp	r3, #0
 800722a:	d002      	beq.n	8007232 <UART_SetConfig+0x5de>
 800722c:	2b02      	cmp	r3, #2
 800722e:	d005      	beq.n	800723c <UART_SetConfig+0x5e8>
 8007230:	e010      	b.n	8007254 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007232:	f7fd ff49 	bl	80050c8 <HAL_RCC_GetPCLK1Freq>
 8007236:	0003      	movs	r3, r0
 8007238:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800723a:	e014      	b.n	8007266 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800723c:	4b2e      	ldr	r3, [pc, #184]	; (80072f8 <UART_SetConfig+0x6a4>)
 800723e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007240:	e011      	b.n	8007266 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007242:	f7fd feb5 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 8007246:	0003      	movs	r3, r0
 8007248:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800724a:	e00c      	b.n	8007266 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800724c:	2380      	movs	r3, #128	; 0x80
 800724e:	021b      	lsls	r3, r3, #8
 8007250:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007252:	e008      	b.n	8007266 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007254:	2300      	movs	r3, #0
 8007256:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007258:	231a      	movs	r3, #26
 800725a:	2220      	movs	r2, #32
 800725c:	189b      	adds	r3, r3, r2
 800725e:	19db      	adds	r3, r3, r7
 8007260:	2201      	movs	r2, #1
 8007262:	701a      	strb	r2, [r3, #0]
        break;
 8007264:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007268:	2b00      	cmp	r3, #0
 800726a:	d02a      	beq.n	80072c2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800726c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007270:	4b22      	ldr	r3, [pc, #136]	; (80072fc <UART_SetConfig+0x6a8>)
 8007272:	0052      	lsls	r2, r2, #1
 8007274:	5ad3      	ldrh	r3, [r2, r3]
 8007276:	0019      	movs	r1, r3
 8007278:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800727a:	f7f8 ff5f 	bl	800013c <__udivsi3>
 800727e:	0003      	movs	r3, r0
 8007280:	001a      	movs	r2, r3
 8007282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	085b      	lsrs	r3, r3, #1
 8007288:	18d2      	adds	r2, r2, r3
 800728a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	0019      	movs	r1, r3
 8007290:	0010      	movs	r0, r2
 8007292:	f7f8 ff53 	bl	800013c <__udivsi3>
 8007296:	0003      	movs	r3, r0
 8007298:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800729a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800729c:	2b0f      	cmp	r3, #15
 800729e:	d90a      	bls.n	80072b6 <UART_SetConfig+0x662>
 80072a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072a2:	2380      	movs	r3, #128	; 0x80
 80072a4:	025b      	lsls	r3, r3, #9
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d205      	bcs.n	80072b6 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	60da      	str	r2, [r3, #12]
 80072b4:	e005      	b.n	80072c2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80072b6:	231a      	movs	r3, #26
 80072b8:	2220      	movs	r2, #32
 80072ba:	189b      	adds	r3, r3, r2
 80072bc:	19db      	adds	r3, r3, r7
 80072be:	2201      	movs	r2, #1
 80072c0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80072c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c4:	226a      	movs	r2, #106	; 0x6a
 80072c6:	2101      	movs	r1, #1
 80072c8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80072ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072cc:	2268      	movs	r2, #104	; 0x68
 80072ce:	2101      	movs	r1, #1
 80072d0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	2200      	movs	r2, #0
 80072d6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80072d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072da:	2200      	movs	r2, #0
 80072dc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80072de:	231a      	movs	r3, #26
 80072e0:	2220      	movs	r2, #32
 80072e2:	189b      	adds	r3, r3, r2
 80072e4:	19db      	adds	r3, r3, r7
 80072e6:	781b      	ldrb	r3, [r3, #0]
}
 80072e8:	0018      	movs	r0, r3
 80072ea:	46bd      	mov	sp, r7
 80072ec:	b010      	add	sp, #64	; 0x40
 80072ee:	bdb0      	pop	{r4, r5, r7, pc}
 80072f0:	40008000 	.word	0x40008000
 80072f4:	40008400 	.word	0x40008400
 80072f8:	00f42400 	.word	0x00f42400
 80072fc:	0801412c 	.word	0x0801412c

08007300 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800730c:	2208      	movs	r2, #8
 800730e:	4013      	ands	r3, r2
 8007310:	d00b      	beq.n	800732a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	4a4a      	ldr	r2, [pc, #296]	; (8007444 <UART_AdvFeatureConfig+0x144>)
 800731a:	4013      	ands	r3, r2
 800731c:	0019      	movs	r1, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	430a      	orrs	r2, r1
 8007328:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800732e:	2201      	movs	r2, #1
 8007330:	4013      	ands	r3, r2
 8007332:	d00b      	beq.n	800734c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	4a43      	ldr	r2, [pc, #268]	; (8007448 <UART_AdvFeatureConfig+0x148>)
 800733c:	4013      	ands	r3, r2
 800733e:	0019      	movs	r1, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	430a      	orrs	r2, r1
 800734a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007350:	2202      	movs	r2, #2
 8007352:	4013      	ands	r3, r2
 8007354:	d00b      	beq.n	800736e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	4a3b      	ldr	r2, [pc, #236]	; (800744c <UART_AdvFeatureConfig+0x14c>)
 800735e:	4013      	ands	r3, r2
 8007360:	0019      	movs	r1, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	430a      	orrs	r2, r1
 800736c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007372:	2204      	movs	r2, #4
 8007374:	4013      	ands	r3, r2
 8007376:	d00b      	beq.n	8007390 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	4a34      	ldr	r2, [pc, #208]	; (8007450 <UART_AdvFeatureConfig+0x150>)
 8007380:	4013      	ands	r3, r2
 8007382:	0019      	movs	r1, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	430a      	orrs	r2, r1
 800738e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007394:	2210      	movs	r2, #16
 8007396:	4013      	ands	r3, r2
 8007398:	d00b      	beq.n	80073b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	4a2c      	ldr	r2, [pc, #176]	; (8007454 <UART_AdvFeatureConfig+0x154>)
 80073a2:	4013      	ands	r3, r2
 80073a4:	0019      	movs	r1, r3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	430a      	orrs	r2, r1
 80073b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b6:	2220      	movs	r2, #32
 80073b8:	4013      	ands	r3, r2
 80073ba:	d00b      	beq.n	80073d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	4a25      	ldr	r2, [pc, #148]	; (8007458 <UART_AdvFeatureConfig+0x158>)
 80073c4:	4013      	ands	r3, r2
 80073c6:	0019      	movs	r1, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	430a      	orrs	r2, r1
 80073d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d8:	2240      	movs	r2, #64	; 0x40
 80073da:	4013      	ands	r3, r2
 80073dc:	d01d      	beq.n	800741a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	4a1d      	ldr	r2, [pc, #116]	; (800745c <UART_AdvFeatureConfig+0x15c>)
 80073e6:	4013      	ands	r3, r2
 80073e8:	0019      	movs	r1, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	430a      	orrs	r2, r1
 80073f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073fa:	2380      	movs	r3, #128	; 0x80
 80073fc:	035b      	lsls	r3, r3, #13
 80073fe:	429a      	cmp	r2, r3
 8007400:	d10b      	bne.n	800741a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	4a15      	ldr	r2, [pc, #84]	; (8007460 <UART_AdvFeatureConfig+0x160>)
 800740a:	4013      	ands	r3, r2
 800740c:	0019      	movs	r1, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	430a      	orrs	r2, r1
 8007418:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800741e:	2280      	movs	r2, #128	; 0x80
 8007420:	4013      	ands	r3, r2
 8007422:	d00b      	beq.n	800743c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	4a0e      	ldr	r2, [pc, #56]	; (8007464 <UART_AdvFeatureConfig+0x164>)
 800742c:	4013      	ands	r3, r2
 800742e:	0019      	movs	r1, r3
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	430a      	orrs	r2, r1
 800743a:	605a      	str	r2, [r3, #4]
  }
}
 800743c:	46c0      	nop			; (mov r8, r8)
 800743e:	46bd      	mov	sp, r7
 8007440:	b002      	add	sp, #8
 8007442:	bd80      	pop	{r7, pc}
 8007444:	ffff7fff 	.word	0xffff7fff
 8007448:	fffdffff 	.word	0xfffdffff
 800744c:	fffeffff 	.word	0xfffeffff
 8007450:	fffbffff 	.word	0xfffbffff
 8007454:	ffffefff 	.word	0xffffefff
 8007458:	ffffdfff 	.word	0xffffdfff
 800745c:	ffefffff 	.word	0xffefffff
 8007460:	ff9fffff 	.word	0xff9fffff
 8007464:	fff7ffff 	.word	0xfff7ffff

08007468 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b092      	sub	sp, #72	; 0x48
 800746c:	af02      	add	r7, sp, #8
 800746e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2290      	movs	r2, #144	; 0x90
 8007474:	2100      	movs	r1, #0
 8007476:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007478:	f7fc fcb4 	bl	8003de4 <HAL_GetTick>
 800747c:	0003      	movs	r3, r0
 800747e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2208      	movs	r2, #8
 8007488:	4013      	ands	r3, r2
 800748a:	2b08      	cmp	r3, #8
 800748c:	d12d      	bne.n	80074ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800748e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007490:	2280      	movs	r2, #128	; 0x80
 8007492:	0391      	lsls	r1, r2, #14
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	4a47      	ldr	r2, [pc, #284]	; (80075b4 <UART_CheckIdleState+0x14c>)
 8007498:	9200      	str	r2, [sp, #0]
 800749a:	2200      	movs	r2, #0
 800749c:	f000 f88e 	bl	80075bc <UART_WaitOnFlagUntilTimeout>
 80074a0:	1e03      	subs	r3, r0, #0
 80074a2:	d022      	beq.n	80074ea <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074a4:	f3ef 8310 	mrs	r3, PRIMASK
 80074a8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80074aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80074ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80074ae:	2301      	movs	r3, #1
 80074b0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b4:	f383 8810 	msr	PRIMASK, r3
}
 80074b8:	46c0      	nop			; (mov r8, r8)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2180      	movs	r1, #128	; 0x80
 80074c6:	438a      	bics	r2, r1
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d0:	f383 8810 	msr	PRIMASK, r3
}
 80074d4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2288      	movs	r2, #136	; 0x88
 80074da:	2120      	movs	r1, #32
 80074dc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2284      	movs	r2, #132	; 0x84
 80074e2:	2100      	movs	r1, #0
 80074e4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e060      	b.n	80075ac <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2204      	movs	r2, #4
 80074f2:	4013      	ands	r3, r2
 80074f4:	2b04      	cmp	r3, #4
 80074f6:	d146      	bne.n	8007586 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074fa:	2280      	movs	r2, #128	; 0x80
 80074fc:	03d1      	lsls	r1, r2, #15
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	4a2c      	ldr	r2, [pc, #176]	; (80075b4 <UART_CheckIdleState+0x14c>)
 8007502:	9200      	str	r2, [sp, #0]
 8007504:	2200      	movs	r2, #0
 8007506:	f000 f859 	bl	80075bc <UART_WaitOnFlagUntilTimeout>
 800750a:	1e03      	subs	r3, r0, #0
 800750c:	d03b      	beq.n	8007586 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800750e:	f3ef 8310 	mrs	r3, PRIMASK
 8007512:	60fb      	str	r3, [r7, #12]
  return(result);
 8007514:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007516:	637b      	str	r3, [r7, #52]	; 0x34
 8007518:	2301      	movs	r3, #1
 800751a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	f383 8810 	msr	PRIMASK, r3
}
 8007522:	46c0      	nop			; (mov r8, r8)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4922      	ldr	r1, [pc, #136]	; (80075b8 <UART_CheckIdleState+0x150>)
 8007530:	400a      	ands	r2, r1
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007536:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	f383 8810 	msr	PRIMASK, r3
}
 800753e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007540:	f3ef 8310 	mrs	r3, PRIMASK
 8007544:	61bb      	str	r3, [r7, #24]
  return(result);
 8007546:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007548:	633b      	str	r3, [r7, #48]	; 0x30
 800754a:	2301      	movs	r3, #1
 800754c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	f383 8810 	msr	PRIMASK, r3
}
 8007554:	46c0      	nop			; (mov r8, r8)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	689a      	ldr	r2, [r3, #8]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2101      	movs	r1, #1
 8007562:	438a      	bics	r2, r1
 8007564:	609a      	str	r2, [r3, #8]
 8007566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007568:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800756a:	6a3b      	ldr	r3, [r7, #32]
 800756c:	f383 8810 	msr	PRIMASK, r3
}
 8007570:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	228c      	movs	r2, #140	; 0x8c
 8007576:	2120      	movs	r1, #32
 8007578:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2284      	movs	r2, #132	; 0x84
 800757e:	2100      	movs	r1, #0
 8007580:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e012      	b.n	80075ac <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2288      	movs	r2, #136	; 0x88
 800758a:	2120      	movs	r1, #32
 800758c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	228c      	movs	r2, #140	; 0x8c
 8007592:	2120      	movs	r1, #32
 8007594:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2284      	movs	r2, #132	; 0x84
 80075a6:	2100      	movs	r1, #0
 80075a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	0018      	movs	r0, r3
 80075ae:	46bd      	mov	sp, r7
 80075b0:	b010      	add	sp, #64	; 0x40
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	01ffffff 	.word	0x01ffffff
 80075b8:	fffffedf 	.word	0xfffffedf

080075bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	603b      	str	r3, [r7, #0]
 80075c8:	1dfb      	adds	r3, r7, #7
 80075ca:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075cc:	e051      	b.n	8007672 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	3301      	adds	r3, #1
 80075d2:	d04e      	beq.n	8007672 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075d4:	f7fc fc06 	bl	8003de4 <HAL_GetTick>
 80075d8:	0002      	movs	r2, r0
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	1ad3      	subs	r3, r2, r3
 80075de:	69ba      	ldr	r2, [r7, #24]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d302      	bcc.n	80075ea <UART_WaitOnFlagUntilTimeout+0x2e>
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80075ea:	2303      	movs	r3, #3
 80075ec:	e051      	b.n	8007692 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2204      	movs	r2, #4
 80075f6:	4013      	ands	r3, r2
 80075f8:	d03b      	beq.n	8007672 <UART_WaitOnFlagUntilTimeout+0xb6>
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	2b80      	cmp	r3, #128	; 0x80
 80075fe:	d038      	beq.n	8007672 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	2b40      	cmp	r3, #64	; 0x40
 8007604:	d035      	beq.n	8007672 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	69db      	ldr	r3, [r3, #28]
 800760c:	2208      	movs	r2, #8
 800760e:	4013      	ands	r3, r2
 8007610:	2b08      	cmp	r3, #8
 8007612:	d111      	bne.n	8007638 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2208      	movs	r2, #8
 800761a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	0018      	movs	r0, r3
 8007620:	f000 f83c 	bl	800769c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2290      	movs	r2, #144	; 0x90
 8007628:	2108      	movs	r1, #8
 800762a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2284      	movs	r2, #132	; 0x84
 8007630:	2100      	movs	r1, #0
 8007632:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	e02c      	b.n	8007692 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	69da      	ldr	r2, [r3, #28]
 800763e:	2380      	movs	r3, #128	; 0x80
 8007640:	011b      	lsls	r3, r3, #4
 8007642:	401a      	ands	r2, r3
 8007644:	2380      	movs	r3, #128	; 0x80
 8007646:	011b      	lsls	r3, r3, #4
 8007648:	429a      	cmp	r2, r3
 800764a:	d112      	bne.n	8007672 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2280      	movs	r2, #128	; 0x80
 8007652:	0112      	lsls	r2, r2, #4
 8007654:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	0018      	movs	r0, r3
 800765a:	f000 f81f 	bl	800769c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2290      	movs	r2, #144	; 0x90
 8007662:	2120      	movs	r1, #32
 8007664:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2284      	movs	r2, #132	; 0x84
 800766a:	2100      	movs	r1, #0
 800766c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e00f      	b.n	8007692 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69db      	ldr	r3, [r3, #28]
 8007678:	68ba      	ldr	r2, [r7, #8]
 800767a:	4013      	ands	r3, r2
 800767c:	68ba      	ldr	r2, [r7, #8]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	425a      	negs	r2, r3
 8007682:	4153      	adcs	r3, r2
 8007684:	b2db      	uxtb	r3, r3
 8007686:	001a      	movs	r2, r3
 8007688:	1dfb      	adds	r3, r7, #7
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	429a      	cmp	r2, r3
 800768e:	d09e      	beq.n	80075ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	0018      	movs	r0, r3
 8007694:	46bd      	mov	sp, r7
 8007696:	b004      	add	sp, #16
 8007698:	bd80      	pop	{r7, pc}
	...

0800769c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b08e      	sub	sp, #56	; 0x38
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076a4:	f3ef 8310 	mrs	r3, PRIMASK
 80076a8:	617b      	str	r3, [r7, #20]
  return(result);
 80076aa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076ac:	637b      	str	r3, [r7, #52]	; 0x34
 80076ae:	2301      	movs	r3, #1
 80076b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	f383 8810 	msr	PRIMASK, r3
}
 80076b8:	46c0      	nop			; (mov r8, r8)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4926      	ldr	r1, [pc, #152]	; (8007760 <UART_EndRxTransfer+0xc4>)
 80076c6:	400a      	ands	r2, r1
 80076c8:	601a      	str	r2, [r3, #0]
 80076ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	f383 8810 	msr	PRIMASK, r3
}
 80076d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076d6:	f3ef 8310 	mrs	r3, PRIMASK
 80076da:	623b      	str	r3, [r7, #32]
  return(result);
 80076dc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076de:	633b      	str	r3, [r7, #48]	; 0x30
 80076e0:	2301      	movs	r3, #1
 80076e2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e6:	f383 8810 	msr	PRIMASK, r3
}
 80076ea:	46c0      	nop			; (mov r8, r8)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	689a      	ldr	r2, [r3, #8]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	491b      	ldr	r1, [pc, #108]	; (8007764 <UART_EndRxTransfer+0xc8>)
 80076f8:	400a      	ands	r2, r1
 80076fa:	609a      	str	r2, [r3, #8]
 80076fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076fe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007702:	f383 8810 	msr	PRIMASK, r3
}
 8007706:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800770c:	2b01      	cmp	r3, #1
 800770e:	d118      	bne.n	8007742 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007710:	f3ef 8310 	mrs	r3, PRIMASK
 8007714:	60bb      	str	r3, [r7, #8]
  return(result);
 8007716:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007718:	62fb      	str	r3, [r7, #44]	; 0x2c
 800771a:	2301      	movs	r3, #1
 800771c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f383 8810 	msr	PRIMASK, r3
}
 8007724:	46c0      	nop			; (mov r8, r8)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2110      	movs	r1, #16
 8007732:	438a      	bics	r2, r1
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007738:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	f383 8810 	msr	PRIMASK, r3
}
 8007740:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	228c      	movs	r2, #140	; 0x8c
 8007746:	2120      	movs	r1, #32
 8007748:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007756:	46c0      	nop			; (mov r8, r8)
 8007758:	46bd      	mov	sp, r7
 800775a:	b00e      	add	sp, #56	; 0x38
 800775c:	bd80      	pop	{r7, pc}
 800775e:	46c0      	nop			; (mov r8, r8)
 8007760:	fffffedf 	.word	0xfffffedf
 8007764:	effffffe 	.word	0xeffffffe

08007768 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2284      	movs	r2, #132	; 0x84
 8007774:	5c9b      	ldrb	r3, [r3, r2]
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_UARTEx_DisableFifoMode+0x16>
 800777a:	2302      	movs	r3, #2
 800777c:	e027      	b.n	80077ce <HAL_UARTEx_DisableFifoMode+0x66>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2284      	movs	r2, #132	; 0x84
 8007782:	2101      	movs	r1, #1
 8007784:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2288      	movs	r2, #136	; 0x88
 800778a:	2124      	movs	r1, #36	; 0x24
 800778c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2101      	movs	r1, #1
 80077a2:	438a      	bics	r2, r1
 80077a4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	4a0b      	ldr	r2, [pc, #44]	; (80077d8 <HAL_UARTEx_DisableFifoMode+0x70>)
 80077aa:	4013      	ands	r3, r2
 80077ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2288      	movs	r2, #136	; 0x88
 80077c0:	2120      	movs	r1, #32
 80077c2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2284      	movs	r2, #132	; 0x84
 80077c8:	2100      	movs	r1, #0
 80077ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	0018      	movs	r0, r3
 80077d0:	46bd      	mov	sp, r7
 80077d2:	b004      	add	sp, #16
 80077d4:	bd80      	pop	{r7, pc}
 80077d6:	46c0      	nop			; (mov r8, r8)
 80077d8:	dfffffff 	.word	0xdfffffff

080077dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2284      	movs	r2, #132	; 0x84
 80077ea:	5c9b      	ldrb	r3, [r3, r2]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d101      	bne.n	80077f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80077f0:	2302      	movs	r3, #2
 80077f2:	e02e      	b.n	8007852 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2284      	movs	r2, #132	; 0x84
 80077f8:	2101      	movs	r1, #1
 80077fa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2288      	movs	r2, #136	; 0x88
 8007800:	2124      	movs	r1, #36	; 0x24
 8007802:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2101      	movs	r1, #1
 8007818:	438a      	bics	r2, r1
 800781a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	00db      	lsls	r3, r3, #3
 8007824:	08d9      	lsrs	r1, r3, #3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	430a      	orrs	r2, r1
 800782e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	0018      	movs	r0, r3
 8007834:	f000 f854 	bl	80078e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2288      	movs	r2, #136	; 0x88
 8007844:	2120      	movs	r1, #32
 8007846:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2284      	movs	r2, #132	; 0x84
 800784c:	2100      	movs	r1, #0
 800784e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007850:	2300      	movs	r3, #0
}
 8007852:	0018      	movs	r0, r3
 8007854:	46bd      	mov	sp, r7
 8007856:	b004      	add	sp, #16
 8007858:	bd80      	pop	{r7, pc}
	...

0800785c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2284      	movs	r2, #132	; 0x84
 800786a:	5c9b      	ldrb	r3, [r3, r2]
 800786c:	2b01      	cmp	r3, #1
 800786e:	d101      	bne.n	8007874 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007870:	2302      	movs	r3, #2
 8007872:	e02f      	b.n	80078d4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2284      	movs	r2, #132	; 0x84
 8007878:	2101      	movs	r1, #1
 800787a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2288      	movs	r2, #136	; 0x88
 8007880:	2124      	movs	r1, #36	; 0x24
 8007882:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2101      	movs	r1, #1
 8007898:	438a      	bics	r2, r1
 800789a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	4a0e      	ldr	r2, [pc, #56]	; (80078dc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80078a4:	4013      	ands	r3, r2
 80078a6:	0019      	movs	r1, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	0018      	movs	r0, r3
 80078b6:	f000 f813 	bl	80078e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2288      	movs	r2, #136	; 0x88
 80078c6:	2120      	movs	r1, #32
 80078c8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2284      	movs	r2, #132	; 0x84
 80078ce:	2100      	movs	r1, #0
 80078d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078d2:	2300      	movs	r3, #0
}
 80078d4:	0018      	movs	r0, r3
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b004      	add	sp, #16
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	f1ffffff 	.word	0xf1ffffff

080078e0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80078e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078e2:	b085      	sub	sp, #20
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d108      	bne.n	8007902 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	226a      	movs	r2, #106	; 0x6a
 80078f4:	2101      	movs	r1, #1
 80078f6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2268      	movs	r2, #104	; 0x68
 80078fc:	2101      	movs	r1, #1
 80078fe:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007900:	e043      	b.n	800798a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007902:	260f      	movs	r6, #15
 8007904:	19bb      	adds	r3, r7, r6
 8007906:	2208      	movs	r2, #8
 8007908:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800790a:	200e      	movs	r0, #14
 800790c:	183b      	adds	r3, r7, r0
 800790e:	2208      	movs	r2, #8
 8007910:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	0e5b      	lsrs	r3, r3, #25
 800791a:	b2da      	uxtb	r2, r3
 800791c:	240d      	movs	r4, #13
 800791e:	193b      	adds	r3, r7, r4
 8007920:	2107      	movs	r1, #7
 8007922:	400a      	ands	r2, r1
 8007924:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	0f5b      	lsrs	r3, r3, #29
 800792e:	b2da      	uxtb	r2, r3
 8007930:	250c      	movs	r5, #12
 8007932:	197b      	adds	r3, r7, r5
 8007934:	2107      	movs	r1, #7
 8007936:	400a      	ands	r2, r1
 8007938:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800793a:	183b      	adds	r3, r7, r0
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	197a      	adds	r2, r7, r5
 8007940:	7812      	ldrb	r2, [r2, #0]
 8007942:	4914      	ldr	r1, [pc, #80]	; (8007994 <UARTEx_SetNbDataToProcess+0xb4>)
 8007944:	5c8a      	ldrb	r2, [r1, r2]
 8007946:	435a      	muls	r2, r3
 8007948:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800794a:	197b      	adds	r3, r7, r5
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	4a12      	ldr	r2, [pc, #72]	; (8007998 <UARTEx_SetNbDataToProcess+0xb8>)
 8007950:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007952:	0019      	movs	r1, r3
 8007954:	f7f8 fc7c 	bl	8000250 <__divsi3>
 8007958:	0003      	movs	r3, r0
 800795a:	b299      	uxth	r1, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	226a      	movs	r2, #106	; 0x6a
 8007960:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007962:	19bb      	adds	r3, r7, r6
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	193a      	adds	r2, r7, r4
 8007968:	7812      	ldrb	r2, [r2, #0]
 800796a:	490a      	ldr	r1, [pc, #40]	; (8007994 <UARTEx_SetNbDataToProcess+0xb4>)
 800796c:	5c8a      	ldrb	r2, [r1, r2]
 800796e:	435a      	muls	r2, r3
 8007970:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007972:	193b      	adds	r3, r7, r4
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	4a08      	ldr	r2, [pc, #32]	; (8007998 <UARTEx_SetNbDataToProcess+0xb8>)
 8007978:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800797a:	0019      	movs	r1, r3
 800797c:	f7f8 fc68 	bl	8000250 <__divsi3>
 8007980:	0003      	movs	r3, r0
 8007982:	b299      	uxth	r1, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2268      	movs	r2, #104	; 0x68
 8007988:	5299      	strh	r1, [r3, r2]
}
 800798a:	46c0      	nop			; (mov r8, r8)
 800798c:	46bd      	mov	sp, r7
 800798e:	b005      	add	sp, #20
 8007990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007992:	46c0      	nop			; (mov r8, r8)
 8007994:	08014144 	.word	0x08014144
 8007998:	0801414c 	.word	0x0801414c

0800799c <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 800799c:	b5b0      	push	{r4, r5, r7, lr}
 800799e:	b0e4      	sub	sp, #400	; 0x190
 80079a0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80079a2:	24c8      	movs	r4, #200	; 0xc8
 80079a4:	193b      	adds	r3, r7, r4
 80079a6:	0018      	movs	r0, r3
 80079a8:	23c6      	movs	r3, #198	; 0xc6
 80079aa:	001a      	movs	r2, r3
 80079ac:	2100      	movs	r1, #0
 80079ae:	f004 f837 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 80079b2:	4b13      	ldr	r3, [pc, #76]	; (8007a00 <astronode_send_cfg_sr+0x64>)
 80079b4:	25c8      	movs	r5, #200	; 0xc8
 80079b6:	006d      	lsls	r5, r5, #1
 80079b8:	195b      	adds	r3, r3, r5
 80079ba:	19db      	adds	r3, r3, r7
 80079bc:	0018      	movs	r0, r3
 80079be:	23c6      	movs	r3, #198	; 0xc6
 80079c0:	001a      	movs	r2, r3
 80079c2:	2100      	movs	r1, #0
 80079c4:	f004 f82c 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 80079c8:	193b      	adds	r3, r7, r4
 80079ca:	2210      	movs	r2, #16
 80079cc:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 80079ce:	003a      	movs	r2, r7
 80079d0:	193b      	adds	r3, r7, r4
 80079d2:	0011      	movs	r1, r2
 80079d4:	0018      	movs	r0, r3
 80079d6:	f001 fa4d 	bl	8008e74 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 80079da:	4b09      	ldr	r3, [pc, #36]	; (8007a00 <astronode_send_cfg_sr+0x64>)
 80079dc:	195b      	adds	r3, r3, r5
 80079de:	19db      	adds	r3, r3, r7
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	2b90      	cmp	r3, #144	; 0x90
 80079e4:	d104      	bne.n	80079f0 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 80079e6:	4b07      	ldr	r3, [pc, #28]	; (8007a04 <astronode_send_cfg_sr+0x68>)
 80079e8:	0018      	movs	r0, r3
 80079ea:	f7fb fbbd 	bl	8003168 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 80079ee:	e003      	b.n	80079f8 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 80079f0:	4b05      	ldr	r3, [pc, #20]	; (8007a08 <astronode_send_cfg_sr+0x6c>)
 80079f2:	0018      	movs	r0, r3
 80079f4:	f7fb fbb8 	bl	8003168 <send_debug_logs>
}
 80079f8:	46c0      	nop			; (mov r8, r8)
 80079fa:	46bd      	mov	sp, r7
 80079fc:	b064      	add	sp, #400	; 0x190
 80079fe:	bdb0      	pop	{r4, r5, r7, pc}
 8007a00:	fffffe70 	.word	0xfffffe70
 8007a04:	08012bb0 	.word	0x08012bb0
 8007a08:	08012be4 	.word	0x08012be4

08007a0c <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a0e:	b0e7      	sub	sp, #412	; 0x19c
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	0005      	movs	r5, r0
 8007a14:	000c      	movs	r4, r1
 8007a16:	0010      	movs	r0, r2
 8007a18:	0019      	movs	r1, r3
 8007a1a:	4b4b      	ldr	r3, [pc, #300]	; (8007b48 <astronode_send_cfg_wr+0x13c>)
 8007a1c:	26cc      	movs	r6, #204	; 0xcc
 8007a1e:	0076      	lsls	r6, r6, #1
 8007a20:	199b      	adds	r3, r3, r6
 8007a22:	19db      	adds	r3, r3, r7
 8007a24:	1c2a      	adds	r2, r5, #0
 8007a26:	701a      	strb	r2, [r3, #0]
 8007a28:	4b48      	ldr	r3, [pc, #288]	; (8007b4c <astronode_send_cfg_wr+0x140>)
 8007a2a:	0035      	movs	r5, r6
 8007a2c:	195b      	adds	r3, r3, r5
 8007a2e:	19db      	adds	r3, r3, r7
 8007a30:	1c22      	adds	r2, r4, #0
 8007a32:	701a      	strb	r2, [r3, #0]
 8007a34:	4b46      	ldr	r3, [pc, #280]	; (8007b50 <astronode_send_cfg_wr+0x144>)
 8007a36:	002c      	movs	r4, r5
 8007a38:	191b      	adds	r3, r3, r4
 8007a3a:	19db      	adds	r3, r3, r7
 8007a3c:	1c02      	adds	r2, r0, #0
 8007a3e:	701a      	strb	r2, [r3, #0]
 8007a40:	4b44      	ldr	r3, [pc, #272]	; (8007b54 <astronode_send_cfg_wr+0x148>)
 8007a42:	191b      	adds	r3, r3, r4
 8007a44:	19db      	adds	r3, r3, r7
 8007a46:	1c0a      	adds	r2, r1, #0
 8007a48:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007a4a:	25d0      	movs	r5, #208	; 0xd0
 8007a4c:	197b      	adds	r3, r7, r5
 8007a4e:	0018      	movs	r0, r3
 8007a50:	23c6      	movs	r3, #198	; 0xc6
 8007a52:	001a      	movs	r2, r3
 8007a54:	2100      	movs	r1, #0
 8007a56:	f003 ffe3 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 8007a5a:	4b3f      	ldr	r3, [pc, #252]	; (8007b58 <astronode_send_cfg_wr+0x14c>)
 8007a5c:	191b      	adds	r3, r3, r4
 8007a5e:	19db      	adds	r3, r3, r7
 8007a60:	0018      	movs	r0, r3
 8007a62:	23c6      	movs	r3, #198	; 0xc6
 8007a64:	001a      	movs	r2, r3
 8007a66:	2100      	movs	r1, #0
 8007a68:	f003 ffda 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007a6c:	0029      	movs	r1, r5
 8007a6e:	187b      	adds	r3, r7, r1
 8007a70:	2205      	movs	r2, #5
 8007a72:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007a74:	4b34      	ldr	r3, [pc, #208]	; (8007b48 <astronode_send_cfg_wr+0x13c>)
 8007a76:	191b      	adds	r3, r3, r4
 8007a78:	19db      	adds	r3, r3, r7
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	569a      	ldrsb	r2, [r3, r2]
 8007a7e:	4b33      	ldr	r3, [pc, #204]	; (8007b4c <astronode_send_cfg_wr+0x140>)
 8007a80:	191b      	adds	r3, r3, r4
 8007a82:	19db      	adds	r3, r3, r7
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	005b      	lsls	r3, r3, #1
 8007a88:	b25b      	sxtb	r3, r3
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007a8e:	4b30      	ldr	r3, [pc, #192]	; (8007b50 <astronode_send_cfg_wr+0x144>)
 8007a90:	191b      	adds	r3, r3, r4
 8007a92:	19db      	adds	r3, r3, r7
 8007a94:	781b      	ldrb	r3, [r3, #0]
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	b25b      	sxtb	r3, r3
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007a9e:	4b2d      	ldr	r3, [pc, #180]	; (8007b54 <astronode_send_cfg_wr+0x148>)
 8007aa0:	191b      	adds	r3, r3, r4
 8007aa2:	19db      	adds	r3, r3, r7
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	00db      	lsls	r3, r3, #3
 8007aa8:	b25b      	sxtb	r3, r3
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	b25b      	sxtb	r3, r3
 8007aae:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007ab0:	187b      	adds	r3, r7, r1
 8007ab2:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007ab4:	23d4      	movs	r3, #212	; 0xd4
 8007ab6:	005b      	lsls	r3, r3, #1
 8007ab8:	2508      	movs	r5, #8
 8007aba:	195b      	adds	r3, r3, r5
 8007abc:	19db      	adds	r3, r3, r7
 8007abe:	2200      	movs	r2, #0
 8007ac0:	569a      	ldrsb	r2, [r3, r2]
 8007ac2:	23d6      	movs	r3, #214	; 0xd6
 8007ac4:	005b      	lsls	r3, r3, #1
 8007ac6:	195b      	adds	r3, r3, r5
 8007ac8:	19db      	adds	r3, r3, r7
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	005b      	lsls	r3, r3, #1
 8007ace:	b25b      	sxtb	r3, r3
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007ad4:	23d8      	movs	r3, #216	; 0xd8
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	195b      	adds	r3, r3, r5
 8007ada:	19db      	adds	r3, r3, r7
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	b25b      	sxtb	r3, r3
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007ae6:	23da      	movs	r3, #218	; 0xda
 8007ae8:	005b      	lsls	r3, r3, #1
 8007aea:	195b      	adds	r3, r3, r5
 8007aec:	19db      	adds	r3, r3, r7
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	00db      	lsls	r3, r3, #3
 8007af2:	b25b      	sxtb	r3, r3
 8007af4:	4313      	orrs	r3, r2
 8007af6:	b25b      	sxtb	r3, r3
 8007af8:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007afa:	187b      	adds	r3, r7, r1
 8007afc:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007afe:	0008      	movs	r0, r1
 8007b00:	187b      	adds	r3, r7, r1
 8007b02:	22c4      	movs	r2, #196	; 0xc4
 8007b04:	2103      	movs	r1, #3
 8007b06:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007b08:	002b      	movs	r3, r5
 8007b0a:	18fa      	adds	r2, r7, r3
 8007b0c:	183b      	adds	r3, r7, r0
 8007b0e:	0011      	movs	r1, r2
 8007b10:	0018      	movs	r0, r3
 8007b12:	f001 f9af 	bl	8008e74 <astronode_transport_send_receive>
 8007b16:	0003      	movs	r3, r0
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d10f      	bne.n	8007b3c <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007b1c:	4b0e      	ldr	r3, [pc, #56]	; (8007b58 <astronode_send_cfg_wr+0x14c>)
 8007b1e:	191b      	adds	r3, r3, r4
 8007b20:	19db      	adds	r3, r3, r7
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	2b85      	cmp	r3, #133	; 0x85
 8007b26:	d105      	bne.n	8007b34 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007b28:	4b0c      	ldr	r3, [pc, #48]	; (8007b5c <astronode_send_cfg_wr+0x150>)
 8007b2a:	0018      	movs	r0, r3
 8007b2c:	f7fb fb1c 	bl	8003168 <send_debug_logs>
            return true ;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e004      	b.n	8007b3e <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007b34:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <astronode_send_cfg_wr+0x154>)
 8007b36:	0018      	movs	r0, r3
 8007b38:	f7fb fb16 	bl	8003168 <send_debug_logs>
        }
    }
    return false ;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	0018      	movs	r0, r3
 8007b40:	46bd      	mov	sp, r7
 8007b42:	b067      	add	sp, #412	; 0x19c
 8007b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b46:	46c0      	nop			; (mov r8, r8)
 8007b48:	fffffe6f 	.word	0xfffffe6f
 8007b4c:	fffffe6e 	.word	0xfffffe6e
 8007b50:	fffffe6d 	.word	0xfffffe6d
 8007b54:	fffffe6c 	.word	0xfffffe6c
 8007b58:	fffffe70 	.word	0xfffffe70
 8007b5c:	08012c18 	.word	0x08012c18
 8007b60:	08012c44 	.word	0x08012c44

08007b64 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b66:	b0ed      	sub	sp, #436	; 0x1b4
 8007b68:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007b6a:	21c8      	movs	r1, #200	; 0xc8
 8007b6c:	2318      	movs	r3, #24
 8007b6e:	18cb      	adds	r3, r1, r3
 8007b70:	19db      	adds	r3, r3, r7
 8007b72:	0018      	movs	r0, r3
 8007b74:	23c6      	movs	r3, #198	; 0xc6
 8007b76:	001a      	movs	r2, r3
 8007b78:	2100      	movs	r1, #0
 8007b7a:	f003 ff51 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 8007b7e:	4b4a      	ldr	r3, [pc, #296]	; (8007ca8 <astronode_send_mgi_rr+0x144>)
 8007b80:	26cc      	movs	r6, #204	; 0xcc
 8007b82:	0076      	lsls	r6, r6, #1
 8007b84:	199b      	adds	r3, r3, r6
 8007b86:	2218      	movs	r2, #24
 8007b88:	4694      	mov	ip, r2
 8007b8a:	44bc      	add	ip, r7
 8007b8c:	4463      	add	r3, ip
 8007b8e:	0018      	movs	r0, r3
 8007b90:	23c6      	movs	r3, #198	; 0xc6
 8007b92:	001a      	movs	r2, r3
 8007b94:	2100      	movs	r1, #0
 8007b96:	f003 ff43 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007b9a:	21c8      	movs	r1, #200	; 0xc8
 8007b9c:	2318      	movs	r3, #24
 8007b9e:	18cb      	adds	r3, r1, r3
 8007ba0:	19db      	adds	r3, r3, r7
 8007ba2:	2219      	movs	r2, #25
 8007ba4:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007ba6:	2318      	movs	r3, #24
 8007ba8:	18fa      	adds	r2, r7, r3
 8007baa:	2318      	movs	r3, #24
 8007bac:	18cb      	adds	r3, r1, r3
 8007bae:	19db      	adds	r3, r3, r7
 8007bb0:	0011      	movs	r1, r2
 8007bb2:	0018      	movs	r0, r3
 8007bb4:	f001 f95e 	bl	8008e74 <astronode_transport_send_receive>
 8007bb8:	0003      	movs	r3, r0
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d16f      	bne.n	8007c9e <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 8007bbe:	4b3a      	ldr	r3, [pc, #232]	; (8007ca8 <astronode_send_mgi_rr+0x144>)
 8007bc0:	0032      	movs	r2, r6
 8007bc2:	189b      	adds	r3, r3, r2
 8007bc4:	2118      	movs	r1, #24
 8007bc6:	468c      	mov	ip, r1
 8007bc8:	44bc      	add	ip, r7
 8007bca:	4463      	add	r3, ip
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	2b99      	cmp	r3, #153	; 0x99
 8007bd0:	d161      	bne.n	8007c96 <astronode_send_mgi_rr+0x132>
        {
 8007bd2:	466b      	mov	r3, sp
 8007bd4:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007bd6:	4b34      	ldr	r3, [pc, #208]	; (8007ca8 <astronode_send_mgi_rr+0x144>)
 8007bd8:	189b      	adds	r3, r3, r2
 8007bda:	2218      	movs	r2, #24
 8007bdc:	4694      	mov	ip, r2
 8007bde:	44bc      	add	ip, r7
 8007be0:	4463      	add	r3, ip
 8007be2:	22c4      	movs	r2, #196	; 0xc4
 8007be4:	5a9b      	ldrh	r3, [r3, r2]
 8007be6:	001a      	movs	r2, r3
 8007be8:	3a01      	subs	r2, #1
 8007bea:	21ca      	movs	r1, #202	; 0xca
 8007bec:	0049      	lsls	r1, r1, #1
 8007bee:	2018      	movs	r0, #24
 8007bf0:	1809      	adds	r1, r1, r0
 8007bf2:	19c9      	adds	r1, r1, r7
 8007bf4:	600a      	str	r2, [r1, #0]
 8007bf6:	001c      	movs	r4, r3
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	0015      	movs	r5, r2
 8007bfc:	0020      	movs	r0, r4
 8007bfe:	0029      	movs	r1, r5
 8007c00:	0004      	movs	r4, r0
 8007c02:	0f62      	lsrs	r2, r4, #29
 8007c04:	000c      	movs	r4, r1
 8007c06:	00e4      	lsls	r4, r4, #3
 8007c08:	617c      	str	r4, [r7, #20]
 8007c0a:	697c      	ldr	r4, [r7, #20]
 8007c0c:	4314      	orrs	r4, r2
 8007c0e:	617c      	str	r4, [r7, #20]
 8007c10:	0001      	movs	r1, r0
 8007c12:	00c9      	lsls	r1, r1, #3
 8007c14:	6139      	str	r1, [r7, #16]
 8007c16:	603b      	str	r3, [r7, #0]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	607a      	str	r2, [r7, #4]
 8007c1c:	6838      	ldr	r0, [r7, #0]
 8007c1e:	6879      	ldr	r1, [r7, #4]
 8007c20:	0004      	movs	r4, r0
 8007c22:	0f62      	lsrs	r2, r4, #29
 8007c24:	000c      	movs	r4, r1
 8007c26:	00e4      	lsls	r4, r4, #3
 8007c28:	60fc      	str	r4, [r7, #12]
 8007c2a:	68fc      	ldr	r4, [r7, #12]
 8007c2c:	4314      	orrs	r4, r2
 8007c2e:	60fc      	str	r4, [r7, #12]
 8007c30:	0001      	movs	r1, r0
 8007c32:	00ca      	lsls	r2, r1, #3
 8007c34:	60ba      	str	r2, [r7, #8]
 8007c36:	3307      	adds	r3, #7
 8007c38:	08db      	lsrs	r3, r3, #3
 8007c3a:	00db      	lsls	r3, r3, #3
 8007c3c:	4669      	mov	r1, sp
 8007c3e:	1acb      	subs	r3, r1, r3
 8007c40:	469d      	mov	sp, r3
 8007c42:	466b      	mov	r3, sp
 8007c44:	3300      	adds	r3, #0
 8007c46:	24c8      	movs	r4, #200	; 0xc8
 8007c48:	0064      	lsls	r4, r4, #1
 8007c4a:	2218      	movs	r2, #24
 8007c4c:	18a2      	adds	r2, r4, r2
 8007c4e:	19d1      	adds	r1, r2, r7
 8007c50:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 8007c52:	4b16      	ldr	r3, [pc, #88]	; (8007cac <astronode_send_mgi_rr+0x148>)
 8007c54:	0018      	movs	r0, r3
 8007c56:	f7fb fa87 	bl	8003168 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007c5a:	4b13      	ldr	r3, [pc, #76]	; (8007ca8 <astronode_send_mgi_rr+0x144>)
 8007c5c:	22cc      	movs	r2, #204	; 0xcc
 8007c5e:	0052      	lsls	r2, r2, #1
 8007c60:	189b      	adds	r3, r3, r2
 8007c62:	2218      	movs	r2, #24
 8007c64:	4694      	mov	ip, r2
 8007c66:	44bc      	add	ip, r7
 8007c68:	4463      	add	r3, ip
 8007c6a:	22c4      	movs	r2, #196	; 0xc4
 8007c6c:	5a9b      	ldrh	r3, [r3, r2]
 8007c6e:	0019      	movs	r1, r3
 8007c70:	2318      	movs	r3, #24
 8007c72:	18fb      	adds	r3, r7, r3
 8007c74:	3301      	adds	r3, #1
 8007c76:	4a0e      	ldr	r2, [pc, #56]	; (8007cb0 <astronode_send_mgi_rr+0x14c>)
 8007c78:	2018      	movs	r0, #24
 8007c7a:	1820      	adds	r0, r4, r0
 8007c7c:	19c0      	adds	r0, r0, r7
 8007c7e:	6800      	ldr	r0, [r0, #0]
 8007c80:	f003 fe04 	bl	800b88c <snprintf>
            send_debug_logs(guid);
 8007c84:	2318      	movs	r3, #24
 8007c86:	18e3      	adds	r3, r4, r3
 8007c88:	19db      	adds	r3, r3, r7
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	0018      	movs	r0, r3
 8007c8e:	f7fb fa6b 	bl	8003168 <send_debug_logs>
 8007c92:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8007c94:	e003      	b.n	8007c9e <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8007c96:	4b07      	ldr	r3, [pc, #28]	; (8007cb4 <astronode_send_mgi_rr+0x150>)
 8007c98:	0018      	movs	r0, r3
 8007c9a:	f7fb fa65 	bl	8003168 <send_debug_logs>
}
 8007c9e:	46c0      	nop			; (mov r8, r8)
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	b06d      	add	sp, #436	; 0x1b4
 8007ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ca6:	46c0      	nop			; (mov r8, r8)
 8007ca8:	fffffe68 	.word	0xfffffe68
 8007cac:	08012cd0 	.word	0x08012cd0
 8007cb0:	08012ce0 	.word	0x08012ce0
 8007cb4:	08012ce4 	.word	0x08012ce4

08007cb8 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8007cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cba:	b0ed      	sub	sp, #436	; 0x1b4
 8007cbc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007cbe:	21c8      	movs	r1, #200	; 0xc8
 8007cc0:	2318      	movs	r3, #24
 8007cc2:	18cb      	adds	r3, r1, r3
 8007cc4:	19db      	adds	r3, r3, r7
 8007cc6:	0018      	movs	r0, r3
 8007cc8:	23c6      	movs	r3, #198	; 0xc6
 8007cca:	001a      	movs	r2, r3
 8007ccc:	2100      	movs	r1, #0
 8007cce:	f003 fea7 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 8007cd2:	4b4a      	ldr	r3, [pc, #296]	; (8007dfc <astronode_send_msn_rr+0x144>)
 8007cd4:	26cc      	movs	r6, #204	; 0xcc
 8007cd6:	0076      	lsls	r6, r6, #1
 8007cd8:	199b      	adds	r3, r3, r6
 8007cda:	2218      	movs	r2, #24
 8007cdc:	4694      	mov	ip, r2
 8007cde:	44bc      	add	ip, r7
 8007ce0:	4463      	add	r3, ip
 8007ce2:	0018      	movs	r0, r3
 8007ce4:	23c6      	movs	r3, #198	; 0xc6
 8007ce6:	001a      	movs	r2, r3
 8007ce8:	2100      	movs	r1, #0
 8007cea:	f003 fe99 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8007cee:	21c8      	movs	r1, #200	; 0xc8
 8007cf0:	2318      	movs	r3, #24
 8007cf2:	18cb      	adds	r3, r1, r3
 8007cf4:	19db      	adds	r3, r3, r7
 8007cf6:	221a      	movs	r2, #26
 8007cf8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007cfa:	2318      	movs	r3, #24
 8007cfc:	18fa      	adds	r2, r7, r3
 8007cfe:	2318      	movs	r3, #24
 8007d00:	18cb      	adds	r3, r1, r3
 8007d02:	19db      	adds	r3, r3, r7
 8007d04:	0011      	movs	r1, r2
 8007d06:	0018      	movs	r0, r3
 8007d08:	f001 f8b4 	bl	8008e74 <astronode_transport_send_receive>
 8007d0c:	0003      	movs	r3, r0
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d16f      	bne.n	8007df2 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 8007d12:	4b3a      	ldr	r3, [pc, #232]	; (8007dfc <astronode_send_msn_rr+0x144>)
 8007d14:	0032      	movs	r2, r6
 8007d16:	189b      	adds	r3, r3, r2
 8007d18:	2118      	movs	r1, #24
 8007d1a:	468c      	mov	ip, r1
 8007d1c:	44bc      	add	ip, r7
 8007d1e:	4463      	add	r3, ip
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	2b9a      	cmp	r3, #154	; 0x9a
 8007d24:	d161      	bne.n	8007dea <astronode_send_msn_rr+0x132>
        {
 8007d26:	466b      	mov	r3, sp
 8007d28:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8007d2a:	4b34      	ldr	r3, [pc, #208]	; (8007dfc <astronode_send_msn_rr+0x144>)
 8007d2c:	189b      	adds	r3, r3, r2
 8007d2e:	2218      	movs	r2, #24
 8007d30:	4694      	mov	ip, r2
 8007d32:	44bc      	add	ip, r7
 8007d34:	4463      	add	r3, ip
 8007d36:	22c4      	movs	r2, #196	; 0xc4
 8007d38:	5a9b      	ldrh	r3, [r3, r2]
 8007d3a:	001a      	movs	r2, r3
 8007d3c:	3a01      	subs	r2, #1
 8007d3e:	21ca      	movs	r1, #202	; 0xca
 8007d40:	0049      	lsls	r1, r1, #1
 8007d42:	2018      	movs	r0, #24
 8007d44:	1809      	adds	r1, r1, r0
 8007d46:	19c9      	adds	r1, r1, r7
 8007d48:	600a      	str	r2, [r1, #0]
 8007d4a:	001c      	movs	r4, r3
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	0015      	movs	r5, r2
 8007d50:	0020      	movs	r0, r4
 8007d52:	0029      	movs	r1, r5
 8007d54:	0004      	movs	r4, r0
 8007d56:	0f62      	lsrs	r2, r4, #29
 8007d58:	000c      	movs	r4, r1
 8007d5a:	00e4      	lsls	r4, r4, #3
 8007d5c:	617c      	str	r4, [r7, #20]
 8007d5e:	697c      	ldr	r4, [r7, #20]
 8007d60:	4314      	orrs	r4, r2
 8007d62:	617c      	str	r4, [r7, #20]
 8007d64:	0001      	movs	r1, r0
 8007d66:	00c9      	lsls	r1, r1, #3
 8007d68:	6139      	str	r1, [r7, #16]
 8007d6a:	603b      	str	r3, [r7, #0]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	607a      	str	r2, [r7, #4]
 8007d70:	6838      	ldr	r0, [r7, #0]
 8007d72:	6879      	ldr	r1, [r7, #4]
 8007d74:	0004      	movs	r4, r0
 8007d76:	0f62      	lsrs	r2, r4, #29
 8007d78:	000c      	movs	r4, r1
 8007d7a:	00e4      	lsls	r4, r4, #3
 8007d7c:	60fc      	str	r4, [r7, #12]
 8007d7e:	68fc      	ldr	r4, [r7, #12]
 8007d80:	4314      	orrs	r4, r2
 8007d82:	60fc      	str	r4, [r7, #12]
 8007d84:	0001      	movs	r1, r0
 8007d86:	00ca      	lsls	r2, r1, #3
 8007d88:	60ba      	str	r2, [r7, #8]
 8007d8a:	3307      	adds	r3, #7
 8007d8c:	08db      	lsrs	r3, r3, #3
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	4669      	mov	r1, sp
 8007d92:	1acb      	subs	r3, r1, r3
 8007d94:	469d      	mov	sp, r3
 8007d96:	466b      	mov	r3, sp
 8007d98:	3300      	adds	r3, #0
 8007d9a:	24c8      	movs	r4, #200	; 0xc8
 8007d9c:	0064      	lsls	r4, r4, #1
 8007d9e:	2218      	movs	r2, #24
 8007da0:	18a2      	adds	r2, r4, r2
 8007da2:	19d1      	adds	r1, r2, r7
 8007da4:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8007da6:	4b16      	ldr	r3, [pc, #88]	; (8007e00 <astronode_send_msn_rr+0x148>)
 8007da8:	0018      	movs	r0, r3
 8007daa:	f7fb f9dd 	bl	8003168 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8007dae:	4b13      	ldr	r3, [pc, #76]	; (8007dfc <astronode_send_msn_rr+0x144>)
 8007db0:	22cc      	movs	r2, #204	; 0xcc
 8007db2:	0052      	lsls	r2, r2, #1
 8007db4:	189b      	adds	r3, r3, r2
 8007db6:	2218      	movs	r2, #24
 8007db8:	4694      	mov	ip, r2
 8007dba:	44bc      	add	ip, r7
 8007dbc:	4463      	add	r3, ip
 8007dbe:	22c4      	movs	r2, #196	; 0xc4
 8007dc0:	5a9b      	ldrh	r3, [r3, r2]
 8007dc2:	0019      	movs	r1, r3
 8007dc4:	2318      	movs	r3, #24
 8007dc6:	18fb      	adds	r3, r7, r3
 8007dc8:	3301      	adds	r3, #1
 8007dca:	4a0e      	ldr	r2, [pc, #56]	; (8007e04 <astronode_send_msn_rr+0x14c>)
 8007dcc:	2018      	movs	r0, #24
 8007dce:	1820      	adds	r0, r4, r0
 8007dd0:	19c0      	adds	r0, r0, r7
 8007dd2:	6800      	ldr	r0, [r0, #0]
 8007dd4:	f003 fd5a 	bl	800b88c <snprintf>
            send_debug_logs(serial_number);
 8007dd8:	2318      	movs	r3, #24
 8007dda:	18e3      	adds	r3, r4, r3
 8007ddc:	19db      	adds	r3, r3, r7
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	0018      	movs	r0, r3
 8007de2:	f7fb f9c1 	bl	8003168 <send_debug_logs>
 8007de6:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007de8:	e003      	b.n	8007df2 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007dea:	4b07      	ldr	r3, [pc, #28]	; (8007e08 <astronode_send_msn_rr+0x150>)
 8007dec:	0018      	movs	r0, r3
 8007dee:	f7fb f9bb 	bl	8003168 <send_debug_logs>
}
 8007df2:	46c0      	nop			; (mov r8, r8)
 8007df4:	46bd      	mov	sp, r7
 8007df6:	b06d      	add	sp, #436	; 0x1b4
 8007df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dfa:	46c0      	nop			; (mov r8, r8)
 8007dfc:	fffffe68 	.word	0xfffffe68
 8007e00:	08012d00 	.word	0x08012d00
 8007e04:	08012ce0 	.word	0x08012ce0
 8007e08:	08012d1c 	.word	0x08012d1c

08007e0c <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8007e0c:	b5b0      	push	{r4, r5, r7, lr}
 8007e0e:	b0e4      	sub	sp, #400	; 0x190
 8007e10:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007e12:	24c8      	movs	r4, #200	; 0xc8
 8007e14:	193b      	adds	r3, r7, r4
 8007e16:	0018      	movs	r0, r3
 8007e18:	23c6      	movs	r3, #198	; 0xc6
 8007e1a:	001a      	movs	r2, r3
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	f003 fdff 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 8007e22:	4b31      	ldr	r3, [pc, #196]	; (8007ee8 <astronode_send_evt_rr+0xdc>)
 8007e24:	25c8      	movs	r5, #200	; 0xc8
 8007e26:	006d      	lsls	r5, r5, #1
 8007e28:	195b      	adds	r3, r3, r5
 8007e2a:	19db      	adds	r3, r3, r7
 8007e2c:	0018      	movs	r0, r3
 8007e2e:	23c6      	movs	r3, #198	; 0xc6
 8007e30:	001a      	movs	r2, r3
 8007e32:	2100      	movs	r1, #0
 8007e34:	f003 fdf4 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007e38:	193b      	adds	r3, r7, r4
 8007e3a:	2265      	movs	r2, #101	; 0x65
 8007e3c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007e3e:	003a      	movs	r2, r7
 8007e40:	193b      	adds	r3, r7, r4
 8007e42:	0011      	movs	r1, r2
 8007e44:	0018      	movs	r0, r3
 8007e46:	f001 f815 	bl	8008e74 <astronode_transport_send_receive>
 8007e4a:	0003      	movs	r3, r0
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d147      	bne.n	8007ee0 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8007e50:	4b25      	ldr	r3, [pc, #148]	; (8007ee8 <astronode_send_evt_rr+0xdc>)
 8007e52:	195b      	adds	r3, r3, r5
 8007e54:	19db      	adds	r3, r3, r7
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	2be5      	cmp	r3, #229	; 0xe5
 8007e5a:	d141      	bne.n	8007ee0 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8007e5c:	4b22      	ldr	r3, [pc, #136]	; (8007ee8 <astronode_send_evt_rr+0xdc>)
 8007e5e:	195b      	adds	r3, r3, r5
 8007e60:	19db      	adds	r3, r3, r7
 8007e62:	785b      	ldrb	r3, [r3, #1]
 8007e64:	001a      	movs	r2, r3
 8007e66:	2301      	movs	r3, #1
 8007e68:	4013      	ands	r3, r2
 8007e6a:	d006      	beq.n	8007e7a <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8007e6c:	4b1f      	ldr	r3, [pc, #124]	; (8007eec <astronode_send_evt_rr+0xe0>)
 8007e6e:	2201      	movs	r2, #1
 8007e70:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8007e72:	4b1f      	ldr	r3, [pc, #124]	; (8007ef0 <astronode_send_evt_rr+0xe4>)
 8007e74:	0018      	movs	r0, r3
 8007e76:	f7fb f977 	bl	8003168 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8007e7a:	4b1b      	ldr	r3, [pc, #108]	; (8007ee8 <astronode_send_evt_rr+0xdc>)
 8007e7c:	22c8      	movs	r2, #200	; 0xc8
 8007e7e:	0052      	lsls	r2, r2, #1
 8007e80:	189b      	adds	r3, r3, r2
 8007e82:	19db      	adds	r3, r3, r7
 8007e84:	785b      	ldrb	r3, [r3, #1]
 8007e86:	001a      	movs	r2, r3
 8007e88:	2302      	movs	r3, #2
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	d006      	beq.n	8007e9c <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 8007e8e:	4b19      	ldr	r3, [pc, #100]	; (8007ef4 <astronode_send_evt_rr+0xe8>)
 8007e90:	2201      	movs	r2, #1
 8007e92:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8007e94:	4b18      	ldr	r3, [pc, #96]	; (8007ef8 <astronode_send_evt_rr+0xec>)
 8007e96:	0018      	movs	r0, r3
 8007e98:	f7fb f966 	bl	8003168 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8007e9c:	4b12      	ldr	r3, [pc, #72]	; (8007ee8 <astronode_send_evt_rr+0xdc>)
 8007e9e:	22c8      	movs	r2, #200	; 0xc8
 8007ea0:	0052      	lsls	r2, r2, #1
 8007ea2:	189b      	adds	r3, r3, r2
 8007ea4:	19db      	adds	r3, r3, r7
 8007ea6:	785b      	ldrb	r3, [r3, #1]
 8007ea8:	001a      	movs	r2, r3
 8007eaa:	2304      	movs	r3, #4
 8007eac:	4013      	ands	r3, r2
 8007eae:	d006      	beq.n	8007ebe <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8007eb0:	4b12      	ldr	r3, [pc, #72]	; (8007efc <astronode_send_evt_rr+0xf0>)
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8007eb6:	4b12      	ldr	r3, [pc, #72]	; (8007f00 <astronode_send_evt_rr+0xf4>)
 8007eb8:	0018      	movs	r0, r3
 8007eba:	f7fb f955 	bl	8003168 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 8007ebe:	4b0a      	ldr	r3, [pc, #40]	; (8007ee8 <astronode_send_evt_rr+0xdc>)
 8007ec0:	22c8      	movs	r2, #200	; 0xc8
 8007ec2:	0052      	lsls	r2, r2, #1
 8007ec4:	189b      	adds	r3, r3, r2
 8007ec6:	19db      	adds	r3, r3, r7
 8007ec8:	785b      	ldrb	r3, [r3, #1]
 8007eca:	001a      	movs	r2, r3
 8007ecc:	2308      	movs	r3, #8
 8007ece:	4013      	ands	r3, r2
 8007ed0:	d006      	beq.n	8007ee0 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 8007ed2:	4b0c      	ldr	r3, [pc, #48]	; (8007f04 <astronode_send_evt_rr+0xf8>)
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007ed8:	4b0b      	ldr	r3, [pc, #44]	; (8007f08 <astronode_send_evt_rr+0xfc>)
 8007eda:	0018      	movs	r0, r3
 8007edc:	f7fb f944 	bl	8003168 <send_debug_logs>
            }

        }
    }
}
 8007ee0:	46c0      	nop			; (mov r8, r8)
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	b064      	add	sp, #400	; 0x190
 8007ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8007ee8:	fffffe70 	.word	0xfffffe70
 8007eec:	20000bfc 	.word	0x20000bfc
 8007ef0:	08012dc4 	.word	0x08012dc4
 8007ef4:	20000bfd 	.word	0x20000bfd
 8007ef8:	08012de8 	.word	0x08012de8
 8007efc:	20000bfe 	.word	0x20000bfe
 8007f00:	08012e00 	.word	0x08012e00
 8007f04:	20000bff 	.word	0x20000bff
 8007f08:	08012e14 	.word	0x08012e14

08007f0c <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8007f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f0e:	b0e7      	sub	sp, #412	; 0x19c
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8007f16:	24d0      	movs	r4, #208	; 0xd0
 8007f18:	193b      	adds	r3, r7, r4
 8007f1a:	0018      	movs	r0, r3
 8007f1c:	23c6      	movs	r3, #198	; 0xc6
 8007f1e:	001a      	movs	r2, r3
 8007f20:	2100      	movs	r1, #0
 8007f22:	f003 fd7d 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 8007f26:	4b56      	ldr	r3, [pc, #344]	; (8008080 <astronode_send_geo_wr+0x174>)
 8007f28:	26cc      	movs	r6, #204	; 0xcc
 8007f2a:	0076      	lsls	r6, r6, #1
 8007f2c:	199b      	adds	r3, r3, r6
 8007f2e:	19db      	adds	r3, r3, r7
 8007f30:	0018      	movs	r0, r3
 8007f32:	23c6      	movs	r3, #198	; 0xc6
 8007f34:	001a      	movs	r2, r3
 8007f36:	2100      	movs	r1, #0
 8007f38:	f003 fd72 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8007f3c:	193b      	adds	r3, r7, r4
 8007f3e:	2235      	movs	r2, #53	; 0x35
 8007f40:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 8007f42:	193b      	adds	r3, r7, r4
 8007f44:	22c4      	movs	r2, #196	; 0xc4
 8007f46:	5a9b      	ldrh	r3, [r3, r2]
 8007f48:	1c5a      	adds	r2, r3, #1
 8007f4a:	b290      	uxth	r0, r2
 8007f4c:	193a      	adds	r2, r7, r4
 8007f4e:	21c4      	movs	r1, #196	; 0xc4
 8007f50:	5250      	strh	r0, [r2, r1]
 8007f52:	0019      	movs	r1, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	b2da      	uxtb	r2, r3
 8007f58:	193b      	adds	r3, r7, r4
 8007f5a:	185b      	adds	r3, r3, r1
 8007f5c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	1218      	asrs	r0, r3, #8
 8007f62:	0025      	movs	r5, r4
 8007f64:	197b      	adds	r3, r7, r5
 8007f66:	22c4      	movs	r2, #196	; 0xc4
 8007f68:	5a9b      	ldrh	r3, [r3, r2]
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	b294      	uxth	r4, r2
 8007f6e:	197a      	adds	r2, r7, r5
 8007f70:	21c4      	movs	r1, #196	; 0xc4
 8007f72:	5254      	strh	r4, [r2, r1]
 8007f74:	0019      	movs	r1, r3
 8007f76:	b2c2      	uxtb	r2, r0
 8007f78:	002c      	movs	r4, r5
 8007f7a:	193b      	adds	r3, r7, r4
 8007f7c:	185b      	adds	r3, r3, r1
 8007f7e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	1418      	asrs	r0, r3, #16
 8007f84:	0025      	movs	r5, r4
 8007f86:	197b      	adds	r3, r7, r5
 8007f88:	22c4      	movs	r2, #196	; 0xc4
 8007f8a:	5a9b      	ldrh	r3, [r3, r2]
 8007f8c:	1c5a      	adds	r2, r3, #1
 8007f8e:	b294      	uxth	r4, r2
 8007f90:	197a      	adds	r2, r7, r5
 8007f92:	21c4      	movs	r1, #196	; 0xc4
 8007f94:	5254      	strh	r4, [r2, r1]
 8007f96:	0019      	movs	r1, r3
 8007f98:	b2c2      	uxtb	r2, r0
 8007f9a:	002c      	movs	r4, r5
 8007f9c:	193b      	adds	r3, r7, r4
 8007f9e:	185b      	adds	r3, r3, r1
 8007fa0:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	1618      	asrs	r0, r3, #24
 8007fa6:	0025      	movs	r5, r4
 8007fa8:	197b      	adds	r3, r7, r5
 8007faa:	22c4      	movs	r2, #196	; 0xc4
 8007fac:	5a9b      	ldrh	r3, [r3, r2]
 8007fae:	1c5a      	adds	r2, r3, #1
 8007fb0:	b294      	uxth	r4, r2
 8007fb2:	197a      	adds	r2, r7, r5
 8007fb4:	21c4      	movs	r1, #196	; 0xc4
 8007fb6:	5254      	strh	r4, [r2, r1]
 8007fb8:	0019      	movs	r1, r3
 8007fba:	b2c2      	uxtb	r2, r0
 8007fbc:	002c      	movs	r4, r5
 8007fbe:	193b      	adds	r3, r7, r4
 8007fc0:	185b      	adds	r3, r3, r1
 8007fc2:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 8007fc4:	193b      	adds	r3, r7, r4
 8007fc6:	22c4      	movs	r2, #196	; 0xc4
 8007fc8:	5a9b      	ldrh	r3, [r3, r2]
 8007fca:	1c5a      	adds	r2, r3, #1
 8007fcc:	b290      	uxth	r0, r2
 8007fce:	193a      	adds	r2, r7, r4
 8007fd0:	21c4      	movs	r1, #196	; 0xc4
 8007fd2:	5250      	strh	r0, [r2, r1]
 8007fd4:	0019      	movs	r1, r3
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	193b      	adds	r3, r7, r4
 8007fdc:	185b      	adds	r3, r3, r1
 8007fde:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	1218      	asrs	r0, r3, #8
 8007fe4:	0025      	movs	r5, r4
 8007fe6:	197b      	adds	r3, r7, r5
 8007fe8:	22c4      	movs	r2, #196	; 0xc4
 8007fea:	5a9b      	ldrh	r3, [r3, r2]
 8007fec:	1c5a      	adds	r2, r3, #1
 8007fee:	b294      	uxth	r4, r2
 8007ff0:	197a      	adds	r2, r7, r5
 8007ff2:	21c4      	movs	r1, #196	; 0xc4
 8007ff4:	5254      	strh	r4, [r2, r1]
 8007ff6:	0019      	movs	r1, r3
 8007ff8:	b2c2      	uxtb	r2, r0
 8007ffa:	002c      	movs	r4, r5
 8007ffc:	193b      	adds	r3, r7, r4
 8007ffe:	185b      	adds	r3, r3, r1
 8008000:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	1418      	asrs	r0, r3, #16
 8008006:	0025      	movs	r5, r4
 8008008:	197b      	adds	r3, r7, r5
 800800a:	22c4      	movs	r2, #196	; 0xc4
 800800c:	5a9b      	ldrh	r3, [r3, r2]
 800800e:	1c5a      	adds	r2, r3, #1
 8008010:	b294      	uxth	r4, r2
 8008012:	197a      	adds	r2, r7, r5
 8008014:	21c4      	movs	r1, #196	; 0xc4
 8008016:	5254      	strh	r4, [r2, r1]
 8008018:	0019      	movs	r1, r3
 800801a:	b2c2      	uxtb	r2, r0
 800801c:	002c      	movs	r4, r5
 800801e:	193b      	adds	r3, r7, r4
 8008020:	185b      	adds	r3, r3, r1
 8008022:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	1618      	asrs	r0, r3, #24
 8008028:	0025      	movs	r5, r4
 800802a:	197b      	adds	r3, r7, r5
 800802c:	22c4      	movs	r2, #196	; 0xc4
 800802e:	5a9b      	ldrh	r3, [r3, r2]
 8008030:	1c5a      	adds	r2, r3, #1
 8008032:	b294      	uxth	r4, r2
 8008034:	197a      	adds	r2, r7, r5
 8008036:	21c4      	movs	r1, #196	; 0xc4
 8008038:	5254      	strh	r4, [r2, r1]
 800803a:	0019      	movs	r1, r3
 800803c:	b2c2      	uxtb	r2, r0
 800803e:	0028      	movs	r0, r5
 8008040:	183b      	adds	r3, r7, r0
 8008042:	185b      	adds	r3, r3, r1
 8008044:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008046:	2308      	movs	r3, #8
 8008048:	18fa      	adds	r2, r7, r3
 800804a:	183b      	adds	r3, r7, r0
 800804c:	0011      	movs	r1, r2
 800804e:	0018      	movs	r0, r3
 8008050:	f000 ff10 	bl	8008e74 <astronode_transport_send_receive>
 8008054:	0003      	movs	r3, r0
 8008056:	2b01      	cmp	r3, #1
 8008058:	d10e      	bne.n	8008078 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 800805a:	4b09      	ldr	r3, [pc, #36]	; (8008080 <astronode_send_geo_wr+0x174>)
 800805c:	199b      	adds	r3, r3, r6
 800805e:	19db      	adds	r3, r3, r7
 8008060:	781b      	ldrb	r3, [r3, #0]
 8008062:	2bb5      	cmp	r3, #181	; 0xb5
 8008064:	d104      	bne.n	8008070 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 8008066:	4b07      	ldr	r3, [pc, #28]	; (8008084 <astronode_send_geo_wr+0x178>)
 8008068:	0018      	movs	r0, r3
 800806a:	f7fb f87d 	bl	8003168 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 800806e:	e003      	b.n	8008078 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 8008070:	4b05      	ldr	r3, [pc, #20]	; (8008088 <astronode_send_geo_wr+0x17c>)
 8008072:	0018      	movs	r0, r3
 8008074:	f7fb f878 	bl	8003168 <send_debug_logs>
}
 8008078:	46c0      	nop			; (mov r8, r8)
 800807a:	46bd      	mov	sp, r7
 800807c:	b067      	add	sp, #412	; 0x19c
 800807e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008080:	fffffe70 	.word	0xfffffe70
 8008084:	08012e28 	.word	0x08012e28
 8008088:	08012e54 	.word	0x08012e54

0800808c <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 800808c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800808e:	b0fb      	sub	sp, #492	; 0x1ec
 8008090:	af00      	add	r7, sp, #0
 8008092:	6039      	str	r1, [r7, #0]
 8008094:	0011      	movs	r1, r2
 8008096:	4b4a      	ldr	r3, [pc, #296]	; (80081c0 <astronode_send_pld_er+0x134>)
 8008098:	26f4      	movs	r6, #244	; 0xf4
 800809a:	0076      	lsls	r6, r6, #1
 800809c:	199b      	adds	r3, r3, r6
 800809e:	19db      	adds	r3, r3, r7
 80080a0:	1c02      	adds	r2, r0, #0
 80080a2:	801a      	strh	r2, [r3, #0]
 80080a4:	4b47      	ldr	r3, [pc, #284]	; (80081c4 <astronode_send_pld_er+0x138>)
 80080a6:	199b      	adds	r3, r3, r6
 80080a8:	19db      	adds	r3, r3, r7
 80080aa:	1c0a      	adds	r2, r1, #0
 80080ac:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80080ae:	2490      	movs	r4, #144	; 0x90
 80080b0:	0064      	lsls	r4, r4, #1
 80080b2:	193b      	adds	r3, r7, r4
 80080b4:	0018      	movs	r0, r3
 80080b6:	23c6      	movs	r3, #198	; 0xc6
 80080b8:	001a      	movs	r2, r3
 80080ba:	2100      	movs	r1, #0
 80080bc:	f003 fcb0 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 80080c0:	4b41      	ldr	r3, [pc, #260]	; (80081c8 <astronode_send_pld_er+0x13c>)
 80080c2:	199b      	adds	r3, r3, r6
 80080c4:	19db      	adds	r3, r3, r7
 80080c6:	0018      	movs	r0, r3
 80080c8:	23c6      	movs	r3, #198	; 0xc6
 80080ca:	001a      	movs	r2, r3
 80080cc:	2100      	movs	r1, #0
 80080ce:	f003 fca7 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80080d2:	193b      	adds	r3, r7, r4
 80080d4:	2225      	movs	r2, #37	; 0x25
 80080d6:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80080d8:	193b      	adds	r3, r7, r4
 80080da:	22c4      	movs	r2, #196	; 0xc4
 80080dc:	5a9b      	ldrh	r3, [r3, r2]
 80080de:	1c5a      	adds	r2, r3, #1
 80080e0:	b290      	uxth	r0, r2
 80080e2:	193a      	adds	r2, r7, r4
 80080e4:	21c4      	movs	r1, #196	; 0xc4
 80080e6:	5250      	strh	r0, [r2, r1]
 80080e8:	0019      	movs	r1, r3
 80080ea:	4b35      	ldr	r3, [pc, #212]	; (80081c0 <astronode_send_pld_er+0x134>)
 80080ec:	199b      	adds	r3, r3, r6
 80080ee:	19db      	adds	r3, r3, r7
 80080f0:	881b      	ldrh	r3, [r3, #0]
 80080f2:	b2da      	uxtb	r2, r3
 80080f4:	193b      	adds	r3, r7, r4
 80080f6:	185b      	adds	r3, r3, r1
 80080f8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 80080fa:	4b31      	ldr	r3, [pc, #196]	; (80081c0 <astronode_send_pld_er+0x134>)
 80080fc:	199b      	adds	r3, r3, r6
 80080fe:	19db      	adds	r3, r3, r7
 8008100:	881b      	ldrh	r3, [r3, #0]
 8008102:	0a1b      	lsrs	r3, r3, #8
 8008104:	b298      	uxth	r0, r3
 8008106:	0025      	movs	r5, r4
 8008108:	197b      	adds	r3, r7, r5
 800810a:	22c4      	movs	r2, #196	; 0xc4
 800810c:	5a9b      	ldrh	r3, [r3, r2]
 800810e:	1c5a      	adds	r2, r3, #1
 8008110:	b294      	uxth	r4, r2
 8008112:	197a      	adds	r2, r7, r5
 8008114:	21c4      	movs	r1, #196	; 0xc4
 8008116:	5254      	strh	r4, [r2, r1]
 8008118:	0019      	movs	r1, r3
 800811a:	b2c2      	uxtb	r2, r0
 800811c:	002c      	movs	r4, r5
 800811e:	193b      	adds	r3, r7, r4
 8008120:	185b      	adds	r3, r3, r1
 8008122:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8008124:	193b      	adds	r3, r7, r4
 8008126:	22c4      	movs	r2, #196	; 0xc4
 8008128:	5a9b      	ldrh	r3, [r3, r2]
 800812a:	001a      	movs	r2, r3
 800812c:	193b      	adds	r3, r7, r4
 800812e:	189b      	adds	r3, r3, r2
 8008130:	1c58      	adds	r0, r3, #1
 8008132:	4b24      	ldr	r3, [pc, #144]	; (80081c4 <astronode_send_pld_er+0x138>)
 8008134:	199b      	adds	r3, r3, r6
 8008136:	19db      	adds	r3, r3, r7
 8008138:	881a      	ldrh	r2, [r3, #0]
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	0019      	movs	r1, r3
 800813e:	f003 fd54 	bl	800bbea <memcpy>
    request.payload_len = 2 + payload_length;
 8008142:	4b20      	ldr	r3, [pc, #128]	; (80081c4 <astronode_send_pld_er+0x138>)
 8008144:	199b      	adds	r3, r3, r6
 8008146:	19db      	adds	r3, r3, r7
 8008148:	881b      	ldrh	r3, [r3, #0]
 800814a:	3302      	adds	r3, #2
 800814c:	b299      	uxth	r1, r3
 800814e:	193b      	adds	r3, r7, r4
 8008150:	22c4      	movs	r2, #196	; 0xc4
 8008152:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008154:	2358      	movs	r3, #88	; 0x58
 8008156:	18fa      	adds	r2, r7, r3
 8008158:	193b      	adds	r3, r7, r4
 800815a:	0011      	movs	r1, r2
 800815c:	0018      	movs	r0, r3
 800815e:	f000 fe89 	bl	8008e74 <astronode_transport_send_receive>
 8008162:	0003      	movs	r3, r0
 8008164:	2b01      	cmp	r3, #1
 8008166:	d125      	bne.n	80081b4 <astronode_send_pld_er+0x128>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 8008168:	4b17      	ldr	r3, [pc, #92]	; (80081c8 <astronode_send_pld_er+0x13c>)
 800816a:	199b      	adds	r3, r3, r6
 800816c:	19db      	adds	r3, r3, r7
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	2ba5      	cmp	r3, #165	; 0xa5
 8008172:	d10f      	bne.n	8008194 <astronode_send_pld_er+0x108>
        {
        	sprintf ( s , "astronode_application: payload %d queued." , payload_id ) ;
 8008174:	4b12      	ldr	r3, [pc, #72]	; (80081c0 <astronode_send_pld_er+0x134>)
 8008176:	199b      	adds	r3, r3, r6
 8008178:	19db      	adds	r3, r3, r7
 800817a:	881a      	ldrh	r2, [r3, #0]
 800817c:	4913      	ldr	r1, [pc, #76]	; (80081cc <astronode_send_pld_er+0x140>)
 800817e:	2408      	movs	r4, #8
 8008180:	193b      	adds	r3, r7, r4
 8008182:	0018      	movs	r0, r3
 8008184:	f003 fbb6 	bl	800b8f4 <sprintf>
            send_debug_logs ( s ) ;
 8008188:	193b      	adds	r3, r7, r4
 800818a:	0018      	movs	r0, r3
 800818c:	f7fa ffec 	bl	8003168 <send_debug_logs>
            return true ;
 8008190:	2301      	movs	r3, #1
 8008192:	e010      	b.n	80081b6 <astronode_send_pld_er+0x12a>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 8008194:	4b0a      	ldr	r3, [pc, #40]	; (80081c0 <astronode_send_pld_er+0x134>)
 8008196:	22f4      	movs	r2, #244	; 0xf4
 8008198:	0052      	lsls	r2, r2, #1
 800819a:	189b      	adds	r3, r3, r2
 800819c:	19db      	adds	r3, r3, r7
 800819e:	881a      	ldrh	r2, [r3, #0]
 80081a0:	490b      	ldr	r1, [pc, #44]	; (80081d0 <astronode_send_pld_er+0x144>)
 80081a2:	2408      	movs	r4, #8
 80081a4:	193b      	adds	r3, r7, r4
 80081a6:	0018      	movs	r0, r3
 80081a8:	f003 fba4 	bl	800b8f4 <sprintf>
            send_debug_logs ( s ) ;
 80081ac:	193b      	adds	r3, r7, r4
 80081ae:	0018      	movs	r0, r3
 80081b0:	f7fa ffda 	bl	8003168 <send_debug_logs>
        }
    }
    return false ;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	0018      	movs	r0, r3
 80081b8:	46bd      	mov	sp, r7
 80081ba:	b07b      	add	sp, #492	; 0x1ec
 80081bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081be:	46c0      	nop			; (mov r8, r8)
 80081c0:	fffffe1e 	.word	0xfffffe1e
 80081c4:	fffffe1c 	.word	0xfffffe1c
 80081c8:	fffffe70 	.word	0xfffffe70
 80081cc:	08012ecc 	.word	0x08012ecc
 80081d0:	08012ef8 	.word	0x08012ef8

080081d4 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80081d4:	b5b0      	push	{r4, r5, r7, lr}
 80081d6:	b0e4      	sub	sp, #400	; 0x190
 80081d8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80081da:	24c8      	movs	r4, #200	; 0xc8
 80081dc:	193b      	adds	r3, r7, r4
 80081de:	0018      	movs	r0, r3
 80081e0:	23c6      	movs	r3, #198	; 0xc6
 80081e2:	001a      	movs	r2, r3
 80081e4:	2100      	movs	r1, #0
 80081e6:	f003 fc1b 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 80081ea:	4b15      	ldr	r3, [pc, #84]	; (8008240 <astronode_send_pld_fr+0x6c>)
 80081ec:	25c8      	movs	r5, #200	; 0xc8
 80081ee:	006d      	lsls	r5, r5, #1
 80081f0:	195b      	adds	r3, r3, r5
 80081f2:	19db      	adds	r3, r3, r7
 80081f4:	0018      	movs	r0, r3
 80081f6:	23c6      	movs	r3, #198	; 0xc6
 80081f8:	001a      	movs	r2, r3
 80081fa:	2100      	movs	r1, #0
 80081fc:	f003 fc10 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8008200:	193b      	adds	r3, r7, r4
 8008202:	2227      	movs	r2, #39	; 0x27
 8008204:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008206:	003a      	movs	r2, r7
 8008208:	193b      	adds	r3, r7, r4
 800820a:	0011      	movs	r1, r2
 800820c:	0018      	movs	r0, r3
 800820e:	f000 fe31 	bl	8008e74 <astronode_transport_send_receive>
 8008212:	0003      	movs	r3, r0
 8008214:	2b01      	cmp	r3, #1
 8008216:	d10e      	bne.n	8008236 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8008218:	4b09      	ldr	r3, [pc, #36]	; (8008240 <astronode_send_pld_fr+0x6c>)
 800821a:	195b      	adds	r3, r3, r5
 800821c:	19db      	adds	r3, r3, r7
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	2ba7      	cmp	r3, #167	; 0xa7
 8008222:	d104      	bne.n	800822e <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8008224:	4b07      	ldr	r3, [pc, #28]	; (8008244 <astronode_send_pld_fr+0x70>)
 8008226:	0018      	movs	r0, r3
 8008228:	f7fa ff9e 	bl	8003168 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 800822c:	e003      	b.n	8008236 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 800822e:	4b06      	ldr	r3, [pc, #24]	; (8008248 <astronode_send_pld_fr+0x74>)
 8008230:	0018      	movs	r0, r3
 8008232:	f7fa ff99 	bl	8003168 <send_debug_logs>
}
 8008236:	46c0      	nop			; (mov r8, r8)
 8008238:	46bd      	mov	sp, r7
 800823a:	b064      	add	sp, #400	; 0x190
 800823c:	bdb0      	pop	{r4, r5, r7, pc}
 800823e:	46c0      	nop			; (mov r8, r8)
 8008240:	fffffe70 	.word	0xfffffe70
 8008244:	08012f28 	.word	0x08012f28
 8008248:	08012f60 	.word	0x08012f60

0800824c <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 800824c:	b5b0      	push	{r4, r5, r7, lr}
 800824e:	b0e4      	sub	sp, #400	; 0x190
 8008250:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008252:	24c8      	movs	r4, #200	; 0xc8
 8008254:	193b      	adds	r3, r7, r4
 8008256:	0018      	movs	r0, r3
 8008258:	23c6      	movs	r3, #198	; 0xc6
 800825a:	001a      	movs	r2, r3
 800825c:	2100      	movs	r1, #0
 800825e:	f003 fbdf 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 8008262:	4b16      	ldr	r3, [pc, #88]	; (80082bc <astronode_send_res_cr+0x70>)
 8008264:	25c8      	movs	r5, #200	; 0xc8
 8008266:	006d      	lsls	r5, r5, #1
 8008268:	195b      	adds	r3, r3, r5
 800826a:	19db      	adds	r3, r3, r7
 800826c:	0018      	movs	r0, r3
 800826e:	23c6      	movs	r3, #198	; 0xc6
 8008270:	001a      	movs	r2, r3
 8008272:	2100      	movs	r1, #0
 8008274:	f003 fbd4 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8008278:	193b      	adds	r3, r7, r4
 800827a:	2255      	movs	r2, #85	; 0x55
 800827c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800827e:	003a      	movs	r2, r7
 8008280:	193b      	adds	r3, r7, r4
 8008282:	0011      	movs	r1, r2
 8008284:	0018      	movs	r0, r3
 8008286:	f000 fdf5 	bl	8008e74 <astronode_transport_send_receive>
 800828a:	0003      	movs	r3, r0
 800828c:	2b01      	cmp	r3, #1
 800828e:	d111      	bne.n	80082b4 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 8008290:	4b0a      	ldr	r3, [pc, #40]	; (80082bc <astronode_send_res_cr+0x70>)
 8008292:	195b      	adds	r3, r3, r5
 8008294:	19db      	adds	r3, r3, r7
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	2bd5      	cmp	r3, #213	; 0xd5
 800829a:	d107      	bne.n	80082ac <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 800829c:	4b08      	ldr	r3, [pc, #32]	; (80082c0 <astronode_send_res_cr+0x74>)
 800829e:	2200      	movs	r2, #0
 80082a0:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 80082a2:	4b08      	ldr	r3, [pc, #32]	; (80082c4 <astronode_send_res_cr+0x78>)
 80082a4:	0018      	movs	r0, r3
 80082a6:	f7fa ff5f 	bl	8003168 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80082aa:	e003      	b.n	80082b4 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80082ac:	4b06      	ldr	r3, [pc, #24]	; (80082c8 <astronode_send_res_cr+0x7c>)
 80082ae:	0018      	movs	r0, r3
 80082b0:	f7fa ff5a 	bl	8003168 <send_debug_logs>
}
 80082b4:	46c0      	nop			; (mov r8, r8)
 80082b6:	46bd      	mov	sp, r7
 80082b8:	b064      	add	sp, #400	; 0x190
 80082ba:	bdb0      	pop	{r4, r5, r7, pc}
 80082bc:	fffffe70 	.word	0xfffffe70
 80082c0:	20000bfd 	.word	0x20000bfd
 80082c4:	08012f9c 	.word	0x08012f9c
 80082c8:	08012fd0 	.word	0x08012fd0

080082cc <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80082cc:	b5b0      	push	{r4, r5, r7, lr}
 80082ce:	b0fa      	sub	sp, #488	; 0x1e8
 80082d0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80082d2:	258e      	movs	r5, #142	; 0x8e
 80082d4:	006d      	lsls	r5, r5, #1
 80082d6:	197b      	adds	r3, r7, r5
 80082d8:	0018      	movs	r0, r3
 80082da:	23c6      	movs	r3, #198	; 0xc6
 80082dc:	001a      	movs	r2, r3
 80082de:	2100      	movs	r1, #0
 80082e0:	f003 fb9e 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0} ;
 80082e4:	4b28      	ldr	r3, [pc, #160]	; (8008388 <astronode_send_rtc_rr+0xbc>)
 80082e6:	24f4      	movs	r4, #244	; 0xf4
 80082e8:	0064      	lsls	r4, r4, #1
 80082ea:	191b      	adds	r3, r3, r4
 80082ec:	19db      	adds	r3, r3, r7
 80082ee:	0018      	movs	r0, r3
 80082f0:	23c6      	movs	r3, #198	; 0xc6
 80082f2:	001a      	movs	r2, r3
 80082f4:	2100      	movs	r1, #0
 80082f6:	f003 fb93 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 80082fa:	197b      	adds	r3, r7, r5
 80082fc:	2217      	movs	r2, #23
 80082fe:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008300:	2354      	movs	r3, #84	; 0x54
 8008302:	18fa      	adds	r2, r7, r3
 8008304:	197b      	adds	r3, r7, r5
 8008306:	0011      	movs	r1, r2
 8008308:	0018      	movs	r0, r3
 800830a:	f000 fdb3 	bl	8008e74 <astronode_transport_send_receive>
 800830e:	0003      	movs	r3, r0
 8008310:	2b01      	cmp	r3, #1
 8008312:	d133      	bne.n	800837c <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8008314:	4b1c      	ldr	r3, [pc, #112]	; (8008388 <astronode_send_rtc_rr+0xbc>)
 8008316:	0021      	movs	r1, r4
 8008318:	185b      	adds	r3, r3, r1
 800831a:	19db      	adds	r3, r3, r7
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	2b97      	cmp	r3, #151	; 0x97
 8008320:	d128      	bne.n	8008374 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8008322:	4b19      	ldr	r3, [pc, #100]	; (8008388 <astronode_send_rtc_rr+0xbc>)
 8008324:	185b      	adds	r3, r3, r1
 8008326:	19db      	adds	r3, r3, r7
 8008328:	785b      	ldrb	r3, [r3, #1]
 800832a:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 800832c:	4b16      	ldr	r3, [pc, #88]	; (8008388 <astronode_send_rtc_rr+0xbc>)
 800832e:	185b      	adds	r3, r3, r1
 8008330:	19db      	adds	r3, r3, r7
 8008332:	789b      	ldrb	r3, [r3, #2]
 8008334:	021b      	lsls	r3, r3, #8
 8008336:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8008338:	4b13      	ldr	r3, [pc, #76]	; (8008388 <astronode_send_rtc_rr+0xbc>)
 800833a:	185b      	adds	r3, r3, r1
 800833c:	19db      	adds	r3, r3, r7
 800833e:	78db      	ldrb	r3, [r3, #3]
 8008340:	041b      	lsls	r3, r3, #16
 8008342:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8008344:	4b10      	ldr	r3, [pc, #64]	; (8008388 <astronode_send_rtc_rr+0xbc>)
 8008346:	185b      	adds	r3, r3, r1
 8008348:	19db      	adds	r3, r3, r7
 800834a:	791b      	ldrb	r3, [r3, #4]
 800834c:	061b      	lsls	r3, r3, #24
 800834e:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008350:	24f2      	movs	r4, #242	; 0xf2
 8008352:	0064      	lsls	r4, r4, #1
 8008354:	193a      	adds	r2, r7, r4
 8008356:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8008358:	193b      	adds	r3, r7, r4
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	490b      	ldr	r1, [pc, #44]	; (800838c <astronode_send_rtc_rr+0xc0>)
 800835e:	1d3b      	adds	r3, r7, #4
 8008360:	0018      	movs	r0, r3
 8008362:	f003 fac7 	bl	800b8f4 <sprintf>
            send_debug_logs ( str ) ;
 8008366:	1d3b      	adds	r3, r7, #4
 8008368:	0018      	movs	r0, r3
 800836a:	f7fa fefd 	bl	8003168 <send_debug_logs>
            return rtc_time ;
 800836e:	193b      	adds	r3, r7, r4
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	e004      	b.n	800837e <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8008374:	4b06      	ldr	r3, [pc, #24]	; (8008390 <astronode_send_rtc_rr+0xc4>)
 8008376:	0018      	movs	r0, r3
 8008378:	f7fa fef6 	bl	8003168 <send_debug_logs>
        }
    }
    return 0 ;
 800837c:	2300      	movs	r3, #0
}
 800837e:	0018      	movs	r0, r3
 8008380:	46bd      	mov	sp, r7
 8008382:	b07a      	add	sp, #488	; 0x1e8
 8008384:	bdb0      	pop	{r4, r5, r7, pc}
 8008386:	46c0      	nop			; (mov r8, r8)
 8008388:	fffffe6c 	.word	0xfffffe6c
 800838c:	08012ffc 	.word	0x08012ffc
 8008390:	0801303c 	.word	0x0801303c

08008394 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8008394:	b5b0      	push	{r4, r5, r7, lr}
 8008396:	b0f8      	sub	sp, #480	; 0x1e0
 8008398:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800839a:	258c      	movs	r5, #140	; 0x8c
 800839c:	006d      	lsls	r5, r5, #1
 800839e:	197b      	adds	r3, r7, r5
 80083a0:	0018      	movs	r0, r3
 80083a2:	23c6      	movs	r3, #198	; 0xc6
 80083a4:	001a      	movs	r2, r3
 80083a6:	2100      	movs	r1, #0
 80083a8:	f003 fb3a 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 80083ac:	4b21      	ldr	r3, [pc, #132]	; (8008434 <astronode_send_sak_rr+0xa0>)
 80083ae:	24f0      	movs	r4, #240	; 0xf0
 80083b0:	0064      	lsls	r4, r4, #1
 80083b2:	191b      	adds	r3, r3, r4
 80083b4:	19db      	adds	r3, r3, r7
 80083b6:	0018      	movs	r0, r3
 80083b8:	23c6      	movs	r3, #198	; 0xc6
 80083ba:	001a      	movs	r2, r3
 80083bc:	2100      	movs	r1, #0
 80083be:	f003 fb2f 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 80083c2:	197b      	adds	r3, r7, r5
 80083c4:	2245      	movs	r2, #69	; 0x45
 80083c6:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80083c8:	2350      	movs	r3, #80	; 0x50
 80083ca:	18fa      	adds	r2, r7, r3
 80083cc:	197b      	adds	r3, r7, r5
 80083ce:	0011      	movs	r1, r2
 80083d0:	0018      	movs	r0, r3
 80083d2:	f000 fd4f 	bl	8008e74 <astronode_transport_send_receive>
 80083d6:	0003      	movs	r3, r0
 80083d8:	2b01      	cmp	r3, #1
 80083da:	d126      	bne.n	800842a <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 80083dc:	4b15      	ldr	r3, [pc, #84]	; (8008434 <astronode_send_sak_rr+0xa0>)
 80083de:	191b      	adds	r3, r3, r4
 80083e0:	19db      	adds	r3, r3, r7
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	2bc5      	cmp	r3, #197	; 0xc5
 80083e6:	d11c      	bne.n	8008422 <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 80083e8:	4b12      	ldr	r3, [pc, #72]	; (8008434 <astronode_send_sak_rr+0xa0>)
 80083ea:	191b      	adds	r3, r3, r4
 80083ec:	19db      	adds	r3, r3, r7
 80083ee:	785b      	ldrb	r3, [r3, #1]
 80083f0:	b299      	uxth	r1, r3
 80083f2:	4b10      	ldr	r3, [pc, #64]	; (8008434 <astronode_send_sak_rr+0xa0>)
 80083f4:	191b      	adds	r3, r3, r4
 80083f6:	19db      	adds	r3, r3, r7
 80083f8:	789b      	ldrb	r3, [r3, #2]
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	021b      	lsls	r3, r3, #8
 80083fe:	b29a      	uxth	r2, r3
 8008400:	20ef      	movs	r0, #239	; 0xef
 8008402:	0040      	lsls	r0, r0, #1
 8008404:	183b      	adds	r3, r7, r0
 8008406:	188a      	adds	r2, r1, r2
 8008408:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 800840a:	183b      	adds	r3, r7, r0
 800840c:	881a      	ldrh	r2, [r3, #0]
 800840e:	490a      	ldr	r1, [pc, #40]	; (8008438 <astronode_send_sak_rr+0xa4>)
 8008410:	003b      	movs	r3, r7
 8008412:	0018      	movs	r0, r3
 8008414:	f003 fa6e 	bl	800b8f4 <sprintf>
            send_debug_logs(str);
 8008418:	003b      	movs	r3, r7
 800841a:	0018      	movs	r0, r3
 800841c:	f7fa fea4 	bl	8003168 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8008420:	e003      	b.n	800842a <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8008422:	4b06      	ldr	r3, [pc, #24]	; (800843c <astronode_send_sak_rr+0xa8>)
 8008424:	0018      	movs	r0, r3
 8008426:	f7fa fe9f 	bl	8003168 <send_debug_logs>
}
 800842a:	46c0      	nop			; (mov r8, r8)
 800842c:	46bd      	mov	sp, r7
 800842e:	b078      	add	sp, #480	; 0x1e0
 8008430:	bdb0      	pop	{r4, r5, r7, pc}
 8008432:	46c0      	nop			; (mov r8, r8)
 8008434:	fffffe70 	.word	0xfffffe70
 8008438:	08013058 	.word	0x08013058
 800843c:	08013084 	.word	0x08013084

08008440 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8008440:	b5b0      	push	{r4, r5, r7, lr}
 8008442:	b0e4      	sub	sp, #400	; 0x190
 8008444:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008446:	24c8      	movs	r4, #200	; 0xc8
 8008448:	193b      	adds	r3, r7, r4
 800844a:	0018      	movs	r0, r3
 800844c:	23c6      	movs	r3, #198	; 0xc6
 800844e:	001a      	movs	r2, r3
 8008450:	2100      	movs	r1, #0
 8008452:	f003 fae5 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 8008456:	4b16      	ldr	r3, [pc, #88]	; (80084b0 <astronode_send_sak_cr+0x70>)
 8008458:	25c8      	movs	r5, #200	; 0xc8
 800845a:	006d      	lsls	r5, r5, #1
 800845c:	195b      	adds	r3, r3, r5
 800845e:	19db      	adds	r3, r3, r7
 8008460:	0018      	movs	r0, r3
 8008462:	23c6      	movs	r3, #198	; 0xc6
 8008464:	001a      	movs	r2, r3
 8008466:	2100      	movs	r1, #0
 8008468:	f003 fada 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 800846c:	193b      	adds	r3, r7, r4
 800846e:	2246      	movs	r2, #70	; 0x46
 8008470:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008472:	003a      	movs	r2, r7
 8008474:	193b      	adds	r3, r7, r4
 8008476:	0011      	movs	r1, r2
 8008478:	0018      	movs	r0, r3
 800847a:	f000 fcfb 	bl	8008e74 <astronode_transport_send_receive>
 800847e:	0003      	movs	r3, r0
 8008480:	2b01      	cmp	r3, #1
 8008482:	d111      	bne.n	80084a8 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8008484:	4b0a      	ldr	r3, [pc, #40]	; (80084b0 <astronode_send_sak_cr+0x70>)
 8008486:	195b      	adds	r3, r3, r5
 8008488:	19db      	adds	r3, r3, r7
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	2bc6      	cmp	r3, #198	; 0xc6
 800848e:	d107      	bne.n	80084a0 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8008490:	4b08      	ldr	r3, [pc, #32]	; (80084b4 <astronode_send_sak_cr+0x74>)
 8008492:	2200      	movs	r2, #0
 8008494:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8008496:	4b08      	ldr	r3, [pc, #32]	; (80084b8 <astronode_send_sak_cr+0x78>)
 8008498:	0018      	movs	r0, r3
 800849a:	f7fa fe65 	bl	8003168 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 800849e:	e003      	b.n	80084a8 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 80084a0:	4b06      	ldr	r3, [pc, #24]	; (80084bc <astronode_send_sak_cr+0x7c>)
 80084a2:	0018      	movs	r0, r3
 80084a4:	f7fa fe60 	bl	8003168 <send_debug_logs>
}
 80084a8:	46c0      	nop			; (mov r8, r8)
 80084aa:	46bd      	mov	sp, r7
 80084ac:	b064      	add	sp, #400	; 0x190
 80084ae:	bdb0      	pop	{r4, r5, r7, pc}
 80084b0:	fffffe70 	.word	0xfffffe70
 80084b4:	20000bfc 	.word	0x20000bfc
 80084b8:	080130b8 	.word	0x080130b8
 80084bc:	080130e0 	.word	0x080130e0

080084c0 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 80084c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084c2:	b0ed      	sub	sp, #436	; 0x1b4
 80084c4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80084c6:	21c8      	movs	r1, #200	; 0xc8
 80084c8:	2318      	movs	r3, #24
 80084ca:	18cb      	adds	r3, r1, r3
 80084cc:	19db      	adds	r3, r3, r7
 80084ce:	0018      	movs	r0, r3
 80084d0:	23c6      	movs	r3, #198	; 0xc6
 80084d2:	001a      	movs	r2, r3
 80084d4:	2100      	movs	r1, #0
 80084d6:	f003 faa3 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 80084da:	4b4a      	ldr	r3, [pc, #296]	; (8008604 <astronode_send_mpn_rr+0x144>)
 80084dc:	26cc      	movs	r6, #204	; 0xcc
 80084de:	0076      	lsls	r6, r6, #1
 80084e0:	199b      	adds	r3, r3, r6
 80084e2:	2218      	movs	r2, #24
 80084e4:	4694      	mov	ip, r2
 80084e6:	44bc      	add	ip, r7
 80084e8:	4463      	add	r3, ip
 80084ea:	0018      	movs	r0, r3
 80084ec:	23c6      	movs	r3, #198	; 0xc6
 80084ee:	001a      	movs	r2, r3
 80084f0:	2100      	movs	r1, #0
 80084f2:	f003 fa95 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 80084f6:	21c8      	movs	r1, #200	; 0xc8
 80084f8:	2318      	movs	r3, #24
 80084fa:	18cb      	adds	r3, r1, r3
 80084fc:	19db      	adds	r3, r3, r7
 80084fe:	221b      	movs	r2, #27
 8008500:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008502:	2318      	movs	r3, #24
 8008504:	18fa      	adds	r2, r7, r3
 8008506:	2318      	movs	r3, #24
 8008508:	18cb      	adds	r3, r1, r3
 800850a:	19db      	adds	r3, r3, r7
 800850c:	0011      	movs	r1, r2
 800850e:	0018      	movs	r0, r3
 8008510:	f000 fcb0 	bl	8008e74 <astronode_transport_send_receive>
 8008514:	0003      	movs	r3, r0
 8008516:	2b01      	cmp	r3, #1
 8008518:	d16f      	bne.n	80085fa <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 800851a:	4b3a      	ldr	r3, [pc, #232]	; (8008604 <astronode_send_mpn_rr+0x144>)
 800851c:	0032      	movs	r2, r6
 800851e:	189b      	adds	r3, r3, r2
 8008520:	2118      	movs	r1, #24
 8008522:	468c      	mov	ip, r1
 8008524:	44bc      	add	ip, r7
 8008526:	4463      	add	r3, ip
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	2b9b      	cmp	r3, #155	; 0x9b
 800852c:	d161      	bne.n	80085f2 <astronode_send_mpn_rr+0x132>
        {
 800852e:	466b      	mov	r3, sp
 8008530:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8008532:	4b34      	ldr	r3, [pc, #208]	; (8008604 <astronode_send_mpn_rr+0x144>)
 8008534:	189b      	adds	r3, r3, r2
 8008536:	2218      	movs	r2, #24
 8008538:	4694      	mov	ip, r2
 800853a:	44bc      	add	ip, r7
 800853c:	4463      	add	r3, ip
 800853e:	22c4      	movs	r2, #196	; 0xc4
 8008540:	5a9b      	ldrh	r3, [r3, r2]
 8008542:	001a      	movs	r2, r3
 8008544:	3a01      	subs	r2, #1
 8008546:	21ca      	movs	r1, #202	; 0xca
 8008548:	0049      	lsls	r1, r1, #1
 800854a:	2018      	movs	r0, #24
 800854c:	1809      	adds	r1, r1, r0
 800854e:	19c9      	adds	r1, r1, r7
 8008550:	600a      	str	r2, [r1, #0]
 8008552:	001c      	movs	r4, r3
 8008554:	2200      	movs	r2, #0
 8008556:	0015      	movs	r5, r2
 8008558:	0020      	movs	r0, r4
 800855a:	0029      	movs	r1, r5
 800855c:	0004      	movs	r4, r0
 800855e:	0f62      	lsrs	r2, r4, #29
 8008560:	000c      	movs	r4, r1
 8008562:	00e4      	lsls	r4, r4, #3
 8008564:	617c      	str	r4, [r7, #20]
 8008566:	697c      	ldr	r4, [r7, #20]
 8008568:	4314      	orrs	r4, r2
 800856a:	617c      	str	r4, [r7, #20]
 800856c:	0001      	movs	r1, r0
 800856e:	00c9      	lsls	r1, r1, #3
 8008570:	6139      	str	r1, [r7, #16]
 8008572:	603b      	str	r3, [r7, #0]
 8008574:	2200      	movs	r2, #0
 8008576:	607a      	str	r2, [r7, #4]
 8008578:	6838      	ldr	r0, [r7, #0]
 800857a:	6879      	ldr	r1, [r7, #4]
 800857c:	0004      	movs	r4, r0
 800857e:	0f62      	lsrs	r2, r4, #29
 8008580:	000c      	movs	r4, r1
 8008582:	00e4      	lsls	r4, r4, #3
 8008584:	60fc      	str	r4, [r7, #12]
 8008586:	68fc      	ldr	r4, [r7, #12]
 8008588:	4314      	orrs	r4, r2
 800858a:	60fc      	str	r4, [r7, #12]
 800858c:	0001      	movs	r1, r0
 800858e:	00ca      	lsls	r2, r1, #3
 8008590:	60ba      	str	r2, [r7, #8]
 8008592:	3307      	adds	r3, #7
 8008594:	08db      	lsrs	r3, r3, #3
 8008596:	00db      	lsls	r3, r3, #3
 8008598:	4669      	mov	r1, sp
 800859a:	1acb      	subs	r3, r1, r3
 800859c:	469d      	mov	sp, r3
 800859e:	466b      	mov	r3, sp
 80085a0:	3300      	adds	r3, #0
 80085a2:	24c8      	movs	r4, #200	; 0xc8
 80085a4:	0064      	lsls	r4, r4, #1
 80085a6:	2218      	movs	r2, #24
 80085a8:	18a2      	adds	r2, r4, r2
 80085aa:	19d1      	adds	r1, r2, r7
 80085ac:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 80085ae:	4b16      	ldr	r3, [pc, #88]	; (8008608 <astronode_send_mpn_rr+0x148>)
 80085b0:	0018      	movs	r0, r3
 80085b2:	f7fa fdd9 	bl	8003168 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 80085b6:	4b13      	ldr	r3, [pc, #76]	; (8008604 <astronode_send_mpn_rr+0x144>)
 80085b8:	22cc      	movs	r2, #204	; 0xcc
 80085ba:	0052      	lsls	r2, r2, #1
 80085bc:	189b      	adds	r3, r3, r2
 80085be:	2218      	movs	r2, #24
 80085c0:	4694      	mov	ip, r2
 80085c2:	44bc      	add	ip, r7
 80085c4:	4463      	add	r3, ip
 80085c6:	22c4      	movs	r2, #196	; 0xc4
 80085c8:	5a9b      	ldrh	r3, [r3, r2]
 80085ca:	0019      	movs	r1, r3
 80085cc:	2318      	movs	r3, #24
 80085ce:	18fb      	adds	r3, r7, r3
 80085d0:	3301      	adds	r3, #1
 80085d2:	4a0e      	ldr	r2, [pc, #56]	; (800860c <astronode_send_mpn_rr+0x14c>)
 80085d4:	2018      	movs	r0, #24
 80085d6:	1820      	adds	r0, r4, r0
 80085d8:	19c0      	adds	r0, r0, r7
 80085da:	6800      	ldr	r0, [r0, #0]
 80085dc:	f003 f956 	bl	800b88c <snprintf>
            send_debug_logs(product_number);
 80085e0:	2318      	movs	r3, #24
 80085e2:	18e3      	adds	r3, r4, r3
 80085e4:	19db      	adds	r3, r3, r7
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	0018      	movs	r0, r3
 80085ea:	f7fa fdbd 	bl	8003168 <send_debug_logs>
 80085ee:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 80085f0:	e003      	b.n	80085fa <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 80085f2:	4b07      	ldr	r3, [pc, #28]	; (8008610 <astronode_send_mpn_rr+0x150>)
 80085f4:	0018      	movs	r0, r3
 80085f6:	f7fa fdb7 	bl	8003168 <send_debug_logs>
}
 80085fa:	46c0      	nop			; (mov r8, r8)
 80085fc:	46bd      	mov	sp, r7
 80085fe:	b06d      	add	sp, #436	; 0x1b4
 8008600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008602:	46c0      	nop			; (mov r8, r8)
 8008604:	fffffe68 	.word	0xfffffe68
 8008608:	080131a8 	.word	0x080131a8
 800860c:	08012ce0 	.word	0x08012ce0
 8008610:	08012d1c 	.word	0x08012d1c

08008614 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8008614:	b5b0      	push	{r4, r5, r7, lr}
 8008616:	b0e4      	sub	sp, #400	; 0x190
 8008618:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800861a:	24c8      	movs	r4, #200	; 0xc8
 800861c:	193b      	adds	r3, r7, r4
 800861e:	0018      	movs	r0, r3
 8008620:	23c6      	movs	r3, #198	; 0xc6
 8008622:	001a      	movs	r2, r3
 8008624:	2100      	movs	r1, #0
 8008626:	f003 f9fb 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 800862a:	4b16      	ldr	r3, [pc, #88]	; (8008684 <astronode_send_cmd_cr+0x70>)
 800862c:	25c8      	movs	r5, #200	; 0xc8
 800862e:	006d      	lsls	r5, r5, #1
 8008630:	195b      	adds	r3, r3, r5
 8008632:	19db      	adds	r3, r3, r7
 8008634:	0018      	movs	r0, r3
 8008636:	23c6      	movs	r3, #198	; 0xc6
 8008638:	001a      	movs	r2, r3
 800863a:	2100      	movs	r1, #0
 800863c:	f003 f9f0 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8008640:	193b      	adds	r3, r7, r4
 8008642:	2248      	movs	r2, #72	; 0x48
 8008644:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008646:	003a      	movs	r2, r7
 8008648:	193b      	adds	r3, r7, r4
 800864a:	0011      	movs	r1, r2
 800864c:	0018      	movs	r0, r3
 800864e:	f000 fc11 	bl	8008e74 <astronode_transport_send_receive>
 8008652:	0003      	movs	r3, r0
 8008654:	2b01      	cmp	r3, #1
 8008656:	d111      	bne.n	800867c <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8008658:	4b0a      	ldr	r3, [pc, #40]	; (8008684 <astronode_send_cmd_cr+0x70>)
 800865a:	195b      	adds	r3, r3, r5
 800865c:	19db      	adds	r3, r3, r7
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	2bc8      	cmp	r3, #200	; 0xc8
 8008662:	d107      	bne.n	8008674 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8008664:	4b08      	ldr	r3, [pc, #32]	; (8008688 <astronode_send_cmd_cr+0x74>)
 8008666:	2200      	movs	r2, #0
 8008668:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 800866a:	4b08      	ldr	r3, [pc, #32]	; (800868c <astronode_send_cmd_cr+0x78>)
 800866c:	0018      	movs	r0, r3
 800866e:	f7fa fd7b 	bl	8003168 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8008672:	e003      	b.n	800867c <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8008674:	4b06      	ldr	r3, [pc, #24]	; (8008690 <astronode_send_cmd_cr+0x7c>)
 8008676:	0018      	movs	r0, r3
 8008678:	f7fa fd76 	bl	8003168 <send_debug_logs>
}
 800867c:	46c0      	nop			; (mov r8, r8)
 800867e:	46bd      	mov	sp, r7
 8008680:	b064      	add	sp, #400	; 0x190
 8008682:	bdb0      	pop	{r4, r5, r7, pc}
 8008684:	fffffe70 	.word	0xfffffe70
 8008688:	20000bfe 	.word	0x20000bfe
 800868c:	080135f8 	.word	0x080135f8
 8008690:	0801361c 	.word	0x0801361c

08008694 <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8008694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008696:	4cac      	ldr	r4, [pc, #688]	; (8008948 <astronode_send_cmd_rr+0x2b4>)
 8008698:	44a5      	add	sp, r4
 800869a:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800869c:	218c      	movs	r1, #140	; 0x8c
 800869e:	0049      	lsls	r1, r1, #1
 80086a0:	2318      	movs	r3, #24
 80086a2:	18cb      	adds	r3, r1, r3
 80086a4:	19db      	adds	r3, r3, r7
 80086a6:	0018      	movs	r0, r3
 80086a8:	23c6      	movs	r3, #198	; 0xc6
 80086aa:	001a      	movs	r2, r3
 80086ac:	2100      	movs	r1, #0
 80086ae:	f003 f9b7 	bl	800ba20 <memset>
    astronode_app_msg_t answer = {0};
 80086b2:	4ba6      	ldr	r3, [pc, #664]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 80086b4:	26f8      	movs	r6, #248	; 0xf8
 80086b6:	0076      	lsls	r6, r6, #1
 80086b8:	199b      	adds	r3, r3, r6
 80086ba:	2218      	movs	r2, #24
 80086bc:	4694      	mov	ip, r2
 80086be:	44bc      	add	ip, r7
 80086c0:	4463      	add	r3, ip
 80086c2:	0018      	movs	r0, r3
 80086c4:	23c6      	movs	r3, #198	; 0xc6
 80086c6:	001a      	movs	r2, r3
 80086c8:	2100      	movs	r1, #0
 80086ca:	f003 f9a9 	bl	800ba20 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 80086ce:	218c      	movs	r1, #140	; 0x8c
 80086d0:	0049      	lsls	r1, r1, #1
 80086d2:	2318      	movs	r3, #24
 80086d4:	18cb      	adds	r3, r1, r3
 80086d6:	19db      	adds	r3, r3, r7
 80086d8:	2247      	movs	r2, #71	; 0x47
 80086da:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80086dc:	2350      	movs	r3, #80	; 0x50
 80086de:	2218      	movs	r2, #24
 80086e0:	189b      	adds	r3, r3, r2
 80086e2:	19da      	adds	r2, r3, r7
 80086e4:	2318      	movs	r3, #24
 80086e6:	18cb      	adds	r3, r1, r3
 80086e8:	19db      	adds	r3, r3, r7
 80086ea:	0011      	movs	r1, r2
 80086ec:	0018      	movs	r0, r3
 80086ee:	f000 fbc1 	bl	8008e74 <astronode_transport_send_receive>
 80086f2:	0003      	movs	r3, r0
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d000      	beq.n	80086fa <astronode_send_cmd_rr+0x66>
 80086f8:	e121      	b.n	800893e <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 80086fa:	4b94      	ldr	r3, [pc, #592]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 80086fc:	199b      	adds	r3, r3, r6
 80086fe:	2218      	movs	r2, #24
 8008700:	4694      	mov	ip, r2
 8008702:	44bc      	add	ip, r7
 8008704:	4463      	add	r3, ip
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	2bc7      	cmp	r3, #199	; 0xc7
 800870a:	d000      	beq.n	800870e <astronode_send_cmd_rr+0x7a>
 800870c:	e113      	b.n	8008936 <astronode_send_cmd_rr+0x2a2>
        {
 800870e:	466b      	mov	r3, sp
 8008710:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8008712:	4b8f      	ldr	r3, [pc, #572]	; (8008950 <astronode_send_cmd_rr+0x2bc>)
 8008714:	0018      	movs	r0, r3
 8008716:	f7fa fd27 	bl	8003168 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 800871a:	4b8c      	ldr	r3, [pc, #560]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 800871c:	21f8      	movs	r1, #248	; 0xf8
 800871e:	0049      	lsls	r1, r1, #1
 8008720:	185b      	adds	r3, r3, r1
 8008722:	2218      	movs	r2, #24
 8008724:	4694      	mov	ip, r2
 8008726:	44bc      	add	ip, r7
 8008728:	4463      	add	r3, ip
 800872a:	785b      	ldrb	r3, [r3, #1]
 800872c:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 800872e:	4b87      	ldr	r3, [pc, #540]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 8008730:	185b      	adds	r3, r3, r1
 8008732:	2018      	movs	r0, #24
 8008734:	4684      	mov	ip, r0
 8008736:	44bc      	add	ip, r7
 8008738:	4463      	add	r3, ip
 800873a:	789b      	ldrb	r3, [r3, #2]
 800873c:	021b      	lsls	r3, r3, #8
 800873e:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8008740:	4b82      	ldr	r3, [pc, #520]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 8008742:	185b      	adds	r3, r3, r1
 8008744:	2018      	movs	r0, #24
 8008746:	4684      	mov	ip, r0
 8008748:	44bc      	add	ip, r7
 800874a:	4463      	add	r3, ip
 800874c:	78db      	ldrb	r3, [r3, #3]
 800874e:	041b      	lsls	r3, r3, #16
 8008750:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8008752:	4b7e      	ldr	r3, [pc, #504]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 8008754:	185b      	adds	r3, r3, r1
 8008756:	2118      	movs	r1, #24
 8008758:	468c      	mov	ip, r1
 800875a:	44bc      	add	ip, r7
 800875c:	4463      	add	r3, ip
 800875e:	791b      	ldrb	r3, [r3, #4]
 8008760:	061b      	lsls	r3, r3, #24
 8008762:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008764:	22f4      	movs	r2, #244	; 0xf4
 8008766:	0052      	lsls	r2, r2, #1
 8008768:	2118      	movs	r1, #24
 800876a:	1851      	adds	r1, r2, r1
 800876c:	19c8      	adds	r0, r1, r7
 800876e:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8008770:	2318      	movs	r3, #24
 8008772:	18d3      	adds	r3, r2, r3
 8008774:	19db      	adds	r3, r3, r7
 8008776:	681a      	ldr	r2, [r3, #0]
 8008778:	4976      	ldr	r1, [pc, #472]	; (8008954 <astronode_send_cmd_rr+0x2c0>)
 800877a:	2318      	movs	r3, #24
 800877c:	18fb      	adds	r3, r7, r3
 800877e:	0018      	movs	r0, r3
 8008780:	f003 f8b8 	bl	800b8f4 <sprintf>
            send_debug_logs(str);
 8008784:	2318      	movs	r3, #24
 8008786:	18fb      	adds	r3, r7, r3
 8008788:	0018      	movs	r0, r3
 800878a:	f7fa fced 	bl	8003168 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 800878e:	4b6f      	ldr	r3, [pc, #444]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 8008790:	21f8      	movs	r1, #248	; 0xf8
 8008792:	0049      	lsls	r1, r1, #1
 8008794:	185b      	adds	r3, r3, r1
 8008796:	2218      	movs	r2, #24
 8008798:	4694      	mov	ip, r2
 800879a:	44bc      	add	ip, r7
 800879c:	4463      	add	r3, ip
 800879e:	22c4      	movs	r2, #196	; 0xc4
 80087a0:	5a9b      	ldrh	r3, [r3, r2]
 80087a2:	2b2c      	cmp	r3, #44	; 0x2c
 80087a4:	d00e      	beq.n	80087c4 <astronode_send_cmd_rr+0x130>
 80087a6:	4b69      	ldr	r3, [pc, #420]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 80087a8:	185b      	adds	r3, r3, r1
 80087aa:	2218      	movs	r2, #24
 80087ac:	4694      	mov	ip, r2
 80087ae:	44bc      	add	ip, r7
 80087b0:	4463      	add	r3, ip
 80087b2:	22c4      	movs	r2, #196	; 0xc4
 80087b4:	5a9b      	ldrh	r3, [r3, r2]
 80087b6:	2b0c      	cmp	r3, #12
 80087b8:	d004      	beq.n	80087c4 <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 80087ba:	4b67      	ldr	r3, [pc, #412]	; (8008958 <astronode_send_cmd_rr+0x2c4>)
 80087bc:	0018      	movs	r0, r3
 80087be:	f7fa fcd3 	bl	8003168 <send_debug_logs>
                return;
 80087c2:	e0b6      	b.n	8008932 <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 80087c4:	4b61      	ldr	r3, [pc, #388]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 80087c6:	22f8      	movs	r2, #248	; 0xf8
 80087c8:	0052      	lsls	r2, r2, #1
 80087ca:	189b      	adds	r3, r3, r2
 80087cc:	2218      	movs	r2, #24
 80087ce:	4694      	mov	ip, r2
 80087d0:	44bc      	add	ip, r7
 80087d2:	4463      	add	r3, ip
 80087d4:	22c4      	movs	r2, #196	; 0xc4
 80087d6:	5a9b      	ldrh	r3, [r3, r2]
 80087d8:	001a      	movs	r2, r3
 80087da:	3a01      	subs	r2, #1
 80087dc:	21f2      	movs	r1, #242	; 0xf2
 80087de:	0049      	lsls	r1, r1, #1
 80087e0:	2018      	movs	r0, #24
 80087e2:	1809      	adds	r1, r1, r0
 80087e4:	19c9      	adds	r1, r1, r7
 80087e6:	600a      	str	r2, [r1, #0]
 80087e8:	001c      	movs	r4, r3
 80087ea:	2200      	movs	r2, #0
 80087ec:	0015      	movs	r5, r2
 80087ee:	0020      	movs	r0, r4
 80087f0:	0029      	movs	r1, r5
 80087f2:	0004      	movs	r4, r0
 80087f4:	0f62      	lsrs	r2, r4, #29
 80087f6:	000c      	movs	r4, r1
 80087f8:	00e4      	lsls	r4, r4, #3
 80087fa:	617c      	str	r4, [r7, #20]
 80087fc:	697c      	ldr	r4, [r7, #20]
 80087fe:	4314      	orrs	r4, r2
 8008800:	617c      	str	r4, [r7, #20]
 8008802:	0001      	movs	r1, r0
 8008804:	00c9      	lsls	r1, r1, #3
 8008806:	6139      	str	r1, [r7, #16]
 8008808:	603b      	str	r3, [r7, #0]
 800880a:	2200      	movs	r2, #0
 800880c:	607a      	str	r2, [r7, #4]
 800880e:	6838      	ldr	r0, [r7, #0]
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	0004      	movs	r4, r0
 8008814:	0f62      	lsrs	r2, r4, #29
 8008816:	000c      	movs	r4, r1
 8008818:	00e4      	lsls	r4, r4, #3
 800881a:	60fc      	str	r4, [r7, #12]
 800881c:	68fc      	ldr	r4, [r7, #12]
 800881e:	4314      	orrs	r4, r2
 8008820:	60fc      	str	r4, [r7, #12]
 8008822:	0001      	movs	r1, r0
 8008824:	00ca      	lsls	r2, r1, #3
 8008826:	60ba      	str	r2, [r7, #8]
 8008828:	3307      	adds	r3, #7
 800882a:	08db      	lsrs	r3, r3, #3
 800882c:	00db      	lsls	r3, r3, #3
 800882e:	4669      	mov	r1, sp
 8008830:	1acb      	subs	r3, r1, r3
 8008832:	469d      	mov	sp, r3
 8008834:	466b      	mov	r3, sp
 8008836:	3300      	adds	r3, #0
 8008838:	20f0      	movs	r0, #240	; 0xf0
 800883a:	0040      	lsls	r0, r0, #1
 800883c:	2218      	movs	r2, #24
 800883e:	1882      	adds	r2, r0, r2
 8008840:	19d1      	adds	r1, r2, r7
 8008842:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008844:	4b41      	ldr	r3, [pc, #260]	; (800894c <astronode_send_cmd_rr+0x2b8>)
 8008846:	22f8      	movs	r2, #248	; 0xf8
 8008848:	0052      	lsls	r2, r2, #1
 800884a:	189b      	adds	r3, r3, r2
 800884c:	2218      	movs	r2, #24
 800884e:	4694      	mov	ip, r2
 8008850:	44bc      	add	ip, r7
 8008852:	4463      	add	r3, ip
 8008854:	22c4      	movs	r2, #196	; 0xc4
 8008856:	5a9b      	ldrh	r3, [r3, r2]
 8008858:	3b03      	subs	r3, #3
 800885a:	0019      	movs	r1, r3
 800885c:	2350      	movs	r3, #80	; 0x50
 800885e:	2218      	movs	r2, #24
 8008860:	189b      	adds	r3, r3, r2
 8008862:	19db      	adds	r3, r3, r7
 8008864:	3305      	adds	r3, #5
 8008866:	4a3d      	ldr	r2, [pc, #244]	; (800895c <astronode_send_cmd_rr+0x2c8>)
 8008868:	2418      	movs	r4, #24
 800886a:	1900      	adds	r0, r0, r4
 800886c:	19c0      	adds	r0, r0, r7
 800886e:	6800      	ldr	r0, [r0, #0]
 8008870:	f003 f80c 	bl	800b88c <snprintf>
 8008874:	0002      	movs	r2, r0
 8008876:	23ef      	movs	r3, #239	; 0xef
 8008878:	005b      	lsls	r3, r3, #1
 800887a:	2118      	movs	r1, #24
 800887c:	185b      	adds	r3, r3, r1
 800887e:	19db      	adds	r3, r3, r7
 8008880:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008882:	23f0      	movs	r3, #240	; 0xf0
 8008884:	33ff      	adds	r3, #255	; 0xff
 8008886:	2218      	movs	r2, #24
 8008888:	189b      	adds	r3, r3, r2
 800888a:	19db      	adds	r3, r3, r7
 800888c:	2200      	movs	r2, #0
 800888e:	701a      	strb	r2, [r3, #0]
 8008890:	e024      	b.n	80088dc <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8008892:	23f0      	movs	r3, #240	; 0xf0
 8008894:	33ff      	adds	r3, #255	; 0xff
 8008896:	2218      	movs	r2, #24
 8008898:	189b      	adds	r3, r3, r2
 800889a:	19db      	adds	r3, r3, r7
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	22f0      	movs	r2, #240	; 0xf0
 80088a0:	0052      	lsls	r2, r2, #1
 80088a2:	2118      	movs	r1, #24
 80088a4:	1852      	adds	r2, r2, r1
 80088a6:	19d2      	adds	r2, r2, r7
 80088a8:	6812      	ldr	r2, [r2, #0]
 80088aa:	5cd3      	ldrb	r3, [r2, r3]
 80088ac:	1c5a      	adds	r2, r3, #1
 80088ae:	4b2c      	ldr	r3, [pc, #176]	; (8008960 <astronode_send_cmd_rr+0x2cc>)
 80088b0:	18d3      	adds	r3, r2, r3
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	001a      	movs	r2, r3
 80088b6:	2397      	movs	r3, #151	; 0x97
 80088b8:	4013      	ands	r3, r2
 80088ba:	d104      	bne.n	80088c6 <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 80088bc:	4b29      	ldr	r3, [pc, #164]	; (8008964 <astronode_send_cmd_rr+0x2d0>)
 80088be:	0018      	movs	r0, r3
 80088c0:	f7fa fc52 	bl	8003168 <send_debug_logs>
                    return;
 80088c4:	e035      	b.n	8008932 <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 80088c6:	21f0      	movs	r1, #240	; 0xf0
 80088c8:	31ff      	adds	r1, #255	; 0xff
 80088ca:	2318      	movs	r3, #24
 80088cc:	18cb      	adds	r3, r1, r3
 80088ce:	19db      	adds	r3, r3, r7
 80088d0:	781a      	ldrb	r2, [r3, #0]
 80088d2:	2318      	movs	r3, #24
 80088d4:	18cb      	adds	r3, r1, r3
 80088d6:	19db      	adds	r3, r3, r7
 80088d8:	3201      	adds	r2, #1
 80088da:	701a      	strb	r2, [r3, #0]
 80088dc:	23f0      	movs	r3, #240	; 0xf0
 80088de:	33ff      	adds	r3, #255	; 0xff
 80088e0:	2218      	movs	r2, #24
 80088e2:	189b      	adds	r3, r3, r2
 80088e4:	19db      	adds	r3, r3, r7
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	22ef      	movs	r2, #239	; 0xef
 80088ec:	0052      	lsls	r2, r2, #1
 80088ee:	2118      	movs	r1, #24
 80088f0:	1852      	adds	r2, r2, r1
 80088f2:	19d2      	adds	r2, r2, r7
 80088f4:	8812      	ldrh	r2, [r2, #0]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d8cb      	bhi.n	8008892 <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 80088fa:	4b1b      	ldr	r3, [pc, #108]	; (8008968 <astronode_send_cmd_rr+0x2d4>)
 80088fc:	0018      	movs	r0, r3
 80088fe:	f7fa fc33 	bl	8003168 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8008902:	2350      	movs	r3, #80	; 0x50
 8008904:	2218      	movs	r2, #24
 8008906:	189b      	adds	r3, r3, r2
 8008908:	19db      	adds	r3, r3, r7
 800890a:	1d5a      	adds	r2, r3, #5
 800890c:	4917      	ldr	r1, [pc, #92]	; (800896c <astronode_send_cmd_rr+0x2d8>)
 800890e:	24f0      	movs	r4, #240	; 0xf0
 8008910:	0064      	lsls	r4, r4, #1
 8008912:	2318      	movs	r3, #24
 8008914:	18e3      	adds	r3, r4, r3
 8008916:	19db      	adds	r3, r3, r7
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	0018      	movs	r0, r3
 800891c:	f002 ffea 	bl	800b8f4 <sprintf>
            send_debug_logs(command_content);
 8008920:	2318      	movs	r3, #24
 8008922:	18e3      	adds	r3, r4, r3
 8008924:	19db      	adds	r3, r3, r7
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	0018      	movs	r0, r3
 800892a:	f7fa fc1d 	bl	8003168 <send_debug_logs>
 800892e:	46b5      	mov	sp, r6
 8008930:	e005      	b.n	800893e <astronode_send_cmd_rr+0x2aa>
                return;
 8008932:	46b5      	mov	sp, r6
 8008934:	e003      	b.n	800893e <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 8008936:	4b0e      	ldr	r3, [pc, #56]	; (8008970 <astronode_send_cmd_rr+0x2dc>)
 8008938:	0018      	movs	r0, r3
 800893a:	f7fa fc15 	bl	8003168 <send_debug_logs>
        }
    }
}
 800893e:	46bd      	mov	sp, r7
 8008940:	2383      	movs	r3, #131	; 0x83
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	449d      	add	sp, r3
 8008946:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008948:	fffffdf4 	.word	0xfffffdf4
 800894c:	fffffe60 	.word	0xfffffe60
 8008950:	08013634 	.word	0x08013634
 8008954:	08013650 	.word	0x08013650
 8008958:	080136a0 	.word	0x080136a0
 800895c:	08012ce0 	.word	0x08012ce0
 8008960:	080141e0 	.word	0x080141e0
 8008964:	080136b4 	.word	0x080136b4
 8008968:	080136e0 	.word	0x080136e0
 800896c:	080136f8 	.word	0x080136f8
 8008970:	080136fc 	.word	0x080136fc

08008974 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008974:	b580      	push	{r7, lr}
 8008976:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008978:	4b02      	ldr	r3, [pc, #8]	; (8008984 <is_sak_available+0x10>)
 800897a:	781b      	ldrb	r3, [r3, #0]
}
 800897c:	0018      	movs	r0, r3
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	46c0      	nop			; (mov r8, r8)
 8008984:	20000bfc 	.word	0x20000bfc

08008988 <is_astronode_reset>:

bool is_astronode_reset()
{
 8008988:	b580      	push	{r7, lr}
 800898a:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 800898c:	4b02      	ldr	r3, [pc, #8]	; (8008998 <is_astronode_reset+0x10>)
 800898e:	781b      	ldrb	r3, [r3, #0]
}
 8008990:	0018      	movs	r0, r3
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
 8008996:	46c0      	nop			; (mov r8, r8)
 8008998:	20000bfd 	.word	0x20000bfd

0800899c <is_command_available>:

bool is_command_available()
{
 800899c:	b580      	push	{r7, lr}
 800899e:	af00      	add	r7, sp, #0
    return g_is_command_available;
 80089a0:	4b02      	ldr	r3, [pc, #8]	; (80089ac <is_command_available+0x10>)
 80089a2:	781b      	ldrb	r3, [r3, #0]
}
 80089a4:	0018      	movs	r0, r3
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	46c0      	nop			; (mov r8, r8)
 80089ac:	20000bfe 	.word	0x20000bfe

080089b0 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b082      	sub	sp, #8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	0002      	movs	r2, r0
 80089b8:	6039      	str	r1, [r7, #0]
 80089ba:	1dfb      	adds	r3, r7, #7
 80089bc:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80089be:	1dfb      	adds	r3, r7, #7
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	2b2f      	cmp	r3, #47	; 0x2f
 80089c4:	d90b      	bls.n	80089de <ascii_to_value+0x2e>
 80089c6:	1dfb      	adds	r3, r7, #7
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	2b39      	cmp	r3, #57	; 0x39
 80089cc:	d807      	bhi.n	80089de <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 80089ce:	1dfb      	adds	r3, r7, #7
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	3b30      	subs	r3, #48	; 0x30
 80089d4:	b2da      	uxtb	r2, r3
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	701a      	strb	r2, [r3, #0]
        return true;
 80089da:	2301      	movs	r3, #1
 80089dc:	e010      	b.n	8008a00 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 80089de:	1dfb      	adds	r3, r7, #7
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	2b40      	cmp	r3, #64	; 0x40
 80089e4:	d90b      	bls.n	80089fe <ascii_to_value+0x4e>
 80089e6:	1dfb      	adds	r3, r7, #7
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	2b46      	cmp	r3, #70	; 0x46
 80089ec:	d807      	bhi.n	80089fe <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 80089ee:	1dfb      	adds	r3, r7, #7
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	3b37      	subs	r3, #55	; 0x37
 80089f4:	b2da      	uxtb	r2, r3
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	701a      	strb	r2, [r3, #0]
        return true;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e000      	b.n	8008a00 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 80089fe:	2300      	movs	r3, #0
    }
}
 8008a00:	0018      	movs	r0, r3
 8008a02:	46bd      	mov	sp, r7
 8008a04:	b002      	add	sp, #8
 8008a06:	bd80      	pop	{r7, pc}

08008a08 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a0a:	b085      	sub	sp, #20
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008a12:	250e      	movs	r5, #14
 8008a14:	197b      	adds	r3, r7, r5
 8008a16:	2200      	movs	r2, #0
 8008a18:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008a1a:	197b      	adds	r3, r7, r5
 8008a1c:	881b      	ldrh	r3, [r3, #0]
 8008a1e:	197a      	adds	r2, r7, r5
 8008a20:	1c59      	adds	r1, r3, #1
 8008a22:	8011      	strh	r1, [r2, #0]
 8008a24:	001a      	movs	r2, r3
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	189b      	adds	r3, r3, r2
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	260a      	movs	r6, #10
 8008a32:	19bc      	adds	r4, r7, r6
 8008a34:	4a44      	ldr	r2, [pc, #272]	; (8008b48 <astronode_create_request_transport+0x140>)
 8008a36:	2101      	movs	r1, #1
 8008a38:	0018      	movs	r0, r3
 8008a3a:	f000 fa7d 	bl	8008f38 <calculate_crc>
 8008a3e:	0003      	movs	r3, r0
 8008a40:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	1c58      	adds	r0, r3, #1
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	22c4      	movs	r2, #196	; 0xc4
 8008a4a:	5a99      	ldrh	r1, [r3, r2]
 8008a4c:	19bc      	adds	r4, r7, r6
 8008a4e:	19bb      	adds	r3, r7, r6
 8008a50:	881b      	ldrh	r3, [r3, #0]
 8008a52:	001a      	movs	r2, r3
 8008a54:	f000 fa70 	bl	8008f38 <calculate_crc>
 8008a58:	0003      	movs	r3, r0
 8008a5a:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008a5c:	19bb      	adds	r3, r7, r6
 8008a5e:	881b      	ldrh	r3, [r3, #0]
 8008a60:	021b      	lsls	r3, r3, #8
 8008a62:	b21a      	sxth	r2, r3
 8008a64:	0031      	movs	r1, r6
 8008a66:	19bb      	adds	r3, r7, r6
 8008a68:	881b      	ldrh	r3, [r3, #0]
 8008a6a:	0a1b      	lsrs	r3, r3, #8
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	b21b      	sxth	r3, r3
 8008a70:	4313      	orrs	r3, r2
 8008a72:	b21a      	sxth	r2, r3
 8008a74:	187b      	adds	r3, r7, r1
 8008a76:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	7818      	ldrb	r0, [r3, #0]
 8008a7c:	197b      	adds	r3, r7, r5
 8008a7e:	881b      	ldrh	r3, [r3, #0]
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	18d3      	adds	r3, r2, r3
 8008a84:	0019      	movs	r1, r3
 8008a86:	f000 fbeb 	bl	8009260 <uint8_to_ascii_buffer>
    index += 2;
 8008a8a:	197b      	adds	r3, r7, r5
 8008a8c:	197a      	adds	r2, r7, r5
 8008a8e:	8812      	ldrh	r2, [r2, #0]
 8008a90:	3202      	adds	r2, #2
 8008a92:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008a94:	230c      	movs	r3, #12
 8008a96:	18fb      	adds	r3, r7, r3
 8008a98:	2200      	movs	r2, #0
 8008a9a:	801a      	strh	r2, [r3, #0]
 8008a9c:	e017      	b.n	8008ace <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008a9e:	240c      	movs	r4, #12
 8008aa0:	193b      	adds	r3, r7, r4
 8008aa2:	881b      	ldrh	r3, [r3, #0]
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	18d3      	adds	r3, r2, r3
 8008aa8:	7858      	ldrb	r0, [r3, #1]
 8008aaa:	250e      	movs	r5, #14
 8008aac:	197b      	adds	r3, r7, r5
 8008aae:	881b      	ldrh	r3, [r3, #0]
 8008ab0:	683a      	ldr	r2, [r7, #0]
 8008ab2:	18d3      	adds	r3, r2, r3
 8008ab4:	0019      	movs	r1, r3
 8008ab6:	f000 fbd3 	bl	8009260 <uint8_to_ascii_buffer>
        index += 2;
 8008aba:	197b      	adds	r3, r7, r5
 8008abc:	197a      	adds	r2, r7, r5
 8008abe:	8812      	ldrh	r2, [r2, #0]
 8008ac0:	3202      	adds	r2, #2
 8008ac2:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008ac4:	193b      	adds	r3, r7, r4
 8008ac6:	881a      	ldrh	r2, [r3, #0]
 8008ac8:	193b      	adds	r3, r7, r4
 8008aca:	3201      	adds	r2, #1
 8008acc:	801a      	strh	r2, [r3, #0]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	22c4      	movs	r2, #196	; 0xc4
 8008ad2:	5a9b      	ldrh	r3, [r3, r2]
 8008ad4:	220c      	movs	r2, #12
 8008ad6:	18ba      	adds	r2, r7, r2
 8008ad8:	8812      	ldrh	r2, [r2, #0]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d3df      	bcc.n	8008a9e <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008ade:	250a      	movs	r5, #10
 8008ae0:	197b      	adds	r3, r7, r5
 8008ae2:	881b      	ldrh	r3, [r3, #0]
 8008ae4:	0a1b      	lsrs	r3, r3, #8
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	b2d8      	uxtb	r0, r3
 8008aea:	240e      	movs	r4, #14
 8008aec:	193b      	adds	r3, r7, r4
 8008aee:	881b      	ldrh	r3, [r3, #0]
 8008af0:	683a      	ldr	r2, [r7, #0]
 8008af2:	18d3      	adds	r3, r2, r3
 8008af4:	0019      	movs	r1, r3
 8008af6:	f000 fbb3 	bl	8009260 <uint8_to_ascii_buffer>
    index += 2;
 8008afa:	0021      	movs	r1, r4
 8008afc:	187b      	adds	r3, r7, r1
 8008afe:	187a      	adds	r2, r7, r1
 8008b00:	8812      	ldrh	r2, [r2, #0]
 8008b02:	3202      	adds	r2, #2
 8008b04:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8008b06:	197b      	adds	r3, r7, r5
 8008b08:	881b      	ldrh	r3, [r3, #0]
 8008b0a:	b2d8      	uxtb	r0, r3
 8008b0c:	000c      	movs	r4, r1
 8008b0e:	187b      	adds	r3, r7, r1
 8008b10:	881b      	ldrh	r3, [r3, #0]
 8008b12:	683a      	ldr	r2, [r7, #0]
 8008b14:	18d3      	adds	r3, r2, r3
 8008b16:	0019      	movs	r1, r3
 8008b18:	f000 fba2 	bl	8009260 <uint8_to_ascii_buffer>
    index += 2;
 8008b1c:	0020      	movs	r0, r4
 8008b1e:	183b      	adds	r3, r7, r0
 8008b20:	183a      	adds	r2, r7, r0
 8008b22:	8812      	ldrh	r2, [r2, #0]
 8008b24:	3202      	adds	r2, #2
 8008b26:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008b28:	183b      	adds	r3, r7, r0
 8008b2a:	881b      	ldrh	r3, [r3, #0]
 8008b2c:	183a      	adds	r2, r7, r0
 8008b2e:	1c59      	adds	r1, r3, #1
 8008b30:	8011      	strh	r1, [r2, #0]
 8008b32:	001a      	movs	r2, r3
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	189b      	adds	r3, r3, r2
 8008b38:	2203      	movs	r2, #3
 8008b3a:	701a      	strb	r2, [r3, #0]

    return index;
 8008b3c:	183b      	adds	r3, r7, r0
 8008b3e:	881b      	ldrh	r3, [r3, #0]
}
 8008b40:	0018      	movs	r0, r3
 8008b42:	46bd      	mov	sp, r7
 8008b44:	b005      	add	sp, #20
 8008b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b48:	0000ffff 	.word	0x0000ffff

08008b4c <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b4e:	b089      	sub	sp, #36	; 0x24
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	60f8      	str	r0, [r7, #12]
 8008b54:	607a      	str	r2, [r7, #4]
 8008b56:	230a      	movs	r3, #10
 8008b58:	18fb      	adds	r3, r7, r3
 8008b5a:	1c0a      	adds	r2, r1, #0
 8008b5c:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	d005      	beq.n	8008b72 <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8008b66:	4bbd      	ldr	r3, [pc, #756]	; (8008e5c <astronode_decode_answer_transport+0x310>)
 8008b68:	0018      	movs	r0, r3
 8008b6a:	f7fa fafd 	bl	8003168 <send_debug_logs>
        return RS_FAILURE;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	e170      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 8008b72:	210a      	movs	r1, #10
 8008b74:	187b      	adds	r3, r7, r1
 8008b76:	881b      	ldrh	r3, [r3, #0]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	4013      	ands	r3, r2
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d103      	bne.n	8008b8a <astronode_decode_answer_transport+0x3e>
 8008b82:	187b      	adds	r3, r7, r1
 8008b84:	881b      	ldrh	r3, [r3, #0]
 8008b86:	2b07      	cmp	r3, #7
 8008b88:	d805      	bhi.n	8008b96 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8008b8a:	4bb5      	ldr	r3, [pc, #724]	; (8008e60 <astronode_decode_answer_transport+0x314>)
 8008b8c:	0018      	movs	r0, r3
 8008b8e:	f7fa faeb 	bl	8003168 <send_debug_logs>
        return RS_FAILURE;
 8008b92:	2300      	movs	r3, #0
 8008b94:	e15e      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8008b96:	230a      	movs	r3, #10
 8008b98:	18fb      	adds	r3, r7, r3
 8008b9a:	881b      	ldrh	r3, [r3, #0]
 8008b9c:	3b08      	subs	r3, #8
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	da00      	bge.n	8008ba4 <astronode_decode_answer_transport+0x58>
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	105b      	asrs	r3, r3, #1
 8008ba6:	b299      	uxth	r1, r3
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	22c4      	movs	r2, #196	; 0xc4
 8008bac:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8008bae:	230a      	movs	r3, #10
 8008bb0:	18fb      	adds	r3, r7, r3
 8008bb2:	881b      	ldrh	r3, [r3, #0]
 8008bb4:	3b01      	subs	r3, #1
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	18d3      	adds	r3, r2, r3
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	2b03      	cmp	r3, #3
 8008bbe:	d005      	beq.n	8008bcc <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 8008bc0:	4ba8      	ldr	r3, [pc, #672]	; (8008e64 <astronode_decode_answer_transport+0x318>)
 8008bc2:	0018      	movs	r0, r3
 8008bc4:	f7fa fad0 	bl	8003168 <send_debug_logs>
        return RS_FAILURE;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	e143      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008bcc:	2117      	movs	r1, #23
 8008bce:	187b      	adds	r3, r7, r1
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 8008bd4:	2416      	movs	r4, #22
 8008bd6:	193b      	adds	r3, r7, r4
 8008bd8:	2200      	movs	r2, #0
 8008bda:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	3301      	adds	r3, #1
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	187a      	adds	r2, r7, r1
 8008be4:	0011      	movs	r1, r2
 8008be6:	0018      	movs	r0, r3
 8008be8:	f7ff fee2 	bl	80089b0 <ascii_to_value>
 8008bec:	0003      	movs	r3, r0
 8008bee:	001a      	movs	r2, r3
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	4053      	eors	r3, r2
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10e      	bne.n	8008c18 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	3302      	adds	r3, #2
 8008bfe:	781b      	ldrb	r3, [r3, #0]
 8008c00:	193a      	adds	r2, r7, r4
 8008c02:	0011      	movs	r1, r2
 8008c04:	0018      	movs	r0, r3
 8008c06:	f7ff fed3 	bl	80089b0 <ascii_to_value>
 8008c0a:	0003      	movs	r3, r0
 8008c0c:	001a      	movs	r2, r3
 8008c0e:	2301      	movs	r3, #1
 8008c10:	4053      	eors	r3, r2
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d005      	beq.n	8008c24 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008c18:	4b93      	ldr	r3, [pc, #588]	; (8008e68 <astronode_decode_answer_transport+0x31c>)
 8008c1a:	0018      	movs	r0, r3
 8008c1c:	f7fa faa4 	bl	8003168 <send_debug_logs>
        return RS_FAILURE;
 8008c20:	2300      	movs	r3, #0
 8008c22:	e117      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8008c24:	2317      	movs	r3, #23
 8008c26:	18fb      	adds	r3, r7, r3
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	011b      	lsls	r3, r3, #4
 8008c2c:	b2da      	uxtb	r2, r3
 8008c2e:	2316      	movs	r3, #22
 8008c30:	18fb      	adds	r3, r7, r3
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	18d3      	adds	r3, r2, r3
 8008c36:	b2da      	uxtb	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008c3c:	231e      	movs	r3, #30
 8008c3e:	18fb      	adds	r3, r7, r3
 8008c40:	2203      	movs	r2, #3
 8008c42:	801a      	strh	r2, [r3, #0]
 8008c44:	231c      	movs	r3, #28
 8008c46:	18fb      	adds	r3, r7, r3
 8008c48:	2200      	movs	r2, #0
 8008c4a:	801a      	strh	r2, [r3, #0]
 8008c4c:	e045      	b.n	8008cda <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8008c4e:	241e      	movs	r4, #30
 8008c50:	193b      	adds	r3, r7, r4
 8008c52:	881b      	ldrh	r3, [r3, #0]
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	18d3      	adds	r3, r2, r3
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	2217      	movs	r2, #23
 8008c5c:	18ba      	adds	r2, r7, r2
 8008c5e:	0011      	movs	r1, r2
 8008c60:	0018      	movs	r0, r3
 8008c62:	f7ff fea5 	bl	80089b0 <ascii_to_value>
 8008c66:	0003      	movs	r3, r0
 8008c68:	001a      	movs	r2, r3
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	4053      	eors	r3, r2
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d112      	bne.n	8008c9a <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8008c74:	193b      	adds	r3, r7, r4
 8008c76:	881b      	ldrh	r3, [r3, #0]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	18d3      	adds	r3, r2, r3
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	2216      	movs	r2, #22
 8008c82:	18ba      	adds	r2, r7, r2
 8008c84:	0011      	movs	r1, r2
 8008c86:	0018      	movs	r0, r3
 8008c88:	f7ff fe92 	bl	80089b0 <ascii_to_value>
 8008c8c:	0003      	movs	r3, r0
 8008c8e:	001a      	movs	r2, r3
 8008c90:	2301      	movs	r3, #1
 8008c92:	4053      	eors	r3, r2
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d005      	beq.n	8008ca6 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008c9a:	4b73      	ldr	r3, [pc, #460]	; (8008e68 <astronode_decode_answer_transport+0x31c>)
 8008c9c:	0018      	movs	r0, r3
 8008c9e:	f7fa fa63 	bl	8003168 <send_debug_logs>
            return RS_FAILURE;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	e0d6      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 8008ca6:	2317      	movs	r3, #23
 8008ca8:	18fb      	adds	r3, r7, r3
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	011b      	lsls	r3, r3, #4
 8008cae:	b2d9      	uxtb	r1, r3
 8008cb0:	2316      	movs	r3, #22
 8008cb2:	18fb      	adds	r3, r7, r3
 8008cb4:	781a      	ldrb	r2, [r3, #0]
 8008cb6:	201c      	movs	r0, #28
 8008cb8:	183b      	adds	r3, r7, r0
 8008cba:	881b      	ldrh	r3, [r3, #0]
 8008cbc:	1838      	adds	r0, r7, r0
 8008cbe:	1c5c      	adds	r4, r3, #1
 8008cc0:	8004      	strh	r4, [r0, #0]
 8008cc2:	0018      	movs	r0, r3
 8008cc4:	188b      	adds	r3, r1, r2
 8008cc6:	b2da      	uxtb	r2, r3
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	181b      	adds	r3, r3, r0
 8008ccc:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008cce:	221e      	movs	r2, #30
 8008cd0:	18bb      	adds	r3, r7, r2
 8008cd2:	18ba      	adds	r2, r7, r2
 8008cd4:	8812      	ldrh	r2, [r2, #0]
 8008cd6:	3202      	adds	r2, #2
 8008cd8:	801a      	strh	r2, [r3, #0]
 8008cda:	231e      	movs	r3, #30
 8008cdc:	18fb      	adds	r3, r7, r3
 8008cde:	881a      	ldrh	r2, [r3, #0]
 8008ce0:	260a      	movs	r6, #10
 8008ce2:	19bb      	adds	r3, r7, r6
 8008ce4:	881b      	ldrh	r3, [r3, #0]
 8008ce6:	3b05      	subs	r3, #5
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	dbb0      	blt.n	8008c4e <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	251a      	movs	r5, #26
 8008cf0:	197c      	adds	r4, r7, r5
 8008cf2:	4a5e      	ldr	r2, [pc, #376]	; (8008e6c <astronode_decode_answer_transport+0x320>)
 8008cf4:	2101      	movs	r1, #1
 8008cf6:	0018      	movs	r0, r3
 8008cf8:	f000 f91e 	bl	8008f38 <calculate_crc>
 8008cfc:	0003      	movs	r3, r0
 8008cfe:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	1c58      	adds	r0, r3, #1
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	22c4      	movs	r2, #196	; 0xc4
 8008d08:	5a99      	ldrh	r1, [r3, r2]
 8008d0a:	197c      	adds	r4, r7, r5
 8008d0c:	197b      	adds	r3, r7, r5
 8008d0e:	881b      	ldrh	r3, [r3, #0]
 8008d10:	001a      	movs	r2, r3
 8008d12:	f000 f911 	bl	8008f38 <calculate_crc>
 8008d16:	0003      	movs	r3, r0
 8008d18:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008d1a:	197b      	adds	r3, r7, r5
 8008d1c:	881b      	ldrh	r3, [r3, #0]
 8008d1e:	021b      	lsls	r3, r3, #8
 8008d20:	b21a      	sxth	r2, r3
 8008d22:	0029      	movs	r1, r5
 8008d24:	197b      	adds	r3, r7, r5
 8008d26:	881b      	ldrh	r3, [r3, #0]
 8008d28:	0a1b      	lsrs	r3, r3, #8
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	b21b      	sxth	r3, r3
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	b21a      	sxth	r2, r3
 8008d32:	187b      	adds	r3, r7, r1
 8008d34:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8008d36:	19bb      	adds	r3, r7, r6
 8008d38:	881b      	ldrh	r3, [r3, #0]
 8008d3a:	3b05      	subs	r3, #5
 8008d3c:	68fa      	ldr	r2, [r7, #12]
 8008d3e:	18d3      	adds	r3, r2, r3
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	2217      	movs	r2, #23
 8008d44:	18ba      	adds	r2, r7, r2
 8008d46:	0011      	movs	r1, r2
 8008d48:	0018      	movs	r0, r3
 8008d4a:	f7ff fe31 	bl	80089b0 <ascii_to_value>
 8008d4e:	0003      	movs	r3, r0
 8008d50:	001a      	movs	r2, r3
 8008d52:	2301      	movs	r3, #1
 8008d54:	4053      	eors	r3, r2
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d112      	bne.n	8008d82 <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8008d5c:	19bb      	adds	r3, r7, r6
 8008d5e:	881b      	ldrh	r3, [r3, #0]
 8008d60:	3b04      	subs	r3, #4
 8008d62:	68fa      	ldr	r2, [r7, #12]
 8008d64:	18d3      	adds	r3, r2, r3
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	2216      	movs	r2, #22
 8008d6a:	18ba      	adds	r2, r7, r2
 8008d6c:	0011      	movs	r1, r2
 8008d6e:	0018      	movs	r0, r3
 8008d70:	f7ff fe1e 	bl	80089b0 <ascii_to_value>
 8008d74:	0003      	movs	r3, r0
 8008d76:	001a      	movs	r2, r3
 8008d78:	2301      	movs	r3, #1
 8008d7a:	4053      	eors	r3, r2
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d005      	beq.n	8008d8e <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008d82:	4b39      	ldr	r3, [pc, #228]	; (8008e68 <astronode_decode_answer_transport+0x31c>)
 8008d84:	0018      	movs	r0, r3
 8008d86:	f7fa f9ef 	bl	8003168 <send_debug_logs>
        return RS_FAILURE;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	e062      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8008d8e:	2017      	movs	r0, #23
 8008d90:	183b      	adds	r3, r7, r0
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	031b      	lsls	r3, r3, #12
 8008d98:	b299      	uxth	r1, r3
 8008d9a:	2416      	movs	r4, #22
 8008d9c:	193b      	adds	r3, r7, r4
 8008d9e:	781b      	ldrb	r3, [r3, #0]
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	021b      	lsls	r3, r3, #8
 8008da4:	b29a      	uxth	r2, r3
 8008da6:	2318      	movs	r3, #24
 8008da8:	18fb      	adds	r3, r7, r3
 8008daa:	188a      	adds	r2, r1, r2
 8008dac:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8008dae:	250a      	movs	r5, #10
 8008db0:	197b      	adds	r3, r7, r5
 8008db2:	881b      	ldrh	r3, [r3, #0]
 8008db4:	3b03      	subs	r3, #3
 8008db6:	68fa      	ldr	r2, [r7, #12]
 8008db8:	18d3      	adds	r3, r2, r3
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	183a      	adds	r2, r7, r0
 8008dbe:	0011      	movs	r1, r2
 8008dc0:	0018      	movs	r0, r3
 8008dc2:	f7ff fdf5 	bl	80089b0 <ascii_to_value>
 8008dc6:	0003      	movs	r3, r0
 8008dc8:	001a      	movs	r2, r3
 8008dca:	2301      	movs	r3, #1
 8008dcc:	4053      	eors	r3, r2
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d111      	bne.n	8008df8 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 8008dd4:	197b      	adds	r3, r7, r5
 8008dd6:	881b      	ldrh	r3, [r3, #0]
 8008dd8:	3b02      	subs	r3, #2
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	18d3      	adds	r3, r2, r3
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	193a      	adds	r2, r7, r4
 8008de2:	0011      	movs	r1, r2
 8008de4:	0018      	movs	r0, r3
 8008de6:	f7ff fde3 	bl	80089b0 <ascii_to_value>
 8008dea:	0003      	movs	r3, r0
 8008dec:	001a      	movs	r2, r3
 8008dee:	2301      	movs	r3, #1
 8008df0:	4053      	eors	r3, r2
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d005      	beq.n	8008e04 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008df8:	4b1b      	ldr	r3, [pc, #108]	; (8008e68 <astronode_decode_answer_transport+0x31c>)
 8008dfa:	0018      	movs	r0, r3
 8008dfc:	f7fa f9b4 	bl	8003168 <send_debug_logs>
        return RS_FAILURE;
 8008e00:	2300      	movs	r3, #0
 8008e02:	e027      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8008e04:	2317      	movs	r3, #23
 8008e06:	18fb      	adds	r3, r7, r3
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	011b      	lsls	r3, r3, #4
 8008e0e:	b29a      	uxth	r2, r3
 8008e10:	2316      	movs	r3, #22
 8008e12:	18fb      	adds	r3, r7, r3
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	18d3      	adds	r3, r2, r3
 8008e1a:	b299      	uxth	r1, r3
 8008e1c:	2018      	movs	r0, #24
 8008e1e:	183b      	adds	r3, r7, r0
 8008e20:	183a      	adds	r2, r7, r0
 8008e22:	8812      	ldrh	r2, [r2, #0]
 8008e24:	188a      	adds	r2, r1, r2
 8008e26:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008e28:	183a      	adds	r2, r7, r0
 8008e2a:	231a      	movs	r3, #26
 8008e2c:	18fb      	adds	r3, r7, r3
 8008e2e:	8812      	ldrh	r2, [r2, #0]
 8008e30:	881b      	ldrh	r3, [r3, #0]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d005      	beq.n	8008e42 <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8008e36:	4b0e      	ldr	r3, [pc, #56]	; (8008e70 <astronode_decode_answer_transport+0x324>)
 8008e38:	0018      	movs	r0, r3
 8008e3a:	f7fa f995 	bl	8003168 <send_debug_logs>
        return RS_FAILURE;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	e008      	b.n	8008e54 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	2bff      	cmp	r3, #255	; 0xff
 8008e48:	d103      	bne.n	8008e52 <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	0018      	movs	r0, r3
 8008e4e:	f000 f8c3 	bl	8008fd8 <check_for_error>
    }

    return RS_SUCCESS;
 8008e52:	2301      	movs	r3, #1
}
 8008e54:	0018      	movs	r0, r3
 8008e56:	46bd      	mov	sp, r7
 8008e58:	b009      	add	sp, #36	; 0x24
 8008e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e5c:	0801378c 	.word	0x0801378c
 8008e60:	080137dc 	.word	0x080137dc
 8008e64:	0801382c 	.word	0x0801382c
 8008e68:	0801387c 	.word	0x0801387c
 8008e6c:	0000ffff 	.word	0x0000ffff
 8008e70:	080138c8 	.word	0x080138c8

08008e74 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8008e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e76:	4c2b      	ldr	r4, [pc, #172]	; (8008f24 <astronode_transport_send_receive+0xb0>)
 8008e78:	44a5      	add	sp, r4
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	6078      	str	r0, [r7, #4]
 8008e7e:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008e80:	4b29      	ldr	r3, [pc, #164]	; (8008f28 <astronode_transport_send_receive+0xb4>)
 8008e82:	25ca      	movs	r5, #202	; 0xca
 8008e84:	00ad      	lsls	r5, r5, #2
 8008e86:	195b      	adds	r3, r3, r5
 8008e88:	19db      	adds	r3, r3, r7
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	601a      	str	r2, [r3, #0]
 8008e8e:	3304      	adds	r3, #4
 8008e90:	22c4      	movs	r2, #196	; 0xc4
 8008e92:	0052      	lsls	r2, r2, #1
 8008e94:	2100      	movs	r1, #0
 8008e96:	0018      	movs	r0, r3
 8008e98:	f002 fdc2 	bl	800ba20 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008e9c:	4b23      	ldr	r3, [pc, #140]	; (8008f2c <astronode_transport_send_receive+0xb8>)
 8008e9e:	195b      	adds	r3, r3, r5
 8008ea0:	19db      	adds	r3, r3, r7
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	601a      	str	r2, [r3, #0]
 8008ea6:	3304      	adds	r3, #4
 8008ea8:	22c4      	movs	r2, #196	; 0xc4
 8008eaa:	0052      	lsls	r2, r2, #1
 8008eac:	2100      	movs	r1, #0
 8008eae:	0018      	movs	r0, r3
 8008eb0:	f002 fdb6 	bl	800ba20 <memset>
    uint16_t answer_length =  0;
 8008eb4:	4b1e      	ldr	r3, [pc, #120]	; (8008f30 <astronode_transport_send_receive+0xbc>)
 8008eb6:	195b      	adds	r3, r3, r5
 8008eb8:	19db      	adds	r3, r3, r7
 8008eba:	2200      	movs	r2, #0
 8008ebc:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 8008ebe:	4e1d      	ldr	r6, [pc, #116]	; (8008f34 <astronode_transport_send_receive+0xc0>)
 8008ec0:	19bc      	adds	r4, r7, r6
 8008ec2:	23cc      	movs	r3, #204	; 0xcc
 8008ec4:	005b      	lsls	r3, r3, #1
 8008ec6:	18fa      	adds	r2, r7, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	0011      	movs	r1, r2
 8008ecc:	0018      	movs	r0, r3
 8008ece:	f7ff fd9b 	bl	8008a08 <astronode_create_request_transport>
 8008ed2:	0003      	movs	r3, r0
 8008ed4:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 8008ed6:	19bb      	adds	r3, r7, r6
 8008ed8:	881a      	ldrh	r2, [r3, #0]
 8008eda:	23cc      	movs	r3, #204	; 0xcc
 8008edc:	005b      	lsls	r3, r3, #1
 8008ede:	18fb      	adds	r3, r7, r3
 8008ee0:	0011      	movs	r1, r2
 8008ee2:	0018      	movs	r0, r3
 8008ee4:	f7fa fa9c 	bl	8003420 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8008ee8:	230a      	movs	r3, #10
 8008eea:	18fa      	adds	r2, r7, r3
 8008eec:	240c      	movs	r4, #12
 8008eee:	193b      	adds	r3, r7, r4
 8008ef0:	0011      	movs	r1, r2
 8008ef2:	0018      	movs	r0, r3
 8008ef4:	f000 f92c 	bl	8009150 <receive_astronode_answer>
 8008ef8:	0003      	movs	r3, r0
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d10a      	bne.n	8008f14 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8008efe:	4b0c      	ldr	r3, [pc, #48]	; (8008f30 <astronode_transport_send_receive+0xbc>)
 8008f00:	195b      	adds	r3, r3, r5
 8008f02:	19db      	adds	r3, r3, r7
 8008f04:	8819      	ldrh	r1, [r3, #0]
 8008f06:	683a      	ldr	r2, [r7, #0]
 8008f08:	193b      	adds	r3, r7, r4
 8008f0a:	0018      	movs	r0, r3
 8008f0c:	f7ff fe1e 	bl	8008b4c <astronode_decode_answer_transport>
 8008f10:	0003      	movs	r3, r0
 8008f12:	e000      	b.n	8008f16 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8008f14:	2300      	movs	r3, #0
    }
}
 8008f16:	0018      	movs	r0, r3
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	23cb      	movs	r3, #203	; 0xcb
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	449d      	add	sp, r3
 8008f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f22:	46c0      	nop			; (mov r8, r8)
 8008f24:	fffffcd4 	.word	0xfffffcd4
 8008f28:	fffffe70 	.word	0xfffffe70
 8008f2c:	fffffce4 	.word	0xfffffce4
 8008f30:	fffffce2 	.word	0xfffffce2
 8008f34:	00000326 	.word	0x00000326

08008f38 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8008f38:	b590      	push	{r4, r7, lr}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	0008      	movs	r0, r1
 8008f42:	0011      	movs	r1, r2
 8008f44:	1cbb      	adds	r3, r7, #2
 8008f46:	1c02      	adds	r2, r0, #0
 8008f48:	801a      	strh	r2, [r3, #0]
 8008f4a:	003b      	movs	r3, r7
 8008f4c:	1c0a      	adds	r2, r1, #0
 8008f4e:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8008f50:	230e      	movs	r3, #14
 8008f52:	18fb      	adds	r3, r7, r3
 8008f54:	003a      	movs	r2, r7
 8008f56:	8812      	ldrh	r2, [r2, #0]
 8008f58:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8008f5a:	e02e      	b.n	8008fba <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8008f5c:	240e      	movs	r4, #14
 8008f5e:	193b      	adds	r3, r7, r4
 8008f60:	881b      	ldrh	r3, [r3, #0]
 8008f62:	0a1b      	lsrs	r3, r3, #8
 8008f64:	b299      	uxth	r1, r3
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	1c5a      	adds	r2, r3, #1
 8008f6a:	607a      	str	r2, [r7, #4]
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	200c      	movs	r0, #12
 8008f72:	183b      	adds	r3, r7, r0
 8008f74:	404a      	eors	r2, r1
 8008f76:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8008f78:	183b      	adds	r3, r7, r0
 8008f7a:	881b      	ldrh	r3, [r3, #0]
 8008f7c:	091b      	lsrs	r3, r3, #4
 8008f7e:	b299      	uxth	r1, r3
 8008f80:	183b      	adds	r3, r7, r0
 8008f82:	183a      	adds	r2, r7, r0
 8008f84:	8812      	ldrh	r2, [r2, #0]
 8008f86:	404a      	eors	r2, r1
 8008f88:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8008f8a:	0021      	movs	r1, r4
 8008f8c:	187b      	adds	r3, r7, r1
 8008f8e:	881b      	ldrh	r3, [r3, #0]
 8008f90:	021b      	lsls	r3, r3, #8
 8008f92:	b21a      	sxth	r2, r3
 8008f94:	183b      	adds	r3, r7, r0
 8008f96:	881b      	ldrh	r3, [r3, #0]
 8008f98:	031b      	lsls	r3, r3, #12
 8008f9a:	b21b      	sxth	r3, r3
 8008f9c:	4053      	eors	r3, r2
 8008f9e:	b21a      	sxth	r2, r3
 8008fa0:	183b      	adds	r3, r7, r0
 8008fa2:	881b      	ldrh	r3, [r3, #0]
 8008fa4:	015b      	lsls	r3, r3, #5
 8008fa6:	b21b      	sxth	r3, r3
 8008fa8:	4053      	eors	r3, r2
 8008faa:	b21a      	sxth	r2, r3
 8008fac:	183b      	adds	r3, r7, r0
 8008fae:	2000      	movs	r0, #0
 8008fb0:	5e1b      	ldrsh	r3, [r3, r0]
 8008fb2:	4053      	eors	r3, r2
 8008fb4:	b21a      	sxth	r2, r3
 8008fb6:	187b      	adds	r3, r7, r1
 8008fb8:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 8008fba:	1cbb      	adds	r3, r7, #2
 8008fbc:	881b      	ldrh	r3, [r3, #0]
 8008fbe:	1cba      	adds	r2, r7, #2
 8008fc0:	1e59      	subs	r1, r3, #1
 8008fc2:	8011      	strh	r1, [r2, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d1c9      	bne.n	8008f5c <calculate_crc+0x24>
    }
    return crc;
 8008fc8:	230e      	movs	r3, #14
 8008fca:	18fb      	adds	r3, r7, r3
 8008fcc:	881b      	ldrh	r3, [r3, #0]
}
 8008fce:	0018      	movs	r0, r3
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	b005      	add	sp, #20
 8008fd4:	bd90      	pop	{r4, r7, pc}
	...

08008fd8 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	785b      	ldrb	r3, [r3, #1]
 8008fe4:	b299      	uxth	r1, r3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	789b      	ldrb	r3, [r3, #2]
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	021b      	lsls	r3, r3, #8
 8008fee:	b29a      	uxth	r2, r3
 8008ff0:	200e      	movs	r0, #14
 8008ff2:	183b      	adds	r3, r7, r0
 8008ff4:	188a      	adds	r2, r1, r2
 8008ff6:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8008ff8:	183b      	adds	r3, r7, r0
 8008ffa:	881b      	ldrh	r3, [r3, #0]
 8008ffc:	4a40      	ldr	r2, [pc, #256]	; (8009100 <check_for_error+0x128>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d100      	bne.n	8009004 <check_for_error+0x2c>
 8009002:	e06f      	b.n	80090e4 <check_for_error+0x10c>
 8009004:	4a3e      	ldr	r2, [pc, #248]	; (8009100 <check_for_error+0x128>)
 8009006:	4293      	cmp	r3, r2
 8009008:	dd00      	ble.n	800900c <check_for_error+0x34>
 800900a:	e070      	b.n	80090ee <check_for_error+0x116>
 800900c:	4a3d      	ldr	r2, [pc, #244]	; (8009104 <check_for_error+0x12c>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d100      	bne.n	8009014 <check_for_error+0x3c>
 8009012:	e062      	b.n	80090da <check_for_error+0x102>
 8009014:	4a3b      	ldr	r2, [pc, #236]	; (8009104 <check_for_error+0x12c>)
 8009016:	4293      	cmp	r3, r2
 8009018:	dd00      	ble.n	800901c <check_for_error+0x44>
 800901a:	e068      	b.n	80090ee <check_for_error+0x116>
 800901c:	4a3a      	ldr	r2, [pc, #232]	; (8009108 <check_for_error+0x130>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d056      	beq.n	80090d0 <check_for_error+0xf8>
 8009022:	4a39      	ldr	r2, [pc, #228]	; (8009108 <check_for_error+0x130>)
 8009024:	4293      	cmp	r3, r2
 8009026:	dd00      	ble.n	800902a <check_for_error+0x52>
 8009028:	e061      	b.n	80090ee <check_for_error+0x116>
 800902a:	4a38      	ldr	r2, [pc, #224]	; (800910c <check_for_error+0x134>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d04a      	beq.n	80090c6 <check_for_error+0xee>
 8009030:	4a36      	ldr	r2, [pc, #216]	; (800910c <check_for_error+0x134>)
 8009032:	4293      	cmp	r3, r2
 8009034:	dc5b      	bgt.n	80090ee <check_for_error+0x116>
 8009036:	4a36      	ldr	r2, [pc, #216]	; (8009110 <check_for_error+0x138>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d03f      	beq.n	80090bc <check_for_error+0xe4>
 800903c:	4a34      	ldr	r2, [pc, #208]	; (8009110 <check_for_error+0x138>)
 800903e:	4293      	cmp	r3, r2
 8009040:	dc55      	bgt.n	80090ee <check_for_error+0x116>
 8009042:	4a34      	ldr	r2, [pc, #208]	; (8009114 <check_for_error+0x13c>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d034      	beq.n	80090b2 <check_for_error+0xda>
 8009048:	4a32      	ldr	r2, [pc, #200]	; (8009114 <check_for_error+0x13c>)
 800904a:	4293      	cmp	r3, r2
 800904c:	dc4f      	bgt.n	80090ee <check_for_error+0x116>
 800904e:	4a32      	ldr	r2, [pc, #200]	; (8009118 <check_for_error+0x140>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d029      	beq.n	80090a8 <check_for_error+0xd0>
 8009054:	4a30      	ldr	r2, [pc, #192]	; (8009118 <check_for_error+0x140>)
 8009056:	4293      	cmp	r3, r2
 8009058:	dc49      	bgt.n	80090ee <check_for_error+0x116>
 800905a:	4a30      	ldr	r2, [pc, #192]	; (800911c <check_for_error+0x144>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d01e      	beq.n	800909e <check_for_error+0xc6>
 8009060:	4a2e      	ldr	r2, [pc, #184]	; (800911c <check_for_error+0x144>)
 8009062:	4293      	cmp	r3, r2
 8009064:	dc43      	bgt.n	80090ee <check_for_error+0x116>
 8009066:	2222      	movs	r2, #34	; 0x22
 8009068:	32ff      	adds	r2, #255	; 0xff
 800906a:	4293      	cmp	r3, r2
 800906c:	d012      	beq.n	8009094 <check_for_error+0xbc>
 800906e:	2291      	movs	r2, #145	; 0x91
 8009070:	0052      	lsls	r2, r2, #1
 8009072:	4293      	cmp	r3, r2
 8009074:	da3b      	bge.n	80090ee <check_for_error+0x116>
 8009076:	2b01      	cmp	r3, #1
 8009078:	d002      	beq.n	8009080 <check_for_error+0xa8>
 800907a:	2b11      	cmp	r3, #17
 800907c:	d005      	beq.n	800908a <check_for_error+0xb2>
 800907e:	e036      	b.n	80090ee <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8009080:	4b27      	ldr	r3, [pc, #156]	; (8009120 <check_for_error+0x148>)
 8009082:	0018      	movs	r0, r3
 8009084:	f7fa f870 	bl	8003168 <send_debug_logs>
            break;
 8009088:	e036      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 800908a:	4b26      	ldr	r3, [pc, #152]	; (8009124 <check_for_error+0x14c>)
 800908c:	0018      	movs	r0, r3
 800908e:	f7fa f86b 	bl	8003168 <send_debug_logs>
            break;
 8009092:	e031      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8009094:	4b24      	ldr	r3, [pc, #144]	; (8009128 <check_for_error+0x150>)
 8009096:	0018      	movs	r0, r3
 8009098:	f7fa f866 	bl	8003168 <send_debug_logs>
            break;
 800909c:	e02c      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 800909e:	4b23      	ldr	r3, [pc, #140]	; (800912c <check_for_error+0x154>)
 80090a0:	0018      	movs	r0, r3
 80090a2:	f7fa f861 	bl	8003168 <send_debug_logs>
            break;
 80090a6:	e027      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80090a8:	4b21      	ldr	r3, [pc, #132]	; (8009130 <check_for_error+0x158>)
 80090aa:	0018      	movs	r0, r3
 80090ac:	f7fa f85c 	bl	8003168 <send_debug_logs>
            break;
 80090b0:	e022      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80090b2:	4b20      	ldr	r3, [pc, #128]	; (8009134 <check_for_error+0x15c>)
 80090b4:	0018      	movs	r0, r3
 80090b6:	f7fa f857 	bl	8003168 <send_debug_logs>
            break;
 80090ba:	e01d      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80090bc:	4b1e      	ldr	r3, [pc, #120]	; (8009138 <check_for_error+0x160>)
 80090be:	0018      	movs	r0, r3
 80090c0:	f7fa f852 	bl	8003168 <send_debug_logs>
            break;
 80090c4:	e018      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80090c6:	4b1d      	ldr	r3, [pc, #116]	; (800913c <check_for_error+0x164>)
 80090c8:	0018      	movs	r0, r3
 80090ca:	f7fa f84d 	bl	8003168 <send_debug_logs>
            break;
 80090ce:	e013      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80090d0:	4b1b      	ldr	r3, [pc, #108]	; (8009140 <check_for_error+0x168>)
 80090d2:	0018      	movs	r0, r3
 80090d4:	f7fa f848 	bl	8003168 <send_debug_logs>
            break;
 80090d8:	e00e      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80090da:	4b1a      	ldr	r3, [pc, #104]	; (8009144 <check_for_error+0x16c>)
 80090dc:	0018      	movs	r0, r3
 80090de:	f7fa f843 	bl	8003168 <send_debug_logs>
            break;
 80090e2:	e009      	b.n	80090f8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80090e4:	4b18      	ldr	r3, [pc, #96]	; (8009148 <check_for_error+0x170>)
 80090e6:	0018      	movs	r0, r3
 80090e8:	f7fa f83e 	bl	8003168 <send_debug_logs>
            break;
 80090ec:	e004      	b.n	80090f8 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80090ee:	4b17      	ldr	r3, [pc, #92]	; (800914c <check_for_error+0x174>)
 80090f0:	0018      	movs	r0, r3
 80090f2:	f7fa f839 	bl	8003168 <send_debug_logs>
            break;
 80090f6:	46c0      	nop			; (mov r8, r8)
    }
}
 80090f8:	46c0      	nop			; (mov r8, r8)
 80090fa:	46bd      	mov	sp, r7
 80090fc:	b004      	add	sp, #16
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	00004601 	.word	0x00004601
 8009104:	00004501 	.word	0x00004501
 8009108:	00003501 	.word	0x00003501
 800910c:	00002601 	.word	0x00002601
 8009110:	00002511 	.word	0x00002511
 8009114:	00002501 	.word	0x00002501
 8009118:	00000611 	.word	0x00000611
 800911c:	00000601 	.word	0x00000601
 8009120:	0801390c 	.word	0x0801390c
 8009124:	08013958 	.word	0x08013958
 8009128:	080139bc 	.word	0x080139bc
 800912c:	080139f4 	.word	0x080139f4
 8009130:	08013a98 	.word	0x08013a98
 8009134:	08013b00 	.word	0x08013b00
 8009138:	08013b60 	.word	0x08013b60
 800913c:	08013bec 	.word	0x08013bec
 8009140:	08013c4c 	.word	0x08013c4c
 8009144:	08013cf8 	.word	0x08013cf8
 8009148:	08013d44 	.word	0x08013d44
 800914c:	08013d8c 	.word	0x08013d8c

08009150 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8009150:	b5b0      	push	{r4, r5, r7, lr}
 8009152:	b086      	sub	sp, #24
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 800915a:	230f      	movs	r3, #15
 800915c:	18fb      	adds	r3, r7, r3
 800915e:	2200      	movs	r2, #0
 8009160:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 8009162:	2316      	movs	r3, #22
 8009164:	18fb      	adds	r3, r7, r3
 8009166:	2200      	movs	r2, #0
 8009168:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 800916a:	f7fa f977 	bl	800345c <get_systick>
 800916e:	0003      	movs	r3, r0
 8009170:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 8009172:	2315      	movs	r3, #21
 8009174:	18fb      	adds	r3, r7, r3
 8009176:	2200      	movs	r2, #0
 8009178:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 800917a:	e054      	b.n	8009226 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 800917c:	4a34      	ldr	r2, [pc, #208]	; (8009250 <receive_astronode_answer+0x100>)
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	0011      	movs	r1, r2
 8009182:	0018      	movs	r0, r3
 8009184:	f7fa f972 	bl	800346c <is_systick_timeout_over>
 8009188:	1e03      	subs	r3, r0, #0
 800918a:	d005      	beq.n	8009198 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 800918c:	4b31      	ldr	r3, [pc, #196]	; (8009254 <receive_astronode_answer+0x104>)
 800918e:	0018      	movs	r0, r3
 8009190:	f7f9 ffea 	bl	8003168 <send_debug_logs>
            return RS_FAILURE;
 8009194:	2300      	movs	r3, #0
 8009196:	e057      	b.n	8009248 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8009198:	250f      	movs	r5, #15
 800919a:	197b      	adds	r3, r7, r5
 800919c:	0018      	movs	r0, r3
 800919e:	f7fa f97b 	bl	8003498 <is_astronode_character_received>
 80091a2:	0003      	movs	r3, r0
 80091a4:	0019      	movs	r1, r3
 80091a6:	2016      	movs	r0, #22
 80091a8:	183b      	adds	r3, r7, r0
 80091aa:	183a      	adds	r2, r7, r0
 80091ac:	8812      	ldrh	r2, [r2, #0]
 80091ae:	801a      	strh	r2, [r3, #0]
 80091b0:	2415      	movs	r4, #21
 80091b2:	193b      	adds	r3, r7, r4
 80091b4:	193a      	adds	r2, r7, r4
 80091b6:	7812      	ldrb	r2, [r2, #0]
 80091b8:	701a      	strb	r2, [r3, #0]
 80091ba:	2900      	cmp	r1, #0
 80091bc:	d033      	beq.n	8009226 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80091be:	197b      	adds	r3, r7, r5
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	d105      	bne.n	80091d2 <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80091c6:	193b      	adds	r3, r7, r4
 80091c8:	2200      	movs	r2, #0
 80091ca:	701a      	strb	r2, [r3, #0]
                length = 0;
 80091cc:	183b      	adds	r3, r7, r0
 80091ce:	2200      	movs	r2, #0
 80091d0:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80091d2:	2116      	movs	r1, #22
 80091d4:	187b      	adds	r3, r7, r1
 80091d6:	881b      	ldrh	r3, [r3, #0]
 80091d8:	687a      	ldr	r2, [r7, #4]
 80091da:	18d3      	adds	r3, r2, r3
 80091dc:	220f      	movs	r2, #15
 80091de:	18ba      	adds	r2, r7, r2
 80091e0:	7812      	ldrb	r2, [r2, #0]
 80091e2:	701a      	strb	r2, [r3, #0]
            length++;
 80091e4:	187b      	adds	r3, r7, r1
 80091e6:	881a      	ldrh	r2, [r3, #0]
 80091e8:	187b      	adds	r3, r7, r1
 80091ea:	3201      	adds	r2, #1
 80091ec:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80091ee:	187b      	adds	r3, r7, r1
 80091f0:	881b      	ldrh	r3, [r3, #0]
 80091f2:	2bb2      	cmp	r3, #178	; 0xb2
 80091f4:	d905      	bls.n	8009202 <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80091f6:	4b18      	ldr	r3, [pc, #96]	; (8009258 <receive_astronode_answer+0x108>)
 80091f8:	0018      	movs	r0, r3
 80091fa:	f7f9 ffb5 	bl	8003168 <send_debug_logs>
                return RS_FAILURE;
 80091fe:	2300      	movs	r3, #0
 8009200:	e022      	b.n	8009248 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8009202:	230f      	movs	r3, #15
 8009204:	18fb      	adds	r3, r7, r3
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	2b03      	cmp	r3, #3
 800920a:	d10c      	bne.n	8009226 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 800920c:	2216      	movs	r2, #22
 800920e:	18bb      	adds	r3, r7, r2
 8009210:	881b      	ldrh	r3, [r3, #0]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d907      	bls.n	8009226 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	18ba      	adds	r2, r7, r2
 800921a:	8812      	ldrh	r2, [r2, #0]
 800921c:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800921e:	2315      	movs	r3, #21
 8009220:	18fb      	adds	r3, r7, r3
 8009222:	2201      	movs	r2, #1
 8009224:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8009226:	2315      	movs	r3, #21
 8009228:	18fb      	adds	r3, r7, r3
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	2201      	movs	r2, #1
 800922e:	4053      	eors	r3, r2
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b00      	cmp	r3, #0
 8009234:	d1a2      	bne.n	800917c <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8009236:	4b09      	ldr	r3, [pc, #36]	; (800925c <receive_astronode_answer+0x10c>)
 8009238:	0018      	movs	r0, r3
 800923a:	f7f9 ff95 	bl	8003168 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	0018      	movs	r0, r3
 8009242:	f7f9 ff91 	bl	8003168 <send_debug_logs>

    return RS_SUCCESS;
 8009246:	2301      	movs	r3, #1
}
 8009248:	0018      	movs	r0, r3
 800924a:	46bd      	mov	sp, r7
 800924c:	b006      	add	sp, #24
 800924e:	bdb0      	pop	{r4, r5, r7, pc}
 8009250:	000005dc 	.word	0x000005dc
 8009254:	08013db0 	.word	0x08013db0
 8009258:	08013dd4 	.word	0x08013dd4
 800925c:	08013e20 	.word	0x08013e20

08009260 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b082      	sub	sp, #8
 8009264:	af00      	add	r7, sp, #0
 8009266:	0002      	movs	r2, r0
 8009268:	6039      	str	r1, [r7, #0]
 800926a:	1dfb      	adds	r3, r7, #7
 800926c:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 800926e:	1dfb      	adds	r3, r7, #7
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	091b      	lsrs	r3, r3, #4
 8009274:	b2db      	uxtb	r3, r3
 8009276:	001a      	movs	r2, r3
 8009278:	4b08      	ldr	r3, [pc, #32]	; (800929c <uint8_to_ascii_buffer+0x3c>)
 800927a:	5c9a      	ldrb	r2, [r3, r2]
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8009280:	1dfb      	adds	r3, r7, #7
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	220f      	movs	r2, #15
 8009286:	401a      	ands	r2, r3
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	3301      	adds	r3, #1
 800928c:	4903      	ldr	r1, [pc, #12]	; (800929c <uint8_to_ascii_buffer+0x3c>)
 800928e:	5c8a      	ldrb	r2, [r1, r2]
 8009290:	701a      	strb	r2, [r3, #0]
}
 8009292:	46c0      	nop			; (mov r8, r8)
 8009294:	46bd      	mov	sp, r7
 8009296:	b002      	add	sp, #8
 8009298:	bd80      	pop	{r7, pc}
 800929a:	46c0      	nop			; (mov r8, r8)
 800929c:	08014154 	.word	0x08014154

080092a0 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 80092a0:	b590      	push	{r4, r7, lr}
 80092a2:	b087      	sub	sp, #28
 80092a4:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 80092a6:	1dfb      	adds	r3, r7, #7
 80092a8:	2200      	movs	r2, #0
 80092aa:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 80092ac:	e012      	b.n	80092d4 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 80092ae:	f7fa f89d 	bl	80033ec <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 80092b2:	1dfc      	adds	r4, r7, #7
 80092b4:	2300      	movs	r3, #0
 80092b6:	9303      	str	r3, [sp, #12]
 80092b8:	2301      	movs	r3, #1
 80092ba:	9302      	str	r3, [sp, #8]
 80092bc:	2301      	movs	r3, #1
 80092be:	9301      	str	r3, [sp, #4]
 80092c0:	2301      	movs	r3, #1
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	2300      	movs	r3, #0
 80092c6:	2201      	movs	r2, #1
 80092c8:	2101      	movs	r1, #1
 80092ca:	2001      	movs	r0, #1
 80092cc:	f7fe fb9e 	bl	8007a0c <astronode_send_cfg_wr>
 80092d0:	0003      	movs	r3, r0
 80092d2:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 80092d4:	1dfb      	adds	r3, r7, #7
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	2201      	movs	r2, #1
 80092da:	4053      	eors	r3, r2
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1e5      	bne.n	80092ae <my_astro_init+0xe>
	}

	if ( cfg_wr )
 80092e2:	1dfb      	adds	r3, r7, #7
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d00d      	beq.n	8009306 <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 80092ea:	f7fe ffef 	bl	80082cc <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 80092ee:	f7fe fb55 	bl	800799c <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 80092f2:	f7ff f8e5 	bl	80084c0 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 80092f6:	f7fe fcdf 	bl	8007cb8 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 80092fa:	f7fe fc33 	bl	8007b64 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 80092fe:	f7fe ff69 	bl	80081d4 <astronode_send_pld_fr>
		return true ;
 8009302:	2301      	movs	r3, #1
 8009304:	e000      	b.n	8009308 <my_astro_init+0x68>
	}
	else
	{
		return false ;
 8009306:	2300      	movs	r3, #0
	}
}
 8009308:	0018      	movs	r0, r3
 800930a:	46bd      	mov	sp, r7
 800930c:	b003      	add	sp, #12
 800930e:	bd90      	pop	{r4, r7, pc}

08009310 <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	0002      	movs	r2, r0
 8009318:	6039      	str	r1, [r7, #0]
 800931a:	1dbb      	adds	r3, r7, #6
 800931c:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	0018      	movs	r0, r3
 8009322:	f7f6 feef 	bl	8000104 <strlen>
 8009326:	0003      	movs	r3, r0
 8009328:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2ba0      	cmp	r3, #160	; 0xa0
 800932e:	d80b      	bhi.n	8009348 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	b29a      	uxth	r2, r3
 8009334:	6839      	ldr	r1, [r7, #0]
 8009336:	1dbb      	adds	r3, r7, #6
 8009338:	881b      	ldrh	r3, [r3, #0]
 800933a:	0018      	movs	r0, r3
 800933c:	f7fe fea6 	bl	800808c <astronode_send_pld_er>
 8009340:	1e03      	subs	r3, r0, #0
 8009342:	d005      	beq.n	8009350 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 8009344:	2301      	movs	r3, #1
 8009346:	e004      	b.n	8009352 <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 8009348:	4b04      	ldr	r3, [pc, #16]	; (800935c <my_astro_add_payload_2_queue+0x4c>)
 800934a:	0018      	movs	r0, r3
 800934c:	f7f9 ff0c 	bl	8003168 <send_debug_logs>
	}
	return false ;
 8009350:	2300      	movs	r3, #0
}
 8009352:	0018      	movs	r0, r3
 8009354:	46bd      	mov	sp, r7
 8009356:	b004      	add	sp, #16
 8009358:	bd80      	pop	{r7, pc}
 800935a:	46c0      	nop			; (mov r8, r8)
 800935c:	08013e4c 	.word	0x08013e4c

08009360 <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 8009360:	b580      	push	{r7, lr}
 8009362:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 8009364:	4b15      	ldr	r3, [pc, #84]	; (80093bc <my_astro_handle_evt+0x5c>)
 8009366:	0018      	movs	r0, r3
 8009368:	f7f9 fefe 	bl	8003168 <send_debug_logs>
	astronode_send_evt_rr () ;
 800936c:	f7fe fd4e 	bl	8007e0c <astronode_send_evt_rr>
	if (is_sak_available () )
 8009370:	f7ff fb00 	bl	8008974 <is_sak_available>
 8009374:	1e03      	subs	r3, r0, #0
 8009376:	d007      	beq.n	8009388 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 8009378:	f7ff f80c 	bl	8008394 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 800937c:	f7ff f860 	bl	8008440 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 8009380:	4b0f      	ldr	r3, [pc, #60]	; (80093c0 <my_astro_handle_evt+0x60>)
 8009382:	0018      	movs	r0, r3
 8009384:	f7f9 fef0 	bl	8003168 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8009388:	f7ff fafe 	bl	8008988 <is_astronode_reset>
 800938c:	1e03      	subs	r3, r0, #0
 800938e:	d005      	beq.n	800939c <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 8009390:	4b0c      	ldr	r3, [pc, #48]	; (80093c4 <my_astro_handle_evt+0x64>)
 8009392:	0018      	movs	r0, r3
 8009394:	f7f9 fee8 	bl	8003168 <send_debug_logs>
	  astronode_send_res_cr () ;
 8009398:	f7fe ff58 	bl	800824c <astronode_send_res_cr>
	}
	if ( is_command_available () )
 800939c:	f7ff fafe 	bl	800899c <is_command_available>
 80093a0:	1e03      	subs	r3, r0, #0
 80093a2:	d007      	beq.n	80093b4 <my_astro_handle_evt+0x54>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 80093a4:	4b08      	ldr	r3, [pc, #32]	; (80093c8 <my_astro_handle_evt+0x68>)
 80093a6:	0018      	movs	r0, r3
 80093a8:	f7f9 fede 	bl	8003168 <send_debug_logs>
	  astronode_send_cmd_rr () ;
 80093ac:	f7ff f972 	bl	8008694 <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 80093b0:	f7ff f930 	bl	8008614 <astronode_send_cmd_cr>
	}
	return true ;
 80093b4:	2301      	movs	r3, #1
}
 80093b6:	0018      	movs	r0, r3
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	08013eb4 	.word	0x08013eb4
 80093c0:	08013ee8 	.word	0x08013ee8
 80093c4:	08013f2c 	.word	0x08013f2c
 80093c8:	08013f68 	.word	0x08013f68

080093cc <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b082      	sub	sp, #8
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	0011      	movs	r1, r2
 80093dc:	0018      	movs	r0, r3
 80093de:	f7fe fd95 	bl	8007f0c <astronode_send_geo_wr>
}
 80093e2:	46c0      	nop			; (mov r8, r8)
 80093e4:	46bd      	mov	sp, r7
 80093e6:	b002      	add	sp, #8
 80093e8:	bd80      	pop	{r7, pc}
	...

080093ec <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 80093ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093ee:	4ca5      	ldr	r4, [pc, #660]	; (8009684 <my_gnss_acq_coordinates+0x298>)
 80093f0:	44a5      	add	sp, r4
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 80093f6:	4ba4      	ldr	r3, [pc, #656]	; (8009688 <my_gnss_acq_coordinates+0x29c>)
 80093f8:	18fb      	adds	r3, r7, r3
 80093fa:	2200      	movs	r2, #0
 80093fc:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 80093fe:	4ba3      	ldr	r3, [pc, #652]	; (800968c <my_gnss_acq_coordinates+0x2a0>)
 8009400:	18fb      	adds	r3, r7, r3
 8009402:	2200      	movs	r2, #0
 8009404:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 8009406:	4ba2      	ldr	r3, [pc, #648]	; (8009690 <my_gnss_acq_coordinates+0x2a4>)
 8009408:	18fb      	adds	r3, r7, r3
 800940a:	2200      	movs	r2, #0
 800940c:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 800940e:	4ba1      	ldr	r3, [pc, #644]	; (8009694 <my_gnss_acq_coordinates+0x2a8>)
 8009410:	18fb      	adds	r3, r7, r3
 8009412:	2200      	movs	r2, #0
 8009414:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 8009416:	4ba0      	ldr	r3, [pc, #640]	; (8009698 <my_gnss_acq_coordinates+0x2ac>)
 8009418:	18fb      	adds	r3, r7, r3
 800941a:	2200      	movs	r2, #0
 800941c:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 800941e:	4b9f      	ldr	r3, [pc, #636]	; (800969c <my_gnss_acq_coordinates+0x2b0>)
 8009420:	2486      	movs	r4, #134	; 0x86
 8009422:	00a4      	lsls	r4, r4, #2
 8009424:	191b      	adds	r3, r3, r4
 8009426:	19db      	adds	r3, r3, r7
 8009428:	2200      	movs	r2, #0
 800942a:	601a      	str	r2, [r3, #0]
 800942c:	3304      	adds	r3, #4
 800942e:	22f6      	movs	r2, #246	; 0xf6
 8009430:	2100      	movs	r1, #0
 8009432:	0018      	movs	r0, r3
 8009434:	f002 faf4 	bl	800ba20 <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 8009438:	4b99      	ldr	r3, [pc, #612]	; (80096a0 <my_gnss_acq_coordinates+0x2b4>)
 800943a:	191b      	adds	r3, r3, r4
 800943c:	19db      	adds	r3, r3, r7
 800943e:	2200      	movs	r2, #0
 8009440:	601a      	str	r2, [r3, #0]
 8009442:	3304      	adds	r3, #4
 8009444:	22f6      	movs	r2, #246	; 0xf6
 8009446:	2100      	movs	r1, #0
 8009448:	0018      	movs	r0, r3
 800944a:	f002 fae9 	bl	800ba20 <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 800944e:	4b95      	ldr	r3, [pc, #596]	; (80096a4 <my_gnss_acq_coordinates+0x2b8>)
 8009450:	2284      	movs	r2, #132	; 0x84
 8009452:	0092      	lsls	r2, r2, #2
 8009454:	18ba      	adds	r2, r7, r2
 8009456:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 8009458:	4b93      	ldr	r3, [pc, #588]	; (80096a8 <my_gnss_acq_coordinates+0x2bc>)
 800945a:	2283      	movs	r2, #131	; 0x83
 800945c:	0092      	lsls	r2, r2, #2
 800945e:	18ba      	adds	r2, r7, r2
 8009460:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 8009462:	4b92      	ldr	r3, [pc, #584]	; (80096ac <my_gnss_acq_coordinates+0x2c0>)
 8009464:	2282      	movs	r2, #130	; 0x82
 8009466:	0092      	lsls	r2, r2, #2
 8009468:	18ba      	adds	r2, r7, r2
 800946a:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 800946c:	4b90      	ldr	r3, [pc, #576]	; (80096b0 <my_gnss_acq_coordinates+0x2c4>)
 800946e:	2281      	movs	r2, #129	; 0x81
 8009470:	0092      	lsls	r2, r2, #2
 8009472:	18ba      	adds	r2, r7, r2
 8009474:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2230      	movs	r2, #48	; 0x30
 800947a:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 800947c:	6879      	ldr	r1, [r7, #4]
 800947e:	2200      	movs	r2, #0
 8009480:	4b8c      	ldr	r3, [pc, #560]	; (80096b4 <my_gnss_acq_coordinates+0x2c8>)
 8009482:	608a      	str	r2, [r1, #8]
 8009484:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 8009486:	f7fa f839 	bl	80034fc <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 800948a:	e0c4      	b.n	8009616 <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 800948c:	4c80      	ldr	r4, [pc, #512]	; (8009690 <my_gnss_acq_coordinates+0x2a4>)
 800948e:	193b      	adds	r3, r7, r4
 8009490:	2101      	movs	r1, #1
 8009492:	0018      	movs	r0, r3
 8009494:	f7f9 ff86 	bl	80033a4 <my_gnss_receive_byte>
		if ( rx_byte )
 8009498:	0020      	movs	r0, r4
 800949a:	183b      	adds	r3, r7, r0
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	4c7b      	ldr	r4, [pc, #492]	; (800968c <my_gnss_acq_coordinates+0x2a0>)
 80094a0:	193a      	adds	r2, r7, r4
 80094a2:	1939      	adds	r1, r7, r4
 80094a4:	7809      	ldrb	r1, [r1, #0]
 80094a6:	7011      	strb	r1, [r2, #0]
 80094a8:	4d7b      	ldr	r5, [pc, #492]	; (8009698 <my_gnss_acq_coordinates+0x2ac>)
 80094aa:	197a      	adds	r2, r7, r5
 80094ac:	1979      	adds	r1, r7, r5
 80094ae:	7809      	ldrb	r1, [r1, #0]
 80094b0:	7011      	strb	r1, [r2, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d100      	bne.n	80094b8 <my_gnss_acq_coordinates+0xcc>
 80094b6:	e0ae      	b.n	8009616 <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 80094b8:	4b76      	ldr	r3, [pc, #472]	; (8009694 <my_gnss_acq_coordinates+0x2a8>)
 80094ba:	18fa      	adds	r2, r7, r3
 80094bc:	2684      	movs	r6, #132	; 0x84
 80094be:	0076      	lsls	r6, r6, #1
 80094c0:	19b9      	adds	r1, r7, r6
 80094c2:	183b      	adds	r3, r7, r0
 80094c4:	0018      	movs	r0, r3
 80094c6:	f000 fbe9 	bl	8009c9c <my_nmea_message>
 80094ca:	0001      	movs	r1, r0
 80094cc:	193b      	adds	r3, r7, r4
 80094ce:	193a      	adds	r2, r7, r4
 80094d0:	7812      	ldrb	r2, [r2, #0]
 80094d2:	701a      	strb	r2, [r3, #0]
 80094d4:	197b      	adds	r3, r7, r5
 80094d6:	197a      	adds	r2, r7, r5
 80094d8:	7812      	ldrb	r2, [r2, #0]
 80094da:	701a      	strb	r2, [r3, #0]
 80094dc:	2902      	cmp	r1, #2
 80094de:	d000      	beq.n	80094e2 <my_gnss_acq_coordinates+0xf6>
 80094e0:	e099      	b.n	8009616 <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 80094e2:	19bb      	adds	r3, r7, r6
 80094e4:	0018      	movs	r0, r3
 80094e6:	f000 fc99 	bl	8009e1c <is_my_nmea_checksum_ok>
 80094ea:	0003      	movs	r3, r0
 80094ec:	0019      	movs	r1, r3
 80094ee:	193b      	adds	r3, r7, r4
 80094f0:	193a      	adds	r2, r7, r4
 80094f2:	7812      	ldrb	r2, [r2, #0]
 80094f4:	701a      	strb	r2, [r3, #0]
 80094f6:	197b      	adds	r3, r7, r5
 80094f8:	197a      	adds	r2, r7, r5
 80094fa:	7812      	ldrb	r2, [r2, #0]
 80094fc:	701a      	strb	r2, [r3, #0]
 80094fe:	2900      	cmp	r1, #0
 8009500:	d100      	bne.n	8009504 <my_gnss_acq_coordinates+0x118>
 8009502:	e088      	b.n	8009616 <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 8009504:	193b      	adds	r3, r7, r4
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	2201      	movs	r2, #1
 800950a:	4053      	eors	r3, r2
 800950c:	b2db      	uxtb	r3, r3
 800950e:	2b00      	cmp	r3, #0
 8009510:	d015      	beq.n	800953e <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	7c1b      	ldrb	r3, [r3, #16]
 8009516:	2b33      	cmp	r3, #51	; 0x33
 8009518:	d111      	bne.n	800953e <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 800951a:	2383      	movs	r3, #131	; 0x83
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	18fb      	adds	r3, r7, r3
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	19bb      	adds	r3, r7, r6
 8009524:	0011      	movs	r1, r2
 8009526:	0018      	movs	r0, r3
 8009528:	f002 faa7 	bl	800ba7a <strstr>
 800952c:	1e03      	subs	r3, r0, #0
 800952e:	d006      	beq.n	800953e <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeli masz fix to na pewno czas jest dobry
 8009530:	19bb      	adds	r3, r7, r6
 8009532:	0018      	movs	r0, r3
 8009534:	f000 f9a6 	bl	8009884 <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 8009538:	193b      	adds	r3, r7, r4
 800953a:	2201      	movs	r2, #1
 800953c:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego pniej monitorowa, bo jest caa kaskada wiadomoci
 800953e:	2384      	movs	r3, #132	; 0x84
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	18fb      	adds	r3, r7, r3
 8009544:	681a      	ldr	r2, [r3, #0]
 8009546:	2484      	movs	r4, #132	; 0x84
 8009548:	0064      	lsls	r4, r4, #1
 800954a:	193b      	adds	r3, r7, r4
 800954c:	0011      	movs	r1, r2
 800954e:	0018      	movs	r0, r3
 8009550:	f002 fa93 	bl	800ba7a <strstr>
 8009554:	1e03      	subs	r3, r0, #0
 8009556:	d012      	beq.n	800957e <my_gnss_acq_coordinates+0x192>
 8009558:	4d4f      	ldr	r5, [pc, #316]	; (8009698 <my_gnss_acq_coordinates+0x2ac>)
 800955a:	197b      	adds	r3, r7, r5
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	2b02      	cmp	r3, #2
 8009560:	d80d      	bhi.n	800957e <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 8009562:	4b55      	ldr	r3, [pc, #340]	; (80096b8 <my_gnss_acq_coordinates+0x2cc>)
 8009564:	881a      	ldrh	r2, [r3, #0]
 8009566:	4b55      	ldr	r3, [pc, #340]	; (80096bc <my_gnss_acq_coordinates+0x2d0>)
 8009568:	881b      	ldrh	r3, [r3, #0]
 800956a:	429a      	cmp	r2, r3
 800956c:	d85b      	bhi.n	8009626 <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 800956e:	193b      	adds	r3, r7, r4
 8009570:	0018      	movs	r0, r3
 8009572:	f000 fdf9 	bl	800a168 <my_nmea_get_gsv_tns>
 8009576:	0003      	movs	r3, r0
 8009578:	001a      	movs	r2, r3
 800957a:	197b      	adds	r3, r7, r5
 800957c:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorowa cay czas
 800957e:	2382      	movs	r3, #130	; 0x82
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	18fb      	adds	r3, r7, r3
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	2484      	movs	r4, #132	; 0x84
 8009588:	0064      	lsls	r4, r4, #1
 800958a:	193b      	adds	r3, r7, r4
 800958c:	0011      	movs	r1, r2
 800958e:	0018      	movs	r0, r3
 8009590:	f002 fa73 	bl	800ba7a <strstr>
 8009594:	1e03      	subs	r3, r0, #0
 8009596:	d010      	beq.n	80095ba <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 8009598:	193b      	adds	r3, r7, r4
 800959a:	0018      	movs	r0, r3
 800959c:	f000 fbea 	bl	8009d74 <get_my_nmea_gngsa_fixed_mode_s>
 80095a0:	0003      	movs	r3, r0
 80095a2:	001a      	movs	r2, r3
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 80095a8:	193b      	adds	r3, r7, r4
 80095aa:	0018      	movs	r0, r3
 80095ac:	f000 fbed 	bl	8009d8a <get_my_nmea_gngsa_pdop_d>
 80095b0:	0002      	movs	r2, r0
 80095b2:	000b      	movs	r3, r1
 80095b4:	6879      	ldr	r1, [r7, #4]
 80095b6:	608a      	str	r2, [r1, #8]
 80095b8:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 80095ba:	2381      	movs	r3, #129	; 0x81
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	18fb      	adds	r3, r7, r3
 80095c0:	681a      	ldr	r2, [r3, #0]
 80095c2:	2384      	movs	r3, #132	; 0x84
 80095c4:	005b      	lsls	r3, r3, #1
 80095c6:	18fb      	adds	r3, r7, r3
 80095c8:	0011      	movs	r1, r2
 80095ca:	0018      	movs	r0, r3
 80095cc:	f002 fa55 	bl	800ba7a <strstr>
 80095d0:	1e03      	subs	r3, r0, #0
 80095d2:	d020      	beq.n	8009616 <my_gnss_acq_coordinates+0x22a>
 80095d4:	4b2d      	ldr	r3, [pc, #180]	; (800968c <my_gnss_acq_coordinates+0x2a0>)
 80095d6:	18fb      	adds	r3, r7, r3
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d01b      	beq.n	8009616 <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	7c1b      	ldrb	r3, [r3, #16]
 80095e2:	2b33      	cmp	r3, #51	; 0x33
 80095e4:	d121      	bne.n	800962a <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 80095e6:	4b2e      	ldr	r3, [pc, #184]	; (80096a0 <my_gnss_acq_coordinates+0x2b4>)
 80095e8:	2186      	movs	r1, #134	; 0x86
 80095ea:	0089      	lsls	r1, r1, #2
 80095ec:	185b      	adds	r3, r3, r1
 80095ee:	19da      	adds	r2, r3, r7
 80095f0:	4b2a      	ldr	r3, [pc, #168]	; (800969c <my_gnss_acq_coordinates+0x2b0>)
 80095f2:	185b      	adds	r3, r3, r1
 80095f4:	19db      	adds	r3, r3, r7
 80095f6:	0010      	movs	r0, r2
 80095f8:	0019      	movs	r1, r3
 80095fa:	23fa      	movs	r3, #250	; 0xfa
 80095fc:	001a      	movs	r2, r3
 80095fe:	f002 faf4 	bl	800bbea <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6898      	ldr	r0, [r3, #8]
 8009606:	68d9      	ldr	r1, [r3, #12]
 8009608:	4b2d      	ldr	r3, [pc, #180]	; (80096c0 <my_gnss_acq_coordinates+0x2d4>)
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	f7f6 ff2b 	bl	8000468 <__aeabi_dcmple>
 8009612:	1e03      	subs	r3, r0, #0
 8009614:	d10b      	bne.n	800962e <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 8009616:	4b28      	ldr	r3, [pc, #160]	; (80096b8 <my_gnss_acq_coordinates+0x2cc>)
 8009618:	881a      	ldrh	r2, [r3, #0]
 800961a:	4b2a      	ldr	r3, [pc, #168]	; (80096c4 <my_gnss_acq_coordinates+0x2d8>)
 800961c:	881b      	ldrh	r3, [r3, #0]
 800961e:	429a      	cmp	r2, r3
 8009620:	d200      	bcs.n	8009624 <my_gnss_acq_coordinates+0x238>
 8009622:	e733      	b.n	800948c <my_gnss_acq_coordinates+0xa0>
 8009624:	e004      	b.n	8009630 <my_gnss_acq_coordinates+0x244>
							break ;
 8009626:	46c0      	nop			; (mov r8, r8)
 8009628:	e002      	b.n	8009630 <my_gnss_acq_coordinates+0x244>
							break ;
 800962a:	46c0      	nop			; (mov r8, r8)
 800962c:	e000      	b.n	8009630 <my_gnss_acq_coordinates+0x244>
						{
							break ;
 800962e:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 8009630:	f7f9 ff74 	bl	800351c <my_tim_stop>
	// WYCZY I ZASAVEOWA BRAK GLONASS BO OSTATNIO NIE ZROBIEM SAVE TO NVRAM

	if ( gngll_message[0] )
 8009634:	4b1a      	ldr	r3, [pc, #104]	; (80096a0 <my_gnss_acq_coordinates+0x2b4>)
 8009636:	2286      	movs	r2, #134	; 0x86
 8009638:	0092      	lsls	r2, r2, #2
 800963a:	189b      	adds	r3, r3, r2
 800963c:	19db      	adds	r3, r3, r7
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00a      	beq.n	800965a <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 8009644:	687a      	ldr	r2, [r7, #4]
 8009646:	230c      	movs	r3, #12
 8009648:	18fb      	adds	r3, r7, r3
 800964a:	0011      	movs	r1, r2
 800964c:	0018      	movs	r0, r3
 800964e:	f000 fca1 	bl	8009f94 <my_nmea_get_gngll_coordinates>
		r = true ;
 8009652:	4b0d      	ldr	r3, [pc, #52]	; (8009688 <my_gnss_acq_coordinates+0x29c>)
 8009654:	18fb      	adds	r3, r7, r3
 8009656:	2201      	movs	r2, #1
 8009658:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 800965a:	4b17      	ldr	r3, [pc, #92]	; (80096b8 <my_gnss_acq_coordinates+0x2cc>)
 800965c:	881a      	ldrh	r2, [r3, #0]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	825a      	strh	r2, [r3, #18]
	fix3d->acq_total_time += tim_seconds ; // UWAGA: Tutaj nie mog zaokrgla, bo bd traci za kadym razem reszt co si uzbiera w duy bd
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	695b      	ldr	r3, [r3, #20]
 8009666:	4a14      	ldr	r2, [pc, #80]	; (80096b8 <my_gnss_acq_coordinates+0x2cc>)
 8009668:	8812      	ldrh	r2, [r2, #0]
 800966a:	189a      	adds	r2, r3, r2
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	615a      	str	r2, [r3, #20]
	return r ;
 8009670:	4b05      	ldr	r3, [pc, #20]	; (8009688 <my_gnss_acq_coordinates+0x29c>)
 8009672:	18fb      	adds	r3, r7, r3
 8009674:	781b      	ldrb	r3, [r3, #0]
}
 8009676:	0018      	movs	r0, r3
 8009678:	46bd      	mov	sp, r7
 800967a:	2387      	movs	r3, #135	; 0x87
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	449d      	add	sp, r3
 8009680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009682:	46c0      	nop			; (mov r8, r8)
 8009684:	fffffde4 	.word	0xfffffde4
 8009688:	00000217 	.word	0x00000217
 800968c:	00000216 	.word	0x00000216
 8009690:	00000203 	.word	0x00000203
 8009694:	00000202 	.word	0x00000202
 8009698:	00000215 	.word	0x00000215
 800969c:	fffffef0 	.word	0xfffffef0
 80096a0:	fffffdf4 	.word	0xfffffdf4
 80096a4:	08013fa8 	.word	0x08013fa8
 80096a8:	08013fb0 	.word	0x08013fb0
 80096ac:	08013fb8 	.word	0x08013fb8
 80096b0:	08013fc0 	.word	0x08013fc0
 80096b4:	408f4000 	.word	0x408f4000
 80096b8:	20000c00 	.word	0x20000c00
 80096bc:	20000018 	.word	0x20000018
 80096c0:	20000020 	.word	0x20000020
 80096c4:	20000016 	.word	0x20000016

080096c8 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 80096d2:	6879      	ldr	r1, [r7, #4]
 80096d4:	4b07      	ldr	r3, [pc, #28]	; (80096f4 <my_rtc_get_dt+0x2c>)
 80096d6:	2200      	movs	r2, #0
 80096d8:	0018      	movs	r0, r3
 80096da:	f7fc f97f 	bl	80059dc <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 80096de:	6839      	ldr	r1, [r7, #0]
 80096e0:	4b04      	ldr	r3, [pc, #16]	; (80096f4 <my_rtc_get_dt+0x2c>)
 80096e2:	2200      	movs	r2, #0
 80096e4:	0018      	movs	r0, r3
 80096e6:	f7fc f88b 	bl	8005800 <HAL_RTC_GetTime>
}
 80096ea:	46c0      	nop			; (mov r8, r8)
 80096ec:	46bd      	mov	sp, r7
 80096ee:	b002      	add	sp, #8
 80096f0:	bd80      	pop	{r7, pc}
 80096f2:	46c0      	nop			; (mov r8, r8)
 80096f4:	200006f4 	.word	0x200006f4

080096f8 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 80096f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096fa:	b08d      	sub	sp, #52	; 0x34
 80096fc:	af04      	add	r7, sp, #16
 80096fe:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8009700:	2508      	movs	r5, #8
 8009702:	1979      	adds	r1, r7, r5
 8009704:	4b1b      	ldr	r3, [pc, #108]	; (8009774 <my_rtc_get_dt_s+0x7c>)
 8009706:	2200      	movs	r2, #0
 8009708:	0018      	movs	r0, r3
 800970a:	f7fc f879 	bl	8005800 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 800970e:	241c      	movs	r4, #28
 8009710:	1939      	adds	r1, r7, r4
 8009712:	4b18      	ldr	r3, [pc, #96]	; (8009774 <my_rtc_get_dt_s+0x7c>)
 8009714:	2200      	movs	r2, #0
 8009716:	0018      	movs	r0, r3
 8009718:	f7fc f960 	bl	80059dc <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 800971c:	0021      	movs	r1, r4
 800971e:	187b      	adds	r3, r7, r1
 8009720:	78db      	ldrb	r3, [r3, #3]
 8009722:	22fa      	movs	r2, #250	; 0xfa
 8009724:	00d2      	lsls	r2, r2, #3
 8009726:	189a      	adds	r2, r3, r2
 8009728:	187b      	adds	r3, r7, r1
 800972a:	785b      	ldrb	r3, [r3, #1]
 800972c:	469c      	mov	ip, r3
 800972e:	187b      	adds	r3, r7, r1
 8009730:	789b      	ldrb	r3, [r3, #2]
 8009732:	001c      	movs	r4, r3
 8009734:	0028      	movs	r0, r5
 8009736:	183b      	adds	r3, r7, r0
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	001d      	movs	r5, r3
 800973c:	183b      	adds	r3, r7, r0
 800973e:	785b      	ldrb	r3, [r3, #1]
 8009740:	001e      	movs	r6, r3
 8009742:	183b      	adds	r3, r7, r0
 8009744:	789b      	ldrb	r3, [r3, #2]
 8009746:	490c      	ldr	r1, [pc, #48]	; (8009778 <my_rtc_get_dt_s+0x80>)
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	9303      	str	r3, [sp, #12]
 800974c:	9602      	str	r6, [sp, #8]
 800974e:	9501      	str	r5, [sp, #4]
 8009750:	9400      	str	r4, [sp, #0]
 8009752:	4663      	mov	r3, ip
 8009754:	f002 f8ce 	bl	800b8f4 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8009758:	211c      	movs	r1, #28
 800975a:	187b      	adds	r3, r7, r1
 800975c:	78db      	ldrb	r3, [r3, #3]
 800975e:	b29b      	uxth	r3, r3
 8009760:	22fa      	movs	r2, #250	; 0xfa
 8009762:	00d2      	lsls	r2, r2, #3
 8009764:	4694      	mov	ip, r2
 8009766:	4463      	add	r3, ip
 8009768:	b29b      	uxth	r3, r3
}
 800976a:	0018      	movs	r0, r3
 800976c:	46bd      	mov	sp, r7
 800976e:	b009      	add	sp, #36	; 0x24
 8009770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009772:	46c0      	nop			; (mov r8, r8)
 8009774:	200006f4 	.word	0x200006f4
 8009778:	08014010 	.word	0x08014010

0800977c <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 800977c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800977e:	b0a9      	sub	sp, #164	; 0xa4
 8009780:	af02      	add	r7, sp, #8
 8009782:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8009784:	2434      	movs	r4, #52	; 0x34
 8009786:	193a      	adds	r2, r7, r4
 8009788:	2548      	movs	r5, #72	; 0x48
 800978a:	197b      	adds	r3, r7, r5
 800978c:	0011      	movs	r1, r2
 800978e:	0018      	movs	r0, r3
 8009790:	f7ff ff9a 	bl	80096c8 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii bdzie bd funkcji, ktra zacznie ustawia alarm na warto poprzedniego alarmu i wszystko si zawiesi
 8009794:	2680      	movs	r6, #128	; 0x80
 8009796:	19bb      	adds	r3, r7, r6
 8009798:	0018      	movs	r0, r3
 800979a:	f7ff ffad 	bl	80096f8 <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800979e:	4a36      	ldr	r2, [pc, #216]	; (8009878 <my_rtc_set_alarm+0xfc>)
 80097a0:	4936      	ldr	r1, [pc, #216]	; (800987c <my_rtc_set_alarm+0x100>)
 80097a2:	234c      	movs	r3, #76	; 0x4c
 80097a4:	18f8      	adds	r0, r7, r3
 80097a6:	19bb      	adds	r3, r7, r6
 80097a8:	9300      	str	r3, [sp, #0]
 80097aa:	232d      	movs	r3, #45	; 0x2d
 80097ac:	f002 f8a2 	bl	800b8f4 <sprintf>
	send_debug_logs ( m ) ;
 80097b0:	234c      	movs	r3, #76	; 0x4c
 80097b2:	18fb      	adds	r3, r7, r3
 80097b4:	0018      	movs	r0, r3
 80097b6:	f7f9 fcd7 	bl	8003168 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 80097ba:	193a      	adds	r2, r7, r4
 80097bc:	197b      	adds	r3, r7, r5
 80097be:	0011      	movs	r1, r2
 80097c0:	0018      	movs	r0, r3
 80097c2:	f000 f90d 	bl	80099e0 <my_conv_rtc2timestamp>
 80097c6:	0002      	movs	r2, r0
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	189b      	adds	r3, r3, r2
 80097cc:	2094      	movs	r0, #148	; 0x94
 80097ce:	183a      	adds	r2, r7, r0
 80097d0:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 80097d2:	193a      	adds	r2, r7, r4
 80097d4:	1979      	adds	r1, r7, r5
 80097d6:	1838      	adds	r0, r7, r0
 80097d8:	6803      	ldr	r3, [r0, #0]
 80097da:	0018      	movs	r0, r3
 80097dc:	f000 f974 	bl	8009ac8 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 80097e0:	193b      	adds	r3, r7, r4
 80097e2:	781a      	ldrb	r2, [r3, #0]
 80097e4:	210c      	movs	r1, #12
 80097e6:	187b      	adds	r3, r7, r1
 80097e8:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 80097ea:	193b      	adds	r3, r7, r4
 80097ec:	785a      	ldrb	r2, [r3, #1]
 80097ee:	187b      	adds	r3, r7, r1
 80097f0:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 80097f2:	193b      	adds	r3, r7, r4
 80097f4:	789a      	ldrb	r2, [r3, #2]
 80097f6:	187b      	adds	r3, r7, r1
 80097f8:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 80097fa:	0008      	movs	r0, r1
 80097fc:	183b      	adds	r3, r7, r0
 80097fe:	2200      	movs	r2, #0
 8009800:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8009802:	183b      	adds	r3, r7, r0
 8009804:	2200      	movs	r2, #0
 8009806:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8009808:	183b      	adds	r3, r7, r0
 800980a:	2200      	movs	r2, #0
 800980c:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 800980e:	183b      	adds	r3, r7, r0
 8009810:	2200      	movs	r2, #0
 8009812:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8009814:	183b      	adds	r3, r7, r0
 8009816:	2200      	movs	r2, #0
 8009818:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 800981a:	183b      	adds	r3, r7, r0
 800981c:	2200      	movs	r2, #0
 800981e:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8009820:	197b      	adds	r3, r7, r5
 8009822:	7899      	ldrb	r1, [r3, #2]
 8009824:	183b      	adds	r3, r7, r0
 8009826:	2220      	movs	r2, #32
 8009828:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 800982a:	183b      	adds	r3, r7, r0
 800982c:	2280      	movs	r2, #128	; 0x80
 800982e:	0052      	lsls	r2, r2, #1
 8009830:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8009832:	1839      	adds	r1, r7, r0
 8009834:	4b12      	ldr	r3, [pc, #72]	; (8009880 <my_rtc_set_alarm+0x104>)
 8009836:	2200      	movs	r2, #0
 8009838:	0018      	movs	r0, r3
 800983a:	f7fc f91d 	bl	8005a78 <HAL_RTC_SetAlarm_IT>
 800983e:	1e03      	subs	r3, r0, #0
 8009840:	d114      	bne.n	800986c <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8009842:	19ba      	adds	r2, r7, r6
 8009844:	1939      	adds	r1, r7, r4
 8009846:	197b      	adds	r3, r7, r5
 8009848:	0018      	movs	r0, r3
 800984a:	f000 f9ff 	bl	8009c4c <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800984e:	4a0a      	ldr	r2, [pc, #40]	; (8009878 <my_rtc_set_alarm+0xfc>)
 8009850:	490a      	ldr	r1, [pc, #40]	; (800987c <my_rtc_set_alarm+0x100>)
 8009852:	244c      	movs	r4, #76	; 0x4c
 8009854:	1938      	adds	r0, r7, r4
 8009856:	19bb      	adds	r3, r7, r6
 8009858:	9300      	str	r3, [sp, #0]
 800985a:	2341      	movs	r3, #65	; 0x41
 800985c:	f002 f84a 	bl	800b8f4 <sprintf>
		send_debug_logs ( m ) ;
 8009860:	193b      	adds	r3, r7, r4
 8009862:	0018      	movs	r0, r3
 8009864:	f7f9 fc80 	bl	8003168 <send_debug_logs>
		return true ;
 8009868:	2301      	movs	r3, #1
 800986a:	e000      	b.n	800986e <my_rtc_set_alarm+0xf2>
	}
	return false ;
 800986c:	2300      	movs	r3, #0
}
 800986e:	0018      	movs	r0, r3
 8009870:	46bd      	mov	sp, r7
 8009872:	b027      	add	sp, #156	; 0x9c
 8009874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009876:	46c0      	nop			; (mov r8, r8)
 8009878:	08014030 	.word	0x08014030
 800987c:	0801404c 	.word	0x0801404c
 8009880:	200006f4 	.word	0x200006f4

08009884 <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 8009884:	b5b0      	push	{r4, r5, r7, lr}
 8009886:	b088      	sub	sp, #32
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 800988c:	2508      	movs	r5, #8
 800988e:	197b      	adds	r3, r7, r5
 8009890:	1cda      	adds	r2, r3, #3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	0011      	movs	r1, r2
 8009896:	0018      	movs	r0, r3
 8009898:	f000 fc9e 	bl	800a1d8 <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 800989c:	197b      	adds	r3, r7, r5
 800989e:	1c5a      	adds	r2, r3, #1
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	0011      	movs	r1, r2
 80098a4:	0018      	movs	r0, r3
 80098a6:	f000 fcd1 	bl	800a24c <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 80098aa:	197b      	adds	r3, r7, r5
 80098ac:	1c9a      	adds	r2, r3, #2
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	0011      	movs	r1, r2
 80098b2:	0018      	movs	r0, r3
 80098b4:	f000 fd04 	bl	800a2c0 <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 80098b8:	240c      	movs	r4, #12
 80098ba:	193a      	adds	r2, r7, r4
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	0011      	movs	r1, r2
 80098c0:	0018      	movs	r0, r3
 80098c2:	f000 fd37 	bl	800a334 <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 80098c6:	193b      	adds	r3, r7, r4
 80098c8:	1c5a      	adds	r2, r3, #1
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	0011      	movs	r1, r2
 80098ce:	0018      	movs	r0, r3
 80098d0:	f000 fd6a 	bl	800a3a8 <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 80098d4:	193b      	adds	r3, r7, r4
 80098d6:	1c9a      	adds	r2, r3, #2
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	0011      	movs	r1, r2
 80098dc:	0018      	movs	r0, r3
 80098de:	f000 fd9d 	bl	800a41c <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 80098e2:	193b      	adds	r3, r7, r4
 80098e4:	1d1a      	adds	r2, r3, #4
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	0011      	movs	r1, r2
 80098ea:	0018      	movs	r0, r3
 80098ec:	f000 fdd0 	bl	800a490 <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80098f0:	193b      	adds	r3, r7, r4
 80098f2:	2200      	movs	r2, #0
 80098f4:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80098f6:	193b      	adds	r3, r7, r4
 80098f8:	2200      	movs	r2, #0
 80098fa:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 80098fc:	4b0b      	ldr	r3, [pc, #44]	; (800992c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 80098fe:	0018      	movs	r0, r3
 8009900:	f7fc fb29 	bl	8005f56 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8009904:	1939      	adds	r1, r7, r4
 8009906:	4b09      	ldr	r3, [pc, #36]	; (800992c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009908:	2200      	movs	r2, #0
 800990a:	0018      	movs	r0, r3
 800990c:	f7fb fed0 	bl	80056b0 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8009910:	1979      	adds	r1, r7, r5
 8009912:	4b06      	ldr	r3, [pc, #24]	; (800992c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009914:	2200      	movs	r2, #0
 8009916:	0018      	movs	r0, r3
 8009918:	f7fb ffce 	bl	80058b8 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 800991c:	4b03      	ldr	r3, [pc, #12]	; (800992c <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800991e:	0018      	movs	r0, r3
 8009920:	f7fc fb4d 	bl	8005fbe <HAL_RTCEx_DisableBypassShadow>
}
 8009924:	46c0      	nop			; (mov r8, r8)
 8009926:	46bd      	mov	sp, r7
 8009928:	b008      	add	sp, #32
 800992a:	bdb0      	pop	{r4, r5, r7, pc}
 800992c:	200006f4 	.word	0x200006f4

08009930 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2100      	movs	r1, #0
 800993c:	0018      	movs	r0, r3
 800993e:	f001 fe3d 	bl	800b5bc <strtod>
 8009942:	0002      	movs	r2, r0
 8009944:	000b      	movs	r3, r1
 8009946:	60ba      	str	r2, [r7, #8]
 8009948:	60fb      	str	r3, [r7, #12]
    return d ;
 800994a:	68ba      	ldr	r2, [r7, #8]
 800994c:	68fb      	ldr	r3, [r7, #12]
}
 800994e:	0010      	movs	r0, r2
 8009950:	0019      	movs	r1, r3
 8009952:	46bd      	mov	sp, r7
 8009954:	b004      	add	sp, #16
 8009956:	bd80      	pop	{r7, pc}

08009958 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	0008      	movs	r0, r1
 8009962:	0011      	movs	r1, r2
 8009964:	1cfb      	adds	r3, r7, #3
 8009966:	1c02      	adds	r2, r0, #0
 8009968:	701a      	strb	r2, [r3, #0]
 800996a:	1cbb      	adds	r3, r7, #2
 800996c:	1c0a      	adds	r2, r1, #0
 800996e:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8009970:	230f      	movs	r3, #15
 8009972:	18fb      	adds	r3, r7, r3
 8009974:	2200      	movs	r2, #0
 8009976:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8009978:	230e      	movs	r3, #14
 800997a:	18fb      	adds	r3, r7, r3
 800997c:	2200      	movs	r2, #0
 800997e:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8009980:	e01c      	b.n	80099bc <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8009982:	230f      	movs	r3, #15
 8009984:	18fb      	adds	r3, r7, r3
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	18d3      	adds	r3, r2, r3
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	1cfa      	adds	r2, r7, #3
 8009990:	7812      	ldrb	r2, [r2, #0]
 8009992:	429a      	cmp	r2, r3
 8009994:	d105      	bne.n	80099a2 <my_find_char_position+0x4a>
			p++ ;
 8009996:	210e      	movs	r1, #14
 8009998:	187b      	adds	r3, r7, r1
 800999a:	781a      	ldrb	r2, [r3, #0]
 800999c:	187b      	adds	r3, r7, r1
 800999e:	3201      	adds	r2, #1
 80099a0:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 80099a2:	230e      	movs	r3, #14
 80099a4:	18fa      	adds	r2, r7, r3
 80099a6:	1cbb      	adds	r3, r7, #2
 80099a8:	7812      	ldrb	r2, [r2, #0]
 80099aa:	781b      	ldrb	r3, [r3, #0]
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d00e      	beq.n	80099ce <my_find_char_position+0x76>
			break ;
		i++ ;
 80099b0:	210f      	movs	r1, #15
 80099b2:	187b      	adds	r3, r7, r1
 80099b4:	781a      	ldrb	r2, [r3, #0]
 80099b6:	187b      	adds	r3, r7, r1
 80099b8:	3201      	adds	r2, #1
 80099ba:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 80099bc:	230f      	movs	r3, #15
 80099be:	18fb      	adds	r3, r7, r3
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	18d3      	adds	r3, r2, r3
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1da      	bne.n	8009982 <my_find_char_position+0x2a>
 80099cc:	e000      	b.n	80099d0 <my_find_char_position+0x78>
			break ;
 80099ce:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 80099d0:	230f      	movs	r3, #15
 80099d2:	18fb      	adds	r3, r7, r3
 80099d4:	781b      	ldrb	r3, [r3, #0]
}
 80099d6:	0018      	movs	r0, r3
 80099d8:	46bd      	mov	sp, r7
 80099da:	b004      	add	sp, #16
 80099dc:	bd80      	pop	{r7, pc}
	...

080099e0 <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b086      	sub	sp, #24
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	78db      	ldrb	r3, [r3, #3]
 80099ee:	22fa      	movs	r2, #250	; 0xfa
 80099f0:	00d2      	lsls	r2, r2, #3
 80099f2:	4694      	mov	ip, r2
 80099f4:	4463      	add	r3, ip
 80099f6:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 80099f8:	68fa      	ldr	r2, [r7, #12]
 80099fa:	0013      	movs	r3, r2
 80099fc:	00db      	lsls	r3, r3, #3
 80099fe:	189b      	adds	r3, r3, r2
 8009a00:	00db      	lsls	r3, r3, #3
 8009a02:	189b      	adds	r3, r3, r2
 8009a04:	009a      	lsls	r2, r3, #2
 8009a06:	189a      	adds	r2, r3, r2
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	492c      	ldr	r1, [pc, #176]	; (8009abc <my_conv_rtc2timestamp+0xdc>)
 8009a0c:	468c      	mov	ip, r1
 8009a0e:	4463      	add	r3, ip
 8009a10:	089b      	lsrs	r3, r3, #2
 8009a12:	18d3      	adds	r3, r2, r3
 8009a14:	4a2a      	ldr	r2, [pc, #168]	; (8009ac0 <my_conv_rtc2timestamp+0xe0>)
 8009a16:	4694      	mov	ip, r2
 8009a18:	4463      	add	r3, ip
 8009a1a:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	613b      	str	r3, [r7, #16]
 8009a20:	e00a      	b.n	8009a38 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8009a22:	4a28      	ldr	r2, [pc, #160]	; (8009ac4 <my_conv_rtc2timestamp+0xe4>)
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	18d3      	adds	r3, r2, r3
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	001a      	movs	r2, r3
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	189b      	adds	r3, r3, r2
 8009a30:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	3301      	adds	r3, #1
 8009a36:	613b      	str	r3, [r7, #16]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	785b      	ldrb	r3, [r3, #1]
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	693a      	ldr	r2, [r7, #16]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	dbee      	blt.n	8009a22 <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	785b      	ldrb	r3, [r3, #1]
 8009a48:	2b02      	cmp	r3, #2
 8009a4a:	d908      	bls.n	8009a5e <my_conv_rtc2timestamp+0x7e>
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	0018      	movs	r0, r3
 8009a50:	f000 f8de 	bl	8009c10 <my_conv_is_leap_year>
 8009a54:	1e03      	subs	r3, r0, #0
 8009a56:	d002      	beq.n	8009a5e <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	789b      	ldrb	r3, [r3, #2]
 8009a62:	001a      	movs	r2, r3
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	18d3      	adds	r3, r2, r3
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	0013      	movs	r3, r2
 8009a70:	005b      	lsls	r3, r3, #1
 8009a72:	189b      	adds	r3, r3, r2
 8009a74:	011a      	lsls	r2, r3, #4
 8009a76:	1ad2      	subs	r2, r2, r3
 8009a78:	0113      	lsls	r3, r2, #4
 8009a7a:	1a9b      	subs	r3, r3, r2
 8009a7c:	01db      	lsls	r3, r3, #7
 8009a7e:	0019      	movs	r1, r3
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	001a      	movs	r2, r3
 8009a86:	0013      	movs	r3, r2
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	1a9b      	subs	r3, r3, r2
 8009a8c:	011a      	lsls	r2, r3, #4
 8009a8e:	1ad2      	subs	r2, r2, r3
 8009a90:	0113      	lsls	r3, r2, #4
 8009a92:	001a      	movs	r2, r3
 8009a94:	0013      	movs	r3, r2
 8009a96:	18ca      	adds	r2, r1, r3
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	785b      	ldrb	r3, [r3, #1]
 8009a9c:	0019      	movs	r1, r3
 8009a9e:	000b      	movs	r3, r1
 8009aa0:	011b      	lsls	r3, r3, #4
 8009aa2:	1a5b      	subs	r3, r3, r1
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	18d3      	adds	r3, r2, r3
 8009aa8:	683a      	ldr	r2, [r7, #0]
 8009aaa:	7892      	ldrb	r2, [r2, #2]
 8009aac:	189b      	adds	r3, r3, r2
 8009aae:	60bb      	str	r3, [r7, #8]

    return ts ;
 8009ab0:	68bb      	ldr	r3, [r7, #8]
}
 8009ab2:	0018      	movs	r0, r3
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	b006      	add	sp, #24
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	46c0      	nop			; (mov r8, r8)
 8009abc:	fffff84f 	.word	0xfffff84f
 8009ac0:	fff50736 	.word	0xfff50736
 8009ac4:	08014164 	.word	0x08014164

08009ac8 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009ac8:	b590      	push	{r4, r7, lr}
 8009aca:	b08b      	sub	sp, #44	; 0x2c
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	60b9      	str	r1, [r7, #8]
 8009ad2:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	213c      	movs	r1, #60	; 0x3c
 8009ad8:	0018      	movs	r0, r3
 8009ada:	f7f6 fbb5 	bl	8000248 <__aeabi_uidivmod>
 8009ade:	000b      	movs	r3, r1
 8009ae0:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	213c      	movs	r1, #60	; 0x3c
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	f7f6 fb28 	bl	800013c <__udivsi3>
 8009aec:	0003      	movs	r3, r0
 8009aee:	213c      	movs	r1, #60	; 0x3c
 8009af0:	0018      	movs	r0, r3
 8009af2:	f7f6 fba9 	bl	8000248 <__aeabi_uidivmod>
 8009af6:	000b      	movs	r3, r1
 8009af8:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	22e1      	movs	r2, #225	; 0xe1
 8009afe:	0111      	lsls	r1, r2, #4
 8009b00:	0018      	movs	r0, r3
 8009b02:	f7f6 fb1b 	bl	800013c <__udivsi3>
 8009b06:	0003      	movs	r3, r0
 8009b08:	2118      	movs	r1, #24
 8009b0a:	0018      	movs	r0, r3
 8009b0c:	f7f6 fb9c 	bl	8000248 <__aeabi_uidivmod>
 8009b10:	000b      	movs	r3, r1
 8009b12:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	493b      	ldr	r1, [pc, #236]	; (8009c04 <my_conv_timestamp2rtc+0x13c>)
 8009b18:	0018      	movs	r0, r3
 8009b1a:	f7f6 fb0f 	bl	800013c <__udivsi3>
 8009b1e:	0003      	movs	r3, r0
 8009b20:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 8009b22:	4b39      	ldr	r3, [pc, #228]	; (8009c08 <my_conv_timestamp2rtc+0x140>)
 8009b24:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009b26:	e00d      	b.n	8009b44 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 8009b28:	6a3b      	ldr	r3, [r7, #32]
 8009b2a:	0018      	movs	r0, r3
 8009b2c:	f000 f870 	bl	8009c10 <my_conv_is_leap_year>
 8009b30:	0003      	movs	r3, r0
 8009b32:	336e      	adds	r3, #110	; 0x6e
 8009b34:	33ff      	adds	r3, #255	; 0xff
 8009b36:	001a      	movs	r2, r3
 8009b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3a:	1a9b      	subs	r3, r3, r2
 8009b3c:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 8009b3e:	6a3b      	ldr	r3, [r7, #32]
 8009b40:	3301      	adds	r3, #1
 8009b42:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009b44:	6a3b      	ldr	r3, [r7, #32]
 8009b46:	0018      	movs	r0, r3
 8009b48:	f000 f862 	bl	8009c10 <my_conv_is_leap_year>
 8009b4c:	0003      	movs	r3, r0
 8009b4e:	336e      	adds	r3, #110	; 0x6e
 8009b50:	33ff      	adds	r3, #255	; 0xff
 8009b52:	001a      	movs	r2, r3
 8009b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d2e6      	bcs.n	8009b28 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009b5e:	e018      	b.n	8009b92 <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 8009b60:	4b2a      	ldr	r3, [pc, #168]	; (8009c0c <my_conv_timestamp2rtc+0x144>)
 8009b62:	69fa      	ldr	r2, [r7, #28]
 8009b64:	0052      	lsls	r2, r2, #1
 8009b66:	5ad3      	ldrh	r3, [r2, r3]
 8009b68:	001c      	movs	r4, r3
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d107      	bne.n	8009b80 <my_conv_timestamp2rtc+0xb8>
 8009b70:	6a3b      	ldr	r3, [r7, #32]
 8009b72:	0018      	movs	r0, r3
 8009b74:	f000 f84c 	bl	8009c10 <my_conv_is_leap_year>
 8009b78:	1e03      	subs	r3, r0, #0
 8009b7a:	d001      	beq.n	8009b80 <my_conv_timestamp2rtc+0xb8>
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e000      	b.n	8009b82 <my_conv_timestamp2rtc+0xba>
 8009b80:	2300      	movs	r3, #0
 8009b82:	191b      	adds	r3, r3, r4
 8009b84:	001a      	movs	r2, r3
 8009b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b88:	1a9b      	subs	r3, r3, r2
 8009b8a:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	3301      	adds	r3, #1
 8009b90:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009b92:	4b1e      	ldr	r3, [pc, #120]	; (8009c0c <my_conv_timestamp2rtc+0x144>)
 8009b94:	69fa      	ldr	r2, [r7, #28]
 8009b96:	0052      	lsls	r2, r2, #1
 8009b98:	5ad3      	ldrh	r3, [r2, r3]
 8009b9a:	001c      	movs	r4, r3
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d107      	bne.n	8009bb2 <my_conv_timestamp2rtc+0xea>
 8009ba2:	6a3b      	ldr	r3, [r7, #32]
 8009ba4:	0018      	movs	r0, r3
 8009ba6:	f000 f833 	bl	8009c10 <my_conv_is_leap_year>
 8009baa:	1e03      	subs	r3, r0, #0
 8009bac:	d001      	beq.n	8009bb2 <my_conv_timestamp2rtc+0xea>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e000      	b.n	8009bb4 <my_conv_timestamp2rtc+0xec>
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	191b      	adds	r3, r3, r4
 8009bb6:	001a      	movs	r2, r3
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d2d0      	bcs.n	8009b60 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 8009bbe:	6a3b      	ldr	r3, [r7, #32]
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	3330      	adds	r3, #48	; 0x30
 8009bc4:	b2da      	uxtb	r2, r3
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 8009bca:	69fb      	ldr	r3, [r7, #28]
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	3301      	adds	r3, #1
 8009bd0:	b2da      	uxtb	r2, r3
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	3301      	adds	r3, #1
 8009bdc:	b2da      	uxtb	r2, r3
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	b2da      	uxtb	r2, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	b2da      	uxtb	r2, r3
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 8009bf2:	69bb      	ldr	r3, [r7, #24]
 8009bf4:	b2da      	uxtb	r2, r3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	709a      	strb	r2, [r3, #2]
}
 8009bfa:	46c0      	nop			; (mov r8, r8)
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	b00b      	add	sp, #44	; 0x2c
 8009c00:	bd90      	pop	{r4, r7, pc}
 8009c02:	46c0      	nop			; (mov r8, r8)
 8009c04:	00015180 	.word	0x00015180
 8009c08:	000007b2 	.word	0x000007b2
 8009c0c:	08014170 	.word	0x08014170

08009c10 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b082      	sub	sp, #8
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2203      	movs	r2, #3
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	d106      	bne.n	8009c2e <my_conv_is_leap_year+0x1e>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2164      	movs	r1, #100	; 0x64
 8009c24:	0018      	movs	r0, r3
 8009c26:	f7f6 fbf9 	bl	800041c <__aeabi_idivmod>
 8009c2a:	1e0b      	subs	r3, r1, #0
 8009c2c:	d107      	bne.n	8009c3e <my_conv_is_leap_year+0x2e>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	22c8      	movs	r2, #200	; 0xc8
 8009c32:	0051      	lsls	r1, r2, #1
 8009c34:	0018      	movs	r0, r3
 8009c36:	f7f6 fbf1 	bl	800041c <__aeabi_idivmod>
 8009c3a:	1e0b      	subs	r3, r1, #0
 8009c3c:	d101      	bne.n	8009c42 <my_conv_is_leap_year+0x32>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e000      	b.n	8009c44 <my_conv_is_leap_year+0x34>
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	0018      	movs	r0, r3
 8009c46:	46bd      	mov	sp, r7
 8009c48:	b002      	add	sp, #8
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 8009c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c4e:	b089      	sub	sp, #36	; 0x24
 8009c50:	af04      	add	r7, sp, #16
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	78db      	ldrb	r3, [r3, #3]
 8009c5c:	22fa      	movs	r2, #250	; 0xfa
 8009c5e:	00d2      	lsls	r2, r2, #3
 8009c60:	189a      	adds	r2, r3, r2
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	785b      	ldrb	r3, [r3, #1]
 8009c66:	469c      	mov	ip, r3
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	789b      	ldrb	r3, [r3, #2]
 8009c6c:	001c      	movs	r4, r3
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	001d      	movs	r5, r3
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	785b      	ldrb	r3, [r3, #1]
 8009c78:	001e      	movs	r6, r3
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	789b      	ldrb	r3, [r3, #2]
 8009c7e:	4906      	ldr	r1, [pc, #24]	; (8009c98 <my_conv_dt_2_dts+0x4c>)
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	9303      	str	r3, [sp, #12]
 8009c84:	9602      	str	r6, [sp, #8]
 8009c86:	9501      	str	r5, [sp, #4]
 8009c88:	9400      	str	r4, [sp, #0]
 8009c8a:	4663      	mov	r3, ip
 8009c8c:	f001 fe32 	bl	800b8f4 <sprintf>
}
 8009c90:	46c0      	nop			; (mov r8, r8)
 8009c92:	46bd      	mov	sp, r7
 8009c94:	b005      	add	sp, #20
 8009c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c98:	08014058 	.word	0x08014058

08009c9c <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b084      	sub	sp, #16
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	2b24      	cmp	r3, #36	; 0x24
 8009cae:	d117      	bne.n	8009ce0 <my_nmea_message+0x44>
    {
        *i = 0 ;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	1c5a      	adds	r2, r3, #1
 8009cbc:	b2d1      	uxtb	r1, r2
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	7011      	strb	r1, [r2, #0]
 8009cc2:	001a      	movs	r2, r3
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	189b      	adds	r3, r3, r2
 8009cc8:	68fa      	ldr	r2, [r7, #12]
 8009cca:	7812      	ldrb	r2, [r2, #0]
 8009ccc:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	001a      	movs	r2, r3
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	189b      	adds	r3, r3, r2
 8009cd8:	2200      	movs	r2, #0
 8009cda:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	e045      	b.n	8009d6c <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	781b      	ldrb	r3, [r3, #0]
 8009ce4:	2b1f      	cmp	r3, #31
 8009ce6:	d907      	bls.n	8009cf8 <my_nmea_message+0x5c>
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	2b7e      	cmp	r3, #126	; 0x7e
 8009cee:	d803      	bhi.n	8009cf8 <my_nmea_message+0x5c>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d103      	bne.n	8009d00 <my_nmea_message+0x64>
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	781b      	ldrb	r3, [r3, #0]
 8009cfc:	2b0d      	cmp	r3, #13
 8009cfe:	d114      	bne.n	8009d2a <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	1c5a      	adds	r2, r3, #1
 8009d06:	b2d1      	uxtb	r1, r2
 8009d08:	687a      	ldr	r2, [r7, #4]
 8009d0a:	7011      	strb	r1, [r2, #0]
 8009d0c:	001a      	movs	r2, r3
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	189b      	adds	r3, r3, r2
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	7812      	ldrb	r2, [r2, #0]
 8009d16:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	781b      	ldrb	r3, [r3, #0]
 8009d1c:	001a      	movs	r2, r3
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	189b      	adds	r3, r3, r2
 8009d22:	2200      	movs	r2, #0
 8009d24:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e020      	b.n	8009d6c <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	2b0a      	cmp	r3, #10
 8009d30:	d11a      	bne.n	8009d68 <my_nmea_message+0xcc>
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d916      	bls.n	8009d68 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	b2da      	uxtb	r2, r3
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	701a      	strb	r2, [r3, #0]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	001a      	movs	r2, r3
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	189b      	adds	r3, r3, r2
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	2b0d      	cmp	r3, #13
 8009d54:	d108      	bne.n	8009d68 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	001a      	movs	r2, r3
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	189b      	adds	r3, r3, r2
 8009d60:	2200      	movs	r2, #0
 8009d62:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8009d64:	2302      	movs	r3, #2
 8009d66:	e001      	b.n	8009d6c <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	425b      	negs	r3, r3
}
 8009d6c:	0018      	movs	r0, r3
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	b004      	add	sp, #16
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b082      	sub	sp, #8
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	3309      	adds	r3, #9
 8009d80:	781b      	ldrb	r3, [r3, #0]
}
 8009d82:	0018      	movs	r0, r3
 8009d84:	46bd      	mov	sp, r7
 8009d86:	b002      	add	sp, #8
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8009d8a:	b5b0      	push	{r4, r5, r7, lr}
 8009d8c:	b086      	sub	sp, #24
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	220f      	movs	r2, #15
 8009d96:	212c      	movs	r1, #44	; 0x2c
 8009d98:	0018      	movs	r0, r3
 8009d9a:	f7ff fddd 	bl	8009958 <my_find_char_position>
 8009d9e:	0003      	movs	r3, r0
 8009da0:	001a      	movs	r2, r3
 8009da2:	2517      	movs	r5, #23
 8009da4:	197b      	adds	r3, r7, r5
 8009da6:	3201      	adds	r2, #1
 8009da8:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2210      	movs	r2, #16
 8009dae:	212c      	movs	r1, #44	; 0x2c
 8009db0:	0018      	movs	r0, r3
 8009db2:	f7ff fdd1 	bl	8009958 <my_find_char_position>
 8009db6:	0003      	movs	r3, r0
 8009db8:	0019      	movs	r1, r3
 8009dba:	2416      	movs	r4, #22
 8009dbc:	193b      	adds	r3, r7, r4
 8009dbe:	197a      	adds	r2, r7, r5
 8009dc0:	7812      	ldrb	r2, [r2, #0]
 8009dc2:	1a8a      	subs	r2, r1, r2
 8009dc4:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8009dc6:	193b      	adds	r3, r7, r4
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	3301      	adds	r3, #1
 8009dcc:	0018      	movs	r0, r3
 8009dce:	f000 fb93 	bl	800a4f8 <malloc>
 8009dd2:	0003      	movs	r3, r0
 8009dd4:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 8009dd6:	197b      	adds	r3, r7, r5
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	18d1      	adds	r1, r2, r3
 8009dde:	193b      	adds	r3, r7, r4
 8009de0:	781a      	ldrb	r2, [r3, #0]
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	0018      	movs	r0, r3
 8009de6:	f001 fe34 	bl	800ba52 <strncpy>
	pdop_s[pdop_length] = '\0';
 8009dea:	193b      	adds	r3, r7, r4
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	693a      	ldr	r2, [r7, #16]
 8009df0:	18d3      	adds	r3, r2, r3
 8009df2:	2200      	movs	r2, #0
 8009df4:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	0018      	movs	r0, r3
 8009dfa:	f7ff fd99 	bl	8009930 <my_string2double_conv>
 8009dfe:	0002      	movs	r2, r0
 8009e00:	000b      	movs	r3, r1
 8009e02:	60ba      	str	r2, [r7, #8]
 8009e04:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	0018      	movs	r0, r3
 8009e0a:	f000 fb7f 	bl	800a50c <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 8009e0e:	68ba      	ldr	r2, [r7, #8]
 8009e10:	68fb      	ldr	r3, [r7, #12]
}
 8009e12:	0010      	movs	r0, r2
 8009e14:	0019      	movs	r1, r3
 8009e16:	46bd      	mov	sp, r7
 8009e18:	b006      	add	sp, #24
 8009e1a:	bdb0      	pop	{r4, r5, r7, pc}

08009e1c <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8009e1c:	b590      	push	{r4, r7, lr}
 8009e1e:	b085      	sub	sp, #20
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8009e24:	230f      	movs	r3, #15
 8009e26:	18fb      	adds	r3, r7, r3
 8009e28:	2200      	movs	r2, #0
 8009e2a:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8009e2c:	230e      	movs	r3, #14
 8009e2e:	18fb      	adds	r3, r7, r3
 8009e30:	2201      	movs	r2, #1
 8009e32:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009e34:	e00f      	b.n	8009e56 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8009e36:	220e      	movs	r2, #14
 8009e38:	18bb      	adds	r3, r7, r2
 8009e3a:	781b      	ldrb	r3, [r3, #0]
 8009e3c:	18ba      	adds	r2, r7, r2
 8009e3e:	1c59      	adds	r1, r3, #1
 8009e40:	7011      	strb	r1, [r2, #0]
 8009e42:	001a      	movs	r2, r3
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	189b      	adds	r3, r3, r2
 8009e48:	7819      	ldrb	r1, [r3, #0]
 8009e4a:	220f      	movs	r2, #15
 8009e4c:	18bb      	adds	r3, r7, r2
 8009e4e:	18ba      	adds	r2, r7, r2
 8009e50:	7812      	ldrb	r2, [r2, #0]
 8009e52:	404a      	eors	r2, r1
 8009e54:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009e56:	210e      	movs	r1, #14
 8009e58:	187b      	adds	r3, r7, r1
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	687a      	ldr	r2, [r7, #4]
 8009e5e:	18d3      	adds	r3, r2, r3
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	2b2a      	cmp	r3, #42	; 0x2a
 8009e64:	d00a      	beq.n	8009e7c <is_my_nmea_checksum_ok+0x60>
 8009e66:	187b      	adds	r3, r7, r1
 8009e68:	781b      	ldrb	r3, [r3, #0]
 8009e6a:	687a      	ldr	r2, [r7, #4]
 8009e6c:	18d3      	adds	r3, r2, r3
 8009e6e:	781b      	ldrb	r3, [r3, #0]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d003      	beq.n	8009e7c <is_my_nmea_checksum_ok+0x60>
 8009e74:	187b      	adds	r3, r7, r1
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d1dc      	bne.n	8009e36 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8009e7c:	230f      	movs	r3, #15
 8009e7e:	18fb      	adds	r3, r7, r3
 8009e80:	781c      	ldrb	r4, [r3, #0]
 8009e82:	210e      	movs	r1, #14
 8009e84:	187b      	adds	r3, r7, r1
 8009e86:	187a      	adds	r2, r7, r1
 8009e88:	7812      	ldrb	r2, [r2, #0]
 8009e8a:	3201      	adds	r2, #1
 8009e8c:	701a      	strb	r2, [r3, #0]
 8009e8e:	187b      	adds	r3, r7, r1
 8009e90:	781b      	ldrb	r3, [r3, #0]
 8009e92:	687a      	ldr	r2, [r7, #4]
 8009e94:	18d3      	adds	r3, r2, r3
 8009e96:	2210      	movs	r2, #16
 8009e98:	2100      	movs	r1, #0
 8009e9a:	0018      	movs	r0, r3
 8009e9c:	f001 fc26 	bl	800b6ec <strtol>
 8009ea0:	0003      	movs	r3, r0
 8009ea2:	1ae3      	subs	r3, r4, r3
 8009ea4:	425a      	negs	r2, r3
 8009ea6:	4153      	adcs	r3, r2
 8009ea8:	b2db      	uxtb	r3, r3
}
 8009eaa:	0018      	movs	r0, r3
 8009eac:	46bd      	mov	sp, r7
 8009eae:	b005      	add	sp, #20
 8009eb0:	bd90      	pop	{r4, r7, pc}
	...

08009eb4 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 8009eb4:	b5b0      	push	{r4, r5, r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	000a      	movs	r2, r1
 8009ebe:	1cfb      	adds	r3, r7, #3
 8009ec0:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 8009ec2:	2308      	movs	r3, #8
 8009ec4:	18fa      	adds	r2, r7, r3
 8009ec6:	492f      	ldr	r1, [pc, #188]	; (8009f84 <nmea2decimal+0xd0>)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	0018      	movs	r0, r3
 8009ecc:	f001 fd32 	bl	800b934 <sscanf>
    min = deg / 100 ;
 8009ed0:	68b8      	ldr	r0, [r7, #8]
 8009ed2:	68f9      	ldr	r1, [r7, #12]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	4b2c      	ldr	r3, [pc, #176]	; (8009f88 <nmea2decimal+0xd4>)
 8009ed8:	f7f6 ffce 	bl	8000e78 <__aeabi_ddiv>
 8009edc:	0002      	movs	r2, r0
 8009ede:	000b      	movs	r3, r1
 8009ee0:	613a      	str	r2, [r7, #16]
 8009ee2:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 8009ee4:	6938      	ldr	r0, [r7, #16]
 8009ee6:	6979      	ldr	r1, [r7, #20]
 8009ee8:	f7f8 fa22 	bl	8002330 <__aeabi_d2iz>
 8009eec:	0003      	movs	r3, r0
 8009eee:	0018      	movs	r0, r3
 8009ef0:	f7f8 fa54 	bl	800239c <__aeabi_i2d>
 8009ef4:	0002      	movs	r2, r0
 8009ef6:	000b      	movs	r3, r1
 8009ef8:	60ba      	str	r2, [r7, #8]
 8009efa:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8009efc:	68ba      	ldr	r2, [r7, #8]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6938      	ldr	r0, [r7, #16]
 8009f02:	6979      	ldr	r1, [r7, #20]
 8009f04:	f7f7 fe74 	bl	8001bf0 <__aeabi_dsub>
 8009f08:	0002      	movs	r2, r0
 8009f0a:	000b      	movs	r3, r1
 8009f0c:	0010      	movs	r0, r2
 8009f0e:	0019      	movs	r1, r3
 8009f10:	2200      	movs	r2, #0
 8009f12:	4b1e      	ldr	r3, [pc, #120]	; (8009f8c <nmea2decimal+0xd8>)
 8009f14:	f7f7 fbaa 	bl	800166c <__aeabi_dmul>
 8009f18:	0002      	movs	r2, r0
 8009f1a:	000b      	movs	r3, r1
 8009f1c:	613a      	str	r2, [r7, #16]
 8009f1e:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 8009f20:	2200      	movs	r2, #0
 8009f22:	4b1b      	ldr	r3, [pc, #108]	; (8009f90 <nmea2decimal+0xdc>)
 8009f24:	6938      	ldr	r0, [r7, #16]
 8009f26:	6979      	ldr	r1, [r7, #20]
 8009f28:	f7f6 ffa6 	bl	8000e78 <__aeabi_ddiv>
 8009f2c:	0002      	movs	r2, r0
 8009f2e:	000b      	movs	r3, r1
 8009f30:	613a      	str	r2, [r7, #16]
 8009f32:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 8009f34:	1cfb      	adds	r3, r7, #3
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	2b53      	cmp	r3, #83	; 0x53
 8009f3a:	d003      	beq.n	8009f44 <nmea2decimal+0x90>
 8009f3c:	1cfb      	adds	r3, r7, #3
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	2b57      	cmp	r3, #87	; 0x57
 8009f42:	d10e      	bne.n	8009f62 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 8009f44:	68b8      	ldr	r0, [r7, #8]
 8009f46:	68f9      	ldr	r1, [r7, #12]
 8009f48:	693a      	ldr	r2, [r7, #16]
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f7f6 fc34 	bl	80007b8 <__aeabi_dadd>
 8009f50:	0002      	movs	r2, r0
 8009f52:	000b      	movs	r3, r1
 8009f54:	0011      	movs	r1, r2
 8009f56:	000c      	movs	r4, r1
 8009f58:	2180      	movs	r1, #128	; 0x80
 8009f5a:	0609      	lsls	r1, r1, #24
 8009f5c:	4059      	eors	r1, r3
 8009f5e:	000d      	movs	r5, r1
 8009f60:	e009      	b.n	8009f76 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 8009f62:	68b8      	ldr	r0, [r7, #8]
 8009f64:	68f9      	ldr	r1, [r7, #12]
 8009f66:	693a      	ldr	r2, [r7, #16]
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	f7f6 fc25 	bl	80007b8 <__aeabi_dadd>
 8009f6e:	0002      	movs	r2, r0
 8009f70:	000b      	movs	r3, r1
 8009f72:	0014      	movs	r4, r2
 8009f74:	001d      	movs	r5, r3
}
 8009f76:	0022      	movs	r2, r4
 8009f78:	002b      	movs	r3, r5
 8009f7a:	0010      	movs	r0, r2
 8009f7c:	0019      	movs	r1, r3
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	b006      	add	sp, #24
 8009f82:	bdb0      	pop	{r4, r5, r7, pc}
 8009f84:	08014078 	.word	0x08014078
 8009f88:	40590000 	.word	0x40590000
 8009f8c:	40240000 	.word	0x40240000
 8009f90:	40180000 	.word	0x40180000

08009f94 <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 8009f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f96:	b08d      	sub	sp, #52	; 0x34
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	212c      	movs	r1, #44	; 0x2c
 8009fa4:	0018      	movs	r0, r3
 8009fa6:	f7ff fcd7 	bl	8009958 <my_find_char_position>
 8009faa:	0003      	movs	r3, r0
 8009fac:	001a      	movs	r2, r3
 8009fae:	252f      	movs	r5, #47	; 0x2f
 8009fb0:	197b      	adds	r3, r7, r5
 8009fb2:	3201      	adds	r2, #1
 8009fb4:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2202      	movs	r2, #2
 8009fba:	212c      	movs	r1, #44	; 0x2c
 8009fbc:	0018      	movs	r0, r3
 8009fbe:	f7ff fccb 	bl	8009958 <my_find_char_position>
 8009fc2:	0003      	movs	r3, r0
 8009fc4:	0019      	movs	r1, r3
 8009fc6:	242e      	movs	r4, #46	; 0x2e
 8009fc8:	193b      	adds	r3, r7, r4
 8009fca:	197a      	adds	r2, r7, r5
 8009fcc:	7812      	ldrb	r2, [r2, #0]
 8009fce:	1a8a      	subs	r2, r1, r2
 8009fd0:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8009fd2:	193b      	adds	r3, r7, r4
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	3301      	adds	r3, #1
 8009fd8:	0018      	movs	r0, r3
 8009fda:	f000 fa8d 	bl	800a4f8 <malloc>
 8009fde:	0003      	movs	r3, r0
 8009fe0:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8009fe2:	197b      	adds	r3, r7, r5
 8009fe4:	781b      	ldrb	r3, [r3, #0]
 8009fe6:	687a      	ldr	r2, [r7, #4]
 8009fe8:	18d1      	adds	r1, r2, r3
 8009fea:	193b      	adds	r3, r7, r4
 8009fec:	781a      	ldrb	r2, [r3, #0]
 8009fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ff0:	0018      	movs	r0, r3
 8009ff2:	f001 fd2e 	bl	800ba52 <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 8009ff6:	193b      	adds	r3, r7, r4
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ffc:	18d3      	adds	r3, r2, r3
 8009ffe:	2200      	movs	r2, #0
 800a000:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a002:	197b      	adds	r3, r7, r5
 800a004:	781a      	ldrb	r2, [r3, #0]
 800a006:	193b      	adds	r3, r7, r4
 800a008:	781b      	ldrb	r3, [r3, #0]
 800a00a:	18d3      	adds	r3, r2, r3
 800a00c:	3301      	adds	r3, #1
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	18d2      	adds	r2, r2, r3
 800a012:	2627      	movs	r6, #39	; 0x27
 800a014:	19bb      	adds	r3, r7, r6
 800a016:	7812      	ldrb	r2, [r2, #0]
 800a018:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800a01a:	19bb      	adds	r3, r7, r6
 800a01c:	781a      	ldrb	r2, [r3, #0]
 800a01e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a020:	0011      	movs	r1, r2
 800a022:	0018      	movs	r0, r3
 800a024:	f7ff ff46 	bl	8009eb4 <nmea2decimal>
 800a028:	0002      	movs	r2, r0
 800a02a:	000b      	movs	r3, r1
 800a02c:	61ba      	str	r2, [r7, #24]
 800a02e:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 800a030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a032:	0018      	movs	r0, r3
 800a034:	f000 fa6a 	bl	800a50c <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800a038:	2200      	movs	r2, #0
 800a03a:	4b49      	ldr	r3, [pc, #292]	; (800a160 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a03c:	69b8      	ldr	r0, [r7, #24]
 800a03e:	69f9      	ldr	r1, [r7, #28]
 800a040:	f7f7 fb14 	bl	800166c <__aeabi_dmul>
 800a044:	0002      	movs	r2, r0
 800a046:	000b      	movs	r3, r1
 800a048:	0010      	movs	r0, r2
 800a04a:	0019      	movs	r1, r3
 800a04c:	f008 fa1e 	bl	801248c <round>
 800a050:	2200      	movs	r2, #0
 800a052:	4b43      	ldr	r3, [pc, #268]	; (800a160 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a054:	f7f6 ff10 	bl	8000e78 <__aeabi_ddiv>
 800a058:	0002      	movs	r2, r0
 800a05a:	000b      	movs	r3, r1
 800a05c:	61ba      	str	r2, [r7, #24]
 800a05e:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800a060:	2200      	movs	r2, #0
 800a062:	4b40      	ldr	r3, [pc, #256]	; (800a164 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a064:	69b8      	ldr	r0, [r7, #24]
 800a066:	69f9      	ldr	r1, [r7, #28]
 800a068:	f7f7 fb00 	bl	800166c <__aeabi_dmul>
 800a06c:	0002      	movs	r2, r0
 800a06e:	000b      	movs	r3, r1
 800a070:	0010      	movs	r0, r2
 800a072:	0019      	movs	r1, r3
 800a074:	f7f8 f95c 	bl	8002330 <__aeabi_d2iz>
 800a078:	0002      	movs	r2, r0
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2203      	movs	r2, #3
 800a082:	212c      	movs	r1, #44	; 0x2c
 800a084:	0018      	movs	r0, r3
 800a086:	f7ff fc67 	bl	8009958 <my_find_char_position>
 800a08a:	0003      	movs	r3, r0
 800a08c:	001a      	movs	r2, r3
 800a08e:	197b      	adds	r3, r7, r5
 800a090:	3201      	adds	r2, #1
 800a092:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2204      	movs	r2, #4
 800a098:	212c      	movs	r1, #44	; 0x2c
 800a09a:	0018      	movs	r0, r3
 800a09c:	f7ff fc5c 	bl	8009958 <my_find_char_position>
 800a0a0:	0003      	movs	r3, r0
 800a0a2:	0019      	movs	r1, r3
 800a0a4:	193b      	adds	r3, r7, r4
 800a0a6:	197a      	adds	r2, r7, r5
 800a0a8:	7812      	ldrb	r2, [r2, #0]
 800a0aa:	1a8a      	subs	r2, r1, r2
 800a0ac:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a0ae:	193b      	adds	r3, r7, r4
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	0018      	movs	r0, r3
 800a0b6:	f000 fa1f 	bl	800a4f8 <malloc>
 800a0ba:	0003      	movs	r3, r0
 800a0bc:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800a0be:	197b      	adds	r3, r7, r5
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	18d1      	adds	r1, r2, r3
 800a0c6:	193b      	adds	r3, r7, r4
 800a0c8:	781a      	ldrb	r2, [r3, #0]
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	0018      	movs	r0, r3
 800a0ce:	f001 fcc0 	bl	800ba52 <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800a0d2:	193b      	adds	r3, r7, r4
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	697a      	ldr	r2, [r7, #20]
 800a0d8:	18d3      	adds	r3, r2, r3
 800a0da:	2200      	movs	r2, #0
 800a0dc:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a0de:	197b      	adds	r3, r7, r5
 800a0e0:	781a      	ldrb	r2, [r3, #0]
 800a0e2:	193b      	adds	r3, r7, r4
 800a0e4:	781b      	ldrb	r3, [r3, #0]
 800a0e6:	18d3      	adds	r3, r2, r3
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	18d2      	adds	r2, r2, r3
 800a0ee:	19bb      	adds	r3, r7, r6
 800a0f0:	7812      	ldrb	r2, [r2, #0]
 800a0f2:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800a0f4:	19bb      	adds	r3, r7, r6
 800a0f6:	781a      	ldrb	r2, [r3, #0]
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	0011      	movs	r1, r2
 800a0fc:	0018      	movs	r0, r3
 800a0fe:	f7ff fed9 	bl	8009eb4 <nmea2decimal>
 800a102:	0002      	movs	r2, r0
 800a104:	000b      	movs	r3, r1
 800a106:	60ba      	str	r2, [r7, #8]
 800a108:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	0018      	movs	r0, r3
 800a10e:	f000 f9fd 	bl	800a50c <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800a112:	2200      	movs	r2, #0
 800a114:	4b12      	ldr	r3, [pc, #72]	; (800a160 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a116:	68b8      	ldr	r0, [r7, #8]
 800a118:	68f9      	ldr	r1, [r7, #12]
 800a11a:	f7f7 faa7 	bl	800166c <__aeabi_dmul>
 800a11e:	0002      	movs	r2, r0
 800a120:	000b      	movs	r3, r1
 800a122:	0010      	movs	r0, r2
 800a124:	0019      	movs	r1, r3
 800a126:	f008 f9b1 	bl	801248c <round>
 800a12a:	2200      	movs	r2, #0
 800a12c:	4b0c      	ldr	r3, [pc, #48]	; (800a160 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a12e:	f7f6 fea3 	bl	8000e78 <__aeabi_ddiv>
 800a132:	0002      	movs	r2, r0
 800a134:	000b      	movs	r3, r1
 800a136:	60ba      	str	r2, [r7, #8]
 800a138:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800a13a:	2200      	movs	r2, #0
 800a13c:	4b09      	ldr	r3, [pc, #36]	; (800a164 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a13e:	68b8      	ldr	r0, [r7, #8]
 800a140:	68f9      	ldr	r1, [r7, #12]
 800a142:	f7f7 fa93 	bl	800166c <__aeabi_dmul>
 800a146:	0002      	movs	r2, r0
 800a148:	000b      	movs	r3, r1
 800a14a:	0010      	movs	r0, r2
 800a14c:	0019      	movs	r1, r3
 800a14e:	f7f8 f8ef 	bl	8002330 <__aeabi_d2iz>
 800a152:	0002      	movs	r2, r0
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	605a      	str	r2, [r3, #4]
}
 800a158:	46c0      	nop			; (mov r8, r8)
 800a15a:	46bd      	mov	sp, r7
 800a15c:	b00d      	add	sp, #52	; 0x34
 800a15e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a160:	412e8480 	.word	0x412e8480
 800a164:	416312d0 	.word	0x416312d0

0800a168 <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800a168:	b5b0      	push	{r4, r5, r7, lr}
 800a16a:	b086      	sub	sp, #24
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800a170:	240e      	movs	r4, #14
 800a172:	193b      	adds	r3, r7, r4
 800a174:	2200      	movs	r2, #0
 800a176:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2203      	movs	r2, #3
 800a17c:	212c      	movs	r1, #44	; 0x2c
 800a17e:	0018      	movs	r0, r3
 800a180:	f7ff fbea 	bl	8009958 <my_find_char_position>
 800a184:	0003      	movs	r3, r0
 800a186:	001a      	movs	r2, r3
 800a188:	2517      	movs	r5, #23
 800a18a:	197b      	adds	r3, r7, r5
 800a18c:	3201      	adds	r2, #1
 800a18e:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a190:	2003      	movs	r0, #3
 800a192:	f000 f9b1 	bl	800a4f8 <malloc>
 800a196:	0003      	movs	r3, r0
 800a198:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a19a:	197b      	adds	r3, r7, r5
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	18d1      	adds	r1, r2, r3
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	2202      	movs	r2, #2
 800a1a6:	0018      	movs	r0, r3
 800a1a8:	f001 fc53 	bl	800ba52 <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	3302      	adds	r3, #2
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800a1b4:	193a      	adds	r2, r7, r4
 800a1b6:	4907      	ldr	r1, [pc, #28]	; (800a1d4 <my_nmea_get_gsv_tns+0x6c>)
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	0018      	movs	r0, r3
 800a1bc:	f001 fbba 	bl	800b934 <sscanf>
	free ( s ) ;
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	0018      	movs	r0, r3
 800a1c4:	f000 f9a2 	bl	800a50c <free>
	return tns ;
 800a1c8:	193b      	adds	r3, r7, r4
 800a1ca:	881b      	ldrh	r3, [r3, #0]
}
 800a1cc:	0018      	movs	r0, r3
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	b006      	add	sp, #24
 800a1d2:	bdb0      	pop	{r4, r5, r7, pc}
 800a1d4:	08014084 	.word	0x08014084

0800a1d8 <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800a1d8:	b590      	push	{r4, r7, lr}
 800a1da:	b087      	sub	sp, #28
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2209      	movs	r2, #9
 800a1e6:	212c      	movs	r1, #44	; 0x2c
 800a1e8:	0018      	movs	r0, r3
 800a1ea:	f7ff fbb5 	bl	8009958 <my_find_char_position>
 800a1ee:	0003      	movs	r3, r0
 800a1f0:	001a      	movs	r2, r3
 800a1f2:	2417      	movs	r4, #23
 800a1f4:	193b      	adds	r3, r7, r4
 800a1f6:	3205      	adds	r2, #5
 800a1f8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a1fa:	2003      	movs	r0, #3
 800a1fc:	f000 f97c 	bl	800a4f8 <malloc>
 800a200:	0003      	movs	r3, r0
 800a202:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a204:	193b      	adds	r3, r7, r4
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	687a      	ldr	r2, [r7, #4]
 800a20a:	18d1      	adds	r1, r2, r3
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	2202      	movs	r2, #2
 800a210:	0018      	movs	r0, r3
 800a212:	f001 fc1e 	bl	800ba52 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	3302      	adds	r3, #2
 800a21a:	2200      	movs	r2, #0
 800a21c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a21e:	240e      	movs	r4, #14
 800a220:	193a      	adds	r2, r7, r4
 800a222:	4909      	ldr	r1, [pc, #36]	; (800a248 <my_nmea_get_rmc_date_yy+0x70>)
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	0018      	movs	r0, r3
 800a228:	f001 fb84 	bl	800b934 <sscanf>
	free ( s ) ;
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	0018      	movs	r0, r3
 800a230:	f000 f96c 	bl	800a50c <free>
	*yy = (uint8_t) temp ;
 800a234:	193b      	adds	r3, r7, r4
 800a236:	881b      	ldrh	r3, [r3, #0]
 800a238:	b2da      	uxtb	r2, r3
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	701a      	strb	r2, [r3, #0]

}
 800a23e:	46c0      	nop			; (mov r8, r8)
 800a240:	46bd      	mov	sp, r7
 800a242:	b007      	add	sp, #28
 800a244:	bd90      	pop	{r4, r7, pc}
 800a246:	46c0      	nop			; (mov r8, r8)
 800a248:	08014084 	.word	0x08014084

0800a24c <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800a24c:	b590      	push	{r4, r7, lr}
 800a24e:	b087      	sub	sp, #28
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2209      	movs	r2, #9
 800a25a:	212c      	movs	r1, #44	; 0x2c
 800a25c:	0018      	movs	r0, r3
 800a25e:	f7ff fb7b 	bl	8009958 <my_find_char_position>
 800a262:	0003      	movs	r3, r0
 800a264:	001a      	movs	r2, r3
 800a266:	2417      	movs	r4, #23
 800a268:	193b      	adds	r3, r7, r4
 800a26a:	3203      	adds	r2, #3
 800a26c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a26e:	2003      	movs	r0, #3
 800a270:	f000 f942 	bl	800a4f8 <malloc>
 800a274:	0003      	movs	r3, r0
 800a276:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a278:	193b      	adds	r3, r7, r4
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	687a      	ldr	r2, [r7, #4]
 800a27e:	18d1      	adds	r1, r2, r3
 800a280:	693b      	ldr	r3, [r7, #16]
 800a282:	2202      	movs	r2, #2
 800a284:	0018      	movs	r0, r3
 800a286:	f001 fbe4 	bl	800ba52 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	3302      	adds	r3, #2
 800a28e:	2200      	movs	r2, #0
 800a290:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a292:	240e      	movs	r4, #14
 800a294:	193a      	adds	r2, r7, r4
 800a296:	4909      	ldr	r1, [pc, #36]	; (800a2bc <my_nmea_get_rmc_date_mm+0x70>)
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	0018      	movs	r0, r3
 800a29c:	f001 fb4a 	bl	800b934 <sscanf>
	free ( s ) ;
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	0018      	movs	r0, r3
 800a2a4:	f000 f932 	bl	800a50c <free>
	*mm = (uint8_t) temp ;
 800a2a8:	193b      	adds	r3, r7, r4
 800a2aa:	881b      	ldrh	r3, [r3, #0]
 800a2ac:	b2da      	uxtb	r2, r3
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	701a      	strb	r2, [r3, #0]

}
 800a2b2:	46c0      	nop			; (mov r8, r8)
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	b007      	add	sp, #28
 800a2b8:	bd90      	pop	{r4, r7, pc}
 800a2ba:	46c0      	nop			; (mov r8, r8)
 800a2bc:	08014084 	.word	0x08014084

0800a2c0 <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800a2c0:	b590      	push	{r4, r7, lr}
 800a2c2:	b087      	sub	sp, #28
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2209      	movs	r2, #9
 800a2ce:	212c      	movs	r1, #44	; 0x2c
 800a2d0:	0018      	movs	r0, r3
 800a2d2:	f7ff fb41 	bl	8009958 <my_find_char_position>
 800a2d6:	0003      	movs	r3, r0
 800a2d8:	001a      	movs	r2, r3
 800a2da:	2417      	movs	r4, #23
 800a2dc:	193b      	adds	r3, r7, r4
 800a2de:	3201      	adds	r2, #1
 800a2e0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a2e2:	2003      	movs	r0, #3
 800a2e4:	f000 f908 	bl	800a4f8 <malloc>
 800a2e8:	0003      	movs	r3, r0
 800a2ea:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a2ec:	193b      	adds	r3, r7, r4
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	18d1      	adds	r1, r2, r3
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	2202      	movs	r2, #2
 800a2f8:	0018      	movs	r0, r3
 800a2fa:	f001 fbaa 	bl	800ba52 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	3302      	adds	r3, #2
 800a302:	2200      	movs	r2, #0
 800a304:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a306:	240e      	movs	r4, #14
 800a308:	193a      	adds	r2, r7, r4
 800a30a:	4909      	ldr	r1, [pc, #36]	; (800a330 <my_nmea_get_rmc_date_dd+0x70>)
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	0018      	movs	r0, r3
 800a310:	f001 fb10 	bl	800b934 <sscanf>
	free ( s ) ;
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	0018      	movs	r0, r3
 800a318:	f000 f8f8 	bl	800a50c <free>
	*dd = (uint8_t) temp ;
 800a31c:	193b      	adds	r3, r7, r4
 800a31e:	881b      	ldrh	r3, [r3, #0]
 800a320:	b2da      	uxtb	r2, r3
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	701a      	strb	r2, [r3, #0]

}
 800a326:	46c0      	nop			; (mov r8, r8)
 800a328:	46bd      	mov	sp, r7
 800a32a:	b007      	add	sp, #28
 800a32c:	bd90      	pop	{r4, r7, pc}
 800a32e:	46c0      	nop			; (mov r8, r8)
 800a330:	08014084 	.word	0x08014084

0800a334 <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800a334:	b590      	push	{r4, r7, lr}
 800a336:	b087      	sub	sp, #28
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2201      	movs	r2, #1
 800a342:	212c      	movs	r1, #44	; 0x2c
 800a344:	0018      	movs	r0, r3
 800a346:	f7ff fb07 	bl	8009958 <my_find_char_position>
 800a34a:	0003      	movs	r3, r0
 800a34c:	001a      	movs	r2, r3
 800a34e:	2417      	movs	r4, #23
 800a350:	193b      	adds	r3, r7, r4
 800a352:	3201      	adds	r2, #1
 800a354:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a356:	2003      	movs	r0, #3
 800a358:	f000 f8ce 	bl	800a4f8 <malloc>
 800a35c:	0003      	movs	r3, r0
 800a35e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a360:	193b      	adds	r3, r7, r4
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	18d1      	adds	r1, r2, r3
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	2202      	movs	r2, #2
 800a36c:	0018      	movs	r0, r3
 800a36e:	f001 fb70 	bl	800ba52 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	3302      	adds	r3, #2
 800a376:	2200      	movs	r2, #0
 800a378:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a37a:	240e      	movs	r4, #14
 800a37c:	193a      	adds	r2, r7, r4
 800a37e:	4909      	ldr	r1, [pc, #36]	; (800a3a4 <my_nmea_get_rmc_utc_hh+0x70>)
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	0018      	movs	r0, r3
 800a384:	f001 fad6 	bl	800b934 <sscanf>
	free ( s ) ;
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	0018      	movs	r0, r3
 800a38c:	f000 f8be 	bl	800a50c <free>
	*hh = (uint8_t) temp ;
 800a390:	193b      	adds	r3, r7, r4
 800a392:	881b      	ldrh	r3, [r3, #0]
 800a394:	b2da      	uxtb	r2, r3
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	701a      	strb	r2, [r3, #0]

}
 800a39a:	46c0      	nop			; (mov r8, r8)
 800a39c:	46bd      	mov	sp, r7
 800a39e:	b007      	add	sp, #28
 800a3a0:	bd90      	pop	{r4, r7, pc}
 800a3a2:	46c0      	nop			; (mov r8, r8)
 800a3a4:	08014084 	.word	0x08014084

0800a3a8 <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800a3a8:	b590      	push	{r4, r7, lr}
 800a3aa:	b087      	sub	sp, #28
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	212c      	movs	r1, #44	; 0x2c
 800a3b8:	0018      	movs	r0, r3
 800a3ba:	f7ff facd 	bl	8009958 <my_find_char_position>
 800a3be:	0003      	movs	r3, r0
 800a3c0:	001a      	movs	r2, r3
 800a3c2:	2417      	movs	r4, #23
 800a3c4:	193b      	adds	r3, r7, r4
 800a3c6:	3203      	adds	r2, #3
 800a3c8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a3ca:	2003      	movs	r0, #3
 800a3cc:	f000 f894 	bl	800a4f8 <malloc>
 800a3d0:	0003      	movs	r3, r0
 800a3d2:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a3d4:	193b      	adds	r3, r7, r4
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	18d1      	adds	r1, r2, r3
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	2202      	movs	r2, #2
 800a3e0:	0018      	movs	r0, r3
 800a3e2:	f001 fb36 	bl	800ba52 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	3302      	adds	r3, #2
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a3ee:	240e      	movs	r4, #14
 800a3f0:	193a      	adds	r2, r7, r4
 800a3f2:	4909      	ldr	r1, [pc, #36]	; (800a418 <my_nmea_get_rmc_utc_mm+0x70>)
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	0018      	movs	r0, r3
 800a3f8:	f001 fa9c 	bl	800b934 <sscanf>
	free ( s ) ;
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	0018      	movs	r0, r3
 800a400:	f000 f884 	bl	800a50c <free>
	*mm = (uint8_t) temp ;
 800a404:	193b      	adds	r3, r7, r4
 800a406:	881b      	ldrh	r3, [r3, #0]
 800a408:	b2da      	uxtb	r2, r3
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	701a      	strb	r2, [r3, #0]

}
 800a40e:	46c0      	nop			; (mov r8, r8)
 800a410:	46bd      	mov	sp, r7
 800a412:	b007      	add	sp, #28
 800a414:	bd90      	pop	{r4, r7, pc}
 800a416:	46c0      	nop			; (mov r8, r8)
 800a418:	08014084 	.word	0x08014084

0800a41c <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800a41c:	b590      	push	{r4, r7, lr}
 800a41e:	b087      	sub	sp, #28
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2201      	movs	r2, #1
 800a42a:	212c      	movs	r1, #44	; 0x2c
 800a42c:	0018      	movs	r0, r3
 800a42e:	f7ff fa93 	bl	8009958 <my_find_char_position>
 800a432:	0003      	movs	r3, r0
 800a434:	001a      	movs	r2, r3
 800a436:	2417      	movs	r4, #23
 800a438:	193b      	adds	r3, r7, r4
 800a43a:	3205      	adds	r2, #5
 800a43c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a43e:	2003      	movs	r0, #3
 800a440:	f000 f85a 	bl	800a4f8 <malloc>
 800a444:	0003      	movs	r3, r0
 800a446:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a448:	193b      	adds	r3, r7, r4
 800a44a:	781b      	ldrb	r3, [r3, #0]
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	18d1      	adds	r1, r2, r3
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	2202      	movs	r2, #2
 800a454:	0018      	movs	r0, r3
 800a456:	f001 fafc 	bl	800ba52 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	3302      	adds	r3, #2
 800a45e:	2200      	movs	r2, #0
 800a460:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a462:	240e      	movs	r4, #14
 800a464:	193a      	adds	r2, r7, r4
 800a466:	4909      	ldr	r1, [pc, #36]	; (800a48c <my_nmea_get_rmc_utc_ss+0x70>)
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	0018      	movs	r0, r3
 800a46c:	f001 fa62 	bl	800b934 <sscanf>
	free ( s ) ;
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	0018      	movs	r0, r3
 800a474:	f000 f84a 	bl	800a50c <free>
	*ss = (uint8_t) temp ;
 800a478:	193b      	adds	r3, r7, r4
 800a47a:	881b      	ldrh	r3, [r3, #0]
 800a47c:	b2da      	uxtb	r2, r3
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	701a      	strb	r2, [r3, #0]

}
 800a482:	46c0      	nop			; (mov r8, r8)
 800a484:	46bd      	mov	sp, r7
 800a486:	b007      	add	sp, #28
 800a488:	bd90      	pop	{r4, r7, pc}
 800a48a:	46c0      	nop			; (mov r8, r8)
 800a48c:	08014084 	.word	0x08014084

0800a490 <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800a490:	b590      	push	{r4, r7, lr}
 800a492:	b085      	sub	sp, #20
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2201      	movs	r2, #1
 800a49e:	212c      	movs	r1, #44	; 0x2c
 800a4a0:	0018      	movs	r0, r3
 800a4a2:	f7ff fa59 	bl	8009958 <my_find_char_position>
 800a4a6:	0003      	movs	r3, r0
 800a4a8:	001a      	movs	r2, r3
 800a4aa:	240f      	movs	r4, #15
 800a4ac:	193b      	adds	r3, r7, r4
 800a4ae:	3208      	adds	r2, #8
 800a4b0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a4b2:	2004      	movs	r0, #4
 800a4b4:	f000 f820 	bl	800a4f8 <malloc>
 800a4b8:	0003      	movs	r3, r0
 800a4ba:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a4bc:	193b      	adds	r3, r7, r4
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	18d1      	adds	r1, r2, r3
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	2203      	movs	r2, #3
 800a4c8:	0018      	movs	r0, r3
 800a4ca:	f001 fac2 	bl	800ba52 <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	3303      	adds	r3, #3
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800a4d6:	683a      	ldr	r2, [r7, #0]
 800a4d8:	4906      	ldr	r1, [pc, #24]	; (800a4f4 <my_nmea_get_rmc_utc_sss+0x64>)
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	0018      	movs	r0, r3
 800a4de:	f001 fa29 	bl	800b934 <sscanf>
	free ( s ) ;
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	0018      	movs	r0, r3
 800a4e6:	f000 f811 	bl	800a50c <free>
}
 800a4ea:	46c0      	nop			; (mov r8, r8)
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	b005      	add	sp, #20
 800a4f0:	bd90      	pop	{r4, r7, pc}
 800a4f2:	46c0      	nop			; (mov r8, r8)
 800a4f4:	08014088 	.word	0x08014088

0800a4f8 <malloc>:
 800a4f8:	b510      	push	{r4, lr}
 800a4fa:	4b03      	ldr	r3, [pc, #12]	; (800a508 <malloc+0x10>)
 800a4fc:	0001      	movs	r1, r0
 800a4fe:	6818      	ldr	r0, [r3, #0]
 800a500:	f000 f80e 	bl	800a520 <_malloc_r>
 800a504:	bd10      	pop	{r4, pc}
 800a506:	46c0      	nop			; (mov r8, r8)
 800a508:	200006d0 	.word	0x200006d0

0800a50c <free>:
 800a50c:	b510      	push	{r4, lr}
 800a50e:	4b03      	ldr	r3, [pc, #12]	; (800a51c <free+0x10>)
 800a510:	0001      	movs	r1, r0
 800a512:	6818      	ldr	r0, [r3, #0]
 800a514:	f001 fbe4 	bl	800bce0 <_free_r>
 800a518:	bd10      	pop	{r4, pc}
 800a51a:	46c0      	nop			; (mov r8, r8)
 800a51c:	200006d0 	.word	0x200006d0

0800a520 <_malloc_r>:
 800a520:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a522:	000d      	movs	r5, r1
 800a524:	b087      	sub	sp, #28
 800a526:	350b      	adds	r5, #11
 800a528:	9001      	str	r0, [sp, #4]
 800a52a:	2d16      	cmp	r5, #22
 800a52c:	d908      	bls.n	800a540 <_malloc_r+0x20>
 800a52e:	2207      	movs	r2, #7
 800a530:	4395      	bics	r5, r2
 800a532:	d506      	bpl.n	800a542 <_malloc_r+0x22>
 800a534:	230c      	movs	r3, #12
 800a536:	9a01      	ldr	r2, [sp, #4]
 800a538:	6013      	str	r3, [r2, #0]
 800a53a:	2000      	movs	r0, #0
 800a53c:	b007      	add	sp, #28
 800a53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a540:	2510      	movs	r5, #16
 800a542:	42a9      	cmp	r1, r5
 800a544:	d8f6      	bhi.n	800a534 <_malloc_r+0x14>
 800a546:	9801      	ldr	r0, [sp, #4]
 800a548:	f000 f9fe 	bl	800a948 <__malloc_lock>
 800a54c:	23fc      	movs	r3, #252	; 0xfc
 800a54e:	4ebe      	ldr	r6, [pc, #760]	; (800a848 <_malloc_r+0x328>)
 800a550:	005b      	lsls	r3, r3, #1
 800a552:	429d      	cmp	r5, r3
 800a554:	d219      	bcs.n	800a58a <_malloc_r+0x6a>
 800a556:	002a      	movs	r2, r5
 800a558:	3208      	adds	r2, #8
 800a55a:	18b2      	adds	r2, r6, r2
 800a55c:	0011      	movs	r1, r2
 800a55e:	6854      	ldr	r4, [r2, #4]
 800a560:	3908      	subs	r1, #8
 800a562:	08eb      	lsrs	r3, r5, #3
 800a564:	428c      	cmp	r4, r1
 800a566:	d103      	bne.n	800a570 <_malloc_r+0x50>
 800a568:	68d4      	ldr	r4, [r2, #12]
 800a56a:	3302      	adds	r3, #2
 800a56c:	42a2      	cmp	r2, r4
 800a56e:	d022      	beq.n	800a5b6 <_malloc_r+0x96>
 800a570:	2203      	movs	r2, #3
 800a572:	6863      	ldr	r3, [r4, #4]
 800a574:	68a1      	ldr	r1, [r4, #8]
 800a576:	4393      	bics	r3, r2
 800a578:	68e2      	ldr	r2, [r4, #12]
 800a57a:	18e3      	adds	r3, r4, r3
 800a57c:	60ca      	str	r2, [r1, #12]
 800a57e:	6091      	str	r1, [r2, #8]
 800a580:	2201      	movs	r2, #1
 800a582:	6859      	ldr	r1, [r3, #4]
 800a584:	430a      	orrs	r2, r1
 800a586:	605a      	str	r2, [r3, #4]
 800a588:	e02a      	b.n	800a5e0 <_malloc_r+0xc0>
 800a58a:	233f      	movs	r3, #63	; 0x3f
 800a58c:	0a6a      	lsrs	r2, r5, #9
 800a58e:	d003      	beq.n	800a598 <_malloc_r+0x78>
 800a590:	2a04      	cmp	r2, #4
 800a592:	d82b      	bhi.n	800a5ec <_malloc_r+0xcc>
 800a594:	09ab      	lsrs	r3, r5, #6
 800a596:	3338      	adds	r3, #56	; 0x38
 800a598:	2203      	movs	r2, #3
 800a59a:	4694      	mov	ip, r2
 800a59c:	00d9      	lsls	r1, r3, #3
 800a59e:	1989      	adds	r1, r1, r6
 800a5a0:	68cc      	ldr	r4, [r1, #12]
 800a5a2:	428c      	cmp	r4, r1
 800a5a4:	d006      	beq.n	800a5b4 <_malloc_r+0x94>
 800a5a6:	4660      	mov	r0, ip
 800a5a8:	6862      	ldr	r2, [r4, #4]
 800a5aa:	4382      	bics	r2, r0
 800a5ac:	1b57      	subs	r7, r2, r5
 800a5ae:	2f0f      	cmp	r7, #15
 800a5b0:	dd34      	ble.n	800a61c <_malloc_r+0xfc>
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	6934      	ldr	r4, [r6, #16]
 800a5b8:	49a4      	ldr	r1, [pc, #656]	; (800a84c <_malloc_r+0x32c>)
 800a5ba:	428c      	cmp	r4, r1
 800a5bc:	d055      	beq.n	800a66a <_malloc_r+0x14a>
 800a5be:	2003      	movs	r0, #3
 800a5c0:	6862      	ldr	r2, [r4, #4]
 800a5c2:	4382      	bics	r2, r0
 800a5c4:	1b50      	subs	r0, r2, r5
 800a5c6:	280f      	cmp	r0, #15
 800a5c8:	dd36      	ble.n	800a638 <_malloc_r+0x118>
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	1967      	adds	r7, r4, r5
 800a5ce:	431d      	orrs	r5, r3
 800a5d0:	4303      	orrs	r3, r0
 800a5d2:	6065      	str	r5, [r4, #4]
 800a5d4:	6177      	str	r7, [r6, #20]
 800a5d6:	6137      	str	r7, [r6, #16]
 800a5d8:	60f9      	str	r1, [r7, #12]
 800a5da:	60b9      	str	r1, [r7, #8]
 800a5dc:	607b      	str	r3, [r7, #4]
 800a5de:	50a0      	str	r0, [r4, r2]
 800a5e0:	9801      	ldr	r0, [sp, #4]
 800a5e2:	f000 f9b9 	bl	800a958 <__malloc_unlock>
 800a5e6:	0020      	movs	r0, r4
 800a5e8:	3008      	adds	r0, #8
 800a5ea:	e7a7      	b.n	800a53c <_malloc_r+0x1c>
 800a5ec:	2a14      	cmp	r2, #20
 800a5ee:	d802      	bhi.n	800a5f6 <_malloc_r+0xd6>
 800a5f0:	0013      	movs	r3, r2
 800a5f2:	335b      	adds	r3, #91	; 0x5b
 800a5f4:	e7d0      	b.n	800a598 <_malloc_r+0x78>
 800a5f6:	2a54      	cmp	r2, #84	; 0x54
 800a5f8:	d802      	bhi.n	800a600 <_malloc_r+0xe0>
 800a5fa:	0b2b      	lsrs	r3, r5, #12
 800a5fc:	336e      	adds	r3, #110	; 0x6e
 800a5fe:	e7cb      	b.n	800a598 <_malloc_r+0x78>
 800a600:	23aa      	movs	r3, #170	; 0xaa
 800a602:	005b      	lsls	r3, r3, #1
 800a604:	429a      	cmp	r2, r3
 800a606:	d802      	bhi.n	800a60e <_malloc_r+0xee>
 800a608:	0beb      	lsrs	r3, r5, #15
 800a60a:	3377      	adds	r3, #119	; 0x77
 800a60c:	e7c4      	b.n	800a598 <_malloc_r+0x78>
 800a60e:	4990      	ldr	r1, [pc, #576]	; (800a850 <_malloc_r+0x330>)
 800a610:	237e      	movs	r3, #126	; 0x7e
 800a612:	428a      	cmp	r2, r1
 800a614:	d8c0      	bhi.n	800a598 <_malloc_r+0x78>
 800a616:	0cab      	lsrs	r3, r5, #18
 800a618:	337c      	adds	r3, #124	; 0x7c
 800a61a:	e7bd      	b.n	800a598 <_malloc_r+0x78>
 800a61c:	68e0      	ldr	r0, [r4, #12]
 800a61e:	2f00      	cmp	r7, #0
 800a620:	db08      	blt.n	800a634 <_malloc_r+0x114>
 800a622:	68a3      	ldr	r3, [r4, #8]
 800a624:	60d8      	str	r0, [r3, #12]
 800a626:	6083      	str	r3, [r0, #8]
 800a628:	2301      	movs	r3, #1
 800a62a:	18a2      	adds	r2, r4, r2
 800a62c:	6851      	ldr	r1, [r2, #4]
 800a62e:	430b      	orrs	r3, r1
 800a630:	6053      	str	r3, [r2, #4]
 800a632:	e7d5      	b.n	800a5e0 <_malloc_r+0xc0>
 800a634:	0004      	movs	r4, r0
 800a636:	e7b4      	b.n	800a5a2 <_malloc_r+0x82>
 800a638:	6171      	str	r1, [r6, #20]
 800a63a:	6131      	str	r1, [r6, #16]
 800a63c:	2800      	cmp	r0, #0
 800a63e:	daf3      	bge.n	800a628 <_malloc_r+0x108>
 800a640:	6871      	ldr	r1, [r6, #4]
 800a642:	468c      	mov	ip, r1
 800a644:	2180      	movs	r1, #128	; 0x80
 800a646:	0089      	lsls	r1, r1, #2
 800a648:	428a      	cmp	r2, r1
 800a64a:	d300      	bcc.n	800a64e <_malloc_r+0x12e>
 800a64c:	e08c      	b.n	800a768 <_malloc_r+0x248>
 800a64e:	08d1      	lsrs	r1, r2, #3
 800a650:	0950      	lsrs	r0, r2, #5
 800a652:	2201      	movs	r2, #1
 800a654:	4082      	lsls	r2, r0
 800a656:	4660      	mov	r0, ip
 800a658:	4302      	orrs	r2, r0
 800a65a:	6072      	str	r2, [r6, #4]
 800a65c:	00ca      	lsls	r2, r1, #3
 800a65e:	1992      	adds	r2, r2, r6
 800a660:	6891      	ldr	r1, [r2, #8]
 800a662:	60e2      	str	r2, [r4, #12]
 800a664:	60a1      	str	r1, [r4, #8]
 800a666:	6094      	str	r4, [r2, #8]
 800a668:	60cc      	str	r4, [r1, #12]
 800a66a:	2201      	movs	r2, #1
 800a66c:	4876      	ldr	r0, [pc, #472]	; (800a848 <_malloc_r+0x328>)
 800a66e:	1099      	asrs	r1, r3, #2
 800a670:	408a      	lsls	r2, r1
 800a672:	6841      	ldr	r1, [r0, #4]
 800a674:	4291      	cmp	r1, r2
 800a676:	d328      	bcc.n	800a6ca <_malloc_r+0x1aa>
 800a678:	420a      	tst	r2, r1
 800a67a:	d105      	bne.n	800a688 <_malloc_r+0x168>
 800a67c:	2403      	movs	r4, #3
 800a67e:	43a3      	bics	r3, r4
 800a680:	0052      	lsls	r2, r2, #1
 800a682:	3304      	adds	r3, #4
 800a684:	420a      	tst	r2, r1
 800a686:	d0fb      	beq.n	800a680 <_malloc_r+0x160>
 800a688:	496f      	ldr	r1, [pc, #444]	; (800a848 <_malloc_r+0x328>)
 800a68a:	9104      	str	r1, [sp, #16]
 800a68c:	00d9      	lsls	r1, r3, #3
 800a68e:	1841      	adds	r1, r0, r1
 800a690:	468c      	mov	ip, r1
 800a692:	000f      	movs	r7, r1
 800a694:	9302      	str	r3, [sp, #8]
 800a696:	68fc      	ldr	r4, [r7, #12]
 800a698:	42bc      	cmp	r4, r7
 800a69a:	d000      	beq.n	800a69e <_malloc_r+0x17e>
 800a69c:	e09b      	b.n	800a7d6 <_malloc_r+0x2b6>
 800a69e:	2403      	movs	r4, #3
 800a6a0:	9902      	ldr	r1, [sp, #8]
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	3101      	adds	r1, #1
 800a6a6:	9102      	str	r1, [sp, #8]
 800a6a8:	4221      	tst	r1, r4
 800a6aa:	d1f4      	bne.n	800a696 <_malloc_r+0x176>
 800a6ac:	2103      	movs	r1, #3
 800a6ae:	420b      	tst	r3, r1
 800a6b0:	d000      	beq.n	800a6b4 <_malloc_r+0x194>
 800a6b2:	e0b7      	b.n	800a824 <_malloc_r+0x304>
 800a6b4:	6843      	ldr	r3, [r0, #4]
 800a6b6:	4393      	bics	r3, r2
 800a6b8:	6043      	str	r3, [r0, #4]
 800a6ba:	9b04      	ldr	r3, [sp, #16]
 800a6bc:	0052      	lsls	r2, r2, #1
 800a6be:	6859      	ldr	r1, [r3, #4]
 800a6c0:	4291      	cmp	r1, r2
 800a6c2:	d302      	bcc.n	800a6ca <_malloc_r+0x1aa>
 800a6c4:	2a00      	cmp	r2, #0
 800a6c6:	d000      	beq.n	800a6ca <_malloc_r+0x1aa>
 800a6c8:	e0bb      	b.n	800a842 <_malloc_r+0x322>
 800a6ca:	2203      	movs	r2, #3
 800a6cc:	6883      	ldr	r3, [r0, #8]
 800a6ce:	9302      	str	r3, [sp, #8]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	4393      	bics	r3, r2
 800a6d4:	9303      	str	r3, [sp, #12]
 800a6d6:	42ab      	cmp	r3, r5
 800a6d8:	d303      	bcc.n	800a6e2 <_malloc_r+0x1c2>
 800a6da:	1b59      	subs	r1, r3, r5
 800a6dc:	290f      	cmp	r1, #15
 800a6de:	dd00      	ble.n	800a6e2 <_malloc_r+0x1c2>
 800a6e0:	e123      	b.n	800a92a <_malloc_r+0x40a>
 800a6e2:	9b02      	ldr	r3, [sp, #8]
 800a6e4:	9a03      	ldr	r2, [sp, #12]
 800a6e6:	2008      	movs	r0, #8
 800a6e8:	189e      	adds	r6, r3, r2
 800a6ea:	4b5a      	ldr	r3, [pc, #360]	; (800a854 <_malloc_r+0x334>)
 800a6ec:	681f      	ldr	r7, [r3, #0]
 800a6ee:	f001 fa71 	bl	800bbd4 <sysconf>
 800a6f2:	4b59      	ldr	r3, [pc, #356]	; (800a858 <_malloc_r+0x338>)
 800a6f4:	3710      	adds	r7, #16
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	197f      	adds	r7, r7, r5
 800a6fa:	9004      	str	r0, [sp, #16]
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	d003      	beq.n	800a708 <_malloc_r+0x1e8>
 800a700:	1e7b      	subs	r3, r7, #1
 800a702:	181b      	adds	r3, r3, r0
 800a704:	4247      	negs	r7, r0
 800a706:	401f      	ands	r7, r3
 800a708:	0039      	movs	r1, r7
 800a70a:	9801      	ldr	r0, [sp, #4]
 800a70c:	f001 fa0e 	bl	800bb2c <_sbrk_r>
 800a710:	0004      	movs	r4, r0
 800a712:	1c43      	adds	r3, r0, #1
 800a714:	d100      	bne.n	800a718 <_malloc_r+0x1f8>
 800a716:	e0de      	b.n	800a8d6 <_malloc_r+0x3b6>
 800a718:	4286      	cmp	r6, r0
 800a71a:	d904      	bls.n	800a726 <_malloc_r+0x206>
 800a71c:	4b4a      	ldr	r3, [pc, #296]	; (800a848 <_malloc_r+0x328>)
 800a71e:	9a02      	ldr	r2, [sp, #8]
 800a720:	429a      	cmp	r2, r3
 800a722:	d000      	beq.n	800a726 <_malloc_r+0x206>
 800a724:	e0d7      	b.n	800a8d6 <_malloc_r+0x3b6>
 800a726:	4a4d      	ldr	r2, [pc, #308]	; (800a85c <_malloc_r+0x33c>)
 800a728:	6813      	ldr	r3, [r2, #0]
 800a72a:	18fb      	adds	r3, r7, r3
 800a72c:	6013      	str	r3, [r2, #0]
 800a72e:	9a04      	ldr	r2, [sp, #16]
 800a730:	3a01      	subs	r2, #1
 800a732:	42a6      	cmp	r6, r4
 800a734:	d000      	beq.n	800a738 <_malloc_r+0x218>
 800a736:	e097      	b.n	800a868 <_malloc_r+0x348>
 800a738:	4216      	tst	r6, r2
 800a73a:	d000      	beq.n	800a73e <_malloc_r+0x21e>
 800a73c:	e094      	b.n	800a868 <_malloc_r+0x348>
 800a73e:	4b42      	ldr	r3, [pc, #264]	; (800a848 <_malloc_r+0x328>)
 800a740:	689a      	ldr	r2, [r3, #8]
 800a742:	9b03      	ldr	r3, [sp, #12]
 800a744:	19df      	adds	r7, r3, r7
 800a746:	2301      	movs	r3, #1
 800a748:	433b      	orrs	r3, r7
 800a74a:	6053      	str	r3, [r2, #4]
 800a74c:	4b43      	ldr	r3, [pc, #268]	; (800a85c <_malloc_r+0x33c>)
 800a74e:	4a44      	ldr	r2, [pc, #272]	; (800a860 <_malloc_r+0x340>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	6811      	ldr	r1, [r2, #0]
 800a754:	428b      	cmp	r3, r1
 800a756:	d900      	bls.n	800a75a <_malloc_r+0x23a>
 800a758:	6013      	str	r3, [r2, #0]
 800a75a:	4a42      	ldr	r2, [pc, #264]	; (800a864 <_malloc_r+0x344>)
 800a75c:	6811      	ldr	r1, [r2, #0]
 800a75e:	428b      	cmp	r3, r1
 800a760:	d800      	bhi.n	800a764 <_malloc_r+0x244>
 800a762:	e0b8      	b.n	800a8d6 <_malloc_r+0x3b6>
 800a764:	6013      	str	r3, [r2, #0]
 800a766:	e0b6      	b.n	800a8d6 <_malloc_r+0x3b6>
 800a768:	0a50      	lsrs	r0, r2, #9
 800a76a:	2804      	cmp	r0, #4
 800a76c:	d811      	bhi.n	800a792 <_malloc_r+0x272>
 800a76e:	0991      	lsrs	r1, r2, #6
 800a770:	3138      	adds	r1, #56	; 0x38
 800a772:	00cf      	lsls	r7, r1, #3
 800a774:	19bf      	adds	r7, r7, r6
 800a776:	68b8      	ldr	r0, [r7, #8]
 800a778:	4287      	cmp	r7, r0
 800a77a:	d125      	bne.n	800a7c8 <_malloc_r+0x2a8>
 800a77c:	2201      	movs	r2, #1
 800a77e:	1089      	asrs	r1, r1, #2
 800a780:	408a      	lsls	r2, r1
 800a782:	4661      	mov	r1, ip
 800a784:	430a      	orrs	r2, r1
 800a786:	6072      	str	r2, [r6, #4]
 800a788:	60e7      	str	r7, [r4, #12]
 800a78a:	60a0      	str	r0, [r4, #8]
 800a78c:	60bc      	str	r4, [r7, #8]
 800a78e:	60c4      	str	r4, [r0, #12]
 800a790:	e76b      	b.n	800a66a <_malloc_r+0x14a>
 800a792:	2814      	cmp	r0, #20
 800a794:	d802      	bhi.n	800a79c <_malloc_r+0x27c>
 800a796:	0001      	movs	r1, r0
 800a798:	315b      	adds	r1, #91	; 0x5b
 800a79a:	e7ea      	b.n	800a772 <_malloc_r+0x252>
 800a79c:	2854      	cmp	r0, #84	; 0x54
 800a79e:	d802      	bhi.n	800a7a6 <_malloc_r+0x286>
 800a7a0:	0b11      	lsrs	r1, r2, #12
 800a7a2:	316e      	adds	r1, #110	; 0x6e
 800a7a4:	e7e5      	b.n	800a772 <_malloc_r+0x252>
 800a7a6:	21aa      	movs	r1, #170	; 0xaa
 800a7a8:	0049      	lsls	r1, r1, #1
 800a7aa:	4288      	cmp	r0, r1
 800a7ac:	d802      	bhi.n	800a7b4 <_malloc_r+0x294>
 800a7ae:	0bd1      	lsrs	r1, r2, #15
 800a7b0:	3177      	adds	r1, #119	; 0x77
 800a7b2:	e7de      	b.n	800a772 <_malloc_r+0x252>
 800a7b4:	4f26      	ldr	r7, [pc, #152]	; (800a850 <_malloc_r+0x330>)
 800a7b6:	217e      	movs	r1, #126	; 0x7e
 800a7b8:	42b8      	cmp	r0, r7
 800a7ba:	d8da      	bhi.n	800a772 <_malloc_r+0x252>
 800a7bc:	0c91      	lsrs	r1, r2, #18
 800a7be:	317c      	adds	r1, #124	; 0x7c
 800a7c0:	e7d7      	b.n	800a772 <_malloc_r+0x252>
 800a7c2:	6880      	ldr	r0, [r0, #8]
 800a7c4:	4287      	cmp	r7, r0
 800a7c6:	d004      	beq.n	800a7d2 <_malloc_r+0x2b2>
 800a7c8:	2603      	movs	r6, #3
 800a7ca:	6841      	ldr	r1, [r0, #4]
 800a7cc:	43b1      	bics	r1, r6
 800a7ce:	4291      	cmp	r1, r2
 800a7d0:	d8f7      	bhi.n	800a7c2 <_malloc_r+0x2a2>
 800a7d2:	68c7      	ldr	r7, [r0, #12]
 800a7d4:	e7d8      	b.n	800a788 <_malloc_r+0x268>
 800a7d6:	2603      	movs	r6, #3
 800a7d8:	6861      	ldr	r1, [r4, #4]
 800a7da:	43b1      	bics	r1, r6
 800a7dc:	9103      	str	r1, [sp, #12]
 800a7de:	68e6      	ldr	r6, [r4, #12]
 800a7e0:	1b49      	subs	r1, r1, r5
 800a7e2:	290f      	cmp	r1, #15
 800a7e4:	dd10      	ble.n	800a808 <_malloc_r+0x2e8>
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	1963      	adds	r3, r4, r5
 800a7ea:	4315      	orrs	r5, r2
 800a7ec:	6065      	str	r5, [r4, #4]
 800a7ee:	68a5      	ldr	r5, [r4, #8]
 800a7f0:	430a      	orrs	r2, r1
 800a7f2:	60ee      	str	r6, [r5, #12]
 800a7f4:	60b5      	str	r5, [r6, #8]
 800a7f6:	6143      	str	r3, [r0, #20]
 800a7f8:	6103      	str	r3, [r0, #16]
 800a7fa:	4814      	ldr	r0, [pc, #80]	; (800a84c <_malloc_r+0x32c>)
 800a7fc:	605a      	str	r2, [r3, #4]
 800a7fe:	60d8      	str	r0, [r3, #12]
 800a800:	6098      	str	r0, [r3, #8]
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	50e1      	str	r1, [r4, r3]
 800a806:	e6eb      	b.n	800a5e0 <_malloc_r+0xc0>
 800a808:	2900      	cmp	r1, #0
 800a80a:	db09      	blt.n	800a820 <_malloc_r+0x300>
 800a80c:	9b03      	ldr	r3, [sp, #12]
 800a80e:	18e1      	adds	r1, r4, r3
 800a810:	2301      	movs	r3, #1
 800a812:	684a      	ldr	r2, [r1, #4]
 800a814:	4313      	orrs	r3, r2
 800a816:	604b      	str	r3, [r1, #4]
 800a818:	68a3      	ldr	r3, [r4, #8]
 800a81a:	60de      	str	r6, [r3, #12]
 800a81c:	60b3      	str	r3, [r6, #8]
 800a81e:	e6df      	b.n	800a5e0 <_malloc_r+0xc0>
 800a820:	0034      	movs	r4, r6
 800a822:	e739      	b.n	800a698 <_malloc_r+0x178>
 800a824:	2108      	movs	r1, #8
 800a826:	4249      	negs	r1, r1
 800a828:	448c      	add	ip, r1
 800a82a:	4661      	mov	r1, ip
 800a82c:	6889      	ldr	r1, [r1, #8]
 800a82e:	3b01      	subs	r3, #1
 800a830:	4561      	cmp	r1, ip
 800a832:	d100      	bne.n	800a836 <_malloc_r+0x316>
 800a834:	e73a      	b.n	800a6ac <_malloc_r+0x18c>
 800a836:	e740      	b.n	800a6ba <_malloc_r+0x19a>
 800a838:	3304      	adds	r3, #4
 800a83a:	0052      	lsls	r2, r2, #1
 800a83c:	420a      	tst	r2, r1
 800a83e:	d0fb      	beq.n	800a838 <_malloc_r+0x318>
 800a840:	e724      	b.n	800a68c <_malloc_r+0x16c>
 800a842:	9b02      	ldr	r3, [sp, #8]
 800a844:	e7fa      	b.n	800a83c <_malloc_r+0x31c>
 800a846:	46c0      	nop			; (mov r8, r8)
 800a848:	20000028 	.word	0x20000028
 800a84c:	20000030 	.word	0x20000030
 800a850:	00000554 	.word	0x00000554
 800a854:	20000c34 	.word	0x20000c34
 800a858:	20000430 	.word	0x20000430
 800a85c:	20000c04 	.word	0x20000c04
 800a860:	20000c2c 	.word	0x20000c2c
 800a864:	20000c30 	.word	0x20000c30
 800a868:	4934      	ldr	r1, [pc, #208]	; (800a93c <_malloc_r+0x41c>)
 800a86a:	6808      	ldr	r0, [r1, #0]
 800a86c:	3001      	adds	r0, #1
 800a86e:	d140      	bne.n	800a8f2 <_malloc_r+0x3d2>
 800a870:	600c      	str	r4, [r1, #0]
 800a872:	2107      	movs	r1, #7
 800a874:	0026      	movs	r6, r4
 800a876:	2300      	movs	r3, #0
 800a878:	400e      	ands	r6, r1
 800a87a:	420c      	tst	r4, r1
 800a87c:	d002      	beq.n	800a884 <_malloc_r+0x364>
 800a87e:	3308      	adds	r3, #8
 800a880:	1b9b      	subs	r3, r3, r6
 800a882:	18e4      	adds	r4, r4, r3
 800a884:	19e1      	adds	r1, r4, r7
 800a886:	9105      	str	r1, [sp, #20]
 800a888:	9f05      	ldr	r7, [sp, #20]
 800a88a:	9904      	ldr	r1, [sp, #16]
 800a88c:	4017      	ands	r7, r2
 800a88e:	18cb      	adds	r3, r1, r3
 800a890:	1bdf      	subs	r7, r3, r7
 800a892:	4017      	ands	r7, r2
 800a894:	0039      	movs	r1, r7
 800a896:	9801      	ldr	r0, [sp, #4]
 800a898:	f001 f948 	bl	800bb2c <_sbrk_r>
 800a89c:	1c43      	adds	r3, r0, #1
 800a89e:	d107      	bne.n	800a8b0 <_malloc_r+0x390>
 800a8a0:	1e37      	subs	r7, r6, #0
 800a8a2:	9805      	ldr	r0, [sp, #20]
 800a8a4:	d004      	beq.n	800a8b0 <_malloc_r+0x390>
 800a8a6:	0030      	movs	r0, r6
 800a8a8:	2700      	movs	r7, #0
 800a8aa:	9b05      	ldr	r3, [sp, #20]
 800a8ac:	3808      	subs	r0, #8
 800a8ae:	1818      	adds	r0, r3, r0
 800a8b0:	4a23      	ldr	r2, [pc, #140]	; (800a940 <_malloc_r+0x420>)
 800a8b2:	1b00      	subs	r0, r0, r4
 800a8b4:	6813      	ldr	r3, [r2, #0]
 800a8b6:	19c0      	adds	r0, r0, r7
 800a8b8:	19db      	adds	r3, r3, r7
 800a8ba:	6013      	str	r3, [r2, #0]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	4b21      	ldr	r3, [pc, #132]	; (800a944 <_malloc_r+0x424>)
 800a8c0:	9902      	ldr	r1, [sp, #8]
 800a8c2:	4310      	orrs	r0, r2
 800a8c4:	609c      	str	r4, [r3, #8]
 800a8c6:	6060      	str	r0, [r4, #4]
 800a8c8:	4299      	cmp	r1, r3
 800a8ca:	d100      	bne.n	800a8ce <_malloc_r+0x3ae>
 800a8cc:	e73e      	b.n	800a74c <_malloc_r+0x22c>
 800a8ce:	9b03      	ldr	r3, [sp, #12]
 800a8d0:	2b0f      	cmp	r3, #15
 800a8d2:	d813      	bhi.n	800a8fc <_malloc_r+0x3dc>
 800a8d4:	6062      	str	r2, [r4, #4]
 800a8d6:	2203      	movs	r2, #3
 800a8d8:	4b1a      	ldr	r3, [pc, #104]	; (800a944 <_malloc_r+0x424>)
 800a8da:	689b      	ldr	r3, [r3, #8]
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	4393      	bics	r3, r2
 800a8e0:	1b59      	subs	r1, r3, r5
 800a8e2:	42ab      	cmp	r3, r5
 800a8e4:	d301      	bcc.n	800a8ea <_malloc_r+0x3ca>
 800a8e6:	290f      	cmp	r1, #15
 800a8e8:	dc1f      	bgt.n	800a92a <_malloc_r+0x40a>
 800a8ea:	9801      	ldr	r0, [sp, #4]
 800a8ec:	f000 f834 	bl	800a958 <__malloc_unlock>
 800a8f0:	e623      	b.n	800a53a <_malloc_r+0x1a>
 800a8f2:	4913      	ldr	r1, [pc, #76]	; (800a940 <_malloc_r+0x420>)
 800a8f4:	1ba6      	subs	r6, r4, r6
 800a8f6:	18f6      	adds	r6, r6, r3
 800a8f8:	600e      	str	r6, [r1, #0]
 800a8fa:	e7ba      	b.n	800a872 <_malloc_r+0x352>
 800a8fc:	2107      	movs	r1, #7
 800a8fe:	9b03      	ldr	r3, [sp, #12]
 800a900:	3b0c      	subs	r3, #12
 800a902:	438b      	bics	r3, r1
 800a904:	9902      	ldr	r1, [sp, #8]
 800a906:	6849      	ldr	r1, [r1, #4]
 800a908:	400a      	ands	r2, r1
 800a90a:	9902      	ldr	r1, [sp, #8]
 800a90c:	431a      	orrs	r2, r3
 800a90e:	604a      	str	r2, [r1, #4]
 800a910:	18ca      	adds	r2, r1, r3
 800a912:	2105      	movs	r1, #5
 800a914:	6051      	str	r1, [r2, #4]
 800a916:	6091      	str	r1, [r2, #8]
 800a918:	2b0f      	cmp	r3, #15
 800a91a:	d800      	bhi.n	800a91e <_malloc_r+0x3fe>
 800a91c:	e716      	b.n	800a74c <_malloc_r+0x22c>
 800a91e:	9902      	ldr	r1, [sp, #8]
 800a920:	9801      	ldr	r0, [sp, #4]
 800a922:	3108      	adds	r1, #8
 800a924:	f001 f9dc 	bl	800bce0 <_free_r>
 800a928:	e710      	b.n	800a74c <_malloc_r+0x22c>
 800a92a:	2201      	movs	r2, #1
 800a92c:	0013      	movs	r3, r2
 800a92e:	4805      	ldr	r0, [pc, #20]	; (800a944 <_malloc_r+0x424>)
 800a930:	432b      	orrs	r3, r5
 800a932:	6884      	ldr	r4, [r0, #8]
 800a934:	6063      	str	r3, [r4, #4]
 800a936:	1963      	adds	r3, r4, r5
 800a938:	6083      	str	r3, [r0, #8]
 800a93a:	e623      	b.n	800a584 <_malloc_r+0x64>
 800a93c:	20000430 	.word	0x20000430
 800a940:	20000c04 	.word	0x20000c04
 800a944:	20000028 	.word	0x20000028

0800a948 <__malloc_lock>:
 800a948:	b510      	push	{r4, lr}
 800a94a:	4802      	ldr	r0, [pc, #8]	; (800a954 <__malloc_lock+0xc>)
 800a94c:	f001 f940 	bl	800bbd0 <__retarget_lock_acquire_recursive>
 800a950:	bd10      	pop	{r4, pc}
 800a952:	46c0      	nop			; (mov r8, r8)
 800a954:	20000d79 	.word	0x20000d79

0800a958 <__malloc_unlock>:
 800a958:	b510      	push	{r4, lr}
 800a95a:	4802      	ldr	r0, [pc, #8]	; (800a964 <__malloc_unlock+0xc>)
 800a95c:	f001 f939 	bl	800bbd2 <__retarget_lock_release_recursive>
 800a960:	bd10      	pop	{r4, pc}
 800a962:	46c0      	nop			; (mov r8, r8)
 800a964:	20000d79 	.word	0x20000d79

0800a968 <sulp>:
 800a968:	b570      	push	{r4, r5, r6, lr}
 800a96a:	0016      	movs	r6, r2
 800a96c:	000d      	movs	r5, r1
 800a96e:	f002 f90d 	bl	800cb8c <__ulp>
 800a972:	2e00      	cmp	r6, #0
 800a974:	d00d      	beq.n	800a992 <sulp+0x2a>
 800a976:	236b      	movs	r3, #107	; 0x6b
 800a978:	006a      	lsls	r2, r5, #1
 800a97a:	0d52      	lsrs	r2, r2, #21
 800a97c:	1a9b      	subs	r3, r3, r2
 800a97e:	2b00      	cmp	r3, #0
 800a980:	dd07      	ble.n	800a992 <sulp+0x2a>
 800a982:	2400      	movs	r4, #0
 800a984:	4a03      	ldr	r2, [pc, #12]	; (800a994 <sulp+0x2c>)
 800a986:	051b      	lsls	r3, r3, #20
 800a988:	189d      	adds	r5, r3, r2
 800a98a:	002b      	movs	r3, r5
 800a98c:	0022      	movs	r2, r4
 800a98e:	f7f6 fe6d 	bl	800166c <__aeabi_dmul>
 800a992:	bd70      	pop	{r4, r5, r6, pc}
 800a994:	3ff00000 	.word	0x3ff00000

0800a998 <_strtod_l>:
 800a998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a99a:	b0a1      	sub	sp, #132	; 0x84
 800a99c:	9219      	str	r2, [sp, #100]	; 0x64
 800a99e:	2200      	movs	r2, #0
 800a9a0:	2600      	movs	r6, #0
 800a9a2:	2700      	movs	r7, #0
 800a9a4:	9004      	str	r0, [sp, #16]
 800a9a6:	9107      	str	r1, [sp, #28]
 800a9a8:	921c      	str	r2, [sp, #112]	; 0x70
 800a9aa:	911b      	str	r1, [sp, #108]	; 0x6c
 800a9ac:	780a      	ldrb	r2, [r1, #0]
 800a9ae:	2a2b      	cmp	r2, #43	; 0x2b
 800a9b0:	d055      	beq.n	800aa5e <_strtod_l+0xc6>
 800a9b2:	d841      	bhi.n	800aa38 <_strtod_l+0xa0>
 800a9b4:	2a0d      	cmp	r2, #13
 800a9b6:	d83b      	bhi.n	800aa30 <_strtod_l+0x98>
 800a9b8:	2a08      	cmp	r2, #8
 800a9ba:	d83b      	bhi.n	800aa34 <_strtod_l+0x9c>
 800a9bc:	2a00      	cmp	r2, #0
 800a9be:	d044      	beq.n	800aa4a <_strtod_l+0xb2>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	920f      	str	r2, [sp, #60]	; 0x3c
 800a9c4:	2100      	movs	r1, #0
 800a9c6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a9c8:	9109      	str	r1, [sp, #36]	; 0x24
 800a9ca:	782a      	ldrb	r2, [r5, #0]
 800a9cc:	2a30      	cmp	r2, #48	; 0x30
 800a9ce:	d000      	beq.n	800a9d2 <_strtod_l+0x3a>
 800a9d0:	e085      	b.n	800aade <_strtod_l+0x146>
 800a9d2:	786a      	ldrb	r2, [r5, #1]
 800a9d4:	3120      	adds	r1, #32
 800a9d6:	438a      	bics	r2, r1
 800a9d8:	2a58      	cmp	r2, #88	; 0x58
 800a9da:	d000      	beq.n	800a9de <_strtod_l+0x46>
 800a9dc:	e075      	b.n	800aaca <_strtod_l+0x132>
 800a9de:	9302      	str	r3, [sp, #8]
 800a9e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9e2:	4a97      	ldr	r2, [pc, #604]	; (800ac40 <_strtod_l+0x2a8>)
 800a9e4:	9301      	str	r3, [sp, #4]
 800a9e6:	ab1c      	add	r3, sp, #112	; 0x70
 800a9e8:	9300      	str	r3, [sp, #0]
 800a9ea:	9804      	ldr	r0, [sp, #16]
 800a9ec:	ab1d      	add	r3, sp, #116	; 0x74
 800a9ee:	a91b      	add	r1, sp, #108	; 0x6c
 800a9f0:	f001 fa92 	bl	800bf18 <__gethex>
 800a9f4:	230f      	movs	r3, #15
 800a9f6:	0002      	movs	r2, r0
 800a9f8:	401a      	ands	r2, r3
 800a9fa:	0004      	movs	r4, r0
 800a9fc:	9205      	str	r2, [sp, #20]
 800a9fe:	4218      	tst	r0, r3
 800aa00:	d005      	beq.n	800aa0e <_strtod_l+0x76>
 800aa02:	2a06      	cmp	r2, #6
 800aa04:	d12d      	bne.n	800aa62 <_strtod_l+0xca>
 800aa06:	1c6b      	adds	r3, r5, #1
 800aa08:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa0e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d002      	beq.n	800aa1a <_strtod_l+0x82>
 800aa14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa16:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aa18:	6013      	str	r3, [r2, #0]
 800aa1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d01b      	beq.n	800aa58 <_strtod_l+0xc0>
 800aa20:	2380      	movs	r3, #128	; 0x80
 800aa22:	0032      	movs	r2, r6
 800aa24:	061b      	lsls	r3, r3, #24
 800aa26:	18fb      	adds	r3, r7, r3
 800aa28:	0010      	movs	r0, r2
 800aa2a:	0019      	movs	r1, r3
 800aa2c:	b021      	add	sp, #132	; 0x84
 800aa2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa30:	2a20      	cmp	r2, #32
 800aa32:	d1c5      	bne.n	800a9c0 <_strtod_l+0x28>
 800aa34:	3101      	adds	r1, #1
 800aa36:	e7b8      	b.n	800a9aa <_strtod_l+0x12>
 800aa38:	2a2d      	cmp	r2, #45	; 0x2d
 800aa3a:	d1c1      	bne.n	800a9c0 <_strtod_l+0x28>
 800aa3c:	3a2c      	subs	r2, #44	; 0x2c
 800aa3e:	920f      	str	r2, [sp, #60]	; 0x3c
 800aa40:	1c4a      	adds	r2, r1, #1
 800aa42:	921b      	str	r2, [sp, #108]	; 0x6c
 800aa44:	784a      	ldrb	r2, [r1, #1]
 800aa46:	2a00      	cmp	r2, #0
 800aa48:	d1bc      	bne.n	800a9c4 <_strtod_l+0x2c>
 800aa4a:	9b07      	ldr	r3, [sp, #28]
 800aa4c:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa4e:	2300      	movs	r3, #0
 800aa50:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d1dd      	bne.n	800aa14 <_strtod_l+0x7c>
 800aa58:	0032      	movs	r2, r6
 800aa5a:	003b      	movs	r3, r7
 800aa5c:	e7e4      	b.n	800aa28 <_strtod_l+0x90>
 800aa5e:	2200      	movs	r2, #0
 800aa60:	e7ed      	b.n	800aa3e <_strtod_l+0xa6>
 800aa62:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800aa64:	2a00      	cmp	r2, #0
 800aa66:	d007      	beq.n	800aa78 <_strtod_l+0xe0>
 800aa68:	2135      	movs	r1, #53	; 0x35
 800aa6a:	a81e      	add	r0, sp, #120	; 0x78
 800aa6c:	f002 f97f 	bl	800cd6e <__copybits>
 800aa70:	991c      	ldr	r1, [sp, #112]	; 0x70
 800aa72:	9804      	ldr	r0, [sp, #16]
 800aa74:	f001 fd7c 	bl	800c570 <_Bfree>
 800aa78:	9805      	ldr	r0, [sp, #20]
 800aa7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aa7c:	3801      	subs	r0, #1
 800aa7e:	2804      	cmp	r0, #4
 800aa80:	d806      	bhi.n	800aa90 <_strtod_l+0xf8>
 800aa82:	f7f5 fb47 	bl	8000114 <__gnu_thumb1_case_uqi>
 800aa86:	0312      	.short	0x0312
 800aa88:	1e1c      	.short	0x1e1c
 800aa8a:	12          	.byte	0x12
 800aa8b:	00          	.byte	0x00
 800aa8c:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800aa8e:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800aa90:	05e4      	lsls	r4, r4, #23
 800aa92:	d502      	bpl.n	800aa9a <_strtod_l+0x102>
 800aa94:	2380      	movs	r3, #128	; 0x80
 800aa96:	061b      	lsls	r3, r3, #24
 800aa98:	431f      	orrs	r7, r3
 800aa9a:	4b6a      	ldr	r3, [pc, #424]	; (800ac44 <_strtod_l+0x2ac>)
 800aa9c:	423b      	tst	r3, r7
 800aa9e:	d1b6      	bne.n	800aa0e <_strtod_l+0x76>
 800aaa0:	f001 f86a 	bl	800bb78 <__errno>
 800aaa4:	2322      	movs	r3, #34	; 0x22
 800aaa6:	6003      	str	r3, [r0, #0]
 800aaa8:	e7b1      	b.n	800aa0e <_strtod_l+0x76>
 800aaaa:	4967      	ldr	r1, [pc, #412]	; (800ac48 <_strtod_l+0x2b0>)
 800aaac:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800aaae:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800aab0:	400a      	ands	r2, r1
 800aab2:	4966      	ldr	r1, [pc, #408]	; (800ac4c <_strtod_l+0x2b4>)
 800aab4:	185b      	adds	r3, r3, r1
 800aab6:	051b      	lsls	r3, r3, #20
 800aab8:	431a      	orrs	r2, r3
 800aaba:	0017      	movs	r7, r2
 800aabc:	e7e8      	b.n	800aa90 <_strtod_l+0xf8>
 800aabe:	4f61      	ldr	r7, [pc, #388]	; (800ac44 <_strtod_l+0x2ac>)
 800aac0:	e7e6      	b.n	800aa90 <_strtod_l+0xf8>
 800aac2:	2601      	movs	r6, #1
 800aac4:	4f62      	ldr	r7, [pc, #392]	; (800ac50 <_strtod_l+0x2b8>)
 800aac6:	4276      	negs	r6, r6
 800aac8:	e7e2      	b.n	800aa90 <_strtod_l+0xf8>
 800aaca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aacc:	1c5a      	adds	r2, r3, #1
 800aace:	921b      	str	r2, [sp, #108]	; 0x6c
 800aad0:	785b      	ldrb	r3, [r3, #1]
 800aad2:	2b30      	cmp	r3, #48	; 0x30
 800aad4:	d0f9      	beq.n	800aaca <_strtod_l+0x132>
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d099      	beq.n	800aa0e <_strtod_l+0x76>
 800aada:	2301      	movs	r3, #1
 800aadc:	9309      	str	r3, [sp, #36]	; 0x24
 800aade:	2500      	movs	r5, #0
 800aae0:	220a      	movs	r2, #10
 800aae2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aae4:	950d      	str	r5, [sp, #52]	; 0x34
 800aae6:	9310      	str	r3, [sp, #64]	; 0x40
 800aae8:	9508      	str	r5, [sp, #32]
 800aaea:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800aaec:	7804      	ldrb	r4, [r0, #0]
 800aaee:	0023      	movs	r3, r4
 800aaf0:	3b30      	subs	r3, #48	; 0x30
 800aaf2:	b2d9      	uxtb	r1, r3
 800aaf4:	2909      	cmp	r1, #9
 800aaf6:	d927      	bls.n	800ab48 <_strtod_l+0x1b0>
 800aaf8:	2201      	movs	r2, #1
 800aafa:	4956      	ldr	r1, [pc, #344]	; (800ac54 <_strtod_l+0x2bc>)
 800aafc:	f000 ff98 	bl	800ba30 <strncmp>
 800ab00:	2800      	cmp	r0, #0
 800ab02:	d031      	beq.n	800ab68 <_strtod_l+0x1d0>
 800ab04:	2000      	movs	r0, #0
 800ab06:	0023      	movs	r3, r4
 800ab08:	4684      	mov	ip, r0
 800ab0a:	9a08      	ldr	r2, [sp, #32]
 800ab0c:	900c      	str	r0, [sp, #48]	; 0x30
 800ab0e:	9205      	str	r2, [sp, #20]
 800ab10:	2220      	movs	r2, #32
 800ab12:	0019      	movs	r1, r3
 800ab14:	4391      	bics	r1, r2
 800ab16:	000a      	movs	r2, r1
 800ab18:	2100      	movs	r1, #0
 800ab1a:	9106      	str	r1, [sp, #24]
 800ab1c:	2a45      	cmp	r2, #69	; 0x45
 800ab1e:	d000      	beq.n	800ab22 <_strtod_l+0x18a>
 800ab20:	e0c2      	b.n	800aca8 <_strtod_l+0x310>
 800ab22:	9b05      	ldr	r3, [sp, #20]
 800ab24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab26:	4303      	orrs	r3, r0
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	428b      	cmp	r3, r1
 800ab2c:	d08d      	beq.n	800aa4a <_strtod_l+0xb2>
 800ab2e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab30:	9307      	str	r3, [sp, #28]
 800ab32:	3301      	adds	r3, #1
 800ab34:	931b      	str	r3, [sp, #108]	; 0x6c
 800ab36:	9b07      	ldr	r3, [sp, #28]
 800ab38:	785b      	ldrb	r3, [r3, #1]
 800ab3a:	2b2b      	cmp	r3, #43	; 0x2b
 800ab3c:	d071      	beq.n	800ac22 <_strtod_l+0x28a>
 800ab3e:	000c      	movs	r4, r1
 800ab40:	2b2d      	cmp	r3, #45	; 0x2d
 800ab42:	d174      	bne.n	800ac2e <_strtod_l+0x296>
 800ab44:	2401      	movs	r4, #1
 800ab46:	e06d      	b.n	800ac24 <_strtod_l+0x28c>
 800ab48:	9908      	ldr	r1, [sp, #32]
 800ab4a:	2908      	cmp	r1, #8
 800ab4c:	dc09      	bgt.n	800ab62 <_strtod_l+0x1ca>
 800ab4e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ab50:	4351      	muls	r1, r2
 800ab52:	185b      	adds	r3, r3, r1
 800ab54:	930d      	str	r3, [sp, #52]	; 0x34
 800ab56:	9b08      	ldr	r3, [sp, #32]
 800ab58:	3001      	adds	r0, #1
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	9308      	str	r3, [sp, #32]
 800ab5e:	901b      	str	r0, [sp, #108]	; 0x6c
 800ab60:	e7c3      	b.n	800aaea <_strtod_l+0x152>
 800ab62:	4355      	muls	r5, r2
 800ab64:	195d      	adds	r5, r3, r5
 800ab66:	e7f6      	b.n	800ab56 <_strtod_l+0x1be>
 800ab68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab6a:	1c5a      	adds	r2, r3, #1
 800ab6c:	921b      	str	r2, [sp, #108]	; 0x6c
 800ab6e:	9a08      	ldr	r2, [sp, #32]
 800ab70:	785b      	ldrb	r3, [r3, #1]
 800ab72:	2a00      	cmp	r2, #0
 800ab74:	d03a      	beq.n	800abec <_strtod_l+0x254>
 800ab76:	900c      	str	r0, [sp, #48]	; 0x30
 800ab78:	9205      	str	r2, [sp, #20]
 800ab7a:	001a      	movs	r2, r3
 800ab7c:	3a30      	subs	r2, #48	; 0x30
 800ab7e:	2a09      	cmp	r2, #9
 800ab80:	d912      	bls.n	800aba8 <_strtod_l+0x210>
 800ab82:	2201      	movs	r2, #1
 800ab84:	4694      	mov	ip, r2
 800ab86:	e7c3      	b.n	800ab10 <_strtod_l+0x178>
 800ab88:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab8a:	3001      	adds	r0, #1
 800ab8c:	1c5a      	adds	r2, r3, #1
 800ab8e:	921b      	str	r2, [sp, #108]	; 0x6c
 800ab90:	785b      	ldrb	r3, [r3, #1]
 800ab92:	2b30      	cmp	r3, #48	; 0x30
 800ab94:	d0f8      	beq.n	800ab88 <_strtod_l+0x1f0>
 800ab96:	001a      	movs	r2, r3
 800ab98:	3a31      	subs	r2, #49	; 0x31
 800ab9a:	2a08      	cmp	r2, #8
 800ab9c:	d83c      	bhi.n	800ac18 <_strtod_l+0x280>
 800ab9e:	900c      	str	r0, [sp, #48]	; 0x30
 800aba0:	2000      	movs	r0, #0
 800aba2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800aba4:	9005      	str	r0, [sp, #20]
 800aba6:	9210      	str	r2, [sp, #64]	; 0x40
 800aba8:	001a      	movs	r2, r3
 800abaa:	1c41      	adds	r1, r0, #1
 800abac:	3a30      	subs	r2, #48	; 0x30
 800abae:	2b30      	cmp	r3, #48	; 0x30
 800abb0:	d016      	beq.n	800abe0 <_strtod_l+0x248>
 800abb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abb4:	185b      	adds	r3, r3, r1
 800abb6:	930c      	str	r3, [sp, #48]	; 0x30
 800abb8:	9b05      	ldr	r3, [sp, #20]
 800abba:	210a      	movs	r1, #10
 800abbc:	469c      	mov	ip, r3
 800abbe:	4484      	add	ip, r0
 800abc0:	4563      	cmp	r3, ip
 800abc2:	d115      	bne.n	800abf0 <_strtod_l+0x258>
 800abc4:	9905      	ldr	r1, [sp, #20]
 800abc6:	9b05      	ldr	r3, [sp, #20]
 800abc8:	3101      	adds	r1, #1
 800abca:	1809      	adds	r1, r1, r0
 800abcc:	181b      	adds	r3, r3, r0
 800abce:	9105      	str	r1, [sp, #20]
 800abd0:	2b08      	cmp	r3, #8
 800abd2:	dc19      	bgt.n	800ac08 <_strtod_l+0x270>
 800abd4:	230a      	movs	r3, #10
 800abd6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800abd8:	434b      	muls	r3, r1
 800abda:	2100      	movs	r1, #0
 800abdc:	18d3      	adds	r3, r2, r3
 800abde:	930d      	str	r3, [sp, #52]	; 0x34
 800abe0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800abe2:	0008      	movs	r0, r1
 800abe4:	1c5a      	adds	r2, r3, #1
 800abe6:	921b      	str	r2, [sp, #108]	; 0x6c
 800abe8:	785b      	ldrb	r3, [r3, #1]
 800abea:	e7c6      	b.n	800ab7a <_strtod_l+0x1e2>
 800abec:	9808      	ldr	r0, [sp, #32]
 800abee:	e7d0      	b.n	800ab92 <_strtod_l+0x1fa>
 800abf0:	1c5c      	adds	r4, r3, #1
 800abf2:	2b08      	cmp	r3, #8
 800abf4:	dc04      	bgt.n	800ac00 <_strtod_l+0x268>
 800abf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abf8:	434b      	muls	r3, r1
 800abfa:	930d      	str	r3, [sp, #52]	; 0x34
 800abfc:	0023      	movs	r3, r4
 800abfe:	e7df      	b.n	800abc0 <_strtod_l+0x228>
 800ac00:	2c10      	cmp	r4, #16
 800ac02:	dcfb      	bgt.n	800abfc <_strtod_l+0x264>
 800ac04:	434d      	muls	r5, r1
 800ac06:	e7f9      	b.n	800abfc <_strtod_l+0x264>
 800ac08:	9b05      	ldr	r3, [sp, #20]
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	2b10      	cmp	r3, #16
 800ac0e:	dce7      	bgt.n	800abe0 <_strtod_l+0x248>
 800ac10:	230a      	movs	r3, #10
 800ac12:	435d      	muls	r5, r3
 800ac14:	1955      	adds	r5, r2, r5
 800ac16:	e7e3      	b.n	800abe0 <_strtod_l+0x248>
 800ac18:	2200      	movs	r2, #0
 800ac1a:	920c      	str	r2, [sp, #48]	; 0x30
 800ac1c:	9205      	str	r2, [sp, #20]
 800ac1e:	3201      	adds	r2, #1
 800ac20:	e7b0      	b.n	800ab84 <_strtod_l+0x1ec>
 800ac22:	2400      	movs	r4, #0
 800ac24:	9b07      	ldr	r3, [sp, #28]
 800ac26:	3302      	adds	r3, #2
 800ac28:	931b      	str	r3, [sp, #108]	; 0x6c
 800ac2a:	9b07      	ldr	r3, [sp, #28]
 800ac2c:	789b      	ldrb	r3, [r3, #2]
 800ac2e:	001a      	movs	r2, r3
 800ac30:	3a30      	subs	r2, #48	; 0x30
 800ac32:	2a09      	cmp	r2, #9
 800ac34:	d914      	bls.n	800ac60 <_strtod_l+0x2c8>
 800ac36:	9a07      	ldr	r2, [sp, #28]
 800ac38:	921b      	str	r2, [sp, #108]	; 0x6c
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	e033      	b.n	800aca6 <_strtod_l+0x30e>
 800ac3e:	46c0      	nop			; (mov r8, r8)
 800ac40:	0801418c 	.word	0x0801418c
 800ac44:	7ff00000 	.word	0x7ff00000
 800ac48:	ffefffff 	.word	0xffefffff
 800ac4c:	00000433 	.word	0x00000433
 800ac50:	7fffffff 	.word	0x7fffffff
 800ac54:	08014188 	.word	0x08014188
 800ac58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac5a:	1c5a      	adds	r2, r3, #1
 800ac5c:	921b      	str	r2, [sp, #108]	; 0x6c
 800ac5e:	785b      	ldrb	r3, [r3, #1]
 800ac60:	2b30      	cmp	r3, #48	; 0x30
 800ac62:	d0f9      	beq.n	800ac58 <_strtod_l+0x2c0>
 800ac64:	2200      	movs	r2, #0
 800ac66:	9206      	str	r2, [sp, #24]
 800ac68:	001a      	movs	r2, r3
 800ac6a:	3a31      	subs	r2, #49	; 0x31
 800ac6c:	2a08      	cmp	r2, #8
 800ac6e:	d81b      	bhi.n	800aca8 <_strtod_l+0x310>
 800ac70:	3b30      	subs	r3, #48	; 0x30
 800ac72:	930e      	str	r3, [sp, #56]	; 0x38
 800ac74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac76:	9306      	str	r3, [sp, #24]
 800ac78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac7a:	1c59      	adds	r1, r3, #1
 800ac7c:	911b      	str	r1, [sp, #108]	; 0x6c
 800ac7e:	785b      	ldrb	r3, [r3, #1]
 800ac80:	001a      	movs	r2, r3
 800ac82:	3a30      	subs	r2, #48	; 0x30
 800ac84:	2a09      	cmp	r2, #9
 800ac86:	d93a      	bls.n	800acfe <_strtod_l+0x366>
 800ac88:	9a06      	ldr	r2, [sp, #24]
 800ac8a:	1a8a      	subs	r2, r1, r2
 800ac8c:	49b2      	ldr	r1, [pc, #712]	; (800af58 <_strtod_l+0x5c0>)
 800ac8e:	9106      	str	r1, [sp, #24]
 800ac90:	2a08      	cmp	r2, #8
 800ac92:	dc04      	bgt.n	800ac9e <_strtod_l+0x306>
 800ac94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac96:	9206      	str	r2, [sp, #24]
 800ac98:	428a      	cmp	r2, r1
 800ac9a:	dd00      	ble.n	800ac9e <_strtod_l+0x306>
 800ac9c:	9106      	str	r1, [sp, #24]
 800ac9e:	2c00      	cmp	r4, #0
 800aca0:	d002      	beq.n	800aca8 <_strtod_l+0x310>
 800aca2:	9a06      	ldr	r2, [sp, #24]
 800aca4:	4252      	negs	r2, r2
 800aca6:	9206      	str	r2, [sp, #24]
 800aca8:	9a05      	ldr	r2, [sp, #20]
 800acaa:	2a00      	cmp	r2, #0
 800acac:	d14d      	bne.n	800ad4a <_strtod_l+0x3b2>
 800acae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acb0:	4310      	orrs	r0, r2
 800acb2:	d000      	beq.n	800acb6 <_strtod_l+0x31e>
 800acb4:	e6ab      	b.n	800aa0e <_strtod_l+0x76>
 800acb6:	4662      	mov	r2, ip
 800acb8:	2a00      	cmp	r2, #0
 800acba:	d000      	beq.n	800acbe <_strtod_l+0x326>
 800acbc:	e6c5      	b.n	800aa4a <_strtod_l+0xb2>
 800acbe:	2b69      	cmp	r3, #105	; 0x69
 800acc0:	d027      	beq.n	800ad12 <_strtod_l+0x37a>
 800acc2:	dc23      	bgt.n	800ad0c <_strtod_l+0x374>
 800acc4:	2b49      	cmp	r3, #73	; 0x49
 800acc6:	d024      	beq.n	800ad12 <_strtod_l+0x37a>
 800acc8:	2b4e      	cmp	r3, #78	; 0x4e
 800acca:	d000      	beq.n	800acce <_strtod_l+0x336>
 800accc:	e6bd      	b.n	800aa4a <_strtod_l+0xb2>
 800acce:	49a3      	ldr	r1, [pc, #652]	; (800af5c <_strtod_l+0x5c4>)
 800acd0:	a81b      	add	r0, sp, #108	; 0x6c
 800acd2:	f001 fb57 	bl	800c384 <__match>
 800acd6:	2800      	cmp	r0, #0
 800acd8:	d100      	bne.n	800acdc <_strtod_l+0x344>
 800acda:	e6b6      	b.n	800aa4a <_strtod_l+0xb2>
 800acdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	2b28      	cmp	r3, #40	; 0x28
 800ace2:	d12c      	bne.n	800ad3e <_strtod_l+0x3a6>
 800ace4:	499e      	ldr	r1, [pc, #632]	; (800af60 <_strtod_l+0x5c8>)
 800ace6:	aa1e      	add	r2, sp, #120	; 0x78
 800ace8:	a81b      	add	r0, sp, #108	; 0x6c
 800acea:	f001 fb5f 	bl	800c3ac <__hexnan>
 800acee:	2805      	cmp	r0, #5
 800acf0:	d125      	bne.n	800ad3e <_strtod_l+0x3a6>
 800acf2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800acf4:	4a9b      	ldr	r2, [pc, #620]	; (800af64 <_strtod_l+0x5cc>)
 800acf6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800acf8:	431a      	orrs	r2, r3
 800acfa:	0017      	movs	r7, r2
 800acfc:	e687      	b.n	800aa0e <_strtod_l+0x76>
 800acfe:	220a      	movs	r2, #10
 800ad00:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ad02:	434a      	muls	r2, r1
 800ad04:	18d2      	adds	r2, r2, r3
 800ad06:	3a30      	subs	r2, #48	; 0x30
 800ad08:	920e      	str	r2, [sp, #56]	; 0x38
 800ad0a:	e7b5      	b.n	800ac78 <_strtod_l+0x2e0>
 800ad0c:	2b6e      	cmp	r3, #110	; 0x6e
 800ad0e:	d0de      	beq.n	800acce <_strtod_l+0x336>
 800ad10:	e69b      	b.n	800aa4a <_strtod_l+0xb2>
 800ad12:	4995      	ldr	r1, [pc, #596]	; (800af68 <_strtod_l+0x5d0>)
 800ad14:	a81b      	add	r0, sp, #108	; 0x6c
 800ad16:	f001 fb35 	bl	800c384 <__match>
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	d100      	bne.n	800ad20 <_strtod_l+0x388>
 800ad1e:	e694      	b.n	800aa4a <_strtod_l+0xb2>
 800ad20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad22:	4992      	ldr	r1, [pc, #584]	; (800af6c <_strtod_l+0x5d4>)
 800ad24:	3b01      	subs	r3, #1
 800ad26:	a81b      	add	r0, sp, #108	; 0x6c
 800ad28:	931b      	str	r3, [sp, #108]	; 0x6c
 800ad2a:	f001 fb2b 	bl	800c384 <__match>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d102      	bne.n	800ad38 <_strtod_l+0x3a0>
 800ad32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad34:	3301      	adds	r3, #1
 800ad36:	931b      	str	r3, [sp, #108]	; 0x6c
 800ad38:	2600      	movs	r6, #0
 800ad3a:	4f8a      	ldr	r7, [pc, #552]	; (800af64 <_strtod_l+0x5cc>)
 800ad3c:	e667      	b.n	800aa0e <_strtod_l+0x76>
 800ad3e:	488c      	ldr	r0, [pc, #560]	; (800af70 <_strtod_l+0x5d8>)
 800ad40:	f000 ff5c 	bl	800bbfc <nan>
 800ad44:	0006      	movs	r6, r0
 800ad46:	000f      	movs	r7, r1
 800ad48:	e661      	b.n	800aa0e <_strtod_l+0x76>
 800ad4a:	9b06      	ldr	r3, [sp, #24]
 800ad4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad4e:	1a9b      	subs	r3, r3, r2
 800ad50:	9309      	str	r3, [sp, #36]	; 0x24
 800ad52:	9b08      	ldr	r3, [sp, #32]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d101      	bne.n	800ad5c <_strtod_l+0x3c4>
 800ad58:	9b05      	ldr	r3, [sp, #20]
 800ad5a:	9308      	str	r3, [sp, #32]
 800ad5c:	9c05      	ldr	r4, [sp, #20]
 800ad5e:	2c10      	cmp	r4, #16
 800ad60:	dd00      	ble.n	800ad64 <_strtod_l+0x3cc>
 800ad62:	2410      	movs	r4, #16
 800ad64:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ad66:	f7f7 fb49 	bl	80023fc <__aeabi_ui2d>
 800ad6a:	9b05      	ldr	r3, [sp, #20]
 800ad6c:	0006      	movs	r6, r0
 800ad6e:	000f      	movs	r7, r1
 800ad70:	2b09      	cmp	r3, #9
 800ad72:	dd15      	ble.n	800ada0 <_strtod_l+0x408>
 800ad74:	0022      	movs	r2, r4
 800ad76:	4b7f      	ldr	r3, [pc, #508]	; (800af74 <_strtod_l+0x5dc>)
 800ad78:	3a09      	subs	r2, #9
 800ad7a:	00d2      	lsls	r2, r2, #3
 800ad7c:	189b      	adds	r3, r3, r2
 800ad7e:	681a      	ldr	r2, [r3, #0]
 800ad80:	685b      	ldr	r3, [r3, #4]
 800ad82:	f7f6 fc73 	bl	800166c <__aeabi_dmul>
 800ad86:	0006      	movs	r6, r0
 800ad88:	0028      	movs	r0, r5
 800ad8a:	000f      	movs	r7, r1
 800ad8c:	f7f7 fb36 	bl	80023fc <__aeabi_ui2d>
 800ad90:	0002      	movs	r2, r0
 800ad92:	000b      	movs	r3, r1
 800ad94:	0030      	movs	r0, r6
 800ad96:	0039      	movs	r1, r7
 800ad98:	f7f5 fd0e 	bl	80007b8 <__aeabi_dadd>
 800ad9c:	0006      	movs	r6, r0
 800ad9e:	000f      	movs	r7, r1
 800ada0:	9b05      	ldr	r3, [sp, #20]
 800ada2:	2b0f      	cmp	r3, #15
 800ada4:	dc39      	bgt.n	800ae1a <_strtod_l+0x482>
 800ada6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d100      	bne.n	800adae <_strtod_l+0x416>
 800adac:	e62f      	b.n	800aa0e <_strtod_l+0x76>
 800adae:	dd24      	ble.n	800adfa <_strtod_l+0x462>
 800adb0:	2b16      	cmp	r3, #22
 800adb2:	dc09      	bgt.n	800adc8 <_strtod_l+0x430>
 800adb4:	496f      	ldr	r1, [pc, #444]	; (800af74 <_strtod_l+0x5dc>)
 800adb6:	00db      	lsls	r3, r3, #3
 800adb8:	18c9      	adds	r1, r1, r3
 800adba:	0032      	movs	r2, r6
 800adbc:	6808      	ldr	r0, [r1, #0]
 800adbe:	6849      	ldr	r1, [r1, #4]
 800adc0:	003b      	movs	r3, r7
 800adc2:	f7f6 fc53 	bl	800166c <__aeabi_dmul>
 800adc6:	e7bd      	b.n	800ad44 <_strtod_l+0x3ac>
 800adc8:	2325      	movs	r3, #37	; 0x25
 800adca:	9a05      	ldr	r2, [sp, #20]
 800adcc:	1a9b      	subs	r3, r3, r2
 800adce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800add0:	4293      	cmp	r3, r2
 800add2:	db22      	blt.n	800ae1a <_strtod_l+0x482>
 800add4:	240f      	movs	r4, #15
 800add6:	9b05      	ldr	r3, [sp, #20]
 800add8:	4d66      	ldr	r5, [pc, #408]	; (800af74 <_strtod_l+0x5dc>)
 800adda:	1ae4      	subs	r4, r4, r3
 800addc:	00e1      	lsls	r1, r4, #3
 800adde:	1869      	adds	r1, r5, r1
 800ade0:	0032      	movs	r2, r6
 800ade2:	6808      	ldr	r0, [r1, #0]
 800ade4:	6849      	ldr	r1, [r1, #4]
 800ade6:	003b      	movs	r3, r7
 800ade8:	f7f6 fc40 	bl	800166c <__aeabi_dmul>
 800adec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adee:	1b1c      	subs	r4, r3, r4
 800adf0:	00e4      	lsls	r4, r4, #3
 800adf2:	192d      	adds	r5, r5, r4
 800adf4:	682a      	ldr	r2, [r5, #0]
 800adf6:	686b      	ldr	r3, [r5, #4]
 800adf8:	e7e3      	b.n	800adc2 <_strtod_l+0x42a>
 800adfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adfc:	3316      	adds	r3, #22
 800adfe:	db0c      	blt.n	800ae1a <_strtod_l+0x482>
 800ae00:	9906      	ldr	r1, [sp, #24]
 800ae02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae04:	4b5b      	ldr	r3, [pc, #364]	; (800af74 <_strtod_l+0x5dc>)
 800ae06:	1a52      	subs	r2, r2, r1
 800ae08:	00d2      	lsls	r2, r2, #3
 800ae0a:	189b      	adds	r3, r3, r2
 800ae0c:	0030      	movs	r0, r6
 800ae0e:	681a      	ldr	r2, [r3, #0]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	0039      	movs	r1, r7
 800ae14:	f7f6 f830 	bl	8000e78 <__aeabi_ddiv>
 800ae18:	e794      	b.n	800ad44 <_strtod_l+0x3ac>
 800ae1a:	9b05      	ldr	r3, [sp, #20]
 800ae1c:	1b1c      	subs	r4, r3, r4
 800ae1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae20:	18e4      	adds	r4, r4, r3
 800ae22:	2c00      	cmp	r4, #0
 800ae24:	dd72      	ble.n	800af0c <_strtod_l+0x574>
 800ae26:	220f      	movs	r2, #15
 800ae28:	0023      	movs	r3, r4
 800ae2a:	4013      	ands	r3, r2
 800ae2c:	4214      	tst	r4, r2
 800ae2e:	d00a      	beq.n	800ae46 <_strtod_l+0x4ae>
 800ae30:	4950      	ldr	r1, [pc, #320]	; (800af74 <_strtod_l+0x5dc>)
 800ae32:	00db      	lsls	r3, r3, #3
 800ae34:	18c9      	adds	r1, r1, r3
 800ae36:	0032      	movs	r2, r6
 800ae38:	6808      	ldr	r0, [r1, #0]
 800ae3a:	6849      	ldr	r1, [r1, #4]
 800ae3c:	003b      	movs	r3, r7
 800ae3e:	f7f6 fc15 	bl	800166c <__aeabi_dmul>
 800ae42:	0006      	movs	r6, r0
 800ae44:	000f      	movs	r7, r1
 800ae46:	230f      	movs	r3, #15
 800ae48:	439c      	bics	r4, r3
 800ae4a:	d04a      	beq.n	800aee2 <_strtod_l+0x54a>
 800ae4c:	3326      	adds	r3, #38	; 0x26
 800ae4e:	33ff      	adds	r3, #255	; 0xff
 800ae50:	429c      	cmp	r4, r3
 800ae52:	dd22      	ble.n	800ae9a <_strtod_l+0x502>
 800ae54:	2300      	movs	r3, #0
 800ae56:	9305      	str	r3, [sp, #20]
 800ae58:	9306      	str	r3, [sp, #24]
 800ae5a:	930d      	str	r3, [sp, #52]	; 0x34
 800ae5c:	9308      	str	r3, [sp, #32]
 800ae5e:	2322      	movs	r3, #34	; 0x22
 800ae60:	2600      	movs	r6, #0
 800ae62:	9a04      	ldr	r2, [sp, #16]
 800ae64:	4f3f      	ldr	r7, [pc, #252]	; (800af64 <_strtod_l+0x5cc>)
 800ae66:	6013      	str	r3, [r2, #0]
 800ae68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae6a:	42b3      	cmp	r3, r6
 800ae6c:	d100      	bne.n	800ae70 <_strtod_l+0x4d8>
 800ae6e:	e5ce      	b.n	800aa0e <_strtod_l+0x76>
 800ae70:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ae72:	9804      	ldr	r0, [sp, #16]
 800ae74:	f001 fb7c 	bl	800c570 <_Bfree>
 800ae78:	9908      	ldr	r1, [sp, #32]
 800ae7a:	9804      	ldr	r0, [sp, #16]
 800ae7c:	f001 fb78 	bl	800c570 <_Bfree>
 800ae80:	9906      	ldr	r1, [sp, #24]
 800ae82:	9804      	ldr	r0, [sp, #16]
 800ae84:	f001 fb74 	bl	800c570 <_Bfree>
 800ae88:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ae8a:	9804      	ldr	r0, [sp, #16]
 800ae8c:	f001 fb70 	bl	800c570 <_Bfree>
 800ae90:	9905      	ldr	r1, [sp, #20]
 800ae92:	9804      	ldr	r0, [sp, #16]
 800ae94:	f001 fb6c 	bl	800c570 <_Bfree>
 800ae98:	e5b9      	b.n	800aa0e <_strtod_l+0x76>
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	0030      	movs	r0, r6
 800ae9e:	0039      	movs	r1, r7
 800aea0:	4d35      	ldr	r5, [pc, #212]	; (800af78 <_strtod_l+0x5e0>)
 800aea2:	1124      	asrs	r4, r4, #4
 800aea4:	9307      	str	r3, [sp, #28]
 800aea6:	2c01      	cmp	r4, #1
 800aea8:	dc1e      	bgt.n	800aee8 <_strtod_l+0x550>
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d001      	beq.n	800aeb2 <_strtod_l+0x51a>
 800aeae:	0006      	movs	r6, r0
 800aeb0:	000f      	movs	r7, r1
 800aeb2:	4b32      	ldr	r3, [pc, #200]	; (800af7c <_strtod_l+0x5e4>)
 800aeb4:	9a07      	ldr	r2, [sp, #28]
 800aeb6:	18ff      	adds	r7, r7, r3
 800aeb8:	4b2f      	ldr	r3, [pc, #188]	; (800af78 <_strtod_l+0x5e0>)
 800aeba:	00d2      	lsls	r2, r2, #3
 800aebc:	189d      	adds	r5, r3, r2
 800aebe:	6828      	ldr	r0, [r5, #0]
 800aec0:	6869      	ldr	r1, [r5, #4]
 800aec2:	0032      	movs	r2, r6
 800aec4:	003b      	movs	r3, r7
 800aec6:	f7f6 fbd1 	bl	800166c <__aeabi_dmul>
 800aeca:	4b26      	ldr	r3, [pc, #152]	; (800af64 <_strtod_l+0x5cc>)
 800aecc:	4a2c      	ldr	r2, [pc, #176]	; (800af80 <_strtod_l+0x5e8>)
 800aece:	0006      	movs	r6, r0
 800aed0:	400b      	ands	r3, r1
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d8be      	bhi.n	800ae54 <_strtod_l+0x4bc>
 800aed6:	4a2b      	ldr	r2, [pc, #172]	; (800af84 <_strtod_l+0x5ec>)
 800aed8:	4293      	cmp	r3, r2
 800aeda:	d913      	bls.n	800af04 <_strtod_l+0x56c>
 800aedc:	2601      	movs	r6, #1
 800aede:	4f2a      	ldr	r7, [pc, #168]	; (800af88 <_strtod_l+0x5f0>)
 800aee0:	4276      	negs	r6, r6
 800aee2:	2300      	movs	r3, #0
 800aee4:	9307      	str	r3, [sp, #28]
 800aee6:	e088      	b.n	800affa <_strtod_l+0x662>
 800aee8:	2201      	movs	r2, #1
 800aeea:	4214      	tst	r4, r2
 800aeec:	d004      	beq.n	800aef8 <_strtod_l+0x560>
 800aeee:	682a      	ldr	r2, [r5, #0]
 800aef0:	686b      	ldr	r3, [r5, #4]
 800aef2:	f7f6 fbbb 	bl	800166c <__aeabi_dmul>
 800aef6:	2301      	movs	r3, #1
 800aef8:	9a07      	ldr	r2, [sp, #28]
 800aefa:	1064      	asrs	r4, r4, #1
 800aefc:	3201      	adds	r2, #1
 800aefe:	9207      	str	r2, [sp, #28]
 800af00:	3508      	adds	r5, #8
 800af02:	e7d0      	b.n	800aea6 <_strtod_l+0x50e>
 800af04:	23d4      	movs	r3, #212	; 0xd4
 800af06:	049b      	lsls	r3, r3, #18
 800af08:	18cf      	adds	r7, r1, r3
 800af0a:	e7ea      	b.n	800aee2 <_strtod_l+0x54a>
 800af0c:	2c00      	cmp	r4, #0
 800af0e:	d0e8      	beq.n	800aee2 <_strtod_l+0x54a>
 800af10:	4264      	negs	r4, r4
 800af12:	230f      	movs	r3, #15
 800af14:	0022      	movs	r2, r4
 800af16:	401a      	ands	r2, r3
 800af18:	421c      	tst	r4, r3
 800af1a:	d00a      	beq.n	800af32 <_strtod_l+0x59a>
 800af1c:	4b15      	ldr	r3, [pc, #84]	; (800af74 <_strtod_l+0x5dc>)
 800af1e:	00d2      	lsls	r2, r2, #3
 800af20:	189b      	adds	r3, r3, r2
 800af22:	0030      	movs	r0, r6
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	0039      	movs	r1, r7
 800af2a:	f7f5 ffa5 	bl	8000e78 <__aeabi_ddiv>
 800af2e:	0006      	movs	r6, r0
 800af30:	000f      	movs	r7, r1
 800af32:	1124      	asrs	r4, r4, #4
 800af34:	d0d5      	beq.n	800aee2 <_strtod_l+0x54a>
 800af36:	2c1f      	cmp	r4, #31
 800af38:	dd28      	ble.n	800af8c <_strtod_l+0x5f4>
 800af3a:	2300      	movs	r3, #0
 800af3c:	9305      	str	r3, [sp, #20]
 800af3e:	9306      	str	r3, [sp, #24]
 800af40:	930d      	str	r3, [sp, #52]	; 0x34
 800af42:	9308      	str	r3, [sp, #32]
 800af44:	2322      	movs	r3, #34	; 0x22
 800af46:	9a04      	ldr	r2, [sp, #16]
 800af48:	2600      	movs	r6, #0
 800af4a:	6013      	str	r3, [r2, #0]
 800af4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af4e:	2700      	movs	r7, #0
 800af50:	2b00      	cmp	r3, #0
 800af52:	d18d      	bne.n	800ae70 <_strtod_l+0x4d8>
 800af54:	e55b      	b.n	800aa0e <_strtod_l+0x76>
 800af56:	46c0      	nop			; (mov r8, r8)
 800af58:	00004e1f 	.word	0x00004e1f
 800af5c:	080144c1 	.word	0x080144c1
 800af60:	080141a0 	.word	0x080141a0
 800af64:	7ff00000 	.word	0x7ff00000
 800af68:	080144b9 	.word	0x080144b9
 800af6c:	0801456f 	.word	0x0801456f
 800af70:	0801456b 	.word	0x0801456b
 800af74:	080143e0 	.word	0x080143e0
 800af78:	080143b8 	.word	0x080143b8
 800af7c:	fcb00000 	.word	0xfcb00000
 800af80:	7ca00000 	.word	0x7ca00000
 800af84:	7c900000 	.word	0x7c900000
 800af88:	7fefffff 	.word	0x7fefffff
 800af8c:	2310      	movs	r3, #16
 800af8e:	0022      	movs	r2, r4
 800af90:	401a      	ands	r2, r3
 800af92:	9207      	str	r2, [sp, #28]
 800af94:	421c      	tst	r4, r3
 800af96:	d001      	beq.n	800af9c <_strtod_l+0x604>
 800af98:	335a      	adds	r3, #90	; 0x5a
 800af9a:	9307      	str	r3, [sp, #28]
 800af9c:	0030      	movs	r0, r6
 800af9e:	0039      	movs	r1, r7
 800afa0:	2300      	movs	r3, #0
 800afa2:	4dc4      	ldr	r5, [pc, #784]	; (800b2b4 <_strtod_l+0x91c>)
 800afa4:	2201      	movs	r2, #1
 800afa6:	4214      	tst	r4, r2
 800afa8:	d004      	beq.n	800afb4 <_strtod_l+0x61c>
 800afaa:	682a      	ldr	r2, [r5, #0]
 800afac:	686b      	ldr	r3, [r5, #4]
 800afae:	f7f6 fb5d 	bl	800166c <__aeabi_dmul>
 800afb2:	2301      	movs	r3, #1
 800afb4:	1064      	asrs	r4, r4, #1
 800afb6:	3508      	adds	r5, #8
 800afb8:	2c00      	cmp	r4, #0
 800afba:	d1f3      	bne.n	800afa4 <_strtod_l+0x60c>
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d001      	beq.n	800afc4 <_strtod_l+0x62c>
 800afc0:	0006      	movs	r6, r0
 800afc2:	000f      	movs	r7, r1
 800afc4:	9b07      	ldr	r3, [sp, #28]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d00f      	beq.n	800afea <_strtod_l+0x652>
 800afca:	236b      	movs	r3, #107	; 0x6b
 800afcc:	007a      	lsls	r2, r7, #1
 800afce:	0d52      	lsrs	r2, r2, #21
 800afd0:	0039      	movs	r1, r7
 800afd2:	1a9b      	subs	r3, r3, r2
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	dd08      	ble.n	800afea <_strtod_l+0x652>
 800afd8:	2b1f      	cmp	r3, #31
 800afda:	dc00      	bgt.n	800afde <_strtod_l+0x646>
 800afdc:	e121      	b.n	800b222 <_strtod_l+0x88a>
 800afde:	2600      	movs	r6, #0
 800afe0:	2b34      	cmp	r3, #52	; 0x34
 800afe2:	dc00      	bgt.n	800afe6 <_strtod_l+0x64e>
 800afe4:	e116      	b.n	800b214 <_strtod_l+0x87c>
 800afe6:	27dc      	movs	r7, #220	; 0xdc
 800afe8:	04bf      	lsls	r7, r7, #18
 800afea:	2200      	movs	r2, #0
 800afec:	2300      	movs	r3, #0
 800afee:	0030      	movs	r0, r6
 800aff0:	0039      	movs	r1, r7
 800aff2:	f7f5 fa29 	bl	8000448 <__aeabi_dcmpeq>
 800aff6:	2800      	cmp	r0, #0
 800aff8:	d19f      	bne.n	800af3a <_strtod_l+0x5a2>
 800affa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800affc:	9a08      	ldr	r2, [sp, #32]
 800affe:	9300      	str	r3, [sp, #0]
 800b000:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b002:	9b05      	ldr	r3, [sp, #20]
 800b004:	9804      	ldr	r0, [sp, #16]
 800b006:	f001 fb01 	bl	800c60c <__s2b>
 800b00a:	900d      	str	r0, [sp, #52]	; 0x34
 800b00c:	2800      	cmp	r0, #0
 800b00e:	d100      	bne.n	800b012 <_strtod_l+0x67a>
 800b010:	e720      	b.n	800ae54 <_strtod_l+0x4bc>
 800b012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b014:	9906      	ldr	r1, [sp, #24]
 800b016:	17da      	asrs	r2, r3, #31
 800b018:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b01a:	1a5b      	subs	r3, r3, r1
 800b01c:	401a      	ands	r2, r3
 800b01e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b020:	9215      	str	r2, [sp, #84]	; 0x54
 800b022:	43db      	mvns	r3, r3
 800b024:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b026:	17db      	asrs	r3, r3, #31
 800b028:	401a      	ands	r2, r3
 800b02a:	2300      	movs	r3, #0
 800b02c:	9218      	str	r2, [sp, #96]	; 0x60
 800b02e:	9305      	str	r3, [sp, #20]
 800b030:	9306      	str	r3, [sp, #24]
 800b032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b034:	9804      	ldr	r0, [sp, #16]
 800b036:	6859      	ldr	r1, [r3, #4]
 800b038:	f001 fa72 	bl	800c520 <_Balloc>
 800b03c:	9008      	str	r0, [sp, #32]
 800b03e:	2800      	cmp	r0, #0
 800b040:	d100      	bne.n	800b044 <_strtod_l+0x6ac>
 800b042:	e70c      	b.n	800ae5e <_strtod_l+0x4c6>
 800b044:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b046:	300c      	adds	r0, #12
 800b048:	0019      	movs	r1, r3
 800b04a:	691a      	ldr	r2, [r3, #16]
 800b04c:	310c      	adds	r1, #12
 800b04e:	3202      	adds	r2, #2
 800b050:	0092      	lsls	r2, r2, #2
 800b052:	f000 fdca 	bl	800bbea <memcpy>
 800b056:	ab1e      	add	r3, sp, #120	; 0x78
 800b058:	9301      	str	r3, [sp, #4]
 800b05a:	ab1d      	add	r3, sp, #116	; 0x74
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	0032      	movs	r2, r6
 800b060:	003b      	movs	r3, r7
 800b062:	9804      	ldr	r0, [sp, #16]
 800b064:	9610      	str	r6, [sp, #64]	; 0x40
 800b066:	9711      	str	r7, [sp, #68]	; 0x44
 800b068:	f001 fdf8 	bl	800cc5c <__d2b>
 800b06c:	901c      	str	r0, [sp, #112]	; 0x70
 800b06e:	2800      	cmp	r0, #0
 800b070:	d100      	bne.n	800b074 <_strtod_l+0x6dc>
 800b072:	e6f4      	b.n	800ae5e <_strtod_l+0x4c6>
 800b074:	2101      	movs	r1, #1
 800b076:	9804      	ldr	r0, [sp, #16]
 800b078:	f001 fb5c 	bl	800c734 <__i2b>
 800b07c:	9006      	str	r0, [sp, #24]
 800b07e:	2800      	cmp	r0, #0
 800b080:	d100      	bne.n	800b084 <_strtod_l+0x6ec>
 800b082:	e6ec      	b.n	800ae5e <_strtod_l+0x4c6>
 800b084:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b086:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b088:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b08a:	1ad4      	subs	r4, r2, r3
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	db01      	blt.n	800b094 <_strtod_l+0x6fc>
 800b090:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800b092:	195d      	adds	r5, r3, r5
 800b094:	9907      	ldr	r1, [sp, #28]
 800b096:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b098:	1a5b      	subs	r3, r3, r1
 800b09a:	2136      	movs	r1, #54	; 0x36
 800b09c:	189b      	adds	r3, r3, r2
 800b09e:	1a8a      	subs	r2, r1, r2
 800b0a0:	4985      	ldr	r1, [pc, #532]	; (800b2b8 <_strtod_l+0x920>)
 800b0a2:	2001      	movs	r0, #1
 800b0a4:	468c      	mov	ip, r1
 800b0a6:	2100      	movs	r1, #0
 800b0a8:	3b01      	subs	r3, #1
 800b0aa:	9114      	str	r1, [sp, #80]	; 0x50
 800b0ac:	9012      	str	r0, [sp, #72]	; 0x48
 800b0ae:	4563      	cmp	r3, ip
 800b0b0:	da07      	bge.n	800b0c2 <_strtod_l+0x72a>
 800b0b2:	4661      	mov	r1, ip
 800b0b4:	1ac9      	subs	r1, r1, r3
 800b0b6:	1a52      	subs	r2, r2, r1
 800b0b8:	291f      	cmp	r1, #31
 800b0ba:	dd00      	ble.n	800b0be <_strtod_l+0x726>
 800b0bc:	e0b6      	b.n	800b22c <_strtod_l+0x894>
 800b0be:	4088      	lsls	r0, r1
 800b0c0:	9012      	str	r0, [sp, #72]	; 0x48
 800b0c2:	18ab      	adds	r3, r5, r2
 800b0c4:	930c      	str	r3, [sp, #48]	; 0x30
 800b0c6:	18a4      	adds	r4, r4, r2
 800b0c8:	9b07      	ldr	r3, [sp, #28]
 800b0ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0cc:	191c      	adds	r4, r3, r4
 800b0ce:	002b      	movs	r3, r5
 800b0d0:	4295      	cmp	r5, r2
 800b0d2:	dd00      	ble.n	800b0d6 <_strtod_l+0x73e>
 800b0d4:	0013      	movs	r3, r2
 800b0d6:	42a3      	cmp	r3, r4
 800b0d8:	dd00      	ble.n	800b0dc <_strtod_l+0x744>
 800b0da:	0023      	movs	r3, r4
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	dd04      	ble.n	800b0ea <_strtod_l+0x752>
 800b0e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0e2:	1ae4      	subs	r4, r4, r3
 800b0e4:	1ad2      	subs	r2, r2, r3
 800b0e6:	920c      	str	r2, [sp, #48]	; 0x30
 800b0e8:	1aed      	subs	r5, r5, r3
 800b0ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	dd17      	ble.n	800b120 <_strtod_l+0x788>
 800b0f0:	001a      	movs	r2, r3
 800b0f2:	9906      	ldr	r1, [sp, #24]
 800b0f4:	9804      	ldr	r0, [sp, #16]
 800b0f6:	f001 fbe5 	bl	800c8c4 <__pow5mult>
 800b0fa:	9006      	str	r0, [sp, #24]
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	d100      	bne.n	800b102 <_strtod_l+0x76a>
 800b100:	e6ad      	b.n	800ae5e <_strtod_l+0x4c6>
 800b102:	0001      	movs	r1, r0
 800b104:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b106:	9804      	ldr	r0, [sp, #16]
 800b108:	f001 fb2c 	bl	800c764 <__multiply>
 800b10c:	900e      	str	r0, [sp, #56]	; 0x38
 800b10e:	2800      	cmp	r0, #0
 800b110:	d100      	bne.n	800b114 <_strtod_l+0x77c>
 800b112:	e6a4      	b.n	800ae5e <_strtod_l+0x4c6>
 800b114:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b116:	9804      	ldr	r0, [sp, #16]
 800b118:	f001 fa2a 	bl	800c570 <_Bfree>
 800b11c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b11e:	931c      	str	r3, [sp, #112]	; 0x70
 800b120:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b122:	2b00      	cmp	r3, #0
 800b124:	dd00      	ble.n	800b128 <_strtod_l+0x790>
 800b126:	e087      	b.n	800b238 <_strtod_l+0x8a0>
 800b128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	dd08      	ble.n	800b140 <_strtod_l+0x7a8>
 800b12e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b130:	9908      	ldr	r1, [sp, #32]
 800b132:	9804      	ldr	r0, [sp, #16]
 800b134:	f001 fbc6 	bl	800c8c4 <__pow5mult>
 800b138:	9008      	str	r0, [sp, #32]
 800b13a:	2800      	cmp	r0, #0
 800b13c:	d100      	bne.n	800b140 <_strtod_l+0x7a8>
 800b13e:	e68e      	b.n	800ae5e <_strtod_l+0x4c6>
 800b140:	2c00      	cmp	r4, #0
 800b142:	dd08      	ble.n	800b156 <_strtod_l+0x7be>
 800b144:	0022      	movs	r2, r4
 800b146:	9908      	ldr	r1, [sp, #32]
 800b148:	9804      	ldr	r0, [sp, #16]
 800b14a:	f001 fbfd 	bl	800c948 <__lshift>
 800b14e:	9008      	str	r0, [sp, #32]
 800b150:	2800      	cmp	r0, #0
 800b152:	d100      	bne.n	800b156 <_strtod_l+0x7be>
 800b154:	e683      	b.n	800ae5e <_strtod_l+0x4c6>
 800b156:	2d00      	cmp	r5, #0
 800b158:	dd08      	ble.n	800b16c <_strtod_l+0x7d4>
 800b15a:	002a      	movs	r2, r5
 800b15c:	9906      	ldr	r1, [sp, #24]
 800b15e:	9804      	ldr	r0, [sp, #16]
 800b160:	f001 fbf2 	bl	800c948 <__lshift>
 800b164:	9006      	str	r0, [sp, #24]
 800b166:	2800      	cmp	r0, #0
 800b168:	d100      	bne.n	800b16c <_strtod_l+0x7d4>
 800b16a:	e678      	b.n	800ae5e <_strtod_l+0x4c6>
 800b16c:	9a08      	ldr	r2, [sp, #32]
 800b16e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b170:	9804      	ldr	r0, [sp, #16]
 800b172:	f001 fc73 	bl	800ca5c <__mdiff>
 800b176:	9005      	str	r0, [sp, #20]
 800b178:	2800      	cmp	r0, #0
 800b17a:	d100      	bne.n	800b17e <_strtod_l+0x7e6>
 800b17c:	e66f      	b.n	800ae5e <_strtod_l+0x4c6>
 800b17e:	2200      	movs	r2, #0
 800b180:	68c3      	ldr	r3, [r0, #12]
 800b182:	9906      	ldr	r1, [sp, #24]
 800b184:	60c2      	str	r2, [r0, #12]
 800b186:	930c      	str	r3, [sp, #48]	; 0x30
 800b188:	f001 fc4c 	bl	800ca24 <__mcmp>
 800b18c:	2800      	cmp	r0, #0
 800b18e:	da5d      	bge.n	800b24c <_strtod_l+0x8b4>
 800b190:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b192:	4333      	orrs	r3, r6
 800b194:	d000      	beq.n	800b198 <_strtod_l+0x800>
 800b196:	e088      	b.n	800b2aa <_strtod_l+0x912>
 800b198:	033b      	lsls	r3, r7, #12
 800b19a:	d000      	beq.n	800b19e <_strtod_l+0x806>
 800b19c:	e085      	b.n	800b2aa <_strtod_l+0x912>
 800b19e:	22d6      	movs	r2, #214	; 0xd6
 800b1a0:	4b46      	ldr	r3, [pc, #280]	; (800b2bc <_strtod_l+0x924>)
 800b1a2:	04d2      	lsls	r2, r2, #19
 800b1a4:	403b      	ands	r3, r7
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d97f      	bls.n	800b2aa <_strtod_l+0x912>
 800b1aa:	9b05      	ldr	r3, [sp, #20]
 800b1ac:	695b      	ldr	r3, [r3, #20]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d103      	bne.n	800b1ba <_strtod_l+0x822>
 800b1b2:	9b05      	ldr	r3, [sp, #20]
 800b1b4:	691b      	ldr	r3, [r3, #16]
 800b1b6:	2b01      	cmp	r3, #1
 800b1b8:	dd77      	ble.n	800b2aa <_strtod_l+0x912>
 800b1ba:	9905      	ldr	r1, [sp, #20]
 800b1bc:	2201      	movs	r2, #1
 800b1be:	9804      	ldr	r0, [sp, #16]
 800b1c0:	f001 fbc2 	bl	800c948 <__lshift>
 800b1c4:	9906      	ldr	r1, [sp, #24]
 800b1c6:	9005      	str	r0, [sp, #20]
 800b1c8:	f001 fc2c 	bl	800ca24 <__mcmp>
 800b1cc:	2800      	cmp	r0, #0
 800b1ce:	dd6c      	ble.n	800b2aa <_strtod_l+0x912>
 800b1d0:	9907      	ldr	r1, [sp, #28]
 800b1d2:	003b      	movs	r3, r7
 800b1d4:	4a39      	ldr	r2, [pc, #228]	; (800b2bc <_strtod_l+0x924>)
 800b1d6:	2900      	cmp	r1, #0
 800b1d8:	d100      	bne.n	800b1dc <_strtod_l+0x844>
 800b1da:	e094      	b.n	800b306 <_strtod_l+0x96e>
 800b1dc:	0011      	movs	r1, r2
 800b1de:	20d6      	movs	r0, #214	; 0xd6
 800b1e0:	4039      	ands	r1, r7
 800b1e2:	04c0      	lsls	r0, r0, #19
 800b1e4:	4281      	cmp	r1, r0
 800b1e6:	dd00      	ble.n	800b1ea <_strtod_l+0x852>
 800b1e8:	e08d      	b.n	800b306 <_strtod_l+0x96e>
 800b1ea:	23dc      	movs	r3, #220	; 0xdc
 800b1ec:	049b      	lsls	r3, r3, #18
 800b1ee:	4299      	cmp	r1, r3
 800b1f0:	dc00      	bgt.n	800b1f4 <_strtod_l+0x85c>
 800b1f2:	e6a7      	b.n	800af44 <_strtod_l+0x5ac>
 800b1f4:	0030      	movs	r0, r6
 800b1f6:	0039      	movs	r1, r7
 800b1f8:	4b31      	ldr	r3, [pc, #196]	; (800b2c0 <_strtod_l+0x928>)
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f7f6 fa36 	bl	800166c <__aeabi_dmul>
 800b200:	4b2e      	ldr	r3, [pc, #184]	; (800b2bc <_strtod_l+0x924>)
 800b202:	0006      	movs	r6, r0
 800b204:	000f      	movs	r7, r1
 800b206:	420b      	tst	r3, r1
 800b208:	d000      	beq.n	800b20c <_strtod_l+0x874>
 800b20a:	e631      	b.n	800ae70 <_strtod_l+0x4d8>
 800b20c:	2322      	movs	r3, #34	; 0x22
 800b20e:	9a04      	ldr	r2, [sp, #16]
 800b210:	6013      	str	r3, [r2, #0]
 800b212:	e62d      	b.n	800ae70 <_strtod_l+0x4d8>
 800b214:	234b      	movs	r3, #75	; 0x4b
 800b216:	1a9a      	subs	r2, r3, r2
 800b218:	3b4c      	subs	r3, #76	; 0x4c
 800b21a:	4093      	lsls	r3, r2
 800b21c:	4019      	ands	r1, r3
 800b21e:	000f      	movs	r7, r1
 800b220:	e6e3      	b.n	800afea <_strtod_l+0x652>
 800b222:	2201      	movs	r2, #1
 800b224:	4252      	negs	r2, r2
 800b226:	409a      	lsls	r2, r3
 800b228:	4016      	ands	r6, r2
 800b22a:	e6de      	b.n	800afea <_strtod_l+0x652>
 800b22c:	4925      	ldr	r1, [pc, #148]	; (800b2c4 <_strtod_l+0x92c>)
 800b22e:	1acb      	subs	r3, r1, r3
 800b230:	0001      	movs	r1, r0
 800b232:	4099      	lsls	r1, r3
 800b234:	9114      	str	r1, [sp, #80]	; 0x50
 800b236:	e743      	b.n	800b0c0 <_strtod_l+0x728>
 800b238:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b23a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b23c:	9804      	ldr	r0, [sp, #16]
 800b23e:	f001 fb83 	bl	800c948 <__lshift>
 800b242:	901c      	str	r0, [sp, #112]	; 0x70
 800b244:	2800      	cmp	r0, #0
 800b246:	d000      	beq.n	800b24a <_strtod_l+0x8b2>
 800b248:	e76e      	b.n	800b128 <_strtod_l+0x790>
 800b24a:	e608      	b.n	800ae5e <_strtod_l+0x4c6>
 800b24c:	970e      	str	r7, [sp, #56]	; 0x38
 800b24e:	2800      	cmp	r0, #0
 800b250:	d177      	bne.n	800b342 <_strtod_l+0x9aa>
 800b252:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b254:	033b      	lsls	r3, r7, #12
 800b256:	0b1b      	lsrs	r3, r3, #12
 800b258:	2a00      	cmp	r2, #0
 800b25a:	d039      	beq.n	800b2d0 <_strtod_l+0x938>
 800b25c:	4a1a      	ldr	r2, [pc, #104]	; (800b2c8 <_strtod_l+0x930>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d139      	bne.n	800b2d6 <_strtod_l+0x93e>
 800b262:	2101      	movs	r1, #1
 800b264:	9b07      	ldr	r3, [sp, #28]
 800b266:	4249      	negs	r1, r1
 800b268:	0032      	movs	r2, r6
 800b26a:	0008      	movs	r0, r1
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d00b      	beq.n	800b288 <_strtod_l+0x8f0>
 800b270:	24d4      	movs	r4, #212	; 0xd4
 800b272:	4b12      	ldr	r3, [pc, #72]	; (800b2bc <_strtod_l+0x924>)
 800b274:	0008      	movs	r0, r1
 800b276:	403b      	ands	r3, r7
 800b278:	04e4      	lsls	r4, r4, #19
 800b27a:	42a3      	cmp	r3, r4
 800b27c:	d804      	bhi.n	800b288 <_strtod_l+0x8f0>
 800b27e:	306c      	adds	r0, #108	; 0x6c
 800b280:	0d1b      	lsrs	r3, r3, #20
 800b282:	1ac3      	subs	r3, r0, r3
 800b284:	4099      	lsls	r1, r3
 800b286:	0008      	movs	r0, r1
 800b288:	4282      	cmp	r2, r0
 800b28a:	d124      	bne.n	800b2d6 <_strtod_l+0x93e>
 800b28c:	4b0f      	ldr	r3, [pc, #60]	; (800b2cc <_strtod_l+0x934>)
 800b28e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b290:	4299      	cmp	r1, r3
 800b292:	d102      	bne.n	800b29a <_strtod_l+0x902>
 800b294:	3201      	adds	r2, #1
 800b296:	d100      	bne.n	800b29a <_strtod_l+0x902>
 800b298:	e5e1      	b.n	800ae5e <_strtod_l+0x4c6>
 800b29a:	4b08      	ldr	r3, [pc, #32]	; (800b2bc <_strtod_l+0x924>)
 800b29c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b29e:	2600      	movs	r6, #0
 800b2a0:	401a      	ands	r2, r3
 800b2a2:	0013      	movs	r3, r2
 800b2a4:	2280      	movs	r2, #128	; 0x80
 800b2a6:	0352      	lsls	r2, r2, #13
 800b2a8:	189f      	adds	r7, r3, r2
 800b2aa:	9b07      	ldr	r3, [sp, #28]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d1a1      	bne.n	800b1f4 <_strtod_l+0x85c>
 800b2b0:	e5de      	b.n	800ae70 <_strtod_l+0x4d8>
 800b2b2:	46c0      	nop			; (mov r8, r8)
 800b2b4:	080141b8 	.word	0x080141b8
 800b2b8:	fffffc02 	.word	0xfffffc02
 800b2bc:	7ff00000 	.word	0x7ff00000
 800b2c0:	39500000 	.word	0x39500000
 800b2c4:	fffffbe2 	.word	0xfffffbe2
 800b2c8:	000fffff 	.word	0x000fffff
 800b2cc:	7fefffff 	.word	0x7fefffff
 800b2d0:	4333      	orrs	r3, r6
 800b2d2:	d100      	bne.n	800b2d6 <_strtod_l+0x93e>
 800b2d4:	e77c      	b.n	800b1d0 <_strtod_l+0x838>
 800b2d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d01d      	beq.n	800b318 <_strtod_l+0x980>
 800b2dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2e0:	4213      	tst	r3, r2
 800b2e2:	d0e2      	beq.n	800b2aa <_strtod_l+0x912>
 800b2e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2e6:	0030      	movs	r0, r6
 800b2e8:	0039      	movs	r1, r7
 800b2ea:	9a07      	ldr	r2, [sp, #28]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d017      	beq.n	800b320 <_strtod_l+0x988>
 800b2f0:	f7ff fb3a 	bl	800a968 <sulp>
 800b2f4:	0002      	movs	r2, r0
 800b2f6:	000b      	movs	r3, r1
 800b2f8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b2fa:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b2fc:	f7f5 fa5c 	bl	80007b8 <__aeabi_dadd>
 800b300:	0006      	movs	r6, r0
 800b302:	000f      	movs	r7, r1
 800b304:	e7d1      	b.n	800b2aa <_strtod_l+0x912>
 800b306:	2601      	movs	r6, #1
 800b308:	4013      	ands	r3, r2
 800b30a:	4a98      	ldr	r2, [pc, #608]	; (800b56c <_strtod_l+0xbd4>)
 800b30c:	4276      	negs	r6, r6
 800b30e:	189b      	adds	r3, r3, r2
 800b310:	4a97      	ldr	r2, [pc, #604]	; (800b570 <_strtod_l+0xbd8>)
 800b312:	431a      	orrs	r2, r3
 800b314:	0017      	movs	r7, r2
 800b316:	e7c8      	b.n	800b2aa <_strtod_l+0x912>
 800b318:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b31a:	4233      	tst	r3, r6
 800b31c:	d0c5      	beq.n	800b2aa <_strtod_l+0x912>
 800b31e:	e7e1      	b.n	800b2e4 <_strtod_l+0x94c>
 800b320:	f7ff fb22 	bl	800a968 <sulp>
 800b324:	0002      	movs	r2, r0
 800b326:	000b      	movs	r3, r1
 800b328:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b32a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b32c:	f7f6 fc60 	bl	8001bf0 <__aeabi_dsub>
 800b330:	2200      	movs	r2, #0
 800b332:	2300      	movs	r3, #0
 800b334:	0006      	movs	r6, r0
 800b336:	000f      	movs	r7, r1
 800b338:	f7f5 f886 	bl	8000448 <__aeabi_dcmpeq>
 800b33c:	2800      	cmp	r0, #0
 800b33e:	d0b4      	beq.n	800b2aa <_strtod_l+0x912>
 800b340:	e600      	b.n	800af44 <_strtod_l+0x5ac>
 800b342:	9906      	ldr	r1, [sp, #24]
 800b344:	9805      	ldr	r0, [sp, #20]
 800b346:	f001 fce9 	bl	800cd1c <__ratio>
 800b34a:	2380      	movs	r3, #128	; 0x80
 800b34c:	2200      	movs	r2, #0
 800b34e:	05db      	lsls	r3, r3, #23
 800b350:	0004      	movs	r4, r0
 800b352:	000d      	movs	r5, r1
 800b354:	f7f5 f888 	bl	8000468 <__aeabi_dcmple>
 800b358:	2800      	cmp	r0, #0
 800b35a:	d06d      	beq.n	800b438 <_strtod_l+0xaa0>
 800b35c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d000      	beq.n	800b364 <_strtod_l+0x9cc>
 800b362:	e07e      	b.n	800b462 <_strtod_l+0xaca>
 800b364:	2e00      	cmp	r6, #0
 800b366:	d158      	bne.n	800b41a <_strtod_l+0xa82>
 800b368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b36a:	031b      	lsls	r3, r3, #12
 800b36c:	d000      	beq.n	800b370 <_strtod_l+0x9d8>
 800b36e:	e07f      	b.n	800b470 <_strtod_l+0xad8>
 800b370:	2200      	movs	r2, #0
 800b372:	0020      	movs	r0, r4
 800b374:	0029      	movs	r1, r5
 800b376:	4b7f      	ldr	r3, [pc, #508]	; (800b574 <_strtod_l+0xbdc>)
 800b378:	f7f5 f86c 	bl	8000454 <__aeabi_dcmplt>
 800b37c:	2800      	cmp	r0, #0
 800b37e:	d158      	bne.n	800b432 <_strtod_l+0xa9a>
 800b380:	0020      	movs	r0, r4
 800b382:	0029      	movs	r1, r5
 800b384:	2200      	movs	r2, #0
 800b386:	4b7c      	ldr	r3, [pc, #496]	; (800b578 <_strtod_l+0xbe0>)
 800b388:	f7f6 f970 	bl	800166c <__aeabi_dmul>
 800b38c:	0004      	movs	r4, r0
 800b38e:	000d      	movs	r5, r1
 800b390:	2380      	movs	r3, #128	; 0x80
 800b392:	061b      	lsls	r3, r3, #24
 800b394:	940a      	str	r4, [sp, #40]	; 0x28
 800b396:	18eb      	adds	r3, r5, r3
 800b398:	930b      	str	r3, [sp, #44]	; 0x2c
 800b39a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b39c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b39e:	9212      	str	r2, [sp, #72]	; 0x48
 800b3a0:	9313      	str	r3, [sp, #76]	; 0x4c
 800b3a2:	4a76      	ldr	r2, [pc, #472]	; (800b57c <_strtod_l+0xbe4>)
 800b3a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3a6:	4013      	ands	r3, r2
 800b3a8:	9314      	str	r3, [sp, #80]	; 0x50
 800b3aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b3ac:	4b74      	ldr	r3, [pc, #464]	; (800b580 <_strtod_l+0xbe8>)
 800b3ae:	429a      	cmp	r2, r3
 800b3b0:	d000      	beq.n	800b3b4 <_strtod_l+0xa1c>
 800b3b2:	e091      	b.n	800b4d8 <_strtod_l+0xb40>
 800b3b4:	4a73      	ldr	r2, [pc, #460]	; (800b584 <_strtod_l+0xbec>)
 800b3b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3b8:	4694      	mov	ip, r2
 800b3ba:	4463      	add	r3, ip
 800b3bc:	001f      	movs	r7, r3
 800b3be:	0030      	movs	r0, r6
 800b3c0:	0019      	movs	r1, r3
 800b3c2:	f001 fbe3 	bl	800cb8c <__ulp>
 800b3c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3ca:	f7f6 f94f 	bl	800166c <__aeabi_dmul>
 800b3ce:	0032      	movs	r2, r6
 800b3d0:	003b      	movs	r3, r7
 800b3d2:	f7f5 f9f1 	bl	80007b8 <__aeabi_dadd>
 800b3d6:	4a69      	ldr	r2, [pc, #420]	; (800b57c <_strtod_l+0xbe4>)
 800b3d8:	4b6b      	ldr	r3, [pc, #428]	; (800b588 <_strtod_l+0xbf0>)
 800b3da:	0006      	movs	r6, r0
 800b3dc:	400a      	ands	r2, r1
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d949      	bls.n	800b476 <_strtod_l+0xade>
 800b3e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b3e4:	4b69      	ldr	r3, [pc, #420]	; (800b58c <_strtod_l+0xbf4>)
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d103      	bne.n	800b3f2 <_strtod_l+0xa5a>
 800b3ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b3ec:	3301      	adds	r3, #1
 800b3ee:	d100      	bne.n	800b3f2 <_strtod_l+0xa5a>
 800b3f0:	e535      	b.n	800ae5e <_strtod_l+0x4c6>
 800b3f2:	2601      	movs	r6, #1
 800b3f4:	4f65      	ldr	r7, [pc, #404]	; (800b58c <_strtod_l+0xbf4>)
 800b3f6:	4276      	negs	r6, r6
 800b3f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b3fa:	9804      	ldr	r0, [sp, #16]
 800b3fc:	f001 f8b8 	bl	800c570 <_Bfree>
 800b400:	9908      	ldr	r1, [sp, #32]
 800b402:	9804      	ldr	r0, [sp, #16]
 800b404:	f001 f8b4 	bl	800c570 <_Bfree>
 800b408:	9906      	ldr	r1, [sp, #24]
 800b40a:	9804      	ldr	r0, [sp, #16]
 800b40c:	f001 f8b0 	bl	800c570 <_Bfree>
 800b410:	9905      	ldr	r1, [sp, #20]
 800b412:	9804      	ldr	r0, [sp, #16]
 800b414:	f001 f8ac 	bl	800c570 <_Bfree>
 800b418:	e60b      	b.n	800b032 <_strtod_l+0x69a>
 800b41a:	2e01      	cmp	r6, #1
 800b41c:	d103      	bne.n	800b426 <_strtod_l+0xa8e>
 800b41e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b420:	2b00      	cmp	r3, #0
 800b422:	d100      	bne.n	800b426 <_strtod_l+0xa8e>
 800b424:	e58e      	b.n	800af44 <_strtod_l+0x5ac>
 800b426:	2300      	movs	r3, #0
 800b428:	4c59      	ldr	r4, [pc, #356]	; (800b590 <_strtod_l+0xbf8>)
 800b42a:	930a      	str	r3, [sp, #40]	; 0x28
 800b42c:	940b      	str	r4, [sp, #44]	; 0x2c
 800b42e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b430:	e01c      	b.n	800b46c <_strtod_l+0xad4>
 800b432:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b434:	4d50      	ldr	r5, [pc, #320]	; (800b578 <_strtod_l+0xbe0>)
 800b436:	e7ab      	b.n	800b390 <_strtod_l+0x9f8>
 800b438:	2200      	movs	r2, #0
 800b43a:	0020      	movs	r0, r4
 800b43c:	0029      	movs	r1, r5
 800b43e:	4b4e      	ldr	r3, [pc, #312]	; (800b578 <_strtod_l+0xbe0>)
 800b440:	f7f6 f914 	bl	800166c <__aeabi_dmul>
 800b444:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b446:	0004      	movs	r4, r0
 800b448:	000b      	movs	r3, r1
 800b44a:	000d      	movs	r5, r1
 800b44c:	2a00      	cmp	r2, #0
 800b44e:	d104      	bne.n	800b45a <_strtod_l+0xac2>
 800b450:	2280      	movs	r2, #128	; 0x80
 800b452:	0612      	lsls	r2, r2, #24
 800b454:	900a      	str	r0, [sp, #40]	; 0x28
 800b456:	188b      	adds	r3, r1, r2
 800b458:	e79e      	b.n	800b398 <_strtod_l+0xa00>
 800b45a:	0002      	movs	r2, r0
 800b45c:	920a      	str	r2, [sp, #40]	; 0x28
 800b45e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b460:	e79b      	b.n	800b39a <_strtod_l+0xa02>
 800b462:	2300      	movs	r3, #0
 800b464:	4c43      	ldr	r4, [pc, #268]	; (800b574 <_strtod_l+0xbdc>)
 800b466:	930a      	str	r3, [sp, #40]	; 0x28
 800b468:	940b      	str	r4, [sp, #44]	; 0x2c
 800b46a:	2400      	movs	r4, #0
 800b46c:	4d41      	ldr	r5, [pc, #260]	; (800b574 <_strtod_l+0xbdc>)
 800b46e:	e794      	b.n	800b39a <_strtod_l+0xa02>
 800b470:	2300      	movs	r3, #0
 800b472:	4c47      	ldr	r4, [pc, #284]	; (800b590 <_strtod_l+0xbf8>)
 800b474:	e7f7      	b.n	800b466 <_strtod_l+0xace>
 800b476:	23d4      	movs	r3, #212	; 0xd4
 800b478:	049b      	lsls	r3, r3, #18
 800b47a:	18cf      	adds	r7, r1, r3
 800b47c:	9b07      	ldr	r3, [sp, #28]
 800b47e:	970e      	str	r7, [sp, #56]	; 0x38
 800b480:	2b00      	cmp	r3, #0
 800b482:	d1b9      	bne.n	800b3f8 <_strtod_l+0xa60>
 800b484:	4b3d      	ldr	r3, [pc, #244]	; (800b57c <_strtod_l+0xbe4>)
 800b486:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b488:	403b      	ands	r3, r7
 800b48a:	429a      	cmp	r2, r3
 800b48c:	d1b4      	bne.n	800b3f8 <_strtod_l+0xa60>
 800b48e:	0020      	movs	r0, r4
 800b490:	0029      	movs	r1, r5
 800b492:	f7f5 f873 	bl	800057c <__aeabi_d2lz>
 800b496:	f7f5 f8ad 	bl	80005f4 <__aeabi_l2d>
 800b49a:	0002      	movs	r2, r0
 800b49c:	000b      	movs	r3, r1
 800b49e:	0020      	movs	r0, r4
 800b4a0:	0029      	movs	r1, r5
 800b4a2:	f7f6 fba5 	bl	8001bf0 <__aeabi_dsub>
 800b4a6:	033b      	lsls	r3, r7, #12
 800b4a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b4aa:	0b1b      	lsrs	r3, r3, #12
 800b4ac:	4333      	orrs	r3, r6
 800b4ae:	4313      	orrs	r3, r2
 800b4b0:	0004      	movs	r4, r0
 800b4b2:	000d      	movs	r5, r1
 800b4b4:	4a37      	ldr	r2, [pc, #220]	; (800b594 <_strtod_l+0xbfc>)
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d054      	beq.n	800b564 <_strtod_l+0xbcc>
 800b4ba:	4b37      	ldr	r3, [pc, #220]	; (800b598 <_strtod_l+0xc00>)
 800b4bc:	f7f4 ffca 	bl	8000454 <__aeabi_dcmplt>
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d000      	beq.n	800b4c6 <_strtod_l+0xb2e>
 800b4c4:	e4d4      	b.n	800ae70 <_strtod_l+0x4d8>
 800b4c6:	0020      	movs	r0, r4
 800b4c8:	0029      	movs	r1, r5
 800b4ca:	4a34      	ldr	r2, [pc, #208]	; (800b59c <_strtod_l+0xc04>)
 800b4cc:	4b2a      	ldr	r3, [pc, #168]	; (800b578 <_strtod_l+0xbe0>)
 800b4ce:	f7f4 ffd5 	bl	800047c <__aeabi_dcmpgt>
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d090      	beq.n	800b3f8 <_strtod_l+0xa60>
 800b4d6:	e4cb      	b.n	800ae70 <_strtod_l+0x4d8>
 800b4d8:	9b07      	ldr	r3, [sp, #28]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d02b      	beq.n	800b536 <_strtod_l+0xb9e>
 800b4de:	23d4      	movs	r3, #212	; 0xd4
 800b4e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b4e2:	04db      	lsls	r3, r3, #19
 800b4e4:	429a      	cmp	r2, r3
 800b4e6:	d826      	bhi.n	800b536 <_strtod_l+0xb9e>
 800b4e8:	0020      	movs	r0, r4
 800b4ea:	0029      	movs	r1, r5
 800b4ec:	4a2c      	ldr	r2, [pc, #176]	; (800b5a0 <_strtod_l+0xc08>)
 800b4ee:	4b2d      	ldr	r3, [pc, #180]	; (800b5a4 <_strtod_l+0xc0c>)
 800b4f0:	f7f4 ffba 	bl	8000468 <__aeabi_dcmple>
 800b4f4:	2800      	cmp	r0, #0
 800b4f6:	d017      	beq.n	800b528 <_strtod_l+0xb90>
 800b4f8:	0020      	movs	r0, r4
 800b4fa:	0029      	movs	r1, r5
 800b4fc:	f7f5 f820 	bl	8000540 <__aeabi_d2uiz>
 800b500:	2800      	cmp	r0, #0
 800b502:	d100      	bne.n	800b506 <_strtod_l+0xb6e>
 800b504:	3001      	adds	r0, #1
 800b506:	f7f6 ff79 	bl	80023fc <__aeabi_ui2d>
 800b50a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b50c:	0004      	movs	r4, r0
 800b50e:	000b      	movs	r3, r1
 800b510:	000d      	movs	r5, r1
 800b512:	2a00      	cmp	r2, #0
 800b514:	d122      	bne.n	800b55c <_strtod_l+0xbc4>
 800b516:	2280      	movs	r2, #128	; 0x80
 800b518:	0612      	lsls	r2, r2, #24
 800b51a:	188b      	adds	r3, r1, r2
 800b51c:	9016      	str	r0, [sp, #88]	; 0x58
 800b51e:	9317      	str	r3, [sp, #92]	; 0x5c
 800b520:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b522:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b524:	9212      	str	r2, [sp, #72]	; 0x48
 800b526:	9313      	str	r3, [sp, #76]	; 0x4c
 800b528:	22d6      	movs	r2, #214	; 0xd6
 800b52a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b52c:	04d2      	lsls	r2, r2, #19
 800b52e:	189b      	adds	r3, r3, r2
 800b530:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b532:	1a9b      	subs	r3, r3, r2
 800b534:	9313      	str	r3, [sp, #76]	; 0x4c
 800b536:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b538:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b53a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b53c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800b53e:	f001 fb25 	bl	800cb8c <__ulp>
 800b542:	0002      	movs	r2, r0
 800b544:	000b      	movs	r3, r1
 800b546:	0030      	movs	r0, r6
 800b548:	0039      	movs	r1, r7
 800b54a:	f7f6 f88f 	bl	800166c <__aeabi_dmul>
 800b54e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b550:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b552:	f7f5 f931 	bl	80007b8 <__aeabi_dadd>
 800b556:	0006      	movs	r6, r0
 800b558:	000f      	movs	r7, r1
 800b55a:	e78f      	b.n	800b47c <_strtod_l+0xae4>
 800b55c:	0002      	movs	r2, r0
 800b55e:	9216      	str	r2, [sp, #88]	; 0x58
 800b560:	9317      	str	r3, [sp, #92]	; 0x5c
 800b562:	e7dd      	b.n	800b520 <_strtod_l+0xb88>
 800b564:	4b10      	ldr	r3, [pc, #64]	; (800b5a8 <_strtod_l+0xc10>)
 800b566:	f7f4 ff75 	bl	8000454 <__aeabi_dcmplt>
 800b56a:	e7b2      	b.n	800b4d2 <_strtod_l+0xb3a>
 800b56c:	fff00000 	.word	0xfff00000
 800b570:	000fffff 	.word	0x000fffff
 800b574:	3ff00000 	.word	0x3ff00000
 800b578:	3fe00000 	.word	0x3fe00000
 800b57c:	7ff00000 	.word	0x7ff00000
 800b580:	7fe00000 	.word	0x7fe00000
 800b584:	fcb00000 	.word	0xfcb00000
 800b588:	7c9fffff 	.word	0x7c9fffff
 800b58c:	7fefffff 	.word	0x7fefffff
 800b590:	bff00000 	.word	0xbff00000
 800b594:	94a03595 	.word	0x94a03595
 800b598:	3fdfffff 	.word	0x3fdfffff
 800b59c:	35afe535 	.word	0x35afe535
 800b5a0:	ffc00000 	.word	0xffc00000
 800b5a4:	41dfffff 	.word	0x41dfffff
 800b5a8:	3fcfffff 	.word	0x3fcfffff

0800b5ac <_strtod_r>:
 800b5ac:	b510      	push	{r4, lr}
 800b5ae:	4b02      	ldr	r3, [pc, #8]	; (800b5b8 <_strtod_r+0xc>)
 800b5b0:	f7ff f9f2 	bl	800a998 <_strtod_l>
 800b5b4:	bd10      	pop	{r4, pc}
 800b5b6:	46c0      	nop			; (mov r8, r8)
 800b5b8:	20000444 	.word	0x20000444

0800b5bc <strtod>:
 800b5bc:	b510      	push	{r4, lr}
 800b5be:	4c04      	ldr	r4, [pc, #16]	; (800b5d0 <strtod+0x14>)
 800b5c0:	000a      	movs	r2, r1
 800b5c2:	0001      	movs	r1, r0
 800b5c4:	4b03      	ldr	r3, [pc, #12]	; (800b5d4 <strtod+0x18>)
 800b5c6:	6820      	ldr	r0, [r4, #0]
 800b5c8:	f7ff f9e6 	bl	800a998 <_strtod_l>
 800b5cc:	bd10      	pop	{r4, pc}
 800b5ce:	46c0      	nop			; (mov r8, r8)
 800b5d0:	200006d0 	.word	0x200006d0
 800b5d4:	20000444 	.word	0x20000444

0800b5d8 <_strtol_l.constprop.0>:
 800b5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5da:	b087      	sub	sp, #28
 800b5dc:	001e      	movs	r6, r3
 800b5de:	9005      	str	r0, [sp, #20]
 800b5e0:	9101      	str	r1, [sp, #4]
 800b5e2:	9202      	str	r2, [sp, #8]
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d048      	beq.n	800b67a <_strtol_l.constprop.0+0xa2>
 800b5e8:	000b      	movs	r3, r1
 800b5ea:	2e24      	cmp	r6, #36	; 0x24
 800b5ec:	d845      	bhi.n	800b67a <_strtol_l.constprop.0+0xa2>
 800b5ee:	4a3b      	ldr	r2, [pc, #236]	; (800b6dc <_strtol_l.constprop.0+0x104>)
 800b5f0:	2108      	movs	r1, #8
 800b5f2:	4694      	mov	ip, r2
 800b5f4:	001a      	movs	r2, r3
 800b5f6:	4660      	mov	r0, ip
 800b5f8:	7814      	ldrb	r4, [r2, #0]
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	5d00      	ldrb	r0, [r0, r4]
 800b5fe:	001d      	movs	r5, r3
 800b600:	0007      	movs	r7, r0
 800b602:	400f      	ands	r7, r1
 800b604:	4208      	tst	r0, r1
 800b606:	d1f5      	bne.n	800b5f4 <_strtol_l.constprop.0+0x1c>
 800b608:	2c2d      	cmp	r4, #45	; 0x2d
 800b60a:	d13d      	bne.n	800b688 <_strtol_l.constprop.0+0xb0>
 800b60c:	2701      	movs	r7, #1
 800b60e:	781c      	ldrb	r4, [r3, #0]
 800b610:	1c95      	adds	r5, r2, #2
 800b612:	2e00      	cmp	r6, #0
 800b614:	d05e      	beq.n	800b6d4 <_strtol_l.constprop.0+0xfc>
 800b616:	2e10      	cmp	r6, #16
 800b618:	d109      	bne.n	800b62e <_strtol_l.constprop.0+0x56>
 800b61a:	2c30      	cmp	r4, #48	; 0x30
 800b61c:	d107      	bne.n	800b62e <_strtol_l.constprop.0+0x56>
 800b61e:	2220      	movs	r2, #32
 800b620:	782b      	ldrb	r3, [r5, #0]
 800b622:	4393      	bics	r3, r2
 800b624:	2b58      	cmp	r3, #88	; 0x58
 800b626:	d150      	bne.n	800b6ca <_strtol_l.constprop.0+0xf2>
 800b628:	2610      	movs	r6, #16
 800b62a:	786c      	ldrb	r4, [r5, #1]
 800b62c:	3502      	adds	r5, #2
 800b62e:	4b2c      	ldr	r3, [pc, #176]	; (800b6e0 <_strtol_l.constprop.0+0x108>)
 800b630:	0031      	movs	r1, r6
 800b632:	18fb      	adds	r3, r7, r3
 800b634:	0018      	movs	r0, r3
 800b636:	9303      	str	r3, [sp, #12]
 800b638:	f7f4 fe06 	bl	8000248 <__aeabi_uidivmod>
 800b63c:	2200      	movs	r2, #0
 800b63e:	9104      	str	r1, [sp, #16]
 800b640:	2101      	movs	r1, #1
 800b642:	4684      	mov	ip, r0
 800b644:	0010      	movs	r0, r2
 800b646:	4249      	negs	r1, r1
 800b648:	0023      	movs	r3, r4
 800b64a:	3b30      	subs	r3, #48	; 0x30
 800b64c:	2b09      	cmp	r3, #9
 800b64e:	d903      	bls.n	800b658 <_strtol_l.constprop.0+0x80>
 800b650:	3b11      	subs	r3, #17
 800b652:	2b19      	cmp	r3, #25
 800b654:	d81d      	bhi.n	800b692 <_strtol_l.constprop.0+0xba>
 800b656:	330a      	adds	r3, #10
 800b658:	429e      	cmp	r6, r3
 800b65a:	dd1e      	ble.n	800b69a <_strtol_l.constprop.0+0xc2>
 800b65c:	1c54      	adds	r4, r2, #1
 800b65e:	d009      	beq.n	800b674 <_strtol_l.constprop.0+0x9c>
 800b660:	000a      	movs	r2, r1
 800b662:	4584      	cmp	ip, r0
 800b664:	d306      	bcc.n	800b674 <_strtol_l.constprop.0+0x9c>
 800b666:	d102      	bne.n	800b66e <_strtol_l.constprop.0+0x96>
 800b668:	9c04      	ldr	r4, [sp, #16]
 800b66a:	429c      	cmp	r4, r3
 800b66c:	db02      	blt.n	800b674 <_strtol_l.constprop.0+0x9c>
 800b66e:	2201      	movs	r2, #1
 800b670:	4370      	muls	r0, r6
 800b672:	1818      	adds	r0, r3, r0
 800b674:	782c      	ldrb	r4, [r5, #0]
 800b676:	3501      	adds	r5, #1
 800b678:	e7e6      	b.n	800b648 <_strtol_l.constprop.0+0x70>
 800b67a:	f000 fa7d 	bl	800bb78 <__errno>
 800b67e:	2316      	movs	r3, #22
 800b680:	6003      	str	r3, [r0, #0]
 800b682:	2000      	movs	r0, #0
 800b684:	b007      	add	sp, #28
 800b686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b688:	2c2b      	cmp	r4, #43	; 0x2b
 800b68a:	d1c2      	bne.n	800b612 <_strtol_l.constprop.0+0x3a>
 800b68c:	781c      	ldrb	r4, [r3, #0]
 800b68e:	1c95      	adds	r5, r2, #2
 800b690:	e7bf      	b.n	800b612 <_strtol_l.constprop.0+0x3a>
 800b692:	0023      	movs	r3, r4
 800b694:	3b61      	subs	r3, #97	; 0x61
 800b696:	2b19      	cmp	r3, #25
 800b698:	d9dd      	bls.n	800b656 <_strtol_l.constprop.0+0x7e>
 800b69a:	1c53      	adds	r3, r2, #1
 800b69c:	d109      	bne.n	800b6b2 <_strtol_l.constprop.0+0xda>
 800b69e:	2322      	movs	r3, #34	; 0x22
 800b6a0:	9a05      	ldr	r2, [sp, #20]
 800b6a2:	9803      	ldr	r0, [sp, #12]
 800b6a4:	6013      	str	r3, [r2, #0]
 800b6a6:	9b02      	ldr	r3, [sp, #8]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d0eb      	beq.n	800b684 <_strtol_l.constprop.0+0xac>
 800b6ac:	1e6b      	subs	r3, r5, #1
 800b6ae:	9301      	str	r3, [sp, #4]
 800b6b0:	e007      	b.n	800b6c2 <_strtol_l.constprop.0+0xea>
 800b6b2:	2f00      	cmp	r7, #0
 800b6b4:	d000      	beq.n	800b6b8 <_strtol_l.constprop.0+0xe0>
 800b6b6:	4240      	negs	r0, r0
 800b6b8:	9b02      	ldr	r3, [sp, #8]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d0e2      	beq.n	800b684 <_strtol_l.constprop.0+0xac>
 800b6be:	2a00      	cmp	r2, #0
 800b6c0:	d1f4      	bne.n	800b6ac <_strtol_l.constprop.0+0xd4>
 800b6c2:	9b02      	ldr	r3, [sp, #8]
 800b6c4:	9a01      	ldr	r2, [sp, #4]
 800b6c6:	601a      	str	r2, [r3, #0]
 800b6c8:	e7dc      	b.n	800b684 <_strtol_l.constprop.0+0xac>
 800b6ca:	2430      	movs	r4, #48	; 0x30
 800b6cc:	2e00      	cmp	r6, #0
 800b6ce:	d1ae      	bne.n	800b62e <_strtol_l.constprop.0+0x56>
 800b6d0:	3608      	adds	r6, #8
 800b6d2:	e7ac      	b.n	800b62e <_strtol_l.constprop.0+0x56>
 800b6d4:	2c30      	cmp	r4, #48	; 0x30
 800b6d6:	d0a2      	beq.n	800b61e <_strtol_l.constprop.0+0x46>
 800b6d8:	260a      	movs	r6, #10
 800b6da:	e7a8      	b.n	800b62e <_strtol_l.constprop.0+0x56>
 800b6dc:	080141e1 	.word	0x080141e1
 800b6e0:	7fffffff 	.word	0x7fffffff

0800b6e4 <_strtol_r>:
 800b6e4:	b510      	push	{r4, lr}
 800b6e6:	f7ff ff77 	bl	800b5d8 <_strtol_l.constprop.0>
 800b6ea:	bd10      	pop	{r4, pc}

0800b6ec <strtol>:
 800b6ec:	b510      	push	{r4, lr}
 800b6ee:	4c04      	ldr	r4, [pc, #16]	; (800b700 <strtol+0x14>)
 800b6f0:	0013      	movs	r3, r2
 800b6f2:	000a      	movs	r2, r1
 800b6f4:	0001      	movs	r1, r0
 800b6f6:	6820      	ldr	r0, [r4, #0]
 800b6f8:	f7ff ff6e 	bl	800b5d8 <_strtol_l.constprop.0>
 800b6fc:	bd10      	pop	{r4, pc}
 800b6fe:	46c0      	nop			; (mov r8, r8)
 800b700:	200006d0 	.word	0x200006d0

0800b704 <std>:
 800b704:	2300      	movs	r3, #0
 800b706:	b510      	push	{r4, lr}
 800b708:	0004      	movs	r4, r0
 800b70a:	6003      	str	r3, [r0, #0]
 800b70c:	6043      	str	r3, [r0, #4]
 800b70e:	6083      	str	r3, [r0, #8]
 800b710:	8181      	strh	r1, [r0, #12]
 800b712:	6643      	str	r3, [r0, #100]	; 0x64
 800b714:	81c2      	strh	r2, [r0, #14]
 800b716:	6103      	str	r3, [r0, #16]
 800b718:	6143      	str	r3, [r0, #20]
 800b71a:	6183      	str	r3, [r0, #24]
 800b71c:	0019      	movs	r1, r3
 800b71e:	2208      	movs	r2, #8
 800b720:	305c      	adds	r0, #92	; 0x5c
 800b722:	f000 f97d 	bl	800ba20 <memset>
 800b726:	4b0b      	ldr	r3, [pc, #44]	; (800b754 <std+0x50>)
 800b728:	61e4      	str	r4, [r4, #28]
 800b72a:	6223      	str	r3, [r4, #32]
 800b72c:	4b0a      	ldr	r3, [pc, #40]	; (800b758 <std+0x54>)
 800b72e:	6263      	str	r3, [r4, #36]	; 0x24
 800b730:	4b0a      	ldr	r3, [pc, #40]	; (800b75c <std+0x58>)
 800b732:	62a3      	str	r3, [r4, #40]	; 0x28
 800b734:	4b0a      	ldr	r3, [pc, #40]	; (800b760 <std+0x5c>)
 800b736:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b738:	4b0a      	ldr	r3, [pc, #40]	; (800b764 <std+0x60>)
 800b73a:	429c      	cmp	r4, r3
 800b73c:	d005      	beq.n	800b74a <std+0x46>
 800b73e:	4b0a      	ldr	r3, [pc, #40]	; (800b768 <std+0x64>)
 800b740:	429c      	cmp	r4, r3
 800b742:	d002      	beq.n	800b74a <std+0x46>
 800b744:	4b09      	ldr	r3, [pc, #36]	; (800b76c <std+0x68>)
 800b746:	429c      	cmp	r4, r3
 800b748:	d103      	bne.n	800b752 <std+0x4e>
 800b74a:	0020      	movs	r0, r4
 800b74c:	3058      	adds	r0, #88	; 0x58
 800b74e:	f000 fa3d 	bl	800bbcc <__retarget_lock_init_recursive>
 800b752:	bd10      	pop	{r4, pc}
 800b754:	0800b985 	.word	0x0800b985
 800b758:	0800b9b1 	.word	0x0800b9b1
 800b75c:	0800b9e9 	.word	0x0800b9e9
 800b760:	0800ba15 	.word	0x0800ba15
 800b764:	20000c38 	.word	0x20000c38
 800b768:	20000ca0 	.word	0x20000ca0
 800b76c:	20000d08 	.word	0x20000d08

0800b770 <stdio_exit_handler>:
 800b770:	b510      	push	{r4, lr}
 800b772:	4a03      	ldr	r2, [pc, #12]	; (800b780 <stdio_exit_handler+0x10>)
 800b774:	4903      	ldr	r1, [pc, #12]	; (800b784 <stdio_exit_handler+0x14>)
 800b776:	4804      	ldr	r0, [pc, #16]	; (800b788 <stdio_exit_handler+0x18>)
 800b778:	f000 f86c 	bl	800b854 <_fwalk_sglue>
 800b77c:	bd10      	pop	{r4, pc}
 800b77e:	46c0      	nop			; (mov r8, r8)
 800b780:	20000438 	.word	0x20000438
 800b784:	0800f6cd 	.word	0x0800f6cd
 800b788:	200005b0 	.word	0x200005b0

0800b78c <cleanup_stdio>:
 800b78c:	6841      	ldr	r1, [r0, #4]
 800b78e:	4b0b      	ldr	r3, [pc, #44]	; (800b7bc <cleanup_stdio+0x30>)
 800b790:	b510      	push	{r4, lr}
 800b792:	0004      	movs	r4, r0
 800b794:	4299      	cmp	r1, r3
 800b796:	d001      	beq.n	800b79c <cleanup_stdio+0x10>
 800b798:	f003 ff98 	bl	800f6cc <_fclose_r>
 800b79c:	68a1      	ldr	r1, [r4, #8]
 800b79e:	4b08      	ldr	r3, [pc, #32]	; (800b7c0 <cleanup_stdio+0x34>)
 800b7a0:	4299      	cmp	r1, r3
 800b7a2:	d002      	beq.n	800b7aa <cleanup_stdio+0x1e>
 800b7a4:	0020      	movs	r0, r4
 800b7a6:	f003 ff91 	bl	800f6cc <_fclose_r>
 800b7aa:	68e1      	ldr	r1, [r4, #12]
 800b7ac:	4b05      	ldr	r3, [pc, #20]	; (800b7c4 <cleanup_stdio+0x38>)
 800b7ae:	4299      	cmp	r1, r3
 800b7b0:	d002      	beq.n	800b7b8 <cleanup_stdio+0x2c>
 800b7b2:	0020      	movs	r0, r4
 800b7b4:	f003 ff8a 	bl	800f6cc <_fclose_r>
 800b7b8:	bd10      	pop	{r4, pc}
 800b7ba:	46c0      	nop			; (mov r8, r8)
 800b7bc:	20000c38 	.word	0x20000c38
 800b7c0:	20000ca0 	.word	0x20000ca0
 800b7c4:	20000d08 	.word	0x20000d08

0800b7c8 <global_stdio_init.part.0>:
 800b7c8:	b510      	push	{r4, lr}
 800b7ca:	4b09      	ldr	r3, [pc, #36]	; (800b7f0 <global_stdio_init.part.0+0x28>)
 800b7cc:	4a09      	ldr	r2, [pc, #36]	; (800b7f4 <global_stdio_init.part.0+0x2c>)
 800b7ce:	2104      	movs	r1, #4
 800b7d0:	601a      	str	r2, [r3, #0]
 800b7d2:	4809      	ldr	r0, [pc, #36]	; (800b7f8 <global_stdio_init.part.0+0x30>)
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	f7ff ff95 	bl	800b704 <std>
 800b7da:	2201      	movs	r2, #1
 800b7dc:	2109      	movs	r1, #9
 800b7de:	4807      	ldr	r0, [pc, #28]	; (800b7fc <global_stdio_init.part.0+0x34>)
 800b7e0:	f7ff ff90 	bl	800b704 <std>
 800b7e4:	2202      	movs	r2, #2
 800b7e6:	2112      	movs	r1, #18
 800b7e8:	4805      	ldr	r0, [pc, #20]	; (800b800 <global_stdio_init.part.0+0x38>)
 800b7ea:	f7ff ff8b 	bl	800b704 <std>
 800b7ee:	bd10      	pop	{r4, pc}
 800b7f0:	20000d70 	.word	0x20000d70
 800b7f4:	0800b771 	.word	0x0800b771
 800b7f8:	20000c38 	.word	0x20000c38
 800b7fc:	20000ca0 	.word	0x20000ca0
 800b800:	20000d08 	.word	0x20000d08

0800b804 <__sfp_lock_acquire>:
 800b804:	b510      	push	{r4, lr}
 800b806:	4802      	ldr	r0, [pc, #8]	; (800b810 <__sfp_lock_acquire+0xc>)
 800b808:	f000 f9e2 	bl	800bbd0 <__retarget_lock_acquire_recursive>
 800b80c:	bd10      	pop	{r4, pc}
 800b80e:	46c0      	nop			; (mov r8, r8)
 800b810:	20000d7a 	.word	0x20000d7a

0800b814 <__sfp_lock_release>:
 800b814:	b510      	push	{r4, lr}
 800b816:	4802      	ldr	r0, [pc, #8]	; (800b820 <__sfp_lock_release+0xc>)
 800b818:	f000 f9db 	bl	800bbd2 <__retarget_lock_release_recursive>
 800b81c:	bd10      	pop	{r4, pc}
 800b81e:	46c0      	nop			; (mov r8, r8)
 800b820:	20000d7a 	.word	0x20000d7a

0800b824 <__sinit>:
 800b824:	b510      	push	{r4, lr}
 800b826:	0004      	movs	r4, r0
 800b828:	f7ff ffec 	bl	800b804 <__sfp_lock_acquire>
 800b82c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d002      	beq.n	800b838 <__sinit+0x14>
 800b832:	f7ff ffef 	bl	800b814 <__sfp_lock_release>
 800b836:	bd10      	pop	{r4, pc}
 800b838:	4b04      	ldr	r3, [pc, #16]	; (800b84c <__sinit+0x28>)
 800b83a:	6363      	str	r3, [r4, #52]	; 0x34
 800b83c:	4b04      	ldr	r3, [pc, #16]	; (800b850 <__sinit+0x2c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d1f6      	bne.n	800b832 <__sinit+0xe>
 800b844:	f7ff ffc0 	bl	800b7c8 <global_stdio_init.part.0>
 800b848:	e7f3      	b.n	800b832 <__sinit+0xe>
 800b84a:	46c0      	nop			; (mov r8, r8)
 800b84c:	0800b78d 	.word	0x0800b78d
 800b850:	20000d70 	.word	0x20000d70

0800b854 <_fwalk_sglue>:
 800b854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b856:	0014      	movs	r4, r2
 800b858:	2600      	movs	r6, #0
 800b85a:	9000      	str	r0, [sp, #0]
 800b85c:	9101      	str	r1, [sp, #4]
 800b85e:	68a5      	ldr	r5, [r4, #8]
 800b860:	6867      	ldr	r7, [r4, #4]
 800b862:	3f01      	subs	r7, #1
 800b864:	d504      	bpl.n	800b870 <_fwalk_sglue+0x1c>
 800b866:	6824      	ldr	r4, [r4, #0]
 800b868:	2c00      	cmp	r4, #0
 800b86a:	d1f8      	bne.n	800b85e <_fwalk_sglue+0xa>
 800b86c:	0030      	movs	r0, r6
 800b86e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b870:	89ab      	ldrh	r3, [r5, #12]
 800b872:	2b01      	cmp	r3, #1
 800b874:	d908      	bls.n	800b888 <_fwalk_sglue+0x34>
 800b876:	220e      	movs	r2, #14
 800b878:	5eab      	ldrsh	r3, [r5, r2]
 800b87a:	3301      	adds	r3, #1
 800b87c:	d004      	beq.n	800b888 <_fwalk_sglue+0x34>
 800b87e:	0029      	movs	r1, r5
 800b880:	9800      	ldr	r0, [sp, #0]
 800b882:	9b01      	ldr	r3, [sp, #4]
 800b884:	4798      	blx	r3
 800b886:	4306      	orrs	r6, r0
 800b888:	3568      	adds	r5, #104	; 0x68
 800b88a:	e7ea      	b.n	800b862 <_fwalk_sglue+0xe>

0800b88c <snprintf>:
 800b88c:	b40c      	push	{r2, r3}
 800b88e:	b530      	push	{r4, r5, lr}
 800b890:	4b17      	ldr	r3, [pc, #92]	; (800b8f0 <snprintf+0x64>)
 800b892:	000c      	movs	r4, r1
 800b894:	681d      	ldr	r5, [r3, #0]
 800b896:	b09d      	sub	sp, #116	; 0x74
 800b898:	2900      	cmp	r1, #0
 800b89a:	da08      	bge.n	800b8ae <snprintf+0x22>
 800b89c:	238b      	movs	r3, #139	; 0x8b
 800b89e:	2001      	movs	r0, #1
 800b8a0:	602b      	str	r3, [r5, #0]
 800b8a2:	4240      	negs	r0, r0
 800b8a4:	b01d      	add	sp, #116	; 0x74
 800b8a6:	bc30      	pop	{r4, r5}
 800b8a8:	bc08      	pop	{r3}
 800b8aa:	b002      	add	sp, #8
 800b8ac:	4718      	bx	r3
 800b8ae:	2382      	movs	r3, #130	; 0x82
 800b8b0:	466a      	mov	r2, sp
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	8293      	strh	r3, [r2, #20]
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	9002      	str	r0, [sp, #8]
 800b8ba:	9006      	str	r0, [sp, #24]
 800b8bc:	4299      	cmp	r1, r3
 800b8be:	d000      	beq.n	800b8c2 <snprintf+0x36>
 800b8c0:	1e4b      	subs	r3, r1, #1
 800b8c2:	9304      	str	r3, [sp, #16]
 800b8c4:	9307      	str	r3, [sp, #28]
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	466a      	mov	r2, sp
 800b8ca:	425b      	negs	r3, r3
 800b8cc:	82d3      	strh	r3, [r2, #22]
 800b8ce:	0028      	movs	r0, r5
 800b8d0:	ab21      	add	r3, sp, #132	; 0x84
 800b8d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b8d4:	a902      	add	r1, sp, #8
 800b8d6:	9301      	str	r3, [sp, #4]
 800b8d8:	f001 fa9a 	bl	800ce10 <_svfprintf_r>
 800b8dc:	1c43      	adds	r3, r0, #1
 800b8de:	da01      	bge.n	800b8e4 <snprintf+0x58>
 800b8e0:	238b      	movs	r3, #139	; 0x8b
 800b8e2:	602b      	str	r3, [r5, #0]
 800b8e4:	2c00      	cmp	r4, #0
 800b8e6:	d0dd      	beq.n	800b8a4 <snprintf+0x18>
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	9b02      	ldr	r3, [sp, #8]
 800b8ec:	701a      	strb	r2, [r3, #0]
 800b8ee:	e7d9      	b.n	800b8a4 <snprintf+0x18>
 800b8f0:	200006d0 	.word	0x200006d0

0800b8f4 <sprintf>:
 800b8f4:	b40e      	push	{r1, r2, r3}
 800b8f6:	b500      	push	{lr}
 800b8f8:	490b      	ldr	r1, [pc, #44]	; (800b928 <sprintf+0x34>)
 800b8fa:	b09c      	sub	sp, #112	; 0x70
 800b8fc:	ab1d      	add	r3, sp, #116	; 0x74
 800b8fe:	9002      	str	r0, [sp, #8]
 800b900:	9006      	str	r0, [sp, #24]
 800b902:	9107      	str	r1, [sp, #28]
 800b904:	9104      	str	r1, [sp, #16]
 800b906:	4809      	ldr	r0, [pc, #36]	; (800b92c <sprintf+0x38>)
 800b908:	4909      	ldr	r1, [pc, #36]	; (800b930 <sprintf+0x3c>)
 800b90a:	cb04      	ldmia	r3!, {r2}
 800b90c:	9105      	str	r1, [sp, #20]
 800b90e:	6800      	ldr	r0, [r0, #0]
 800b910:	a902      	add	r1, sp, #8
 800b912:	9301      	str	r3, [sp, #4]
 800b914:	f001 fa7c 	bl	800ce10 <_svfprintf_r>
 800b918:	2200      	movs	r2, #0
 800b91a:	9b02      	ldr	r3, [sp, #8]
 800b91c:	701a      	strb	r2, [r3, #0]
 800b91e:	b01c      	add	sp, #112	; 0x70
 800b920:	bc08      	pop	{r3}
 800b922:	b003      	add	sp, #12
 800b924:	4718      	bx	r3
 800b926:	46c0      	nop			; (mov r8, r8)
 800b928:	7fffffff 	.word	0x7fffffff
 800b92c:	200006d0 	.word	0x200006d0
 800b930:	ffff0208 	.word	0xffff0208

0800b934 <sscanf>:
 800b934:	b40e      	push	{r1, r2, r3}
 800b936:	b530      	push	{r4, r5, lr}
 800b938:	2381      	movs	r3, #129	; 0x81
 800b93a:	b09c      	sub	sp, #112	; 0x70
 800b93c:	466a      	mov	r2, sp
 800b93e:	ac1f      	add	r4, sp, #124	; 0x7c
 800b940:	009b      	lsls	r3, r3, #2
 800b942:	cc20      	ldmia	r4!, {r5}
 800b944:	8293      	strh	r3, [r2, #20]
 800b946:	9002      	str	r0, [sp, #8]
 800b948:	9006      	str	r0, [sp, #24]
 800b94a:	f7f4 fbdb 	bl	8000104 <strlen>
 800b94e:	4b0b      	ldr	r3, [pc, #44]	; (800b97c <sscanf+0x48>)
 800b950:	466a      	mov	r2, sp
 800b952:	930a      	str	r3, [sp, #40]	; 0x28
 800b954:	2300      	movs	r3, #0
 800b956:	9003      	str	r0, [sp, #12]
 800b958:	9007      	str	r0, [sp, #28]
 800b95a:	4809      	ldr	r0, [pc, #36]	; (800b980 <sscanf+0x4c>)
 800b95c:	930e      	str	r3, [sp, #56]	; 0x38
 800b95e:	9313      	str	r3, [sp, #76]	; 0x4c
 800b960:	3b01      	subs	r3, #1
 800b962:	82d3      	strh	r3, [r2, #22]
 800b964:	a902      	add	r1, sp, #8
 800b966:	0023      	movs	r3, r4
 800b968:	002a      	movs	r2, r5
 800b96a:	6800      	ldr	r0, [r0, #0]
 800b96c:	9401      	str	r4, [sp, #4]
 800b96e:	f002 fc91 	bl	800e294 <__ssvfscanf_r>
 800b972:	b01c      	add	sp, #112	; 0x70
 800b974:	bc30      	pop	{r4, r5}
 800b976:	bc08      	pop	{r3}
 800b978:	b003      	add	sp, #12
 800b97a:	4718      	bx	r3
 800b97c:	0800b9ad 	.word	0x0800b9ad
 800b980:	200006d0 	.word	0x200006d0

0800b984 <__sread>:
 800b984:	b570      	push	{r4, r5, r6, lr}
 800b986:	000c      	movs	r4, r1
 800b988:	250e      	movs	r5, #14
 800b98a:	5f49      	ldrsh	r1, [r1, r5]
 800b98c:	f000 f8ba 	bl	800bb04 <_read_r>
 800b990:	2800      	cmp	r0, #0
 800b992:	db03      	blt.n	800b99c <__sread+0x18>
 800b994:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b996:	181b      	adds	r3, r3, r0
 800b998:	6523      	str	r3, [r4, #80]	; 0x50
 800b99a:	bd70      	pop	{r4, r5, r6, pc}
 800b99c:	89a3      	ldrh	r3, [r4, #12]
 800b99e:	4a02      	ldr	r2, [pc, #8]	; (800b9a8 <__sread+0x24>)
 800b9a0:	4013      	ands	r3, r2
 800b9a2:	81a3      	strh	r3, [r4, #12]
 800b9a4:	e7f9      	b.n	800b99a <__sread+0x16>
 800b9a6:	46c0      	nop			; (mov r8, r8)
 800b9a8:	ffffefff 	.word	0xffffefff

0800b9ac <__seofread>:
 800b9ac:	2000      	movs	r0, #0
 800b9ae:	4770      	bx	lr

0800b9b0 <__swrite>:
 800b9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9b2:	001f      	movs	r7, r3
 800b9b4:	898b      	ldrh	r3, [r1, #12]
 800b9b6:	0005      	movs	r5, r0
 800b9b8:	000c      	movs	r4, r1
 800b9ba:	0016      	movs	r6, r2
 800b9bc:	05db      	lsls	r3, r3, #23
 800b9be:	d505      	bpl.n	800b9cc <__swrite+0x1c>
 800b9c0:	230e      	movs	r3, #14
 800b9c2:	5ec9      	ldrsh	r1, [r1, r3]
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	2302      	movs	r3, #2
 800b9c8:	f000 f888 	bl	800badc <_lseek_r>
 800b9cc:	89a3      	ldrh	r3, [r4, #12]
 800b9ce:	4a05      	ldr	r2, [pc, #20]	; (800b9e4 <__swrite+0x34>)
 800b9d0:	0028      	movs	r0, r5
 800b9d2:	4013      	ands	r3, r2
 800b9d4:	81a3      	strh	r3, [r4, #12]
 800b9d6:	0032      	movs	r2, r6
 800b9d8:	230e      	movs	r3, #14
 800b9da:	5ee1      	ldrsh	r1, [r4, r3]
 800b9dc:	003b      	movs	r3, r7
 800b9de:	f000 f8b7 	bl	800bb50 <_write_r>
 800b9e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9e4:	ffffefff 	.word	0xffffefff

0800b9e8 <__sseek>:
 800b9e8:	b570      	push	{r4, r5, r6, lr}
 800b9ea:	000c      	movs	r4, r1
 800b9ec:	250e      	movs	r5, #14
 800b9ee:	5f49      	ldrsh	r1, [r1, r5]
 800b9f0:	f000 f874 	bl	800badc <_lseek_r>
 800b9f4:	89a3      	ldrh	r3, [r4, #12]
 800b9f6:	1c42      	adds	r2, r0, #1
 800b9f8:	d103      	bne.n	800ba02 <__sseek+0x1a>
 800b9fa:	4a05      	ldr	r2, [pc, #20]	; (800ba10 <__sseek+0x28>)
 800b9fc:	4013      	ands	r3, r2
 800b9fe:	81a3      	strh	r3, [r4, #12]
 800ba00:	bd70      	pop	{r4, r5, r6, pc}
 800ba02:	2280      	movs	r2, #128	; 0x80
 800ba04:	0152      	lsls	r2, r2, #5
 800ba06:	4313      	orrs	r3, r2
 800ba08:	81a3      	strh	r3, [r4, #12]
 800ba0a:	6520      	str	r0, [r4, #80]	; 0x50
 800ba0c:	e7f8      	b.n	800ba00 <__sseek+0x18>
 800ba0e:	46c0      	nop			; (mov r8, r8)
 800ba10:	ffffefff 	.word	0xffffefff

0800ba14 <__sclose>:
 800ba14:	b510      	push	{r4, lr}
 800ba16:	230e      	movs	r3, #14
 800ba18:	5ec9      	ldrsh	r1, [r1, r3]
 800ba1a:	f000 f84d 	bl	800bab8 <_close_r>
 800ba1e:	bd10      	pop	{r4, pc}

0800ba20 <memset>:
 800ba20:	0003      	movs	r3, r0
 800ba22:	1882      	adds	r2, r0, r2
 800ba24:	4293      	cmp	r3, r2
 800ba26:	d100      	bne.n	800ba2a <memset+0xa>
 800ba28:	4770      	bx	lr
 800ba2a:	7019      	strb	r1, [r3, #0]
 800ba2c:	3301      	adds	r3, #1
 800ba2e:	e7f9      	b.n	800ba24 <memset+0x4>

0800ba30 <strncmp>:
 800ba30:	b530      	push	{r4, r5, lr}
 800ba32:	0005      	movs	r5, r0
 800ba34:	1e10      	subs	r0, r2, #0
 800ba36:	d00b      	beq.n	800ba50 <strncmp+0x20>
 800ba38:	2400      	movs	r4, #0
 800ba3a:	3a01      	subs	r2, #1
 800ba3c:	5d2b      	ldrb	r3, [r5, r4]
 800ba3e:	5d08      	ldrb	r0, [r1, r4]
 800ba40:	4283      	cmp	r3, r0
 800ba42:	d104      	bne.n	800ba4e <strncmp+0x1e>
 800ba44:	42a2      	cmp	r2, r4
 800ba46:	d002      	beq.n	800ba4e <strncmp+0x1e>
 800ba48:	3401      	adds	r4, #1
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d1f6      	bne.n	800ba3c <strncmp+0xc>
 800ba4e:	1a18      	subs	r0, r3, r0
 800ba50:	bd30      	pop	{r4, r5, pc}

0800ba52 <strncpy>:
 800ba52:	0003      	movs	r3, r0
 800ba54:	b530      	push	{r4, r5, lr}
 800ba56:	001d      	movs	r5, r3
 800ba58:	2a00      	cmp	r2, #0
 800ba5a:	d006      	beq.n	800ba6a <strncpy+0x18>
 800ba5c:	780c      	ldrb	r4, [r1, #0]
 800ba5e:	3a01      	subs	r2, #1
 800ba60:	3301      	adds	r3, #1
 800ba62:	702c      	strb	r4, [r5, #0]
 800ba64:	3101      	adds	r1, #1
 800ba66:	2c00      	cmp	r4, #0
 800ba68:	d1f5      	bne.n	800ba56 <strncpy+0x4>
 800ba6a:	2100      	movs	r1, #0
 800ba6c:	189a      	adds	r2, r3, r2
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d100      	bne.n	800ba74 <strncpy+0x22>
 800ba72:	bd30      	pop	{r4, r5, pc}
 800ba74:	7019      	strb	r1, [r3, #0]
 800ba76:	3301      	adds	r3, #1
 800ba78:	e7f9      	b.n	800ba6e <strncpy+0x1c>

0800ba7a <strstr>:
 800ba7a:	780a      	ldrb	r2, [r1, #0]
 800ba7c:	b530      	push	{r4, r5, lr}
 800ba7e:	2a00      	cmp	r2, #0
 800ba80:	d10c      	bne.n	800ba9c <strstr+0x22>
 800ba82:	bd30      	pop	{r4, r5, pc}
 800ba84:	429a      	cmp	r2, r3
 800ba86:	d108      	bne.n	800ba9a <strstr+0x20>
 800ba88:	2301      	movs	r3, #1
 800ba8a:	5ccc      	ldrb	r4, [r1, r3]
 800ba8c:	2c00      	cmp	r4, #0
 800ba8e:	d0f8      	beq.n	800ba82 <strstr+0x8>
 800ba90:	5cc5      	ldrb	r5, [r0, r3]
 800ba92:	42a5      	cmp	r5, r4
 800ba94:	d101      	bne.n	800ba9a <strstr+0x20>
 800ba96:	3301      	adds	r3, #1
 800ba98:	e7f7      	b.n	800ba8a <strstr+0x10>
 800ba9a:	3001      	adds	r0, #1
 800ba9c:	7803      	ldrb	r3, [r0, #0]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d1f0      	bne.n	800ba84 <strstr+0xa>
 800baa2:	0018      	movs	r0, r3
 800baa4:	e7ed      	b.n	800ba82 <strstr+0x8>
	...

0800baa8 <__locale_mb_cur_max>:
 800baa8:	2294      	movs	r2, #148	; 0x94
 800baaa:	4b02      	ldr	r3, [pc, #8]	; (800bab4 <__locale_mb_cur_max+0xc>)
 800baac:	0052      	lsls	r2, r2, #1
 800baae:	5c98      	ldrb	r0, [r3, r2]
 800bab0:	4770      	bx	lr
 800bab2:	46c0      	nop			; (mov r8, r8)
 800bab4:	20000444 	.word	0x20000444

0800bab8 <_close_r>:
 800bab8:	2300      	movs	r3, #0
 800baba:	b570      	push	{r4, r5, r6, lr}
 800babc:	4d06      	ldr	r5, [pc, #24]	; (800bad8 <_close_r+0x20>)
 800babe:	0004      	movs	r4, r0
 800bac0:	0008      	movs	r0, r1
 800bac2:	602b      	str	r3, [r5, #0]
 800bac4:	f7f8 f87f 	bl	8003bc6 <_close>
 800bac8:	1c43      	adds	r3, r0, #1
 800baca:	d103      	bne.n	800bad4 <_close_r+0x1c>
 800bacc:	682b      	ldr	r3, [r5, #0]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d000      	beq.n	800bad4 <_close_r+0x1c>
 800bad2:	6023      	str	r3, [r4, #0]
 800bad4:	bd70      	pop	{r4, r5, r6, pc}
 800bad6:	46c0      	nop			; (mov r8, r8)
 800bad8:	20000d74 	.word	0x20000d74

0800badc <_lseek_r>:
 800badc:	b570      	push	{r4, r5, r6, lr}
 800bade:	0004      	movs	r4, r0
 800bae0:	0008      	movs	r0, r1
 800bae2:	0011      	movs	r1, r2
 800bae4:	001a      	movs	r2, r3
 800bae6:	2300      	movs	r3, #0
 800bae8:	4d05      	ldr	r5, [pc, #20]	; (800bb00 <_lseek_r+0x24>)
 800baea:	602b      	str	r3, [r5, #0]
 800baec:	f7f8 f88c 	bl	8003c08 <_lseek>
 800baf0:	1c43      	adds	r3, r0, #1
 800baf2:	d103      	bne.n	800bafc <_lseek_r+0x20>
 800baf4:	682b      	ldr	r3, [r5, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d000      	beq.n	800bafc <_lseek_r+0x20>
 800bafa:	6023      	str	r3, [r4, #0]
 800bafc:	bd70      	pop	{r4, r5, r6, pc}
 800bafe:	46c0      	nop			; (mov r8, r8)
 800bb00:	20000d74 	.word	0x20000d74

0800bb04 <_read_r>:
 800bb04:	b570      	push	{r4, r5, r6, lr}
 800bb06:	0004      	movs	r4, r0
 800bb08:	0008      	movs	r0, r1
 800bb0a:	0011      	movs	r1, r2
 800bb0c:	001a      	movs	r2, r3
 800bb0e:	2300      	movs	r3, #0
 800bb10:	4d05      	ldr	r5, [pc, #20]	; (800bb28 <_read_r+0x24>)
 800bb12:	602b      	str	r3, [r5, #0]
 800bb14:	f7f8 f81e 	bl	8003b54 <_read>
 800bb18:	1c43      	adds	r3, r0, #1
 800bb1a:	d103      	bne.n	800bb24 <_read_r+0x20>
 800bb1c:	682b      	ldr	r3, [r5, #0]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d000      	beq.n	800bb24 <_read_r+0x20>
 800bb22:	6023      	str	r3, [r4, #0]
 800bb24:	bd70      	pop	{r4, r5, r6, pc}
 800bb26:	46c0      	nop			; (mov r8, r8)
 800bb28:	20000d74 	.word	0x20000d74

0800bb2c <_sbrk_r>:
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	b570      	push	{r4, r5, r6, lr}
 800bb30:	4d06      	ldr	r5, [pc, #24]	; (800bb4c <_sbrk_r+0x20>)
 800bb32:	0004      	movs	r4, r0
 800bb34:	0008      	movs	r0, r1
 800bb36:	602b      	str	r3, [r5, #0]
 800bb38:	f7f8 f872 	bl	8003c20 <_sbrk>
 800bb3c:	1c43      	adds	r3, r0, #1
 800bb3e:	d103      	bne.n	800bb48 <_sbrk_r+0x1c>
 800bb40:	682b      	ldr	r3, [r5, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d000      	beq.n	800bb48 <_sbrk_r+0x1c>
 800bb46:	6023      	str	r3, [r4, #0]
 800bb48:	bd70      	pop	{r4, r5, r6, pc}
 800bb4a:	46c0      	nop			; (mov r8, r8)
 800bb4c:	20000d74 	.word	0x20000d74

0800bb50 <_write_r>:
 800bb50:	b570      	push	{r4, r5, r6, lr}
 800bb52:	0004      	movs	r4, r0
 800bb54:	0008      	movs	r0, r1
 800bb56:	0011      	movs	r1, r2
 800bb58:	001a      	movs	r2, r3
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	4d05      	ldr	r5, [pc, #20]	; (800bb74 <_write_r+0x24>)
 800bb5e:	602b      	str	r3, [r5, #0]
 800bb60:	f7f8 f815 	bl	8003b8e <_write>
 800bb64:	1c43      	adds	r3, r0, #1
 800bb66:	d103      	bne.n	800bb70 <_write_r+0x20>
 800bb68:	682b      	ldr	r3, [r5, #0]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d000      	beq.n	800bb70 <_write_r+0x20>
 800bb6e:	6023      	str	r3, [r4, #0]
 800bb70:	bd70      	pop	{r4, r5, r6, pc}
 800bb72:	46c0      	nop			; (mov r8, r8)
 800bb74:	20000d74 	.word	0x20000d74

0800bb78 <__errno>:
 800bb78:	4b01      	ldr	r3, [pc, #4]	; (800bb80 <__errno+0x8>)
 800bb7a:	6818      	ldr	r0, [r3, #0]
 800bb7c:	4770      	bx	lr
 800bb7e:	46c0      	nop			; (mov r8, r8)
 800bb80:	200006d0 	.word	0x200006d0

0800bb84 <__libc_init_array>:
 800bb84:	b570      	push	{r4, r5, r6, lr}
 800bb86:	2600      	movs	r6, #0
 800bb88:	4c0c      	ldr	r4, [pc, #48]	; (800bbbc <__libc_init_array+0x38>)
 800bb8a:	4d0d      	ldr	r5, [pc, #52]	; (800bbc0 <__libc_init_array+0x3c>)
 800bb8c:	1b64      	subs	r4, r4, r5
 800bb8e:	10a4      	asrs	r4, r4, #2
 800bb90:	42a6      	cmp	r6, r4
 800bb92:	d109      	bne.n	800bba8 <__libc_init_array+0x24>
 800bb94:	2600      	movs	r6, #0
 800bb96:	f006 fcc5 	bl	8012524 <_init>
 800bb9a:	4c0a      	ldr	r4, [pc, #40]	; (800bbc4 <__libc_init_array+0x40>)
 800bb9c:	4d0a      	ldr	r5, [pc, #40]	; (800bbc8 <__libc_init_array+0x44>)
 800bb9e:	1b64      	subs	r4, r4, r5
 800bba0:	10a4      	asrs	r4, r4, #2
 800bba2:	42a6      	cmp	r6, r4
 800bba4:	d105      	bne.n	800bbb2 <__libc_init_array+0x2e>
 800bba6:	bd70      	pop	{r4, r5, r6, pc}
 800bba8:	00b3      	lsls	r3, r6, #2
 800bbaa:	58eb      	ldr	r3, [r5, r3]
 800bbac:	4798      	blx	r3
 800bbae:	3601      	adds	r6, #1
 800bbb0:	e7ee      	b.n	800bb90 <__libc_init_array+0xc>
 800bbb2:	00b3      	lsls	r3, r6, #2
 800bbb4:	58eb      	ldr	r3, [r5, r3]
 800bbb6:	4798      	blx	r3
 800bbb8:	3601      	adds	r6, #1
 800bbba:	e7f2      	b.n	800bba2 <__libc_init_array+0x1e>
 800bbbc:	080145fc 	.word	0x080145fc
 800bbc0:	080145fc 	.word	0x080145fc
 800bbc4:	08014604 	.word	0x08014604
 800bbc8:	080145fc 	.word	0x080145fc

0800bbcc <__retarget_lock_init_recursive>:
 800bbcc:	4770      	bx	lr

0800bbce <__retarget_lock_close_recursive>:
 800bbce:	4770      	bx	lr

0800bbd0 <__retarget_lock_acquire_recursive>:
 800bbd0:	4770      	bx	lr

0800bbd2 <__retarget_lock_release_recursive>:
 800bbd2:	4770      	bx	lr

0800bbd4 <sysconf>:
 800bbd4:	2380      	movs	r3, #128	; 0x80
 800bbd6:	b510      	push	{r4, lr}
 800bbd8:	2808      	cmp	r0, #8
 800bbda:	d004      	beq.n	800bbe6 <sysconf+0x12>
 800bbdc:	f7ff ffcc 	bl	800bb78 <__errno>
 800bbe0:	2316      	movs	r3, #22
 800bbe2:	6003      	str	r3, [r0, #0]
 800bbe4:	3b17      	subs	r3, #23
 800bbe6:	0018      	movs	r0, r3
 800bbe8:	bd10      	pop	{r4, pc}

0800bbea <memcpy>:
 800bbea:	2300      	movs	r3, #0
 800bbec:	b510      	push	{r4, lr}
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d100      	bne.n	800bbf4 <memcpy+0xa>
 800bbf2:	bd10      	pop	{r4, pc}
 800bbf4:	5ccc      	ldrb	r4, [r1, r3]
 800bbf6:	54c4      	strb	r4, [r0, r3]
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	e7f8      	b.n	800bbee <memcpy+0x4>

0800bbfc <nan>:
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	4901      	ldr	r1, [pc, #4]	; (800bc04 <nan+0x8>)
 800bc00:	4770      	bx	lr
 800bc02:	46c0      	nop			; (mov r8, r8)
 800bc04:	7ff80000 	.word	0x7ff80000

0800bc08 <nanf>:
 800bc08:	4800      	ldr	r0, [pc, #0]	; (800bc0c <nanf+0x4>)
 800bc0a:	4770      	bx	lr
 800bc0c:	7fc00000 	.word	0x7fc00000

0800bc10 <register_fini>:
 800bc10:	4b03      	ldr	r3, [pc, #12]	; (800bc20 <register_fini+0x10>)
 800bc12:	b510      	push	{r4, lr}
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d002      	beq.n	800bc1e <register_fini+0xe>
 800bc18:	4802      	ldr	r0, [pc, #8]	; (800bc24 <register_fini+0x14>)
 800bc1a:	f000 f805 	bl	800bc28 <atexit>
 800bc1e:	bd10      	pop	{r4, pc}
 800bc20:	00000000 	.word	0x00000000
 800bc24:	0800f985 	.word	0x0800f985

0800bc28 <atexit>:
 800bc28:	2300      	movs	r3, #0
 800bc2a:	b510      	push	{r4, lr}
 800bc2c:	0001      	movs	r1, r0
 800bc2e:	001a      	movs	r2, r3
 800bc30:	0018      	movs	r0, r3
 800bc32:	f003 fef9 	bl	800fa28 <__register_exitproc>
 800bc36:	bd10      	pop	{r4, pc}

0800bc38 <_malloc_trim_r>:
 800bc38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc3a:	0004      	movs	r4, r0
 800bc3c:	2008      	movs	r0, #8
 800bc3e:	000d      	movs	r5, r1
 800bc40:	f7ff ffc8 	bl	800bbd4 <sysconf>
 800bc44:	0006      	movs	r6, r0
 800bc46:	0020      	movs	r0, r4
 800bc48:	f7fe fe7e 	bl	800a948 <__malloc_lock>
 800bc4c:	2203      	movs	r2, #3
 800bc4e:	4f21      	ldr	r7, [pc, #132]	; (800bcd4 <_malloc_trim_r+0x9c>)
 800bc50:	0031      	movs	r1, r6
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	685b      	ldr	r3, [r3, #4]
 800bc56:	4393      	bics	r3, r2
 800bc58:	1b58      	subs	r0, r3, r5
 800bc5a:	3811      	subs	r0, #17
 800bc5c:	1980      	adds	r0, r0, r6
 800bc5e:	9301      	str	r3, [sp, #4]
 800bc60:	f7f4 fa6c 	bl	800013c <__udivsi3>
 800bc64:	1e45      	subs	r5, r0, #1
 800bc66:	4375      	muls	r5, r6
 800bc68:	42ae      	cmp	r6, r5
 800bc6a:	dd04      	ble.n	800bc76 <_malloc_trim_r+0x3e>
 800bc6c:	0020      	movs	r0, r4
 800bc6e:	f7fe fe73 	bl	800a958 <__malloc_unlock>
 800bc72:	2000      	movs	r0, #0
 800bc74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc76:	2100      	movs	r1, #0
 800bc78:	0020      	movs	r0, r4
 800bc7a:	f7ff ff57 	bl	800bb2c <_sbrk_r>
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	9a01      	ldr	r2, [sp, #4]
 800bc82:	189b      	adds	r3, r3, r2
 800bc84:	4298      	cmp	r0, r3
 800bc86:	d1f1      	bne.n	800bc6c <_malloc_trim_r+0x34>
 800bc88:	0020      	movs	r0, r4
 800bc8a:	4269      	negs	r1, r5
 800bc8c:	f7ff ff4e 	bl	800bb2c <_sbrk_r>
 800bc90:	3001      	adds	r0, #1
 800bc92:	d110      	bne.n	800bcb6 <_malloc_trim_r+0x7e>
 800bc94:	2100      	movs	r1, #0
 800bc96:	0020      	movs	r0, r4
 800bc98:	f7ff ff48 	bl	800bb2c <_sbrk_r>
 800bc9c:	68ba      	ldr	r2, [r7, #8]
 800bc9e:	1a81      	subs	r1, r0, r2
 800bca0:	290f      	cmp	r1, #15
 800bca2:	dde3      	ble.n	800bc6c <_malloc_trim_r+0x34>
 800bca4:	4d0c      	ldr	r5, [pc, #48]	; (800bcd8 <_malloc_trim_r+0xa0>)
 800bca6:	4b0d      	ldr	r3, [pc, #52]	; (800bcdc <_malloc_trim_r+0xa4>)
 800bca8:	682d      	ldr	r5, [r5, #0]
 800bcaa:	1b40      	subs	r0, r0, r5
 800bcac:	6018      	str	r0, [r3, #0]
 800bcae:	2301      	movs	r3, #1
 800bcb0:	430b      	orrs	r3, r1
 800bcb2:	6053      	str	r3, [r2, #4]
 800bcb4:	e7da      	b.n	800bc6c <_malloc_trim_r+0x34>
 800bcb6:	2601      	movs	r6, #1
 800bcb8:	9b01      	ldr	r3, [sp, #4]
 800bcba:	68ba      	ldr	r2, [r7, #8]
 800bcbc:	1b5b      	subs	r3, r3, r5
 800bcbe:	4333      	orrs	r3, r6
 800bcc0:	6053      	str	r3, [r2, #4]
 800bcc2:	4a06      	ldr	r2, [pc, #24]	; (800bcdc <_malloc_trim_r+0xa4>)
 800bcc4:	0020      	movs	r0, r4
 800bcc6:	6813      	ldr	r3, [r2, #0]
 800bcc8:	1b5b      	subs	r3, r3, r5
 800bcca:	6013      	str	r3, [r2, #0]
 800bccc:	f7fe fe44 	bl	800a958 <__malloc_unlock>
 800bcd0:	0030      	movs	r0, r6
 800bcd2:	e7cf      	b.n	800bc74 <_malloc_trim_r+0x3c>
 800bcd4:	20000028 	.word	0x20000028
 800bcd8:	20000430 	.word	0x20000430
 800bcdc:	20000c04 	.word	0x20000c04

0800bce0 <_free_r>:
 800bce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bce2:	1e0d      	subs	r5, r1, #0
 800bce4:	9001      	str	r0, [sp, #4]
 800bce6:	d02d      	beq.n	800bd44 <_free_r+0x64>
 800bce8:	f7fe fe2e 	bl	800a948 <__malloc_lock>
 800bcec:	2301      	movs	r3, #1
 800bcee:	0029      	movs	r1, r5
 800bcf0:	469c      	mov	ip, r3
 800bcf2:	3908      	subs	r1, #8
 800bcf4:	684f      	ldr	r7, [r1, #4]
 800bcf6:	4662      	mov	r2, ip
 800bcf8:	003b      	movs	r3, r7
 800bcfa:	4664      	mov	r4, ip
 800bcfc:	4393      	bics	r3, r2
 800bcfe:	18c8      	adds	r0, r1, r3
 800bd00:	6845      	ldr	r5, [r0, #4]
 800bd02:	3202      	adds	r2, #2
 800bd04:	4395      	bics	r5, r2
 800bd06:	4a4a      	ldr	r2, [pc, #296]	; (800be30 <_free_r+0x150>)
 800bd08:	4027      	ands	r7, r4
 800bd0a:	6896      	ldr	r6, [r2, #8]
 800bd0c:	4286      	cmp	r6, r0
 800bd0e:	d11a      	bne.n	800bd46 <_free_r+0x66>
 800bd10:	195b      	adds	r3, r3, r5
 800bd12:	2f00      	cmp	r7, #0
 800bd14:	d106      	bne.n	800bd24 <_free_r+0x44>
 800bd16:	6808      	ldr	r0, [r1, #0]
 800bd18:	1a09      	subs	r1, r1, r0
 800bd1a:	688d      	ldr	r5, [r1, #8]
 800bd1c:	181b      	adds	r3, r3, r0
 800bd1e:	68c8      	ldr	r0, [r1, #12]
 800bd20:	60e8      	str	r0, [r5, #12]
 800bd22:	6085      	str	r5, [r0, #8]
 800bd24:	2001      	movs	r0, #1
 800bd26:	4318      	orrs	r0, r3
 800bd28:	6048      	str	r0, [r1, #4]
 800bd2a:	6091      	str	r1, [r2, #8]
 800bd2c:	4a41      	ldr	r2, [pc, #260]	; (800be34 <_free_r+0x154>)
 800bd2e:	6812      	ldr	r2, [r2, #0]
 800bd30:	429a      	cmp	r2, r3
 800bd32:	d804      	bhi.n	800bd3e <_free_r+0x5e>
 800bd34:	4b40      	ldr	r3, [pc, #256]	; (800be38 <_free_r+0x158>)
 800bd36:	9801      	ldr	r0, [sp, #4]
 800bd38:	6819      	ldr	r1, [r3, #0]
 800bd3a:	f7ff ff7d 	bl	800bc38 <_malloc_trim_r>
 800bd3e:	9801      	ldr	r0, [sp, #4]
 800bd40:	f7fe fe0a 	bl	800a958 <__malloc_unlock>
 800bd44:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bd46:	2600      	movs	r6, #0
 800bd48:	6045      	str	r5, [r0, #4]
 800bd4a:	42b7      	cmp	r7, r6
 800bd4c:	d109      	bne.n	800bd62 <_free_r+0x82>
 800bd4e:	680f      	ldr	r7, [r1, #0]
 800bd50:	4c3a      	ldr	r4, [pc, #232]	; (800be3c <_free_r+0x15c>)
 800bd52:	1bc9      	subs	r1, r1, r7
 800bd54:	19db      	adds	r3, r3, r7
 800bd56:	688f      	ldr	r7, [r1, #8]
 800bd58:	42a7      	cmp	r7, r4
 800bd5a:	d02c      	beq.n	800bdb6 <_free_r+0xd6>
 800bd5c:	68cc      	ldr	r4, [r1, #12]
 800bd5e:	60fc      	str	r4, [r7, #12]
 800bd60:	60a7      	str	r7, [r4, #8]
 800bd62:	1947      	adds	r7, r0, r5
 800bd64:	687c      	ldr	r4, [r7, #4]
 800bd66:	2701      	movs	r7, #1
 800bd68:	423c      	tst	r4, r7
 800bd6a:	d10b      	bne.n	800bd84 <_free_r+0xa4>
 800bd6c:	195b      	adds	r3, r3, r5
 800bd6e:	6885      	ldr	r5, [r0, #8]
 800bd70:	2e00      	cmp	r6, #0
 800bd72:	d122      	bne.n	800bdba <_free_r+0xda>
 800bd74:	4c31      	ldr	r4, [pc, #196]	; (800be3c <_free_r+0x15c>)
 800bd76:	42a5      	cmp	r5, r4
 800bd78:	d11f      	bne.n	800bdba <_free_r+0xda>
 800bd7a:	003e      	movs	r6, r7
 800bd7c:	6151      	str	r1, [r2, #20]
 800bd7e:	6111      	str	r1, [r2, #16]
 800bd80:	60cd      	str	r5, [r1, #12]
 800bd82:	608d      	str	r5, [r1, #8]
 800bd84:	2501      	movs	r5, #1
 800bd86:	0028      	movs	r0, r5
 800bd88:	4318      	orrs	r0, r3
 800bd8a:	6048      	str	r0, [r1, #4]
 800bd8c:	50cb      	str	r3, [r1, r3]
 800bd8e:	2e00      	cmp	r6, #0
 800bd90:	d1d5      	bne.n	800bd3e <_free_r+0x5e>
 800bd92:	2080      	movs	r0, #128	; 0x80
 800bd94:	0080      	lsls	r0, r0, #2
 800bd96:	4283      	cmp	r3, r0
 800bd98:	d213      	bcs.n	800bdc2 <_free_r+0xe2>
 800bd9a:	08d8      	lsrs	r0, r3, #3
 800bd9c:	095b      	lsrs	r3, r3, #5
 800bd9e:	409d      	lsls	r5, r3
 800bda0:	6853      	ldr	r3, [r2, #4]
 800bda2:	431d      	orrs	r5, r3
 800bda4:	00c3      	lsls	r3, r0, #3
 800bda6:	189b      	adds	r3, r3, r2
 800bda8:	6055      	str	r5, [r2, #4]
 800bdaa:	689a      	ldr	r2, [r3, #8]
 800bdac:	60cb      	str	r3, [r1, #12]
 800bdae:	608a      	str	r2, [r1, #8]
 800bdb0:	6099      	str	r1, [r3, #8]
 800bdb2:	60d1      	str	r1, [r2, #12]
 800bdb4:	e7c3      	b.n	800bd3e <_free_r+0x5e>
 800bdb6:	4666      	mov	r6, ip
 800bdb8:	e7d3      	b.n	800bd62 <_free_r+0x82>
 800bdba:	68c0      	ldr	r0, [r0, #12]
 800bdbc:	60e8      	str	r0, [r5, #12]
 800bdbe:	6085      	str	r5, [r0, #8]
 800bdc0:	e7e0      	b.n	800bd84 <_free_r+0xa4>
 800bdc2:	0a5d      	lsrs	r5, r3, #9
 800bdc4:	2d04      	cmp	r5, #4
 800bdc6:	d812      	bhi.n	800bdee <_free_r+0x10e>
 800bdc8:	0998      	lsrs	r0, r3, #6
 800bdca:	3038      	adds	r0, #56	; 0x38
 800bdcc:	00c6      	lsls	r6, r0, #3
 800bdce:	18b6      	adds	r6, r6, r2
 800bdd0:	68b5      	ldr	r5, [r6, #8]
 800bdd2:	2703      	movs	r7, #3
 800bdd4:	42ae      	cmp	r6, r5
 800bdd6:	d125      	bne.n	800be24 <_free_r+0x144>
 800bdd8:	2301      	movs	r3, #1
 800bdda:	1080      	asrs	r0, r0, #2
 800bddc:	4083      	lsls	r3, r0
 800bdde:	6850      	ldr	r0, [r2, #4]
 800bde0:	4303      	orrs	r3, r0
 800bde2:	6053      	str	r3, [r2, #4]
 800bde4:	60ce      	str	r6, [r1, #12]
 800bde6:	608d      	str	r5, [r1, #8]
 800bde8:	60b1      	str	r1, [r6, #8]
 800bdea:	60e9      	str	r1, [r5, #12]
 800bdec:	e7a7      	b.n	800bd3e <_free_r+0x5e>
 800bdee:	2d14      	cmp	r5, #20
 800bdf0:	d802      	bhi.n	800bdf8 <_free_r+0x118>
 800bdf2:	0028      	movs	r0, r5
 800bdf4:	305b      	adds	r0, #91	; 0x5b
 800bdf6:	e7e9      	b.n	800bdcc <_free_r+0xec>
 800bdf8:	2d54      	cmp	r5, #84	; 0x54
 800bdfa:	d802      	bhi.n	800be02 <_free_r+0x122>
 800bdfc:	0b18      	lsrs	r0, r3, #12
 800bdfe:	306e      	adds	r0, #110	; 0x6e
 800be00:	e7e4      	b.n	800bdcc <_free_r+0xec>
 800be02:	20aa      	movs	r0, #170	; 0xaa
 800be04:	0040      	lsls	r0, r0, #1
 800be06:	4285      	cmp	r5, r0
 800be08:	d802      	bhi.n	800be10 <_free_r+0x130>
 800be0a:	0bd8      	lsrs	r0, r3, #15
 800be0c:	3077      	adds	r0, #119	; 0x77
 800be0e:	e7dd      	b.n	800bdcc <_free_r+0xec>
 800be10:	4e0b      	ldr	r6, [pc, #44]	; (800be40 <_free_r+0x160>)
 800be12:	207e      	movs	r0, #126	; 0x7e
 800be14:	42b5      	cmp	r5, r6
 800be16:	d8d9      	bhi.n	800bdcc <_free_r+0xec>
 800be18:	0c98      	lsrs	r0, r3, #18
 800be1a:	307c      	adds	r0, #124	; 0x7c
 800be1c:	e7d6      	b.n	800bdcc <_free_r+0xec>
 800be1e:	68ad      	ldr	r5, [r5, #8]
 800be20:	42ae      	cmp	r6, r5
 800be22:	d003      	beq.n	800be2c <_free_r+0x14c>
 800be24:	686a      	ldr	r2, [r5, #4]
 800be26:	43ba      	bics	r2, r7
 800be28:	429a      	cmp	r2, r3
 800be2a:	d8f8      	bhi.n	800be1e <_free_r+0x13e>
 800be2c:	68ee      	ldr	r6, [r5, #12]
 800be2e:	e7d9      	b.n	800bde4 <_free_r+0x104>
 800be30:	20000028 	.word	0x20000028
 800be34:	20000434 	.word	0x20000434
 800be38:	20000c34 	.word	0x20000c34
 800be3c:	20000030 	.word	0x20000030
 800be40:	00000554 	.word	0x00000554

0800be44 <rshift>:
 800be44:	0002      	movs	r2, r0
 800be46:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be48:	6904      	ldr	r4, [r0, #16]
 800be4a:	114b      	asrs	r3, r1, #5
 800be4c:	b085      	sub	sp, #20
 800be4e:	3214      	adds	r2, #20
 800be50:	9302      	str	r3, [sp, #8]
 800be52:	114d      	asrs	r5, r1, #5
 800be54:	0013      	movs	r3, r2
 800be56:	42ac      	cmp	r4, r5
 800be58:	dd32      	ble.n	800bec0 <rshift+0x7c>
 800be5a:	261f      	movs	r6, #31
 800be5c:	000f      	movs	r7, r1
 800be5e:	114b      	asrs	r3, r1, #5
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	00a5      	lsls	r5, r4, #2
 800be64:	18d3      	adds	r3, r2, r3
 800be66:	4037      	ands	r7, r6
 800be68:	1955      	adds	r5, r2, r5
 800be6a:	9300      	str	r3, [sp, #0]
 800be6c:	9701      	str	r7, [sp, #4]
 800be6e:	4231      	tst	r1, r6
 800be70:	d10d      	bne.n	800be8e <rshift+0x4a>
 800be72:	0016      	movs	r6, r2
 800be74:	0019      	movs	r1, r3
 800be76:	428d      	cmp	r5, r1
 800be78:	d836      	bhi.n	800bee8 <rshift+0xa4>
 800be7a:	9900      	ldr	r1, [sp, #0]
 800be7c:	2300      	movs	r3, #0
 800be7e:	3903      	subs	r1, #3
 800be80:	428d      	cmp	r5, r1
 800be82:	d302      	bcc.n	800be8a <rshift+0x46>
 800be84:	9b02      	ldr	r3, [sp, #8]
 800be86:	1ae4      	subs	r4, r4, r3
 800be88:	00a3      	lsls	r3, r4, #2
 800be8a:	18d3      	adds	r3, r2, r3
 800be8c:	e018      	b.n	800bec0 <rshift+0x7c>
 800be8e:	2120      	movs	r1, #32
 800be90:	9e01      	ldr	r6, [sp, #4]
 800be92:	9f01      	ldr	r7, [sp, #4]
 800be94:	1b89      	subs	r1, r1, r6
 800be96:	9e00      	ldr	r6, [sp, #0]
 800be98:	9103      	str	r1, [sp, #12]
 800be9a:	ce02      	ldmia	r6!, {r1}
 800be9c:	4694      	mov	ip, r2
 800be9e:	40f9      	lsrs	r1, r7
 800bea0:	42b5      	cmp	r5, r6
 800bea2:	d816      	bhi.n	800bed2 <rshift+0x8e>
 800bea4:	9e00      	ldr	r6, [sp, #0]
 800bea6:	2300      	movs	r3, #0
 800bea8:	3601      	adds	r6, #1
 800beaa:	42b5      	cmp	r5, r6
 800beac:	d303      	bcc.n	800beb6 <rshift+0x72>
 800beae:	9b02      	ldr	r3, [sp, #8]
 800beb0:	1ae3      	subs	r3, r4, r3
 800beb2:	009b      	lsls	r3, r3, #2
 800beb4:	3b04      	subs	r3, #4
 800beb6:	18d3      	adds	r3, r2, r3
 800beb8:	6019      	str	r1, [r3, #0]
 800beba:	2900      	cmp	r1, #0
 800bebc:	d000      	beq.n	800bec0 <rshift+0x7c>
 800bebe:	3304      	adds	r3, #4
 800bec0:	1a99      	subs	r1, r3, r2
 800bec2:	1089      	asrs	r1, r1, #2
 800bec4:	6101      	str	r1, [r0, #16]
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d101      	bne.n	800bece <rshift+0x8a>
 800beca:	2300      	movs	r3, #0
 800becc:	6143      	str	r3, [r0, #20]
 800bece:	b005      	add	sp, #20
 800bed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bed2:	6837      	ldr	r7, [r6, #0]
 800bed4:	9b03      	ldr	r3, [sp, #12]
 800bed6:	409f      	lsls	r7, r3
 800bed8:	430f      	orrs	r7, r1
 800beda:	4661      	mov	r1, ip
 800bedc:	c180      	stmia	r1!, {r7}
 800bede:	468c      	mov	ip, r1
 800bee0:	9b01      	ldr	r3, [sp, #4]
 800bee2:	ce02      	ldmia	r6!, {r1}
 800bee4:	40d9      	lsrs	r1, r3
 800bee6:	e7db      	b.n	800bea0 <rshift+0x5c>
 800bee8:	c980      	ldmia	r1!, {r7}
 800beea:	c680      	stmia	r6!, {r7}
 800beec:	e7c3      	b.n	800be76 <rshift+0x32>

0800beee <__hexdig_fun>:
 800beee:	0002      	movs	r2, r0
 800bef0:	3a30      	subs	r2, #48	; 0x30
 800bef2:	0003      	movs	r3, r0
 800bef4:	2a09      	cmp	r2, #9
 800bef6:	d802      	bhi.n	800befe <__hexdig_fun+0x10>
 800bef8:	3b20      	subs	r3, #32
 800befa:	b2d8      	uxtb	r0, r3
 800befc:	4770      	bx	lr
 800befe:	0002      	movs	r2, r0
 800bf00:	3a61      	subs	r2, #97	; 0x61
 800bf02:	2a05      	cmp	r2, #5
 800bf04:	d801      	bhi.n	800bf0a <__hexdig_fun+0x1c>
 800bf06:	3b47      	subs	r3, #71	; 0x47
 800bf08:	e7f7      	b.n	800befa <__hexdig_fun+0xc>
 800bf0a:	001a      	movs	r2, r3
 800bf0c:	3a41      	subs	r2, #65	; 0x41
 800bf0e:	2000      	movs	r0, #0
 800bf10:	2a05      	cmp	r2, #5
 800bf12:	d8f3      	bhi.n	800befc <__hexdig_fun+0xe>
 800bf14:	3b27      	subs	r3, #39	; 0x27
 800bf16:	e7f0      	b.n	800befa <__hexdig_fun+0xc>

0800bf18 <__gethex>:
 800bf18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf1a:	b089      	sub	sp, #36	; 0x24
 800bf1c:	9307      	str	r3, [sp, #28]
 800bf1e:	2302      	movs	r3, #2
 800bf20:	9201      	str	r2, [sp, #4]
 800bf22:	680a      	ldr	r2, [r1, #0]
 800bf24:	425b      	negs	r3, r3
 800bf26:	9003      	str	r0, [sp, #12]
 800bf28:	9106      	str	r1, [sp, #24]
 800bf2a:	1c96      	adds	r6, r2, #2
 800bf2c:	1a9b      	subs	r3, r3, r2
 800bf2e:	199a      	adds	r2, r3, r6
 800bf30:	9600      	str	r6, [sp, #0]
 800bf32:	9205      	str	r2, [sp, #20]
 800bf34:	9a00      	ldr	r2, [sp, #0]
 800bf36:	3601      	adds	r6, #1
 800bf38:	7810      	ldrb	r0, [r2, #0]
 800bf3a:	2830      	cmp	r0, #48	; 0x30
 800bf3c:	d0f7      	beq.n	800bf2e <__gethex+0x16>
 800bf3e:	f7ff ffd6 	bl	800beee <__hexdig_fun>
 800bf42:	2300      	movs	r3, #0
 800bf44:	001d      	movs	r5, r3
 800bf46:	9302      	str	r3, [sp, #8]
 800bf48:	4298      	cmp	r0, r3
 800bf4a:	d11d      	bne.n	800bf88 <__gethex+0x70>
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	49a6      	ldr	r1, [pc, #664]	; (800c1e8 <__gethex+0x2d0>)
 800bf50:	9800      	ldr	r0, [sp, #0]
 800bf52:	f7ff fd6d 	bl	800ba30 <strncmp>
 800bf56:	0007      	movs	r7, r0
 800bf58:	42a8      	cmp	r0, r5
 800bf5a:	d169      	bne.n	800c030 <__gethex+0x118>
 800bf5c:	9b00      	ldr	r3, [sp, #0]
 800bf5e:	0034      	movs	r4, r6
 800bf60:	7858      	ldrb	r0, [r3, #1]
 800bf62:	f7ff ffc4 	bl	800beee <__hexdig_fun>
 800bf66:	2301      	movs	r3, #1
 800bf68:	9302      	str	r3, [sp, #8]
 800bf6a:	42a8      	cmp	r0, r5
 800bf6c:	d02f      	beq.n	800bfce <__gethex+0xb6>
 800bf6e:	9600      	str	r6, [sp, #0]
 800bf70:	9b00      	ldr	r3, [sp, #0]
 800bf72:	7818      	ldrb	r0, [r3, #0]
 800bf74:	2830      	cmp	r0, #48	; 0x30
 800bf76:	d009      	beq.n	800bf8c <__gethex+0x74>
 800bf78:	f7ff ffb9 	bl	800beee <__hexdig_fun>
 800bf7c:	4242      	negs	r2, r0
 800bf7e:	4142      	adcs	r2, r0
 800bf80:	2301      	movs	r3, #1
 800bf82:	0035      	movs	r5, r6
 800bf84:	9202      	str	r2, [sp, #8]
 800bf86:	9305      	str	r3, [sp, #20]
 800bf88:	9c00      	ldr	r4, [sp, #0]
 800bf8a:	e004      	b.n	800bf96 <__gethex+0x7e>
 800bf8c:	9b00      	ldr	r3, [sp, #0]
 800bf8e:	3301      	adds	r3, #1
 800bf90:	9300      	str	r3, [sp, #0]
 800bf92:	e7ed      	b.n	800bf70 <__gethex+0x58>
 800bf94:	3401      	adds	r4, #1
 800bf96:	7820      	ldrb	r0, [r4, #0]
 800bf98:	f7ff ffa9 	bl	800beee <__hexdig_fun>
 800bf9c:	1e07      	subs	r7, r0, #0
 800bf9e:	d1f9      	bne.n	800bf94 <__gethex+0x7c>
 800bfa0:	2201      	movs	r2, #1
 800bfa2:	0020      	movs	r0, r4
 800bfa4:	4990      	ldr	r1, [pc, #576]	; (800c1e8 <__gethex+0x2d0>)
 800bfa6:	f7ff fd43 	bl	800ba30 <strncmp>
 800bfaa:	2800      	cmp	r0, #0
 800bfac:	d10d      	bne.n	800bfca <__gethex+0xb2>
 800bfae:	2d00      	cmp	r5, #0
 800bfb0:	d106      	bne.n	800bfc0 <__gethex+0xa8>
 800bfb2:	3401      	adds	r4, #1
 800bfb4:	0025      	movs	r5, r4
 800bfb6:	7820      	ldrb	r0, [r4, #0]
 800bfb8:	f7ff ff99 	bl	800beee <__hexdig_fun>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	d102      	bne.n	800bfc6 <__gethex+0xae>
 800bfc0:	1b2d      	subs	r5, r5, r4
 800bfc2:	00af      	lsls	r7, r5, #2
 800bfc4:	e003      	b.n	800bfce <__gethex+0xb6>
 800bfc6:	3401      	adds	r4, #1
 800bfc8:	e7f5      	b.n	800bfb6 <__gethex+0x9e>
 800bfca:	2d00      	cmp	r5, #0
 800bfcc:	d1f8      	bne.n	800bfc0 <__gethex+0xa8>
 800bfce:	2220      	movs	r2, #32
 800bfd0:	7823      	ldrb	r3, [r4, #0]
 800bfd2:	0026      	movs	r6, r4
 800bfd4:	4393      	bics	r3, r2
 800bfd6:	2b50      	cmp	r3, #80	; 0x50
 800bfd8:	d11d      	bne.n	800c016 <__gethex+0xfe>
 800bfda:	7863      	ldrb	r3, [r4, #1]
 800bfdc:	2b2b      	cmp	r3, #43	; 0x2b
 800bfde:	d02c      	beq.n	800c03a <__gethex+0x122>
 800bfe0:	2b2d      	cmp	r3, #45	; 0x2d
 800bfe2:	d02e      	beq.n	800c042 <__gethex+0x12a>
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	1c66      	adds	r6, r4, #1
 800bfe8:	9304      	str	r3, [sp, #16]
 800bfea:	7830      	ldrb	r0, [r6, #0]
 800bfec:	f7ff ff7f 	bl	800beee <__hexdig_fun>
 800bff0:	1e43      	subs	r3, r0, #1
 800bff2:	b2db      	uxtb	r3, r3
 800bff4:	2b18      	cmp	r3, #24
 800bff6:	d82b      	bhi.n	800c050 <__gethex+0x138>
 800bff8:	3810      	subs	r0, #16
 800bffa:	0005      	movs	r5, r0
 800bffc:	7870      	ldrb	r0, [r6, #1]
 800bffe:	f7ff ff76 	bl	800beee <__hexdig_fun>
 800c002:	1e43      	subs	r3, r0, #1
 800c004:	b2db      	uxtb	r3, r3
 800c006:	3601      	adds	r6, #1
 800c008:	2b18      	cmp	r3, #24
 800c00a:	d91c      	bls.n	800c046 <__gethex+0x12e>
 800c00c:	9b04      	ldr	r3, [sp, #16]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d000      	beq.n	800c014 <__gethex+0xfc>
 800c012:	426d      	negs	r5, r5
 800c014:	197f      	adds	r7, r7, r5
 800c016:	9b06      	ldr	r3, [sp, #24]
 800c018:	601e      	str	r6, [r3, #0]
 800c01a:	9b02      	ldr	r3, [sp, #8]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d019      	beq.n	800c054 <__gethex+0x13c>
 800c020:	2600      	movs	r6, #0
 800c022:	9b05      	ldr	r3, [sp, #20]
 800c024:	42b3      	cmp	r3, r6
 800c026:	d100      	bne.n	800c02a <__gethex+0x112>
 800c028:	3606      	adds	r6, #6
 800c02a:	0030      	movs	r0, r6
 800c02c:	b009      	add	sp, #36	; 0x24
 800c02e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c030:	2301      	movs	r3, #1
 800c032:	2700      	movs	r7, #0
 800c034:	9c00      	ldr	r4, [sp, #0]
 800c036:	9302      	str	r3, [sp, #8]
 800c038:	e7c9      	b.n	800bfce <__gethex+0xb6>
 800c03a:	2300      	movs	r3, #0
 800c03c:	9304      	str	r3, [sp, #16]
 800c03e:	1ca6      	adds	r6, r4, #2
 800c040:	e7d3      	b.n	800bfea <__gethex+0xd2>
 800c042:	2301      	movs	r3, #1
 800c044:	e7fa      	b.n	800c03c <__gethex+0x124>
 800c046:	230a      	movs	r3, #10
 800c048:	435d      	muls	r5, r3
 800c04a:	182d      	adds	r5, r5, r0
 800c04c:	3d10      	subs	r5, #16
 800c04e:	e7d5      	b.n	800bffc <__gethex+0xe4>
 800c050:	0026      	movs	r6, r4
 800c052:	e7e0      	b.n	800c016 <__gethex+0xfe>
 800c054:	9b00      	ldr	r3, [sp, #0]
 800c056:	9902      	ldr	r1, [sp, #8]
 800c058:	1ae3      	subs	r3, r4, r3
 800c05a:	3b01      	subs	r3, #1
 800c05c:	2b07      	cmp	r3, #7
 800c05e:	dc0a      	bgt.n	800c076 <__gethex+0x15e>
 800c060:	9803      	ldr	r0, [sp, #12]
 800c062:	f000 fa5d 	bl	800c520 <_Balloc>
 800c066:	1e05      	subs	r5, r0, #0
 800c068:	d108      	bne.n	800c07c <__gethex+0x164>
 800c06a:	002a      	movs	r2, r5
 800c06c:	21e4      	movs	r1, #228	; 0xe4
 800c06e:	4b5f      	ldr	r3, [pc, #380]	; (800c1ec <__gethex+0x2d4>)
 800c070:	485f      	ldr	r0, [pc, #380]	; (800c1f0 <__gethex+0x2d8>)
 800c072:	f003 fd19 	bl	800faa8 <__assert_func>
 800c076:	3101      	adds	r1, #1
 800c078:	105b      	asrs	r3, r3, #1
 800c07a:	e7ef      	b.n	800c05c <__gethex+0x144>
 800c07c:	0003      	movs	r3, r0
 800c07e:	3314      	adds	r3, #20
 800c080:	9302      	str	r3, [sp, #8]
 800c082:	9305      	str	r3, [sp, #20]
 800c084:	2300      	movs	r3, #0
 800c086:	001e      	movs	r6, r3
 800c088:	9304      	str	r3, [sp, #16]
 800c08a:	9b00      	ldr	r3, [sp, #0]
 800c08c:	42a3      	cmp	r3, r4
 800c08e:	d33f      	bcc.n	800c110 <__gethex+0x1f8>
 800c090:	9c05      	ldr	r4, [sp, #20]
 800c092:	9b02      	ldr	r3, [sp, #8]
 800c094:	c440      	stmia	r4!, {r6}
 800c096:	1ae4      	subs	r4, r4, r3
 800c098:	10a4      	asrs	r4, r4, #2
 800c09a:	0030      	movs	r0, r6
 800c09c:	612c      	str	r4, [r5, #16]
 800c09e:	f000 fb01 	bl	800c6a4 <__hi0bits>
 800c0a2:	9b01      	ldr	r3, [sp, #4]
 800c0a4:	0164      	lsls	r4, r4, #5
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	1a26      	subs	r6, r4, r0
 800c0aa:	9300      	str	r3, [sp, #0]
 800c0ac:	429e      	cmp	r6, r3
 800c0ae:	dd51      	ble.n	800c154 <__gethex+0x23c>
 800c0b0:	1af6      	subs	r6, r6, r3
 800c0b2:	0031      	movs	r1, r6
 800c0b4:	0028      	movs	r0, r5
 800c0b6:	f000 fe7b 	bl	800cdb0 <__any_on>
 800c0ba:	1e04      	subs	r4, r0, #0
 800c0bc:	d016      	beq.n	800c0ec <__gethex+0x1d4>
 800c0be:	2401      	movs	r4, #1
 800c0c0:	231f      	movs	r3, #31
 800c0c2:	0020      	movs	r0, r4
 800c0c4:	1e72      	subs	r2, r6, #1
 800c0c6:	4013      	ands	r3, r2
 800c0c8:	4098      	lsls	r0, r3
 800c0ca:	0003      	movs	r3, r0
 800c0cc:	1151      	asrs	r1, r2, #5
 800c0ce:	9802      	ldr	r0, [sp, #8]
 800c0d0:	0089      	lsls	r1, r1, #2
 800c0d2:	5809      	ldr	r1, [r1, r0]
 800c0d4:	4219      	tst	r1, r3
 800c0d6:	d009      	beq.n	800c0ec <__gethex+0x1d4>
 800c0d8:	42a2      	cmp	r2, r4
 800c0da:	dd06      	ble.n	800c0ea <__gethex+0x1d2>
 800c0dc:	0028      	movs	r0, r5
 800c0de:	1eb1      	subs	r1, r6, #2
 800c0e0:	f000 fe66 	bl	800cdb0 <__any_on>
 800c0e4:	3402      	adds	r4, #2
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	d100      	bne.n	800c0ec <__gethex+0x1d4>
 800c0ea:	2402      	movs	r4, #2
 800c0ec:	0031      	movs	r1, r6
 800c0ee:	0028      	movs	r0, r5
 800c0f0:	f7ff fea8 	bl	800be44 <rshift>
 800c0f4:	19bf      	adds	r7, r7, r6
 800c0f6:	9b01      	ldr	r3, [sp, #4]
 800c0f8:	689b      	ldr	r3, [r3, #8]
 800c0fa:	42bb      	cmp	r3, r7
 800c0fc:	da3a      	bge.n	800c174 <__gethex+0x25c>
 800c0fe:	0029      	movs	r1, r5
 800c100:	9803      	ldr	r0, [sp, #12]
 800c102:	f000 fa35 	bl	800c570 <_Bfree>
 800c106:	2300      	movs	r3, #0
 800c108:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c10a:	26a3      	movs	r6, #163	; 0xa3
 800c10c:	6013      	str	r3, [r2, #0]
 800c10e:	e78c      	b.n	800c02a <__gethex+0x112>
 800c110:	3c01      	subs	r4, #1
 800c112:	7823      	ldrb	r3, [r4, #0]
 800c114:	2b2e      	cmp	r3, #46	; 0x2e
 800c116:	d012      	beq.n	800c13e <__gethex+0x226>
 800c118:	9b04      	ldr	r3, [sp, #16]
 800c11a:	2b20      	cmp	r3, #32
 800c11c:	d104      	bne.n	800c128 <__gethex+0x210>
 800c11e:	9b05      	ldr	r3, [sp, #20]
 800c120:	c340      	stmia	r3!, {r6}
 800c122:	2600      	movs	r6, #0
 800c124:	9305      	str	r3, [sp, #20]
 800c126:	9604      	str	r6, [sp, #16]
 800c128:	7820      	ldrb	r0, [r4, #0]
 800c12a:	f7ff fee0 	bl	800beee <__hexdig_fun>
 800c12e:	230f      	movs	r3, #15
 800c130:	4018      	ands	r0, r3
 800c132:	9b04      	ldr	r3, [sp, #16]
 800c134:	4098      	lsls	r0, r3
 800c136:	3304      	adds	r3, #4
 800c138:	4306      	orrs	r6, r0
 800c13a:	9304      	str	r3, [sp, #16]
 800c13c:	e7a5      	b.n	800c08a <__gethex+0x172>
 800c13e:	9b00      	ldr	r3, [sp, #0]
 800c140:	42a3      	cmp	r3, r4
 800c142:	d8e9      	bhi.n	800c118 <__gethex+0x200>
 800c144:	2201      	movs	r2, #1
 800c146:	0020      	movs	r0, r4
 800c148:	4927      	ldr	r1, [pc, #156]	; (800c1e8 <__gethex+0x2d0>)
 800c14a:	f7ff fc71 	bl	800ba30 <strncmp>
 800c14e:	2800      	cmp	r0, #0
 800c150:	d1e2      	bne.n	800c118 <__gethex+0x200>
 800c152:	e79a      	b.n	800c08a <__gethex+0x172>
 800c154:	9b00      	ldr	r3, [sp, #0]
 800c156:	2400      	movs	r4, #0
 800c158:	429e      	cmp	r6, r3
 800c15a:	dacc      	bge.n	800c0f6 <__gethex+0x1de>
 800c15c:	1b9e      	subs	r6, r3, r6
 800c15e:	0029      	movs	r1, r5
 800c160:	0032      	movs	r2, r6
 800c162:	9803      	ldr	r0, [sp, #12]
 800c164:	f000 fbf0 	bl	800c948 <__lshift>
 800c168:	0003      	movs	r3, r0
 800c16a:	3314      	adds	r3, #20
 800c16c:	0005      	movs	r5, r0
 800c16e:	1bbf      	subs	r7, r7, r6
 800c170:	9302      	str	r3, [sp, #8]
 800c172:	e7c0      	b.n	800c0f6 <__gethex+0x1de>
 800c174:	9b01      	ldr	r3, [sp, #4]
 800c176:	685e      	ldr	r6, [r3, #4]
 800c178:	42be      	cmp	r6, r7
 800c17a:	dd70      	ble.n	800c25e <__gethex+0x346>
 800c17c:	9b00      	ldr	r3, [sp, #0]
 800c17e:	1bf6      	subs	r6, r6, r7
 800c180:	42b3      	cmp	r3, r6
 800c182:	dc37      	bgt.n	800c1f4 <__gethex+0x2dc>
 800c184:	9b01      	ldr	r3, [sp, #4]
 800c186:	68db      	ldr	r3, [r3, #12]
 800c188:	2b02      	cmp	r3, #2
 800c18a:	d024      	beq.n	800c1d6 <__gethex+0x2be>
 800c18c:	2b03      	cmp	r3, #3
 800c18e:	d026      	beq.n	800c1de <__gethex+0x2c6>
 800c190:	2b01      	cmp	r3, #1
 800c192:	d117      	bne.n	800c1c4 <__gethex+0x2ac>
 800c194:	9b00      	ldr	r3, [sp, #0]
 800c196:	42b3      	cmp	r3, r6
 800c198:	d114      	bne.n	800c1c4 <__gethex+0x2ac>
 800c19a:	2b01      	cmp	r3, #1
 800c19c:	d10b      	bne.n	800c1b6 <__gethex+0x29e>
 800c19e:	9b01      	ldr	r3, [sp, #4]
 800c1a0:	9a07      	ldr	r2, [sp, #28]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	2662      	movs	r6, #98	; 0x62
 800c1a6:	6013      	str	r3, [r2, #0]
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	9a02      	ldr	r2, [sp, #8]
 800c1ac:	612b      	str	r3, [r5, #16]
 800c1ae:	6013      	str	r3, [r2, #0]
 800c1b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1b2:	601d      	str	r5, [r3, #0]
 800c1b4:	e739      	b.n	800c02a <__gethex+0x112>
 800c1b6:	9900      	ldr	r1, [sp, #0]
 800c1b8:	0028      	movs	r0, r5
 800c1ba:	3901      	subs	r1, #1
 800c1bc:	f000 fdf8 	bl	800cdb0 <__any_on>
 800c1c0:	2800      	cmp	r0, #0
 800c1c2:	d1ec      	bne.n	800c19e <__gethex+0x286>
 800c1c4:	0029      	movs	r1, r5
 800c1c6:	9803      	ldr	r0, [sp, #12]
 800c1c8:	f000 f9d2 	bl	800c570 <_Bfree>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1d0:	2650      	movs	r6, #80	; 0x50
 800c1d2:	6013      	str	r3, [r2, #0]
 800c1d4:	e729      	b.n	800c02a <__gethex+0x112>
 800c1d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d1f3      	bne.n	800c1c4 <__gethex+0x2ac>
 800c1dc:	e7df      	b.n	800c19e <__gethex+0x286>
 800c1de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d1dc      	bne.n	800c19e <__gethex+0x286>
 800c1e4:	e7ee      	b.n	800c1c4 <__gethex+0x2ac>
 800c1e6:	46c0      	nop			; (mov r8, r8)
 800c1e8:	08014188 	.word	0x08014188
 800c1ec:	080142e9 	.word	0x080142e9
 800c1f0:	080142fa 	.word	0x080142fa
 800c1f4:	1e77      	subs	r7, r6, #1
 800c1f6:	2c00      	cmp	r4, #0
 800c1f8:	d12f      	bne.n	800c25a <__gethex+0x342>
 800c1fa:	2f00      	cmp	r7, #0
 800c1fc:	d004      	beq.n	800c208 <__gethex+0x2f0>
 800c1fe:	0039      	movs	r1, r7
 800c200:	0028      	movs	r0, r5
 800c202:	f000 fdd5 	bl	800cdb0 <__any_on>
 800c206:	0004      	movs	r4, r0
 800c208:	231f      	movs	r3, #31
 800c20a:	117a      	asrs	r2, r7, #5
 800c20c:	401f      	ands	r7, r3
 800c20e:	3b1e      	subs	r3, #30
 800c210:	40bb      	lsls	r3, r7
 800c212:	9902      	ldr	r1, [sp, #8]
 800c214:	0092      	lsls	r2, r2, #2
 800c216:	5852      	ldr	r2, [r2, r1]
 800c218:	421a      	tst	r2, r3
 800c21a:	d001      	beq.n	800c220 <__gethex+0x308>
 800c21c:	2302      	movs	r3, #2
 800c21e:	431c      	orrs	r4, r3
 800c220:	9b00      	ldr	r3, [sp, #0]
 800c222:	0031      	movs	r1, r6
 800c224:	1b9b      	subs	r3, r3, r6
 800c226:	2602      	movs	r6, #2
 800c228:	0028      	movs	r0, r5
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	f7ff fe0a 	bl	800be44 <rshift>
 800c230:	9b01      	ldr	r3, [sp, #4]
 800c232:	685f      	ldr	r7, [r3, #4]
 800c234:	2c00      	cmp	r4, #0
 800c236:	d041      	beq.n	800c2bc <__gethex+0x3a4>
 800c238:	9b01      	ldr	r3, [sp, #4]
 800c23a:	68db      	ldr	r3, [r3, #12]
 800c23c:	2b02      	cmp	r3, #2
 800c23e:	d010      	beq.n	800c262 <__gethex+0x34a>
 800c240:	2b03      	cmp	r3, #3
 800c242:	d012      	beq.n	800c26a <__gethex+0x352>
 800c244:	2b01      	cmp	r3, #1
 800c246:	d106      	bne.n	800c256 <__gethex+0x33e>
 800c248:	07a2      	lsls	r2, r4, #30
 800c24a:	d504      	bpl.n	800c256 <__gethex+0x33e>
 800c24c:	9a02      	ldr	r2, [sp, #8]
 800c24e:	6812      	ldr	r2, [r2, #0]
 800c250:	4314      	orrs	r4, r2
 800c252:	421c      	tst	r4, r3
 800c254:	d10c      	bne.n	800c270 <__gethex+0x358>
 800c256:	2310      	movs	r3, #16
 800c258:	e02f      	b.n	800c2ba <__gethex+0x3a2>
 800c25a:	2401      	movs	r4, #1
 800c25c:	e7d4      	b.n	800c208 <__gethex+0x2f0>
 800c25e:	2601      	movs	r6, #1
 800c260:	e7e8      	b.n	800c234 <__gethex+0x31c>
 800c262:	2301      	movs	r3, #1
 800c264:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c266:	1a9b      	subs	r3, r3, r2
 800c268:	930f      	str	r3, [sp, #60]	; 0x3c
 800c26a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d0f2      	beq.n	800c256 <__gethex+0x33e>
 800c270:	692b      	ldr	r3, [r5, #16]
 800c272:	2000      	movs	r0, #0
 800c274:	9302      	str	r3, [sp, #8]
 800c276:	009b      	lsls	r3, r3, #2
 800c278:	9304      	str	r3, [sp, #16]
 800c27a:	002b      	movs	r3, r5
 800c27c:	9a04      	ldr	r2, [sp, #16]
 800c27e:	3314      	adds	r3, #20
 800c280:	1899      	adds	r1, r3, r2
 800c282:	681a      	ldr	r2, [r3, #0]
 800c284:	1c54      	adds	r4, r2, #1
 800c286:	d01e      	beq.n	800c2c6 <__gethex+0x3ae>
 800c288:	3201      	adds	r2, #1
 800c28a:	601a      	str	r2, [r3, #0]
 800c28c:	002b      	movs	r3, r5
 800c28e:	3314      	adds	r3, #20
 800c290:	2e02      	cmp	r6, #2
 800c292:	d141      	bne.n	800c318 <__gethex+0x400>
 800c294:	9a01      	ldr	r2, [sp, #4]
 800c296:	9900      	ldr	r1, [sp, #0]
 800c298:	6812      	ldr	r2, [r2, #0]
 800c29a:	3a01      	subs	r2, #1
 800c29c:	428a      	cmp	r2, r1
 800c29e:	d10b      	bne.n	800c2b8 <__gethex+0x3a0>
 800c2a0:	221f      	movs	r2, #31
 800c2a2:	9800      	ldr	r0, [sp, #0]
 800c2a4:	1149      	asrs	r1, r1, #5
 800c2a6:	4002      	ands	r2, r0
 800c2a8:	2001      	movs	r0, #1
 800c2aa:	0004      	movs	r4, r0
 800c2ac:	4094      	lsls	r4, r2
 800c2ae:	0089      	lsls	r1, r1, #2
 800c2b0:	58cb      	ldr	r3, [r1, r3]
 800c2b2:	4223      	tst	r3, r4
 800c2b4:	d000      	beq.n	800c2b8 <__gethex+0x3a0>
 800c2b6:	2601      	movs	r6, #1
 800c2b8:	2320      	movs	r3, #32
 800c2ba:	431e      	orrs	r6, r3
 800c2bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c2be:	601d      	str	r5, [r3, #0]
 800c2c0:	9b07      	ldr	r3, [sp, #28]
 800c2c2:	601f      	str	r7, [r3, #0]
 800c2c4:	e6b1      	b.n	800c02a <__gethex+0x112>
 800c2c6:	c301      	stmia	r3!, {r0}
 800c2c8:	4299      	cmp	r1, r3
 800c2ca:	d8da      	bhi.n	800c282 <__gethex+0x36a>
 800c2cc:	68ab      	ldr	r3, [r5, #8]
 800c2ce:	9a02      	ldr	r2, [sp, #8]
 800c2d0:	429a      	cmp	r2, r3
 800c2d2:	db18      	blt.n	800c306 <__gethex+0x3ee>
 800c2d4:	6869      	ldr	r1, [r5, #4]
 800c2d6:	9803      	ldr	r0, [sp, #12]
 800c2d8:	3101      	adds	r1, #1
 800c2da:	f000 f921 	bl	800c520 <_Balloc>
 800c2de:	1e04      	subs	r4, r0, #0
 800c2e0:	d104      	bne.n	800c2ec <__gethex+0x3d4>
 800c2e2:	0022      	movs	r2, r4
 800c2e4:	2184      	movs	r1, #132	; 0x84
 800c2e6:	4b1c      	ldr	r3, [pc, #112]	; (800c358 <__gethex+0x440>)
 800c2e8:	481c      	ldr	r0, [pc, #112]	; (800c35c <__gethex+0x444>)
 800c2ea:	e6c2      	b.n	800c072 <__gethex+0x15a>
 800c2ec:	0029      	movs	r1, r5
 800c2ee:	692a      	ldr	r2, [r5, #16]
 800c2f0:	310c      	adds	r1, #12
 800c2f2:	3202      	adds	r2, #2
 800c2f4:	0092      	lsls	r2, r2, #2
 800c2f6:	300c      	adds	r0, #12
 800c2f8:	f7ff fc77 	bl	800bbea <memcpy>
 800c2fc:	0029      	movs	r1, r5
 800c2fe:	9803      	ldr	r0, [sp, #12]
 800c300:	f000 f936 	bl	800c570 <_Bfree>
 800c304:	0025      	movs	r5, r4
 800c306:	692b      	ldr	r3, [r5, #16]
 800c308:	1c5a      	adds	r2, r3, #1
 800c30a:	612a      	str	r2, [r5, #16]
 800c30c:	2201      	movs	r2, #1
 800c30e:	3304      	adds	r3, #4
 800c310:	009b      	lsls	r3, r3, #2
 800c312:	18eb      	adds	r3, r5, r3
 800c314:	605a      	str	r2, [r3, #4]
 800c316:	e7b9      	b.n	800c28c <__gethex+0x374>
 800c318:	692a      	ldr	r2, [r5, #16]
 800c31a:	9902      	ldr	r1, [sp, #8]
 800c31c:	428a      	cmp	r2, r1
 800c31e:	dd09      	ble.n	800c334 <__gethex+0x41c>
 800c320:	2101      	movs	r1, #1
 800c322:	0028      	movs	r0, r5
 800c324:	f7ff fd8e 	bl	800be44 <rshift>
 800c328:	9b01      	ldr	r3, [sp, #4]
 800c32a:	3701      	adds	r7, #1
 800c32c:	689b      	ldr	r3, [r3, #8]
 800c32e:	42bb      	cmp	r3, r7
 800c330:	dac1      	bge.n	800c2b6 <__gethex+0x39e>
 800c332:	e6e4      	b.n	800c0fe <__gethex+0x1e6>
 800c334:	221f      	movs	r2, #31
 800c336:	9c00      	ldr	r4, [sp, #0]
 800c338:	9900      	ldr	r1, [sp, #0]
 800c33a:	2601      	movs	r6, #1
 800c33c:	4014      	ands	r4, r2
 800c33e:	4211      	tst	r1, r2
 800c340:	d0ba      	beq.n	800c2b8 <__gethex+0x3a0>
 800c342:	9a04      	ldr	r2, [sp, #16]
 800c344:	189b      	adds	r3, r3, r2
 800c346:	3b04      	subs	r3, #4
 800c348:	6818      	ldr	r0, [r3, #0]
 800c34a:	f000 f9ab 	bl	800c6a4 <__hi0bits>
 800c34e:	2320      	movs	r3, #32
 800c350:	1b1b      	subs	r3, r3, r4
 800c352:	4298      	cmp	r0, r3
 800c354:	dbe4      	blt.n	800c320 <__gethex+0x408>
 800c356:	e7af      	b.n	800c2b8 <__gethex+0x3a0>
 800c358:	080142e9 	.word	0x080142e9
 800c35c:	080142fa 	.word	0x080142fa

0800c360 <L_shift>:
 800c360:	2308      	movs	r3, #8
 800c362:	b570      	push	{r4, r5, r6, lr}
 800c364:	2520      	movs	r5, #32
 800c366:	1a9a      	subs	r2, r3, r2
 800c368:	0092      	lsls	r2, r2, #2
 800c36a:	1aad      	subs	r5, r5, r2
 800c36c:	6843      	ldr	r3, [r0, #4]
 800c36e:	6804      	ldr	r4, [r0, #0]
 800c370:	001e      	movs	r6, r3
 800c372:	40ae      	lsls	r6, r5
 800c374:	40d3      	lsrs	r3, r2
 800c376:	4334      	orrs	r4, r6
 800c378:	6004      	str	r4, [r0, #0]
 800c37a:	6043      	str	r3, [r0, #4]
 800c37c:	3004      	adds	r0, #4
 800c37e:	4288      	cmp	r0, r1
 800c380:	d3f4      	bcc.n	800c36c <L_shift+0xc>
 800c382:	bd70      	pop	{r4, r5, r6, pc}

0800c384 <__match>:
 800c384:	b530      	push	{r4, r5, lr}
 800c386:	6803      	ldr	r3, [r0, #0]
 800c388:	780c      	ldrb	r4, [r1, #0]
 800c38a:	3301      	adds	r3, #1
 800c38c:	2c00      	cmp	r4, #0
 800c38e:	d102      	bne.n	800c396 <__match+0x12>
 800c390:	6003      	str	r3, [r0, #0]
 800c392:	2001      	movs	r0, #1
 800c394:	bd30      	pop	{r4, r5, pc}
 800c396:	781a      	ldrb	r2, [r3, #0]
 800c398:	0015      	movs	r5, r2
 800c39a:	3d41      	subs	r5, #65	; 0x41
 800c39c:	2d19      	cmp	r5, #25
 800c39e:	d800      	bhi.n	800c3a2 <__match+0x1e>
 800c3a0:	3220      	adds	r2, #32
 800c3a2:	3101      	adds	r1, #1
 800c3a4:	42a2      	cmp	r2, r4
 800c3a6:	d0ef      	beq.n	800c388 <__match+0x4>
 800c3a8:	2000      	movs	r0, #0
 800c3aa:	e7f3      	b.n	800c394 <__match+0x10>

0800c3ac <__hexnan>:
 800c3ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3ae:	680b      	ldr	r3, [r1, #0]
 800c3b0:	b08b      	sub	sp, #44	; 0x2c
 800c3b2:	9201      	str	r2, [sp, #4]
 800c3b4:	9901      	ldr	r1, [sp, #4]
 800c3b6:	115a      	asrs	r2, r3, #5
 800c3b8:	0092      	lsls	r2, r2, #2
 800c3ba:	188a      	adds	r2, r1, r2
 800c3bc:	9202      	str	r2, [sp, #8]
 800c3be:	0019      	movs	r1, r3
 800c3c0:	221f      	movs	r2, #31
 800c3c2:	4011      	ands	r1, r2
 800c3c4:	9008      	str	r0, [sp, #32]
 800c3c6:	9106      	str	r1, [sp, #24]
 800c3c8:	4213      	tst	r3, r2
 800c3ca:	d002      	beq.n	800c3d2 <__hexnan+0x26>
 800c3cc:	9b02      	ldr	r3, [sp, #8]
 800c3ce:	3304      	adds	r3, #4
 800c3d0:	9302      	str	r3, [sp, #8]
 800c3d2:	9b02      	ldr	r3, [sp, #8]
 800c3d4:	2500      	movs	r5, #0
 800c3d6:	1f1f      	subs	r7, r3, #4
 800c3d8:	003e      	movs	r6, r7
 800c3da:	003c      	movs	r4, r7
 800c3dc:	9b08      	ldr	r3, [sp, #32]
 800c3de:	603d      	str	r5, [r7, #0]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	9507      	str	r5, [sp, #28]
 800c3e4:	9305      	str	r3, [sp, #20]
 800c3e6:	9503      	str	r5, [sp, #12]
 800c3e8:	9b05      	ldr	r3, [sp, #20]
 800c3ea:	3301      	adds	r3, #1
 800c3ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c3ee:	9b05      	ldr	r3, [sp, #20]
 800c3f0:	785b      	ldrb	r3, [r3, #1]
 800c3f2:	9304      	str	r3, [sp, #16]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d028      	beq.n	800c44a <__hexnan+0x9e>
 800c3f8:	9804      	ldr	r0, [sp, #16]
 800c3fa:	f7ff fd78 	bl	800beee <__hexdig_fun>
 800c3fe:	2800      	cmp	r0, #0
 800c400:	d154      	bne.n	800c4ac <__hexnan+0x100>
 800c402:	9b04      	ldr	r3, [sp, #16]
 800c404:	2b20      	cmp	r3, #32
 800c406:	d819      	bhi.n	800c43c <__hexnan+0x90>
 800c408:	9b03      	ldr	r3, [sp, #12]
 800c40a:	9a07      	ldr	r2, [sp, #28]
 800c40c:	4293      	cmp	r3, r2
 800c40e:	dd12      	ble.n	800c436 <__hexnan+0x8a>
 800c410:	42b4      	cmp	r4, r6
 800c412:	d206      	bcs.n	800c422 <__hexnan+0x76>
 800c414:	2d07      	cmp	r5, #7
 800c416:	dc04      	bgt.n	800c422 <__hexnan+0x76>
 800c418:	002a      	movs	r2, r5
 800c41a:	0031      	movs	r1, r6
 800c41c:	0020      	movs	r0, r4
 800c41e:	f7ff ff9f 	bl	800c360 <L_shift>
 800c422:	9b01      	ldr	r3, [sp, #4]
 800c424:	2508      	movs	r5, #8
 800c426:	429c      	cmp	r4, r3
 800c428:	d905      	bls.n	800c436 <__hexnan+0x8a>
 800c42a:	1f26      	subs	r6, r4, #4
 800c42c:	2500      	movs	r5, #0
 800c42e:	0034      	movs	r4, r6
 800c430:	9b03      	ldr	r3, [sp, #12]
 800c432:	6035      	str	r5, [r6, #0]
 800c434:	9307      	str	r3, [sp, #28]
 800c436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c438:	9305      	str	r3, [sp, #20]
 800c43a:	e7d5      	b.n	800c3e8 <__hexnan+0x3c>
 800c43c:	9b04      	ldr	r3, [sp, #16]
 800c43e:	2b29      	cmp	r3, #41	; 0x29
 800c440:	d159      	bne.n	800c4f6 <__hexnan+0x14a>
 800c442:	9b05      	ldr	r3, [sp, #20]
 800c444:	9a08      	ldr	r2, [sp, #32]
 800c446:	3302      	adds	r3, #2
 800c448:	6013      	str	r3, [r2, #0]
 800c44a:	9b03      	ldr	r3, [sp, #12]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d052      	beq.n	800c4f6 <__hexnan+0x14a>
 800c450:	42b4      	cmp	r4, r6
 800c452:	d206      	bcs.n	800c462 <__hexnan+0xb6>
 800c454:	2d07      	cmp	r5, #7
 800c456:	dc04      	bgt.n	800c462 <__hexnan+0xb6>
 800c458:	002a      	movs	r2, r5
 800c45a:	0031      	movs	r1, r6
 800c45c:	0020      	movs	r0, r4
 800c45e:	f7ff ff7f 	bl	800c360 <L_shift>
 800c462:	9b01      	ldr	r3, [sp, #4]
 800c464:	429c      	cmp	r4, r3
 800c466:	d935      	bls.n	800c4d4 <__hexnan+0x128>
 800c468:	001a      	movs	r2, r3
 800c46a:	0023      	movs	r3, r4
 800c46c:	cb02      	ldmia	r3!, {r1}
 800c46e:	c202      	stmia	r2!, {r1}
 800c470:	429f      	cmp	r7, r3
 800c472:	d2fb      	bcs.n	800c46c <__hexnan+0xc0>
 800c474:	9b02      	ldr	r3, [sp, #8]
 800c476:	1c62      	adds	r2, r4, #1
 800c478:	1ed9      	subs	r1, r3, #3
 800c47a:	2304      	movs	r3, #4
 800c47c:	4291      	cmp	r1, r2
 800c47e:	d305      	bcc.n	800c48c <__hexnan+0xe0>
 800c480:	9b02      	ldr	r3, [sp, #8]
 800c482:	3b04      	subs	r3, #4
 800c484:	1b1b      	subs	r3, r3, r4
 800c486:	089b      	lsrs	r3, r3, #2
 800c488:	3301      	adds	r3, #1
 800c48a:	009b      	lsls	r3, r3, #2
 800c48c:	9a01      	ldr	r2, [sp, #4]
 800c48e:	18d3      	adds	r3, r2, r3
 800c490:	2200      	movs	r2, #0
 800c492:	c304      	stmia	r3!, {r2}
 800c494:	429f      	cmp	r7, r3
 800c496:	d2fc      	bcs.n	800c492 <__hexnan+0xe6>
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d104      	bne.n	800c4a8 <__hexnan+0xfc>
 800c49e:	9b01      	ldr	r3, [sp, #4]
 800c4a0:	429f      	cmp	r7, r3
 800c4a2:	d126      	bne.n	800c4f2 <__hexnan+0x146>
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	603b      	str	r3, [r7, #0]
 800c4a8:	2005      	movs	r0, #5
 800c4aa:	e025      	b.n	800c4f8 <__hexnan+0x14c>
 800c4ac:	9b03      	ldr	r3, [sp, #12]
 800c4ae:	3501      	adds	r5, #1
 800c4b0:	3301      	adds	r3, #1
 800c4b2:	9303      	str	r3, [sp, #12]
 800c4b4:	2d08      	cmp	r5, #8
 800c4b6:	dd06      	ble.n	800c4c6 <__hexnan+0x11a>
 800c4b8:	9b01      	ldr	r3, [sp, #4]
 800c4ba:	429c      	cmp	r4, r3
 800c4bc:	d9bb      	bls.n	800c436 <__hexnan+0x8a>
 800c4be:	2300      	movs	r3, #0
 800c4c0:	2501      	movs	r5, #1
 800c4c2:	3c04      	subs	r4, #4
 800c4c4:	6023      	str	r3, [r4, #0]
 800c4c6:	220f      	movs	r2, #15
 800c4c8:	6823      	ldr	r3, [r4, #0]
 800c4ca:	4010      	ands	r0, r2
 800c4cc:	011b      	lsls	r3, r3, #4
 800c4ce:	4303      	orrs	r3, r0
 800c4d0:	6023      	str	r3, [r4, #0]
 800c4d2:	e7b0      	b.n	800c436 <__hexnan+0x8a>
 800c4d4:	9b06      	ldr	r3, [sp, #24]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d0de      	beq.n	800c498 <__hexnan+0xec>
 800c4da:	2320      	movs	r3, #32
 800c4dc:	9a06      	ldr	r2, [sp, #24]
 800c4de:	9902      	ldr	r1, [sp, #8]
 800c4e0:	1a9b      	subs	r3, r3, r2
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	4252      	negs	r2, r2
 800c4e6:	40da      	lsrs	r2, r3
 800c4e8:	3904      	subs	r1, #4
 800c4ea:	680b      	ldr	r3, [r1, #0]
 800c4ec:	4013      	ands	r3, r2
 800c4ee:	600b      	str	r3, [r1, #0]
 800c4f0:	e7d2      	b.n	800c498 <__hexnan+0xec>
 800c4f2:	3f04      	subs	r7, #4
 800c4f4:	e7d0      	b.n	800c498 <__hexnan+0xec>
 800c4f6:	2004      	movs	r0, #4
 800c4f8:	b00b      	add	sp, #44	; 0x2c
 800c4fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c4fc <__ascii_mbtowc>:
 800c4fc:	b082      	sub	sp, #8
 800c4fe:	2900      	cmp	r1, #0
 800c500:	d100      	bne.n	800c504 <__ascii_mbtowc+0x8>
 800c502:	a901      	add	r1, sp, #4
 800c504:	1e10      	subs	r0, r2, #0
 800c506:	d006      	beq.n	800c516 <__ascii_mbtowc+0x1a>
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d006      	beq.n	800c51a <__ascii_mbtowc+0x1e>
 800c50c:	7813      	ldrb	r3, [r2, #0]
 800c50e:	600b      	str	r3, [r1, #0]
 800c510:	7810      	ldrb	r0, [r2, #0]
 800c512:	1e43      	subs	r3, r0, #1
 800c514:	4198      	sbcs	r0, r3
 800c516:	b002      	add	sp, #8
 800c518:	4770      	bx	lr
 800c51a:	2002      	movs	r0, #2
 800c51c:	4240      	negs	r0, r0
 800c51e:	e7fa      	b.n	800c516 <__ascii_mbtowc+0x1a>

0800c520 <_Balloc>:
 800c520:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c522:	b570      	push	{r4, r5, r6, lr}
 800c524:	0006      	movs	r6, r0
 800c526:	000c      	movs	r4, r1
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d012      	beq.n	800c552 <_Balloc+0x32>
 800c52c:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800c52e:	00a2      	lsls	r2, r4, #2
 800c530:	189b      	adds	r3, r3, r2
 800c532:	6818      	ldr	r0, [r3, #0]
 800c534:	2800      	cmp	r0, #0
 800c536:	d115      	bne.n	800c564 <_Balloc+0x44>
 800c538:	2101      	movs	r1, #1
 800c53a:	000d      	movs	r5, r1
 800c53c:	40a5      	lsls	r5, r4
 800c53e:	1d6a      	adds	r2, r5, #5
 800c540:	0030      	movs	r0, r6
 800c542:	0092      	lsls	r2, r2, #2
 800c544:	f003 face 	bl	800fae4 <_calloc_r>
 800c548:	2800      	cmp	r0, #0
 800c54a:	d009      	beq.n	800c560 <_Balloc+0x40>
 800c54c:	6044      	str	r4, [r0, #4]
 800c54e:	6085      	str	r5, [r0, #8]
 800c550:	e00a      	b.n	800c568 <_Balloc+0x48>
 800c552:	2221      	movs	r2, #33	; 0x21
 800c554:	2104      	movs	r1, #4
 800c556:	f003 fac5 	bl	800fae4 <_calloc_r>
 800c55a:	6470      	str	r0, [r6, #68]	; 0x44
 800c55c:	2800      	cmp	r0, #0
 800c55e:	d1e5      	bne.n	800c52c <_Balloc+0xc>
 800c560:	2000      	movs	r0, #0
 800c562:	bd70      	pop	{r4, r5, r6, pc}
 800c564:	6802      	ldr	r2, [r0, #0]
 800c566:	601a      	str	r2, [r3, #0]
 800c568:	2300      	movs	r3, #0
 800c56a:	6103      	str	r3, [r0, #16]
 800c56c:	60c3      	str	r3, [r0, #12]
 800c56e:	e7f8      	b.n	800c562 <_Balloc+0x42>

0800c570 <_Bfree>:
 800c570:	2900      	cmp	r1, #0
 800c572:	d006      	beq.n	800c582 <_Bfree+0x12>
 800c574:	684a      	ldr	r2, [r1, #4]
 800c576:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c578:	0092      	lsls	r2, r2, #2
 800c57a:	189b      	adds	r3, r3, r2
 800c57c:	681a      	ldr	r2, [r3, #0]
 800c57e:	600a      	str	r2, [r1, #0]
 800c580:	6019      	str	r1, [r3, #0]
 800c582:	4770      	bx	lr

0800c584 <__multadd>:
 800c584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c586:	000e      	movs	r6, r1
 800c588:	9001      	str	r0, [sp, #4]
 800c58a:	000c      	movs	r4, r1
 800c58c:	001d      	movs	r5, r3
 800c58e:	2000      	movs	r0, #0
 800c590:	690f      	ldr	r7, [r1, #16]
 800c592:	3614      	adds	r6, #20
 800c594:	6833      	ldr	r3, [r6, #0]
 800c596:	3001      	adds	r0, #1
 800c598:	b299      	uxth	r1, r3
 800c59a:	4351      	muls	r1, r2
 800c59c:	0c1b      	lsrs	r3, r3, #16
 800c59e:	4353      	muls	r3, r2
 800c5a0:	1949      	adds	r1, r1, r5
 800c5a2:	0c0d      	lsrs	r5, r1, #16
 800c5a4:	195b      	adds	r3, r3, r5
 800c5a6:	0c1d      	lsrs	r5, r3, #16
 800c5a8:	b289      	uxth	r1, r1
 800c5aa:	041b      	lsls	r3, r3, #16
 800c5ac:	185b      	adds	r3, r3, r1
 800c5ae:	c608      	stmia	r6!, {r3}
 800c5b0:	4287      	cmp	r7, r0
 800c5b2:	dcef      	bgt.n	800c594 <__multadd+0x10>
 800c5b4:	2d00      	cmp	r5, #0
 800c5b6:	d022      	beq.n	800c5fe <__multadd+0x7a>
 800c5b8:	68a3      	ldr	r3, [r4, #8]
 800c5ba:	42bb      	cmp	r3, r7
 800c5bc:	dc19      	bgt.n	800c5f2 <__multadd+0x6e>
 800c5be:	6861      	ldr	r1, [r4, #4]
 800c5c0:	9801      	ldr	r0, [sp, #4]
 800c5c2:	3101      	adds	r1, #1
 800c5c4:	f7ff ffac 	bl	800c520 <_Balloc>
 800c5c8:	1e06      	subs	r6, r0, #0
 800c5ca:	d105      	bne.n	800c5d8 <__multadd+0x54>
 800c5cc:	0032      	movs	r2, r6
 800c5ce:	21ba      	movs	r1, #186	; 0xba
 800c5d0:	4b0c      	ldr	r3, [pc, #48]	; (800c604 <__multadd+0x80>)
 800c5d2:	480d      	ldr	r0, [pc, #52]	; (800c608 <__multadd+0x84>)
 800c5d4:	f003 fa68 	bl	800faa8 <__assert_func>
 800c5d8:	0021      	movs	r1, r4
 800c5da:	6922      	ldr	r2, [r4, #16]
 800c5dc:	310c      	adds	r1, #12
 800c5de:	3202      	adds	r2, #2
 800c5e0:	0092      	lsls	r2, r2, #2
 800c5e2:	300c      	adds	r0, #12
 800c5e4:	f7ff fb01 	bl	800bbea <memcpy>
 800c5e8:	0021      	movs	r1, r4
 800c5ea:	9801      	ldr	r0, [sp, #4]
 800c5ec:	f7ff ffc0 	bl	800c570 <_Bfree>
 800c5f0:	0034      	movs	r4, r6
 800c5f2:	1d3b      	adds	r3, r7, #4
 800c5f4:	009b      	lsls	r3, r3, #2
 800c5f6:	18e3      	adds	r3, r4, r3
 800c5f8:	605d      	str	r5, [r3, #4]
 800c5fa:	1c7b      	adds	r3, r7, #1
 800c5fc:	6123      	str	r3, [r4, #16]
 800c5fe:	0020      	movs	r0, r4
 800c600:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c602:	46c0      	nop			; (mov r8, r8)
 800c604:	080142e9 	.word	0x080142e9
 800c608:	0801435a 	.word	0x0801435a

0800c60c <__s2b>:
 800c60c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c60e:	0006      	movs	r6, r0
 800c610:	0018      	movs	r0, r3
 800c612:	000c      	movs	r4, r1
 800c614:	3008      	adds	r0, #8
 800c616:	2109      	movs	r1, #9
 800c618:	9301      	str	r3, [sp, #4]
 800c61a:	0015      	movs	r5, r2
 800c61c:	f7f3 fe18 	bl	8000250 <__divsi3>
 800c620:	2301      	movs	r3, #1
 800c622:	2100      	movs	r1, #0
 800c624:	4283      	cmp	r3, r0
 800c626:	db0a      	blt.n	800c63e <__s2b+0x32>
 800c628:	0030      	movs	r0, r6
 800c62a:	f7ff ff79 	bl	800c520 <_Balloc>
 800c62e:	1e01      	subs	r1, r0, #0
 800c630:	d108      	bne.n	800c644 <__s2b+0x38>
 800c632:	000a      	movs	r2, r1
 800c634:	4b19      	ldr	r3, [pc, #100]	; (800c69c <__s2b+0x90>)
 800c636:	481a      	ldr	r0, [pc, #104]	; (800c6a0 <__s2b+0x94>)
 800c638:	31d3      	adds	r1, #211	; 0xd3
 800c63a:	f003 fa35 	bl	800faa8 <__assert_func>
 800c63e:	005b      	lsls	r3, r3, #1
 800c640:	3101      	adds	r1, #1
 800c642:	e7ef      	b.n	800c624 <__s2b+0x18>
 800c644:	9b08      	ldr	r3, [sp, #32]
 800c646:	6143      	str	r3, [r0, #20]
 800c648:	2301      	movs	r3, #1
 800c64a:	6103      	str	r3, [r0, #16]
 800c64c:	2d09      	cmp	r5, #9
 800c64e:	dd18      	ble.n	800c682 <__s2b+0x76>
 800c650:	0023      	movs	r3, r4
 800c652:	3309      	adds	r3, #9
 800c654:	001f      	movs	r7, r3
 800c656:	9300      	str	r3, [sp, #0]
 800c658:	1964      	adds	r4, r4, r5
 800c65a:	783b      	ldrb	r3, [r7, #0]
 800c65c:	220a      	movs	r2, #10
 800c65e:	0030      	movs	r0, r6
 800c660:	3b30      	subs	r3, #48	; 0x30
 800c662:	f7ff ff8f 	bl	800c584 <__multadd>
 800c666:	3701      	adds	r7, #1
 800c668:	0001      	movs	r1, r0
 800c66a:	42a7      	cmp	r7, r4
 800c66c:	d1f5      	bne.n	800c65a <__s2b+0x4e>
 800c66e:	002c      	movs	r4, r5
 800c670:	9b00      	ldr	r3, [sp, #0]
 800c672:	3c08      	subs	r4, #8
 800c674:	191c      	adds	r4, r3, r4
 800c676:	002f      	movs	r7, r5
 800c678:	9b01      	ldr	r3, [sp, #4]
 800c67a:	429f      	cmp	r7, r3
 800c67c:	db04      	blt.n	800c688 <__s2b+0x7c>
 800c67e:	0008      	movs	r0, r1
 800c680:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c682:	2509      	movs	r5, #9
 800c684:	340a      	adds	r4, #10
 800c686:	e7f6      	b.n	800c676 <__s2b+0x6a>
 800c688:	1b63      	subs	r3, r4, r5
 800c68a:	5ddb      	ldrb	r3, [r3, r7]
 800c68c:	220a      	movs	r2, #10
 800c68e:	0030      	movs	r0, r6
 800c690:	3b30      	subs	r3, #48	; 0x30
 800c692:	f7ff ff77 	bl	800c584 <__multadd>
 800c696:	3701      	adds	r7, #1
 800c698:	0001      	movs	r1, r0
 800c69a:	e7ed      	b.n	800c678 <__s2b+0x6c>
 800c69c:	080142e9 	.word	0x080142e9
 800c6a0:	0801435a 	.word	0x0801435a

0800c6a4 <__hi0bits>:
 800c6a4:	0003      	movs	r3, r0
 800c6a6:	0c02      	lsrs	r2, r0, #16
 800c6a8:	2000      	movs	r0, #0
 800c6aa:	4282      	cmp	r2, r0
 800c6ac:	d101      	bne.n	800c6b2 <__hi0bits+0xe>
 800c6ae:	041b      	lsls	r3, r3, #16
 800c6b0:	3010      	adds	r0, #16
 800c6b2:	0e1a      	lsrs	r2, r3, #24
 800c6b4:	d101      	bne.n	800c6ba <__hi0bits+0x16>
 800c6b6:	3008      	adds	r0, #8
 800c6b8:	021b      	lsls	r3, r3, #8
 800c6ba:	0f1a      	lsrs	r2, r3, #28
 800c6bc:	d101      	bne.n	800c6c2 <__hi0bits+0x1e>
 800c6be:	3004      	adds	r0, #4
 800c6c0:	011b      	lsls	r3, r3, #4
 800c6c2:	0f9a      	lsrs	r2, r3, #30
 800c6c4:	d101      	bne.n	800c6ca <__hi0bits+0x26>
 800c6c6:	3002      	adds	r0, #2
 800c6c8:	009b      	lsls	r3, r3, #2
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	db03      	blt.n	800c6d6 <__hi0bits+0x32>
 800c6ce:	3001      	adds	r0, #1
 800c6d0:	005b      	lsls	r3, r3, #1
 800c6d2:	d400      	bmi.n	800c6d6 <__hi0bits+0x32>
 800c6d4:	2020      	movs	r0, #32
 800c6d6:	4770      	bx	lr

0800c6d8 <__lo0bits>:
 800c6d8:	6803      	ldr	r3, [r0, #0]
 800c6da:	0001      	movs	r1, r0
 800c6dc:	2207      	movs	r2, #7
 800c6de:	0018      	movs	r0, r3
 800c6e0:	4010      	ands	r0, r2
 800c6e2:	4213      	tst	r3, r2
 800c6e4:	d00d      	beq.n	800c702 <__lo0bits+0x2a>
 800c6e6:	3a06      	subs	r2, #6
 800c6e8:	2000      	movs	r0, #0
 800c6ea:	4213      	tst	r3, r2
 800c6ec:	d105      	bne.n	800c6fa <__lo0bits+0x22>
 800c6ee:	3002      	adds	r0, #2
 800c6f0:	4203      	tst	r3, r0
 800c6f2:	d003      	beq.n	800c6fc <__lo0bits+0x24>
 800c6f4:	40d3      	lsrs	r3, r2
 800c6f6:	0010      	movs	r0, r2
 800c6f8:	600b      	str	r3, [r1, #0]
 800c6fa:	4770      	bx	lr
 800c6fc:	089b      	lsrs	r3, r3, #2
 800c6fe:	600b      	str	r3, [r1, #0]
 800c700:	e7fb      	b.n	800c6fa <__lo0bits+0x22>
 800c702:	b29a      	uxth	r2, r3
 800c704:	2a00      	cmp	r2, #0
 800c706:	d101      	bne.n	800c70c <__lo0bits+0x34>
 800c708:	2010      	movs	r0, #16
 800c70a:	0c1b      	lsrs	r3, r3, #16
 800c70c:	b2da      	uxtb	r2, r3
 800c70e:	2a00      	cmp	r2, #0
 800c710:	d101      	bne.n	800c716 <__lo0bits+0x3e>
 800c712:	3008      	adds	r0, #8
 800c714:	0a1b      	lsrs	r3, r3, #8
 800c716:	071a      	lsls	r2, r3, #28
 800c718:	d101      	bne.n	800c71e <__lo0bits+0x46>
 800c71a:	3004      	adds	r0, #4
 800c71c:	091b      	lsrs	r3, r3, #4
 800c71e:	079a      	lsls	r2, r3, #30
 800c720:	d101      	bne.n	800c726 <__lo0bits+0x4e>
 800c722:	3002      	adds	r0, #2
 800c724:	089b      	lsrs	r3, r3, #2
 800c726:	07da      	lsls	r2, r3, #31
 800c728:	d4e9      	bmi.n	800c6fe <__lo0bits+0x26>
 800c72a:	3001      	adds	r0, #1
 800c72c:	085b      	lsrs	r3, r3, #1
 800c72e:	d1e6      	bne.n	800c6fe <__lo0bits+0x26>
 800c730:	2020      	movs	r0, #32
 800c732:	e7e2      	b.n	800c6fa <__lo0bits+0x22>

0800c734 <__i2b>:
 800c734:	b510      	push	{r4, lr}
 800c736:	000c      	movs	r4, r1
 800c738:	2101      	movs	r1, #1
 800c73a:	f7ff fef1 	bl	800c520 <_Balloc>
 800c73e:	2800      	cmp	r0, #0
 800c740:	d107      	bne.n	800c752 <__i2b+0x1e>
 800c742:	2146      	movs	r1, #70	; 0x46
 800c744:	4c05      	ldr	r4, [pc, #20]	; (800c75c <__i2b+0x28>)
 800c746:	0002      	movs	r2, r0
 800c748:	4b05      	ldr	r3, [pc, #20]	; (800c760 <__i2b+0x2c>)
 800c74a:	0020      	movs	r0, r4
 800c74c:	31ff      	adds	r1, #255	; 0xff
 800c74e:	f003 f9ab 	bl	800faa8 <__assert_func>
 800c752:	2301      	movs	r3, #1
 800c754:	6144      	str	r4, [r0, #20]
 800c756:	6103      	str	r3, [r0, #16]
 800c758:	bd10      	pop	{r4, pc}
 800c75a:	46c0      	nop			; (mov r8, r8)
 800c75c:	0801435a 	.word	0x0801435a
 800c760:	080142e9 	.word	0x080142e9

0800c764 <__multiply>:
 800c764:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c766:	0015      	movs	r5, r2
 800c768:	690a      	ldr	r2, [r1, #16]
 800c76a:	692b      	ldr	r3, [r5, #16]
 800c76c:	000c      	movs	r4, r1
 800c76e:	b08b      	sub	sp, #44	; 0x2c
 800c770:	429a      	cmp	r2, r3
 800c772:	da01      	bge.n	800c778 <__multiply+0x14>
 800c774:	002c      	movs	r4, r5
 800c776:	000d      	movs	r5, r1
 800c778:	6927      	ldr	r7, [r4, #16]
 800c77a:	692e      	ldr	r6, [r5, #16]
 800c77c:	6861      	ldr	r1, [r4, #4]
 800c77e:	19bb      	adds	r3, r7, r6
 800c780:	9303      	str	r3, [sp, #12]
 800c782:	68a3      	ldr	r3, [r4, #8]
 800c784:	19ba      	adds	r2, r7, r6
 800c786:	4293      	cmp	r3, r2
 800c788:	da00      	bge.n	800c78c <__multiply+0x28>
 800c78a:	3101      	adds	r1, #1
 800c78c:	f7ff fec8 	bl	800c520 <_Balloc>
 800c790:	9002      	str	r0, [sp, #8]
 800c792:	2800      	cmp	r0, #0
 800c794:	d106      	bne.n	800c7a4 <__multiply+0x40>
 800c796:	21b1      	movs	r1, #177	; 0xb1
 800c798:	4b48      	ldr	r3, [pc, #288]	; (800c8bc <__multiply+0x158>)
 800c79a:	4849      	ldr	r0, [pc, #292]	; (800c8c0 <__multiply+0x15c>)
 800c79c:	9a02      	ldr	r2, [sp, #8]
 800c79e:	0049      	lsls	r1, r1, #1
 800c7a0:	f003 f982 	bl	800faa8 <__assert_func>
 800c7a4:	9b02      	ldr	r3, [sp, #8]
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	3314      	adds	r3, #20
 800c7aa:	469c      	mov	ip, r3
 800c7ac:	19bb      	adds	r3, r7, r6
 800c7ae:	009b      	lsls	r3, r3, #2
 800c7b0:	4463      	add	r3, ip
 800c7b2:	9304      	str	r3, [sp, #16]
 800c7b4:	4663      	mov	r3, ip
 800c7b6:	9904      	ldr	r1, [sp, #16]
 800c7b8:	428b      	cmp	r3, r1
 800c7ba:	d32a      	bcc.n	800c812 <__multiply+0xae>
 800c7bc:	0023      	movs	r3, r4
 800c7be:	00bf      	lsls	r7, r7, #2
 800c7c0:	3314      	adds	r3, #20
 800c7c2:	3514      	adds	r5, #20
 800c7c4:	9308      	str	r3, [sp, #32]
 800c7c6:	00b6      	lsls	r6, r6, #2
 800c7c8:	19db      	adds	r3, r3, r7
 800c7ca:	9305      	str	r3, [sp, #20]
 800c7cc:	19ab      	adds	r3, r5, r6
 800c7ce:	9309      	str	r3, [sp, #36]	; 0x24
 800c7d0:	2304      	movs	r3, #4
 800c7d2:	9306      	str	r3, [sp, #24]
 800c7d4:	0023      	movs	r3, r4
 800c7d6:	9a05      	ldr	r2, [sp, #20]
 800c7d8:	3315      	adds	r3, #21
 800c7da:	9501      	str	r5, [sp, #4]
 800c7dc:	429a      	cmp	r2, r3
 800c7de:	d305      	bcc.n	800c7ec <__multiply+0x88>
 800c7e0:	1b13      	subs	r3, r2, r4
 800c7e2:	3b15      	subs	r3, #21
 800c7e4:	089b      	lsrs	r3, r3, #2
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	009b      	lsls	r3, r3, #2
 800c7ea:	9306      	str	r3, [sp, #24]
 800c7ec:	9b01      	ldr	r3, [sp, #4]
 800c7ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d310      	bcc.n	800c816 <__multiply+0xb2>
 800c7f4:	9b03      	ldr	r3, [sp, #12]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	dd05      	ble.n	800c806 <__multiply+0xa2>
 800c7fa:	9b04      	ldr	r3, [sp, #16]
 800c7fc:	3b04      	subs	r3, #4
 800c7fe:	9304      	str	r3, [sp, #16]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d056      	beq.n	800c8b4 <__multiply+0x150>
 800c806:	9b02      	ldr	r3, [sp, #8]
 800c808:	9a03      	ldr	r2, [sp, #12]
 800c80a:	0018      	movs	r0, r3
 800c80c:	611a      	str	r2, [r3, #16]
 800c80e:	b00b      	add	sp, #44	; 0x2c
 800c810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c812:	c304      	stmia	r3!, {r2}
 800c814:	e7cf      	b.n	800c7b6 <__multiply+0x52>
 800c816:	9b01      	ldr	r3, [sp, #4]
 800c818:	6818      	ldr	r0, [r3, #0]
 800c81a:	b280      	uxth	r0, r0
 800c81c:	2800      	cmp	r0, #0
 800c81e:	d01e      	beq.n	800c85e <__multiply+0xfa>
 800c820:	4667      	mov	r7, ip
 800c822:	2500      	movs	r5, #0
 800c824:	9e08      	ldr	r6, [sp, #32]
 800c826:	ce02      	ldmia	r6!, {r1}
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	9307      	str	r3, [sp, #28]
 800c82c:	b28b      	uxth	r3, r1
 800c82e:	4343      	muls	r3, r0
 800c830:	001a      	movs	r2, r3
 800c832:	466b      	mov	r3, sp
 800c834:	8b9b      	ldrh	r3, [r3, #28]
 800c836:	18d3      	adds	r3, r2, r3
 800c838:	195b      	adds	r3, r3, r5
 800c83a:	0c0d      	lsrs	r5, r1, #16
 800c83c:	4345      	muls	r5, r0
 800c83e:	9a07      	ldr	r2, [sp, #28]
 800c840:	0c11      	lsrs	r1, r2, #16
 800c842:	1869      	adds	r1, r5, r1
 800c844:	0c1a      	lsrs	r2, r3, #16
 800c846:	188a      	adds	r2, r1, r2
 800c848:	b29b      	uxth	r3, r3
 800c84a:	0c15      	lsrs	r5, r2, #16
 800c84c:	0412      	lsls	r2, r2, #16
 800c84e:	431a      	orrs	r2, r3
 800c850:	9b05      	ldr	r3, [sp, #20]
 800c852:	c704      	stmia	r7!, {r2}
 800c854:	42b3      	cmp	r3, r6
 800c856:	d8e6      	bhi.n	800c826 <__multiply+0xc2>
 800c858:	4663      	mov	r3, ip
 800c85a:	9a06      	ldr	r2, [sp, #24]
 800c85c:	509d      	str	r5, [r3, r2]
 800c85e:	9b01      	ldr	r3, [sp, #4]
 800c860:	6818      	ldr	r0, [r3, #0]
 800c862:	0c00      	lsrs	r0, r0, #16
 800c864:	d020      	beq.n	800c8a8 <__multiply+0x144>
 800c866:	4663      	mov	r3, ip
 800c868:	0025      	movs	r5, r4
 800c86a:	4661      	mov	r1, ip
 800c86c:	2700      	movs	r7, #0
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	3514      	adds	r5, #20
 800c872:	682a      	ldr	r2, [r5, #0]
 800c874:	680e      	ldr	r6, [r1, #0]
 800c876:	b292      	uxth	r2, r2
 800c878:	4342      	muls	r2, r0
 800c87a:	0c36      	lsrs	r6, r6, #16
 800c87c:	1992      	adds	r2, r2, r6
 800c87e:	19d2      	adds	r2, r2, r7
 800c880:	0416      	lsls	r6, r2, #16
 800c882:	b29b      	uxth	r3, r3
 800c884:	431e      	orrs	r6, r3
 800c886:	600e      	str	r6, [r1, #0]
 800c888:	cd40      	ldmia	r5!, {r6}
 800c88a:	684b      	ldr	r3, [r1, #4]
 800c88c:	0c36      	lsrs	r6, r6, #16
 800c88e:	4346      	muls	r6, r0
 800c890:	b29b      	uxth	r3, r3
 800c892:	0c12      	lsrs	r2, r2, #16
 800c894:	18f3      	adds	r3, r6, r3
 800c896:	189b      	adds	r3, r3, r2
 800c898:	9a05      	ldr	r2, [sp, #20]
 800c89a:	0c1f      	lsrs	r7, r3, #16
 800c89c:	3104      	adds	r1, #4
 800c89e:	42aa      	cmp	r2, r5
 800c8a0:	d8e7      	bhi.n	800c872 <__multiply+0x10e>
 800c8a2:	4662      	mov	r2, ip
 800c8a4:	9906      	ldr	r1, [sp, #24]
 800c8a6:	5053      	str	r3, [r2, r1]
 800c8a8:	9b01      	ldr	r3, [sp, #4]
 800c8aa:	3304      	adds	r3, #4
 800c8ac:	9301      	str	r3, [sp, #4]
 800c8ae:	2304      	movs	r3, #4
 800c8b0:	449c      	add	ip, r3
 800c8b2:	e79b      	b.n	800c7ec <__multiply+0x88>
 800c8b4:	9b03      	ldr	r3, [sp, #12]
 800c8b6:	3b01      	subs	r3, #1
 800c8b8:	9303      	str	r3, [sp, #12]
 800c8ba:	e79b      	b.n	800c7f4 <__multiply+0x90>
 800c8bc:	080142e9 	.word	0x080142e9
 800c8c0:	0801435a 	.word	0x0801435a

0800c8c4 <__pow5mult>:
 800c8c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c8c6:	2303      	movs	r3, #3
 800c8c8:	0015      	movs	r5, r2
 800c8ca:	0007      	movs	r7, r0
 800c8cc:	000e      	movs	r6, r1
 800c8ce:	401a      	ands	r2, r3
 800c8d0:	421d      	tst	r5, r3
 800c8d2:	d008      	beq.n	800c8e6 <__pow5mult+0x22>
 800c8d4:	491a      	ldr	r1, [pc, #104]	; (800c940 <__pow5mult+0x7c>)
 800c8d6:	3a01      	subs	r2, #1
 800c8d8:	0092      	lsls	r2, r2, #2
 800c8da:	5852      	ldr	r2, [r2, r1]
 800c8dc:	2300      	movs	r3, #0
 800c8de:	0031      	movs	r1, r6
 800c8e0:	f7ff fe50 	bl	800c584 <__multadd>
 800c8e4:	0006      	movs	r6, r0
 800c8e6:	10ad      	asrs	r5, r5, #2
 800c8e8:	d027      	beq.n	800c93a <__pow5mult+0x76>
 800c8ea:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800c8ec:	2c00      	cmp	r4, #0
 800c8ee:	d107      	bne.n	800c900 <__pow5mult+0x3c>
 800c8f0:	0038      	movs	r0, r7
 800c8f2:	4914      	ldr	r1, [pc, #80]	; (800c944 <__pow5mult+0x80>)
 800c8f4:	f7ff ff1e 	bl	800c734 <__i2b>
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	0004      	movs	r4, r0
 800c8fc:	6438      	str	r0, [r7, #64]	; 0x40
 800c8fe:	6003      	str	r3, [r0, #0]
 800c900:	2301      	movs	r3, #1
 800c902:	421d      	tst	r5, r3
 800c904:	d00a      	beq.n	800c91c <__pow5mult+0x58>
 800c906:	0031      	movs	r1, r6
 800c908:	0022      	movs	r2, r4
 800c90a:	0038      	movs	r0, r7
 800c90c:	f7ff ff2a 	bl	800c764 <__multiply>
 800c910:	0031      	movs	r1, r6
 800c912:	9001      	str	r0, [sp, #4]
 800c914:	0038      	movs	r0, r7
 800c916:	f7ff fe2b 	bl	800c570 <_Bfree>
 800c91a:	9e01      	ldr	r6, [sp, #4]
 800c91c:	106d      	asrs	r5, r5, #1
 800c91e:	d00c      	beq.n	800c93a <__pow5mult+0x76>
 800c920:	6820      	ldr	r0, [r4, #0]
 800c922:	2800      	cmp	r0, #0
 800c924:	d107      	bne.n	800c936 <__pow5mult+0x72>
 800c926:	0022      	movs	r2, r4
 800c928:	0021      	movs	r1, r4
 800c92a:	0038      	movs	r0, r7
 800c92c:	f7ff ff1a 	bl	800c764 <__multiply>
 800c930:	2300      	movs	r3, #0
 800c932:	6020      	str	r0, [r4, #0]
 800c934:	6003      	str	r3, [r0, #0]
 800c936:	0004      	movs	r4, r0
 800c938:	e7e2      	b.n	800c900 <__pow5mult+0x3c>
 800c93a:	0030      	movs	r0, r6
 800c93c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c93e:	46c0      	nop			; (mov r8, r8)
 800c940:	080144a8 	.word	0x080144a8
 800c944:	00000271 	.word	0x00000271

0800c948 <__lshift>:
 800c948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c94a:	000c      	movs	r4, r1
 800c94c:	0017      	movs	r7, r2
 800c94e:	6923      	ldr	r3, [r4, #16]
 800c950:	1155      	asrs	r5, r2, #5
 800c952:	b087      	sub	sp, #28
 800c954:	18eb      	adds	r3, r5, r3
 800c956:	9302      	str	r3, [sp, #8]
 800c958:	3301      	adds	r3, #1
 800c95a:	9301      	str	r3, [sp, #4]
 800c95c:	6849      	ldr	r1, [r1, #4]
 800c95e:	68a3      	ldr	r3, [r4, #8]
 800c960:	9004      	str	r0, [sp, #16]
 800c962:	9a01      	ldr	r2, [sp, #4]
 800c964:	4293      	cmp	r3, r2
 800c966:	db10      	blt.n	800c98a <__lshift+0x42>
 800c968:	9804      	ldr	r0, [sp, #16]
 800c96a:	f7ff fdd9 	bl	800c520 <_Balloc>
 800c96e:	2300      	movs	r3, #0
 800c970:	0002      	movs	r2, r0
 800c972:	0006      	movs	r6, r0
 800c974:	0019      	movs	r1, r3
 800c976:	3214      	adds	r2, #20
 800c978:	4298      	cmp	r0, r3
 800c97a:	d10c      	bne.n	800c996 <__lshift+0x4e>
 800c97c:	31df      	adds	r1, #223	; 0xdf
 800c97e:	0032      	movs	r2, r6
 800c980:	4b26      	ldr	r3, [pc, #152]	; (800ca1c <__lshift+0xd4>)
 800c982:	4827      	ldr	r0, [pc, #156]	; (800ca20 <__lshift+0xd8>)
 800c984:	31ff      	adds	r1, #255	; 0xff
 800c986:	f003 f88f 	bl	800faa8 <__assert_func>
 800c98a:	3101      	adds	r1, #1
 800c98c:	005b      	lsls	r3, r3, #1
 800c98e:	e7e8      	b.n	800c962 <__lshift+0x1a>
 800c990:	0098      	lsls	r0, r3, #2
 800c992:	5011      	str	r1, [r2, r0]
 800c994:	3301      	adds	r3, #1
 800c996:	42ab      	cmp	r3, r5
 800c998:	dbfa      	blt.n	800c990 <__lshift+0x48>
 800c99a:	43eb      	mvns	r3, r5
 800c99c:	17db      	asrs	r3, r3, #31
 800c99e:	401d      	ands	r5, r3
 800c9a0:	211f      	movs	r1, #31
 800c9a2:	0023      	movs	r3, r4
 800c9a4:	0038      	movs	r0, r7
 800c9a6:	00ad      	lsls	r5, r5, #2
 800c9a8:	1955      	adds	r5, r2, r5
 800c9aa:	6922      	ldr	r2, [r4, #16]
 800c9ac:	3314      	adds	r3, #20
 800c9ae:	0092      	lsls	r2, r2, #2
 800c9b0:	4008      	ands	r0, r1
 800c9b2:	4684      	mov	ip, r0
 800c9b4:	189a      	adds	r2, r3, r2
 800c9b6:	420f      	tst	r7, r1
 800c9b8:	d02a      	beq.n	800ca10 <__lshift+0xc8>
 800c9ba:	3101      	adds	r1, #1
 800c9bc:	1a09      	subs	r1, r1, r0
 800c9be:	9105      	str	r1, [sp, #20]
 800c9c0:	2100      	movs	r1, #0
 800c9c2:	9503      	str	r5, [sp, #12]
 800c9c4:	4667      	mov	r7, ip
 800c9c6:	6818      	ldr	r0, [r3, #0]
 800c9c8:	40b8      	lsls	r0, r7
 800c9ca:	4308      	orrs	r0, r1
 800c9cc:	9903      	ldr	r1, [sp, #12]
 800c9ce:	c101      	stmia	r1!, {r0}
 800c9d0:	9103      	str	r1, [sp, #12]
 800c9d2:	9805      	ldr	r0, [sp, #20]
 800c9d4:	cb02      	ldmia	r3!, {r1}
 800c9d6:	40c1      	lsrs	r1, r0
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	d8f3      	bhi.n	800c9c4 <__lshift+0x7c>
 800c9dc:	0020      	movs	r0, r4
 800c9de:	3015      	adds	r0, #21
 800c9e0:	2304      	movs	r3, #4
 800c9e2:	4282      	cmp	r2, r0
 800c9e4:	d304      	bcc.n	800c9f0 <__lshift+0xa8>
 800c9e6:	1b13      	subs	r3, r2, r4
 800c9e8:	3b15      	subs	r3, #21
 800c9ea:	089b      	lsrs	r3, r3, #2
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	009b      	lsls	r3, r3, #2
 800c9f0:	50e9      	str	r1, [r5, r3]
 800c9f2:	2900      	cmp	r1, #0
 800c9f4:	d002      	beq.n	800c9fc <__lshift+0xb4>
 800c9f6:	9b02      	ldr	r3, [sp, #8]
 800c9f8:	3302      	adds	r3, #2
 800c9fa:	9301      	str	r3, [sp, #4]
 800c9fc:	9b01      	ldr	r3, [sp, #4]
 800c9fe:	9804      	ldr	r0, [sp, #16]
 800ca00:	3b01      	subs	r3, #1
 800ca02:	0021      	movs	r1, r4
 800ca04:	6133      	str	r3, [r6, #16]
 800ca06:	f7ff fdb3 	bl	800c570 <_Bfree>
 800ca0a:	0030      	movs	r0, r6
 800ca0c:	b007      	add	sp, #28
 800ca0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca10:	cb02      	ldmia	r3!, {r1}
 800ca12:	c502      	stmia	r5!, {r1}
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d8fb      	bhi.n	800ca10 <__lshift+0xc8>
 800ca18:	e7f0      	b.n	800c9fc <__lshift+0xb4>
 800ca1a:	46c0      	nop			; (mov r8, r8)
 800ca1c:	080142e9 	.word	0x080142e9
 800ca20:	0801435a 	.word	0x0801435a

0800ca24 <__mcmp>:
 800ca24:	b530      	push	{r4, r5, lr}
 800ca26:	690b      	ldr	r3, [r1, #16]
 800ca28:	6904      	ldr	r4, [r0, #16]
 800ca2a:	0002      	movs	r2, r0
 800ca2c:	1ae0      	subs	r0, r4, r3
 800ca2e:	429c      	cmp	r4, r3
 800ca30:	d10e      	bne.n	800ca50 <__mcmp+0x2c>
 800ca32:	3214      	adds	r2, #20
 800ca34:	009b      	lsls	r3, r3, #2
 800ca36:	3114      	adds	r1, #20
 800ca38:	0014      	movs	r4, r2
 800ca3a:	18c9      	adds	r1, r1, r3
 800ca3c:	18d2      	adds	r2, r2, r3
 800ca3e:	3a04      	subs	r2, #4
 800ca40:	3904      	subs	r1, #4
 800ca42:	6815      	ldr	r5, [r2, #0]
 800ca44:	680b      	ldr	r3, [r1, #0]
 800ca46:	429d      	cmp	r5, r3
 800ca48:	d003      	beq.n	800ca52 <__mcmp+0x2e>
 800ca4a:	2001      	movs	r0, #1
 800ca4c:	429d      	cmp	r5, r3
 800ca4e:	d303      	bcc.n	800ca58 <__mcmp+0x34>
 800ca50:	bd30      	pop	{r4, r5, pc}
 800ca52:	4294      	cmp	r4, r2
 800ca54:	d3f3      	bcc.n	800ca3e <__mcmp+0x1a>
 800ca56:	e7fb      	b.n	800ca50 <__mcmp+0x2c>
 800ca58:	4240      	negs	r0, r0
 800ca5a:	e7f9      	b.n	800ca50 <__mcmp+0x2c>

0800ca5c <__mdiff>:
 800ca5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca5e:	000e      	movs	r6, r1
 800ca60:	0007      	movs	r7, r0
 800ca62:	0011      	movs	r1, r2
 800ca64:	0030      	movs	r0, r6
 800ca66:	b087      	sub	sp, #28
 800ca68:	0014      	movs	r4, r2
 800ca6a:	f7ff ffdb 	bl	800ca24 <__mcmp>
 800ca6e:	1e05      	subs	r5, r0, #0
 800ca70:	d110      	bne.n	800ca94 <__mdiff+0x38>
 800ca72:	0001      	movs	r1, r0
 800ca74:	0038      	movs	r0, r7
 800ca76:	f7ff fd53 	bl	800c520 <_Balloc>
 800ca7a:	1e02      	subs	r2, r0, #0
 800ca7c:	d104      	bne.n	800ca88 <__mdiff+0x2c>
 800ca7e:	4b3f      	ldr	r3, [pc, #252]	; (800cb7c <__mdiff+0x120>)
 800ca80:	483f      	ldr	r0, [pc, #252]	; (800cb80 <__mdiff+0x124>)
 800ca82:	4940      	ldr	r1, [pc, #256]	; (800cb84 <__mdiff+0x128>)
 800ca84:	f003 f810 	bl	800faa8 <__assert_func>
 800ca88:	2301      	movs	r3, #1
 800ca8a:	6145      	str	r5, [r0, #20]
 800ca8c:	6103      	str	r3, [r0, #16]
 800ca8e:	0010      	movs	r0, r2
 800ca90:	b007      	add	sp, #28
 800ca92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca94:	2301      	movs	r3, #1
 800ca96:	9301      	str	r3, [sp, #4]
 800ca98:	2800      	cmp	r0, #0
 800ca9a:	db04      	blt.n	800caa6 <__mdiff+0x4a>
 800ca9c:	0023      	movs	r3, r4
 800ca9e:	0034      	movs	r4, r6
 800caa0:	001e      	movs	r6, r3
 800caa2:	2300      	movs	r3, #0
 800caa4:	9301      	str	r3, [sp, #4]
 800caa6:	0038      	movs	r0, r7
 800caa8:	6861      	ldr	r1, [r4, #4]
 800caaa:	f7ff fd39 	bl	800c520 <_Balloc>
 800caae:	1e02      	subs	r2, r0, #0
 800cab0:	d103      	bne.n	800caba <__mdiff+0x5e>
 800cab2:	4b32      	ldr	r3, [pc, #200]	; (800cb7c <__mdiff+0x120>)
 800cab4:	4832      	ldr	r0, [pc, #200]	; (800cb80 <__mdiff+0x124>)
 800cab6:	4934      	ldr	r1, [pc, #208]	; (800cb88 <__mdiff+0x12c>)
 800cab8:	e7e4      	b.n	800ca84 <__mdiff+0x28>
 800caba:	9b01      	ldr	r3, [sp, #4]
 800cabc:	2700      	movs	r7, #0
 800cabe:	60c3      	str	r3, [r0, #12]
 800cac0:	6920      	ldr	r0, [r4, #16]
 800cac2:	3414      	adds	r4, #20
 800cac4:	0083      	lsls	r3, r0, #2
 800cac6:	18e3      	adds	r3, r4, r3
 800cac8:	0021      	movs	r1, r4
 800caca:	9401      	str	r4, [sp, #4]
 800cacc:	0034      	movs	r4, r6
 800cace:	9302      	str	r3, [sp, #8]
 800cad0:	6933      	ldr	r3, [r6, #16]
 800cad2:	3414      	adds	r4, #20
 800cad4:	009b      	lsls	r3, r3, #2
 800cad6:	18e3      	adds	r3, r4, r3
 800cad8:	9303      	str	r3, [sp, #12]
 800cada:	0013      	movs	r3, r2
 800cadc:	3314      	adds	r3, #20
 800cade:	469c      	mov	ip, r3
 800cae0:	9305      	str	r3, [sp, #20]
 800cae2:	9104      	str	r1, [sp, #16]
 800cae4:	9b04      	ldr	r3, [sp, #16]
 800cae6:	cc02      	ldmia	r4!, {r1}
 800cae8:	cb20      	ldmia	r3!, {r5}
 800caea:	9304      	str	r3, [sp, #16]
 800caec:	b2ab      	uxth	r3, r5
 800caee:	19df      	adds	r7, r3, r7
 800caf0:	b28b      	uxth	r3, r1
 800caf2:	1afb      	subs	r3, r7, r3
 800caf4:	0c09      	lsrs	r1, r1, #16
 800caf6:	0c2d      	lsrs	r5, r5, #16
 800caf8:	1a6d      	subs	r5, r5, r1
 800cafa:	1419      	asrs	r1, r3, #16
 800cafc:	1869      	adds	r1, r5, r1
 800cafe:	b29b      	uxth	r3, r3
 800cb00:	140f      	asrs	r7, r1, #16
 800cb02:	0409      	lsls	r1, r1, #16
 800cb04:	4319      	orrs	r1, r3
 800cb06:	4663      	mov	r3, ip
 800cb08:	c302      	stmia	r3!, {r1}
 800cb0a:	469c      	mov	ip, r3
 800cb0c:	9b03      	ldr	r3, [sp, #12]
 800cb0e:	42a3      	cmp	r3, r4
 800cb10:	d8e8      	bhi.n	800cae4 <__mdiff+0x88>
 800cb12:	0031      	movs	r1, r6
 800cb14:	9c03      	ldr	r4, [sp, #12]
 800cb16:	3115      	adds	r1, #21
 800cb18:	2304      	movs	r3, #4
 800cb1a:	428c      	cmp	r4, r1
 800cb1c:	d304      	bcc.n	800cb28 <__mdiff+0xcc>
 800cb1e:	1ba3      	subs	r3, r4, r6
 800cb20:	3b15      	subs	r3, #21
 800cb22:	089b      	lsrs	r3, r3, #2
 800cb24:	3301      	adds	r3, #1
 800cb26:	009b      	lsls	r3, r3, #2
 800cb28:	9901      	ldr	r1, [sp, #4]
 800cb2a:	18cd      	adds	r5, r1, r3
 800cb2c:	9905      	ldr	r1, [sp, #20]
 800cb2e:	002e      	movs	r6, r5
 800cb30:	18cb      	adds	r3, r1, r3
 800cb32:	469c      	mov	ip, r3
 800cb34:	9902      	ldr	r1, [sp, #8]
 800cb36:	428e      	cmp	r6, r1
 800cb38:	d310      	bcc.n	800cb5c <__mdiff+0x100>
 800cb3a:	9e02      	ldr	r6, [sp, #8]
 800cb3c:	1ee9      	subs	r1, r5, #3
 800cb3e:	2400      	movs	r4, #0
 800cb40:	428e      	cmp	r6, r1
 800cb42:	d304      	bcc.n	800cb4e <__mdiff+0xf2>
 800cb44:	0031      	movs	r1, r6
 800cb46:	3103      	adds	r1, #3
 800cb48:	1b49      	subs	r1, r1, r5
 800cb4a:	0889      	lsrs	r1, r1, #2
 800cb4c:	008c      	lsls	r4, r1, #2
 800cb4e:	191b      	adds	r3, r3, r4
 800cb50:	3b04      	subs	r3, #4
 800cb52:	6819      	ldr	r1, [r3, #0]
 800cb54:	2900      	cmp	r1, #0
 800cb56:	d00f      	beq.n	800cb78 <__mdiff+0x11c>
 800cb58:	6110      	str	r0, [r2, #16]
 800cb5a:	e798      	b.n	800ca8e <__mdiff+0x32>
 800cb5c:	ce02      	ldmia	r6!, {r1}
 800cb5e:	b28c      	uxth	r4, r1
 800cb60:	19e4      	adds	r4, r4, r7
 800cb62:	0c0f      	lsrs	r7, r1, #16
 800cb64:	1421      	asrs	r1, r4, #16
 800cb66:	1879      	adds	r1, r7, r1
 800cb68:	b2a4      	uxth	r4, r4
 800cb6a:	140f      	asrs	r7, r1, #16
 800cb6c:	0409      	lsls	r1, r1, #16
 800cb6e:	4321      	orrs	r1, r4
 800cb70:	4664      	mov	r4, ip
 800cb72:	c402      	stmia	r4!, {r1}
 800cb74:	46a4      	mov	ip, r4
 800cb76:	e7dd      	b.n	800cb34 <__mdiff+0xd8>
 800cb78:	3801      	subs	r0, #1
 800cb7a:	e7e9      	b.n	800cb50 <__mdiff+0xf4>
 800cb7c:	080142e9 	.word	0x080142e9
 800cb80:	0801435a 	.word	0x0801435a
 800cb84:	00000237 	.word	0x00000237
 800cb88:	00000245 	.word	0x00000245

0800cb8c <__ulp>:
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	4b0b      	ldr	r3, [pc, #44]	; (800cbbc <__ulp+0x30>)
 800cb90:	4019      	ands	r1, r3
 800cb92:	4b0b      	ldr	r3, [pc, #44]	; (800cbc0 <__ulp+0x34>)
 800cb94:	18c9      	adds	r1, r1, r3
 800cb96:	4281      	cmp	r1, r0
 800cb98:	dc06      	bgt.n	800cba8 <__ulp+0x1c>
 800cb9a:	4249      	negs	r1, r1
 800cb9c:	150b      	asrs	r3, r1, #20
 800cb9e:	2b13      	cmp	r3, #19
 800cba0:	dc03      	bgt.n	800cbaa <__ulp+0x1e>
 800cba2:	2180      	movs	r1, #128	; 0x80
 800cba4:	0309      	lsls	r1, r1, #12
 800cba6:	4119      	asrs	r1, r3
 800cba8:	4770      	bx	lr
 800cbaa:	3b14      	subs	r3, #20
 800cbac:	2001      	movs	r0, #1
 800cbae:	2b1e      	cmp	r3, #30
 800cbb0:	dc02      	bgt.n	800cbb8 <__ulp+0x2c>
 800cbb2:	2080      	movs	r0, #128	; 0x80
 800cbb4:	0600      	lsls	r0, r0, #24
 800cbb6:	40d8      	lsrs	r0, r3
 800cbb8:	2100      	movs	r1, #0
 800cbba:	e7f5      	b.n	800cba8 <__ulp+0x1c>
 800cbbc:	7ff00000 	.word	0x7ff00000
 800cbc0:	fcc00000 	.word	0xfcc00000

0800cbc4 <__b2d>:
 800cbc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbc6:	0006      	movs	r6, r0
 800cbc8:	6903      	ldr	r3, [r0, #16]
 800cbca:	3614      	adds	r6, #20
 800cbcc:	009b      	lsls	r3, r3, #2
 800cbce:	18f3      	adds	r3, r6, r3
 800cbd0:	1f1d      	subs	r5, r3, #4
 800cbd2:	682c      	ldr	r4, [r5, #0]
 800cbd4:	000f      	movs	r7, r1
 800cbd6:	0020      	movs	r0, r4
 800cbd8:	9301      	str	r3, [sp, #4]
 800cbda:	f7ff fd63 	bl	800c6a4 <__hi0bits>
 800cbde:	2220      	movs	r2, #32
 800cbe0:	1a12      	subs	r2, r2, r0
 800cbe2:	603a      	str	r2, [r7, #0]
 800cbe4:	0003      	movs	r3, r0
 800cbe6:	4a1c      	ldr	r2, [pc, #112]	; (800cc58 <__b2d+0x94>)
 800cbe8:	280a      	cmp	r0, #10
 800cbea:	dc15      	bgt.n	800cc18 <__b2d+0x54>
 800cbec:	210b      	movs	r1, #11
 800cbee:	0027      	movs	r7, r4
 800cbf0:	1a09      	subs	r1, r1, r0
 800cbf2:	40cf      	lsrs	r7, r1
 800cbf4:	433a      	orrs	r2, r7
 800cbf6:	468c      	mov	ip, r1
 800cbf8:	0011      	movs	r1, r2
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	42ae      	cmp	r6, r5
 800cbfe:	d202      	bcs.n	800cc06 <__b2d+0x42>
 800cc00:	9a01      	ldr	r2, [sp, #4]
 800cc02:	3a08      	subs	r2, #8
 800cc04:	6812      	ldr	r2, [r2, #0]
 800cc06:	3315      	adds	r3, #21
 800cc08:	409c      	lsls	r4, r3
 800cc0a:	4663      	mov	r3, ip
 800cc0c:	0027      	movs	r7, r4
 800cc0e:	40da      	lsrs	r2, r3
 800cc10:	4317      	orrs	r7, r2
 800cc12:	0038      	movs	r0, r7
 800cc14:	b003      	add	sp, #12
 800cc16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc18:	2700      	movs	r7, #0
 800cc1a:	42ae      	cmp	r6, r5
 800cc1c:	d202      	bcs.n	800cc24 <__b2d+0x60>
 800cc1e:	9d01      	ldr	r5, [sp, #4]
 800cc20:	3d08      	subs	r5, #8
 800cc22:	682f      	ldr	r7, [r5, #0]
 800cc24:	210b      	movs	r1, #11
 800cc26:	4249      	negs	r1, r1
 800cc28:	468c      	mov	ip, r1
 800cc2a:	449c      	add	ip, r3
 800cc2c:	2b0b      	cmp	r3, #11
 800cc2e:	d010      	beq.n	800cc52 <__b2d+0x8e>
 800cc30:	4661      	mov	r1, ip
 800cc32:	2320      	movs	r3, #32
 800cc34:	408c      	lsls	r4, r1
 800cc36:	1a5b      	subs	r3, r3, r1
 800cc38:	0039      	movs	r1, r7
 800cc3a:	40d9      	lsrs	r1, r3
 800cc3c:	430c      	orrs	r4, r1
 800cc3e:	4322      	orrs	r2, r4
 800cc40:	0011      	movs	r1, r2
 800cc42:	2200      	movs	r2, #0
 800cc44:	42b5      	cmp	r5, r6
 800cc46:	d901      	bls.n	800cc4c <__b2d+0x88>
 800cc48:	3d04      	subs	r5, #4
 800cc4a:	682a      	ldr	r2, [r5, #0]
 800cc4c:	4664      	mov	r4, ip
 800cc4e:	40a7      	lsls	r7, r4
 800cc50:	e7dd      	b.n	800cc0e <__b2d+0x4a>
 800cc52:	4322      	orrs	r2, r4
 800cc54:	0011      	movs	r1, r2
 800cc56:	e7dc      	b.n	800cc12 <__b2d+0x4e>
 800cc58:	3ff00000 	.word	0x3ff00000

0800cc5c <__d2b>:
 800cc5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc5e:	2101      	movs	r1, #1
 800cc60:	0014      	movs	r4, r2
 800cc62:	001d      	movs	r5, r3
 800cc64:	9f08      	ldr	r7, [sp, #32]
 800cc66:	f7ff fc5b 	bl	800c520 <_Balloc>
 800cc6a:	1e06      	subs	r6, r0, #0
 800cc6c:	d105      	bne.n	800cc7a <__d2b+0x1e>
 800cc6e:	0032      	movs	r2, r6
 800cc70:	4b24      	ldr	r3, [pc, #144]	; (800cd04 <__d2b+0xa8>)
 800cc72:	4825      	ldr	r0, [pc, #148]	; (800cd08 <__d2b+0xac>)
 800cc74:	4925      	ldr	r1, [pc, #148]	; (800cd0c <__d2b+0xb0>)
 800cc76:	f002 ff17 	bl	800faa8 <__assert_func>
 800cc7a:	032b      	lsls	r3, r5, #12
 800cc7c:	006d      	lsls	r5, r5, #1
 800cc7e:	0b1b      	lsrs	r3, r3, #12
 800cc80:	0d6d      	lsrs	r5, r5, #21
 800cc82:	d125      	bne.n	800ccd0 <__d2b+0x74>
 800cc84:	9301      	str	r3, [sp, #4]
 800cc86:	2c00      	cmp	r4, #0
 800cc88:	d028      	beq.n	800ccdc <__d2b+0x80>
 800cc8a:	4668      	mov	r0, sp
 800cc8c:	9400      	str	r4, [sp, #0]
 800cc8e:	f7ff fd23 	bl	800c6d8 <__lo0bits>
 800cc92:	9b01      	ldr	r3, [sp, #4]
 800cc94:	9900      	ldr	r1, [sp, #0]
 800cc96:	2800      	cmp	r0, #0
 800cc98:	d01e      	beq.n	800ccd8 <__d2b+0x7c>
 800cc9a:	2220      	movs	r2, #32
 800cc9c:	001c      	movs	r4, r3
 800cc9e:	1a12      	subs	r2, r2, r0
 800cca0:	4094      	lsls	r4, r2
 800cca2:	0022      	movs	r2, r4
 800cca4:	40c3      	lsrs	r3, r0
 800cca6:	430a      	orrs	r2, r1
 800cca8:	6172      	str	r2, [r6, #20]
 800ccaa:	9301      	str	r3, [sp, #4]
 800ccac:	9c01      	ldr	r4, [sp, #4]
 800ccae:	61b4      	str	r4, [r6, #24]
 800ccb0:	1e63      	subs	r3, r4, #1
 800ccb2:	419c      	sbcs	r4, r3
 800ccb4:	3401      	adds	r4, #1
 800ccb6:	6134      	str	r4, [r6, #16]
 800ccb8:	2d00      	cmp	r5, #0
 800ccba:	d017      	beq.n	800ccec <__d2b+0x90>
 800ccbc:	2435      	movs	r4, #53	; 0x35
 800ccbe:	4b14      	ldr	r3, [pc, #80]	; (800cd10 <__d2b+0xb4>)
 800ccc0:	18ed      	adds	r5, r5, r3
 800ccc2:	182d      	adds	r5, r5, r0
 800ccc4:	603d      	str	r5, [r7, #0]
 800ccc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccc8:	1a24      	subs	r4, r4, r0
 800ccca:	601c      	str	r4, [r3, #0]
 800cccc:	0030      	movs	r0, r6
 800ccce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ccd0:	2280      	movs	r2, #128	; 0x80
 800ccd2:	0352      	lsls	r2, r2, #13
 800ccd4:	4313      	orrs	r3, r2
 800ccd6:	e7d5      	b.n	800cc84 <__d2b+0x28>
 800ccd8:	6171      	str	r1, [r6, #20]
 800ccda:	e7e7      	b.n	800ccac <__d2b+0x50>
 800ccdc:	a801      	add	r0, sp, #4
 800ccde:	f7ff fcfb 	bl	800c6d8 <__lo0bits>
 800cce2:	9b01      	ldr	r3, [sp, #4]
 800cce4:	2401      	movs	r4, #1
 800cce6:	6173      	str	r3, [r6, #20]
 800cce8:	3020      	adds	r0, #32
 800ccea:	e7e4      	b.n	800ccb6 <__d2b+0x5a>
 800ccec:	4b09      	ldr	r3, [pc, #36]	; (800cd14 <__d2b+0xb8>)
 800ccee:	18c0      	adds	r0, r0, r3
 800ccf0:	4b09      	ldr	r3, [pc, #36]	; (800cd18 <__d2b+0xbc>)
 800ccf2:	6038      	str	r0, [r7, #0]
 800ccf4:	18e3      	adds	r3, r4, r3
 800ccf6:	009b      	lsls	r3, r3, #2
 800ccf8:	18f3      	adds	r3, r6, r3
 800ccfa:	6958      	ldr	r0, [r3, #20]
 800ccfc:	f7ff fcd2 	bl	800c6a4 <__hi0bits>
 800cd00:	0164      	lsls	r4, r4, #5
 800cd02:	e7e0      	b.n	800ccc6 <__d2b+0x6a>
 800cd04:	080142e9 	.word	0x080142e9
 800cd08:	0801435a 	.word	0x0801435a
 800cd0c:	0000030f 	.word	0x0000030f
 800cd10:	fffffbcd 	.word	0xfffffbcd
 800cd14:	fffffbce 	.word	0xfffffbce
 800cd18:	3fffffff 	.word	0x3fffffff

0800cd1c <__ratio>:
 800cd1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd1e:	b087      	sub	sp, #28
 800cd20:	000f      	movs	r7, r1
 800cd22:	a904      	add	r1, sp, #16
 800cd24:	0006      	movs	r6, r0
 800cd26:	f7ff ff4d 	bl	800cbc4 <__b2d>
 800cd2a:	9000      	str	r0, [sp, #0]
 800cd2c:	9101      	str	r1, [sp, #4]
 800cd2e:	9c00      	ldr	r4, [sp, #0]
 800cd30:	9d01      	ldr	r5, [sp, #4]
 800cd32:	0038      	movs	r0, r7
 800cd34:	a905      	add	r1, sp, #20
 800cd36:	f7ff ff45 	bl	800cbc4 <__b2d>
 800cd3a:	9002      	str	r0, [sp, #8]
 800cd3c:	9103      	str	r1, [sp, #12]
 800cd3e:	9a02      	ldr	r2, [sp, #8]
 800cd40:	9b03      	ldr	r3, [sp, #12]
 800cd42:	6930      	ldr	r0, [r6, #16]
 800cd44:	6939      	ldr	r1, [r7, #16]
 800cd46:	9e04      	ldr	r6, [sp, #16]
 800cd48:	1a40      	subs	r0, r0, r1
 800cd4a:	9905      	ldr	r1, [sp, #20]
 800cd4c:	0140      	lsls	r0, r0, #5
 800cd4e:	1a71      	subs	r1, r6, r1
 800cd50:	1841      	adds	r1, r0, r1
 800cd52:	0508      	lsls	r0, r1, #20
 800cd54:	2900      	cmp	r1, #0
 800cd56:	dd07      	ble.n	800cd68 <__ratio+0x4c>
 800cd58:	9901      	ldr	r1, [sp, #4]
 800cd5a:	1845      	adds	r5, r0, r1
 800cd5c:	0020      	movs	r0, r4
 800cd5e:	0029      	movs	r1, r5
 800cd60:	f7f4 f88a 	bl	8000e78 <__aeabi_ddiv>
 800cd64:	b007      	add	sp, #28
 800cd66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd68:	9903      	ldr	r1, [sp, #12]
 800cd6a:	1a0b      	subs	r3, r1, r0
 800cd6c:	e7f6      	b.n	800cd5c <__ratio+0x40>

0800cd6e <__copybits>:
 800cd6e:	b570      	push	{r4, r5, r6, lr}
 800cd70:	0014      	movs	r4, r2
 800cd72:	0005      	movs	r5, r0
 800cd74:	3901      	subs	r1, #1
 800cd76:	6913      	ldr	r3, [r2, #16]
 800cd78:	1149      	asrs	r1, r1, #5
 800cd7a:	3101      	adds	r1, #1
 800cd7c:	0089      	lsls	r1, r1, #2
 800cd7e:	3414      	adds	r4, #20
 800cd80:	009b      	lsls	r3, r3, #2
 800cd82:	1841      	adds	r1, r0, r1
 800cd84:	18e3      	adds	r3, r4, r3
 800cd86:	42a3      	cmp	r3, r4
 800cd88:	d80d      	bhi.n	800cda6 <__copybits+0x38>
 800cd8a:	0014      	movs	r4, r2
 800cd8c:	3411      	adds	r4, #17
 800cd8e:	2500      	movs	r5, #0
 800cd90:	429c      	cmp	r4, r3
 800cd92:	d803      	bhi.n	800cd9c <__copybits+0x2e>
 800cd94:	1a9b      	subs	r3, r3, r2
 800cd96:	3b11      	subs	r3, #17
 800cd98:	089b      	lsrs	r3, r3, #2
 800cd9a:	009d      	lsls	r5, r3, #2
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	1940      	adds	r0, r0, r5
 800cda0:	4281      	cmp	r1, r0
 800cda2:	d803      	bhi.n	800cdac <__copybits+0x3e>
 800cda4:	bd70      	pop	{r4, r5, r6, pc}
 800cda6:	cc40      	ldmia	r4!, {r6}
 800cda8:	c540      	stmia	r5!, {r6}
 800cdaa:	e7ec      	b.n	800cd86 <__copybits+0x18>
 800cdac:	c008      	stmia	r0!, {r3}
 800cdae:	e7f7      	b.n	800cda0 <__copybits+0x32>

0800cdb0 <__any_on>:
 800cdb0:	0002      	movs	r2, r0
 800cdb2:	6900      	ldr	r0, [r0, #16]
 800cdb4:	b510      	push	{r4, lr}
 800cdb6:	3214      	adds	r2, #20
 800cdb8:	114b      	asrs	r3, r1, #5
 800cdba:	4298      	cmp	r0, r3
 800cdbc:	db13      	blt.n	800cde6 <__any_on+0x36>
 800cdbe:	dd0c      	ble.n	800cdda <__any_on+0x2a>
 800cdc0:	241f      	movs	r4, #31
 800cdc2:	0008      	movs	r0, r1
 800cdc4:	4020      	ands	r0, r4
 800cdc6:	4221      	tst	r1, r4
 800cdc8:	d007      	beq.n	800cdda <__any_on+0x2a>
 800cdca:	0099      	lsls	r1, r3, #2
 800cdcc:	588c      	ldr	r4, [r1, r2]
 800cdce:	0021      	movs	r1, r4
 800cdd0:	40c1      	lsrs	r1, r0
 800cdd2:	4081      	lsls	r1, r0
 800cdd4:	2001      	movs	r0, #1
 800cdd6:	428c      	cmp	r4, r1
 800cdd8:	d104      	bne.n	800cde4 <__any_on+0x34>
 800cdda:	009b      	lsls	r3, r3, #2
 800cddc:	18d3      	adds	r3, r2, r3
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d803      	bhi.n	800cdea <__any_on+0x3a>
 800cde2:	2000      	movs	r0, #0
 800cde4:	bd10      	pop	{r4, pc}
 800cde6:	0003      	movs	r3, r0
 800cde8:	e7f7      	b.n	800cdda <__any_on+0x2a>
 800cdea:	3b04      	subs	r3, #4
 800cdec:	6819      	ldr	r1, [r3, #0]
 800cdee:	2900      	cmp	r1, #0
 800cdf0:	d0f5      	beq.n	800cdde <__any_on+0x2e>
 800cdf2:	2001      	movs	r0, #1
 800cdf4:	e7f6      	b.n	800cde4 <__any_on+0x34>

0800cdf6 <__ascii_wctomb>:
 800cdf6:	0003      	movs	r3, r0
 800cdf8:	1e08      	subs	r0, r1, #0
 800cdfa:	d005      	beq.n	800ce08 <__ascii_wctomb+0x12>
 800cdfc:	2aff      	cmp	r2, #255	; 0xff
 800cdfe:	d904      	bls.n	800ce0a <__ascii_wctomb+0x14>
 800ce00:	228a      	movs	r2, #138	; 0x8a
 800ce02:	2001      	movs	r0, #1
 800ce04:	601a      	str	r2, [r3, #0]
 800ce06:	4240      	negs	r0, r0
 800ce08:	4770      	bx	lr
 800ce0a:	2001      	movs	r0, #1
 800ce0c:	700a      	strb	r2, [r1, #0]
 800ce0e:	e7fb      	b.n	800ce08 <__ascii_wctomb+0x12>

0800ce10 <_svfprintf_r>:
 800ce10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce12:	b0d9      	sub	sp, #356	; 0x164
 800ce14:	001c      	movs	r4, r3
 800ce16:	910b      	str	r1, [sp, #44]	; 0x2c
 800ce18:	9208      	str	r2, [sp, #32]
 800ce1a:	900a      	str	r0, [sp, #40]	; 0x28
 800ce1c:	f002 fdae 	bl	800f97c <_localeconv_r>
 800ce20:	6803      	ldr	r3, [r0, #0]
 800ce22:	0018      	movs	r0, r3
 800ce24:	931c      	str	r3, [sp, #112]	; 0x70
 800ce26:	f7f3 f96d 	bl	8000104 <strlen>
 800ce2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce2c:	9016      	str	r0, [sp, #88]	; 0x58
 800ce2e:	899b      	ldrh	r3, [r3, #12]
 800ce30:	061b      	lsls	r3, r3, #24
 800ce32:	d517      	bpl.n	800ce64 <_svfprintf_r+0x54>
 800ce34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce36:	691b      	ldr	r3, [r3, #16]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d113      	bne.n	800ce64 <_svfprintf_r+0x54>
 800ce3c:	2140      	movs	r1, #64	; 0x40
 800ce3e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ce40:	f7fd fb6e 	bl	800a520 <_malloc_r>
 800ce44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce46:	6018      	str	r0, [r3, #0]
 800ce48:	6118      	str	r0, [r3, #16]
 800ce4a:	2800      	cmp	r0, #0
 800ce4c:	d107      	bne.n	800ce5e <_svfprintf_r+0x4e>
 800ce4e:	230c      	movs	r3, #12
 800ce50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce52:	6013      	str	r3, [r2, #0]
 800ce54:	3b0d      	subs	r3, #13
 800ce56:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce58:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ce5a:	b059      	add	sp, #356	; 0x164
 800ce5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce5e:	2340      	movs	r3, #64	; 0x40
 800ce60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ce62:	6153      	str	r3, [r2, #20]
 800ce64:	2300      	movs	r3, #0
 800ce66:	2200      	movs	r2, #0
 800ce68:	932e      	str	r3, [sp, #184]	; 0xb8
 800ce6a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ce6c:	930e      	str	r3, [sp, #56]	; 0x38
 800ce6e:	2300      	movs	r3, #0
 800ce70:	9214      	str	r2, [sp, #80]	; 0x50
 800ce72:	9315      	str	r3, [sp, #84]	; 0x54
 800ce74:	2300      	movs	r3, #0
 800ce76:	af2f      	add	r7, sp, #188	; 0xbc
 800ce78:	972c      	str	r7, [sp, #176]	; 0xb0
 800ce7a:	931f      	str	r3, [sp, #124]	; 0x7c
 800ce7c:	931e      	str	r3, [sp, #120]	; 0x78
 800ce7e:	9312      	str	r3, [sp, #72]	; 0x48
 800ce80:	931b      	str	r3, [sp, #108]	; 0x6c
 800ce82:	931d      	str	r3, [sp, #116]	; 0x74
 800ce84:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce86:	9d08      	ldr	r5, [sp, #32]
 800ce88:	782b      	ldrb	r3, [r5, #0]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d002      	beq.n	800ce94 <_svfprintf_r+0x84>
 800ce8e:	2b25      	cmp	r3, #37	; 0x25
 800ce90:	d000      	beq.n	800ce94 <_svfprintf_r+0x84>
 800ce92:	e091      	b.n	800cfb8 <_svfprintf_r+0x1a8>
 800ce94:	9b08      	ldr	r3, [sp, #32]
 800ce96:	1aee      	subs	r6, r5, r3
 800ce98:	429d      	cmp	r5, r3
 800ce9a:	d016      	beq.n	800ceca <_svfprintf_r+0xba>
 800ce9c:	603b      	str	r3, [r7, #0]
 800ce9e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cea0:	607e      	str	r6, [r7, #4]
 800cea2:	199b      	adds	r3, r3, r6
 800cea4:	932e      	str	r3, [sp, #184]	; 0xb8
 800cea6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cea8:	3708      	adds	r7, #8
 800ceaa:	3301      	adds	r3, #1
 800ceac:	932d      	str	r3, [sp, #180]	; 0xb4
 800ceae:	2b07      	cmp	r3, #7
 800ceb0:	dd08      	ble.n	800cec4 <_svfprintf_r+0xb4>
 800ceb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ceb4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ceb6:	aa2c      	add	r2, sp, #176	; 0xb0
 800ceb8:	f004 f8c0 	bl	801103c <__ssprint_r>
 800cebc:	2800      	cmp	r0, #0
 800cebe:	d000      	beq.n	800cec2 <_svfprintf_r+0xb2>
 800cec0:	e1cf      	b.n	800d262 <_svfprintf_r+0x452>
 800cec2:	af2f      	add	r7, sp, #188	; 0xbc
 800cec4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cec6:	199b      	adds	r3, r3, r6
 800cec8:	9317      	str	r3, [sp, #92]	; 0x5c
 800ceca:	782b      	ldrb	r3, [r5, #0]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d101      	bne.n	800ced4 <_svfprintf_r+0xc4>
 800ced0:	f001 f99e 	bl	800e210 <_svfprintf_r+0x1400>
 800ced4:	221b      	movs	r2, #27
 800ced6:	2300      	movs	r3, #0
 800ced8:	a91e      	add	r1, sp, #120	; 0x78
 800ceda:	1852      	adds	r2, r2, r1
 800cedc:	7013      	strb	r3, [r2, #0]
 800cede:	2201      	movs	r2, #1
 800cee0:	001e      	movs	r6, r3
 800cee2:	4252      	negs	r2, r2
 800cee4:	3501      	adds	r5, #1
 800cee6:	9209      	str	r2, [sp, #36]	; 0x24
 800cee8:	9318      	str	r3, [sp, #96]	; 0x60
 800ceea:	1c6b      	adds	r3, r5, #1
 800ceec:	9313      	str	r3, [sp, #76]	; 0x4c
 800ceee:	782b      	ldrb	r3, [r5, #0]
 800cef0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cef2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800cef4:	3820      	subs	r0, #32
 800cef6:	285a      	cmp	r0, #90	; 0x5a
 800cef8:	d901      	bls.n	800cefe <_svfprintf_r+0xee>
 800cefa:	f000 fe20 	bl	800db3e <_svfprintf_r+0xd2e>
 800cefe:	f7f3 f913 	bl	8000128 <__gnu_thumb1_case_uhi>
 800cf02:	0078      	.short	0x0078
 800cf04:	061e061e 	.word	0x061e061e
 800cf08:	061e0082 	.word	0x061e0082
 800cf0c:	061e061e 	.word	0x061e061e
 800cf10:	061e005d 	.word	0x061e005d
 800cf14:	0084061e 	.word	0x0084061e
 800cf18:	061e008c 	.word	0x061e008c
 800cf1c:	0091008a 	.word	0x0091008a
 800cf20:	00b2061e 	.word	0x00b2061e
 800cf24:	00b400b4 	.word	0x00b400b4
 800cf28:	00b400b4 	.word	0x00b400b4
 800cf2c:	00b400b4 	.word	0x00b400b4
 800cf30:	00b400b4 	.word	0x00b400b4
 800cf34:	061e00b4 	.word	0x061e00b4
 800cf38:	061e061e 	.word	0x061e061e
 800cf3c:	061e061e 	.word	0x061e061e
 800cf40:	061e061e 	.word	0x061e061e
 800cf44:	061e013b 	.word	0x061e013b
 800cf48:	00f400e0 	.word	0x00f400e0
 800cf4c:	013b013b 	.word	0x013b013b
 800cf50:	061e013b 	.word	0x061e013b
 800cf54:	061e061e 	.word	0x061e061e
 800cf58:	00c7061e 	.word	0x00c7061e
 800cf5c:	061e061e 	.word	0x061e061e
 800cf60:	061e04c7 	.word	0x061e04c7
 800cf64:	061e061e 	.word	0x061e061e
 800cf68:	061e050a 	.word	0x061e050a
 800cf6c:	061e052a 	.word	0x061e052a
 800cf70:	055c061e 	.word	0x055c061e
 800cf74:	061e061e 	.word	0x061e061e
 800cf78:	061e061e 	.word	0x061e061e
 800cf7c:	061e061e 	.word	0x061e061e
 800cf80:	061e061e 	.word	0x061e061e
 800cf84:	061e013b 	.word	0x061e013b
 800cf88:	00f600e0 	.word	0x00f600e0
 800cf8c:	013b013b 	.word	0x013b013b
 800cf90:	00c9013b 	.word	0x00c9013b
 800cf94:	00dc00f6 	.word	0x00dc00f6
 800cf98:	00d5061e 	.word	0x00d5061e
 800cf9c:	04a7061e 	.word	0x04a7061e
 800cfa0:	04fa04c9 	.word	0x04fa04c9
 800cfa4:	061e00dc 	.word	0x061e00dc
 800cfa8:	0080050a 	.word	0x0080050a
 800cfac:	061e052c 	.word	0x061e052c
 800cfb0:	057c061e 	.word	0x057c061e
 800cfb4:	0080061e 	.word	0x0080061e
 800cfb8:	3501      	adds	r5, #1
 800cfba:	e765      	b.n	800ce88 <_svfprintf_r+0x78>
 800cfbc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfbe:	f002 fcdd 	bl	800f97c <_localeconv_r>
 800cfc2:	6843      	ldr	r3, [r0, #4]
 800cfc4:	0018      	movs	r0, r3
 800cfc6:	931d      	str	r3, [sp, #116]	; 0x74
 800cfc8:	f7f3 f89c 	bl	8000104 <strlen>
 800cfcc:	901b      	str	r0, [sp, #108]	; 0x6c
 800cfce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfd0:	f002 fcd4 	bl	800f97c <_localeconv_r>
 800cfd4:	6883      	ldr	r3, [r0, #8]
 800cfd6:	9312      	str	r3, [sp, #72]	; 0x48
 800cfd8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d011      	beq.n	800d002 <_svfprintf_r+0x1f2>
 800cfde:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d00e      	beq.n	800d002 <_svfprintf_r+0x1f2>
 800cfe4:	781b      	ldrb	r3, [r3, #0]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d00b      	beq.n	800d002 <_svfprintf_r+0x1f2>
 800cfea:	2380      	movs	r3, #128	; 0x80
 800cfec:	00db      	lsls	r3, r3, #3
 800cfee:	431e      	orrs	r6, r3
 800cff0:	e007      	b.n	800d002 <_svfprintf_r+0x1f2>
 800cff2:	231b      	movs	r3, #27
 800cff4:	aa1e      	add	r2, sp, #120	; 0x78
 800cff6:	189b      	adds	r3, r3, r2
 800cff8:	781a      	ldrb	r2, [r3, #0]
 800cffa:	2a00      	cmp	r2, #0
 800cffc:	d101      	bne.n	800d002 <_svfprintf_r+0x1f2>
 800cffe:	3220      	adds	r2, #32
 800d000:	701a      	strb	r2, [r3, #0]
 800d002:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800d004:	e771      	b.n	800ceea <_svfprintf_r+0xda>
 800d006:	2301      	movs	r3, #1
 800d008:	e7f1      	b.n	800cfee <_svfprintf_r+0x1de>
 800d00a:	cc08      	ldmia	r4!, {r3}
 800d00c:	9318      	str	r3, [sp, #96]	; 0x60
 800d00e:	2b00      	cmp	r3, #0
 800d010:	daf7      	bge.n	800d002 <_svfprintf_r+0x1f2>
 800d012:	425b      	negs	r3, r3
 800d014:	9318      	str	r3, [sp, #96]	; 0x60
 800d016:	2304      	movs	r3, #4
 800d018:	e7e9      	b.n	800cfee <_svfprintf_r+0x1de>
 800d01a:	231b      	movs	r3, #27
 800d01c:	aa1e      	add	r2, sp, #120	; 0x78
 800d01e:	189b      	adds	r3, r3, r2
 800d020:	222b      	movs	r2, #43	; 0x2b
 800d022:	e7ed      	b.n	800d000 <_svfprintf_r+0x1f0>
 800d024:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d026:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d028:	7812      	ldrb	r2, [r2, #0]
 800d02a:	3301      	adds	r3, #1
 800d02c:	920f      	str	r2, [sp, #60]	; 0x3c
 800d02e:	2a2a      	cmp	r2, #42	; 0x2a
 800d030:	d010      	beq.n	800d054 <_svfprintf_r+0x244>
 800d032:	2200      	movs	r2, #0
 800d034:	9209      	str	r2, [sp, #36]	; 0x24
 800d036:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d038:	9313      	str	r3, [sp, #76]	; 0x4c
 800d03a:	3a30      	subs	r2, #48	; 0x30
 800d03c:	2a09      	cmp	r2, #9
 800d03e:	d900      	bls.n	800d042 <_svfprintf_r+0x232>
 800d040:	e757      	b.n	800cef2 <_svfprintf_r+0xe2>
 800d042:	200a      	movs	r0, #10
 800d044:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d046:	4341      	muls	r1, r0
 800d048:	188a      	adds	r2, r1, r2
 800d04a:	9209      	str	r2, [sp, #36]	; 0x24
 800d04c:	781a      	ldrb	r2, [r3, #0]
 800d04e:	3301      	adds	r3, #1
 800d050:	920f      	str	r2, [sp, #60]	; 0x3c
 800d052:	e7f0      	b.n	800d036 <_svfprintf_r+0x226>
 800d054:	cc04      	ldmia	r4!, {r2}
 800d056:	9209      	str	r2, [sp, #36]	; 0x24
 800d058:	2a00      	cmp	r2, #0
 800d05a:	da02      	bge.n	800d062 <_svfprintf_r+0x252>
 800d05c:	2201      	movs	r2, #1
 800d05e:	4252      	negs	r2, r2
 800d060:	9209      	str	r2, [sp, #36]	; 0x24
 800d062:	9313      	str	r3, [sp, #76]	; 0x4c
 800d064:	e7cd      	b.n	800d002 <_svfprintf_r+0x1f2>
 800d066:	2380      	movs	r3, #128	; 0x80
 800d068:	e7c1      	b.n	800cfee <_svfprintf_r+0x1de>
 800d06a:	2200      	movs	r2, #0
 800d06c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d06e:	9218      	str	r2, [sp, #96]	; 0x60
 800d070:	210a      	movs	r1, #10
 800d072:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d074:	434a      	muls	r2, r1
 800d076:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d078:	3930      	subs	r1, #48	; 0x30
 800d07a:	188a      	adds	r2, r1, r2
 800d07c:	9218      	str	r2, [sp, #96]	; 0x60
 800d07e:	001a      	movs	r2, r3
 800d080:	7812      	ldrb	r2, [r2, #0]
 800d082:	3301      	adds	r3, #1
 800d084:	920f      	str	r2, [sp, #60]	; 0x3c
 800d086:	3a30      	subs	r2, #48	; 0x30
 800d088:	9313      	str	r3, [sp, #76]	; 0x4c
 800d08a:	2a09      	cmp	r2, #9
 800d08c:	d9f0      	bls.n	800d070 <_svfprintf_r+0x260>
 800d08e:	e730      	b.n	800cef2 <_svfprintf_r+0xe2>
 800d090:	2308      	movs	r3, #8
 800d092:	e7ac      	b.n	800cfee <_svfprintf_r+0x1de>
 800d094:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d096:	781b      	ldrb	r3, [r3, #0]
 800d098:	2b68      	cmp	r3, #104	; 0x68
 800d09a:	d105      	bne.n	800d0a8 <_svfprintf_r+0x298>
 800d09c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d09e:	3301      	adds	r3, #1
 800d0a0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0a2:	2380      	movs	r3, #128	; 0x80
 800d0a4:	009b      	lsls	r3, r3, #2
 800d0a6:	e7a2      	b.n	800cfee <_svfprintf_r+0x1de>
 800d0a8:	2340      	movs	r3, #64	; 0x40
 800d0aa:	e7a0      	b.n	800cfee <_svfprintf_r+0x1de>
 800d0ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	2b6c      	cmp	r3, #108	; 0x6c
 800d0b2:	d104      	bne.n	800d0be <_svfprintf_r+0x2ae>
 800d0b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0ba:	2320      	movs	r3, #32
 800d0bc:	e797      	b.n	800cfee <_svfprintf_r+0x1de>
 800d0be:	2310      	movs	r3, #16
 800d0c0:	e795      	b.n	800cfee <_svfprintf_r+0x1de>
 800d0c2:	0021      	movs	r1, r4
 800d0c4:	c904      	ldmia	r1!, {r2}
 800d0c6:	ab3f      	add	r3, sp, #252	; 0xfc
 800d0c8:	910d      	str	r1, [sp, #52]	; 0x34
 800d0ca:	211b      	movs	r1, #27
 800d0cc:	701a      	strb	r2, [r3, #0]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	a81e      	add	r0, sp, #120	; 0x78
 800d0d2:	1809      	adds	r1, r1, r0
 800d0d4:	700a      	strb	r2, [r1, #0]
 800d0d6:	920c      	str	r2, [sp, #48]	; 0x30
 800d0d8:	3201      	adds	r2, #1
 800d0da:	9209      	str	r2, [sp, #36]	; 0x24
 800d0dc:	2200      	movs	r2, #0
 800d0de:	9308      	str	r3, [sp, #32]
 800d0e0:	0015      	movs	r5, r2
 800d0e2:	9219      	str	r2, [sp, #100]	; 0x64
 800d0e4:	9210      	str	r2, [sp, #64]	; 0x40
 800d0e6:	9211      	str	r2, [sp, #68]	; 0x44
 800d0e8:	e1f1      	b.n	800d4ce <_svfprintf_r+0x6be>
 800d0ea:	2310      	movs	r3, #16
 800d0ec:	431e      	orrs	r6, r3
 800d0ee:	06b3      	lsls	r3, r6, #26
 800d0f0:	d531      	bpl.n	800d156 <_svfprintf_r+0x346>
 800d0f2:	2307      	movs	r3, #7
 800d0f4:	3407      	adds	r4, #7
 800d0f6:	439c      	bics	r4, r3
 800d0f8:	0022      	movs	r2, r4
 800d0fa:	ca18      	ldmia	r2!, {r3, r4}
 800d0fc:	9306      	str	r3, [sp, #24]
 800d0fe:	9407      	str	r4, [sp, #28]
 800d100:	920d      	str	r2, [sp, #52]	; 0x34
 800d102:	9a07      	ldr	r2, [sp, #28]
 800d104:	2301      	movs	r3, #1
 800d106:	2a00      	cmp	r2, #0
 800d108:	da0b      	bge.n	800d122 <_svfprintf_r+0x312>
 800d10a:	9c06      	ldr	r4, [sp, #24]
 800d10c:	9d07      	ldr	r5, [sp, #28]
 800d10e:	2200      	movs	r2, #0
 800d110:	4261      	negs	r1, r4
 800d112:	41aa      	sbcs	r2, r5
 800d114:	9106      	str	r1, [sp, #24]
 800d116:	9207      	str	r2, [sp, #28]
 800d118:	221b      	movs	r2, #27
 800d11a:	a91e      	add	r1, sp, #120	; 0x78
 800d11c:	1852      	adds	r2, r2, r1
 800d11e:	212d      	movs	r1, #45	; 0x2d
 800d120:	7011      	strb	r1, [r2, #0]
 800d122:	9907      	ldr	r1, [sp, #28]
 800d124:	9a06      	ldr	r2, [sp, #24]
 800d126:	430a      	orrs	r2, r1
 800d128:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d12a:	3101      	adds	r1, #1
 800d12c:	d101      	bne.n	800d132 <_svfprintf_r+0x322>
 800d12e:	f001 f87b 	bl	800e228 <_svfprintf_r+0x1418>
 800d132:	2180      	movs	r1, #128	; 0x80
 800d134:	0034      	movs	r4, r6
 800d136:	438c      	bics	r4, r1
 800d138:	2a00      	cmp	r2, #0
 800d13a:	d001      	beq.n	800d140 <_svfprintf_r+0x330>
 800d13c:	f001 f879 	bl	800e232 <_svfprintf_r+0x1422>
 800d140:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d142:	2a00      	cmp	r2, #0
 800d144:	d101      	bne.n	800d14a <_svfprintf_r+0x33a>
 800d146:	f000 fcef 	bl	800db28 <_svfprintf_r+0xd18>
 800d14a:	2b01      	cmp	r3, #1
 800d14c:	d001      	beq.n	800d152 <_svfprintf_r+0x342>
 800d14e:	f001 f874 	bl	800e23a <_svfprintf_r+0x142a>
 800d152:	f000 fc79 	bl	800da48 <_svfprintf_r+0xc38>
 800d156:	0022      	movs	r2, r4
 800d158:	ca08      	ldmia	r2!, {r3}
 800d15a:	920d      	str	r2, [sp, #52]	; 0x34
 800d15c:	06f2      	lsls	r2, r6, #27
 800d15e:	d503      	bpl.n	800d168 <_svfprintf_r+0x358>
 800d160:	9306      	str	r3, [sp, #24]
 800d162:	17db      	asrs	r3, r3, #31
 800d164:	9307      	str	r3, [sp, #28]
 800d166:	e7cc      	b.n	800d102 <_svfprintf_r+0x2f2>
 800d168:	0672      	lsls	r2, r6, #25
 800d16a:	d501      	bpl.n	800d170 <_svfprintf_r+0x360>
 800d16c:	b21b      	sxth	r3, r3
 800d16e:	e7f7      	b.n	800d160 <_svfprintf_r+0x350>
 800d170:	05b2      	lsls	r2, r6, #22
 800d172:	d5f5      	bpl.n	800d160 <_svfprintf_r+0x350>
 800d174:	b25b      	sxtb	r3, r3
 800d176:	e7f3      	b.n	800d160 <_svfprintf_r+0x350>
 800d178:	2307      	movs	r3, #7
 800d17a:	3407      	adds	r4, #7
 800d17c:	439c      	bics	r4, r3
 800d17e:	0022      	movs	r2, r4
 800d180:	ca18      	ldmia	r2!, {r3, r4}
 800d182:	920d      	str	r2, [sp, #52]	; 0x34
 800d184:	2201      	movs	r2, #1
 800d186:	9314      	str	r3, [sp, #80]	; 0x50
 800d188:	9415      	str	r4, [sp, #84]	; 0x54
 800d18a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d18c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d18e:	005c      	lsls	r4, r3, #1
 800d190:	0864      	lsrs	r4, r4, #1
 800d192:	0028      	movs	r0, r5
 800d194:	0021      	movs	r1, r4
 800d196:	4b3e      	ldr	r3, [pc, #248]	; (800d290 <_svfprintf_r+0x480>)
 800d198:	4252      	negs	r2, r2
 800d19a:	f7f5 f8ab 	bl	80022f4 <__aeabi_dcmpun>
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	d126      	bne.n	800d1f0 <_svfprintf_r+0x3e0>
 800d1a2:	2201      	movs	r2, #1
 800d1a4:	0028      	movs	r0, r5
 800d1a6:	0021      	movs	r1, r4
 800d1a8:	4b39      	ldr	r3, [pc, #228]	; (800d290 <_svfprintf_r+0x480>)
 800d1aa:	4252      	negs	r2, r2
 800d1ac:	f7f3 f95c 	bl	8000468 <__aeabi_dcmple>
 800d1b0:	2800      	cmp	r0, #0
 800d1b2:	d11d      	bne.n	800d1f0 <_svfprintf_r+0x3e0>
 800d1b4:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d1b6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	f7f3 f94a 	bl	8000454 <__aeabi_dcmplt>
 800d1c0:	2800      	cmp	r0, #0
 800d1c2:	d004      	beq.n	800d1ce <_svfprintf_r+0x3be>
 800d1c4:	231b      	movs	r3, #27
 800d1c6:	aa1e      	add	r2, sp, #120	; 0x78
 800d1c8:	189b      	adds	r3, r3, r2
 800d1ca:	222d      	movs	r2, #45	; 0x2d
 800d1cc:	701a      	strb	r2, [r3, #0]
 800d1ce:	4b31      	ldr	r3, [pc, #196]	; (800d294 <_svfprintf_r+0x484>)
 800d1d0:	9308      	str	r3, [sp, #32]
 800d1d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1d4:	2b47      	cmp	r3, #71	; 0x47
 800d1d6:	dd01      	ble.n	800d1dc <_svfprintf_r+0x3cc>
 800d1d8:	4b2f      	ldr	r3, [pc, #188]	; (800d298 <_svfprintf_r+0x488>)
 800d1da:	9308      	str	r3, [sp, #32]
 800d1dc:	2380      	movs	r3, #128	; 0x80
 800d1de:	439e      	bics	r6, r3
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	930c      	str	r3, [sp, #48]	; 0x30
 800d1e4:	3303      	adds	r3, #3
 800d1e6:	9309      	str	r3, [sp, #36]	; 0x24
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	9319      	str	r3, [sp, #100]	; 0x64
 800d1ec:	f000 fc78 	bl	800dae0 <_svfprintf_r+0xcd0>
 800d1f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d1f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d1f4:	0010      	movs	r0, r2
 800d1f6:	0019      	movs	r1, r3
 800d1f8:	f7f5 f87c 	bl	80022f4 <__aeabi_dcmpun>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d00e      	beq.n	800d21e <_svfprintf_r+0x40e>
 800d200:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d202:	2b00      	cmp	r3, #0
 800d204:	da04      	bge.n	800d210 <_svfprintf_r+0x400>
 800d206:	231b      	movs	r3, #27
 800d208:	aa1e      	add	r2, sp, #120	; 0x78
 800d20a:	189b      	adds	r3, r3, r2
 800d20c:	222d      	movs	r2, #45	; 0x2d
 800d20e:	701a      	strb	r2, [r3, #0]
 800d210:	4b22      	ldr	r3, [pc, #136]	; (800d29c <_svfprintf_r+0x48c>)
 800d212:	9308      	str	r3, [sp, #32]
 800d214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d216:	2b47      	cmp	r3, #71	; 0x47
 800d218:	dde0      	ble.n	800d1dc <_svfprintf_r+0x3cc>
 800d21a:	4b21      	ldr	r3, [pc, #132]	; (800d2a0 <_svfprintf_r+0x490>)
 800d21c:	e7dd      	b.n	800d1da <_svfprintf_r+0x3ca>
 800d21e:	2320      	movs	r3, #32
 800d220:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d222:	439a      	bics	r2, r3
 800d224:	9210      	str	r2, [sp, #64]	; 0x40
 800d226:	2a41      	cmp	r2, #65	; 0x41
 800d228:	d123      	bne.n	800d272 <_svfprintf_r+0x462>
 800d22a:	2230      	movs	r2, #48	; 0x30
 800d22c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d22e:	ab25      	add	r3, sp, #148	; 0x94
 800d230:	701a      	strb	r2, [r3, #0]
 800d232:	3248      	adds	r2, #72	; 0x48
 800d234:	2961      	cmp	r1, #97	; 0x61
 800d236:	d000      	beq.n	800d23a <_svfprintf_r+0x42a>
 800d238:	3a20      	subs	r2, #32
 800d23a:	705a      	strb	r2, [r3, #1]
 800d23c:	2302      	movs	r3, #2
 800d23e:	431e      	orrs	r6, r3
 800d240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d242:	2b63      	cmp	r3, #99	; 0x63
 800d244:	dd2e      	ble.n	800d2a4 <_svfprintf_r+0x494>
 800d246:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d248:	1c59      	adds	r1, r3, #1
 800d24a:	f7fd f969 	bl	800a520 <_malloc_r>
 800d24e:	9008      	str	r0, [sp, #32]
 800d250:	2800      	cmp	r0, #0
 800d252:	d000      	beq.n	800d256 <_svfprintf_r+0x446>
 800d254:	e216      	b.n	800d684 <_svfprintf_r+0x874>
 800d256:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d258:	899a      	ldrh	r2, [r3, #12]
 800d25a:	2340      	movs	r3, #64	; 0x40
 800d25c:	4313      	orrs	r3, r2
 800d25e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d260:	8193      	strh	r3, [r2, #12]
 800d262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d264:	899b      	ldrh	r3, [r3, #12]
 800d266:	065b      	lsls	r3, r3, #25
 800d268:	d400      	bmi.n	800d26c <_svfprintf_r+0x45c>
 800d26a:	e5f5      	b.n	800ce58 <_svfprintf_r+0x48>
 800d26c:	2301      	movs	r3, #1
 800d26e:	425b      	negs	r3, r3
 800d270:	e5f1      	b.n	800ce56 <_svfprintf_r+0x46>
 800d272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d274:	900c      	str	r0, [sp, #48]	; 0x30
 800d276:	3301      	adds	r3, #1
 800d278:	d100      	bne.n	800d27c <_svfprintf_r+0x46c>
 800d27a:	e206      	b.n	800d68a <_svfprintf_r+0x87a>
 800d27c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d27e:	2b47      	cmp	r3, #71	; 0x47
 800d280:	d114      	bne.n	800d2ac <_svfprintf_r+0x49c>
 800d282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d284:	2b00      	cmp	r3, #0
 800d286:	d111      	bne.n	800d2ac <_svfprintf_r+0x49c>
 800d288:	3301      	adds	r3, #1
 800d28a:	9309      	str	r3, [sp, #36]	; 0x24
 800d28c:	e00e      	b.n	800d2ac <_svfprintf_r+0x49c>
 800d28e:	46c0      	nop			; (mov r8, r8)
 800d290:	7fefffff 	.word	0x7fefffff
 800d294:	080144b4 	.word	0x080144b4
 800d298:	080144b8 	.word	0x080144b8
 800d29c:	080144bc 	.word	0x080144bc
 800d2a0:	080144c0 	.word	0x080144c0
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	930c      	str	r3, [sp, #48]	; 0x30
 800d2a8:	ab3f      	add	r3, sp, #252	; 0xfc
 800d2aa:	9308      	str	r3, [sp, #32]
 800d2ac:	2380      	movs	r3, #128	; 0x80
 800d2ae:	005b      	lsls	r3, r3, #1
 800d2b0:	4333      	orrs	r3, r6
 800d2b2:	931a      	str	r3, [sp, #104]	; 0x68
 800d2b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	db00      	blt.n	800d2be <_svfprintf_r+0x4ae>
 800d2bc:	e1e7      	b.n	800d68e <_svfprintf_r+0x87e>
 800d2be:	2280      	movs	r2, #128	; 0x80
 800d2c0:	0612      	lsls	r2, r2, #24
 800d2c2:	4694      	mov	ip, r2
 800d2c4:	4463      	add	r3, ip
 800d2c6:	930e      	str	r3, [sp, #56]	; 0x38
 800d2c8:	232d      	movs	r3, #45	; 0x2d
 800d2ca:	9322      	str	r3, [sp, #136]	; 0x88
 800d2cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2ce:	2b41      	cmp	r3, #65	; 0x41
 800d2d0:	d000      	beq.n	800d2d4 <_svfprintf_r+0x4c4>
 800d2d2:	e1f5      	b.n	800d6c0 <_svfprintf_r+0x8b0>
 800d2d4:	0028      	movs	r0, r5
 800d2d6:	aa26      	add	r2, sp, #152	; 0x98
 800d2d8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d2da:	f002 fb73 	bl	800f9c4 <frexp>
 800d2de:	23ff      	movs	r3, #255	; 0xff
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	059b      	lsls	r3, r3, #22
 800d2e4:	f7f4 f9c2 	bl	800166c <__aeabi_dmul>
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	0004      	movs	r4, r0
 800d2ee:	000d      	movs	r5, r1
 800d2f0:	f7f3 f8aa 	bl	8000448 <__aeabi_dcmpeq>
 800d2f4:	2800      	cmp	r0, #0
 800d2f6:	d001      	beq.n	800d2fc <_svfprintf_r+0x4ec>
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	9326      	str	r3, [sp, #152]	; 0x98
 800d2fc:	4bda      	ldr	r3, [pc, #872]	; (800d668 <_svfprintf_r+0x858>)
 800d2fe:	9319      	str	r3, [sp, #100]	; 0x64
 800d300:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d302:	2b61      	cmp	r3, #97	; 0x61
 800d304:	d001      	beq.n	800d30a <_svfprintf_r+0x4fa>
 800d306:	4bd9      	ldr	r3, [pc, #868]	; (800d66c <_svfprintf_r+0x85c>)
 800d308:	9319      	str	r3, [sp, #100]	; 0x64
 800d30a:	9b08      	ldr	r3, [sp, #32]
 800d30c:	930e      	str	r3, [sp, #56]	; 0x38
 800d30e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d310:	3b01      	subs	r3, #1
 800d312:	9311      	str	r3, [sp, #68]	; 0x44
 800d314:	2200      	movs	r2, #0
 800d316:	4bd6      	ldr	r3, [pc, #856]	; (800d670 <_svfprintf_r+0x860>)
 800d318:	0020      	movs	r0, r4
 800d31a:	0029      	movs	r1, r5
 800d31c:	f7f4 f9a6 	bl	800166c <__aeabi_dmul>
 800d320:	000d      	movs	r5, r1
 800d322:	0004      	movs	r4, r0
 800d324:	f7f5 f804 	bl	8002330 <__aeabi_d2iz>
 800d328:	9021      	str	r0, [sp, #132]	; 0x84
 800d32a:	f7f5 f837 	bl	800239c <__aeabi_i2d>
 800d32e:	0002      	movs	r2, r0
 800d330:	000b      	movs	r3, r1
 800d332:	0020      	movs	r0, r4
 800d334:	0029      	movs	r1, r5
 800d336:	f7f4 fc5b 	bl	8001bf0 <__aeabi_dsub>
 800d33a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d33c:	000d      	movs	r5, r1
 800d33e:	001a      	movs	r2, r3
 800d340:	3201      	adds	r2, #1
 800d342:	9921      	ldr	r1, [sp, #132]	; 0x84
 800d344:	920e      	str	r2, [sp, #56]	; 0x38
 800d346:	9223      	str	r2, [sp, #140]	; 0x8c
 800d348:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d34a:	0004      	movs	r4, r0
 800d34c:	5c52      	ldrb	r2, [r2, r1]
 800d34e:	701a      	strb	r2, [r3, #0]
 800d350:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d352:	9320      	str	r3, [sp, #128]	; 0x80
 800d354:	3301      	adds	r3, #1
 800d356:	d00a      	beq.n	800d36e <_svfprintf_r+0x55e>
 800d358:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d35a:	2200      	movs	r2, #0
 800d35c:	3b01      	subs	r3, #1
 800d35e:	9311      	str	r3, [sp, #68]	; 0x44
 800d360:	0020      	movs	r0, r4
 800d362:	2300      	movs	r3, #0
 800d364:	0029      	movs	r1, r5
 800d366:	f7f3 f86f 	bl	8000448 <__aeabi_dcmpeq>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d0d2      	beq.n	800d314 <_svfprintf_r+0x504>
 800d36e:	2200      	movs	r2, #0
 800d370:	0020      	movs	r0, r4
 800d372:	0029      	movs	r1, r5
 800d374:	4bbf      	ldr	r3, [pc, #764]	; (800d674 <_svfprintf_r+0x864>)
 800d376:	f7f3 f881 	bl	800047c <__aeabi_dcmpgt>
 800d37a:	2800      	cmp	r0, #0
 800d37c:	d10c      	bne.n	800d398 <_svfprintf_r+0x588>
 800d37e:	2200      	movs	r2, #0
 800d380:	0020      	movs	r0, r4
 800d382:	0029      	movs	r1, r5
 800d384:	4bbb      	ldr	r3, [pc, #748]	; (800d674 <_svfprintf_r+0x864>)
 800d386:	f7f3 f85f 	bl	8000448 <__aeabi_dcmpeq>
 800d38a:	2800      	cmp	r0, #0
 800d38c:	d100      	bne.n	800d390 <_svfprintf_r+0x580>
 800d38e:	e191      	b.n	800d6b4 <_svfprintf_r+0x8a4>
 800d390:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d392:	07db      	lsls	r3, r3, #31
 800d394:	d400      	bmi.n	800d398 <_svfprintf_r+0x588>
 800d396:	e18d      	b.n	800d6b4 <_svfprintf_r+0x8a4>
 800d398:	2030      	movs	r0, #48	; 0x30
 800d39a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d39c:	932a      	str	r3, [sp, #168]	; 0xa8
 800d39e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d3a0:	7bdb      	ldrb	r3, [r3, #15]
 800d3a2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800d3a4:	3a01      	subs	r2, #1
 800d3a6:	922a      	str	r2, [sp, #168]	; 0xa8
 800d3a8:	7811      	ldrb	r1, [r2, #0]
 800d3aa:	4299      	cmp	r1, r3
 800d3ac:	d100      	bne.n	800d3b0 <_svfprintf_r+0x5a0>
 800d3ae:	e171      	b.n	800d694 <_svfprintf_r+0x884>
 800d3b0:	1c4b      	adds	r3, r1, #1
 800d3b2:	b2db      	uxtb	r3, r3
 800d3b4:	2939      	cmp	r1, #57	; 0x39
 800d3b6:	d101      	bne.n	800d3bc <_svfprintf_r+0x5ac>
 800d3b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d3ba:	7a9b      	ldrb	r3, [r3, #10]
 800d3bc:	7013      	strb	r3, [r2, #0]
 800d3be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d3c0:	9a08      	ldr	r2, [sp, #32]
 800d3c2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800d3c4:	1a9b      	subs	r3, r3, r2
 800d3c6:	930e      	str	r3, [sp, #56]	; 0x38
 800d3c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d3ca:	2b47      	cmp	r3, #71	; 0x47
 800d3cc:	d000      	beq.n	800d3d0 <_svfprintf_r+0x5c0>
 800d3ce:	e1c4      	b.n	800d75a <_svfprintf_r+0x94a>
 800d3d0:	1ceb      	adds	r3, r5, #3
 800d3d2:	db03      	blt.n	800d3dc <_svfprintf_r+0x5cc>
 800d3d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3d6:	42ab      	cmp	r3, r5
 800d3d8:	db00      	blt.n	800d3dc <_svfprintf_r+0x5cc>
 800d3da:	e1e6      	b.n	800d7aa <_svfprintf_r+0x99a>
 800d3dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3de:	3b02      	subs	r3, #2
 800d3e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d3e2:	223c      	movs	r2, #60	; 0x3c
 800d3e4:	466b      	mov	r3, sp
 800d3e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d3e8:	189b      	adds	r3, r3, r2
 800d3ea:	1e6c      	subs	r4, r5, #1
 800d3ec:	3a1c      	subs	r2, #28
 800d3ee:	2000      	movs	r0, #0
 800d3f0:	781b      	ldrb	r3, [r3, #0]
 800d3f2:	9426      	str	r4, [sp, #152]	; 0x98
 800d3f4:	4391      	bics	r1, r2
 800d3f6:	2941      	cmp	r1, #65	; 0x41
 800d3f8:	d102      	bne.n	800d400 <_svfprintf_r+0x5f0>
 800d3fa:	330f      	adds	r3, #15
 800d3fc:	b2db      	uxtb	r3, r3
 800d3fe:	3001      	adds	r0, #1
 800d400:	a928      	add	r1, sp, #160	; 0xa0
 800d402:	700b      	strb	r3, [r1, #0]
 800d404:	232b      	movs	r3, #43	; 0x2b
 800d406:	2c00      	cmp	r4, #0
 800d408:	da02      	bge.n	800d410 <_svfprintf_r+0x600>
 800d40a:	2401      	movs	r4, #1
 800d40c:	3302      	adds	r3, #2
 800d40e:	1b64      	subs	r4, r4, r5
 800d410:	704b      	strb	r3, [r1, #1]
 800d412:	2c09      	cmp	r4, #9
 800d414:	dc00      	bgt.n	800d418 <_svfprintf_r+0x608>
 800d416:	e1ba      	b.n	800d78e <_svfprintf_r+0x97e>
 800d418:	2337      	movs	r3, #55	; 0x37
 800d41a:	250a      	movs	r5, #10
 800d41c:	aa1e      	add	r2, sp, #120	; 0x78
 800d41e:	189b      	adds	r3, r3, r2
 800d420:	9310      	str	r3, [sp, #64]	; 0x40
 800d422:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d424:	0020      	movs	r0, r4
 800d426:	9309      	str	r3, [sp, #36]	; 0x24
 800d428:	0029      	movs	r1, r5
 800d42a:	3b01      	subs	r3, #1
 800d42c:	9310      	str	r3, [sp, #64]	; 0x40
 800d42e:	f7f2 fff5 	bl	800041c <__aeabi_idivmod>
 800d432:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d434:	3130      	adds	r1, #48	; 0x30
 800d436:	7019      	strb	r1, [r3, #0]
 800d438:	0020      	movs	r0, r4
 800d43a:	0029      	movs	r1, r5
 800d43c:	9411      	str	r4, [sp, #68]	; 0x44
 800d43e:	f7f2 ff07 	bl	8000250 <__divsi3>
 800d442:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d444:	0004      	movs	r4, r0
 800d446:	2b63      	cmp	r3, #99	; 0x63
 800d448:	dceb      	bgt.n	800d422 <_svfprintf_r+0x612>
 800d44a:	222a      	movs	r2, #42	; 0x2a
 800d44c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d44e:	a81e      	add	r0, sp, #120	; 0x78
 800d450:	1e99      	subs	r1, r3, #2
 800d452:	1812      	adds	r2, r2, r0
 800d454:	2037      	movs	r0, #55	; 0x37
 800d456:	000b      	movs	r3, r1
 800d458:	3430      	adds	r4, #48	; 0x30
 800d45a:	700c      	strb	r4, [r1, #0]
 800d45c:	ac1e      	add	r4, sp, #120	; 0x78
 800d45e:	1900      	adds	r0, r0, r4
 800d460:	4283      	cmp	r3, r0
 800d462:	d200      	bcs.n	800d466 <_svfprintf_r+0x656>
 800d464:	e18e      	b.n	800d784 <_svfprintf_r+0x974>
 800d466:	2300      	movs	r3, #0
 800d468:	4281      	cmp	r1, r0
 800d46a:	d804      	bhi.n	800d476 <_svfprintf_r+0x666>
 800d46c:	aa1e      	add	r2, sp, #120	; 0x78
 800d46e:	3339      	adds	r3, #57	; 0x39
 800d470:	189b      	adds	r3, r3, r2
 800d472:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d474:	1a9b      	subs	r3, r3, r2
 800d476:	222a      	movs	r2, #42	; 0x2a
 800d478:	a91e      	add	r1, sp, #120	; 0x78
 800d47a:	1852      	adds	r2, r2, r1
 800d47c:	18d3      	adds	r3, r2, r3
 800d47e:	aa28      	add	r2, sp, #160	; 0xa0
 800d480:	1a9b      	subs	r3, r3, r2
 800d482:	931e      	str	r3, [sp, #120]	; 0x78
 800d484:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d486:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d488:	4694      	mov	ip, r2
 800d48a:	4463      	add	r3, ip
 800d48c:	9309      	str	r3, [sp, #36]	; 0x24
 800d48e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d490:	2b01      	cmp	r3, #1
 800d492:	dc01      	bgt.n	800d498 <_svfprintf_r+0x688>
 800d494:	07f3      	lsls	r3, r6, #31
 800d496:	d504      	bpl.n	800d4a2 <_svfprintf_r+0x692>
 800d498:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d49a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d49c:	4694      	mov	ip, r2
 800d49e:	4463      	add	r3, ip
 800d4a0:	9309      	str	r3, [sp, #36]	; 0x24
 800d4a2:	2280      	movs	r2, #128	; 0x80
 800d4a4:	4b74      	ldr	r3, [pc, #464]	; (800d678 <_svfprintf_r+0x868>)
 800d4a6:	0052      	lsls	r2, r2, #1
 800d4a8:	4033      	ands	r3, r6
 800d4aa:	431a      	orrs	r2, r3
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	001d      	movs	r5, r3
 800d4b0:	921a      	str	r2, [sp, #104]	; 0x68
 800d4b2:	9310      	str	r3, [sp, #64]	; 0x40
 800d4b4:	9311      	str	r3, [sp, #68]	; 0x44
 800d4b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d4b8:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800d4ba:	9319      	str	r3, [sp, #100]	; 0x64
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d006      	beq.n	800d4ce <_svfprintf_r+0x6be>
 800d4c0:	231b      	movs	r3, #27
 800d4c2:	aa1e      	add	r2, sp, #120	; 0x78
 800d4c4:	189b      	adds	r3, r3, r2
 800d4c6:	222d      	movs	r2, #45	; 0x2d
 800d4c8:	701a      	strb	r2, [r3, #0]
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	9319      	str	r3, [sp, #100]	; 0x64
 800d4ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d4d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4d2:	931a      	str	r3, [sp, #104]	; 0x68
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	da00      	bge.n	800d4da <_svfprintf_r+0x6ca>
 800d4d8:	921a      	str	r2, [sp, #104]	; 0x68
 800d4da:	231b      	movs	r3, #27
 800d4dc:	aa1e      	add	r2, sp, #120	; 0x78
 800d4de:	189b      	adds	r3, r3, r2
 800d4e0:	781b      	ldrb	r3, [r3, #0]
 800d4e2:	1e5a      	subs	r2, r3, #1
 800d4e4:	4193      	sbcs	r3, r2
 800d4e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d4e8:	18d3      	adds	r3, r2, r3
 800d4ea:	931a      	str	r3, [sp, #104]	; 0x68
 800d4ec:	0032      	movs	r2, r6
 800d4ee:	2302      	movs	r3, #2
 800d4f0:	401a      	ands	r2, r3
 800d4f2:	9220      	str	r2, [sp, #128]	; 0x80
 800d4f4:	421e      	tst	r6, r3
 800d4f6:	d002      	beq.n	800d4fe <_svfprintf_r+0x6ee>
 800d4f8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d4fa:	3302      	adds	r3, #2
 800d4fc:	931a      	str	r3, [sp, #104]	; 0x68
 800d4fe:	2384      	movs	r3, #132	; 0x84
 800d500:	0032      	movs	r2, r6
 800d502:	401a      	ands	r2, r3
 800d504:	9221      	str	r2, [sp, #132]	; 0x84
 800d506:	421e      	tst	r6, r3
 800d508:	d11f      	bne.n	800d54a <_svfprintf_r+0x73a>
 800d50a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d50c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d50e:	1a9c      	subs	r4, r3, r2
 800d510:	2c00      	cmp	r4, #0
 800d512:	dd1a      	ble.n	800d54a <_svfprintf_r+0x73a>
 800d514:	0039      	movs	r1, r7
 800d516:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d518:	4858      	ldr	r0, [pc, #352]	; (800d67c <_svfprintf_r+0x86c>)
 800d51a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d51c:	3301      	adds	r3, #1
 800d51e:	3108      	adds	r1, #8
 800d520:	6038      	str	r0, [r7, #0]
 800d522:	2c10      	cmp	r4, #16
 800d524:	dd00      	ble.n	800d528 <_svfprintf_r+0x718>
 800d526:	e31c      	b.n	800db62 <_svfprintf_r+0xd52>
 800d528:	607c      	str	r4, [r7, #4]
 800d52a:	18a4      	adds	r4, r4, r2
 800d52c:	000f      	movs	r7, r1
 800d52e:	942e      	str	r4, [sp, #184]	; 0xb8
 800d530:	932d      	str	r3, [sp, #180]	; 0xb4
 800d532:	2b07      	cmp	r3, #7
 800d534:	dd09      	ble.n	800d54a <_svfprintf_r+0x73a>
 800d536:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d538:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d53a:	aa2c      	add	r2, sp, #176	; 0xb0
 800d53c:	f003 fd7e 	bl	801103c <__ssprint_r>
 800d540:	2800      	cmp	r0, #0
 800d542:	d001      	beq.n	800d548 <_svfprintf_r+0x738>
 800d544:	f000 fe43 	bl	800e1ce <_svfprintf_r+0x13be>
 800d548:	af2f      	add	r7, sp, #188	; 0xbc
 800d54a:	221b      	movs	r2, #27
 800d54c:	a91e      	add	r1, sp, #120	; 0x78
 800d54e:	1852      	adds	r2, r2, r1
 800d550:	7811      	ldrb	r1, [r2, #0]
 800d552:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d554:	2900      	cmp	r1, #0
 800d556:	d014      	beq.n	800d582 <_svfprintf_r+0x772>
 800d558:	603a      	str	r2, [r7, #0]
 800d55a:	2201      	movs	r2, #1
 800d55c:	189b      	adds	r3, r3, r2
 800d55e:	932e      	str	r3, [sp, #184]	; 0xb8
 800d560:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d562:	607a      	str	r2, [r7, #4]
 800d564:	189b      	adds	r3, r3, r2
 800d566:	932d      	str	r3, [sp, #180]	; 0xb4
 800d568:	3708      	adds	r7, #8
 800d56a:	2b07      	cmp	r3, #7
 800d56c:	dd09      	ble.n	800d582 <_svfprintf_r+0x772>
 800d56e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d570:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d572:	aa2c      	add	r2, sp, #176	; 0xb0
 800d574:	f003 fd62 	bl	801103c <__ssprint_r>
 800d578:	2800      	cmp	r0, #0
 800d57a:	d001      	beq.n	800d580 <_svfprintf_r+0x770>
 800d57c:	f000 fe27 	bl	800e1ce <_svfprintf_r+0x13be>
 800d580:	af2f      	add	r7, sp, #188	; 0xbc
 800d582:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d584:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d586:	2a00      	cmp	r2, #0
 800d588:	d015      	beq.n	800d5b6 <_svfprintf_r+0x7a6>
 800d58a:	aa25      	add	r2, sp, #148	; 0x94
 800d58c:	603a      	str	r2, [r7, #0]
 800d58e:	2202      	movs	r2, #2
 800d590:	189b      	adds	r3, r3, r2
 800d592:	932e      	str	r3, [sp, #184]	; 0xb8
 800d594:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d596:	607a      	str	r2, [r7, #4]
 800d598:	3301      	adds	r3, #1
 800d59a:	932d      	str	r3, [sp, #180]	; 0xb4
 800d59c:	3708      	adds	r7, #8
 800d59e:	2b07      	cmp	r3, #7
 800d5a0:	dd09      	ble.n	800d5b6 <_svfprintf_r+0x7a6>
 800d5a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d5a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d5a6:	aa2c      	add	r2, sp, #176	; 0xb0
 800d5a8:	f003 fd48 	bl	801103c <__ssprint_r>
 800d5ac:	2800      	cmp	r0, #0
 800d5ae:	d001      	beq.n	800d5b4 <_svfprintf_r+0x7a4>
 800d5b0:	f000 fe0d 	bl	800e1ce <_svfprintf_r+0x13be>
 800d5b4:	af2f      	add	r7, sp, #188	; 0xbc
 800d5b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5b8:	2b80      	cmp	r3, #128	; 0x80
 800d5ba:	d11f      	bne.n	800d5fc <_svfprintf_r+0x7ec>
 800d5bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d5be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d5c0:	1a9c      	subs	r4, r3, r2
 800d5c2:	2c00      	cmp	r4, #0
 800d5c4:	dd1a      	ble.n	800d5fc <_svfprintf_r+0x7ec>
 800d5c6:	0039      	movs	r1, r7
 800d5c8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d5ca:	482d      	ldr	r0, [pc, #180]	; (800d680 <_svfprintf_r+0x870>)
 800d5cc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d5ce:	3301      	adds	r3, #1
 800d5d0:	3108      	adds	r1, #8
 800d5d2:	6038      	str	r0, [r7, #0]
 800d5d4:	2c10      	cmp	r4, #16
 800d5d6:	dd00      	ble.n	800d5da <_svfprintf_r+0x7ca>
 800d5d8:	e2d6      	b.n	800db88 <_svfprintf_r+0xd78>
 800d5da:	607c      	str	r4, [r7, #4]
 800d5dc:	18a4      	adds	r4, r4, r2
 800d5de:	000f      	movs	r7, r1
 800d5e0:	942e      	str	r4, [sp, #184]	; 0xb8
 800d5e2:	932d      	str	r3, [sp, #180]	; 0xb4
 800d5e4:	2b07      	cmp	r3, #7
 800d5e6:	dd09      	ble.n	800d5fc <_svfprintf_r+0x7ec>
 800d5e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d5ea:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d5ec:	aa2c      	add	r2, sp, #176	; 0xb0
 800d5ee:	f003 fd25 	bl	801103c <__ssprint_r>
 800d5f2:	2800      	cmp	r0, #0
 800d5f4:	d001      	beq.n	800d5fa <_svfprintf_r+0x7ea>
 800d5f6:	f000 fdea 	bl	800e1ce <_svfprintf_r+0x13be>
 800d5fa:	af2f      	add	r7, sp, #188	; 0xbc
 800d5fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d5fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d600:	1a9c      	subs	r4, r3, r2
 800d602:	2c00      	cmp	r4, #0
 800d604:	dd1a      	ble.n	800d63c <_svfprintf_r+0x82c>
 800d606:	0039      	movs	r1, r7
 800d608:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d60a:	481d      	ldr	r0, [pc, #116]	; (800d680 <_svfprintf_r+0x870>)
 800d60c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d60e:	3301      	adds	r3, #1
 800d610:	3108      	adds	r1, #8
 800d612:	6038      	str	r0, [r7, #0]
 800d614:	2c10      	cmp	r4, #16
 800d616:	dd00      	ble.n	800d61a <_svfprintf_r+0x80a>
 800d618:	e2c9      	b.n	800dbae <_svfprintf_r+0xd9e>
 800d61a:	18a2      	adds	r2, r4, r2
 800d61c:	607c      	str	r4, [r7, #4]
 800d61e:	922e      	str	r2, [sp, #184]	; 0xb8
 800d620:	000f      	movs	r7, r1
 800d622:	932d      	str	r3, [sp, #180]	; 0xb4
 800d624:	2b07      	cmp	r3, #7
 800d626:	dd09      	ble.n	800d63c <_svfprintf_r+0x82c>
 800d628:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d62a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d62c:	aa2c      	add	r2, sp, #176	; 0xb0
 800d62e:	f003 fd05 	bl	801103c <__ssprint_r>
 800d632:	2800      	cmp	r0, #0
 800d634:	d001      	beq.n	800d63a <_svfprintf_r+0x82a>
 800d636:	f000 fdca 	bl	800e1ce <_svfprintf_r+0x13be>
 800d63a:	af2f      	add	r7, sp, #188	; 0xbc
 800d63c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d63e:	9319      	str	r3, [sp, #100]	; 0x64
 800d640:	05f3      	lsls	r3, r6, #23
 800d642:	d500      	bpl.n	800d646 <_svfprintf_r+0x836>
 800d644:	e2ce      	b.n	800dbe4 <_svfprintf_r+0xdd4>
 800d646:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d648:	9b08      	ldr	r3, [sp, #32]
 800d64a:	4694      	mov	ip, r2
 800d64c:	603b      	str	r3, [r7, #0]
 800d64e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d650:	607b      	str	r3, [r7, #4]
 800d652:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d654:	4463      	add	r3, ip
 800d656:	932e      	str	r3, [sp, #184]	; 0xb8
 800d658:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d65a:	3301      	adds	r3, #1
 800d65c:	932d      	str	r3, [sp, #180]	; 0xb4
 800d65e:	2b07      	cmp	r3, #7
 800d660:	dd00      	ble.n	800d664 <_svfprintf_r+0x854>
 800d662:	e3a3      	b.n	800ddac <_svfprintf_r+0xf9c>
 800d664:	3708      	adds	r7, #8
 800d666:	e301      	b.n	800dc6c <_svfprintf_r+0xe5c>
 800d668:	080144c4 	.word	0x080144c4
 800d66c:	080144d5 	.word	0x080144d5
 800d670:	40300000 	.word	0x40300000
 800d674:	3fe00000 	.word	0x3fe00000
 800d678:	fffffbff 	.word	0xfffffbff
 800d67c:	080144e8 	.word	0x080144e8
 800d680:	080144f8 	.word	0x080144f8
 800d684:	9b08      	ldr	r3, [sp, #32]
 800d686:	930c      	str	r3, [sp, #48]	; 0x30
 800d688:	e610      	b.n	800d2ac <_svfprintf_r+0x49c>
 800d68a:	2306      	movs	r3, #6
 800d68c:	e5fd      	b.n	800d28a <_svfprintf_r+0x47a>
 800d68e:	930e      	str	r3, [sp, #56]	; 0x38
 800d690:	2300      	movs	r3, #0
 800d692:	e61a      	b.n	800d2ca <_svfprintf_r+0x4ba>
 800d694:	7010      	strb	r0, [r2, #0]
 800d696:	e684      	b.n	800d3a2 <_svfprintf_r+0x592>
 800d698:	7018      	strb	r0, [r3, #0]
 800d69a:	3301      	adds	r3, #1
 800d69c:	1aca      	subs	r2, r1, r3
 800d69e:	d5fb      	bpl.n	800d698 <_svfprintf_r+0x888>
 800d6a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	3201      	adds	r2, #1
 800d6a6:	db01      	blt.n	800d6ac <_svfprintf_r+0x89c>
 800d6a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d6ae:	18d3      	adds	r3, r2, r3
 800d6b0:	9323      	str	r3, [sp, #140]	; 0x8c
 800d6b2:	e684      	b.n	800d3be <_svfprintf_r+0x5ae>
 800d6b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d6b6:	9920      	ldr	r1, [sp, #128]	; 0x80
 800d6b8:	2030      	movs	r0, #48	; 0x30
 800d6ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6bc:	1851      	adds	r1, r2, r1
 800d6be:	e7ed      	b.n	800d69c <_svfprintf_r+0x88c>
 800d6c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d6c2:	2303      	movs	r3, #3
 800d6c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d6c6:	2a46      	cmp	r2, #70	; 0x46
 800d6c8:	d006      	beq.n	800d6d8 <_svfprintf_r+0x8c8>
 800d6ca:	0014      	movs	r4, r2
 800d6cc:	3c45      	subs	r4, #69	; 0x45
 800d6ce:	4262      	negs	r2, r4
 800d6d0:	4154      	adcs	r4, r2
 800d6d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6d4:	3b01      	subs	r3, #1
 800d6d6:	1914      	adds	r4, r2, r4
 800d6d8:	aa2a      	add	r2, sp, #168	; 0xa8
 800d6da:	9204      	str	r2, [sp, #16]
 800d6dc:	aa27      	add	r2, sp, #156	; 0x9c
 800d6de:	9203      	str	r2, [sp, #12]
 800d6e0:	aa26      	add	r2, sp, #152	; 0x98
 800d6e2:	9202      	str	r2, [sp, #8]
 800d6e4:	9300      	str	r3, [sp, #0]
 800d6e6:	002a      	movs	r2, r5
 800d6e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6ea:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6ec:	9401      	str	r4, [sp, #4]
 800d6ee:	f002 fad7 	bl	800fca0 <_dtoa_r>
 800d6f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6f4:	9008      	str	r0, [sp, #32]
 800d6f6:	2b47      	cmp	r3, #71	; 0x47
 800d6f8:	d103      	bne.n	800d702 <_svfprintf_r+0x8f2>
 800d6fa:	07f3      	lsls	r3, r6, #31
 800d6fc:	d401      	bmi.n	800d702 <_svfprintf_r+0x8f2>
 800d6fe:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d700:	e65e      	b.n	800d3c0 <_svfprintf_r+0x5b0>
 800d702:	9b08      	ldr	r3, [sp, #32]
 800d704:	191b      	adds	r3, r3, r4
 800d706:	9311      	str	r3, [sp, #68]	; 0x44
 800d708:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d70a:	2b46      	cmp	r3, #70	; 0x46
 800d70c:	d112      	bne.n	800d734 <_svfprintf_r+0x924>
 800d70e:	9b08      	ldr	r3, [sp, #32]
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	2b30      	cmp	r3, #48	; 0x30
 800d714:	d10a      	bne.n	800d72c <_svfprintf_r+0x91c>
 800d716:	2200      	movs	r2, #0
 800d718:	2300      	movs	r3, #0
 800d71a:	0028      	movs	r0, r5
 800d71c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d71e:	f7f2 fe93 	bl	8000448 <__aeabi_dcmpeq>
 800d722:	2800      	cmp	r0, #0
 800d724:	d102      	bne.n	800d72c <_svfprintf_r+0x91c>
 800d726:	2301      	movs	r3, #1
 800d728:	1b1b      	subs	r3, r3, r4
 800d72a:	9326      	str	r3, [sp, #152]	; 0x98
 800d72c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d72e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d730:	18d3      	adds	r3, r2, r3
 800d732:	9311      	str	r3, [sp, #68]	; 0x44
 800d734:	2200      	movs	r2, #0
 800d736:	2300      	movs	r3, #0
 800d738:	0028      	movs	r0, r5
 800d73a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d73c:	f7f2 fe84 	bl	8000448 <__aeabi_dcmpeq>
 800d740:	2800      	cmp	r0, #0
 800d742:	d001      	beq.n	800d748 <_svfprintf_r+0x938>
 800d744:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d746:	932a      	str	r3, [sp, #168]	; 0xa8
 800d748:	2230      	movs	r2, #48	; 0x30
 800d74a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d74c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d74e:	4299      	cmp	r1, r3
 800d750:	d9d5      	bls.n	800d6fe <_svfprintf_r+0x8ee>
 800d752:	1c59      	adds	r1, r3, #1
 800d754:	912a      	str	r1, [sp, #168]	; 0xa8
 800d756:	701a      	strb	r2, [r3, #0]
 800d758:	e7f7      	b.n	800d74a <_svfprintf_r+0x93a>
 800d75a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d75c:	2b46      	cmp	r3, #70	; 0x46
 800d75e:	d000      	beq.n	800d762 <_svfprintf_r+0x952>
 800d760:	e63f      	b.n	800d3e2 <_svfprintf_r+0x5d2>
 800d762:	2201      	movs	r2, #1
 800d764:	0033      	movs	r3, r6
 800d766:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d768:	4013      	ands	r3, r2
 800d76a:	430b      	orrs	r3, r1
 800d76c:	2d00      	cmp	r5, #0
 800d76e:	dd2c      	ble.n	800d7ca <_svfprintf_r+0x9ba>
 800d770:	2b00      	cmp	r3, #0
 800d772:	d046      	beq.n	800d802 <_svfprintf_r+0x9f2>
 800d774:	000a      	movs	r2, r1
 800d776:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d778:	18eb      	adds	r3, r5, r3
 800d77a:	18d3      	adds	r3, r2, r3
 800d77c:	9309      	str	r3, [sp, #36]	; 0x24
 800d77e:	2366      	movs	r3, #102	; 0x66
 800d780:	930f      	str	r3, [sp, #60]	; 0x3c
 800d782:	e030      	b.n	800d7e6 <_svfprintf_r+0x9d6>
 800d784:	781c      	ldrb	r4, [r3, #0]
 800d786:	3301      	adds	r3, #1
 800d788:	7014      	strb	r4, [r2, #0]
 800d78a:	3201      	adds	r2, #1
 800d78c:	e668      	b.n	800d460 <_svfprintf_r+0x650>
 800d78e:	222a      	movs	r2, #42	; 0x2a
 800d790:	ab1e      	add	r3, sp, #120	; 0x78
 800d792:	18d2      	adds	r2, r2, r3
 800d794:	2800      	cmp	r0, #0
 800d796:	d104      	bne.n	800d7a2 <_svfprintf_r+0x992>
 800d798:	2330      	movs	r3, #48	; 0x30
 800d79a:	222b      	movs	r2, #43	; 0x2b
 800d79c:	708b      	strb	r3, [r1, #2]
 800d79e:	ab1e      	add	r3, sp, #120	; 0x78
 800d7a0:	18d2      	adds	r2, r2, r3
 800d7a2:	3430      	adds	r4, #48	; 0x30
 800d7a4:	1c53      	adds	r3, r2, #1
 800d7a6:	7014      	strb	r4, [r2, #0]
 800d7a8:	e669      	b.n	800d47e <_svfprintf_r+0x66e>
 800d7aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d7ac:	42ab      	cmp	r3, r5
 800d7ae:	dd12      	ble.n	800d7d6 <_svfprintf_r+0x9c6>
 800d7b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d7b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d7b4:	4694      	mov	ip, r2
 800d7b6:	4463      	add	r3, ip
 800d7b8:	9309      	str	r3, [sp, #36]	; 0x24
 800d7ba:	2367      	movs	r3, #103	; 0x67
 800d7bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7be:	2d00      	cmp	r5, #0
 800d7c0:	dc11      	bgt.n	800d7e6 <_svfprintf_r+0x9d6>
 800d7c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7c4:	1b5b      	subs	r3, r3, r5
 800d7c6:	3301      	adds	r3, #1
 800d7c8:	e00c      	b.n	800d7e4 <_svfprintf_r+0x9d4>
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d01b      	beq.n	800d806 <_svfprintf_r+0x9f6>
 800d7ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d7d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	e7d1      	b.n	800d77a <_svfprintf_r+0x96a>
 800d7d6:	2367      	movs	r3, #103	; 0x67
 800d7d8:	9509      	str	r5, [sp, #36]	; 0x24
 800d7da:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7dc:	07f3      	lsls	r3, r6, #31
 800d7de:	d502      	bpl.n	800d7e6 <_svfprintf_r+0x9d6>
 800d7e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d7e2:	18eb      	adds	r3, r5, r3
 800d7e4:	9309      	str	r3, [sp, #36]	; 0x24
 800d7e6:	2380      	movs	r3, #128	; 0x80
 800d7e8:	0032      	movs	r2, r6
 800d7ea:	00db      	lsls	r3, r3, #3
 800d7ec:	401a      	ands	r2, r3
 800d7ee:	9211      	str	r2, [sp, #68]	; 0x44
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	9210      	str	r2, [sp, #64]	; 0x40
 800d7f4:	421e      	tst	r6, r3
 800d7f6:	d100      	bne.n	800d7fa <_svfprintf_r+0x9ea>
 800d7f8:	e65d      	b.n	800d4b6 <_svfprintf_r+0x6a6>
 800d7fa:	4295      	cmp	r5, r2
 800d7fc:	dc25      	bgt.n	800d84a <_svfprintf_r+0xa3a>
 800d7fe:	9211      	str	r2, [sp, #68]	; 0x44
 800d800:	e659      	b.n	800d4b6 <_svfprintf_r+0x6a6>
 800d802:	9509      	str	r5, [sp, #36]	; 0x24
 800d804:	e7bb      	b.n	800d77e <_svfprintf_r+0x96e>
 800d806:	2366      	movs	r3, #102	; 0x66
 800d808:	9209      	str	r2, [sp, #36]	; 0x24
 800d80a:	930f      	str	r3, [sp, #60]	; 0x3c
 800d80c:	e7eb      	b.n	800d7e6 <_svfprintf_r+0x9d6>
 800d80e:	42ab      	cmp	r3, r5
 800d810:	da0e      	bge.n	800d830 <_svfprintf_r+0xa20>
 800d812:	1aed      	subs	r5, r5, r3
 800d814:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d816:	785b      	ldrb	r3, [r3, #1]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d012      	beq.n	800d842 <_svfprintf_r+0xa32>
 800d81c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d81e:	3301      	adds	r3, #1
 800d820:	9311      	str	r3, [sp, #68]	; 0x44
 800d822:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d824:	3301      	adds	r3, #1
 800d826:	9312      	str	r3, [sp, #72]	; 0x48
 800d828:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d82a:	781b      	ldrb	r3, [r3, #0]
 800d82c:	2bff      	cmp	r3, #255	; 0xff
 800d82e:	d1ee      	bne.n	800d80e <_svfprintf_r+0x9fe>
 800d830:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d832:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d834:	189b      	adds	r3, r3, r2
 800d836:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d838:	4353      	muls	r3, r2
 800d83a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d83c:	189b      	adds	r3, r3, r2
 800d83e:	9309      	str	r3, [sp, #36]	; 0x24
 800d840:	e639      	b.n	800d4b6 <_svfprintf_r+0x6a6>
 800d842:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d844:	3301      	adds	r3, #1
 800d846:	9310      	str	r3, [sp, #64]	; 0x40
 800d848:	e7ee      	b.n	800d828 <_svfprintf_r+0xa18>
 800d84a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d84c:	9311      	str	r3, [sp, #68]	; 0x44
 800d84e:	e7eb      	b.n	800d828 <_svfprintf_r+0xa18>
 800d850:	1d23      	adds	r3, r4, #4
 800d852:	930d      	str	r3, [sp, #52]	; 0x34
 800d854:	06b3      	lsls	r3, r6, #26
 800d856:	d509      	bpl.n	800d86c <_svfprintf_r+0xa5c>
 800d858:	6823      	ldr	r3, [r4, #0]
 800d85a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d85c:	601a      	str	r2, [r3, #0]
 800d85e:	17d2      	asrs	r2, r2, #31
 800d860:	605a      	str	r2, [r3, #4]
 800d862:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d864:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d866:	9308      	str	r3, [sp, #32]
 800d868:	f7ff fb0d 	bl	800ce86 <_svfprintf_r+0x76>
 800d86c:	06f3      	lsls	r3, r6, #27
 800d86e:	d503      	bpl.n	800d878 <_svfprintf_r+0xa68>
 800d870:	6823      	ldr	r3, [r4, #0]
 800d872:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d874:	601a      	str	r2, [r3, #0]
 800d876:	e7f4      	b.n	800d862 <_svfprintf_r+0xa52>
 800d878:	0673      	lsls	r3, r6, #25
 800d87a:	d503      	bpl.n	800d884 <_svfprintf_r+0xa74>
 800d87c:	6823      	ldr	r3, [r4, #0]
 800d87e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d880:	801a      	strh	r2, [r3, #0]
 800d882:	e7ee      	b.n	800d862 <_svfprintf_r+0xa52>
 800d884:	05b6      	lsls	r6, r6, #22
 800d886:	d5f3      	bpl.n	800d870 <_svfprintf_r+0xa60>
 800d888:	6823      	ldr	r3, [r4, #0]
 800d88a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d88c:	701a      	strb	r2, [r3, #0]
 800d88e:	e7e8      	b.n	800d862 <_svfprintf_r+0xa52>
 800d890:	2310      	movs	r3, #16
 800d892:	431e      	orrs	r6, r3
 800d894:	2320      	movs	r3, #32
 800d896:	0030      	movs	r0, r6
 800d898:	4018      	ands	r0, r3
 800d89a:	421e      	tst	r6, r3
 800d89c:	d00f      	beq.n	800d8be <_svfprintf_r+0xaae>
 800d89e:	3b19      	subs	r3, #25
 800d8a0:	3407      	adds	r4, #7
 800d8a2:	439c      	bics	r4, r3
 800d8a4:	0022      	movs	r2, r4
 800d8a6:	ca18      	ldmia	r2!, {r3, r4}
 800d8a8:	9306      	str	r3, [sp, #24]
 800d8aa:	9407      	str	r4, [sp, #28]
 800d8ac:	920d      	str	r2, [sp, #52]	; 0x34
 800d8ae:	4bc9      	ldr	r3, [pc, #804]	; (800dbd4 <_svfprintf_r+0xdc4>)
 800d8b0:	401e      	ands	r6, r3
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	221b      	movs	r2, #27
 800d8b6:	a91e      	add	r1, sp, #120	; 0x78
 800d8b8:	1852      	adds	r2, r2, r1
 800d8ba:	2100      	movs	r1, #0
 800d8bc:	e430      	b.n	800d120 <_svfprintf_r+0x310>
 800d8be:	0022      	movs	r2, r4
 800d8c0:	ca08      	ldmia	r2!, {r3}
 800d8c2:	0031      	movs	r1, r6
 800d8c4:	920d      	str	r2, [sp, #52]	; 0x34
 800d8c6:	2210      	movs	r2, #16
 800d8c8:	4011      	ands	r1, r2
 800d8ca:	4216      	tst	r6, r2
 800d8cc:	d002      	beq.n	800d8d4 <_svfprintf_r+0xac4>
 800d8ce:	9306      	str	r3, [sp, #24]
 800d8d0:	9007      	str	r0, [sp, #28]
 800d8d2:	e7ec      	b.n	800d8ae <_svfprintf_r+0xa9e>
 800d8d4:	2240      	movs	r2, #64	; 0x40
 800d8d6:	0030      	movs	r0, r6
 800d8d8:	4010      	ands	r0, r2
 800d8da:	4216      	tst	r6, r2
 800d8dc:	d003      	beq.n	800d8e6 <_svfprintf_r+0xad6>
 800d8de:	b29b      	uxth	r3, r3
 800d8e0:	9306      	str	r3, [sp, #24]
 800d8e2:	9107      	str	r1, [sp, #28]
 800d8e4:	e7e3      	b.n	800d8ae <_svfprintf_r+0xa9e>
 800d8e6:	2280      	movs	r2, #128	; 0x80
 800d8e8:	0031      	movs	r1, r6
 800d8ea:	0092      	lsls	r2, r2, #2
 800d8ec:	4011      	ands	r1, r2
 800d8ee:	4216      	tst	r6, r2
 800d8f0:	d0f6      	beq.n	800d8e0 <_svfprintf_r+0xad0>
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	e7eb      	b.n	800d8ce <_svfprintf_r+0xabe>
 800d8f6:	0023      	movs	r3, r4
 800d8f8:	cb04      	ldmia	r3!, {r2}
 800d8fa:	49b7      	ldr	r1, [pc, #732]	; (800dbd8 <_svfprintf_r+0xdc8>)
 800d8fc:	9206      	str	r2, [sp, #24]
 800d8fe:	aa25      	add	r2, sp, #148	; 0x94
 800d900:	8011      	strh	r1, [r2, #0]
 800d902:	4ab6      	ldr	r2, [pc, #728]	; (800dbdc <_svfprintf_r+0xdcc>)
 800d904:	930d      	str	r3, [sp, #52]	; 0x34
 800d906:	2300      	movs	r3, #0
 800d908:	921f      	str	r2, [sp, #124]	; 0x7c
 800d90a:	2278      	movs	r2, #120	; 0x78
 800d90c:	9307      	str	r3, [sp, #28]
 800d90e:	3302      	adds	r3, #2
 800d910:	431e      	orrs	r6, r3
 800d912:	920f      	str	r2, [sp, #60]	; 0x3c
 800d914:	e7ce      	b.n	800d8b4 <_svfprintf_r+0xaa4>
 800d916:	0023      	movs	r3, r4
 800d918:	cb04      	ldmia	r3!, {r2}
 800d91a:	2400      	movs	r4, #0
 800d91c:	930d      	str	r3, [sp, #52]	; 0x34
 800d91e:	231b      	movs	r3, #27
 800d920:	9208      	str	r2, [sp, #32]
 800d922:	aa1e      	add	r2, sp, #120	; 0x78
 800d924:	189b      	adds	r3, r3, r2
 800d926:	701c      	strb	r4, [r3, #0]
 800d928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d92a:	3301      	adds	r3, #1
 800d92c:	d00e      	beq.n	800d94c <_svfprintf_r+0xb3c>
 800d92e:	0021      	movs	r1, r4
 800d930:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d932:	9808      	ldr	r0, [sp, #32]
 800d934:	f002 f83a 	bl	800f9ac <memchr>
 800d938:	900c      	str	r0, [sp, #48]	; 0x30
 800d93a:	42a0      	cmp	r0, r4
 800d93c:	d100      	bne.n	800d940 <_svfprintf_r+0xb30>
 800d93e:	e10d      	b.n	800db5c <_svfprintf_r+0xd4c>
 800d940:	9a08      	ldr	r2, [sp, #32]
 800d942:	1a83      	subs	r3, r0, r2
 800d944:	9309      	str	r3, [sp, #36]	; 0x24
 800d946:	0023      	movs	r3, r4
 800d948:	940c      	str	r4, [sp, #48]	; 0x30
 800d94a:	e44e      	b.n	800d1ea <_svfprintf_r+0x3da>
 800d94c:	9808      	ldr	r0, [sp, #32]
 800d94e:	f7f2 fbd9 	bl	8000104 <strlen>
 800d952:	9009      	str	r0, [sp, #36]	; 0x24
 800d954:	e7f7      	b.n	800d946 <_svfprintf_r+0xb36>
 800d956:	2310      	movs	r3, #16
 800d958:	431e      	orrs	r6, r3
 800d95a:	2320      	movs	r3, #32
 800d95c:	0030      	movs	r0, r6
 800d95e:	4018      	ands	r0, r3
 800d960:	421e      	tst	r6, r3
 800d962:	d009      	beq.n	800d978 <_svfprintf_r+0xb68>
 800d964:	3b19      	subs	r3, #25
 800d966:	3407      	adds	r4, #7
 800d968:	439c      	bics	r4, r3
 800d96a:	0022      	movs	r2, r4
 800d96c:	ca18      	ldmia	r2!, {r3, r4}
 800d96e:	9306      	str	r3, [sp, #24]
 800d970:	9407      	str	r4, [sp, #28]
 800d972:	920d      	str	r2, [sp, #52]	; 0x34
 800d974:	2301      	movs	r3, #1
 800d976:	e79d      	b.n	800d8b4 <_svfprintf_r+0xaa4>
 800d978:	0023      	movs	r3, r4
 800d97a:	cb04      	ldmia	r3!, {r2}
 800d97c:	0031      	movs	r1, r6
 800d97e:	930d      	str	r3, [sp, #52]	; 0x34
 800d980:	2310      	movs	r3, #16
 800d982:	4019      	ands	r1, r3
 800d984:	421e      	tst	r6, r3
 800d986:	d003      	beq.n	800d990 <_svfprintf_r+0xb80>
 800d988:	9206      	str	r2, [sp, #24]
 800d98a:	9007      	str	r0, [sp, #28]
 800d98c:	3b0f      	subs	r3, #15
 800d98e:	e791      	b.n	800d8b4 <_svfprintf_r+0xaa4>
 800d990:	2340      	movs	r3, #64	; 0x40
 800d992:	0030      	movs	r0, r6
 800d994:	4018      	ands	r0, r3
 800d996:	421e      	tst	r6, r3
 800d998:	d003      	beq.n	800d9a2 <_svfprintf_r+0xb92>
 800d99a:	b293      	uxth	r3, r2
 800d99c:	9306      	str	r3, [sp, #24]
 800d99e:	9107      	str	r1, [sp, #28]
 800d9a0:	e7e8      	b.n	800d974 <_svfprintf_r+0xb64>
 800d9a2:	2380      	movs	r3, #128	; 0x80
 800d9a4:	0031      	movs	r1, r6
 800d9a6:	009b      	lsls	r3, r3, #2
 800d9a8:	4019      	ands	r1, r3
 800d9aa:	421e      	tst	r6, r3
 800d9ac:	d003      	beq.n	800d9b6 <_svfprintf_r+0xba6>
 800d9ae:	b2d3      	uxtb	r3, r2
 800d9b0:	9306      	str	r3, [sp, #24]
 800d9b2:	9007      	str	r0, [sp, #28]
 800d9b4:	e7de      	b.n	800d974 <_svfprintf_r+0xb64>
 800d9b6:	9206      	str	r2, [sp, #24]
 800d9b8:	e7f1      	b.n	800d99e <_svfprintf_r+0xb8e>
 800d9ba:	4b89      	ldr	r3, [pc, #548]	; (800dbe0 <_svfprintf_r+0xdd0>)
 800d9bc:	0030      	movs	r0, r6
 800d9be:	931f      	str	r3, [sp, #124]	; 0x7c
 800d9c0:	2320      	movs	r3, #32
 800d9c2:	4018      	ands	r0, r3
 800d9c4:	421e      	tst	r6, r3
 800d9c6:	d01a      	beq.n	800d9fe <_svfprintf_r+0xbee>
 800d9c8:	3b19      	subs	r3, #25
 800d9ca:	3407      	adds	r4, #7
 800d9cc:	439c      	bics	r4, r3
 800d9ce:	0022      	movs	r2, r4
 800d9d0:	ca18      	ldmia	r2!, {r3, r4}
 800d9d2:	9306      	str	r3, [sp, #24]
 800d9d4:	9407      	str	r4, [sp, #28]
 800d9d6:	920d      	str	r2, [sp, #52]	; 0x34
 800d9d8:	07f3      	lsls	r3, r6, #31
 800d9da:	d50a      	bpl.n	800d9f2 <_svfprintf_r+0xbe2>
 800d9dc:	9b06      	ldr	r3, [sp, #24]
 800d9de:	9a07      	ldr	r2, [sp, #28]
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	d006      	beq.n	800d9f2 <_svfprintf_r+0xbe2>
 800d9e4:	2230      	movs	r2, #48	; 0x30
 800d9e6:	ab25      	add	r3, sp, #148	; 0x94
 800d9e8:	701a      	strb	r2, [r3, #0]
 800d9ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d9ec:	705a      	strb	r2, [r3, #1]
 800d9ee:	2302      	movs	r3, #2
 800d9f0:	431e      	orrs	r6, r3
 800d9f2:	4b78      	ldr	r3, [pc, #480]	; (800dbd4 <_svfprintf_r+0xdc4>)
 800d9f4:	401e      	ands	r6, r3
 800d9f6:	2302      	movs	r3, #2
 800d9f8:	e75c      	b.n	800d8b4 <_svfprintf_r+0xaa4>
 800d9fa:	4b78      	ldr	r3, [pc, #480]	; (800dbdc <_svfprintf_r+0xdcc>)
 800d9fc:	e7de      	b.n	800d9bc <_svfprintf_r+0xbac>
 800d9fe:	0023      	movs	r3, r4
 800da00:	cb04      	ldmia	r3!, {r2}
 800da02:	0031      	movs	r1, r6
 800da04:	930d      	str	r3, [sp, #52]	; 0x34
 800da06:	2310      	movs	r3, #16
 800da08:	4019      	ands	r1, r3
 800da0a:	421e      	tst	r6, r3
 800da0c:	d002      	beq.n	800da14 <_svfprintf_r+0xc04>
 800da0e:	9206      	str	r2, [sp, #24]
 800da10:	9007      	str	r0, [sp, #28]
 800da12:	e7e1      	b.n	800d9d8 <_svfprintf_r+0xbc8>
 800da14:	2340      	movs	r3, #64	; 0x40
 800da16:	0030      	movs	r0, r6
 800da18:	4018      	ands	r0, r3
 800da1a:	421e      	tst	r6, r3
 800da1c:	d003      	beq.n	800da26 <_svfprintf_r+0xc16>
 800da1e:	b293      	uxth	r3, r2
 800da20:	9306      	str	r3, [sp, #24]
 800da22:	9107      	str	r1, [sp, #28]
 800da24:	e7d8      	b.n	800d9d8 <_svfprintf_r+0xbc8>
 800da26:	2380      	movs	r3, #128	; 0x80
 800da28:	0031      	movs	r1, r6
 800da2a:	009b      	lsls	r3, r3, #2
 800da2c:	4019      	ands	r1, r3
 800da2e:	421e      	tst	r6, r3
 800da30:	d002      	beq.n	800da38 <_svfprintf_r+0xc28>
 800da32:	b2d3      	uxtb	r3, r2
 800da34:	9306      	str	r3, [sp, #24]
 800da36:	e7eb      	b.n	800da10 <_svfprintf_r+0xc00>
 800da38:	9206      	str	r2, [sp, #24]
 800da3a:	e7f2      	b.n	800da22 <_svfprintf_r+0xc12>
 800da3c:	9b07      	ldr	r3, [sp, #28]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d10a      	bne.n	800da58 <_svfprintf_r+0xc48>
 800da42:	9b06      	ldr	r3, [sp, #24]
 800da44:	2b09      	cmp	r3, #9
 800da46:	d807      	bhi.n	800da58 <_svfprintf_r+0xc48>
 800da48:	23e7      	movs	r3, #231	; 0xe7
 800da4a:	aa1e      	add	r2, sp, #120	; 0x78
 800da4c:	189b      	adds	r3, r3, r2
 800da4e:	9a06      	ldr	r2, [sp, #24]
 800da50:	3230      	adds	r2, #48	; 0x30
 800da52:	701a      	strb	r2, [r3, #0]
 800da54:	f000 fc18 	bl	800e288 <_svfprintf_r+0x1478>
 800da58:	2680      	movs	r6, #128	; 0x80
 800da5a:	2300      	movs	r3, #0
 800da5c:	00f6      	lsls	r6, r6, #3
 800da5e:	930e      	str	r3, [sp, #56]	; 0x38
 800da60:	ad58      	add	r5, sp, #352	; 0x160
 800da62:	4026      	ands	r6, r4
 800da64:	220a      	movs	r2, #10
 800da66:	9806      	ldr	r0, [sp, #24]
 800da68:	9907      	ldr	r1, [sp, #28]
 800da6a:	2300      	movs	r3, #0
 800da6c:	f7f2 fd1a 	bl	80004a4 <__aeabi_uldivmod>
 800da70:	1e6b      	subs	r3, r5, #1
 800da72:	3230      	adds	r2, #48	; 0x30
 800da74:	9308      	str	r3, [sp, #32]
 800da76:	701a      	strb	r2, [r3, #0]
 800da78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da7a:	900c      	str	r0, [sp, #48]	; 0x30
 800da7c:	3301      	adds	r3, #1
 800da7e:	9110      	str	r1, [sp, #64]	; 0x40
 800da80:	930e      	str	r3, [sp, #56]	; 0x38
 800da82:	2e00      	cmp	r6, #0
 800da84:	d01d      	beq.n	800dac2 <_svfprintf_r+0xcb2>
 800da86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800da8a:	781b      	ldrb	r3, [r3, #0]
 800da8c:	429a      	cmp	r2, r3
 800da8e:	d118      	bne.n	800dac2 <_svfprintf_r+0xcb2>
 800da90:	2aff      	cmp	r2, #255	; 0xff
 800da92:	d016      	beq.n	800dac2 <_svfprintf_r+0xcb2>
 800da94:	9b07      	ldr	r3, [sp, #28]
 800da96:	2b00      	cmp	r3, #0
 800da98:	d102      	bne.n	800daa0 <_svfprintf_r+0xc90>
 800da9a:	9b06      	ldr	r3, [sp, #24]
 800da9c:	2b09      	cmp	r3, #9
 800da9e:	d910      	bls.n	800dac2 <_svfprintf_r+0xcb2>
 800daa0:	9b08      	ldr	r3, [sp, #32]
 800daa2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800daa4:	991d      	ldr	r1, [sp, #116]	; 0x74
 800daa6:	1a9b      	subs	r3, r3, r2
 800daa8:	0018      	movs	r0, r3
 800daaa:	9308      	str	r3, [sp, #32]
 800daac:	f7fd ffd1 	bl	800ba52 <strncpy>
 800dab0:	2200      	movs	r2, #0
 800dab2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dab4:	920e      	str	r2, [sp, #56]	; 0x38
 800dab6:	785b      	ldrb	r3, [r3, #1]
 800dab8:	1e5a      	subs	r2, r3, #1
 800daba:	4193      	sbcs	r3, r2
 800dabc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dabe:	18d3      	adds	r3, r2, r3
 800dac0:	9312      	str	r3, [sp, #72]	; 0x48
 800dac2:	9b07      	ldr	r3, [sp, #28]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d10f      	bne.n	800dae8 <_svfprintf_r+0xcd8>
 800dac8:	9b06      	ldr	r3, [sp, #24]
 800daca:	2b09      	cmp	r3, #9
 800dacc:	d80c      	bhi.n	800dae8 <_svfprintf_r+0xcd8>
 800dace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dad0:	9a08      	ldr	r2, [sp, #32]
 800dad2:	9319      	str	r3, [sp, #100]	; 0x64
 800dad4:	ab58      	add	r3, sp, #352	; 0x160
 800dad6:	1a9b      	subs	r3, r3, r2
 800dad8:	9309      	str	r3, [sp, #36]	; 0x24
 800dada:	2300      	movs	r3, #0
 800dadc:	0026      	movs	r6, r4
 800dade:	930c      	str	r3, [sp, #48]	; 0x30
 800dae0:	001d      	movs	r5, r3
 800dae2:	9310      	str	r3, [sp, #64]	; 0x40
 800dae4:	9311      	str	r3, [sp, #68]	; 0x44
 800dae6:	e4f2      	b.n	800d4ce <_svfprintf_r+0x6be>
 800dae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800daea:	9d08      	ldr	r5, [sp, #32]
 800daec:	9306      	str	r3, [sp, #24]
 800daee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daf0:	9307      	str	r3, [sp, #28]
 800daf2:	e7b7      	b.n	800da64 <_svfprintf_r+0xc54>
 800daf4:	200f      	movs	r0, #15
 800daf6:	ab58      	add	r3, sp, #352	; 0x160
 800daf8:	9308      	str	r3, [sp, #32]
 800dafa:	9b08      	ldr	r3, [sp, #32]
 800dafc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800dafe:	3b01      	subs	r3, #1
 800db00:	9308      	str	r3, [sp, #32]
 800db02:	9b06      	ldr	r3, [sp, #24]
 800db04:	4003      	ands	r3, r0
 800db06:	5cd3      	ldrb	r3, [r2, r3]
 800db08:	9a08      	ldr	r2, [sp, #32]
 800db0a:	7013      	strb	r3, [r2, #0]
 800db0c:	9b07      	ldr	r3, [sp, #28]
 800db0e:	0719      	lsls	r1, r3, #28
 800db10:	9b06      	ldr	r3, [sp, #24]
 800db12:	091a      	lsrs	r2, r3, #4
 800db14:	9b07      	ldr	r3, [sp, #28]
 800db16:	4311      	orrs	r1, r2
 800db18:	091b      	lsrs	r3, r3, #4
 800db1a:	9307      	str	r3, [sp, #28]
 800db1c:	000b      	movs	r3, r1
 800db1e:	9a07      	ldr	r2, [sp, #28]
 800db20:	9106      	str	r1, [sp, #24]
 800db22:	4313      	orrs	r3, r2
 800db24:	d1e9      	bne.n	800dafa <_svfprintf_r+0xcea>
 800db26:	e7d2      	b.n	800dace <_svfprintf_r+0xcbe>
 800db28:	aa58      	add	r2, sp, #352	; 0x160
 800db2a:	9208      	str	r2, [sp, #32]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d1ce      	bne.n	800dace <_svfprintf_r+0xcbe>
 800db30:	07f6      	lsls	r6, r6, #31
 800db32:	d5cc      	bpl.n	800dace <_svfprintf_r+0xcbe>
 800db34:	aa1e      	add	r2, sp, #120	; 0x78
 800db36:	33e7      	adds	r3, #231	; 0xe7
 800db38:	189b      	adds	r3, r3, r2
 800db3a:	2230      	movs	r2, #48	; 0x30
 800db3c:	e789      	b.n	800da52 <_svfprintf_r+0xc42>
 800db3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db40:	2b00      	cmp	r3, #0
 800db42:	d100      	bne.n	800db46 <_svfprintf_r+0xd36>
 800db44:	e364      	b.n	800e210 <_svfprintf_r+0x1400>
 800db46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800db48:	211b      	movs	r1, #27
 800db4a:	ab3f      	add	r3, sp, #252	; 0xfc
 800db4c:	701a      	strb	r2, [r3, #0]
 800db4e:	2200      	movs	r2, #0
 800db50:	a81e      	add	r0, sp, #120	; 0x78
 800db52:	1809      	adds	r1, r1, r0
 800db54:	700a      	strb	r2, [r1, #0]
 800db56:	940d      	str	r4, [sp, #52]	; 0x34
 800db58:	f7ff fabd 	bl	800d0d6 <_svfprintf_r+0x2c6>
 800db5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db5e:	f7ff fb44 	bl	800d1ea <_svfprintf_r+0x3da>
 800db62:	2010      	movs	r0, #16
 800db64:	1812      	adds	r2, r2, r0
 800db66:	6078      	str	r0, [r7, #4]
 800db68:	922e      	str	r2, [sp, #184]	; 0xb8
 800db6a:	932d      	str	r3, [sp, #180]	; 0xb4
 800db6c:	2b07      	cmp	r3, #7
 800db6e:	dd08      	ble.n	800db82 <_svfprintf_r+0xd72>
 800db70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db72:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db74:	aa2c      	add	r2, sp, #176	; 0xb0
 800db76:	f003 fa61 	bl	801103c <__ssprint_r>
 800db7a:	2800      	cmp	r0, #0
 800db7c:	d000      	beq.n	800db80 <_svfprintf_r+0xd70>
 800db7e:	e326      	b.n	800e1ce <_svfprintf_r+0x13be>
 800db80:	a92f      	add	r1, sp, #188	; 0xbc
 800db82:	000f      	movs	r7, r1
 800db84:	3c10      	subs	r4, #16
 800db86:	e4c5      	b.n	800d514 <_svfprintf_r+0x704>
 800db88:	2010      	movs	r0, #16
 800db8a:	1812      	adds	r2, r2, r0
 800db8c:	6078      	str	r0, [r7, #4]
 800db8e:	922e      	str	r2, [sp, #184]	; 0xb8
 800db90:	932d      	str	r3, [sp, #180]	; 0xb4
 800db92:	2b07      	cmp	r3, #7
 800db94:	dd08      	ble.n	800dba8 <_svfprintf_r+0xd98>
 800db96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db98:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db9a:	aa2c      	add	r2, sp, #176	; 0xb0
 800db9c:	f003 fa4e 	bl	801103c <__ssprint_r>
 800dba0:	2800      	cmp	r0, #0
 800dba2:	d000      	beq.n	800dba6 <_svfprintf_r+0xd96>
 800dba4:	e313      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dba6:	a92f      	add	r1, sp, #188	; 0xbc
 800dba8:	000f      	movs	r7, r1
 800dbaa:	3c10      	subs	r4, #16
 800dbac:	e50b      	b.n	800d5c6 <_svfprintf_r+0x7b6>
 800dbae:	2010      	movs	r0, #16
 800dbb0:	1812      	adds	r2, r2, r0
 800dbb2:	6078      	str	r0, [r7, #4]
 800dbb4:	922e      	str	r2, [sp, #184]	; 0xb8
 800dbb6:	932d      	str	r3, [sp, #180]	; 0xb4
 800dbb8:	2b07      	cmp	r3, #7
 800dbba:	dd08      	ble.n	800dbce <_svfprintf_r+0xdbe>
 800dbbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dbbe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dbc0:	aa2c      	add	r2, sp, #176	; 0xb0
 800dbc2:	f003 fa3b 	bl	801103c <__ssprint_r>
 800dbc6:	2800      	cmp	r0, #0
 800dbc8:	d000      	beq.n	800dbcc <_svfprintf_r+0xdbc>
 800dbca:	e300      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dbcc:	a92f      	add	r1, sp, #188	; 0xbc
 800dbce:	000f      	movs	r7, r1
 800dbd0:	3c10      	subs	r4, #16
 800dbd2:	e518      	b.n	800d606 <_svfprintf_r+0x7f6>
 800dbd4:	fffffbff 	.word	0xfffffbff
 800dbd8:	00007830 	.word	0x00007830
 800dbdc:	080144c4 	.word	0x080144c4
 800dbe0:	080144d5 	.word	0x080144d5
 800dbe4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbe6:	2b65      	cmp	r3, #101	; 0x65
 800dbe8:	dc00      	bgt.n	800dbec <_svfprintf_r+0xddc>
 800dbea:	e241      	b.n	800e070 <_svfprintf_r+0x1260>
 800dbec:	9814      	ldr	r0, [sp, #80]	; 0x50
 800dbee:	9915      	ldr	r1, [sp, #84]	; 0x54
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	f7f2 fc28 	bl	8000448 <__aeabi_dcmpeq>
 800dbf8:	2800      	cmp	r0, #0
 800dbfa:	d077      	beq.n	800dcec <_svfprintf_r+0xedc>
 800dbfc:	4bca      	ldr	r3, [pc, #808]	; (800df28 <_svfprintf_r+0x1118>)
 800dbfe:	603b      	str	r3, [r7, #0]
 800dc00:	2301      	movs	r3, #1
 800dc02:	607b      	str	r3, [r7, #4]
 800dc04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dc06:	3708      	adds	r7, #8
 800dc08:	3301      	adds	r3, #1
 800dc0a:	932e      	str	r3, [sp, #184]	; 0xb8
 800dc0c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dc0e:	3301      	adds	r3, #1
 800dc10:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc12:	2b07      	cmp	r3, #7
 800dc14:	dd08      	ble.n	800dc28 <_svfprintf_r+0xe18>
 800dc16:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc18:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc1a:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc1c:	f003 fa0e 	bl	801103c <__ssprint_r>
 800dc20:	2800      	cmp	r0, #0
 800dc22:	d000      	beq.n	800dc26 <_svfprintf_r+0xe16>
 800dc24:	e2d3      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dc26:	af2f      	add	r7, sp, #188	; 0xbc
 800dc28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dc2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc2c:	4293      	cmp	r3, r2
 800dc2e:	db01      	blt.n	800dc34 <_svfprintf_r+0xe24>
 800dc30:	07f3      	lsls	r3, r6, #31
 800dc32:	d51b      	bpl.n	800dc6c <_svfprintf_r+0xe5c>
 800dc34:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dc36:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dc38:	603b      	str	r3, [r7, #0]
 800dc3a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dc3c:	607b      	str	r3, [r7, #4]
 800dc3e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dc40:	3708      	adds	r7, #8
 800dc42:	189b      	adds	r3, r3, r2
 800dc44:	932e      	str	r3, [sp, #184]	; 0xb8
 800dc46:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dc48:	3301      	adds	r3, #1
 800dc4a:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc4c:	2b07      	cmp	r3, #7
 800dc4e:	dd08      	ble.n	800dc62 <_svfprintf_r+0xe52>
 800dc50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc52:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc54:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc56:	f003 f9f1 	bl	801103c <__ssprint_r>
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	d000      	beq.n	800dc60 <_svfprintf_r+0xe50>
 800dc5e:	e2b6      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dc60:	af2f      	add	r7, sp, #188	; 0xbc
 800dc62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc64:	2510      	movs	r5, #16
 800dc66:	1e5c      	subs	r4, r3, #1
 800dc68:	2c00      	cmp	r4, #0
 800dc6a:	dc2e      	bgt.n	800dcca <_svfprintf_r+0xeba>
 800dc6c:	0776      	lsls	r6, r6, #29
 800dc6e:	d500      	bpl.n	800dc72 <_svfprintf_r+0xe62>
 800dc70:	e290      	b.n	800e194 <_svfprintf_r+0x1384>
 800dc72:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dc74:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dc76:	4293      	cmp	r3, r2
 800dc78:	da00      	bge.n	800dc7c <_svfprintf_r+0xe6c>
 800dc7a:	0013      	movs	r3, r2
 800dc7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dc7e:	18d3      	adds	r3, r2, r3
 800dc80:	9317      	str	r3, [sp, #92]	; 0x5c
 800dc82:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d007      	beq.n	800dc98 <_svfprintf_r+0xe88>
 800dc88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc8a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc8c:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc8e:	f003 f9d5 	bl	801103c <__ssprint_r>
 800dc92:	2800      	cmp	r0, #0
 800dc94:	d000      	beq.n	800dc98 <_svfprintf_r+0xe88>
 800dc96:	e29a      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dc98:	2300      	movs	r3, #0
 800dc9a:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d000      	beq.n	800dca4 <_svfprintf_r+0xe94>
 800dca2:	e2b0      	b.n	800e206 <_svfprintf_r+0x13f6>
 800dca4:	af2f      	add	r7, sp, #188	; 0xbc
 800dca6:	e5dc      	b.n	800d862 <_svfprintf_r+0xa52>
 800dca8:	3210      	adds	r2, #16
 800dcaa:	607d      	str	r5, [r7, #4]
 800dcac:	922e      	str	r2, [sp, #184]	; 0xb8
 800dcae:	932d      	str	r3, [sp, #180]	; 0xb4
 800dcb0:	2b07      	cmp	r3, #7
 800dcb2:	dd08      	ble.n	800dcc6 <_svfprintf_r+0xeb6>
 800dcb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dcb6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dcb8:	aa2c      	add	r2, sp, #176	; 0xb0
 800dcba:	f003 f9bf 	bl	801103c <__ssprint_r>
 800dcbe:	2800      	cmp	r0, #0
 800dcc0:	d000      	beq.n	800dcc4 <_svfprintf_r+0xeb4>
 800dcc2:	e284      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dcc4:	a92f      	add	r1, sp, #188	; 0xbc
 800dcc6:	000f      	movs	r7, r1
 800dcc8:	3c10      	subs	r4, #16
 800dcca:	0039      	movs	r1, r7
 800dccc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dcce:	4897      	ldr	r0, [pc, #604]	; (800df2c <_svfprintf_r+0x111c>)
 800dcd0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dcd2:	3301      	adds	r3, #1
 800dcd4:	3108      	adds	r1, #8
 800dcd6:	6038      	str	r0, [r7, #0]
 800dcd8:	2c10      	cmp	r4, #16
 800dcda:	dce5      	bgt.n	800dca8 <_svfprintf_r+0xe98>
 800dcdc:	607c      	str	r4, [r7, #4]
 800dcde:	18a4      	adds	r4, r4, r2
 800dce0:	942e      	str	r4, [sp, #184]	; 0xb8
 800dce2:	000f      	movs	r7, r1
 800dce4:	932d      	str	r3, [sp, #180]	; 0xb4
 800dce6:	2b07      	cmp	r3, #7
 800dce8:	ddc0      	ble.n	800dc6c <_svfprintf_r+0xe5c>
 800dcea:	e05f      	b.n	800ddac <_svfprintf_r+0xf9c>
 800dcec:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	dc78      	bgt.n	800dde4 <_svfprintf_r+0xfd4>
 800dcf2:	4b8d      	ldr	r3, [pc, #564]	; (800df28 <_svfprintf_r+0x1118>)
 800dcf4:	603b      	str	r3, [r7, #0]
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	607b      	str	r3, [r7, #4]
 800dcfa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dcfc:	3708      	adds	r7, #8
 800dcfe:	3301      	adds	r3, #1
 800dd00:	932e      	str	r3, [sp, #184]	; 0xb8
 800dd02:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd04:	3301      	adds	r3, #1
 800dd06:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd08:	2b07      	cmp	r3, #7
 800dd0a:	dd08      	ble.n	800dd1e <_svfprintf_r+0xf0e>
 800dd0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd0e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd10:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd12:	f003 f993 	bl	801103c <__ssprint_r>
 800dd16:	2800      	cmp	r0, #0
 800dd18:	d000      	beq.n	800dd1c <_svfprintf_r+0xf0c>
 800dd1a:	e258      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dd1c:	af2f      	add	r7, sp, #188	; 0xbc
 800dd1e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dd20:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dd22:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dd24:	430b      	orrs	r3, r1
 800dd26:	2101      	movs	r1, #1
 800dd28:	4031      	ands	r1, r6
 800dd2a:	430b      	orrs	r3, r1
 800dd2c:	d09e      	beq.n	800dc6c <_svfprintf_r+0xe5c>
 800dd2e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dd30:	603b      	str	r3, [r7, #0]
 800dd32:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dd34:	607b      	str	r3, [r7, #4]
 800dd36:	189a      	adds	r2, r3, r2
 800dd38:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd3a:	922e      	str	r2, [sp, #184]	; 0xb8
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd40:	3708      	adds	r7, #8
 800dd42:	2b07      	cmp	r3, #7
 800dd44:	dd08      	ble.n	800dd58 <_svfprintf_r+0xf48>
 800dd46:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd48:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd4a:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd4c:	f003 f976 	bl	801103c <__ssprint_r>
 800dd50:	2800      	cmp	r0, #0
 800dd52:	d000      	beq.n	800dd56 <_svfprintf_r+0xf46>
 800dd54:	e23b      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dd56:	af2f      	add	r7, sp, #188	; 0xbc
 800dd58:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800dd5a:	2c00      	cmp	r4, #0
 800dd5c:	da19      	bge.n	800dd92 <_svfprintf_r+0xf82>
 800dd5e:	0038      	movs	r0, r7
 800dd60:	2510      	movs	r5, #16
 800dd62:	4264      	negs	r4, r4
 800dd64:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800dd66:	4a71      	ldr	r2, [pc, #452]	; (800df2c <_svfprintf_r+0x111c>)
 800dd68:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dd6a:	3101      	adds	r1, #1
 800dd6c:	3708      	adds	r7, #8
 800dd6e:	6002      	str	r2, [r0, #0]
 800dd70:	2c10      	cmp	r4, #16
 800dd72:	dc25      	bgt.n	800ddc0 <_svfprintf_r+0xfb0>
 800dd74:	6044      	str	r4, [r0, #4]
 800dd76:	18e4      	adds	r4, r4, r3
 800dd78:	942e      	str	r4, [sp, #184]	; 0xb8
 800dd7a:	912d      	str	r1, [sp, #180]	; 0xb4
 800dd7c:	2907      	cmp	r1, #7
 800dd7e:	dd08      	ble.n	800dd92 <_svfprintf_r+0xf82>
 800dd80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd82:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd84:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd86:	f003 f959 	bl	801103c <__ssprint_r>
 800dd8a:	2800      	cmp	r0, #0
 800dd8c:	d000      	beq.n	800dd90 <_svfprintf_r+0xf80>
 800dd8e:	e21e      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dd90:	af2f      	add	r7, sp, #188	; 0xbc
 800dd92:	9b08      	ldr	r3, [sp, #32]
 800dd94:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dd96:	603b      	str	r3, [r7, #0]
 800dd98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd9a:	18d2      	adds	r2, r2, r3
 800dd9c:	922e      	str	r2, [sp, #184]	; 0xb8
 800dd9e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800dda0:	607b      	str	r3, [r7, #4]
 800dda2:	3201      	adds	r2, #1
 800dda4:	922d      	str	r2, [sp, #180]	; 0xb4
 800dda6:	2a07      	cmp	r2, #7
 800dda8:	dc00      	bgt.n	800ddac <_svfprintf_r+0xf9c>
 800ddaa:	e45b      	b.n	800d664 <_svfprintf_r+0x854>
 800ddac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddae:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddb0:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddb2:	f003 f943 	bl	801103c <__ssprint_r>
 800ddb6:	2800      	cmp	r0, #0
 800ddb8:	d000      	beq.n	800ddbc <_svfprintf_r+0xfac>
 800ddba:	e208      	b.n	800e1ce <_svfprintf_r+0x13be>
 800ddbc:	af2f      	add	r7, sp, #188	; 0xbc
 800ddbe:	e755      	b.n	800dc6c <_svfprintf_r+0xe5c>
 800ddc0:	3310      	adds	r3, #16
 800ddc2:	6045      	str	r5, [r0, #4]
 800ddc4:	932e      	str	r3, [sp, #184]	; 0xb8
 800ddc6:	912d      	str	r1, [sp, #180]	; 0xb4
 800ddc8:	2907      	cmp	r1, #7
 800ddca:	dd08      	ble.n	800ddde <_svfprintf_r+0xfce>
 800ddcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddd0:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddd2:	f003 f933 	bl	801103c <__ssprint_r>
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	d000      	beq.n	800dddc <_svfprintf_r+0xfcc>
 800ddda:	e1f8      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dddc:	af2f      	add	r7, sp, #188	; 0xbc
 800ddde:	0038      	movs	r0, r7
 800dde0:	3c10      	subs	r4, #16
 800dde2:	e7bf      	b.n	800dd64 <_svfprintf_r+0xf54>
 800dde4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dde6:	002c      	movs	r4, r5
 800dde8:	429d      	cmp	r5, r3
 800ddea:	dd00      	ble.n	800ddee <_svfprintf_r+0xfde>
 800ddec:	001c      	movs	r4, r3
 800ddee:	2c00      	cmp	r4, #0
 800ddf0:	dd14      	ble.n	800de1c <_svfprintf_r+0x100c>
 800ddf2:	9b08      	ldr	r3, [sp, #32]
 800ddf4:	607c      	str	r4, [r7, #4]
 800ddf6:	603b      	str	r3, [r7, #0]
 800ddf8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ddfa:	3708      	adds	r7, #8
 800ddfc:	18e3      	adds	r3, r4, r3
 800ddfe:	932e      	str	r3, [sp, #184]	; 0xb8
 800de00:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de02:	3301      	adds	r3, #1
 800de04:	932d      	str	r3, [sp, #180]	; 0xb4
 800de06:	2b07      	cmp	r3, #7
 800de08:	dd08      	ble.n	800de1c <_svfprintf_r+0x100c>
 800de0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de0e:	aa2c      	add	r2, sp, #176	; 0xb0
 800de10:	f003 f914 	bl	801103c <__ssprint_r>
 800de14:	2800      	cmp	r0, #0
 800de16:	d000      	beq.n	800de1a <_svfprintf_r+0x100a>
 800de18:	e1d9      	b.n	800e1ce <_svfprintf_r+0x13be>
 800de1a:	af2f      	add	r7, sp, #188	; 0xbc
 800de1c:	43e3      	mvns	r3, r4
 800de1e:	17db      	asrs	r3, r3, #31
 800de20:	401c      	ands	r4, r3
 800de22:	1b2c      	subs	r4, r5, r4
 800de24:	2c00      	cmp	r4, #0
 800de26:	dd18      	ble.n	800de5a <_svfprintf_r+0x104a>
 800de28:	0039      	movs	r1, r7
 800de2a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de2c:	483f      	ldr	r0, [pc, #252]	; (800df2c <_svfprintf_r+0x111c>)
 800de2e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de30:	3301      	adds	r3, #1
 800de32:	3108      	adds	r1, #8
 800de34:	6038      	str	r0, [r7, #0]
 800de36:	2c10      	cmp	r4, #16
 800de38:	dc7a      	bgt.n	800df30 <_svfprintf_r+0x1120>
 800de3a:	607c      	str	r4, [r7, #4]
 800de3c:	18a4      	adds	r4, r4, r2
 800de3e:	000f      	movs	r7, r1
 800de40:	942e      	str	r4, [sp, #184]	; 0xb8
 800de42:	932d      	str	r3, [sp, #180]	; 0xb4
 800de44:	2b07      	cmp	r3, #7
 800de46:	dd08      	ble.n	800de5a <_svfprintf_r+0x104a>
 800de48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de4c:	aa2c      	add	r2, sp, #176	; 0xb0
 800de4e:	f003 f8f5 	bl	801103c <__ssprint_r>
 800de52:	2800      	cmp	r0, #0
 800de54:	d000      	beq.n	800de58 <_svfprintf_r+0x1048>
 800de56:	e1ba      	b.n	800e1ce <_svfprintf_r+0x13be>
 800de58:	af2f      	add	r7, sp, #188	; 0xbc
 800de5a:	9b08      	ldr	r3, [sp, #32]
 800de5c:	195d      	adds	r5, r3, r5
 800de5e:	0573      	lsls	r3, r6, #21
 800de60:	d50b      	bpl.n	800de7a <_svfprintf_r+0x106a>
 800de62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800de64:	2b00      	cmp	r3, #0
 800de66:	d176      	bne.n	800df56 <_svfprintf_r+0x1146>
 800de68:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d176      	bne.n	800df5c <_svfprintf_r+0x114c>
 800de6e:	9b08      	ldr	r3, [sp, #32]
 800de70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de72:	189b      	adds	r3, r3, r2
 800de74:	429d      	cmp	r5, r3
 800de76:	d900      	bls.n	800de7a <_svfprintf_r+0x106a>
 800de78:	001d      	movs	r5, r3
 800de7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800de7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de7e:	4293      	cmp	r3, r2
 800de80:	db01      	blt.n	800de86 <_svfprintf_r+0x1076>
 800de82:	07f3      	lsls	r3, r6, #31
 800de84:	d516      	bpl.n	800deb4 <_svfprintf_r+0x10a4>
 800de86:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800de88:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800de8a:	603b      	str	r3, [r7, #0]
 800de8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800de8e:	607b      	str	r3, [r7, #4]
 800de90:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de92:	3708      	adds	r7, #8
 800de94:	189b      	adds	r3, r3, r2
 800de96:	932e      	str	r3, [sp, #184]	; 0xb8
 800de98:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de9a:	3301      	adds	r3, #1
 800de9c:	932d      	str	r3, [sp, #180]	; 0xb4
 800de9e:	2b07      	cmp	r3, #7
 800dea0:	dd08      	ble.n	800deb4 <_svfprintf_r+0x10a4>
 800dea2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dea4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dea6:	aa2c      	add	r2, sp, #176	; 0xb0
 800dea8:	f003 f8c8 	bl	801103c <__ssprint_r>
 800deac:	2800      	cmp	r0, #0
 800deae:	d000      	beq.n	800deb2 <_svfprintf_r+0x10a2>
 800deb0:	e18d      	b.n	800e1ce <_svfprintf_r+0x13be>
 800deb2:	af2f      	add	r7, sp, #188	; 0xbc
 800deb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800deb6:	9b08      	ldr	r3, [sp, #32]
 800deb8:	4694      	mov	ip, r2
 800deba:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800debc:	4463      	add	r3, ip
 800debe:	1b5b      	subs	r3, r3, r5
 800dec0:	1b14      	subs	r4, r2, r4
 800dec2:	429c      	cmp	r4, r3
 800dec4:	dd00      	ble.n	800dec8 <_svfprintf_r+0x10b8>
 800dec6:	001c      	movs	r4, r3
 800dec8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800deca:	2c00      	cmp	r4, #0
 800decc:	dd12      	ble.n	800def4 <_svfprintf_r+0x10e4>
 800dece:	18e3      	adds	r3, r4, r3
 800ded0:	932e      	str	r3, [sp, #184]	; 0xb8
 800ded2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ded4:	603d      	str	r5, [r7, #0]
 800ded6:	3301      	adds	r3, #1
 800ded8:	607c      	str	r4, [r7, #4]
 800deda:	932d      	str	r3, [sp, #180]	; 0xb4
 800dedc:	3708      	adds	r7, #8
 800dede:	2b07      	cmp	r3, #7
 800dee0:	dd08      	ble.n	800def4 <_svfprintf_r+0x10e4>
 800dee2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dee4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dee6:	aa2c      	add	r2, sp, #176	; 0xb0
 800dee8:	f003 f8a8 	bl	801103c <__ssprint_r>
 800deec:	2800      	cmp	r0, #0
 800deee:	d000      	beq.n	800def2 <_svfprintf_r+0x10e2>
 800def0:	e16d      	b.n	800e1ce <_svfprintf_r+0x13be>
 800def2:	af2f      	add	r7, sp, #188	; 0xbc
 800def4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800def6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800def8:	2510      	movs	r5, #16
 800defa:	1ad3      	subs	r3, r2, r3
 800defc:	43e2      	mvns	r2, r4
 800defe:	17d2      	asrs	r2, r2, #31
 800df00:	4014      	ands	r4, r2
 800df02:	1b1c      	subs	r4, r3, r4
 800df04:	2c00      	cmp	r4, #0
 800df06:	dc00      	bgt.n	800df0a <_svfprintf_r+0x10fa>
 800df08:	e6b0      	b.n	800dc6c <_svfprintf_r+0xe5c>
 800df0a:	0039      	movs	r1, r7
 800df0c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df0e:	4807      	ldr	r0, [pc, #28]	; (800df2c <_svfprintf_r+0x111c>)
 800df10:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800df12:	3301      	adds	r3, #1
 800df14:	3108      	adds	r1, #8
 800df16:	6038      	str	r0, [r7, #0]
 800df18:	2c10      	cmp	r4, #16
 800df1a:	dd00      	ble.n	800df1e <_svfprintf_r+0x110e>
 800df1c:	e096      	b.n	800e04c <_svfprintf_r+0x123c>
 800df1e:	1912      	adds	r2, r2, r4
 800df20:	607c      	str	r4, [r7, #4]
 800df22:	922e      	str	r2, [sp, #184]	; 0xb8
 800df24:	e6dd      	b.n	800dce2 <_svfprintf_r+0xed2>
 800df26:	46c0      	nop			; (mov r8, r8)
 800df28:	080144e6 	.word	0x080144e6
 800df2c:	080144f8 	.word	0x080144f8
 800df30:	2010      	movs	r0, #16
 800df32:	1812      	adds	r2, r2, r0
 800df34:	6078      	str	r0, [r7, #4]
 800df36:	922e      	str	r2, [sp, #184]	; 0xb8
 800df38:	932d      	str	r3, [sp, #180]	; 0xb4
 800df3a:	2b07      	cmp	r3, #7
 800df3c:	dd08      	ble.n	800df50 <_svfprintf_r+0x1140>
 800df3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df40:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df42:	aa2c      	add	r2, sp, #176	; 0xb0
 800df44:	f003 f87a 	bl	801103c <__ssprint_r>
 800df48:	2800      	cmp	r0, #0
 800df4a:	d000      	beq.n	800df4e <_svfprintf_r+0x113e>
 800df4c:	e13f      	b.n	800e1ce <_svfprintf_r+0x13be>
 800df4e:	a92f      	add	r1, sp, #188	; 0xbc
 800df50:	000f      	movs	r7, r1
 800df52:	3c10      	subs	r4, #16
 800df54:	e768      	b.n	800de28 <_svfprintf_r+0x1018>
 800df56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d05d      	beq.n	800e018 <_svfprintf_r+0x1208>
 800df5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df5e:	3b01      	subs	r3, #1
 800df60:	9310      	str	r3, [sp, #64]	; 0x40
 800df62:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800df64:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800df66:	603b      	str	r3, [r7, #0]
 800df68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800df6a:	607b      	str	r3, [r7, #4]
 800df6c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800df6e:	3708      	adds	r7, #8
 800df70:	189b      	adds	r3, r3, r2
 800df72:	932e      	str	r3, [sp, #184]	; 0xb8
 800df74:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df76:	3301      	adds	r3, #1
 800df78:	932d      	str	r3, [sp, #180]	; 0xb4
 800df7a:	2b07      	cmp	r3, #7
 800df7c:	dd08      	ble.n	800df90 <_svfprintf_r+0x1180>
 800df7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df80:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df82:	aa2c      	add	r2, sp, #176	; 0xb0
 800df84:	f003 f85a 	bl	801103c <__ssprint_r>
 800df88:	2800      	cmp	r0, #0
 800df8a:	d000      	beq.n	800df8e <_svfprintf_r+0x117e>
 800df8c:	e11f      	b.n	800e1ce <_svfprintf_r+0x13be>
 800df8e:	af2f      	add	r7, sp, #188	; 0xbc
 800df90:	9b08      	ldr	r3, [sp, #32]
 800df92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df94:	189c      	adds	r4, r3, r2
 800df96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df98:	1b64      	subs	r4, r4, r5
 800df9a:	781b      	ldrb	r3, [r3, #0]
 800df9c:	429c      	cmp	r4, r3
 800df9e:	dd00      	ble.n	800dfa2 <_svfprintf_r+0x1192>
 800dfa0:	001c      	movs	r4, r3
 800dfa2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dfa4:	2c00      	cmp	r4, #0
 800dfa6:	dd12      	ble.n	800dfce <_svfprintf_r+0x11be>
 800dfa8:	18e3      	adds	r3, r4, r3
 800dfaa:	932e      	str	r3, [sp, #184]	; 0xb8
 800dfac:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfae:	603d      	str	r5, [r7, #0]
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	607c      	str	r4, [r7, #4]
 800dfb4:	932d      	str	r3, [sp, #180]	; 0xb4
 800dfb6:	3708      	adds	r7, #8
 800dfb8:	2b07      	cmp	r3, #7
 800dfba:	dd08      	ble.n	800dfce <_svfprintf_r+0x11be>
 800dfbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfbe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfc0:	aa2c      	add	r2, sp, #176	; 0xb0
 800dfc2:	f003 f83b 	bl	801103c <__ssprint_r>
 800dfc6:	2800      	cmp	r0, #0
 800dfc8:	d000      	beq.n	800dfcc <_svfprintf_r+0x11bc>
 800dfca:	e100      	b.n	800e1ce <_svfprintf_r+0x13be>
 800dfcc:	af2f      	add	r7, sp, #188	; 0xbc
 800dfce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dfd0:	781a      	ldrb	r2, [r3, #0]
 800dfd2:	43e3      	mvns	r3, r4
 800dfd4:	17db      	asrs	r3, r3, #31
 800dfd6:	401c      	ands	r4, r3
 800dfd8:	1b14      	subs	r4, r2, r4
 800dfda:	2c00      	cmp	r4, #0
 800dfdc:	dd18      	ble.n	800e010 <_svfprintf_r+0x1200>
 800dfde:	0039      	movs	r1, r7
 800dfe0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfe2:	48aa      	ldr	r0, [pc, #680]	; (800e28c <_svfprintf_r+0x147c>)
 800dfe4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dfe6:	3301      	adds	r3, #1
 800dfe8:	3108      	adds	r1, #8
 800dfea:	6038      	str	r0, [r7, #0]
 800dfec:	2c10      	cmp	r4, #16
 800dfee:	dc1a      	bgt.n	800e026 <_svfprintf_r+0x1216>
 800dff0:	1912      	adds	r2, r2, r4
 800dff2:	607c      	str	r4, [r7, #4]
 800dff4:	922e      	str	r2, [sp, #184]	; 0xb8
 800dff6:	000f      	movs	r7, r1
 800dff8:	932d      	str	r3, [sp, #180]	; 0xb4
 800dffa:	2b07      	cmp	r3, #7
 800dffc:	dd08      	ble.n	800e010 <_svfprintf_r+0x1200>
 800dffe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e000:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e002:	aa2c      	add	r2, sp, #176	; 0xb0
 800e004:	f003 f81a 	bl	801103c <__ssprint_r>
 800e008:	2800      	cmp	r0, #0
 800e00a:	d000      	beq.n	800e00e <_svfprintf_r+0x11fe>
 800e00c:	e0df      	b.n	800e1ce <_svfprintf_r+0x13be>
 800e00e:	af2f      	add	r7, sp, #188	; 0xbc
 800e010:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	18ed      	adds	r5, r5, r3
 800e016:	e724      	b.n	800de62 <_svfprintf_r+0x1052>
 800e018:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e01a:	3b01      	subs	r3, #1
 800e01c:	9312      	str	r3, [sp, #72]	; 0x48
 800e01e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e020:	3b01      	subs	r3, #1
 800e022:	9311      	str	r3, [sp, #68]	; 0x44
 800e024:	e79d      	b.n	800df62 <_svfprintf_r+0x1152>
 800e026:	2010      	movs	r0, #16
 800e028:	1812      	adds	r2, r2, r0
 800e02a:	6078      	str	r0, [r7, #4]
 800e02c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e02e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e030:	2b07      	cmp	r3, #7
 800e032:	dd08      	ble.n	800e046 <_svfprintf_r+0x1236>
 800e034:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e036:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e038:	aa2c      	add	r2, sp, #176	; 0xb0
 800e03a:	f002 ffff 	bl	801103c <__ssprint_r>
 800e03e:	2800      	cmp	r0, #0
 800e040:	d000      	beq.n	800e044 <_svfprintf_r+0x1234>
 800e042:	e0c4      	b.n	800e1ce <_svfprintf_r+0x13be>
 800e044:	a92f      	add	r1, sp, #188	; 0xbc
 800e046:	000f      	movs	r7, r1
 800e048:	3c10      	subs	r4, #16
 800e04a:	e7c8      	b.n	800dfde <_svfprintf_r+0x11ce>
 800e04c:	3210      	adds	r2, #16
 800e04e:	607d      	str	r5, [r7, #4]
 800e050:	922e      	str	r2, [sp, #184]	; 0xb8
 800e052:	932d      	str	r3, [sp, #180]	; 0xb4
 800e054:	2b07      	cmp	r3, #7
 800e056:	dd08      	ble.n	800e06a <_svfprintf_r+0x125a>
 800e058:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e05a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e05c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e05e:	f002 ffed 	bl	801103c <__ssprint_r>
 800e062:	2800      	cmp	r0, #0
 800e064:	d000      	beq.n	800e068 <_svfprintf_r+0x1258>
 800e066:	e0b2      	b.n	800e1ce <_svfprintf_r+0x13be>
 800e068:	a92f      	add	r1, sp, #188	; 0xbc
 800e06a:	000f      	movs	r7, r1
 800e06c:	3c10      	subs	r4, #16
 800e06e:	e74c      	b.n	800df0a <_svfprintf_r+0x10fa>
 800e070:	003c      	movs	r4, r7
 800e072:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e074:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e076:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e078:	3101      	adds	r1, #1
 800e07a:	3301      	adds	r3, #1
 800e07c:	3408      	adds	r4, #8
 800e07e:	2a01      	cmp	r2, #1
 800e080:	dc03      	bgt.n	800e08a <_svfprintf_r+0x127a>
 800e082:	2201      	movs	r2, #1
 800e084:	4216      	tst	r6, r2
 800e086:	d100      	bne.n	800e08a <_svfprintf_r+0x127a>
 800e088:	e07f      	b.n	800e18a <_svfprintf_r+0x137a>
 800e08a:	9a08      	ldr	r2, [sp, #32]
 800e08c:	912e      	str	r1, [sp, #184]	; 0xb8
 800e08e:	603a      	str	r2, [r7, #0]
 800e090:	2201      	movs	r2, #1
 800e092:	932d      	str	r3, [sp, #180]	; 0xb4
 800e094:	607a      	str	r2, [r7, #4]
 800e096:	2b07      	cmp	r3, #7
 800e098:	dd08      	ble.n	800e0ac <_svfprintf_r+0x129c>
 800e09a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e09c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e09e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e0a0:	f002 ffcc 	bl	801103c <__ssprint_r>
 800e0a4:	2800      	cmp	r0, #0
 800e0a6:	d000      	beq.n	800e0aa <_svfprintf_r+0x129a>
 800e0a8:	e091      	b.n	800e1ce <_svfprintf_r+0x13be>
 800e0aa:	ac2f      	add	r4, sp, #188	; 0xbc
 800e0ac:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e0ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e0b0:	6023      	str	r3, [r4, #0]
 800e0b2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e0b4:	6063      	str	r3, [r4, #4]
 800e0b6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e0b8:	3408      	adds	r4, #8
 800e0ba:	189b      	adds	r3, r3, r2
 800e0bc:	932e      	str	r3, [sp, #184]	; 0xb8
 800e0be:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e0c0:	3301      	adds	r3, #1
 800e0c2:	932d      	str	r3, [sp, #180]	; 0xb4
 800e0c4:	2b07      	cmp	r3, #7
 800e0c6:	dd07      	ble.n	800e0d8 <_svfprintf_r+0x12c8>
 800e0c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0ca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e0cc:	aa2c      	add	r2, sp, #176	; 0xb0
 800e0ce:	f002 ffb5 	bl	801103c <__ssprint_r>
 800e0d2:	2800      	cmp	r0, #0
 800e0d4:	d17b      	bne.n	800e1ce <_svfprintf_r+0x13be>
 800e0d6:	ac2f      	add	r4, sp, #188	; 0xbc
 800e0d8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e0da:	2200      	movs	r2, #0
 800e0dc:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e0de:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e0e0:	9309      	str	r3, [sp, #36]	; 0x24
 800e0e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0e4:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800e0e6:	1e5d      	subs	r5, r3, #1
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	f7f2 f9ad 	bl	8000448 <__aeabi_dcmpeq>
 800e0ee:	2800      	cmp	r0, #0
 800e0f0:	d126      	bne.n	800e140 <_svfprintf_r+0x1330>
 800e0f2:	9b08      	ldr	r3, [sp, #32]
 800e0f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0f6:	3301      	adds	r3, #1
 800e0f8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e0fa:	6023      	str	r3, [r4, #0]
 800e0fc:	1e7b      	subs	r3, r7, #1
 800e0fe:	3201      	adds	r2, #1
 800e100:	185b      	adds	r3, r3, r1
 800e102:	6065      	str	r5, [r4, #4]
 800e104:	932e      	str	r3, [sp, #184]	; 0xb8
 800e106:	922d      	str	r2, [sp, #180]	; 0xb4
 800e108:	3408      	adds	r4, #8
 800e10a:	2a07      	cmp	r2, #7
 800e10c:	dd07      	ble.n	800e11e <_svfprintf_r+0x130e>
 800e10e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e110:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e112:	aa2c      	add	r2, sp, #176	; 0xb0
 800e114:	f002 ff92 	bl	801103c <__ssprint_r>
 800e118:	2800      	cmp	r0, #0
 800e11a:	d158      	bne.n	800e1ce <_svfprintf_r+0x13be>
 800e11c:	ac2f      	add	r4, sp, #188	; 0xbc
 800e11e:	ab28      	add	r3, sp, #160	; 0xa0
 800e120:	6023      	str	r3, [r4, #0]
 800e122:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e124:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e126:	6063      	str	r3, [r4, #4]
 800e128:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e12a:	189b      	adds	r3, r3, r2
 800e12c:	932e      	str	r3, [sp, #184]	; 0xb8
 800e12e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e130:	3301      	adds	r3, #1
 800e132:	932d      	str	r3, [sp, #180]	; 0xb4
 800e134:	2b07      	cmp	r3, #7
 800e136:	dd00      	ble.n	800e13a <_svfprintf_r+0x132a>
 800e138:	e638      	b.n	800ddac <_svfprintf_r+0xf9c>
 800e13a:	3408      	adds	r4, #8
 800e13c:	0027      	movs	r7, r4
 800e13e:	e595      	b.n	800dc6c <_svfprintf_r+0xe5c>
 800e140:	2710      	movs	r7, #16
 800e142:	2d00      	cmp	r5, #0
 800e144:	ddeb      	ble.n	800e11e <_svfprintf_r+0x130e>
 800e146:	0021      	movs	r1, r4
 800e148:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e14a:	4850      	ldr	r0, [pc, #320]	; (800e28c <_svfprintf_r+0x147c>)
 800e14c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e14e:	3301      	adds	r3, #1
 800e150:	3108      	adds	r1, #8
 800e152:	6020      	str	r0, [r4, #0]
 800e154:	2d10      	cmp	r5, #16
 800e156:	dc07      	bgt.n	800e168 <_svfprintf_r+0x1358>
 800e158:	6065      	str	r5, [r4, #4]
 800e15a:	000c      	movs	r4, r1
 800e15c:	18ad      	adds	r5, r5, r2
 800e15e:	952e      	str	r5, [sp, #184]	; 0xb8
 800e160:	932d      	str	r3, [sp, #180]	; 0xb4
 800e162:	2b07      	cmp	r3, #7
 800e164:	dddb      	ble.n	800e11e <_svfprintf_r+0x130e>
 800e166:	e7d2      	b.n	800e10e <_svfprintf_r+0x12fe>
 800e168:	3210      	adds	r2, #16
 800e16a:	6067      	str	r7, [r4, #4]
 800e16c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e16e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e170:	2b07      	cmp	r3, #7
 800e172:	dd07      	ble.n	800e184 <_svfprintf_r+0x1374>
 800e174:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e176:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e178:	aa2c      	add	r2, sp, #176	; 0xb0
 800e17a:	f002 ff5f 	bl	801103c <__ssprint_r>
 800e17e:	2800      	cmp	r0, #0
 800e180:	d125      	bne.n	800e1ce <_svfprintf_r+0x13be>
 800e182:	a92f      	add	r1, sp, #188	; 0xbc
 800e184:	000c      	movs	r4, r1
 800e186:	3d10      	subs	r5, #16
 800e188:	e7dd      	b.n	800e146 <_svfprintf_r+0x1336>
 800e18a:	9808      	ldr	r0, [sp, #32]
 800e18c:	912e      	str	r1, [sp, #184]	; 0xb8
 800e18e:	c705      	stmia	r7!, {r0, r2}
 800e190:	932d      	str	r3, [sp, #180]	; 0xb4
 800e192:	e7e6      	b.n	800e162 <_svfprintf_r+0x1352>
 800e194:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e196:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e198:	2510      	movs	r5, #16
 800e19a:	1a9c      	subs	r4, r3, r2
 800e19c:	2c00      	cmp	r4, #0
 800e19e:	dc00      	bgt.n	800e1a2 <_svfprintf_r+0x1392>
 800e1a0:	e567      	b.n	800dc72 <_svfprintf_r+0xe62>
 800e1a2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e1a4:	493a      	ldr	r1, [pc, #232]	; (800e290 <_svfprintf_r+0x1480>)
 800e1a6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e1a8:	3301      	adds	r3, #1
 800e1aa:	6039      	str	r1, [r7, #0]
 800e1ac:	2c10      	cmp	r4, #16
 800e1ae:	dc19      	bgt.n	800e1e4 <_svfprintf_r+0x13d4>
 800e1b0:	607c      	str	r4, [r7, #4]
 800e1b2:	18a4      	adds	r4, r4, r2
 800e1b4:	942e      	str	r4, [sp, #184]	; 0xb8
 800e1b6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e1b8:	2b07      	cmp	r3, #7
 800e1ba:	dc00      	bgt.n	800e1be <_svfprintf_r+0x13ae>
 800e1bc:	e559      	b.n	800dc72 <_svfprintf_r+0xe62>
 800e1be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e1c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1c2:	aa2c      	add	r2, sp, #176	; 0xb0
 800e1c4:	f002 ff3a 	bl	801103c <__ssprint_r>
 800e1c8:	2800      	cmp	r0, #0
 800e1ca:	d100      	bne.n	800e1ce <_svfprintf_r+0x13be>
 800e1cc:	e551      	b.n	800dc72 <_svfprintf_r+0xe62>
 800e1ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d101      	bne.n	800e1d8 <_svfprintf_r+0x13c8>
 800e1d4:	f7ff f845 	bl	800d262 <_svfprintf_r+0x452>
 800e1d8:	0019      	movs	r1, r3
 800e1da:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1dc:	f7fd fd80 	bl	800bce0 <_free_r>
 800e1e0:	f7ff f83f 	bl	800d262 <_svfprintf_r+0x452>
 800e1e4:	3210      	adds	r2, #16
 800e1e6:	607d      	str	r5, [r7, #4]
 800e1e8:	922e      	str	r2, [sp, #184]	; 0xb8
 800e1ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800e1ec:	3708      	adds	r7, #8
 800e1ee:	2b07      	cmp	r3, #7
 800e1f0:	dd07      	ble.n	800e202 <_svfprintf_r+0x13f2>
 800e1f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e1f4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1f6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e1f8:	f002 ff20 	bl	801103c <__ssprint_r>
 800e1fc:	2800      	cmp	r0, #0
 800e1fe:	d1e6      	bne.n	800e1ce <_svfprintf_r+0x13be>
 800e200:	af2f      	add	r7, sp, #188	; 0xbc
 800e202:	3c10      	subs	r4, #16
 800e204:	e7cd      	b.n	800e1a2 <_svfprintf_r+0x1392>
 800e206:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e208:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e20a:	f7fd fd69 	bl	800bce0 <_free_r>
 800e20e:	e549      	b.n	800dca4 <_svfprintf_r+0xe94>
 800e210:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e212:	2b00      	cmp	r3, #0
 800e214:	d101      	bne.n	800e21a <_svfprintf_r+0x140a>
 800e216:	f7ff f824 	bl	800d262 <_svfprintf_r+0x452>
 800e21a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e21c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e21e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e220:	f002 ff0c 	bl	801103c <__ssprint_r>
 800e224:	f7ff f81d 	bl	800d262 <_svfprintf_r+0x452>
 800e228:	0034      	movs	r4, r6
 800e22a:	2a00      	cmp	r2, #0
 800e22c:	d101      	bne.n	800e232 <_svfprintf_r+0x1422>
 800e22e:	f7fe ff8c 	bl	800d14a <_svfprintf_r+0x33a>
 800e232:	2b01      	cmp	r3, #1
 800e234:	d101      	bne.n	800e23a <_svfprintf_r+0x142a>
 800e236:	f7ff fc01 	bl	800da3c <_svfprintf_r+0xc2c>
 800e23a:	2b02      	cmp	r3, #2
 800e23c:	d100      	bne.n	800e240 <_svfprintf_r+0x1430>
 800e23e:	e459      	b.n	800daf4 <_svfprintf_r+0xce4>
 800e240:	2507      	movs	r5, #7
 800e242:	ab58      	add	r3, sp, #352	; 0x160
 800e244:	9308      	str	r3, [sp, #32]
 800e246:	9a08      	ldr	r2, [sp, #32]
 800e248:	0013      	movs	r3, r2
 800e24a:	3b01      	subs	r3, #1
 800e24c:	9308      	str	r3, [sp, #32]
 800e24e:	9b06      	ldr	r3, [sp, #24]
 800e250:	9908      	ldr	r1, [sp, #32]
 800e252:	402b      	ands	r3, r5
 800e254:	3330      	adds	r3, #48	; 0x30
 800e256:	700b      	strb	r3, [r1, #0]
 800e258:	9907      	ldr	r1, [sp, #28]
 800e25a:	074e      	lsls	r6, r1, #29
 800e25c:	9906      	ldr	r1, [sp, #24]
 800e25e:	08c8      	lsrs	r0, r1, #3
 800e260:	9907      	ldr	r1, [sp, #28]
 800e262:	4306      	orrs	r6, r0
 800e264:	08c9      	lsrs	r1, r1, #3
 800e266:	9107      	str	r1, [sp, #28]
 800e268:	0031      	movs	r1, r6
 800e26a:	9807      	ldr	r0, [sp, #28]
 800e26c:	9606      	str	r6, [sp, #24]
 800e26e:	4301      	orrs	r1, r0
 800e270:	d1e9      	bne.n	800e246 <_svfprintf_r+0x1436>
 800e272:	07e1      	lsls	r1, r4, #31
 800e274:	d400      	bmi.n	800e278 <_svfprintf_r+0x1468>
 800e276:	e42a      	b.n	800dace <_svfprintf_r+0xcbe>
 800e278:	2b30      	cmp	r3, #48	; 0x30
 800e27a:	d100      	bne.n	800e27e <_svfprintf_r+0x146e>
 800e27c:	e427      	b.n	800dace <_svfprintf_r+0xcbe>
 800e27e:	2130      	movs	r1, #48	; 0x30
 800e280:	9b08      	ldr	r3, [sp, #32]
 800e282:	3b01      	subs	r3, #1
 800e284:	7019      	strb	r1, [r3, #0]
 800e286:	1e93      	subs	r3, r2, #2
 800e288:	9308      	str	r3, [sp, #32]
 800e28a:	e420      	b.n	800dace <_svfprintf_r+0xcbe>
 800e28c:	080144f8 	.word	0x080144f8
 800e290:	080144e8 	.word	0x080144e8

0800e294 <__ssvfscanf_r>:
 800e294:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e296:	4ca7      	ldr	r4, [pc, #668]	; (800e534 <__ssvfscanf_r+0x2a0>)
 800e298:	44a5      	add	sp, r4
 800e29a:	af02      	add	r7, sp, #8
 800e29c:	633b      	str	r3, [r7, #48]	; 0x30
 800e29e:	000b      	movs	r3, r1
 800e2a0:	6378      	str	r0, [r7, #52]	; 0x34
 800e2a2:	6479      	str	r1, [r7, #68]	; 0x44
 800e2a4:	61ba      	str	r2, [r7, #24]
 800e2a6:	220c      	movs	r2, #12
 800e2a8:	5e9a      	ldrsh	r2, [r3, r2]
 800e2aa:	2380      	movs	r3, #128	; 0x80
 800e2ac:	019b      	lsls	r3, r3, #6
 800e2ae:	421a      	tst	r2, r3
 800e2b0:	d105      	bne.n	800e2be <__ssvfscanf_r+0x2a>
 800e2b2:	4313      	orrs	r3, r2
 800e2b4:	818b      	strh	r3, [r1, #12]
 800e2b6:	4aa0      	ldr	r2, [pc, #640]	; (800e538 <__ssvfscanf_r+0x2a4>)
 800e2b8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e2ba:	4013      	ands	r3, r2
 800e2bc:	664b      	str	r3, [r1, #100]	; 0x64
 800e2be:	2300      	movs	r3, #0
 800e2c0:	617b      	str	r3, [r7, #20]
 800e2c2:	643b      	str	r3, [r7, #64]	; 0x40
 800e2c4:	62bb      	str	r3, [r7, #40]	; 0x28
 800e2c6:	627b      	str	r3, [r7, #36]	; 0x24
 800e2c8:	63bb      	str	r3, [r7, #56]	; 0x38
 800e2ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e2cc:	69bb      	ldr	r3, [r7, #24]
 800e2ce:	69ba      	ldr	r2, [r7, #24]
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	3201      	adds	r2, #1
 800e2d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e2d6:	61ba      	str	r2, [r7, #24]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d100      	bne.n	800e2de <__ssvfscanf_r+0x4a>
 800e2dc:	e0d7      	b.n	800e48e <__ssvfscanf_r+0x1fa>
 800e2de:	2608      	movs	r6, #8
 800e2e0:	2108      	movs	r1, #8
 800e2e2:	4a96      	ldr	r2, [pc, #600]	; (800e53c <__ssvfscanf_r+0x2a8>)
 800e2e4:	5cd2      	ldrb	r2, [r2, r3]
 800e2e6:	4016      	ands	r6, r2
 800e2e8:	420a      	tst	r2, r1
 800e2ea:	d01d      	beq.n	800e328 <__ssvfscanf_r+0x94>
 800e2ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2ee:	685b      	ldr	r3, [r3, #4]
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	dd12      	ble.n	800e31a <__ssvfscanf_r+0x86>
 800e2f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2f6:	4991      	ldr	r1, [pc, #580]	; (800e53c <__ssvfscanf_r+0x2a8>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	781a      	ldrb	r2, [r3, #0]
 800e2fc:	5c8a      	ldrb	r2, [r1, r2]
 800e2fe:	2108      	movs	r1, #8
 800e300:	420a      	tst	r2, r1
 800e302:	d0e3      	beq.n	800e2cc <__ssvfscanf_r+0x38>
 800e304:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e306:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e308:	3201      	adds	r2, #1
 800e30a:	63ba      	str	r2, [r7, #56]	; 0x38
 800e30c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e30e:	3301      	adds	r3, #1
 800e310:	6852      	ldr	r2, [r2, #4]
 800e312:	600b      	str	r3, [r1, #0]
 800e314:	3a01      	subs	r2, #1
 800e316:	604a      	str	r2, [r1, #4]
 800e318:	e7e8      	b.n	800e2ec <__ssvfscanf_r+0x58>
 800e31a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e31c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e31e:	f002 ff4d 	bl	80111bc <__ssrefill_r>
 800e322:	2800      	cmp	r0, #0
 800e324:	d0e6      	beq.n	800e2f4 <__ssvfscanf_r+0x60>
 800e326:	e7d1      	b.n	800e2cc <__ssvfscanf_r+0x38>
 800e328:	2b25      	cmp	r3, #37	; 0x25
 800e32a:	d165      	bne.n	800e3f8 <__ssvfscanf_r+0x164>
 800e32c:	250a      	movs	r5, #10
 800e32e:	2480      	movs	r4, #128	; 0x80
 800e330:	69ba      	ldr	r2, [r7, #24]
 800e332:	63fe      	str	r6, [r7, #60]	; 0x3c
 800e334:	3b16      	subs	r3, #22
 800e336:	69b9      	ldr	r1, [r7, #24]
 800e338:	3101      	adds	r1, #1
 800e33a:	61b9      	str	r1, [r7, #24]
 800e33c:	7811      	ldrb	r1, [r2, #0]
 800e33e:	0008      	movs	r0, r1
 800e340:	3825      	subs	r0, #37	; 0x25
 800e342:	2855      	cmp	r0, #85	; 0x55
 800e344:	d900      	bls.n	800e348 <__ssvfscanf_r+0xb4>
 800e346:	e170      	b.n	800e62a <__ssvfscanf_r+0x396>
 800e348:	f7f1 feee 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e34c:	016f0056 	.word	0x016f0056
 800e350:	016f016f 	.word	0x016f016f
 800e354:	0081016f 	.word	0x0081016f
 800e358:	016f016f 	.word	0x016f016f
 800e35c:	016f016f 	.word	0x016f016f
 800e360:	00b8016f 	.word	0x00b8016f
 800e364:	00b800b8 	.word	0x00b800b8
 800e368:	00b800b8 	.word	0x00b800b8
 800e36c:	00b800b8 	.word	0x00b800b8
 800e370:	00b800b8 	.word	0x00b800b8
 800e374:	016f00b8 	.word	0x016f00b8
 800e378:	016f016f 	.word	0x016f016f
 800e37c:	016f016f 	.word	0x016f016f
 800e380:	016f016f 	.word	0x016f016f
 800e384:	016f00d8 	.word	0x016f00d8
 800e388:	00c1010a 	.word	0x00c1010a
 800e38c:	00d800d8 	.word	0x00d800d8
 800e390:	016f00d8 	.word	0x016f00d8
 800e394:	016f016f 	.word	0x016f016f
 800e398:	009f016f 	.word	0x009f016f
 800e39c:	016f016f 	.word	0x016f016f
 800e3a0:	016f00c9 	.word	0x016f00c9
 800e3a4:	016f016f 	.word	0x016f016f
 800e3a8:	016f00f0 	.word	0x016f00f0
 800e3ac:	016f016f 	.word	0x016f016f
 800e3b0:	00d1016f 	.word	0x00d1016f
 800e3b4:	016f016f 	.word	0x016f016f
 800e3b8:	016f00fe 	.word	0x016f00fe
 800e3bc:	016f016f 	.word	0x016f016f
 800e3c0:	016f016f 	.word	0x016f016f
 800e3c4:	016f00d8 	.word	0x016f00d8
 800e3c8:	00c3010c 	.word	0x00c3010c
 800e3cc:	00d800d8 	.word	0x00d800d8
 800e3d0:	009400d8 	.word	0x009400d8
 800e3d4:	009f012f 	.word	0x009f012f
 800e3d8:	0088016f 	.word	0x0088016f
 800e3dc:	011200a9 	.word	0x011200a9
 800e3e0:	011000cb 	.word	0x011000cb
 800e3e4:	016f016f 	.word	0x016f016f
 800e3e8:	00a600f2 	.word	0x00a600f2
 800e3ec:	016f00cf 	.word	0x016f00cf
 800e3f0:	00d1016f 	.word	0x00d1016f
 800e3f4:	00a6016f 	.word	0x00a6016f
 800e3f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e3fa:	685b      	ldr	r3, [r3, #4]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	dd12      	ble.n	800e426 <__ssvfscanf_r+0x192>
 800e400:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e402:	69ba      	ldr	r2, [r7, #24]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	3a01      	subs	r2, #1
 800e408:	7819      	ldrb	r1, [r3, #0]
 800e40a:	7812      	ldrb	r2, [r2, #0]
 800e40c:	4291      	cmp	r1, r2
 800e40e:	d13e      	bne.n	800e48e <__ssvfscanf_r+0x1fa>
 800e410:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e412:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e414:	6852      	ldr	r2, [r2, #4]
 800e416:	3301      	adds	r3, #1
 800e418:	600b      	str	r3, [r1, #0]
 800e41a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e41c:	3a01      	subs	r2, #1
 800e41e:	604a      	str	r2, [r1, #4]
 800e420:	3301      	adds	r3, #1
 800e422:	63bb      	str	r3, [r7, #56]	; 0x38
 800e424:	e752      	b.n	800e2cc <__ssvfscanf_r+0x38>
 800e426:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e428:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e42a:	f002 fec7 	bl	80111bc <__ssrefill_r>
 800e42e:	2800      	cmp	r0, #0
 800e430:	d0e6      	beq.n	800e400 <__ssvfscanf_r+0x16c>
 800e432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e434:	2b00      	cmp	r3, #0
 800e436:	d003      	beq.n	800e440 <__ssvfscanf_r+0x1ac>
 800e438:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e43a:	899b      	ldrh	r3, [r3, #12]
 800e43c:	065b      	lsls	r3, r3, #25
 800e43e:	d526      	bpl.n	800e48e <__ssvfscanf_r+0x1fa>
 800e440:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e442:	2b00      	cmp	r3, #0
 800e444:	d000      	beq.n	800e448 <__ssvfscanf_r+0x1b4>
 800e446:	e0f6      	b.n	800e636 <__ssvfscanf_r+0x3a2>
 800e448:	3b01      	subs	r3, #1
 800e44a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e44c:	e104      	b.n	800e658 <__ssvfscanf_r+0x3c4>
 800e44e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e450:	4332      	orrs	r2, r6
 800e452:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e454:	d11b      	bne.n	800e48e <__ssvfscanf_r+0x1fa>
 800e456:	2610      	movs	r6, #16
 800e458:	69ba      	ldr	r2, [r7, #24]
 800e45a:	e76c      	b.n	800e336 <__ssvfscanf_r+0xa2>
 800e45c:	421e      	tst	r6, r3
 800e45e:	d116      	bne.n	800e48e <__ssvfscanf_r+0x1fa>
 800e460:	7851      	ldrb	r1, [r2, #1]
 800e462:	296c      	cmp	r1, #108	; 0x6c
 800e464:	d103      	bne.n	800e46e <__ssvfscanf_r+0x1da>
 800e466:	3202      	adds	r2, #2
 800e468:	61ba      	str	r2, [r7, #24]
 800e46a:	2202      	movs	r2, #2
 800e46c:	e000      	b.n	800e470 <__ssvfscanf_r+0x1dc>
 800e46e:	2201      	movs	r2, #1
 800e470:	4316      	orrs	r6, r2
 800e472:	e7f1      	b.n	800e458 <__ssvfscanf_r+0x1c4>
 800e474:	421e      	tst	r6, r3
 800e476:	d10a      	bne.n	800e48e <__ssvfscanf_r+0x1fa>
 800e478:	7851      	ldrb	r1, [r2, #1]
 800e47a:	2968      	cmp	r1, #104	; 0x68
 800e47c:	d103      	bne.n	800e486 <__ssvfscanf_r+0x1f2>
 800e47e:	3202      	adds	r2, #2
 800e480:	61ba      	str	r2, [r7, #24]
 800e482:	2208      	movs	r2, #8
 800e484:	e7f4      	b.n	800e470 <__ssvfscanf_r+0x1dc>
 800e486:	2204      	movs	r2, #4
 800e488:	e7f2      	b.n	800e470 <__ssvfscanf_r+0x1dc>
 800e48a:	421e      	tst	r6, r3
 800e48c:	d0ed      	beq.n	800e46a <__ssvfscanf_r+0x1d6>
 800e48e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e490:	2b00      	cmp	r3, #0
 800e492:	d000      	beq.n	800e496 <__ssvfscanf_r+0x202>
 800e494:	e0da      	b.n	800e64c <__ssvfscanf_r+0x3b8>
 800e496:	e0df      	b.n	800e658 <__ssvfscanf_r+0x3c4>
 800e498:	421e      	tst	r6, r3
 800e49a:	d0dd      	beq.n	800e458 <__ssvfscanf_r+0x1c4>
 800e49c:	e7f7      	b.n	800e48e <__ssvfscanf_r+0x1fa>
 800e49e:	228f      	movs	r2, #143	; 0x8f
 800e4a0:	218f      	movs	r1, #143	; 0x8f
 800e4a2:	4032      	ands	r2, r6
 800e4a4:	420e      	tst	r6, r1
 800e4a6:	d1f2      	bne.n	800e48e <__ssvfscanf_r+0x1fa>
 800e4a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e4aa:	2900      	cmp	r1, #0
 800e4ac:	d104      	bne.n	800e4b8 <__ssvfscanf_r+0x224>
 800e4ae:	b082      	sub	sp, #8
 800e4b0:	a902      	add	r1, sp, #8
 800e4b2:	6439      	str	r1, [r7, #64]	; 0x40
 800e4b4:	600a      	str	r2, [r1, #0]
 800e4b6:	604a      	str	r2, [r1, #4]
 800e4b8:	4326      	orrs	r6, r4
 800e4ba:	e7cd      	b.n	800e458 <__ssvfscanf_r+0x1c4>
 800e4bc:	228f      	movs	r2, #143	; 0x8f
 800e4be:	4216      	tst	r6, r2
 800e4c0:	d1e5      	bne.n	800e48e <__ssvfscanf_r+0x1fa>
 800e4c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e4c4:	436a      	muls	r2, r5
 800e4c6:	3a30      	subs	r2, #48	; 0x30
 800e4c8:	188a      	adds	r2, r1, r2
 800e4ca:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e4cc:	e7c4      	b.n	800e458 <__ssvfscanf_r+0x1c4>
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	431e      	orrs	r6, r3
 800e4d2:	4b1b      	ldr	r3, [pc, #108]	; (800e540 <__ssvfscanf_r+0x2ac>)
 800e4d4:	617b      	str	r3, [r7, #20]
 800e4d6:	230a      	movs	r3, #10
 800e4d8:	2403      	movs	r4, #3
 800e4da:	627b      	str	r3, [r7, #36]	; 0x24
 800e4dc:	e00f      	b.n	800e4fe <__ssvfscanf_r+0x26a>
 800e4de:	2301      	movs	r3, #1
 800e4e0:	431e      	orrs	r6, r3
 800e4e2:	4b18      	ldr	r3, [pc, #96]	; (800e544 <__ssvfscanf_r+0x2b0>)
 800e4e4:	617b      	str	r3, [r7, #20]
 800e4e6:	2308      	movs	r3, #8
 800e4e8:	e7f6      	b.n	800e4d8 <__ssvfscanf_r+0x244>
 800e4ea:	4b16      	ldr	r3, [pc, #88]	; (800e544 <__ssvfscanf_r+0x2b0>)
 800e4ec:	e7f2      	b.n	800e4d4 <__ssvfscanf_r+0x240>
 800e4ee:	2380      	movs	r3, #128	; 0x80
 800e4f0:	009b      	lsls	r3, r3, #2
 800e4f2:	431e      	orrs	r6, r3
 800e4f4:	4b13      	ldr	r3, [pc, #76]	; (800e544 <__ssvfscanf_r+0x2b0>)
 800e4f6:	617b      	str	r3, [r7, #20]
 800e4f8:	2310      	movs	r3, #16
 800e4fa:	e7ed      	b.n	800e4d8 <__ssvfscanf_r+0x244>
 800e4fc:	2404      	movs	r4, #4
 800e4fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e500:	685b      	ldr	r3, [r3, #4]
 800e502:	2b00      	cmp	r3, #0
 800e504:	dd55      	ble.n	800e5b2 <__ssvfscanf_r+0x31e>
 800e506:	0673      	lsls	r3, r6, #25
 800e508:	d407      	bmi.n	800e51a <__ssvfscanf_r+0x286>
 800e50a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e50c:	490b      	ldr	r1, [pc, #44]	; (800e53c <__ssvfscanf_r+0x2a8>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	781a      	ldrb	r2, [r3, #0]
 800e512:	5c8a      	ldrb	r2, [r1, r2]
 800e514:	2108      	movs	r1, #8
 800e516:	420a      	tst	r2, r1
 800e518:	d152      	bne.n	800e5c0 <__ssvfscanf_r+0x32c>
 800e51a:	1e60      	subs	r0, r4, #1
 800e51c:	2803      	cmp	r0, #3
 800e51e:	d863      	bhi.n	800e5e8 <__ssvfscanf_r+0x354>
 800e520:	f7f1 fe02 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e524:	03bd01da 	.word	0x03bd01da
 800e528:	068a0579 	.word	0x068a0579
 800e52c:	2301      	movs	r3, #1
 800e52e:	431e      	orrs	r6, r3
 800e530:	2402      	movs	r4, #2
 800e532:	e7e4      	b.n	800e4fe <__ssvfscanf_r+0x26a>
 800e534:	fffffd34 	.word	0xfffffd34
 800e538:	ffffdfff 	.word	0xffffdfff
 800e53c:	080141e1 	.word	0x080141e1
 800e540:	0800b6e5 	.word	0x0800b6e5
 800e544:	08010ced 	.word	0x08010ced
 800e548:	2248      	movs	r2, #72	; 0x48
 800e54a:	2318      	movs	r3, #24
 800e54c:	189b      	adds	r3, r3, r2
 800e54e:	19d8      	adds	r0, r3, r7
 800e550:	69b9      	ldr	r1, [r7, #24]
 800e552:	f001 f9d7 	bl	800f904 <__sccl>
 800e556:	2340      	movs	r3, #64	; 0x40
 800e558:	2401      	movs	r4, #1
 800e55a:	61b8      	str	r0, [r7, #24]
 800e55c:	431e      	orrs	r6, r3
 800e55e:	e7ce      	b.n	800e4fe <__ssvfscanf_r+0x26a>
 800e560:	2301      	movs	r3, #1
 800e562:	431e      	orrs	r6, r3
 800e564:	2340      	movs	r3, #64	; 0x40
 800e566:	2400      	movs	r4, #0
 800e568:	431e      	orrs	r6, r3
 800e56a:	e7c8      	b.n	800e4fe <__ssvfscanf_r+0x26a>
 800e56c:	2388      	movs	r3, #136	; 0x88
 800e56e:	e7bf      	b.n	800e4f0 <__ssvfscanf_r+0x25c>
 800e570:	06f3      	lsls	r3, r6, #27
 800e572:	d500      	bpl.n	800e576 <__ssvfscanf_r+0x2e2>
 800e574:	e6aa      	b.n	800e2cc <__ssvfscanf_r+0x38>
 800e576:	2108      	movs	r1, #8
 800e578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e57a:	cb04      	ldmia	r3!, {r2}
 800e57c:	420e      	tst	r6, r1
 800e57e:	d003      	beq.n	800e588 <__ssvfscanf_r+0x2f4>
 800e580:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e582:	7011      	strb	r1, [r2, #0]
 800e584:	633b      	str	r3, [r7, #48]	; 0x30
 800e586:	e6a1      	b.n	800e2cc <__ssvfscanf_r+0x38>
 800e588:	0771      	lsls	r1, r6, #29
 800e58a:	d502      	bpl.n	800e592 <__ssvfscanf_r+0x2fe>
 800e58c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e58e:	8011      	strh	r1, [r2, #0]
 800e590:	e7f8      	b.n	800e584 <__ssvfscanf_r+0x2f0>
 800e592:	07f1      	lsls	r1, r6, #31
 800e594:	d502      	bpl.n	800e59c <__ssvfscanf_r+0x308>
 800e596:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e598:	6011      	str	r1, [r2, #0]
 800e59a:	e7f3      	b.n	800e584 <__ssvfscanf_r+0x2f0>
 800e59c:	07b6      	lsls	r6, r6, #30
 800e59e:	d5fa      	bpl.n	800e596 <__ssvfscanf_r+0x302>
 800e5a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e5a2:	6011      	str	r1, [r2, #0]
 800e5a4:	17c9      	asrs	r1, r1, #31
 800e5a6:	6051      	str	r1, [r2, #4]
 800e5a8:	e7ec      	b.n	800e584 <__ssvfscanf_r+0x2f0>
 800e5aa:	4ba2      	ldr	r3, [pc, #648]	; (800e834 <__ssvfscanf_r+0x5a0>)
 800e5ac:	617b      	str	r3, [r7, #20]
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	e792      	b.n	800e4d8 <__ssvfscanf_r+0x244>
 800e5b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e5b6:	f002 fe01 	bl	80111bc <__ssrefill_r>
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d0a3      	beq.n	800e506 <__ssvfscanf_r+0x272>
 800e5be:	e738      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e5c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5c4:	3201      	adds	r2, #1
 800e5c6:	63ba      	str	r2, [r7, #56]	; 0x38
 800e5c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5ca:	6852      	ldr	r2, [r2, #4]
 800e5cc:	3a01      	subs	r2, #1
 800e5ce:	604a      	str	r2, [r1, #4]
 800e5d0:	2a00      	cmp	r2, #0
 800e5d2:	dd02      	ble.n	800e5da <__ssvfscanf_r+0x346>
 800e5d4:	3301      	adds	r3, #1
 800e5d6:	600b      	str	r3, [r1, #0]
 800e5d8:	e797      	b.n	800e50a <__ssvfscanf_r+0x276>
 800e5da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5dc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e5de:	f002 fded 	bl	80111bc <__ssrefill_r>
 800e5e2:	2800      	cmp	r0, #0
 800e5e4:	d091      	beq.n	800e50a <__ssvfscanf_r+0x276>
 800e5e6:	e724      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e5e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e5ea:	2301      	movs	r3, #1
 800e5ec:	2a00      	cmp	r2, #0
 800e5ee:	d100      	bne.n	800e5f2 <__ssvfscanf_r+0x35e>
 800e5f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e5f2:	2210      	movs	r2, #16
 800e5f4:	0034      	movs	r4, r6
 800e5f6:	4032      	ands	r2, r6
 800e5f8:	623a      	str	r2, [r7, #32]
 800e5fa:	401c      	ands	r4, r3
 800e5fc:	421e      	tst	r6, r3
 800e5fe:	d100      	bne.n	800e602 <__ssvfscanf_r+0x36e>
 800e600:	e0f3      	b.n	800e7ea <__ssvfscanf_r+0x556>
 800e602:	2a00      	cmp	r2, #0
 800e604:	d000      	beq.n	800e608 <__ssvfscanf_r+0x374>
 800e606:	e0b6      	b.n	800e776 <__ssvfscanf_r+0x4e2>
 800e608:	2080      	movs	r0, #128	; 0x80
 800e60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e60c:	cb10      	ldmia	r3!, {r4}
 800e60e:	613b      	str	r3, [r7, #16]
 800e610:	4206      	tst	r6, r0
 800e612:	d100      	bne.n	800e616 <__ssvfscanf_r+0x382>
 800e614:	e0b7      	b.n	800e786 <__ssvfscanf_r+0x4f2>
 800e616:	2c00      	cmp	r4, #0
 800e618:	d007      	beq.n	800e62a <__ssvfscanf_r+0x396>
 800e61a:	f7fb ff6d 	bl	800a4f8 <malloc>
 800e61e:	6338      	str	r0, [r7, #48]	; 0x30
 800e620:	2800      	cmp	r0, #0
 800e622:	d11f      	bne.n	800e664 <__ssvfscanf_r+0x3d0>
 800e624:	2301      	movs	r3, #1
 800e626:	425b      	negs	r3, r3
 800e628:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e62a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d013      	beq.n	800e658 <__ssvfscanf_r+0x3c4>
 800e630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e632:	3301      	adds	r3, #1
 800e634:	d10a      	bne.n	800e64c <__ssvfscanf_r+0x3b8>
 800e636:	2400      	movs	r4, #0
 800e638:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e63a:	681d      	ldr	r5, [r3, #0]
 800e63c:	88db      	ldrh	r3, [r3, #6]
 800e63e:	42a3      	cmp	r3, r4
 800e640:	dd01      	ble.n	800e646 <__ssvfscanf_r+0x3b2>
 800e642:	f001 f82a 	bl	800f69a <__ssvfscanf_r+0x1406>
 800e646:	2301      	movs	r3, #1
 800e648:	425b      	negs	r3, r3
 800e64a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e64c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e64e:	6818      	ldr	r0, [r3, #0]
 800e650:	2800      	cmp	r0, #0
 800e652:	d001      	beq.n	800e658 <__ssvfscanf_r+0x3c4>
 800e654:	f7fb ff5a 	bl	800a50c <free>
 800e658:	46bd      	mov	sp, r7
 800e65a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e65c:	23b1      	movs	r3, #177	; 0xb1
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	449d      	add	sp, r3
 800e662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e666:	6023      	str	r3, [r4, #0]
 800e668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e66a:	88de      	ldrh	r6, [r3, #6]
 800e66c:	889d      	ldrh	r5, [r3, #4]
 800e66e:	42ae      	cmp	r6, r5
 800e670:	d30e      	bcc.n	800e690 <__ssvfscanf_r+0x3fc>
 800e672:	4b71      	ldr	r3, [pc, #452]	; (800e838 <__ssvfscanf_r+0x5a4>)
 800e674:	429d      	cmp	r5, r3
 800e676:	d8d5      	bhi.n	800e624 <__ssvfscanf_r+0x390>
 800e678:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e67a:	3508      	adds	r5, #8
 800e67c:	b2ad      	uxth	r5, r5
 800e67e:	6818      	ldr	r0, [r3, #0]
 800e680:	00a9      	lsls	r1, r5, #2
 800e682:	f002 f901 	bl	8010888 <realloc>
 800e686:	2800      	cmp	r0, #0
 800e688:	d0cc      	beq.n	800e624 <__ssvfscanf_r+0x390>
 800e68a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e68c:	6018      	str	r0, [r3, #0]
 800e68e:	809d      	strh	r5, [r3, #4]
 800e690:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e692:	1c72      	adds	r2, r6, #1
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	00b6      	lsls	r6, r6, #2
 800e698:	50f4      	str	r4, [r6, r3]
 800e69a:	2320      	movs	r3, #32
 800e69c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e69e:	0026      	movs	r6, r4
 800e6a0:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800e6a2:	80ca      	strh	r2, [r1, #6]
 800e6a4:	61fb      	str	r3, [r7, #28]
 800e6a6:	2500      	movs	r5, #0
 800e6a8:	f7fd f9fe 	bl	800baa8 <__locale_mb_cur_max>
 800e6ac:	42a8      	cmp	r0, r5
 800e6ae:	d100      	bne.n	800e6b2 <__ssvfscanf_r+0x41e>
 800e6b0:	e6bf      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e6b2:	1c6a      	adds	r2, r5, #1
 800e6b4:	60fa      	str	r2, [r7, #12]
 800e6b6:	228c      	movs	r2, #140	; 0x8c
 800e6b8:	2048      	movs	r0, #72	; 0x48
 800e6ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e6bc:	0052      	lsls	r2, r2, #1
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	1812      	adds	r2, r2, r0
 800e6c2:	7819      	ldrb	r1, [r3, #0]
 800e6c4:	19d2      	adds	r2, r2, r7
 800e6c6:	5551      	strb	r1, [r2, r5]
 800e6c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e6ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e6cc:	6852      	ldr	r2, [r2, #4]
 800e6ce:	3301      	adds	r3, #1
 800e6d0:	600b      	str	r3, [r1, #0]
 800e6d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6d4:	3a01      	subs	r2, #1
 800e6d6:	604a      	str	r2, [r1, #4]
 800e6d8:	2b03      	cmp	r3, #3
 800e6da:	d102      	bne.n	800e6e2 <__ssvfscanf_r+0x44e>
 800e6dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e6de:	2b04      	cmp	r3, #4
 800e6e0:	d007      	beq.n	800e6f2 <__ssvfscanf_r+0x45e>
 800e6e2:	2048      	movs	r0, #72	; 0x48
 800e6e4:	2310      	movs	r3, #16
 800e6e6:	181b      	adds	r3, r3, r0
 800e6e8:	2208      	movs	r2, #8
 800e6ea:	2100      	movs	r1, #0
 800e6ec:	19d8      	adds	r0, r3, r7
 800e6ee:	f7fd f997 	bl	800ba20 <memset>
 800e6f2:	2148      	movs	r1, #72	; 0x48
 800e6f4:	2310      	movs	r3, #16
 800e6f6:	228c      	movs	r2, #140	; 0x8c
 800e6f8:	185b      	adds	r3, r3, r1
 800e6fa:	0052      	lsls	r2, r2, #1
 800e6fc:	19db      	adds	r3, r3, r7
 800e6fe:	1852      	adds	r2, r2, r1
 800e700:	9300      	str	r3, [sp, #0]
 800e702:	0021      	movs	r1, r4
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e708:	19d2      	adds	r2, r2, r7
 800e70a:	f002 fc57 	bl	8010fbc <_mbrtowc_r>
 800e70e:	0003      	movs	r3, r0
 800e710:	62b8      	str	r0, [r7, #40]	; 0x28
 800e712:	3301      	adds	r3, #1
 800e714:	d100      	bne.n	800e718 <__ssvfscanf_r+0x484>
 800e716:	e68c      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e718:	2800      	cmp	r0, #0
 800e71a:	d139      	bne.n	800e790 <__ssvfscanf_r+0x4fc>
 800e71c:	6a3b      	ldr	r3, [r7, #32]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d100      	bne.n	800e724 <__ssvfscanf_r+0x490>
 800e722:	6023      	str	r3, [r4, #0]
 800e724:	68fa      	ldr	r2, [r7, #12]
 800e726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e728:	4694      	mov	ip, r2
 800e72a:	4463      	add	r3, ip
 800e72c:	63bb      	str	r3, [r7, #56]	; 0x38
 800e72e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e730:	2b03      	cmp	r3, #3
 800e732:	d102      	bne.n	800e73a <__ssvfscanf_r+0x4a6>
 800e734:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e736:	2b04      	cmp	r3, #4
 800e738:	d002      	beq.n	800e740 <__ssvfscanf_r+0x4ac>
 800e73a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e73c:	3b01      	subs	r3, #1
 800e73e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e740:	6a3b      	ldr	r3, [r7, #32]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d115      	bne.n	800e772 <__ssvfscanf_r+0x4de>
 800e746:	2e00      	cmp	r6, #0
 800e748:	d012      	beq.n	800e770 <__ssvfscanf_r+0x4dc>
 800e74a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e74c:	69fa      	ldr	r2, [r7, #28]
 800e74e:	1ae5      	subs	r5, r4, r3
 800e750:	10ab      	asrs	r3, r5, #2
 800e752:	4293      	cmp	r3, r2
 800e754:	d30c      	bcc.n	800e770 <__ssvfscanf_r+0x4dc>
 800e756:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e758:	00d1      	lsls	r1, r2, #3
 800e75a:	f002 f895 	bl	8010888 <realloc>
 800e75e:	6338      	str	r0, [r7, #48]	; 0x30
 800e760:	2800      	cmp	r0, #0
 800e762:	d100      	bne.n	800e766 <__ssvfscanf_r+0x4d2>
 800e764:	e75e      	b.n	800e624 <__ssvfscanf_r+0x390>
 800e766:	69fb      	ldr	r3, [r7, #28]
 800e768:	1944      	adds	r4, r0, r5
 800e76a:	005b      	lsls	r3, r3, #1
 800e76c:	6030      	str	r0, [r6, #0]
 800e76e:	61fb      	str	r3, [r7, #28]
 800e770:	3404      	adds	r4, #4
 800e772:	2500      	movs	r5, #0
 800e774:	e010      	b.n	800e798 <__ssvfscanf_r+0x504>
 800e776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e778:	613b      	str	r3, [r7, #16]
 800e77a:	2300      	movs	r3, #0
 800e77c:	001e      	movs	r6, r3
 800e77e:	001c      	movs	r4, r3
 800e780:	61fb      	str	r3, [r7, #28]
 800e782:	633b      	str	r3, [r7, #48]	; 0x30
 800e784:	e78f      	b.n	800e6a6 <__ssvfscanf_r+0x412>
 800e786:	6a3b      	ldr	r3, [r7, #32]
 800e788:	001e      	movs	r6, r3
 800e78a:	61fb      	str	r3, [r7, #28]
 800e78c:	633b      	str	r3, [r7, #48]	; 0x30
 800e78e:	e78a      	b.n	800e6a6 <__ssvfscanf_r+0x412>
 800e790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e792:	68fd      	ldr	r5, [r7, #12]
 800e794:	3302      	adds	r3, #2
 800e796:	d1c5      	bne.n	800e724 <__ssvfscanf_r+0x490>
 800e798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e79a:	685b      	ldr	r3, [r3, #4]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	dc12      	bgt.n	800e7c6 <__ssvfscanf_r+0x532>
 800e7a0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e7a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e7a4:	f002 fd0a 	bl	80111bc <__ssrefill_r>
 800e7a8:	2800      	cmp	r0, #0
 800e7aa:	d00c      	beq.n	800e7c6 <__ssvfscanf_r+0x532>
 800e7ac:	2d00      	cmp	r5, #0
 800e7ae:	d000      	beq.n	800e7b2 <__ssvfscanf_r+0x51e>
 800e7b0:	e63f      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e7b2:	2e00      	cmp	r6, #0
 800e7b4:	d10c      	bne.n	800e7d0 <__ssvfscanf_r+0x53c>
 800e7b6:	6a3b      	ldr	r3, [r7, #32]
 800e7b8:	425a      	negs	r2, r3
 800e7ba:	4153      	adcs	r3, r2
 800e7bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e7be:	18d3      	adds	r3, r2, r3
 800e7c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7c2:	693b      	ldr	r3, [r7, #16]
 800e7c4:	e6de      	b.n	800e584 <__ssvfscanf_r+0x2f0>
 800e7c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d000      	beq.n	800e7ce <__ssvfscanf_r+0x53a>
 800e7cc:	e76c      	b.n	800e6a8 <__ssvfscanf_r+0x414>
 800e7ce:	e7f0      	b.n	800e7b2 <__ssvfscanf_r+0x51e>
 800e7d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7d2:	69fa      	ldr	r2, [r7, #28]
 800e7d4:	1ae1      	subs	r1, r4, r3
 800e7d6:	108b      	asrs	r3, r1, #2
 800e7d8:	429a      	cmp	r2, r3
 800e7da:	d9ec      	bls.n	800e7b6 <__ssvfscanf_r+0x522>
 800e7dc:	6830      	ldr	r0, [r6, #0]
 800e7de:	f002 f853 	bl	8010888 <realloc>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	d0e7      	beq.n	800e7b6 <__ssvfscanf_r+0x522>
 800e7e6:	6030      	str	r0, [r6, #0]
 800e7e8:	e7e5      	b.n	800e7b6 <__ssvfscanf_r+0x522>
 800e7ea:	6a3b      	ldr	r3, [r7, #32]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d025      	beq.n	800e83c <__ssvfscanf_r+0x5a8>
 800e7f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e7f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e7f4:	685b      	ldr	r3, [r3, #4]
 800e7f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e7f8:	6812      	ldr	r2, [r2, #0]
 800e7fa:	4299      	cmp	r1, r3
 800e7fc:	dd11      	ble.n	800e822 <__ssvfscanf_r+0x58e>
 800e7fe:	1ac9      	subs	r1, r1, r3
 800e800:	18d2      	adds	r2, r2, r3
 800e802:	18e4      	adds	r4, r4, r3
 800e804:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e806:	63f9      	str	r1, [r7, #60]	; 0x3c
 800e808:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e80a:	0019      	movs	r1, r3
 800e80c:	601a      	str	r2, [r3, #0]
 800e80e:	f002 fcd5 	bl	80111bc <__ssrefill_r>
 800e812:	2800      	cmp	r0, #0
 800e814:	d0ec      	beq.n	800e7f0 <__ssvfscanf_r+0x55c>
 800e816:	2c00      	cmp	r4, #0
 800e818:	d100      	bne.n	800e81c <__ssvfscanf_r+0x588>
 800e81a:	e60a      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e81c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e81e:	191b      	adds	r3, r3, r4
 800e820:	e5ff      	b.n	800e422 <__ssvfscanf_r+0x18e>
 800e822:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e824:	1a5b      	subs	r3, r3, r1
 800e826:	1864      	adds	r4, r4, r1
 800e828:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e82a:	604b      	str	r3, [r1, #4]
 800e82c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e82e:	18d2      	adds	r2, r2, r3
 800e830:	600a      	str	r2, [r1, #0]
 800e832:	e7f3      	b.n	800e81c <__ssvfscanf_r+0x588>
 800e834:	0800b6e5 	.word	0x0800b6e5
 800e838:	0000fff6 	.word	0x0000fff6
 800e83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e83e:	0034      	movs	r4, r6
 800e840:	cb20      	ldmia	r3!, {r5}
 800e842:	633b      	str	r3, [r7, #48]	; 0x30
 800e844:	2380      	movs	r3, #128	; 0x80
 800e846:	401c      	ands	r4, r3
 800e848:	421e      	tst	r6, r3
 800e84a:	d028      	beq.n	800e89e <__ssvfscanf_r+0x60a>
 800e84c:	2d00      	cmp	r5, #0
 800e84e:	d100      	bne.n	800e852 <__ssvfscanf_r+0x5be>
 800e850:	e61d      	b.n	800e48e <__ssvfscanf_r+0x1fa>
 800e852:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e854:	f7fb fe50 	bl	800a4f8 <malloc>
 800e858:	6238      	str	r0, [r7, #32]
 800e85a:	2800      	cmp	r0, #0
 800e85c:	d100      	bne.n	800e860 <__ssvfscanf_r+0x5cc>
 800e85e:	e5ef      	b.n	800e440 <__ssvfscanf_r+0x1ac>
 800e860:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e862:	6028      	str	r0, [r5, #0]
 800e864:	88de      	ldrh	r6, [r3, #6]
 800e866:	889c      	ldrh	r4, [r3, #4]
 800e868:	6818      	ldr	r0, [r3, #0]
 800e86a:	42a6      	cmp	r6, r4
 800e86c:	d30e      	bcc.n	800e88c <__ssvfscanf_r+0x5f8>
 800e86e:	4bbf      	ldr	r3, [pc, #764]	; (800eb6c <__ssvfscanf_r+0x8d8>)
 800e870:	429c      	cmp	r4, r3
 800e872:	d900      	bls.n	800e876 <__ssvfscanf_r+0x5e2>
 800e874:	e6df      	b.n	800e636 <__ssvfscanf_r+0x3a2>
 800e876:	3408      	adds	r4, #8
 800e878:	b2a4      	uxth	r4, r4
 800e87a:	00a1      	lsls	r1, r4, #2
 800e87c:	f002 f804 	bl	8010888 <realloc>
 800e880:	2800      	cmp	r0, #0
 800e882:	d100      	bne.n	800e886 <__ssvfscanf_r+0x5f2>
 800e884:	e6d7      	b.n	800e636 <__ssvfscanf_r+0x3a2>
 800e886:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e888:	6018      	str	r0, [r3, #0]
 800e88a:	809c      	strh	r4, [r3, #4]
 800e88c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e88e:	1c72      	adds	r2, r6, #1
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e894:	00b6      	lsls	r6, r6, #2
 800e896:	002c      	movs	r4, r5
 800e898:	50f5      	str	r5, [r6, r3]
 800e89a:	6a3d      	ldr	r5, [r7, #32]
 800e89c:	80ca      	strh	r2, [r1, #6]
 800e89e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e8a0:	0029      	movs	r1, r5
 800e8a2:	9300      	str	r3, [sp, #0]
 800e8a4:	2201      	movs	r2, #1
 800e8a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e8aa:	f002 fca6 	bl	80111fa <_sfread_r>
 800e8ae:	1e05      	subs	r5, r0, #0
 800e8b0:	d100      	bne.n	800e8b4 <__ssvfscanf_r+0x620>
 800e8b2:	e5be      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e8b4:	2c00      	cmp	r4, #0
 800e8b6:	d009      	beq.n	800e8cc <__ssvfscanf_r+0x638>
 800e8b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8ba:	4283      	cmp	r3, r0
 800e8bc:	d906      	bls.n	800e8cc <__ssvfscanf_r+0x638>
 800e8be:	0001      	movs	r1, r0
 800e8c0:	6820      	ldr	r0, [r4, #0]
 800e8c2:	f001 ffe1 	bl	8010888 <realloc>
 800e8c6:	2800      	cmp	r0, #0
 800e8c8:	d000      	beq.n	800e8cc <__ssvfscanf_r+0x638>
 800e8ca:	6020      	str	r0, [r4, #0]
 800e8cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8ce:	195b      	adds	r3, r3, r5
 800e8d0:	63bb      	str	r3, [r7, #56]	; 0x38
 800e8d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	e4f8      	b.n	800e2ca <__ssvfscanf_r+0x36>
 800e8d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d101      	bne.n	800e8e2 <__ssvfscanf_r+0x64e>
 800e8de:	3b01      	subs	r3, #1
 800e8e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e8e2:	2210      	movs	r2, #16
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	0034      	movs	r4, r6
 800e8e8:	4032      	ands	r2, r6
 800e8ea:	401c      	ands	r4, r3
 800e8ec:	623a      	str	r2, [r7, #32]
 800e8ee:	421e      	tst	r6, r3
 800e8f0:	d100      	bne.n	800e8f4 <__ssvfscanf_r+0x660>
 800e8f2:	e116      	b.n	800eb22 <__ssvfscanf_r+0x88e>
 800e8f4:	2a00      	cmp	r2, #0
 800e8f6:	d000      	beq.n	800e8fa <__ssvfscanf_r+0x666>
 800e8f8:	e0b0      	b.n	800ea5c <__ssvfscanf_r+0x7c8>
 800e8fa:	2080      	movs	r0, #128	; 0x80
 800e8fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8fe:	cb10      	ldmia	r3!, {r4}
 800e900:	60fb      	str	r3, [r7, #12]
 800e902:	4206      	tst	r6, r0
 800e904:	d100      	bne.n	800e908 <__ssvfscanf_r+0x674>
 800e906:	e0b2      	b.n	800ea6e <__ssvfscanf_r+0x7da>
 800e908:	2c00      	cmp	r4, #0
 800e90a:	d100      	bne.n	800e90e <__ssvfscanf_r+0x67a>
 800e90c:	e68d      	b.n	800e62a <__ssvfscanf_r+0x396>
 800e90e:	f7fb fdf3 	bl	800a4f8 <malloc>
 800e912:	6338      	str	r0, [r7, #48]	; 0x30
 800e914:	2800      	cmp	r0, #0
 800e916:	d100      	bne.n	800e91a <__ssvfscanf_r+0x686>
 800e918:	e684      	b.n	800e624 <__ssvfscanf_r+0x390>
 800e91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e91c:	6023      	str	r3, [r4, #0]
 800e91e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e920:	88de      	ldrh	r6, [r3, #6]
 800e922:	889d      	ldrh	r5, [r3, #4]
 800e924:	42ae      	cmp	r6, r5
 800e926:	d310      	bcc.n	800e94a <__ssvfscanf_r+0x6b6>
 800e928:	4b90      	ldr	r3, [pc, #576]	; (800eb6c <__ssvfscanf_r+0x8d8>)
 800e92a:	429d      	cmp	r5, r3
 800e92c:	d900      	bls.n	800e930 <__ssvfscanf_r+0x69c>
 800e92e:	e679      	b.n	800e624 <__ssvfscanf_r+0x390>
 800e930:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e932:	3508      	adds	r5, #8
 800e934:	b2ad      	uxth	r5, r5
 800e936:	6818      	ldr	r0, [r3, #0]
 800e938:	00a9      	lsls	r1, r5, #2
 800e93a:	f001 ffa5 	bl	8010888 <realloc>
 800e93e:	2800      	cmp	r0, #0
 800e940:	d100      	bne.n	800e944 <__ssvfscanf_r+0x6b0>
 800e942:	e66f      	b.n	800e624 <__ssvfscanf_r+0x390>
 800e944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e946:	6018      	str	r0, [r3, #0]
 800e948:	809d      	strh	r5, [r3, #4]
 800e94a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e94c:	1c72      	adds	r2, r6, #1
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	00b6      	lsls	r6, r6, #2
 800e952:	50f4      	str	r4, [r6, r3]
 800e954:	2320      	movs	r3, #32
 800e956:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e958:	0026      	movs	r6, r4
 800e95a:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800e95c:	80ca      	strh	r2, [r1, #6]
 800e95e:	613b      	str	r3, [r7, #16]
 800e960:	2500      	movs	r5, #0
 800e962:	f7fd f8a1 	bl	800baa8 <__locale_mb_cur_max>
 800e966:	42a8      	cmp	r0, r5
 800e968:	d100      	bne.n	800e96c <__ssvfscanf_r+0x6d8>
 800e96a:	e562      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e96c:	1c6a      	adds	r2, r5, #1
 800e96e:	61fa      	str	r2, [r7, #28]
 800e970:	228c      	movs	r2, #140	; 0x8c
 800e972:	2048      	movs	r0, #72	; 0x48
 800e974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e976:	0052      	lsls	r2, r2, #1
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	1812      	adds	r2, r2, r0
 800e97c:	7819      	ldrb	r1, [r3, #0]
 800e97e:	19d2      	adds	r2, r2, r7
 800e980:	5551      	strb	r1, [r2, r5]
 800e982:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e984:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e986:	6852      	ldr	r2, [r2, #4]
 800e988:	3301      	adds	r3, #1
 800e98a:	600b      	str	r3, [r1, #0]
 800e98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98e:	3a01      	subs	r2, #1
 800e990:	604a      	str	r2, [r1, #4]
 800e992:	2b03      	cmp	r3, #3
 800e994:	d102      	bne.n	800e99c <__ssvfscanf_r+0x708>
 800e996:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e998:	2b04      	cmp	r3, #4
 800e99a:	d006      	beq.n	800e9aa <__ssvfscanf_r+0x716>
 800e99c:	2048      	movs	r0, #72	; 0x48
 800e99e:	2208      	movs	r2, #8
 800e9a0:	1813      	adds	r3, r2, r0
 800e9a2:	2100      	movs	r1, #0
 800e9a4:	19d8      	adds	r0, r3, r7
 800e9a6:	f7fd f83b 	bl	800ba20 <memset>
 800e9aa:	2148      	movs	r1, #72	; 0x48
 800e9ac:	2308      	movs	r3, #8
 800e9ae:	228c      	movs	r2, #140	; 0x8c
 800e9b0:	185b      	adds	r3, r3, r1
 800e9b2:	0052      	lsls	r2, r2, #1
 800e9b4:	19db      	adds	r3, r3, r7
 800e9b6:	1852      	adds	r2, r2, r1
 800e9b8:	9300      	str	r3, [sp, #0]
 800e9ba:	0021      	movs	r1, r4
 800e9bc:	69fb      	ldr	r3, [r7, #28]
 800e9be:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e9c0:	19d2      	adds	r2, r2, r7
 800e9c2:	f002 fafb 	bl	8010fbc <_mbrtowc_r>
 800e9c6:	0003      	movs	r3, r0
 800e9c8:	62b8      	str	r0, [r7, #40]	; 0x28
 800e9ca:	3301      	adds	r3, #1
 800e9cc:	d100      	bne.n	800e9d0 <__ssvfscanf_r+0x73c>
 800e9ce:	e530      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800e9d0:	2800      	cmp	r0, #0
 800e9d2:	d151      	bne.n	800ea78 <__ssvfscanf_r+0x7e4>
 800e9d4:	6020      	str	r0, [r4, #0]
 800e9d6:	2301      	movs	r3, #1
 800e9d8:	6825      	ldr	r5, [r4, #0]
 800e9da:	425b      	negs	r3, r3
 800e9dc:	1c6a      	adds	r2, r5, #1
 800e9de:	d01a      	beq.n	800ea16 <__ssvfscanf_r+0x782>
 800e9e0:	2048      	movs	r0, #72	; 0x48
 800e9e2:	3311      	adds	r3, #17
 800e9e4:	181b      	adds	r3, r3, r0
 800e9e6:	2208      	movs	r2, #8
 800e9e8:	2100      	movs	r1, #0
 800e9ea:	19d8      	adds	r0, r3, r7
 800e9ec:	f7fd f818 	bl	800ba20 <memset>
 800e9f0:	4b5f      	ldr	r3, [pc, #380]	; (800eb70 <__ssvfscanf_r+0x8dc>)
 800e9f2:	2148      	movs	r1, #72	; 0x48
 800e9f4:	33e0      	adds	r3, #224	; 0xe0
 800e9f6:	681a      	ldr	r2, [r3, #0]
 800e9f8:	2310      	movs	r3, #16
 800e9fa:	4694      	mov	ip, r2
 800e9fc:	185b      	adds	r3, r3, r1
 800e9fe:	002a      	movs	r2, r5
 800ea00:	19db      	adds	r3, r3, r7
 800ea02:	4665      	mov	r5, ip
 800ea04:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ea06:	1879      	adds	r1, r7, r1
 800ea08:	47a8      	blx	r5
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	2801      	cmp	r0, #1
 800ea0e:	d102      	bne.n	800ea16 <__ssvfscanf_r+0x782>
 800ea10:	3348      	adds	r3, #72	; 0x48
 800ea12:	18fb      	adds	r3, r7, r3
 800ea14:	781b      	ldrb	r3, [r3, #0]
 800ea16:	2218      	movs	r2, #24
 800ea18:	2148      	movs	r1, #72	; 0x48
 800ea1a:	1852      	adds	r2, r2, r1
 800ea1c:	19d2      	adds	r2, r2, r7
 800ea1e:	5cd3      	ldrb	r3, [r2, r3]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d149      	bne.n	800eab8 <__ssvfscanf_r+0x824>
 800ea24:	69fb      	ldr	r3, [r7, #28]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d137      	bne.n	800ea9a <__ssvfscanf_r+0x806>
 800ea2a:	6a3b      	ldr	r3, [r7, #32]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d113      	bne.n	800ea58 <__ssvfscanf_r+0x7c4>
 800ea30:	6023      	str	r3, [r4, #0]
 800ea32:	2e00      	cmp	r6, #0
 800ea34:	d00d      	beq.n	800ea52 <__ssvfscanf_r+0x7be>
 800ea36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea38:	693a      	ldr	r2, [r7, #16]
 800ea3a:	1ae4      	subs	r4, r4, r3
 800ea3c:	10a3      	asrs	r3, r4, #2
 800ea3e:	3301      	adds	r3, #1
 800ea40:	429a      	cmp	r2, r3
 800ea42:	d906      	bls.n	800ea52 <__ssvfscanf_r+0x7be>
 800ea44:	6830      	ldr	r0, [r6, #0]
 800ea46:	1d21      	adds	r1, r4, #4
 800ea48:	f001 ff1e 	bl	8010888 <realloc>
 800ea4c:	2800      	cmp	r0, #0
 800ea4e:	d000      	beq.n	800ea52 <__ssvfscanf_r+0x7be>
 800ea50:	6030      	str	r0, [r6, #0]
 800ea52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea54:	3301      	adds	r3, #1
 800ea56:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	e593      	b.n	800e584 <__ssvfscanf_r+0x2f0>
 800ea5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea5e:	60fb      	str	r3, [r7, #12]
 800ea60:	2300      	movs	r3, #0
 800ea62:	001e      	movs	r6, r3
 800ea64:	613b      	str	r3, [r7, #16]
 800ea66:	633b      	str	r3, [r7, #48]	; 0x30
 800ea68:	334c      	adds	r3, #76	; 0x4c
 800ea6a:	18fc      	adds	r4, r7, r3
 800ea6c:	e778      	b.n	800e960 <__ssvfscanf_r+0x6cc>
 800ea6e:	6a3b      	ldr	r3, [r7, #32]
 800ea70:	001e      	movs	r6, r3
 800ea72:	613b      	str	r3, [r7, #16]
 800ea74:	633b      	str	r3, [r7, #48]	; 0x30
 800ea76:	e773      	b.n	800e960 <__ssvfscanf_r+0x6cc>
 800ea78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea7a:	69fd      	ldr	r5, [r7, #28]
 800ea7c:	3302      	adds	r3, #2
 800ea7e:	d1aa      	bne.n	800e9d6 <__ssvfscanf_r+0x742>
 800ea80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	dc47      	bgt.n	800eb18 <__ssvfscanf_r+0x884>
 800ea88:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ea8a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ea8c:	f002 fb96 	bl	80111bc <__ssrefill_r>
 800ea90:	2800      	cmp	r0, #0
 800ea92:	d041      	beq.n	800eb18 <__ssvfscanf_r+0x884>
 800ea94:	2d00      	cmp	r5, #0
 800ea96:	d0c8      	beq.n	800ea2a <__ssvfscanf_r+0x796>
 800ea98:	e4cb      	b.n	800e432 <__ssvfscanf_r+0x19e>
 800ea9a:	69fb      	ldr	r3, [r7, #28]
 800ea9c:	2248      	movs	r2, #72	; 0x48
 800ea9e:	3b01      	subs	r3, #1
 800eaa0:	61fb      	str	r3, [r7, #28]
 800eaa2:	238c      	movs	r3, #140	; 0x8c
 800eaa4:	005b      	lsls	r3, r3, #1
 800eaa6:	189b      	adds	r3, r3, r2
 800eaa8:	69fa      	ldr	r2, [r7, #28]
 800eaaa:	19db      	adds	r3, r3, r7
 800eaac:	5cd1      	ldrb	r1, [r2, r3]
 800eaae:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eab0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eab2:	f002 fb47 	bl	8011144 <_sungetc_r>
 800eab6:	e7b5      	b.n	800ea24 <__ssvfscanf_r+0x790>
 800eab8:	69fa      	ldr	r2, [r7, #28]
 800eaba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eabc:	4694      	mov	ip, r2
 800eabe:	4463      	add	r3, ip
 800eac0:	63bb      	str	r3, [r7, #56]	; 0x38
 800eac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eac4:	2b03      	cmp	r3, #3
 800eac6:	d102      	bne.n	800eace <__ssvfscanf_r+0x83a>
 800eac8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eaca:	2b04      	cmp	r3, #4
 800eacc:	d002      	beq.n	800ead4 <__ssvfscanf_r+0x840>
 800eace:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ead0:	3b01      	subs	r3, #1
 800ead2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ead4:	6a3b      	ldr	r3, [r7, #32]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d11a      	bne.n	800eb10 <__ssvfscanf_r+0x87c>
 800eada:	3404      	adds	r4, #4
 800eadc:	2e00      	cmp	r6, #0
 800eade:	d019      	beq.n	800eb14 <__ssvfscanf_r+0x880>
 800eae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eae2:	693a      	ldr	r2, [r7, #16]
 800eae4:	1ae3      	subs	r3, r4, r3
 800eae6:	61fb      	str	r3, [r7, #28]
 800eae8:	6a3d      	ldr	r5, [r7, #32]
 800eaea:	109b      	asrs	r3, r3, #2
 800eaec:	4293      	cmp	r3, r2
 800eaee:	d3c7      	bcc.n	800ea80 <__ssvfscanf_r+0x7ec>
 800eaf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eaf2:	00d1      	lsls	r1, r2, #3
 800eaf4:	f001 fec8 	bl	8010888 <realloc>
 800eaf8:	6338      	str	r0, [r7, #48]	; 0x30
 800eafa:	2800      	cmp	r0, #0
 800eafc:	d100      	bne.n	800eb00 <__ssvfscanf_r+0x86c>
 800eafe:	e591      	b.n	800e624 <__ssvfscanf_r+0x390>
 800eb00:	4684      	mov	ip, r0
 800eb02:	693b      	ldr	r3, [r7, #16]
 800eb04:	69fc      	ldr	r4, [r7, #28]
 800eb06:	005b      	lsls	r3, r3, #1
 800eb08:	4464      	add	r4, ip
 800eb0a:	6030      	str	r0, [r6, #0]
 800eb0c:	613b      	str	r3, [r7, #16]
 800eb0e:	e7b7      	b.n	800ea80 <__ssvfscanf_r+0x7ec>
 800eb10:	2500      	movs	r5, #0
 800eb12:	e7b5      	b.n	800ea80 <__ssvfscanf_r+0x7ec>
 800eb14:	0035      	movs	r5, r6
 800eb16:	e7b3      	b.n	800ea80 <__ssvfscanf_r+0x7ec>
 800eb18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d000      	beq.n	800eb20 <__ssvfscanf_r+0x88c>
 800eb1e:	e720      	b.n	800e962 <__ssvfscanf_r+0x6ce>
 800eb20:	e783      	b.n	800ea2a <__ssvfscanf_r+0x796>
 800eb22:	6a3b      	ldr	r3, [r7, #32]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d025      	beq.n	800eb74 <__ssvfscanf_r+0x8e0>
 800eb28:	2118      	movs	r1, #24
 800eb2a:	2048      	movs	r0, #72	; 0x48
 800eb2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb2e:	1809      	adds	r1, r1, r0
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	19c9      	adds	r1, r1, r7
 800eb34:	781a      	ldrb	r2, [r3, #0]
 800eb36:	5c8a      	ldrb	r2, [r1, r2]
 800eb38:	2a00      	cmp	r2, #0
 800eb3a:	d103      	bne.n	800eb44 <__ssvfscanf_r+0x8b0>
 800eb3c:	2c00      	cmp	r4, #0
 800eb3e:	d000      	beq.n	800eb42 <__ssvfscanf_r+0x8ae>
 800eb40:	e66c      	b.n	800e81c <__ssvfscanf_r+0x588>
 800eb42:	e4a4      	b.n	800e48e <__ssvfscanf_r+0x1fa>
 800eb44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb46:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb48:	6852      	ldr	r2, [r2, #4]
 800eb4a:	3301      	adds	r3, #1
 800eb4c:	600b      	str	r3, [r1, #0]
 800eb4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb50:	3a01      	subs	r2, #1
 800eb52:	3401      	adds	r4, #1
 800eb54:	604a      	str	r2, [r1, #4]
 800eb56:	429c      	cmp	r4, r3
 800eb58:	d100      	bne.n	800eb5c <__ssvfscanf_r+0x8c8>
 800eb5a:	e65f      	b.n	800e81c <__ssvfscanf_r+0x588>
 800eb5c:	2a00      	cmp	r2, #0
 800eb5e:	dce3      	bgt.n	800eb28 <__ssvfscanf_r+0x894>
 800eb60:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb62:	f002 fb2b 	bl	80111bc <__ssrefill_r>
 800eb66:	2800      	cmp	r0, #0
 800eb68:	d0de      	beq.n	800eb28 <__ssvfscanf_r+0x894>
 800eb6a:	e657      	b.n	800e81c <__ssvfscanf_r+0x588>
 800eb6c:	0000fff6 	.word	0x0000fff6
 800eb70:	20000444 	.word	0x20000444
 800eb74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb76:	0032      	movs	r2, r6
 800eb78:	cb20      	ldmia	r3!, {r5}
 800eb7a:	61fb      	str	r3, [r7, #28]
 800eb7c:	2380      	movs	r3, #128	; 0x80
 800eb7e:	401a      	ands	r2, r3
 800eb80:	421e      	tst	r6, r3
 800eb82:	d100      	bne.n	800eb86 <__ssvfscanf_r+0x8f2>
 800eb84:	e086      	b.n	800ec94 <__ssvfscanf_r+0xa00>
 800eb86:	2d00      	cmp	r5, #0
 800eb88:	d100      	bne.n	800eb8c <__ssvfscanf_r+0x8f8>
 800eb8a:	e480      	b.n	800e48e <__ssvfscanf_r+0x1fa>
 800eb8c:	2020      	movs	r0, #32
 800eb8e:	f7fb fcb3 	bl	800a4f8 <malloc>
 800eb92:	6338      	str	r0, [r7, #48]	; 0x30
 800eb94:	2800      	cmp	r0, #0
 800eb96:	d100      	bne.n	800eb9a <__ssvfscanf_r+0x906>
 800eb98:	e452      	b.n	800e440 <__ssvfscanf_r+0x1ac>
 800eb9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb9c:	6028      	str	r0, [r5, #0]
 800eb9e:	88de      	ldrh	r6, [r3, #6]
 800eba0:	889c      	ldrh	r4, [r3, #4]
 800eba2:	6818      	ldr	r0, [r3, #0]
 800eba4:	42a6      	cmp	r6, r4
 800eba6:	d30e      	bcc.n	800ebc6 <__ssvfscanf_r+0x932>
 800eba8:	4bc3      	ldr	r3, [pc, #780]	; (800eeb8 <__ssvfscanf_r+0xc24>)
 800ebaa:	429c      	cmp	r4, r3
 800ebac:	d900      	bls.n	800ebb0 <__ssvfscanf_r+0x91c>
 800ebae:	e542      	b.n	800e636 <__ssvfscanf_r+0x3a2>
 800ebb0:	3408      	adds	r4, #8
 800ebb2:	b2a4      	uxth	r4, r4
 800ebb4:	00a1      	lsls	r1, r4, #2
 800ebb6:	f001 fe67 	bl	8010888 <realloc>
 800ebba:	2800      	cmp	r0, #0
 800ebbc:	d100      	bne.n	800ebc0 <__ssvfscanf_r+0x92c>
 800ebbe:	e53a      	b.n	800e636 <__ssvfscanf_r+0x3a2>
 800ebc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebc2:	6018      	str	r0, [r3, #0]
 800ebc4:	809c      	strh	r4, [r3, #4]
 800ebc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebc8:	1c72      	adds	r2, r6, #1
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	00b6      	lsls	r6, r6, #2
 800ebce:	50f5      	str	r5, [r6, r3]
 800ebd0:	2320      	movs	r3, #32
 800ebd2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ebd4:	002e      	movs	r6, r5
 800ebd6:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ebd8:	80ca      	strh	r2, [r1, #6]
 800ebda:	623b      	str	r3, [r7, #32]
 800ebdc:	002c      	movs	r4, r5
 800ebde:	2118      	movs	r1, #24
 800ebe0:	2048      	movs	r0, #72	; 0x48
 800ebe2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ebe4:	1809      	adds	r1, r1, r0
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	19c9      	adds	r1, r1, r7
 800ebea:	781a      	ldrb	r2, [r3, #0]
 800ebec:	5c8a      	ldrb	r2, [r1, r2]
 800ebee:	2a00      	cmp	r2, #0
 800ebf0:	d101      	bne.n	800ebf6 <__ssvfscanf_r+0x962>
 800ebf2:	633d      	str	r5, [r7, #48]	; 0x30
 800ebf4:	e031      	b.n	800ec5a <__ssvfscanf_r+0x9c6>
 800ebf6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ebf8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ebfa:	6852      	ldr	r2, [r2, #4]
 800ebfc:	3a01      	subs	r2, #1
 800ebfe:	604a      	str	r2, [r1, #4]
 800ec00:	1c5a      	adds	r2, r3, #1
 800ec02:	600a      	str	r2, [r1, #0]
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	1c6a      	adds	r2, r5, #1
 800ec08:	633a      	str	r2, [r7, #48]	; 0x30
 800ec0a:	702b      	strb	r3, [r5, #0]
 800ec0c:	2e00      	cmp	r6, #0
 800ec0e:	d010      	beq.n	800ec32 <__ssvfscanf_r+0x99e>
 800ec10:	6a3b      	ldr	r3, [r7, #32]
 800ec12:	1b15      	subs	r5, r2, r4
 800ec14:	429d      	cmp	r5, r3
 800ec16:	d30c      	bcc.n	800ec32 <__ssvfscanf_r+0x99e>
 800ec18:	005b      	lsls	r3, r3, #1
 800ec1a:	0020      	movs	r0, r4
 800ec1c:	0019      	movs	r1, r3
 800ec1e:	623b      	str	r3, [r7, #32]
 800ec20:	f001 fe32 	bl	8010888 <realloc>
 800ec24:	1e04      	subs	r4, r0, #0
 800ec26:	d101      	bne.n	800ec2c <__ssvfscanf_r+0x998>
 800ec28:	f7ff fc0a 	bl	800e440 <__ssvfscanf_r+0x1ac>
 800ec2c:	1943      	adds	r3, r0, r5
 800ec2e:	633b      	str	r3, [r7, #48]	; 0x30
 800ec30:	6030      	str	r0, [r6, #0]
 800ec32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec34:	3b01      	subs	r3, #1
 800ec36:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d00e      	beq.n	800ec5a <__ssvfscanf_r+0x9c6>
 800ec3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec3e:	685b      	ldr	r3, [r3, #4]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	dc2a      	bgt.n	800ec9a <__ssvfscanf_r+0xa06>
 800ec44:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec46:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ec48:	f002 fab8 	bl	80111bc <__ssrefill_r>
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	d024      	beq.n	800ec9a <__ssvfscanf_r+0xa06>
 800ec50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec52:	42a3      	cmp	r3, r4
 800ec54:	d101      	bne.n	800ec5a <__ssvfscanf_r+0x9c6>
 800ec56:	f7ff fbec 	bl	800e432 <__ssvfscanf_r+0x19e>
 800ec5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec5c:	1b1d      	subs	r5, r3, r4
 800ec5e:	42a3      	cmp	r3, r4
 800ec60:	d101      	bne.n	800ec66 <__ssvfscanf_r+0x9d2>
 800ec62:	f7ff fc14 	bl	800e48e <__ssvfscanf_r+0x1fa>
 800ec66:	2300      	movs	r3, #0
 800ec68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec6a:	7013      	strb	r3, [r2, #0]
 800ec6c:	429e      	cmp	r6, r3
 800ec6e:	d009      	beq.n	800ec84 <__ssvfscanf_r+0x9f0>
 800ec70:	6a3b      	ldr	r3, [r7, #32]
 800ec72:	1c69      	adds	r1, r5, #1
 800ec74:	428b      	cmp	r3, r1
 800ec76:	d905      	bls.n	800ec84 <__ssvfscanf_r+0x9f0>
 800ec78:	6830      	ldr	r0, [r6, #0]
 800ec7a:	f001 fe05 	bl	8010888 <realloc>
 800ec7e:	2800      	cmp	r0, #0
 800ec80:	d000      	beq.n	800ec84 <__ssvfscanf_r+0x9f0>
 800ec82:	6030      	str	r0, [r6, #0]
 800ec84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec86:	3301      	adds	r3, #1
 800ec88:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ec8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec8c:	195b      	adds	r3, r3, r5
 800ec8e:	63bb      	str	r3, [r7, #56]	; 0x38
 800ec90:	69fb      	ldr	r3, [r7, #28]
 800ec92:	e477      	b.n	800e584 <__ssvfscanf_r+0x2f0>
 800ec94:	0016      	movs	r6, r2
 800ec96:	623a      	str	r2, [r7, #32]
 800ec98:	e7a0      	b.n	800ebdc <__ssvfscanf_r+0x948>
 800ec9a:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ec9c:	e79f      	b.n	800ebde <__ssvfscanf_r+0x94a>
 800ec9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d101      	bne.n	800eca8 <__ssvfscanf_r+0xa14>
 800eca4:	3b01      	subs	r3, #1
 800eca6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eca8:	2210      	movs	r2, #16
 800ecaa:	2301      	movs	r3, #1
 800ecac:	0034      	movs	r4, r6
 800ecae:	4032      	ands	r2, r6
 800ecb0:	401c      	ands	r4, r3
 800ecb2:	61fa      	str	r2, [r7, #28]
 800ecb4:	421e      	tst	r6, r3
 800ecb6:	d100      	bne.n	800ecba <__ssvfscanf_r+0xa26>
 800ecb8:	e102      	b.n	800eec0 <__ssvfscanf_r+0xc2c>
 800ecba:	2a00      	cmp	r2, #0
 800ecbc:	d000      	beq.n	800ecc0 <__ssvfscanf_r+0xa2c>
 800ecbe:	e09f      	b.n	800ee00 <__ssvfscanf_r+0xb6c>
 800ecc0:	2080      	movs	r0, #128	; 0x80
 800ecc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecc4:	cb10      	ldmia	r3!, {r4}
 800ecc6:	60fb      	str	r3, [r7, #12]
 800ecc8:	4206      	tst	r6, r0
 800ecca:	d100      	bne.n	800ecce <__ssvfscanf_r+0xa3a>
 800eccc:	e0a1      	b.n	800ee12 <__ssvfscanf_r+0xb7e>
 800ecce:	2c00      	cmp	r4, #0
 800ecd0:	d100      	bne.n	800ecd4 <__ssvfscanf_r+0xa40>
 800ecd2:	e4aa      	b.n	800e62a <__ssvfscanf_r+0x396>
 800ecd4:	f7fb fc10 	bl	800a4f8 <malloc>
 800ecd8:	6338      	str	r0, [r7, #48]	; 0x30
 800ecda:	2800      	cmp	r0, #0
 800ecdc:	d100      	bne.n	800ece0 <__ssvfscanf_r+0xa4c>
 800ecde:	e4a1      	b.n	800e624 <__ssvfscanf_r+0x390>
 800ece0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ece2:	6023      	str	r3, [r4, #0]
 800ece4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ece6:	88de      	ldrh	r6, [r3, #6]
 800ece8:	889d      	ldrh	r5, [r3, #4]
 800ecea:	42ae      	cmp	r6, r5
 800ecec:	d310      	bcc.n	800ed10 <__ssvfscanf_r+0xa7c>
 800ecee:	4b72      	ldr	r3, [pc, #456]	; (800eeb8 <__ssvfscanf_r+0xc24>)
 800ecf0:	429d      	cmp	r5, r3
 800ecf2:	d900      	bls.n	800ecf6 <__ssvfscanf_r+0xa62>
 800ecf4:	e496      	b.n	800e624 <__ssvfscanf_r+0x390>
 800ecf6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ecf8:	3508      	adds	r5, #8
 800ecfa:	b2ad      	uxth	r5, r5
 800ecfc:	6818      	ldr	r0, [r3, #0]
 800ecfe:	00a9      	lsls	r1, r5, #2
 800ed00:	f001 fdc2 	bl	8010888 <realloc>
 800ed04:	2800      	cmp	r0, #0
 800ed06:	d100      	bne.n	800ed0a <__ssvfscanf_r+0xa76>
 800ed08:	e48c      	b.n	800e624 <__ssvfscanf_r+0x390>
 800ed0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed0c:	6018      	str	r0, [r3, #0]
 800ed0e:	809d      	strh	r5, [r3, #4]
 800ed10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed12:	1c72      	adds	r2, r6, #1
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	00b6      	lsls	r6, r6, #2
 800ed18:	50f4      	str	r4, [r6, r3]
 800ed1a:	2320      	movs	r3, #32
 800ed1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed1e:	0025      	movs	r5, r4
 800ed20:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ed22:	80ca      	strh	r2, [r1, #6]
 800ed24:	613b      	str	r3, [r7, #16]
 800ed26:	2300      	movs	r3, #0
 800ed28:	623b      	str	r3, [r7, #32]
 800ed2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed2c:	4a63      	ldr	r2, [pc, #396]	; (800eebc <__ssvfscanf_r+0xc28>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	781b      	ldrb	r3, [r3, #0]
 800ed32:	5cd3      	ldrb	r3, [r2, r3]
 800ed34:	2208      	movs	r2, #8
 800ed36:	4213      	tst	r3, r2
 800ed38:	d149      	bne.n	800edce <__ssvfscanf_r+0xb3a>
 800ed3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d046      	beq.n	800edce <__ssvfscanf_r+0xb3a>
 800ed40:	f7fc feb2 	bl	800baa8 <__locale_mb_cur_max>
 800ed44:	6a3b      	ldr	r3, [r7, #32]
 800ed46:	4298      	cmp	r0, r3
 800ed48:	d101      	bne.n	800ed4e <__ssvfscanf_r+0xaba>
 800ed4a:	f7ff fb72 	bl	800e432 <__ssvfscanf_r+0x19e>
 800ed4e:	6a3a      	ldr	r2, [r7, #32]
 800ed50:	2048      	movs	r0, #72	; 0x48
 800ed52:	1c56      	adds	r6, r2, #1
 800ed54:	228c      	movs	r2, #140	; 0x8c
 800ed56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed58:	0052      	lsls	r2, r2, #1
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	1812      	adds	r2, r2, r0
 800ed5e:	7819      	ldrb	r1, [r3, #0]
 800ed60:	6a38      	ldr	r0, [r7, #32]
 800ed62:	19d2      	adds	r2, r2, r7
 800ed64:	5411      	strb	r1, [r2, r0]
 800ed66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed68:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed6a:	6852      	ldr	r2, [r2, #4]
 800ed6c:	3301      	adds	r3, #1
 800ed6e:	600b      	str	r3, [r1, #0]
 800ed70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed72:	3a01      	subs	r2, #1
 800ed74:	604a      	str	r2, [r1, #4]
 800ed76:	2b03      	cmp	r3, #3
 800ed78:	d102      	bne.n	800ed80 <__ssvfscanf_r+0xaec>
 800ed7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ed7c:	2b04      	cmp	r3, #4
 800ed7e:	d007      	beq.n	800ed90 <__ssvfscanf_r+0xafc>
 800ed80:	2048      	movs	r0, #72	; 0x48
 800ed82:	2310      	movs	r3, #16
 800ed84:	181b      	adds	r3, r3, r0
 800ed86:	2208      	movs	r2, #8
 800ed88:	2100      	movs	r1, #0
 800ed8a:	19d8      	adds	r0, r3, r7
 800ed8c:	f7fc fe48 	bl	800ba20 <memset>
 800ed90:	2148      	movs	r1, #72	; 0x48
 800ed92:	2310      	movs	r3, #16
 800ed94:	228c      	movs	r2, #140	; 0x8c
 800ed96:	185b      	adds	r3, r3, r1
 800ed98:	0052      	lsls	r2, r2, #1
 800ed9a:	19db      	adds	r3, r3, r7
 800ed9c:	1852      	adds	r2, r2, r1
 800ed9e:	9300      	str	r3, [sp, #0]
 800eda0:	0021      	movs	r1, r4
 800eda2:	0033      	movs	r3, r6
 800eda4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eda6:	19d2      	adds	r2, r2, r7
 800eda8:	f002 f908 	bl	8010fbc <_mbrtowc_r>
 800edac:	0003      	movs	r3, r0
 800edae:	62b8      	str	r0, [r7, #40]	; 0x28
 800edb0:	3301      	adds	r3, #1
 800edb2:	d101      	bne.n	800edb8 <__ssvfscanf_r+0xb24>
 800edb4:	f7ff fb3d 	bl	800e432 <__ssvfscanf_r+0x19e>
 800edb8:	2800      	cmp	r0, #0
 800edba:	d12f      	bne.n	800ee1c <__ssvfscanf_r+0xb88>
 800edbc:	6020      	str	r0, [r4, #0]
 800edbe:	6820      	ldr	r0, [r4, #0]
 800edc0:	f002 f91a 	bl	8010ff8 <iswspace>
 800edc4:	6238      	str	r0, [r7, #32]
 800edc6:	2800      	cmp	r0, #0
 800edc8:	d04a      	beq.n	800ee60 <__ssvfscanf_r+0xbcc>
 800edca:	2e00      	cmp	r6, #0
 800edcc:	d13c      	bne.n	800ee48 <__ssvfscanf_r+0xbb4>
 800edce:	69fb      	ldr	r3, [r7, #28]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d000      	beq.n	800edd6 <__ssvfscanf_r+0xb42>
 800edd4:	e640      	b.n	800ea58 <__ssvfscanf_r+0x7c4>
 800edd6:	6023      	str	r3, [r4, #0]
 800edd8:	2d00      	cmp	r5, #0
 800edda:	d100      	bne.n	800edde <__ssvfscanf_r+0xb4a>
 800eddc:	e639      	b.n	800ea52 <__ssvfscanf_r+0x7be>
 800edde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ede0:	693a      	ldr	r2, [r7, #16]
 800ede2:	1ae4      	subs	r4, r4, r3
 800ede4:	10a3      	asrs	r3, r4, #2
 800ede6:	3301      	adds	r3, #1
 800ede8:	429a      	cmp	r2, r3
 800edea:	d800      	bhi.n	800edee <__ssvfscanf_r+0xb5a>
 800edec:	e631      	b.n	800ea52 <__ssvfscanf_r+0x7be>
 800edee:	6828      	ldr	r0, [r5, #0]
 800edf0:	1d21      	adds	r1, r4, #4
 800edf2:	f001 fd49 	bl	8010888 <realloc>
 800edf6:	2800      	cmp	r0, #0
 800edf8:	d100      	bne.n	800edfc <__ssvfscanf_r+0xb68>
 800edfa:	e62a      	b.n	800ea52 <__ssvfscanf_r+0x7be>
 800edfc:	6028      	str	r0, [r5, #0]
 800edfe:	e628      	b.n	800ea52 <__ssvfscanf_r+0x7be>
 800ee00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee02:	60fb      	str	r3, [r7, #12]
 800ee04:	2300      	movs	r3, #0
 800ee06:	001d      	movs	r5, r3
 800ee08:	613b      	str	r3, [r7, #16]
 800ee0a:	633b      	str	r3, [r7, #48]	; 0x30
 800ee0c:	334c      	adds	r3, #76	; 0x4c
 800ee0e:	18fc      	adds	r4, r7, r3
 800ee10:	e789      	b.n	800ed26 <__ssvfscanf_r+0xa92>
 800ee12:	69fb      	ldr	r3, [r7, #28]
 800ee14:	001d      	movs	r5, r3
 800ee16:	613b      	str	r3, [r7, #16]
 800ee18:	633b      	str	r3, [r7, #48]	; 0x30
 800ee1a:	e784      	b.n	800ed26 <__ssvfscanf_r+0xa92>
 800ee1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee1e:	623e      	str	r6, [r7, #32]
 800ee20:	3302      	adds	r3, #2
 800ee22:	d1cc      	bne.n	800edbe <__ssvfscanf_r+0xb2a>
 800ee24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ee26:	685b      	ldr	r3, [r3, #4]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	dd00      	ble.n	800ee2e <__ssvfscanf_r+0xb9a>
 800ee2c:	e77d      	b.n	800ed2a <__ssvfscanf_r+0xa96>
 800ee2e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee30:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee32:	f002 f9c3 	bl	80111bc <__ssrefill_r>
 800ee36:	2800      	cmp	r0, #0
 800ee38:	d100      	bne.n	800ee3c <__ssvfscanf_r+0xba8>
 800ee3a:	e776      	b.n	800ed2a <__ssvfscanf_r+0xa96>
 800ee3c:	6a3b      	ldr	r3, [r7, #32]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d001      	beq.n	800ee46 <__ssvfscanf_r+0xbb2>
 800ee42:	f7ff faf6 	bl	800e432 <__ssvfscanf_r+0x19e>
 800ee46:	e7c2      	b.n	800edce <__ssvfscanf_r+0xb3a>
 800ee48:	238c      	movs	r3, #140	; 0x8c
 800ee4a:	2248      	movs	r2, #72	; 0x48
 800ee4c:	005b      	lsls	r3, r3, #1
 800ee4e:	189b      	adds	r3, r3, r2
 800ee50:	3e01      	subs	r6, #1
 800ee52:	19db      	adds	r3, r3, r7
 800ee54:	5cf1      	ldrb	r1, [r6, r3]
 800ee56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ee58:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee5a:	f002 f973 	bl	8011144 <_sungetc_r>
 800ee5e:	e7b4      	b.n	800edca <__ssvfscanf_r+0xb36>
 800ee60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee62:	199b      	adds	r3, r3, r6
 800ee64:	63bb      	str	r3, [r7, #56]	; 0x38
 800ee66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee68:	2b03      	cmp	r3, #3
 800ee6a:	d102      	bne.n	800ee72 <__ssvfscanf_r+0xbde>
 800ee6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ee6e:	2b04      	cmp	r3, #4
 800ee70:	d002      	beq.n	800ee78 <__ssvfscanf_r+0xbe4>
 800ee72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee74:	3b01      	subs	r3, #1
 800ee76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee78:	69fb      	ldr	r3, [r7, #28]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d1d2      	bne.n	800ee24 <__ssvfscanf_r+0xb90>
 800ee7e:	3404      	adds	r4, #4
 800ee80:	2d00      	cmp	r5, #0
 800ee82:	d016      	beq.n	800eeb2 <__ssvfscanf_r+0xc1e>
 800ee84:	69fa      	ldr	r2, [r7, #28]
 800ee86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee88:	623a      	str	r2, [r7, #32]
 800ee8a:	693a      	ldr	r2, [r7, #16]
 800ee8c:	1ae6      	subs	r6, r4, r3
 800ee8e:	10b3      	asrs	r3, r6, #2
 800ee90:	4293      	cmp	r3, r2
 800ee92:	d3c7      	bcc.n	800ee24 <__ssvfscanf_r+0xb90>
 800ee94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ee96:	00d1      	lsls	r1, r2, #3
 800ee98:	f001 fcf6 	bl	8010888 <realloc>
 800ee9c:	6338      	str	r0, [r7, #48]	; 0x30
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	d101      	bne.n	800eea6 <__ssvfscanf_r+0xc12>
 800eea2:	f7ff fbbf 	bl	800e624 <__ssvfscanf_r+0x390>
 800eea6:	693b      	ldr	r3, [r7, #16]
 800eea8:	1984      	adds	r4, r0, r6
 800eeaa:	005b      	lsls	r3, r3, #1
 800eeac:	6028      	str	r0, [r5, #0]
 800eeae:	613b      	str	r3, [r7, #16]
 800eeb0:	e7b8      	b.n	800ee24 <__ssvfscanf_r+0xb90>
 800eeb2:	623d      	str	r5, [r7, #32]
 800eeb4:	e7b6      	b.n	800ee24 <__ssvfscanf_r+0xb90>
 800eeb6:	46c0      	nop			; (mov r8, r8)
 800eeb8:	0000fff6 	.word	0x0000fff6
 800eebc:	080141e1 	.word	0x080141e1
 800eec0:	69fb      	ldr	r3, [r7, #28]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d01c      	beq.n	800ef00 <__ssvfscanf_r+0xc6c>
 800eec6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eec8:	49bf      	ldr	r1, [pc, #764]	; (800f1c8 <__ssvfscanf_r+0xf34>)
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	781a      	ldrb	r2, [r3, #0]
 800eece:	5c8a      	ldrb	r2, [r1, r2]
 800eed0:	2108      	movs	r1, #8
 800eed2:	420a      	tst	r2, r1
 800eed4:	d000      	beq.n	800eed8 <__ssvfscanf_r+0xc44>
 800eed6:	e4a1      	b.n	800e81c <__ssvfscanf_r+0x588>
 800eed8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eeda:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eedc:	6852      	ldr	r2, [r2, #4]
 800eede:	3301      	adds	r3, #1
 800eee0:	600b      	str	r3, [r1, #0]
 800eee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eee4:	3a01      	subs	r2, #1
 800eee6:	3401      	adds	r4, #1
 800eee8:	604a      	str	r2, [r1, #4]
 800eeea:	429c      	cmp	r4, r3
 800eeec:	d100      	bne.n	800eef0 <__ssvfscanf_r+0xc5c>
 800eeee:	e495      	b.n	800e81c <__ssvfscanf_r+0x588>
 800eef0:	2a00      	cmp	r2, #0
 800eef2:	dce8      	bgt.n	800eec6 <__ssvfscanf_r+0xc32>
 800eef4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eef6:	f002 f961 	bl	80111bc <__ssrefill_r>
 800eefa:	2800      	cmp	r0, #0
 800eefc:	d0e3      	beq.n	800eec6 <__ssvfscanf_r+0xc32>
 800eefe:	e48d      	b.n	800e81c <__ssvfscanf_r+0x588>
 800ef00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef02:	0032      	movs	r2, r6
 800ef04:	cb10      	ldmia	r3!, {r4}
 800ef06:	61fb      	str	r3, [r7, #28]
 800ef08:	2380      	movs	r3, #128	; 0x80
 800ef0a:	401a      	ands	r2, r3
 800ef0c:	421e      	tst	r6, r3
 800ef0e:	d039      	beq.n	800ef84 <__ssvfscanf_r+0xcf0>
 800ef10:	2c00      	cmp	r4, #0
 800ef12:	d101      	bne.n	800ef18 <__ssvfscanf_r+0xc84>
 800ef14:	f7ff fabb 	bl	800e48e <__ssvfscanf_r+0x1fa>
 800ef18:	2020      	movs	r0, #32
 800ef1a:	f7fb faed 	bl	800a4f8 <malloc>
 800ef1e:	6338      	str	r0, [r7, #48]	; 0x30
 800ef20:	2800      	cmp	r0, #0
 800ef22:	d101      	bne.n	800ef28 <__ssvfscanf_r+0xc94>
 800ef24:	f7ff fa8c 	bl	800e440 <__ssvfscanf_r+0x1ac>
 800ef28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef2a:	6020      	str	r0, [r4, #0]
 800ef2c:	88de      	ldrh	r6, [r3, #6]
 800ef2e:	889d      	ldrh	r5, [r3, #4]
 800ef30:	6818      	ldr	r0, [r3, #0]
 800ef32:	42ae      	cmp	r6, r5
 800ef34:	d310      	bcc.n	800ef58 <__ssvfscanf_r+0xcc4>
 800ef36:	4ba5      	ldr	r3, [pc, #660]	; (800f1cc <__ssvfscanf_r+0xf38>)
 800ef38:	429d      	cmp	r5, r3
 800ef3a:	d901      	bls.n	800ef40 <__ssvfscanf_r+0xcac>
 800ef3c:	f7ff fb7b 	bl	800e636 <__ssvfscanf_r+0x3a2>
 800ef40:	3508      	adds	r5, #8
 800ef42:	b2ad      	uxth	r5, r5
 800ef44:	00a9      	lsls	r1, r5, #2
 800ef46:	f001 fc9f 	bl	8010888 <realloc>
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	d101      	bne.n	800ef52 <__ssvfscanf_r+0xcbe>
 800ef4e:	f7ff fb72 	bl	800e636 <__ssvfscanf_r+0x3a2>
 800ef52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef54:	6018      	str	r0, [r3, #0]
 800ef56:	809d      	strh	r5, [r3, #4]
 800ef58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef5a:	1c72      	adds	r2, r6, #1
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	00b6      	lsls	r6, r6, #2
 800ef60:	50f4      	str	r4, [r6, r3]
 800ef62:	2320      	movs	r3, #32
 800ef64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ef66:	0026      	movs	r6, r4
 800ef68:	80ca      	strh	r2, [r1, #6]
 800ef6a:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ef6c:	633b      	str	r3, [r7, #48]	; 0x30
 800ef6e:	0025      	movs	r5, r4
 800ef70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef72:	4995      	ldr	r1, [pc, #596]	; (800f1c8 <__ssvfscanf_r+0xf34>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	781a      	ldrb	r2, [r3, #0]
 800ef78:	5c8a      	ldrb	r2, [r1, r2]
 800ef7a:	2108      	movs	r1, #8
 800ef7c:	420a      	tst	r2, r1
 800ef7e:	d004      	beq.n	800ef8a <__ssvfscanf_r+0xcf6>
 800ef80:	623c      	str	r4, [r7, #32]
 800ef82:	e031      	b.n	800efe8 <__ssvfscanf_r+0xd54>
 800ef84:	0016      	movs	r6, r2
 800ef86:	633a      	str	r2, [r7, #48]	; 0x30
 800ef88:	e7f1      	b.n	800ef6e <__ssvfscanf_r+0xcda>
 800ef8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef8c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef8e:	6852      	ldr	r2, [r2, #4]
 800ef90:	3a01      	subs	r2, #1
 800ef92:	604a      	str	r2, [r1, #4]
 800ef94:	1c5a      	adds	r2, r3, #1
 800ef96:	600a      	str	r2, [r1, #0]
 800ef98:	781b      	ldrb	r3, [r3, #0]
 800ef9a:	1c62      	adds	r2, r4, #1
 800ef9c:	623a      	str	r2, [r7, #32]
 800ef9e:	7023      	strb	r3, [r4, #0]
 800efa0:	2e00      	cmp	r6, #0
 800efa2:	d010      	beq.n	800efc6 <__ssvfscanf_r+0xd32>
 800efa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efa6:	1b54      	subs	r4, r2, r5
 800efa8:	429c      	cmp	r4, r3
 800efaa:	d30c      	bcc.n	800efc6 <__ssvfscanf_r+0xd32>
 800efac:	005b      	lsls	r3, r3, #1
 800efae:	0028      	movs	r0, r5
 800efb0:	0019      	movs	r1, r3
 800efb2:	633b      	str	r3, [r7, #48]	; 0x30
 800efb4:	f001 fc68 	bl	8010888 <realloc>
 800efb8:	1e05      	subs	r5, r0, #0
 800efba:	d101      	bne.n	800efc0 <__ssvfscanf_r+0xd2c>
 800efbc:	f7ff fa40 	bl	800e440 <__ssvfscanf_r+0x1ac>
 800efc0:	1903      	adds	r3, r0, r4
 800efc2:	623b      	str	r3, [r7, #32]
 800efc4:	6030      	str	r0, [r6, #0]
 800efc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800efc8:	3b01      	subs	r3, #1
 800efca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d00b      	beq.n	800efe8 <__ssvfscanf_r+0xd54>
 800efd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efd2:	685b      	ldr	r3, [r3, #4]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	dd01      	ble.n	800efdc <__ssvfscanf_r+0xd48>
 800efd8:	6a3c      	ldr	r4, [r7, #32]
 800efda:	e7c9      	b.n	800ef70 <__ssvfscanf_r+0xcdc>
 800efdc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efde:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800efe0:	f002 f8ec 	bl	80111bc <__ssrefill_r>
 800efe4:	2800      	cmp	r0, #0
 800efe6:	d0f7      	beq.n	800efd8 <__ssvfscanf_r+0xd44>
 800efe8:	2300      	movs	r3, #0
 800efea:	6a3a      	ldr	r2, [r7, #32]
 800efec:	7013      	strb	r3, [r2, #0]
 800efee:	1b55      	subs	r5, r2, r5
 800eff0:	2e00      	cmp	r6, #0
 800eff2:	d009      	beq.n	800f008 <__ssvfscanf_r+0xd74>
 800eff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eff6:	1c69      	adds	r1, r5, #1
 800eff8:	428b      	cmp	r3, r1
 800effa:	d905      	bls.n	800f008 <__ssvfscanf_r+0xd74>
 800effc:	6830      	ldr	r0, [r6, #0]
 800effe:	f001 fc43 	bl	8010888 <realloc>
 800f002:	2800      	cmp	r0, #0
 800f004:	d000      	beq.n	800f008 <__ssvfscanf_r+0xd74>
 800f006:	6030      	str	r0, [r6, #0]
 800f008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f00a:	195b      	adds	r3, r3, r5
 800f00c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f010:	3301      	adds	r3, #1
 800f012:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f014:	e63c      	b.n	800ec90 <__ssvfscanf_r+0x9fc>
 800f016:	22ae      	movs	r2, #174	; 0xae
 800f018:	2100      	movs	r1, #0
 800f01a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f01c:	0052      	lsls	r2, r2, #1
 800f01e:	3b01      	subs	r3, #1
 800f020:	6239      	str	r1, [r7, #32]
 800f022:	4293      	cmp	r3, r2
 800f024:	d906      	bls.n	800f034 <__ssvfscanf_r+0xda0>
 800f026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f028:	3b5e      	subs	r3, #94	; 0x5e
 800f02a:	3bff      	subs	r3, #255	; 0xff
 800f02c:	623b      	str	r3, [r7, #32]
 800f02e:	235e      	movs	r3, #94	; 0x5e
 800f030:	33ff      	adds	r3, #255	; 0xff
 800f032:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f034:	24d8      	movs	r4, #216	; 0xd8
 800f036:	2300      	movs	r3, #0
 800f038:	2248      	movs	r2, #72	; 0x48
 800f03a:	0124      	lsls	r4, r4, #4
 800f03c:	4334      	orrs	r4, r6
 800f03e:	2680      	movs	r6, #128	; 0x80
 800f040:	61fb      	str	r3, [r7, #28]
 800f042:	3319      	adds	r3, #25
 800f044:	33ff      	adds	r3, #255	; 0xff
 800f046:	189b      	adds	r3, r3, r2
 800f048:	19dd      	adds	r5, r3, r7
 800f04a:	00b6      	lsls	r6, r6, #2
 800f04c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f04e:	681a      	ldr	r2, [r3, #0]
 800f050:	7813      	ldrb	r3, [r2, #0]
 800f052:	2b39      	cmp	r3, #57	; 0x39
 800f054:	d80f      	bhi.n	800f076 <__ssvfscanf_r+0xde2>
 800f056:	2b2a      	cmp	r3, #42	; 0x2a
 800f058:	d91b      	bls.n	800f092 <__ssvfscanf_r+0xdfe>
 800f05a:	0018      	movs	r0, r3
 800f05c:	382b      	subs	r0, #43	; 0x2b
 800f05e:	280e      	cmp	r0, #14
 800f060:	d817      	bhi.n	800f092 <__ssvfscanf_r+0xdfe>
 800f062:	f7f1 f857 	bl	8000114 <__gnu_thumb1_case_uqi>
 800f066:	168f      	.short	0x168f
 800f068:	5416168f 	.word	0x5416168f
 800f06c:	80808080 	.word	0x80808080
 800f070:	87808080 	.word	0x87808080
 800f074:	87          	.byte	0x87
 800f075:	00          	.byte	0x00
 800f076:	2b66      	cmp	r3, #102	; 0x66
 800f078:	d83a      	bhi.n	800f0f0 <__ssvfscanf_r+0xe5c>
 800f07a:	2b60      	cmp	r3, #96	; 0x60
 800f07c:	d803      	bhi.n	800f086 <__ssvfscanf_r+0xdf2>
 800f07e:	2b46      	cmp	r3, #70	; 0x46
 800f080:	d805      	bhi.n	800f08e <__ssvfscanf_r+0xdfa>
 800f082:	2b40      	cmp	r3, #64	; 0x40
 800f084:	d905      	bls.n	800f092 <__ssvfscanf_r+0xdfe>
 800f086:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f088:	290a      	cmp	r1, #10
 800f08a:	dc71      	bgt.n	800f170 <__ssvfscanf_r+0xedc>
 800f08c:	e001      	b.n	800f092 <__ssvfscanf_r+0xdfe>
 800f08e:	2b58      	cmp	r3, #88	; 0x58
 800f090:	d030      	beq.n	800f0f4 <__ssvfscanf_r+0xe60>
 800f092:	05e3      	lsls	r3, r4, #23
 800f094:	d515      	bpl.n	800f0c2 <__ssvfscanf_r+0xe2e>
 800f096:	238c      	movs	r3, #140	; 0x8c
 800f098:	2248      	movs	r2, #72	; 0x48
 800f09a:	005b      	lsls	r3, r3, #1
 800f09c:	189b      	adds	r3, r3, r2
 800f09e:	19db      	adds	r3, r3, r7
 800f0a0:	429d      	cmp	r5, r3
 800f0a2:	d905      	bls.n	800f0b0 <__ssvfscanf_r+0xe1c>
 800f0a4:	3d01      	subs	r5, #1
 800f0a6:	7829      	ldrb	r1, [r5, #0]
 800f0a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0ac:	f002 f84a 	bl	8011144 <_sungetc_r>
 800f0b0:	238c      	movs	r3, #140	; 0x8c
 800f0b2:	2248      	movs	r2, #72	; 0x48
 800f0b4:	005b      	lsls	r3, r3, #1
 800f0b6:	189b      	adds	r3, r3, r2
 800f0b8:	19db      	adds	r3, r3, r7
 800f0ba:	429d      	cmp	r5, r3
 800f0bc:	d101      	bne.n	800f0c2 <__ssvfscanf_r+0xe2e>
 800f0be:	f7ff f9e6 	bl	800e48e <__ssvfscanf_r+0x1fa>
 800f0c2:	2310      	movs	r3, #16
 800f0c4:	0022      	movs	r2, r4
 800f0c6:	401a      	ands	r2, r3
 800f0c8:	421c      	tst	r4, r3
 800f0ca:	d171      	bne.n	800f1b0 <__ssvfscanf_r+0xf1c>
 800f0cc:	218c      	movs	r1, #140	; 0x8c
 800f0ce:	2048      	movs	r0, #72	; 0x48
 800f0d0:	0049      	lsls	r1, r1, #1
 800f0d2:	1809      	adds	r1, r1, r0
 800f0d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0d6:	697e      	ldr	r6, [r7, #20]
 800f0d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0da:	19c9      	adds	r1, r1, r7
 800f0dc:	702a      	strb	r2, [r5, #0]
 800f0de:	47b0      	blx	r6
 800f0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0e2:	1d1e      	adds	r6, r3, #4
 800f0e4:	06a3      	lsls	r3, r4, #26
 800f0e6:	d559      	bpl.n	800f19c <__ssvfscanf_r+0xf08>
 800f0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	6018      	str	r0, [r3, #0]
 800f0ee:	e05b      	b.n	800f1a8 <__ssvfscanf_r+0xf14>
 800f0f0:	2b78      	cmp	r3, #120	; 0x78
 800f0f2:	d1ce      	bne.n	800f092 <__ssvfscanf_r+0xdfe>
 800f0f4:	21c0      	movs	r1, #192	; 0xc0
 800f0f6:	00c9      	lsls	r1, r1, #3
 800f0f8:	4021      	ands	r1, r4
 800f0fa:	42b1      	cmp	r1, r6
 800f0fc:	d1c9      	bne.n	800f092 <__ssvfscanf_r+0xdfe>
 800f0fe:	4934      	ldr	r1, [pc, #208]	; (800f1d0 <__ssvfscanf_r+0xf3c>)
 800f100:	4021      	ands	r1, r4
 800f102:	24a0      	movs	r4, #160	; 0xa0
 800f104:	00e4      	lsls	r4, r4, #3
 800f106:	430c      	orrs	r4, r1
 800f108:	2110      	movs	r1, #16
 800f10a:	6279      	str	r1, [r7, #36]	; 0x24
 800f10c:	e00b      	b.n	800f126 <__ssvfscanf_r+0xe92>
 800f10e:	0521      	lsls	r1, r4, #20
 800f110:	d509      	bpl.n	800f126 <__ssvfscanf_r+0xe92>
 800f112:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f114:	2900      	cmp	r1, #0
 800f116:	d102      	bne.n	800f11e <__ssvfscanf_r+0xe8a>
 800f118:	3108      	adds	r1, #8
 800f11a:	4334      	orrs	r4, r6
 800f11c:	6279      	str	r1, [r7, #36]	; 0x24
 800f11e:	0561      	lsls	r1, r4, #21
 800f120:	d504      	bpl.n	800f12c <__ssvfscanf_r+0xe98>
 800f122:	492c      	ldr	r1, [pc, #176]	; (800f1d4 <__ssvfscanf_r+0xf40>)
 800f124:	400c      	ands	r4, r1
 800f126:	702b      	strb	r3, [r5, #0]
 800f128:	3501      	adds	r5, #1
 800f12a:	e00c      	b.n	800f146 <__ssvfscanf_r+0xeb2>
 800f12c:	4b2a      	ldr	r3, [pc, #168]	; (800f1d8 <__ssvfscanf_r+0xf44>)
 800f12e:	401c      	ands	r4, r3
 800f130:	6a3b      	ldr	r3, [r7, #32]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d004      	beq.n	800f140 <__ssvfscanf_r+0xeac>
 800f136:	3b01      	subs	r3, #1
 800f138:	623b      	str	r3, [r7, #32]
 800f13a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f13c:	3301      	adds	r3, #1
 800f13e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f140:	69fb      	ldr	r3, [r7, #28]
 800f142:	3301      	adds	r3, #1
 800f144:	61fb      	str	r3, [r7, #28]
 800f146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f148:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f14a:	685b      	ldr	r3, [r3, #4]
 800f14c:	3b01      	subs	r3, #1
 800f14e:	604b      	str	r3, [r1, #4]
 800f150:	2b00      	cmp	r3, #0
 800f152:	dd1c      	ble.n	800f18e <__ssvfscanf_r+0xefa>
 800f154:	3201      	adds	r2, #1
 800f156:	600a      	str	r2, [r1, #0]
 800f158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f15a:	3b01      	subs	r3, #1
 800f15c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d000      	beq.n	800f164 <__ssvfscanf_r+0xed0>
 800f162:	e773      	b.n	800f04c <__ssvfscanf_r+0xdb8>
 800f164:	e795      	b.n	800f092 <__ssvfscanf_r+0xdfe>
 800f166:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f168:	491c      	ldr	r1, [pc, #112]	; (800f1dc <__ssvfscanf_r+0xf48>)
 800f16a:	0040      	lsls	r0, r0, #1
 800f16c:	5e41      	ldrsh	r1, [r0, r1]
 800f16e:	6279      	str	r1, [r7, #36]	; 0x24
 800f170:	491b      	ldr	r1, [pc, #108]	; (800f1e0 <__ssvfscanf_r+0xf4c>)
 800f172:	e7d7      	b.n	800f124 <__ssvfscanf_r+0xe90>
 800f174:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f176:	4919      	ldr	r1, [pc, #100]	; (800f1dc <__ssvfscanf_r+0xf48>)
 800f178:	0040      	lsls	r0, r0, #1
 800f17a:	5e41      	ldrsh	r1, [r0, r1]
 800f17c:	6279      	str	r1, [r7, #36]	; 0x24
 800f17e:	2908      	cmp	r1, #8
 800f180:	dcf6      	bgt.n	800f170 <__ssvfscanf_r+0xedc>
 800f182:	e786      	b.n	800f092 <__ssvfscanf_r+0xdfe>
 800f184:	2180      	movs	r1, #128	; 0x80
 800f186:	420c      	tst	r4, r1
 800f188:	d083      	beq.n	800f092 <__ssvfscanf_r+0xdfe>
 800f18a:	438c      	bics	r4, r1
 800f18c:	e7cb      	b.n	800f126 <__ssvfscanf_r+0xe92>
 800f18e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f190:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f192:	f002 f813 	bl	80111bc <__ssrefill_r>
 800f196:	2800      	cmp	r0, #0
 800f198:	d0de      	beq.n	800f158 <__ssvfscanf_r+0xec4>
 800f19a:	e77a      	b.n	800f092 <__ssvfscanf_r+0xdfe>
 800f19c:	2308      	movs	r3, #8
 800f19e:	421c      	tst	r4, r3
 800f1a0:	d020      	beq.n	800f1e4 <__ssvfscanf_r+0xf50>
 800f1a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	7018      	strb	r0, [r3, #0]
 800f1a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1aa:	633e      	str	r6, [r7, #48]	; 0x30
 800f1ac:	3301      	adds	r3, #1
 800f1ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1b0:	238c      	movs	r3, #140	; 0x8c
 800f1b2:	2248      	movs	r2, #72	; 0x48
 800f1b4:	005b      	lsls	r3, r3, #1
 800f1b6:	189b      	adds	r3, r3, r2
 800f1b8:	19db      	adds	r3, r3, r7
 800f1ba:	1aed      	subs	r5, r5, r3
 800f1bc:	69fb      	ldr	r3, [r7, #28]
 800f1be:	18ed      	adds	r5, r5, r3
 800f1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1c2:	195b      	adds	r3, r3, r5
 800f1c4:	f7ff f92d 	bl	800e422 <__ssvfscanf_r+0x18e>
 800f1c8:	080141e1 	.word	0x080141e1
 800f1cc:	0000fff6 	.word	0x0000fff6
 800f1d0:	fffffdff 	.word	0xfffffdff
 800f1d4:	fffffa7f 	.word	0xfffffa7f
 800f1d8:	fffffc7f 	.word	0xfffffc7f
 800f1dc:	0801450e 	.word	0x0801450e
 800f1e0:	fffff47f 	.word	0xfffff47f
 800f1e4:	0763      	lsls	r3, r4, #29
 800f1e6:	d503      	bpl.n	800f1f0 <__ssvfscanf_r+0xf5c>
 800f1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	8018      	strh	r0, [r3, #0]
 800f1ee:	e7db      	b.n	800f1a8 <__ssvfscanf_r+0xf14>
 800f1f0:	2301      	movs	r3, #1
 800f1f2:	0022      	movs	r2, r4
 800f1f4:	401a      	ands	r2, r3
 800f1f6:	421c      	tst	r4, r3
 800f1f8:	d000      	beq.n	800f1fc <__ssvfscanf_r+0xf68>
 800f1fa:	e775      	b.n	800f0e8 <__ssvfscanf_r+0xe54>
 800f1fc:	07a4      	lsls	r4, r4, #30
 800f1fe:	d400      	bmi.n	800f202 <__ssvfscanf_r+0xf6e>
 800f200:	e772      	b.n	800f0e8 <__ssvfscanf_r+0xe54>
 800f202:	4ba8      	ldr	r3, [pc, #672]	; (800f4a4 <__ssvfscanf_r+0x1210>)
 800f204:	6979      	ldr	r1, [r7, #20]
 800f206:	4299      	cmp	r1, r3
 800f208:	d10c      	bne.n	800f224 <__ssvfscanf_r+0xf90>
 800f20a:	218c      	movs	r1, #140	; 0x8c
 800f20c:	2048      	movs	r0, #72	; 0x48
 800f20e:	0049      	lsls	r1, r1, #1
 800f210:	1809      	adds	r1, r1, r0
 800f212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f214:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f216:	19c9      	adds	r1, r1, r7
 800f218:	f001 fecc 	bl	8010fb4 <_strtoull_r>
 800f21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	c303      	stmia	r3!, {r0, r1}
 800f222:	e7c1      	b.n	800f1a8 <__ssvfscanf_r+0xf14>
 800f224:	218c      	movs	r1, #140	; 0x8c
 800f226:	2048      	movs	r0, #72	; 0x48
 800f228:	0049      	lsls	r1, r1, #1
 800f22a:	1809      	adds	r1, r1, r0
 800f22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f22e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f230:	19c9      	adds	r1, r1, r7
 800f232:	f001 fe0d 	bl	8010e50 <_strtoll_r>
 800f236:	e7f1      	b.n	800f21c <__ssvfscanf_r+0xf88>
 800f238:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f23a:	f000 fb9f 	bl	800f97c <_localeconv_r>
 800f23e:	22ae      	movs	r2, #174	; 0xae
 800f240:	2100      	movs	r1, #0
 800f242:	6803      	ldr	r3, [r0, #0]
 800f244:	0052      	lsls	r2, r2, #1
 800f246:	603b      	str	r3, [r7, #0]
 800f248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f24a:	60f9      	str	r1, [r7, #12]
 800f24c:	3b01      	subs	r3, #1
 800f24e:	4293      	cmp	r3, r2
 800f250:	d906      	bls.n	800f260 <__ssvfscanf_r+0xfcc>
 800f252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f254:	3b5e      	subs	r3, #94	; 0x5e
 800f256:	3bff      	subs	r3, #255	; 0xff
 800f258:	60fb      	str	r3, [r7, #12]
 800f25a:	235e      	movs	r3, #94	; 0x5e
 800f25c:	33ff      	adds	r3, #255	; 0xff
 800f25e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f260:	23f0      	movs	r3, #240	; 0xf0
 800f262:	00db      	lsls	r3, r3, #3
 800f264:	431e      	orrs	r6, r3
 800f266:	238c      	movs	r3, #140	; 0x8c
 800f268:	2248      	movs	r2, #72	; 0x48
 800f26a:	2400      	movs	r4, #0
 800f26c:	005b      	lsls	r3, r3, #1
 800f26e:	189b      	adds	r3, r3, r2
 800f270:	623c      	str	r4, [r7, #32]
 800f272:	607c      	str	r4, [r7, #4]
 800f274:	60bc      	str	r4, [r7, #8]
 800f276:	61fc      	str	r4, [r7, #28]
 800f278:	613c      	str	r4, [r7, #16]
 800f27a:	19dd      	adds	r5, r3, r7
 800f27c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	781a      	ldrb	r2, [r3, #0]
 800f282:	0010      	movs	r0, r2
 800f284:	382b      	subs	r0, #43	; 0x2b
 800f286:	284e      	cmp	r0, #78	; 0x4e
 800f288:	d900      	bls.n	800f28c <__ssvfscanf_r+0xff8>
 800f28a:	e133      	b.n	800f4f4 <__ssvfscanf_r+0x1260>
 800f28c:	f7f0 ff4c 	bl	8000128 <__gnu_thumb1_case_uhi>
 800f290:	0132009b 	.word	0x0132009b
 800f294:	0132009b 	.word	0x0132009b
 800f298:	004f0132 	.word	0x004f0132
 800f29c:	00720072 	.word	0x00720072
 800f2a0:	00720072 	.word	0x00720072
 800f2a4:	00720072 	.word	0x00720072
 800f2a8:	00720072 	.word	0x00720072
 800f2ac:	01320072 	.word	0x01320072
 800f2b0:	01320132 	.word	0x01320132
 800f2b4:	01320132 	.word	0x01320132
 800f2b8:	01320132 	.word	0x01320132
 800f2bc:	007b00bc 	.word	0x007b00bc
 800f2c0:	007b007b 	.word	0x007b007b
 800f2c4:	00f7012f 	.word	0x00f7012f
 800f2c8:	01320132 	.word	0x01320132
 800f2cc:	013200e3 	.word	0x013200e3
 800f2d0:	01320132 	.word	0x01320132
 800f2d4:	00a00132 	.word	0x00a00132
 800f2d8:	01120132 	.word	0x01120132
 800f2dc:	01320132 	.word	0x01320132
 800f2e0:	01010132 	.word	0x01010132
 800f2e4:	01320132 	.word	0x01320132
 800f2e8:	00820132 	.word	0x00820132
 800f2ec:	01320105 	.word	0x01320105
 800f2f0:	01320132 	.word	0x01320132
 800f2f4:	01320132 	.word	0x01320132
 800f2f8:	01320132 	.word	0x01320132
 800f2fc:	007b00bc 	.word	0x007b00bc
 800f300:	007b007b 	.word	0x007b007b
 800f304:	00f7012f 	.word	0x00f7012f
 800f308:	01320132 	.word	0x01320132
 800f30c:	013200e3 	.word	0x013200e3
 800f310:	01320132 	.word	0x01320132
 800f314:	00a00132 	.word	0x00a00132
 800f318:	01120132 	.word	0x01120132
 800f31c:	01320132 	.word	0x01320132
 800f320:	01010132 	.word	0x01010132
 800f324:	01320132 	.word	0x01320132
 800f328:	00820132 	.word	0x00820132
 800f32c:	0105      	.short	0x0105
 800f32e:	05f1      	lsls	r1, r6, #23
 800f330:	d520      	bpl.n	800f374 <__ssvfscanf_r+0x10e0>
 800f332:	2280      	movs	r2, #128	; 0x80
 800f334:	4396      	bics	r6, r2
 800f336:	69fa      	ldr	r2, [r7, #28]
 800f338:	3201      	adds	r2, #1
 800f33a:	61fa      	str	r2, [r7, #28]
 800f33c:	68fa      	ldr	r2, [r7, #12]
 800f33e:	2a00      	cmp	r2, #0
 800f340:	d004      	beq.n	800f34c <__ssvfscanf_r+0x10b8>
 800f342:	3a01      	subs	r2, #1
 800f344:	60fa      	str	r2, [r7, #12]
 800f346:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f348:	3201      	adds	r2, #1
 800f34a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f34c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f34e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f350:	3a01      	subs	r2, #1
 800f352:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f354:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f356:	3201      	adds	r2, #1
 800f358:	63ba      	str	r2, [r7, #56]	; 0x38
 800f35a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f35c:	6852      	ldr	r2, [r2, #4]
 800f35e:	3a01      	subs	r2, #1
 800f360:	604a      	str	r2, [r1, #4]
 800f362:	2a00      	cmp	r2, #0
 800f364:	dc00      	bgt.n	800f368 <__ssvfscanf_r+0x10d4>
 800f366:	e0d6      	b.n	800f516 <__ssvfscanf_r+0x1282>
 800f368:	3301      	adds	r3, #1
 800f36a:	600b      	str	r3, [r1, #0]
 800f36c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d184      	bne.n	800f27c <__ssvfscanf_r+0xfe8>
 800f372:	e057      	b.n	800f424 <__ssvfscanf_r+0x1190>
 800f374:	6a39      	ldr	r1, [r7, #32]
 800f376:	1909      	adds	r1, r1, r4
 800f378:	2900      	cmp	r1, #0
 800f37a:	d153      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f37c:	494a      	ldr	r1, [pc, #296]	; (800f4a8 <__ssvfscanf_r+0x1214>)
 800f37e:	400e      	ands	r6, r1
 800f380:	702a      	strb	r2, [r5, #0]
 800f382:	3501      	adds	r5, #1
 800f384:	e7e2      	b.n	800f34c <__ssvfscanf_r+0x10b8>
 800f386:	0531      	lsls	r1, r6, #20
 800f388:	d54c      	bpl.n	800f424 <__ssvfscanf_r+0x1190>
 800f38a:	6a39      	ldr	r1, [r7, #32]
 800f38c:	1909      	adds	r1, r1, r4
 800f38e:	2900      	cmp	r1, #0
 800f390:	d040      	beq.n	800f414 <__ssvfscanf_r+0x1180>
 800f392:	e047      	b.n	800f424 <__ssvfscanf_r+0x1190>
 800f394:	2198      	movs	r1, #152	; 0x98
 800f396:	2080      	movs	r0, #128	; 0x80
 800f398:	0109      	lsls	r1, r1, #4
 800f39a:	4031      	ands	r1, r6
 800f39c:	0040      	lsls	r0, r0, #1
 800f39e:	4281      	cmp	r1, r0
 800f3a0:	d140      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f3a2:	69f9      	ldr	r1, [r7, #28]
 800f3a4:	2901      	cmp	r1, #1
 800f3a6:	d13d      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f3a8:	2080      	movs	r0, #128	; 0x80
 800f3aa:	4940      	ldr	r1, [pc, #256]	; (800f4ac <__ssvfscanf_r+0x1218>)
 800f3ac:	0100      	lsls	r0, r0, #4
 800f3ae:	400e      	ands	r6, r1
 800f3b0:	3132      	adds	r1, #50	; 0x32
 800f3b2:	31ff      	adds	r1, #255	; 0xff
 800f3b4:	7029      	strb	r1, [r5, #0]
 800f3b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f3b8:	4306      	orrs	r6, r0
 800f3ba:	3901      	subs	r1, #1
 800f3bc:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f3be:	3501      	adds	r5, #1
 800f3c0:	2100      	movs	r1, #0
 800f3c2:	61f9      	str	r1, [r7, #28]
 800f3c4:	e7dc      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f3c6:	2180      	movs	r1, #128	; 0x80
 800f3c8:	420e      	tst	r6, r1
 800f3ca:	d02b      	beq.n	800f424 <__ssvfscanf_r+0x1190>
 800f3cc:	438e      	bics	r6, r1
 800f3ce:	e7d7      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f3d0:	6a39      	ldr	r1, [r7, #32]
 800f3d2:	2900      	cmp	r1, #0
 800f3d4:	d10d      	bne.n	800f3f2 <__ssvfscanf_r+0x115e>
 800f3d6:	69f9      	ldr	r1, [r7, #28]
 800f3d8:	2900      	cmp	r1, #0
 800f3da:	d10e      	bne.n	800f3fa <__ssvfscanf_r+0x1166>
 800f3dc:	21e0      	movs	r1, #224	; 0xe0
 800f3de:	0030      	movs	r0, r6
 800f3e0:	00c9      	lsls	r1, r1, #3
 800f3e2:	4008      	ands	r0, r1
 800f3e4:	4288      	cmp	r0, r1
 800f3e6:	d108      	bne.n	800f3fa <__ssvfscanf_r+0x1166>
 800f3e8:	4931      	ldr	r1, [pc, #196]	; (800f4b0 <__ssvfscanf_r+0x121c>)
 800f3ea:	400e      	ands	r6, r1
 800f3ec:	2101      	movs	r1, #1
 800f3ee:	6239      	str	r1, [r7, #32]
 800f3f0:	e7c6      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f3f2:	6a39      	ldr	r1, [r7, #32]
 800f3f4:	2902      	cmp	r1, #2
 800f3f6:	d100      	bne.n	800f3fa <__ssvfscanf_r+0x1166>
 800f3f8:	e089      	b.n	800f50e <__ssvfscanf_r+0x127a>
 800f3fa:	2c01      	cmp	r4, #1
 800f3fc:	d001      	beq.n	800f402 <__ssvfscanf_r+0x116e>
 800f3fe:	2c04      	cmp	r4, #4
 800f400:	d110      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f402:	3401      	adds	r4, #1
 800f404:	b2e4      	uxtb	r4, r4
 800f406:	e7bb      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f408:	0531      	lsls	r1, r6, #20
 800f40a:	d508      	bpl.n	800f41e <__ssvfscanf_r+0x118a>
 800f40c:	6a39      	ldr	r1, [r7, #32]
 800f40e:	1909      	adds	r1, r1, r4
 800f410:	2900      	cmp	r1, #0
 800f412:	d104      	bne.n	800f41e <__ssvfscanf_r+0x118a>
 800f414:	4824      	ldr	r0, [pc, #144]	; (800f4a8 <__ssvfscanf_r+0x1214>)
 800f416:	000c      	movs	r4, r1
 800f418:	4006      	ands	r6, r0
 800f41a:	6239      	str	r1, [r7, #32]
 800f41c:	e7b0      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f41e:	6a39      	ldr	r1, [r7, #32]
 800f420:	2901      	cmp	r1, #1
 800f422:	d076      	beq.n	800f512 <__ssvfscanf_r+0x127e>
 800f424:	69fb      	ldr	r3, [r7, #28]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d001      	beq.n	800f42e <__ssvfscanf_r+0x119a>
 800f42a:	4b20      	ldr	r3, [pc, #128]	; (800f4ac <__ssvfscanf_r+0x1218>)
 800f42c:	401e      	ands	r6, r3
 800f42e:	6a3b      	ldr	r3, [r7, #32]
 800f430:	3b01      	subs	r3, #1
 800f432:	2b01      	cmp	r3, #1
 800f434:	d877      	bhi.n	800f526 <__ssvfscanf_r+0x1292>
 800f436:	238c      	movs	r3, #140	; 0x8c
 800f438:	2248      	movs	r2, #72	; 0x48
 800f43a:	005b      	lsls	r3, r3, #1
 800f43c:	189b      	adds	r3, r3, r2
 800f43e:	19db      	adds	r3, r3, r7
 800f440:	429d      	cmp	r5, r3
 800f442:	d801      	bhi.n	800f448 <__ssvfscanf_r+0x11b4>
 800f444:	f7ff f823 	bl	800e48e <__ssvfscanf_r+0x1fa>
 800f448:	3d01      	subs	r5, #1
 800f44a:	7829      	ldrb	r1, [r5, #0]
 800f44c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f44e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f450:	f001 fe78 	bl	8011144 <_sungetc_r>
 800f454:	e7ef      	b.n	800f436 <__ssvfscanf_r+0x11a2>
 800f456:	2c00      	cmp	r4, #0
 800f458:	d10c      	bne.n	800f474 <__ssvfscanf_r+0x11e0>
 800f45a:	69f9      	ldr	r1, [r7, #28]
 800f45c:	2900      	cmp	r1, #0
 800f45e:	d1e4      	bne.n	800f42a <__ssvfscanf_r+0x1196>
 800f460:	21e0      	movs	r1, #224	; 0xe0
 800f462:	0030      	movs	r0, r6
 800f464:	00c9      	lsls	r1, r1, #3
 800f466:	4008      	ands	r0, r1
 800f468:	4288      	cmp	r0, r1
 800f46a:	d1e0      	bne.n	800f42e <__ssvfscanf_r+0x119a>
 800f46c:	4910      	ldr	r1, [pc, #64]	; (800f4b0 <__ssvfscanf_r+0x121c>)
 800f46e:	3401      	adds	r4, #1
 800f470:	400e      	ands	r6, r1
 800f472:	e785      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f474:	20fd      	movs	r0, #253	; 0xfd
 800f476:	1ee1      	subs	r1, r4, #3
 800f478:	4201      	tst	r1, r0
 800f47a:	d1d3      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f47c:	e7c1      	b.n	800f402 <__ssvfscanf_r+0x116e>
 800f47e:	0531      	lsls	r1, r6, #20
 800f480:	d503      	bpl.n	800f48a <__ssvfscanf_r+0x11f6>
 800f482:	6a39      	ldr	r1, [r7, #32]
 800f484:	1909      	adds	r1, r1, r4
 800f486:	2900      	cmp	r1, #0
 800f488:	d0c4      	beq.n	800f414 <__ssvfscanf_r+0x1180>
 800f48a:	2c02      	cmp	r4, #2
 800f48c:	d1ca      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f48e:	2403      	movs	r4, #3
 800f490:	e776      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f492:	2c06      	cmp	r4, #6
 800f494:	d1c6      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f496:	2407      	movs	r4, #7
 800f498:	e772      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f49a:	2c07      	cmp	r4, #7
 800f49c:	d1c2      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f49e:	2408      	movs	r4, #8
 800f4a0:	e76e      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f4a2:	46c0      	nop			; (mov r8, r8)
 800f4a4:	08010ced 	.word	0x08010ced
 800f4a8:	fffffe7f 	.word	0xfffffe7f
 800f4ac:	fffffeff 	.word	0xfffffeff
 800f4b0:	fffff87f 	.word	0xfffff87f
 800f4b4:	0531      	lsls	r1, r6, #20
 800f4b6:	d5b5      	bpl.n	800f424 <__ssvfscanf_r+0x1190>
 800f4b8:	21a0      	movs	r1, #160	; 0xa0
 800f4ba:	2080      	movs	r0, #128	; 0x80
 800f4bc:	00c9      	lsls	r1, r1, #3
 800f4be:	00c0      	lsls	r0, r0, #3
 800f4c0:	4031      	ands	r1, r6
 800f4c2:	4281      	cmp	r1, r0
 800f4c4:	d004      	beq.n	800f4d0 <__ssvfscanf_r+0x123c>
 800f4c6:	4206      	tst	r6, r0
 800f4c8:	d0ac      	beq.n	800f424 <__ssvfscanf_r+0x1190>
 800f4ca:	69f9      	ldr	r1, [r7, #28]
 800f4cc:	2900      	cmp	r1, #0
 800f4ce:	d0ae      	beq.n	800f42e <__ssvfscanf_r+0x119a>
 800f4d0:	2180      	movs	r1, #128	; 0x80
 800f4d2:	0089      	lsls	r1, r1, #2
 800f4d4:	420e      	tst	r6, r1
 800f4d6:	d104      	bne.n	800f4e2 <__ssvfscanf_r+0x124e>
 800f4d8:	69f9      	ldr	r1, [r7, #28]
 800f4da:	6938      	ldr	r0, [r7, #16]
 800f4dc:	607d      	str	r5, [r7, #4]
 800f4de:	1a09      	subs	r1, r1, r0
 800f4e0:	60b9      	str	r1, [r7, #8]
 800f4e2:	20c0      	movs	r0, #192	; 0xc0
 800f4e4:	4973      	ldr	r1, [pc, #460]	; (800f6b4 <__ssvfscanf_r+0x1420>)
 800f4e6:	0040      	lsls	r0, r0, #1
 800f4e8:	400e      	ands	r6, r1
 800f4ea:	4306      	orrs	r6, r0
 800f4ec:	e768      	b.n	800f3c0 <__ssvfscanf_r+0x112c>
 800f4ee:	0531      	lsls	r1, r6, #20
 800f4f0:	d5e2      	bpl.n	800f4b8 <__ssvfscanf_r+0x1224>
 800f4f2:	e74a      	b.n	800f38a <__ssvfscanf_r+0x10f6>
 800f4f4:	6839      	ldr	r1, [r7, #0]
 800f4f6:	7809      	ldrb	r1, [r1, #0]
 800f4f8:	4291      	cmp	r1, r2
 800f4fa:	d193      	bne.n	800f424 <__ssvfscanf_r+0x1190>
 800f4fc:	2180      	movs	r1, #128	; 0x80
 800f4fe:	0089      	lsls	r1, r1, #2
 800f500:	420e      	tst	r6, r1
 800f502:	d08f      	beq.n	800f424 <__ssvfscanf_r+0x1190>
 800f504:	496c      	ldr	r1, [pc, #432]	; (800f6b8 <__ssvfscanf_r+0x1424>)
 800f506:	400e      	ands	r6, r1
 800f508:	69f9      	ldr	r1, [r7, #28]
 800f50a:	6139      	str	r1, [r7, #16]
 800f50c:	e738      	b.n	800f380 <__ssvfscanf_r+0x10ec>
 800f50e:	2103      	movs	r1, #3
 800f510:	e76d      	b.n	800f3ee <__ssvfscanf_r+0x115a>
 800f512:	2102      	movs	r1, #2
 800f514:	e76b      	b.n	800f3ee <__ssvfscanf_r+0x115a>
 800f516:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f518:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f51a:	f001 fe4f 	bl	80111bc <__ssrefill_r>
 800f51e:	2800      	cmp	r0, #0
 800f520:	d100      	bne.n	800f524 <__ssvfscanf_r+0x1290>
 800f522:	e723      	b.n	800f36c <__ssvfscanf_r+0x10d8>
 800f524:	e77e      	b.n	800f424 <__ssvfscanf_r+0x1190>
 800f526:	1e63      	subs	r3, r4, #1
 800f528:	2b06      	cmp	r3, #6
 800f52a:	d825      	bhi.n	800f578 <__ssvfscanf_r+0x12e4>
 800f52c:	2c02      	cmp	r4, #2
 800f52e:	d837      	bhi.n	800f5a0 <__ssvfscanf_r+0x130c>
 800f530:	238c      	movs	r3, #140	; 0x8c
 800f532:	2248      	movs	r2, #72	; 0x48
 800f534:	005b      	lsls	r3, r3, #1
 800f536:	189b      	adds	r3, r3, r2
 800f538:	19db      	adds	r3, r3, r7
 800f53a:	429d      	cmp	r5, r3
 800f53c:	d801      	bhi.n	800f542 <__ssvfscanf_r+0x12ae>
 800f53e:	f7fe ffa6 	bl	800e48e <__ssvfscanf_r+0x1fa>
 800f542:	3d01      	subs	r5, #1
 800f544:	7829      	ldrb	r1, [r5, #0]
 800f546:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f548:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f54a:	f001 fdfb 	bl	8011144 <_sungetc_r>
 800f54e:	e7ef      	b.n	800f530 <__ssvfscanf_r+0x129c>
 800f550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f552:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f554:	3b01      	subs	r3, #1
 800f556:	7819      	ldrb	r1, [r3, #0]
 800f558:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f55a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f55c:	f001 fdf2 	bl	8011144 <_sungetc_r>
 800f560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f562:	6a3a      	ldr	r2, [r7, #32]
 800f564:	189b      	adds	r3, r3, r2
 800f566:	b2db      	uxtb	r3, r3
 800f568:	2b03      	cmp	r3, #3
 800f56a:	d8f1      	bhi.n	800f550 <__ssvfscanf_r+0x12bc>
 800f56c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f56e:	3c03      	subs	r4, #3
 800f570:	b2e4      	uxtb	r4, r4
 800f572:	1b1b      	subs	r3, r3, r4
 800f574:	1b2d      	subs	r5, r5, r4
 800f576:	63bb      	str	r3, [r7, #56]	; 0x38
 800f578:	05f3      	lsls	r3, r6, #23
 800f57a:	d52f      	bpl.n	800f5dc <__ssvfscanf_r+0x1348>
 800f57c:	0573      	lsls	r3, r6, #21
 800f57e:	d514      	bpl.n	800f5aa <__ssvfscanf_r+0x1316>
 800f580:	238c      	movs	r3, #140	; 0x8c
 800f582:	2248      	movs	r2, #72	; 0x48
 800f584:	005b      	lsls	r3, r3, #1
 800f586:	189b      	adds	r3, r3, r2
 800f588:	19db      	adds	r3, r3, r7
 800f58a:	429d      	cmp	r5, r3
 800f58c:	d801      	bhi.n	800f592 <__ssvfscanf_r+0x12fe>
 800f58e:	f7fe ff7e 	bl	800e48e <__ssvfscanf_r+0x1fa>
 800f592:	3d01      	subs	r5, #1
 800f594:	7829      	ldrb	r1, [r5, #0]
 800f596:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f598:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f59a:	f001 fdd3 	bl	8011144 <_sungetc_r>
 800f59e:	e7ef      	b.n	800f580 <__ssvfscanf_r+0x12ec>
 800f5a0:	1b63      	subs	r3, r4, r5
 800f5a2:	b2db      	uxtb	r3, r3
 800f5a4:	63fd      	str	r5, [r7, #60]	; 0x3c
 800f5a6:	623b      	str	r3, [r7, #32]
 800f5a8:	e7da      	b.n	800f560 <__ssvfscanf_r+0x12cc>
 800f5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5ac:	1e6c      	subs	r4, r5, #1
 800f5ae:	7821      	ldrb	r1, [r4, #0]
 800f5b0:	3b01      	subs	r3, #1
 800f5b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f5b4:	2965      	cmp	r1, #101	; 0x65
 800f5b6:	d00a      	beq.n	800f5ce <__ssvfscanf_r+0x133a>
 800f5b8:	2945      	cmp	r1, #69	; 0x45
 800f5ba:	d008      	beq.n	800f5ce <__ssvfscanf_r+0x133a>
 800f5bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f5be:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5c0:	f001 fdc0 	bl	8011144 <_sungetc_r>
 800f5c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5c6:	1eac      	subs	r4, r5, #2
 800f5c8:	3b02      	subs	r3, #2
 800f5ca:	7821      	ldrb	r1, [r4, #0]
 800f5cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f5ce:	0025      	movs	r5, r4
 800f5d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f5d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5d4:	f001 fdb6 	bl	8011144 <_sungetc_r>
 800f5d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5da:	63bb      	str	r3, [r7, #56]	; 0x38
 800f5dc:	2310      	movs	r3, #16
 800f5de:	0032      	movs	r2, r6
 800f5e0:	401a      	ands	r2, r3
 800f5e2:	421e      	tst	r6, r3
 800f5e4:	d001      	beq.n	800f5ea <__ssvfscanf_r+0x1356>
 800f5e6:	f7fe fe71 	bl	800e2cc <__ssvfscanf_r+0x38>
 800f5ea:	23c0      	movs	r3, #192	; 0xc0
 800f5ec:	2180      	movs	r1, #128	; 0x80
 800f5ee:	00db      	lsls	r3, r3, #3
 800f5f0:	702a      	strb	r2, [r5, #0]
 800f5f2:	4033      	ands	r3, r6
 800f5f4:	00c9      	lsls	r1, r1, #3
 800f5f6:	428b      	cmp	r3, r1
 800f5f8:	d11f      	bne.n	800f63a <__ssvfscanf_r+0x13a6>
 800f5fa:	693b      	ldr	r3, [r7, #16]
 800f5fc:	69fa      	ldr	r2, [r7, #28]
 800f5fe:	69f9      	ldr	r1, [r7, #28]
 800f600:	1a9a      	subs	r2, r3, r2
 800f602:	428b      	cmp	r3, r1
 800f604:	d125      	bne.n	800f652 <__ssvfscanf_r+0x13be>
 800f606:	238c      	movs	r3, #140	; 0x8c
 800f608:	2148      	movs	r1, #72	; 0x48
 800f60a:	005b      	lsls	r3, r3, #1
 800f60c:	185b      	adds	r3, r3, r1
 800f60e:	19d9      	adds	r1, r3, r7
 800f610:	2200      	movs	r2, #0
 800f612:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f614:	f7fb ffca 	bl	800b5ac <_strtod_r>
 800f618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f61a:	0004      	movs	r4, r0
 800f61c:	3304      	adds	r3, #4
 800f61e:	000d      	movs	r5, r1
 800f620:	623b      	str	r3, [r7, #32]
 800f622:	07f3      	lsls	r3, r6, #31
 800f624:	d523      	bpl.n	800f66e <__ssvfscanf_r+0x13da>
 800f626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	601c      	str	r4, [r3, #0]
 800f62c:	605d      	str	r5, [r3, #4]
 800f62e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f630:	3301      	adds	r3, #1
 800f632:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f634:	6a3b      	ldr	r3, [r7, #32]
 800f636:	f7fe ffa5 	bl	800e584 <__ssvfscanf_r+0x2f0>
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d0e2      	beq.n	800f606 <__ssvfscanf_r+0x1372>
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f644:	1c59      	adds	r1, r3, #1
 800f646:	230a      	movs	r3, #10
 800f648:	f7fc f84c 	bl	800b6e4 <_strtol_r>
 800f64c:	68bb      	ldr	r3, [r7, #8]
 800f64e:	687d      	ldr	r5, [r7, #4]
 800f650:	1ac2      	subs	r2, r0, r3
 800f652:	2148      	movs	r1, #72	; 0x48
 800f654:	4b19      	ldr	r3, [pc, #100]	; (800f6bc <__ssvfscanf_r+0x1428>)
 800f656:	185b      	adds	r3, r3, r1
 800f658:	19db      	adds	r3, r3, r7
 800f65a:	429d      	cmp	r5, r3
 800f65c:	d302      	bcc.n	800f664 <__ssvfscanf_r+0x13d0>
 800f65e:	4b18      	ldr	r3, [pc, #96]	; (800f6c0 <__ssvfscanf_r+0x142c>)
 800f660:	185b      	adds	r3, r3, r1
 800f662:	19dd      	adds	r5, r3, r7
 800f664:	0028      	movs	r0, r5
 800f666:	4917      	ldr	r1, [pc, #92]	; (800f6c4 <__ssvfscanf_r+0x1430>)
 800f668:	f7fc f944 	bl	800b8f4 <sprintf>
 800f66c:	e7cb      	b.n	800f606 <__ssvfscanf_r+0x1372>
 800f66e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f674:	07b6      	lsls	r6, r6, #30
 800f676:	d4d8      	bmi.n	800f62a <__ssvfscanf_r+0x1396>
 800f678:	0002      	movs	r2, r0
 800f67a:	000b      	movs	r3, r1
 800f67c:	f7f2 fe3a 	bl	80022f4 <__aeabi_dcmpun>
 800f680:	2800      	cmp	r0, #0
 800f682:	d005      	beq.n	800f690 <__ssvfscanf_r+0x13fc>
 800f684:	4810      	ldr	r0, [pc, #64]	; (800f6c8 <__ssvfscanf_r+0x1434>)
 800f686:	f7fc fabf 	bl	800bc08 <nanf>
 800f68a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f68c:	6018      	str	r0, [r3, #0]
 800f68e:	e7ce      	b.n	800f62e <__ssvfscanf_r+0x139a>
 800f690:	0020      	movs	r0, r4
 800f692:	0029      	movs	r1, r5
 800f694:	f7f2 fed8 	bl	8002448 <__aeabi_d2f>
 800f698:	e7f7      	b.n	800f68a <__ssvfscanf_r+0x13f6>
 800f69a:	00a3      	lsls	r3, r4, #2
 800f69c:	18ed      	adds	r5, r5, r3
 800f69e:	682b      	ldr	r3, [r5, #0]
 800f6a0:	3401      	adds	r4, #1
 800f6a2:	6818      	ldr	r0, [r3, #0]
 800f6a4:	f7fa ff32 	bl	800a50c <free>
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	682b      	ldr	r3, [r5, #0]
 800f6ac:	601a      	str	r2, [r3, #0]
 800f6ae:	f7fe ffc3 	bl	800e638 <__ssvfscanf_r+0x3a4>
 800f6b2:	46c0      	nop			; (mov r8, r8)
 800f6b4:	fffff07f 	.word	0xfffff07f
 800f6b8:	fffffd7f 	.word	0xfffffd7f
 800f6bc:	0000026b 	.word	0x0000026b
 800f6c0:	0000026a 	.word	0x0000026a
 800f6c4:	08014508 	.word	0x08014508
 800f6c8:	0801456b 	.word	0x0801456b

0800f6cc <_fclose_r>:
 800f6cc:	b570      	push	{r4, r5, r6, lr}
 800f6ce:	0005      	movs	r5, r0
 800f6d0:	1e0c      	subs	r4, r1, #0
 800f6d2:	d102      	bne.n	800f6da <_fclose_r+0xe>
 800f6d4:	2600      	movs	r6, #0
 800f6d6:	0030      	movs	r0, r6
 800f6d8:	bd70      	pop	{r4, r5, r6, pc}
 800f6da:	2800      	cmp	r0, #0
 800f6dc:	d004      	beq.n	800f6e8 <_fclose_r+0x1c>
 800f6de:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d101      	bne.n	800f6e8 <_fclose_r+0x1c>
 800f6e4:	f7fc f89e 	bl	800b824 <__sinit>
 800f6e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f6ea:	07db      	lsls	r3, r3, #31
 800f6ec:	d405      	bmi.n	800f6fa <_fclose_r+0x2e>
 800f6ee:	89a3      	ldrh	r3, [r4, #12]
 800f6f0:	059b      	lsls	r3, r3, #22
 800f6f2:	d402      	bmi.n	800f6fa <_fclose_r+0x2e>
 800f6f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f6f6:	f7fc fa6b 	bl	800bbd0 <__retarget_lock_acquire_recursive>
 800f6fa:	220c      	movs	r2, #12
 800f6fc:	5ea3      	ldrsh	r3, [r4, r2]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d109      	bne.n	800f716 <_fclose_r+0x4a>
 800f702:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f704:	3301      	adds	r3, #1
 800f706:	0016      	movs	r6, r2
 800f708:	401e      	ands	r6, r3
 800f70a:	421a      	tst	r2, r3
 800f70c:	d1e2      	bne.n	800f6d4 <_fclose_r+0x8>
 800f70e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f710:	f7fc fa5f 	bl	800bbd2 <__retarget_lock_release_recursive>
 800f714:	e7df      	b.n	800f6d6 <_fclose_r+0xa>
 800f716:	0021      	movs	r1, r4
 800f718:	0028      	movs	r0, r5
 800f71a:	f000 f837 	bl	800f78c <__sflush_r>
 800f71e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f720:	0006      	movs	r6, r0
 800f722:	2b00      	cmp	r3, #0
 800f724:	d006      	beq.n	800f734 <_fclose_r+0x68>
 800f726:	0028      	movs	r0, r5
 800f728:	69e1      	ldr	r1, [r4, #28]
 800f72a:	4798      	blx	r3
 800f72c:	2800      	cmp	r0, #0
 800f72e:	da01      	bge.n	800f734 <_fclose_r+0x68>
 800f730:	2601      	movs	r6, #1
 800f732:	4276      	negs	r6, r6
 800f734:	89a3      	ldrh	r3, [r4, #12]
 800f736:	061b      	lsls	r3, r3, #24
 800f738:	d503      	bpl.n	800f742 <_fclose_r+0x76>
 800f73a:	0028      	movs	r0, r5
 800f73c:	6921      	ldr	r1, [r4, #16]
 800f73e:	f7fc facf 	bl	800bce0 <_free_r>
 800f742:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f744:	2900      	cmp	r1, #0
 800f746:	d008      	beq.n	800f75a <_fclose_r+0x8e>
 800f748:	0023      	movs	r3, r4
 800f74a:	3340      	adds	r3, #64	; 0x40
 800f74c:	4299      	cmp	r1, r3
 800f74e:	d002      	beq.n	800f756 <_fclose_r+0x8a>
 800f750:	0028      	movs	r0, r5
 800f752:	f7fc fac5 	bl	800bce0 <_free_r>
 800f756:	2300      	movs	r3, #0
 800f758:	6323      	str	r3, [r4, #48]	; 0x30
 800f75a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f75c:	2900      	cmp	r1, #0
 800f75e:	d004      	beq.n	800f76a <_fclose_r+0x9e>
 800f760:	0028      	movs	r0, r5
 800f762:	f7fc fabd 	bl	800bce0 <_free_r>
 800f766:	2300      	movs	r3, #0
 800f768:	6463      	str	r3, [r4, #68]	; 0x44
 800f76a:	f7fc f84b 	bl	800b804 <__sfp_lock_acquire>
 800f76e:	2300      	movs	r3, #0
 800f770:	81a3      	strh	r3, [r4, #12]
 800f772:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f774:	07db      	lsls	r3, r3, #31
 800f776:	d402      	bmi.n	800f77e <_fclose_r+0xb2>
 800f778:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f77a:	f7fc fa2a 	bl	800bbd2 <__retarget_lock_release_recursive>
 800f77e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f780:	f7fc fa25 	bl	800bbce <__retarget_lock_close_recursive>
 800f784:	f7fc f846 	bl	800b814 <__sfp_lock_release>
 800f788:	e7a5      	b.n	800f6d6 <_fclose_r+0xa>
	...

0800f78c <__sflush_r>:
 800f78c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f78e:	230c      	movs	r3, #12
 800f790:	5eca      	ldrsh	r2, [r1, r3]
 800f792:	000c      	movs	r4, r1
 800f794:	0005      	movs	r5, r0
 800f796:	b291      	uxth	r1, r2
 800f798:	0713      	lsls	r3, r2, #28
 800f79a:	d464      	bmi.n	800f866 <__sflush_r+0xda>
 800f79c:	2380      	movs	r3, #128	; 0x80
 800f79e:	011b      	lsls	r3, r3, #4
 800f7a0:	4313      	orrs	r3, r2
 800f7a2:	6862      	ldr	r2, [r4, #4]
 800f7a4:	81a3      	strh	r3, [r4, #12]
 800f7a6:	2a00      	cmp	r2, #0
 800f7a8:	dc04      	bgt.n	800f7b4 <__sflush_r+0x28>
 800f7aa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f7ac:	2a00      	cmp	r2, #0
 800f7ae:	dc01      	bgt.n	800f7b4 <__sflush_r+0x28>
 800f7b0:	2000      	movs	r0, #0
 800f7b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f7b4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f7b6:	2f00      	cmp	r7, #0
 800f7b8:	d0fa      	beq.n	800f7b0 <__sflush_r+0x24>
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	2080      	movs	r0, #128	; 0x80
 800f7be:	682e      	ldr	r6, [r5, #0]
 800f7c0:	602a      	str	r2, [r5, #0]
 800f7c2:	001a      	movs	r2, r3
 800f7c4:	0140      	lsls	r0, r0, #5
 800f7c6:	69e1      	ldr	r1, [r4, #28]
 800f7c8:	4002      	ands	r2, r0
 800f7ca:	4203      	tst	r3, r0
 800f7cc:	d038      	beq.n	800f840 <__sflush_r+0xb4>
 800f7ce:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f7d0:	89a3      	ldrh	r3, [r4, #12]
 800f7d2:	075b      	lsls	r3, r3, #29
 800f7d4:	d506      	bpl.n	800f7e4 <__sflush_r+0x58>
 800f7d6:	6863      	ldr	r3, [r4, #4]
 800f7d8:	1ac0      	subs	r0, r0, r3
 800f7da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d001      	beq.n	800f7e4 <__sflush_r+0x58>
 800f7e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f7e2:	1ac0      	subs	r0, r0, r3
 800f7e4:	0002      	movs	r2, r0
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	0028      	movs	r0, r5
 800f7ea:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f7ec:	69e1      	ldr	r1, [r4, #28]
 800f7ee:	47b8      	blx	r7
 800f7f0:	89a2      	ldrh	r2, [r4, #12]
 800f7f2:	1c43      	adds	r3, r0, #1
 800f7f4:	d106      	bne.n	800f804 <__sflush_r+0x78>
 800f7f6:	6829      	ldr	r1, [r5, #0]
 800f7f8:	291d      	cmp	r1, #29
 800f7fa:	d830      	bhi.n	800f85e <__sflush_r+0xd2>
 800f7fc:	4b2c      	ldr	r3, [pc, #176]	; (800f8b0 <__sflush_r+0x124>)
 800f7fe:	410b      	asrs	r3, r1
 800f800:	07db      	lsls	r3, r3, #31
 800f802:	d42c      	bmi.n	800f85e <__sflush_r+0xd2>
 800f804:	4b2b      	ldr	r3, [pc, #172]	; (800f8b4 <__sflush_r+0x128>)
 800f806:	4013      	ands	r3, r2
 800f808:	2200      	movs	r2, #0
 800f80a:	6062      	str	r2, [r4, #4]
 800f80c:	6922      	ldr	r2, [r4, #16]
 800f80e:	b21b      	sxth	r3, r3
 800f810:	81a3      	strh	r3, [r4, #12]
 800f812:	6022      	str	r2, [r4, #0]
 800f814:	04db      	lsls	r3, r3, #19
 800f816:	d505      	bpl.n	800f824 <__sflush_r+0x98>
 800f818:	1c43      	adds	r3, r0, #1
 800f81a:	d102      	bne.n	800f822 <__sflush_r+0x96>
 800f81c:	682b      	ldr	r3, [r5, #0]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d100      	bne.n	800f824 <__sflush_r+0x98>
 800f822:	6520      	str	r0, [r4, #80]	; 0x50
 800f824:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f826:	602e      	str	r6, [r5, #0]
 800f828:	2900      	cmp	r1, #0
 800f82a:	d0c1      	beq.n	800f7b0 <__sflush_r+0x24>
 800f82c:	0023      	movs	r3, r4
 800f82e:	3340      	adds	r3, #64	; 0x40
 800f830:	4299      	cmp	r1, r3
 800f832:	d002      	beq.n	800f83a <__sflush_r+0xae>
 800f834:	0028      	movs	r0, r5
 800f836:	f7fc fa53 	bl	800bce0 <_free_r>
 800f83a:	2000      	movs	r0, #0
 800f83c:	6320      	str	r0, [r4, #48]	; 0x30
 800f83e:	e7b8      	b.n	800f7b2 <__sflush_r+0x26>
 800f840:	2301      	movs	r3, #1
 800f842:	0028      	movs	r0, r5
 800f844:	47b8      	blx	r7
 800f846:	1c43      	adds	r3, r0, #1
 800f848:	d1c2      	bne.n	800f7d0 <__sflush_r+0x44>
 800f84a:	682b      	ldr	r3, [r5, #0]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d0bf      	beq.n	800f7d0 <__sflush_r+0x44>
 800f850:	2b1d      	cmp	r3, #29
 800f852:	d001      	beq.n	800f858 <__sflush_r+0xcc>
 800f854:	2b16      	cmp	r3, #22
 800f856:	d101      	bne.n	800f85c <__sflush_r+0xd0>
 800f858:	602e      	str	r6, [r5, #0]
 800f85a:	e7a9      	b.n	800f7b0 <__sflush_r+0x24>
 800f85c:	89a2      	ldrh	r2, [r4, #12]
 800f85e:	2340      	movs	r3, #64	; 0x40
 800f860:	4313      	orrs	r3, r2
 800f862:	81a3      	strh	r3, [r4, #12]
 800f864:	e7a5      	b.n	800f7b2 <__sflush_r+0x26>
 800f866:	6926      	ldr	r6, [r4, #16]
 800f868:	2e00      	cmp	r6, #0
 800f86a:	d0a1      	beq.n	800f7b0 <__sflush_r+0x24>
 800f86c:	6827      	ldr	r7, [r4, #0]
 800f86e:	6026      	str	r6, [r4, #0]
 800f870:	1bbb      	subs	r3, r7, r6
 800f872:	9301      	str	r3, [sp, #4]
 800f874:	2300      	movs	r3, #0
 800f876:	0789      	lsls	r1, r1, #30
 800f878:	d100      	bne.n	800f87c <__sflush_r+0xf0>
 800f87a:	6963      	ldr	r3, [r4, #20]
 800f87c:	60a3      	str	r3, [r4, #8]
 800f87e:	9b01      	ldr	r3, [sp, #4]
 800f880:	2b00      	cmp	r3, #0
 800f882:	dc00      	bgt.n	800f886 <__sflush_r+0xfa>
 800f884:	e794      	b.n	800f7b0 <__sflush_r+0x24>
 800f886:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f888:	0032      	movs	r2, r6
 800f88a:	001f      	movs	r7, r3
 800f88c:	0028      	movs	r0, r5
 800f88e:	9b01      	ldr	r3, [sp, #4]
 800f890:	69e1      	ldr	r1, [r4, #28]
 800f892:	47b8      	blx	r7
 800f894:	2800      	cmp	r0, #0
 800f896:	dc06      	bgt.n	800f8a6 <__sflush_r+0x11a>
 800f898:	2340      	movs	r3, #64	; 0x40
 800f89a:	2001      	movs	r0, #1
 800f89c:	89a2      	ldrh	r2, [r4, #12]
 800f89e:	4240      	negs	r0, r0
 800f8a0:	4313      	orrs	r3, r2
 800f8a2:	81a3      	strh	r3, [r4, #12]
 800f8a4:	e785      	b.n	800f7b2 <__sflush_r+0x26>
 800f8a6:	9b01      	ldr	r3, [sp, #4]
 800f8a8:	1836      	adds	r6, r6, r0
 800f8aa:	1a1b      	subs	r3, r3, r0
 800f8ac:	9301      	str	r3, [sp, #4]
 800f8ae:	e7e6      	b.n	800f87e <__sflush_r+0xf2>
 800f8b0:	dfbffffe 	.word	0xdfbffffe
 800f8b4:	fffff7ff 	.word	0xfffff7ff

0800f8b8 <_fflush_r>:
 800f8b8:	b570      	push	{r4, r5, r6, lr}
 800f8ba:	0005      	movs	r5, r0
 800f8bc:	000c      	movs	r4, r1
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	d004      	beq.n	800f8cc <_fflush_r+0x14>
 800f8c2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d101      	bne.n	800f8cc <_fflush_r+0x14>
 800f8c8:	f7fb ffac 	bl	800b824 <__sinit>
 800f8cc:	220c      	movs	r2, #12
 800f8ce:	5ea3      	ldrsh	r3, [r4, r2]
 800f8d0:	1e1e      	subs	r6, r3, #0
 800f8d2:	d015      	beq.n	800f900 <_fflush_r+0x48>
 800f8d4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f8d6:	07d2      	lsls	r2, r2, #31
 800f8d8:	d404      	bmi.n	800f8e4 <_fflush_r+0x2c>
 800f8da:	059b      	lsls	r3, r3, #22
 800f8dc:	d402      	bmi.n	800f8e4 <_fflush_r+0x2c>
 800f8de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f8e0:	f7fc f976 	bl	800bbd0 <__retarget_lock_acquire_recursive>
 800f8e4:	0021      	movs	r1, r4
 800f8e6:	0028      	movs	r0, r5
 800f8e8:	f7ff ff50 	bl	800f78c <__sflush_r>
 800f8ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f8ee:	0006      	movs	r6, r0
 800f8f0:	07db      	lsls	r3, r3, #31
 800f8f2:	d405      	bmi.n	800f900 <_fflush_r+0x48>
 800f8f4:	89a3      	ldrh	r3, [r4, #12]
 800f8f6:	059b      	lsls	r3, r3, #22
 800f8f8:	d402      	bmi.n	800f900 <_fflush_r+0x48>
 800f8fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f8fc:	f7fc f969 	bl	800bbd2 <__retarget_lock_release_recursive>
 800f900:	0030      	movs	r0, r6
 800f902:	bd70      	pop	{r4, r5, r6, pc}

0800f904 <__sccl>:
 800f904:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f906:	780b      	ldrb	r3, [r1, #0]
 800f908:	0004      	movs	r4, r0
 800f90a:	2b5e      	cmp	r3, #94	; 0x5e
 800f90c:	d019      	beq.n	800f942 <__sccl+0x3e>
 800f90e:	2200      	movs	r2, #0
 800f910:	1c4d      	adds	r5, r1, #1
 800f912:	0021      	movs	r1, r4
 800f914:	1c60      	adds	r0, r4, #1
 800f916:	30ff      	adds	r0, #255	; 0xff
 800f918:	700a      	strb	r2, [r1, #0]
 800f91a:	3101      	adds	r1, #1
 800f91c:	4281      	cmp	r1, r0
 800f91e:	d1fb      	bne.n	800f918 <__sccl+0x14>
 800f920:	1e68      	subs	r0, r5, #1
 800f922:	2b00      	cmp	r3, #0
 800f924:	d00c      	beq.n	800f940 <__sccl+0x3c>
 800f926:	2101      	movs	r1, #1
 800f928:	262d      	movs	r6, #45	; 0x2d
 800f92a:	404a      	eors	r2, r1
 800f92c:	0028      	movs	r0, r5
 800f92e:	54e2      	strb	r2, [r4, r3]
 800f930:	7801      	ldrb	r1, [r0, #0]
 800f932:	1c45      	adds	r5, r0, #1
 800f934:	292d      	cmp	r1, #45	; 0x2d
 800f936:	d00c      	beq.n	800f952 <__sccl+0x4e>
 800f938:	295d      	cmp	r1, #93	; 0x5d
 800f93a:	d01d      	beq.n	800f978 <__sccl+0x74>
 800f93c:	2900      	cmp	r1, #0
 800f93e:	d104      	bne.n	800f94a <__sccl+0x46>
 800f940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f942:	2201      	movs	r2, #1
 800f944:	784b      	ldrb	r3, [r1, #1]
 800f946:	1c8d      	adds	r5, r1, #2
 800f948:	e7e3      	b.n	800f912 <__sccl+0xe>
 800f94a:	000b      	movs	r3, r1
 800f94c:	e7ee      	b.n	800f92c <__sccl+0x28>
 800f94e:	0033      	movs	r3, r6
 800f950:	e7ec      	b.n	800f92c <__sccl+0x28>
 800f952:	7841      	ldrb	r1, [r0, #1]
 800f954:	295d      	cmp	r1, #93	; 0x5d
 800f956:	d0fa      	beq.n	800f94e <__sccl+0x4a>
 800f958:	428b      	cmp	r3, r1
 800f95a:	dcf8      	bgt.n	800f94e <__sccl+0x4a>
 800f95c:	001d      	movs	r5, r3
 800f95e:	3002      	adds	r0, #2
 800f960:	3501      	adds	r5, #1
 800f962:	5562      	strb	r2, [r4, r5]
 800f964:	42a9      	cmp	r1, r5
 800f966:	dcfb      	bgt.n	800f960 <__sccl+0x5c>
 800f968:	2500      	movs	r5, #0
 800f96a:	1c5f      	adds	r7, r3, #1
 800f96c:	428b      	cmp	r3, r1
 800f96e:	da01      	bge.n	800f974 <__sccl+0x70>
 800f970:	1acd      	subs	r5, r1, r3
 800f972:	3d01      	subs	r5, #1
 800f974:	197b      	adds	r3, r7, r5
 800f976:	e7db      	b.n	800f930 <__sccl+0x2c>
 800f978:	0028      	movs	r0, r5
 800f97a:	e7e1      	b.n	800f940 <__sccl+0x3c>

0800f97c <_localeconv_r>:
 800f97c:	4800      	ldr	r0, [pc, #0]	; (800f980 <_localeconv_r+0x4>)
 800f97e:	4770      	bx	lr
 800f980:	20000534 	.word	0x20000534

0800f984 <__libc_fini_array>:
 800f984:	b570      	push	{r4, r5, r6, lr}
 800f986:	4c07      	ldr	r4, [pc, #28]	; (800f9a4 <__libc_fini_array+0x20>)
 800f988:	4d07      	ldr	r5, [pc, #28]	; (800f9a8 <__libc_fini_array+0x24>)
 800f98a:	1b64      	subs	r4, r4, r5
 800f98c:	10a4      	asrs	r4, r4, #2
 800f98e:	2c00      	cmp	r4, #0
 800f990:	d102      	bne.n	800f998 <__libc_fini_array+0x14>
 800f992:	f002 fdcd 	bl	8012530 <_fini>
 800f996:	bd70      	pop	{r4, r5, r6, pc}
 800f998:	3c01      	subs	r4, #1
 800f99a:	00a3      	lsls	r3, r4, #2
 800f99c:	58eb      	ldr	r3, [r5, r3]
 800f99e:	4798      	blx	r3
 800f9a0:	e7f5      	b.n	800f98e <__libc_fini_array+0xa>
 800f9a2:	46c0      	nop			; (mov r8, r8)
 800f9a4:	08014608 	.word	0x08014608
 800f9a8:	08014604 	.word	0x08014604

0800f9ac <memchr>:
 800f9ac:	b2c9      	uxtb	r1, r1
 800f9ae:	1882      	adds	r2, r0, r2
 800f9b0:	4290      	cmp	r0, r2
 800f9b2:	d101      	bne.n	800f9b8 <memchr+0xc>
 800f9b4:	2000      	movs	r0, #0
 800f9b6:	4770      	bx	lr
 800f9b8:	7803      	ldrb	r3, [r0, #0]
 800f9ba:	428b      	cmp	r3, r1
 800f9bc:	d0fb      	beq.n	800f9b6 <memchr+0xa>
 800f9be:	3001      	adds	r0, #1
 800f9c0:	e7f6      	b.n	800f9b0 <memchr+0x4>
	...

0800f9c4 <frexp>:
 800f9c4:	b570      	push	{r4, r5, r6, lr}
 800f9c6:	0014      	movs	r4, r2
 800f9c8:	2500      	movs	r5, #0
 800f9ca:	6025      	str	r5, [r4, #0]
 800f9cc:	4d10      	ldr	r5, [pc, #64]	; (800fa10 <frexp+0x4c>)
 800f9ce:	004b      	lsls	r3, r1, #1
 800f9d0:	000a      	movs	r2, r1
 800f9d2:	085b      	lsrs	r3, r3, #1
 800f9d4:	42ab      	cmp	r3, r5
 800f9d6:	dc1a      	bgt.n	800fa0e <frexp+0x4a>
 800f9d8:	001d      	movs	r5, r3
 800f9da:	4305      	orrs	r5, r0
 800f9dc:	d017      	beq.n	800fa0e <frexp+0x4a>
 800f9de:	4d0d      	ldr	r5, [pc, #52]	; (800fa14 <frexp+0x50>)
 800f9e0:	4229      	tst	r1, r5
 800f9e2:	d109      	bne.n	800f9f8 <frexp+0x34>
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	4b0c      	ldr	r3, [pc, #48]	; (800fa18 <frexp+0x54>)
 800f9e8:	f7f1 fe40 	bl	800166c <__aeabi_dmul>
 800f9ec:	2536      	movs	r5, #54	; 0x36
 800f9ee:	000a      	movs	r2, r1
 800f9f0:	004b      	lsls	r3, r1, #1
 800f9f2:	426d      	negs	r5, r5
 800f9f4:	085b      	lsrs	r3, r3, #1
 800f9f6:	6025      	str	r5, [r4, #0]
 800f9f8:	4d08      	ldr	r5, [pc, #32]	; (800fa1c <frexp+0x58>)
 800f9fa:	151b      	asrs	r3, r3, #20
 800f9fc:	195b      	adds	r3, r3, r5
 800f9fe:	6825      	ldr	r5, [r4, #0]
 800fa00:	18eb      	adds	r3, r5, r3
 800fa02:	6023      	str	r3, [r4, #0]
 800fa04:	4b06      	ldr	r3, [pc, #24]	; (800fa20 <frexp+0x5c>)
 800fa06:	401a      	ands	r2, r3
 800fa08:	4b06      	ldr	r3, [pc, #24]	; (800fa24 <frexp+0x60>)
 800fa0a:	4313      	orrs	r3, r2
 800fa0c:	0019      	movs	r1, r3
 800fa0e:	bd70      	pop	{r4, r5, r6, pc}
 800fa10:	7fefffff 	.word	0x7fefffff
 800fa14:	7ff00000 	.word	0x7ff00000
 800fa18:	43500000 	.word	0x43500000
 800fa1c:	fffffc02 	.word	0xfffffc02
 800fa20:	800fffff 	.word	0x800fffff
 800fa24:	3fe00000 	.word	0x3fe00000

0800fa28 <__register_exitproc>:
 800fa28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa2a:	4f1c      	ldr	r7, [pc, #112]	; (800fa9c <__register_exitproc+0x74>)
 800fa2c:	0004      	movs	r4, r0
 800fa2e:	6838      	ldr	r0, [r7, #0]
 800fa30:	0016      	movs	r6, r2
 800fa32:	9301      	str	r3, [sp, #4]
 800fa34:	9100      	str	r1, [sp, #0]
 800fa36:	f7fc f8cb 	bl	800bbd0 <__retarget_lock_acquire_recursive>
 800fa3a:	4a19      	ldr	r2, [pc, #100]	; (800faa0 <__register_exitproc+0x78>)
 800fa3c:	6813      	ldr	r3, [r2, #0]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d101      	bne.n	800fa46 <__register_exitproc+0x1e>
 800fa42:	4b18      	ldr	r3, [pc, #96]	; (800faa4 <__register_exitproc+0x7c>)
 800fa44:	6013      	str	r3, [r2, #0]
 800fa46:	685a      	ldr	r2, [r3, #4]
 800fa48:	6838      	ldr	r0, [r7, #0]
 800fa4a:	2a1f      	cmp	r2, #31
 800fa4c:	dd04      	ble.n	800fa58 <__register_exitproc+0x30>
 800fa4e:	f7fc f8c0 	bl	800bbd2 <__retarget_lock_release_recursive>
 800fa52:	2001      	movs	r0, #1
 800fa54:	4240      	negs	r0, r0
 800fa56:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fa58:	2c00      	cmp	r4, #0
 800fa5a:	d014      	beq.n	800fa86 <__register_exitproc+0x5e>
 800fa5c:	0091      	lsls	r1, r2, #2
 800fa5e:	1859      	adds	r1, r3, r1
 800fa60:	000f      	movs	r7, r1
 800fa62:	3788      	adds	r7, #136	; 0x88
 800fa64:	603e      	str	r6, [r7, #0]
 800fa66:	2701      	movs	r7, #1
 800fa68:	001e      	movs	r6, r3
 800fa6a:	4097      	lsls	r7, r2
 800fa6c:	3685      	adds	r6, #133	; 0x85
 800fa6e:	36ff      	adds	r6, #255	; 0xff
 800fa70:	6875      	ldr	r5, [r6, #4]
 800fa72:	31fc      	adds	r1, #252	; 0xfc
 800fa74:	433d      	orrs	r5, r7
 800fa76:	6075      	str	r5, [r6, #4]
 800fa78:	9d01      	ldr	r5, [sp, #4]
 800fa7a:	60cd      	str	r5, [r1, #12]
 800fa7c:	2c02      	cmp	r4, #2
 800fa7e:	d102      	bne.n	800fa86 <__register_exitproc+0x5e>
 800fa80:	68b1      	ldr	r1, [r6, #8]
 800fa82:	4339      	orrs	r1, r7
 800fa84:	60b1      	str	r1, [r6, #8]
 800fa86:	1c51      	adds	r1, r2, #1
 800fa88:	6059      	str	r1, [r3, #4]
 800fa8a:	3202      	adds	r2, #2
 800fa8c:	9900      	ldr	r1, [sp, #0]
 800fa8e:	0092      	lsls	r2, r2, #2
 800fa90:	50d1      	str	r1, [r2, r3]
 800fa92:	f7fc f89e 	bl	800bbd2 <__retarget_lock_release_recursive>
 800fa96:	2000      	movs	r0, #0
 800fa98:	e7dd      	b.n	800fa56 <__register_exitproc+0x2e>
 800fa9a:	46c0      	nop			; (mov r8, r8)
 800fa9c:	200006d4 	.word	0x200006d4
 800faa0:	20000d7c 	.word	0x20000d7c
 800faa4:	20000d80 	.word	0x20000d80

0800faa8 <__assert_func>:
 800faa8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800faaa:	0014      	movs	r4, r2
 800faac:	001a      	movs	r2, r3
 800faae:	4b09      	ldr	r3, [pc, #36]	; (800fad4 <__assert_func+0x2c>)
 800fab0:	0005      	movs	r5, r0
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	000e      	movs	r6, r1
 800fab6:	68d8      	ldr	r0, [r3, #12]
 800fab8:	4b07      	ldr	r3, [pc, #28]	; (800fad8 <__assert_func+0x30>)
 800faba:	2c00      	cmp	r4, #0
 800fabc:	d101      	bne.n	800fac2 <__assert_func+0x1a>
 800fabe:	4b07      	ldr	r3, [pc, #28]	; (800fadc <__assert_func+0x34>)
 800fac0:	001c      	movs	r4, r3
 800fac2:	4907      	ldr	r1, [pc, #28]	; (800fae0 <__assert_func+0x38>)
 800fac4:	9301      	str	r3, [sp, #4]
 800fac6:	9402      	str	r4, [sp, #8]
 800fac8:	002b      	movs	r3, r5
 800faca:	9600      	str	r6, [sp, #0]
 800facc:	f001 faa6 	bl	801101c <fiprintf>
 800fad0:	f002 fb8e 	bl	80121f0 <abort>
 800fad4:	200006d0 	.word	0x200006d0
 800fad8:	08014530 	.word	0x08014530
 800fadc:	0801456b 	.word	0x0801456b
 800fae0:	0801453d 	.word	0x0801453d

0800fae4 <_calloc_r>:
 800fae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fae6:	2400      	movs	r4, #0
 800fae8:	0c0b      	lsrs	r3, r1, #16
 800faea:	0c16      	lsrs	r6, r2, #16
 800faec:	42a3      	cmp	r3, r4
 800faee:	d133      	bne.n	800fb58 <_calloc_r+0x74>
 800faf0:	42a6      	cmp	r6, r4
 800faf2:	d121      	bne.n	800fb38 <_calloc_r+0x54>
 800faf4:	b28b      	uxth	r3, r1
 800faf6:	b291      	uxth	r1, r2
 800faf8:	4359      	muls	r1, r3
 800fafa:	f7fa fd11 	bl	800a520 <_malloc_r>
 800fafe:	1e05      	subs	r5, r0, #0
 800fb00:	d033      	beq.n	800fb6a <_calloc_r+0x86>
 800fb02:	0003      	movs	r3, r0
 800fb04:	3b08      	subs	r3, #8
 800fb06:	685a      	ldr	r2, [r3, #4]
 800fb08:	2303      	movs	r3, #3
 800fb0a:	439a      	bics	r2, r3
 800fb0c:	3a04      	subs	r2, #4
 800fb0e:	2a24      	cmp	r2, #36	; 0x24
 800fb10:	d832      	bhi.n	800fb78 <_calloc_r+0x94>
 800fb12:	0003      	movs	r3, r0
 800fb14:	2a13      	cmp	r2, #19
 800fb16:	d90a      	bls.n	800fb2e <_calloc_r+0x4a>
 800fb18:	6004      	str	r4, [r0, #0]
 800fb1a:	6044      	str	r4, [r0, #4]
 800fb1c:	3308      	adds	r3, #8
 800fb1e:	2a1b      	cmp	r2, #27
 800fb20:	d905      	bls.n	800fb2e <_calloc_r+0x4a>
 800fb22:	6084      	str	r4, [r0, #8]
 800fb24:	60c4      	str	r4, [r0, #12]
 800fb26:	2a24      	cmp	r2, #36	; 0x24
 800fb28:	d021      	beq.n	800fb6e <_calloc_r+0x8a>
 800fb2a:	0003      	movs	r3, r0
 800fb2c:	3310      	adds	r3, #16
 800fb2e:	2200      	movs	r2, #0
 800fb30:	601a      	str	r2, [r3, #0]
 800fb32:	605a      	str	r2, [r3, #4]
 800fb34:	609a      	str	r2, [r3, #8]
 800fb36:	e018      	b.n	800fb6a <_calloc_r+0x86>
 800fb38:	1c33      	adds	r3, r6, #0
 800fb3a:	1c0d      	adds	r5, r1, #0
 800fb3c:	b289      	uxth	r1, r1
 800fb3e:	b292      	uxth	r2, r2
 800fb40:	434a      	muls	r2, r1
 800fb42:	b2ad      	uxth	r5, r5
 800fb44:	b299      	uxth	r1, r3
 800fb46:	4369      	muls	r1, r5
 800fb48:	0c13      	lsrs	r3, r2, #16
 800fb4a:	18c9      	adds	r1, r1, r3
 800fb4c:	0c0b      	lsrs	r3, r1, #16
 800fb4e:	d107      	bne.n	800fb60 <_calloc_r+0x7c>
 800fb50:	0409      	lsls	r1, r1, #16
 800fb52:	b292      	uxth	r2, r2
 800fb54:	4311      	orrs	r1, r2
 800fb56:	e7d0      	b.n	800fafa <_calloc_r+0x16>
 800fb58:	2e00      	cmp	r6, #0
 800fb5a:	d101      	bne.n	800fb60 <_calloc_r+0x7c>
 800fb5c:	1c15      	adds	r5, r2, #0
 800fb5e:	e7ed      	b.n	800fb3c <_calloc_r+0x58>
 800fb60:	f7fc f80a 	bl	800bb78 <__errno>
 800fb64:	230c      	movs	r3, #12
 800fb66:	2500      	movs	r5, #0
 800fb68:	6003      	str	r3, [r0, #0]
 800fb6a:	0028      	movs	r0, r5
 800fb6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb6e:	0003      	movs	r3, r0
 800fb70:	6104      	str	r4, [r0, #16]
 800fb72:	3318      	adds	r3, #24
 800fb74:	6144      	str	r4, [r0, #20]
 800fb76:	e7da      	b.n	800fb2e <_calloc_r+0x4a>
 800fb78:	2100      	movs	r1, #0
 800fb7a:	f7fb ff51 	bl	800ba20 <memset>
 800fb7e:	e7f4      	b.n	800fb6a <_calloc_r+0x86>

0800fb80 <quorem>:
 800fb80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb82:	6902      	ldr	r2, [r0, #16]
 800fb84:	690b      	ldr	r3, [r1, #16]
 800fb86:	b089      	sub	sp, #36	; 0x24
 800fb88:	0007      	movs	r7, r0
 800fb8a:	9104      	str	r1, [sp, #16]
 800fb8c:	2000      	movs	r0, #0
 800fb8e:	429a      	cmp	r2, r3
 800fb90:	db69      	blt.n	800fc66 <quorem+0xe6>
 800fb92:	3b01      	subs	r3, #1
 800fb94:	009c      	lsls	r4, r3, #2
 800fb96:	9301      	str	r3, [sp, #4]
 800fb98:	000b      	movs	r3, r1
 800fb9a:	3314      	adds	r3, #20
 800fb9c:	9306      	str	r3, [sp, #24]
 800fb9e:	191b      	adds	r3, r3, r4
 800fba0:	9305      	str	r3, [sp, #20]
 800fba2:	003b      	movs	r3, r7
 800fba4:	3314      	adds	r3, #20
 800fba6:	9303      	str	r3, [sp, #12]
 800fba8:	191c      	adds	r4, r3, r4
 800fbaa:	9b05      	ldr	r3, [sp, #20]
 800fbac:	6826      	ldr	r6, [r4, #0]
 800fbae:	681d      	ldr	r5, [r3, #0]
 800fbb0:	0030      	movs	r0, r6
 800fbb2:	3501      	adds	r5, #1
 800fbb4:	0029      	movs	r1, r5
 800fbb6:	f7f0 fac1 	bl	800013c <__udivsi3>
 800fbba:	9002      	str	r0, [sp, #8]
 800fbbc:	42ae      	cmp	r6, r5
 800fbbe:	d329      	bcc.n	800fc14 <quorem+0x94>
 800fbc0:	9b06      	ldr	r3, [sp, #24]
 800fbc2:	2600      	movs	r6, #0
 800fbc4:	469c      	mov	ip, r3
 800fbc6:	9d03      	ldr	r5, [sp, #12]
 800fbc8:	9606      	str	r6, [sp, #24]
 800fbca:	4662      	mov	r2, ip
 800fbcc:	ca08      	ldmia	r2!, {r3}
 800fbce:	6828      	ldr	r0, [r5, #0]
 800fbd0:	4694      	mov	ip, r2
 800fbd2:	9a02      	ldr	r2, [sp, #8]
 800fbd4:	b299      	uxth	r1, r3
 800fbd6:	4351      	muls	r1, r2
 800fbd8:	0c1b      	lsrs	r3, r3, #16
 800fbda:	4353      	muls	r3, r2
 800fbdc:	1989      	adds	r1, r1, r6
 800fbde:	0c0a      	lsrs	r2, r1, #16
 800fbe0:	189b      	adds	r3, r3, r2
 800fbe2:	9307      	str	r3, [sp, #28]
 800fbe4:	0c1e      	lsrs	r6, r3, #16
 800fbe6:	9b06      	ldr	r3, [sp, #24]
 800fbe8:	b282      	uxth	r2, r0
 800fbea:	18d2      	adds	r2, r2, r3
 800fbec:	466b      	mov	r3, sp
 800fbee:	b289      	uxth	r1, r1
 800fbf0:	8b9b      	ldrh	r3, [r3, #28]
 800fbf2:	1a52      	subs	r2, r2, r1
 800fbf4:	0c01      	lsrs	r1, r0, #16
 800fbf6:	1ac9      	subs	r1, r1, r3
 800fbf8:	1413      	asrs	r3, r2, #16
 800fbfa:	18cb      	adds	r3, r1, r3
 800fbfc:	1419      	asrs	r1, r3, #16
 800fbfe:	b292      	uxth	r2, r2
 800fc00:	041b      	lsls	r3, r3, #16
 800fc02:	4313      	orrs	r3, r2
 800fc04:	c508      	stmia	r5!, {r3}
 800fc06:	9b05      	ldr	r3, [sp, #20]
 800fc08:	9106      	str	r1, [sp, #24]
 800fc0a:	4563      	cmp	r3, ip
 800fc0c:	d2dd      	bcs.n	800fbca <quorem+0x4a>
 800fc0e:	6823      	ldr	r3, [r4, #0]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d030      	beq.n	800fc76 <quorem+0xf6>
 800fc14:	0038      	movs	r0, r7
 800fc16:	9904      	ldr	r1, [sp, #16]
 800fc18:	f7fc ff04 	bl	800ca24 <__mcmp>
 800fc1c:	2800      	cmp	r0, #0
 800fc1e:	db21      	blt.n	800fc64 <quorem+0xe4>
 800fc20:	0038      	movs	r0, r7
 800fc22:	2600      	movs	r6, #0
 800fc24:	9b02      	ldr	r3, [sp, #8]
 800fc26:	9c04      	ldr	r4, [sp, #16]
 800fc28:	3301      	adds	r3, #1
 800fc2a:	9302      	str	r3, [sp, #8]
 800fc2c:	3014      	adds	r0, #20
 800fc2e:	3414      	adds	r4, #20
 800fc30:	6803      	ldr	r3, [r0, #0]
 800fc32:	cc02      	ldmia	r4!, {r1}
 800fc34:	b29d      	uxth	r5, r3
 800fc36:	19ad      	adds	r5, r5, r6
 800fc38:	b28a      	uxth	r2, r1
 800fc3a:	1aaa      	subs	r2, r5, r2
 800fc3c:	0c09      	lsrs	r1, r1, #16
 800fc3e:	0c1b      	lsrs	r3, r3, #16
 800fc40:	1a5b      	subs	r3, r3, r1
 800fc42:	1411      	asrs	r1, r2, #16
 800fc44:	185b      	adds	r3, r3, r1
 800fc46:	141e      	asrs	r6, r3, #16
 800fc48:	b292      	uxth	r2, r2
 800fc4a:	041b      	lsls	r3, r3, #16
 800fc4c:	4313      	orrs	r3, r2
 800fc4e:	c008      	stmia	r0!, {r3}
 800fc50:	9b05      	ldr	r3, [sp, #20]
 800fc52:	42a3      	cmp	r3, r4
 800fc54:	d2ec      	bcs.n	800fc30 <quorem+0xb0>
 800fc56:	9b01      	ldr	r3, [sp, #4]
 800fc58:	9a03      	ldr	r2, [sp, #12]
 800fc5a:	009b      	lsls	r3, r3, #2
 800fc5c:	18d3      	adds	r3, r2, r3
 800fc5e:	681a      	ldr	r2, [r3, #0]
 800fc60:	2a00      	cmp	r2, #0
 800fc62:	d015      	beq.n	800fc90 <quorem+0x110>
 800fc64:	9802      	ldr	r0, [sp, #8]
 800fc66:	b009      	add	sp, #36	; 0x24
 800fc68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc6a:	6823      	ldr	r3, [r4, #0]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d106      	bne.n	800fc7e <quorem+0xfe>
 800fc70:	9b01      	ldr	r3, [sp, #4]
 800fc72:	3b01      	subs	r3, #1
 800fc74:	9301      	str	r3, [sp, #4]
 800fc76:	9b03      	ldr	r3, [sp, #12]
 800fc78:	3c04      	subs	r4, #4
 800fc7a:	42a3      	cmp	r3, r4
 800fc7c:	d3f5      	bcc.n	800fc6a <quorem+0xea>
 800fc7e:	9b01      	ldr	r3, [sp, #4]
 800fc80:	613b      	str	r3, [r7, #16]
 800fc82:	e7c7      	b.n	800fc14 <quorem+0x94>
 800fc84:	681a      	ldr	r2, [r3, #0]
 800fc86:	2a00      	cmp	r2, #0
 800fc88:	d106      	bne.n	800fc98 <quorem+0x118>
 800fc8a:	9a01      	ldr	r2, [sp, #4]
 800fc8c:	3a01      	subs	r2, #1
 800fc8e:	9201      	str	r2, [sp, #4]
 800fc90:	9a03      	ldr	r2, [sp, #12]
 800fc92:	3b04      	subs	r3, #4
 800fc94:	429a      	cmp	r2, r3
 800fc96:	d3f5      	bcc.n	800fc84 <quorem+0x104>
 800fc98:	9b01      	ldr	r3, [sp, #4]
 800fc9a:	613b      	str	r3, [r7, #16]
 800fc9c:	e7e2      	b.n	800fc64 <quorem+0xe4>
	...

0800fca0 <_dtoa_r>:
 800fca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fca2:	0014      	movs	r4, r2
 800fca4:	001d      	movs	r5, r3
 800fca6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800fca8:	b09d      	sub	sp, #116	; 0x74
 800fcaa:	9408      	str	r4, [sp, #32]
 800fcac:	9509      	str	r5, [sp, #36]	; 0x24
 800fcae:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800fcb0:	9004      	str	r0, [sp, #16]
 800fcb2:	2900      	cmp	r1, #0
 800fcb4:	d009      	beq.n	800fcca <_dtoa_r+0x2a>
 800fcb6:	2301      	movs	r3, #1
 800fcb8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800fcba:	4093      	lsls	r3, r2
 800fcbc:	604a      	str	r2, [r1, #4]
 800fcbe:	608b      	str	r3, [r1, #8]
 800fcc0:	f7fc fc56 	bl	800c570 <_Bfree>
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	9a04      	ldr	r2, [sp, #16]
 800fcc8:	6393      	str	r3, [r2, #56]	; 0x38
 800fcca:	2d00      	cmp	r5, #0
 800fccc:	da1e      	bge.n	800fd0c <_dtoa_r+0x6c>
 800fcce:	2301      	movs	r3, #1
 800fcd0:	6033      	str	r3, [r6, #0]
 800fcd2:	006b      	lsls	r3, r5, #1
 800fcd4:	085b      	lsrs	r3, r3, #1
 800fcd6:	9309      	str	r3, [sp, #36]	; 0x24
 800fcd8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fcda:	4bb5      	ldr	r3, [pc, #724]	; (800ffb0 <_dtoa_r+0x310>)
 800fcdc:	4ab4      	ldr	r2, [pc, #720]	; (800ffb0 <_dtoa_r+0x310>)
 800fcde:	403b      	ands	r3, r7
 800fce0:	4293      	cmp	r3, r2
 800fce2:	d116      	bne.n	800fd12 <_dtoa_r+0x72>
 800fce4:	4bb3      	ldr	r3, [pc, #716]	; (800ffb4 <_dtoa_r+0x314>)
 800fce6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fce8:	6013      	str	r3, [r2, #0]
 800fcea:	033b      	lsls	r3, r7, #12
 800fcec:	0b1b      	lsrs	r3, r3, #12
 800fcee:	4323      	orrs	r3, r4
 800fcf0:	d101      	bne.n	800fcf6 <_dtoa_r+0x56>
 800fcf2:	f000 fdb2 	bl	801085a <_dtoa_r+0xbba>
 800fcf6:	4bb0      	ldr	r3, [pc, #704]	; (800ffb8 <_dtoa_r+0x318>)
 800fcf8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fcfa:	9306      	str	r3, [sp, #24]
 800fcfc:	2a00      	cmp	r2, #0
 800fcfe:	d002      	beq.n	800fd06 <_dtoa_r+0x66>
 800fd00:	4bae      	ldr	r3, [pc, #696]	; (800ffbc <_dtoa_r+0x31c>)
 800fd02:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fd04:	6013      	str	r3, [r2, #0]
 800fd06:	9806      	ldr	r0, [sp, #24]
 800fd08:	b01d      	add	sp, #116	; 0x74
 800fd0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	6033      	str	r3, [r6, #0]
 800fd10:	e7e2      	b.n	800fcd8 <_dtoa_r+0x38>
 800fd12:	9a08      	ldr	r2, [sp, #32]
 800fd14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd16:	9210      	str	r2, [sp, #64]	; 0x40
 800fd18:	9311      	str	r3, [sp, #68]	; 0x44
 800fd1a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fd1c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fd1e:	2200      	movs	r2, #0
 800fd20:	2300      	movs	r3, #0
 800fd22:	f7f0 fb91 	bl	8000448 <__aeabi_dcmpeq>
 800fd26:	1e06      	subs	r6, r0, #0
 800fd28:	d009      	beq.n	800fd3e <_dtoa_r+0x9e>
 800fd2a:	2301      	movs	r3, #1
 800fd2c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fd2e:	6013      	str	r3, [r2, #0]
 800fd30:	4ba3      	ldr	r3, [pc, #652]	; (800ffc0 <_dtoa_r+0x320>)
 800fd32:	9306      	str	r3, [sp, #24]
 800fd34:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d0e5      	beq.n	800fd06 <_dtoa_r+0x66>
 800fd3a:	4ba2      	ldr	r3, [pc, #648]	; (800ffc4 <_dtoa_r+0x324>)
 800fd3c:	e7e1      	b.n	800fd02 <_dtoa_r+0x62>
 800fd3e:	ab1a      	add	r3, sp, #104	; 0x68
 800fd40:	9301      	str	r3, [sp, #4]
 800fd42:	ab1b      	add	r3, sp, #108	; 0x6c
 800fd44:	9300      	str	r3, [sp, #0]
 800fd46:	9804      	ldr	r0, [sp, #16]
 800fd48:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fd4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd4c:	f7fc ff86 	bl	800cc5c <__d2b>
 800fd50:	007a      	lsls	r2, r7, #1
 800fd52:	9005      	str	r0, [sp, #20]
 800fd54:	0d52      	lsrs	r2, r2, #21
 800fd56:	d100      	bne.n	800fd5a <_dtoa_r+0xba>
 800fd58:	e07b      	b.n	800fe52 <_dtoa_r+0x1b2>
 800fd5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd5c:	9617      	str	r6, [sp, #92]	; 0x5c
 800fd5e:	0319      	lsls	r1, r3, #12
 800fd60:	4b99      	ldr	r3, [pc, #612]	; (800ffc8 <_dtoa_r+0x328>)
 800fd62:	0b09      	lsrs	r1, r1, #12
 800fd64:	430b      	orrs	r3, r1
 800fd66:	4999      	ldr	r1, [pc, #612]	; (800ffcc <_dtoa_r+0x32c>)
 800fd68:	1857      	adds	r7, r2, r1
 800fd6a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fd6c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fd6e:	0019      	movs	r1, r3
 800fd70:	2200      	movs	r2, #0
 800fd72:	4b97      	ldr	r3, [pc, #604]	; (800ffd0 <_dtoa_r+0x330>)
 800fd74:	f7f1 ff3c 	bl	8001bf0 <__aeabi_dsub>
 800fd78:	4a96      	ldr	r2, [pc, #600]	; (800ffd4 <_dtoa_r+0x334>)
 800fd7a:	4b97      	ldr	r3, [pc, #604]	; (800ffd8 <_dtoa_r+0x338>)
 800fd7c:	f7f1 fc76 	bl	800166c <__aeabi_dmul>
 800fd80:	4a96      	ldr	r2, [pc, #600]	; (800ffdc <_dtoa_r+0x33c>)
 800fd82:	4b97      	ldr	r3, [pc, #604]	; (800ffe0 <_dtoa_r+0x340>)
 800fd84:	f7f0 fd18 	bl	80007b8 <__aeabi_dadd>
 800fd88:	0004      	movs	r4, r0
 800fd8a:	0038      	movs	r0, r7
 800fd8c:	000d      	movs	r5, r1
 800fd8e:	f7f2 fb05 	bl	800239c <__aeabi_i2d>
 800fd92:	4a94      	ldr	r2, [pc, #592]	; (800ffe4 <_dtoa_r+0x344>)
 800fd94:	4b94      	ldr	r3, [pc, #592]	; (800ffe8 <_dtoa_r+0x348>)
 800fd96:	f7f1 fc69 	bl	800166c <__aeabi_dmul>
 800fd9a:	0002      	movs	r2, r0
 800fd9c:	000b      	movs	r3, r1
 800fd9e:	0020      	movs	r0, r4
 800fda0:	0029      	movs	r1, r5
 800fda2:	f7f0 fd09 	bl	80007b8 <__aeabi_dadd>
 800fda6:	0004      	movs	r4, r0
 800fda8:	000d      	movs	r5, r1
 800fdaa:	f7f2 fac1 	bl	8002330 <__aeabi_d2iz>
 800fdae:	2200      	movs	r2, #0
 800fdb0:	9003      	str	r0, [sp, #12]
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	0020      	movs	r0, r4
 800fdb6:	0029      	movs	r1, r5
 800fdb8:	f7f0 fb4c 	bl	8000454 <__aeabi_dcmplt>
 800fdbc:	2800      	cmp	r0, #0
 800fdbe:	d00b      	beq.n	800fdd8 <_dtoa_r+0x138>
 800fdc0:	9803      	ldr	r0, [sp, #12]
 800fdc2:	f7f2 faeb 	bl	800239c <__aeabi_i2d>
 800fdc6:	002b      	movs	r3, r5
 800fdc8:	0022      	movs	r2, r4
 800fdca:	f7f0 fb3d 	bl	8000448 <__aeabi_dcmpeq>
 800fdce:	4243      	negs	r3, r0
 800fdd0:	4158      	adcs	r0, r3
 800fdd2:	9b03      	ldr	r3, [sp, #12]
 800fdd4:	1a1b      	subs	r3, r3, r0
 800fdd6:	9303      	str	r3, [sp, #12]
 800fdd8:	2301      	movs	r3, #1
 800fdda:	9316      	str	r3, [sp, #88]	; 0x58
 800fddc:	9b03      	ldr	r3, [sp, #12]
 800fdde:	2b16      	cmp	r3, #22
 800fde0:	d810      	bhi.n	800fe04 <_dtoa_r+0x164>
 800fde2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fde4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fde6:	9a03      	ldr	r2, [sp, #12]
 800fde8:	4b80      	ldr	r3, [pc, #512]	; (800ffec <_dtoa_r+0x34c>)
 800fdea:	00d2      	lsls	r2, r2, #3
 800fdec:	189b      	adds	r3, r3, r2
 800fdee:	681a      	ldr	r2, [r3, #0]
 800fdf0:	685b      	ldr	r3, [r3, #4]
 800fdf2:	f7f0 fb2f 	bl	8000454 <__aeabi_dcmplt>
 800fdf6:	2800      	cmp	r0, #0
 800fdf8:	d047      	beq.n	800fe8a <_dtoa_r+0x1ea>
 800fdfa:	9b03      	ldr	r3, [sp, #12]
 800fdfc:	3b01      	subs	r3, #1
 800fdfe:	9303      	str	r3, [sp, #12]
 800fe00:	2300      	movs	r3, #0
 800fe02:	9316      	str	r3, [sp, #88]	; 0x58
 800fe04:	2200      	movs	r2, #0
 800fe06:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fe08:	920a      	str	r2, [sp, #40]	; 0x28
 800fe0a:	1bdb      	subs	r3, r3, r7
 800fe0c:	1e5a      	subs	r2, r3, #1
 800fe0e:	d53e      	bpl.n	800fe8e <_dtoa_r+0x1ee>
 800fe10:	2201      	movs	r2, #1
 800fe12:	1ad3      	subs	r3, r2, r3
 800fe14:	930a      	str	r3, [sp, #40]	; 0x28
 800fe16:	2300      	movs	r3, #0
 800fe18:	930c      	str	r3, [sp, #48]	; 0x30
 800fe1a:	9b03      	ldr	r3, [sp, #12]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	db38      	blt.n	800fe92 <_dtoa_r+0x1f2>
 800fe20:	9a03      	ldr	r2, [sp, #12]
 800fe22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe24:	4694      	mov	ip, r2
 800fe26:	4463      	add	r3, ip
 800fe28:	930c      	str	r3, [sp, #48]	; 0x30
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	9213      	str	r2, [sp, #76]	; 0x4c
 800fe2e:	930d      	str	r3, [sp, #52]	; 0x34
 800fe30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe32:	2401      	movs	r4, #1
 800fe34:	2b09      	cmp	r3, #9
 800fe36:	d867      	bhi.n	800ff08 <_dtoa_r+0x268>
 800fe38:	2b05      	cmp	r3, #5
 800fe3a:	dd02      	ble.n	800fe42 <_dtoa_r+0x1a2>
 800fe3c:	2400      	movs	r4, #0
 800fe3e:	3b04      	subs	r3, #4
 800fe40:	9322      	str	r3, [sp, #136]	; 0x88
 800fe42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe44:	1e98      	subs	r0, r3, #2
 800fe46:	2803      	cmp	r0, #3
 800fe48:	d867      	bhi.n	800ff1a <_dtoa_r+0x27a>
 800fe4a:	f7f0 f963 	bl	8000114 <__gnu_thumb1_case_uqi>
 800fe4e:	3a2b      	.short	0x3a2b
 800fe50:	5b38      	.short	0x5b38
 800fe52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fe54:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800fe56:	18f6      	adds	r6, r6, r3
 800fe58:	4b65      	ldr	r3, [pc, #404]	; (800fff0 <_dtoa_r+0x350>)
 800fe5a:	18f2      	adds	r2, r6, r3
 800fe5c:	2a20      	cmp	r2, #32
 800fe5e:	dd0f      	ble.n	800fe80 <_dtoa_r+0x1e0>
 800fe60:	2340      	movs	r3, #64	; 0x40
 800fe62:	1a9b      	subs	r3, r3, r2
 800fe64:	409f      	lsls	r7, r3
 800fe66:	4b63      	ldr	r3, [pc, #396]	; (800fff4 <_dtoa_r+0x354>)
 800fe68:	0038      	movs	r0, r7
 800fe6a:	18f3      	adds	r3, r6, r3
 800fe6c:	40dc      	lsrs	r4, r3
 800fe6e:	4320      	orrs	r0, r4
 800fe70:	f7f2 fac4 	bl	80023fc <__aeabi_ui2d>
 800fe74:	2201      	movs	r2, #1
 800fe76:	4b60      	ldr	r3, [pc, #384]	; (800fff8 <_dtoa_r+0x358>)
 800fe78:	1e77      	subs	r7, r6, #1
 800fe7a:	18cb      	adds	r3, r1, r3
 800fe7c:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe7e:	e776      	b.n	800fd6e <_dtoa_r+0xce>
 800fe80:	2320      	movs	r3, #32
 800fe82:	0020      	movs	r0, r4
 800fe84:	1a9b      	subs	r3, r3, r2
 800fe86:	4098      	lsls	r0, r3
 800fe88:	e7f2      	b.n	800fe70 <_dtoa_r+0x1d0>
 800fe8a:	9016      	str	r0, [sp, #88]	; 0x58
 800fe8c:	e7ba      	b.n	800fe04 <_dtoa_r+0x164>
 800fe8e:	920c      	str	r2, [sp, #48]	; 0x30
 800fe90:	e7c3      	b.n	800fe1a <_dtoa_r+0x17a>
 800fe92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe94:	9a03      	ldr	r2, [sp, #12]
 800fe96:	1a9b      	subs	r3, r3, r2
 800fe98:	930a      	str	r3, [sp, #40]	; 0x28
 800fe9a:	4253      	negs	r3, r2
 800fe9c:	930d      	str	r3, [sp, #52]	; 0x34
 800fe9e:	2300      	movs	r3, #0
 800fea0:	9313      	str	r3, [sp, #76]	; 0x4c
 800fea2:	e7c5      	b.n	800fe30 <_dtoa_r+0x190>
 800fea4:	2300      	movs	r3, #0
 800fea6:	930f      	str	r3, [sp, #60]	; 0x3c
 800fea8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800feaa:	930b      	str	r3, [sp, #44]	; 0x2c
 800feac:	9307      	str	r3, [sp, #28]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	dc13      	bgt.n	800feda <_dtoa_r+0x23a>
 800feb2:	2301      	movs	r3, #1
 800feb4:	001a      	movs	r2, r3
 800feb6:	930b      	str	r3, [sp, #44]	; 0x2c
 800feb8:	9307      	str	r3, [sp, #28]
 800feba:	9223      	str	r2, [sp, #140]	; 0x8c
 800febc:	e00d      	b.n	800feda <_dtoa_r+0x23a>
 800febe:	2301      	movs	r3, #1
 800fec0:	e7f1      	b.n	800fea6 <_dtoa_r+0x206>
 800fec2:	2300      	movs	r3, #0
 800fec4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fec6:	930f      	str	r3, [sp, #60]	; 0x3c
 800fec8:	4694      	mov	ip, r2
 800feca:	9b03      	ldr	r3, [sp, #12]
 800fecc:	4463      	add	r3, ip
 800fece:	930b      	str	r3, [sp, #44]	; 0x2c
 800fed0:	3301      	adds	r3, #1
 800fed2:	9307      	str	r3, [sp, #28]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	dc00      	bgt.n	800feda <_dtoa_r+0x23a>
 800fed8:	2301      	movs	r3, #1
 800feda:	2100      	movs	r1, #0
 800fedc:	2204      	movs	r2, #4
 800fede:	0010      	movs	r0, r2
 800fee0:	3014      	adds	r0, #20
 800fee2:	4298      	cmp	r0, r3
 800fee4:	d91d      	bls.n	800ff22 <_dtoa_r+0x282>
 800fee6:	9b04      	ldr	r3, [sp, #16]
 800fee8:	0018      	movs	r0, r3
 800feea:	63d9      	str	r1, [r3, #60]	; 0x3c
 800feec:	f7fc fb18 	bl	800c520 <_Balloc>
 800fef0:	9006      	str	r0, [sp, #24]
 800fef2:	2800      	cmp	r0, #0
 800fef4:	d118      	bne.n	800ff28 <_dtoa_r+0x288>
 800fef6:	21b0      	movs	r1, #176	; 0xb0
 800fef8:	4b40      	ldr	r3, [pc, #256]	; (800fffc <_dtoa_r+0x35c>)
 800fefa:	4841      	ldr	r0, [pc, #260]	; (8010000 <_dtoa_r+0x360>)
 800fefc:	9a06      	ldr	r2, [sp, #24]
 800fefe:	31ff      	adds	r1, #255	; 0xff
 800ff00:	f7ff fdd2 	bl	800faa8 <__assert_func>
 800ff04:	2301      	movs	r3, #1
 800ff06:	e7dd      	b.n	800fec4 <_dtoa_r+0x224>
 800ff08:	2300      	movs	r3, #0
 800ff0a:	940f      	str	r4, [sp, #60]	; 0x3c
 800ff0c:	9322      	str	r3, [sp, #136]	; 0x88
 800ff0e:	3b01      	subs	r3, #1
 800ff10:	930b      	str	r3, [sp, #44]	; 0x2c
 800ff12:	9307      	str	r3, [sp, #28]
 800ff14:	2200      	movs	r2, #0
 800ff16:	3313      	adds	r3, #19
 800ff18:	e7cf      	b.n	800feba <_dtoa_r+0x21a>
 800ff1a:	2301      	movs	r3, #1
 800ff1c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ff1e:	3b02      	subs	r3, #2
 800ff20:	e7f6      	b.n	800ff10 <_dtoa_r+0x270>
 800ff22:	3101      	adds	r1, #1
 800ff24:	0052      	lsls	r2, r2, #1
 800ff26:	e7da      	b.n	800fede <_dtoa_r+0x23e>
 800ff28:	9b04      	ldr	r3, [sp, #16]
 800ff2a:	9a06      	ldr	r2, [sp, #24]
 800ff2c:	639a      	str	r2, [r3, #56]	; 0x38
 800ff2e:	9b07      	ldr	r3, [sp, #28]
 800ff30:	2b0e      	cmp	r3, #14
 800ff32:	d900      	bls.n	800ff36 <_dtoa_r+0x296>
 800ff34:	e0e3      	b.n	80100fe <_dtoa_r+0x45e>
 800ff36:	2c00      	cmp	r4, #0
 800ff38:	d100      	bne.n	800ff3c <_dtoa_r+0x29c>
 800ff3a:	e0e0      	b.n	80100fe <_dtoa_r+0x45e>
 800ff3c:	9b03      	ldr	r3, [sp, #12]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	dd62      	ble.n	8010008 <_dtoa_r+0x368>
 800ff42:	210f      	movs	r1, #15
 800ff44:	9a03      	ldr	r2, [sp, #12]
 800ff46:	4b29      	ldr	r3, [pc, #164]	; (800ffec <_dtoa_r+0x34c>)
 800ff48:	400a      	ands	r2, r1
 800ff4a:	00d2      	lsls	r2, r2, #3
 800ff4c:	189b      	adds	r3, r3, r2
 800ff4e:	681e      	ldr	r6, [r3, #0]
 800ff50:	685f      	ldr	r7, [r3, #4]
 800ff52:	9b03      	ldr	r3, [sp, #12]
 800ff54:	2402      	movs	r4, #2
 800ff56:	111d      	asrs	r5, r3, #4
 800ff58:	05db      	lsls	r3, r3, #23
 800ff5a:	d50a      	bpl.n	800ff72 <_dtoa_r+0x2d2>
 800ff5c:	4b29      	ldr	r3, [pc, #164]	; (8010004 <_dtoa_r+0x364>)
 800ff5e:	400d      	ands	r5, r1
 800ff60:	6a1a      	ldr	r2, [r3, #32]
 800ff62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff64:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ff66:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ff68:	f7f0 ff86 	bl	8000e78 <__aeabi_ddiv>
 800ff6c:	9008      	str	r0, [sp, #32]
 800ff6e:	9109      	str	r1, [sp, #36]	; 0x24
 800ff70:	3401      	adds	r4, #1
 800ff72:	4b24      	ldr	r3, [pc, #144]	; (8010004 <_dtoa_r+0x364>)
 800ff74:	930e      	str	r3, [sp, #56]	; 0x38
 800ff76:	2d00      	cmp	r5, #0
 800ff78:	d108      	bne.n	800ff8c <_dtoa_r+0x2ec>
 800ff7a:	9808      	ldr	r0, [sp, #32]
 800ff7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff7e:	0032      	movs	r2, r6
 800ff80:	003b      	movs	r3, r7
 800ff82:	f7f0 ff79 	bl	8000e78 <__aeabi_ddiv>
 800ff86:	9008      	str	r0, [sp, #32]
 800ff88:	9109      	str	r1, [sp, #36]	; 0x24
 800ff8a:	e058      	b.n	801003e <_dtoa_r+0x39e>
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	421d      	tst	r5, r3
 800ff90:	d009      	beq.n	800ffa6 <_dtoa_r+0x306>
 800ff92:	18e4      	adds	r4, r4, r3
 800ff94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ff96:	0030      	movs	r0, r6
 800ff98:	681a      	ldr	r2, [r3, #0]
 800ff9a:	685b      	ldr	r3, [r3, #4]
 800ff9c:	0039      	movs	r1, r7
 800ff9e:	f7f1 fb65 	bl	800166c <__aeabi_dmul>
 800ffa2:	0006      	movs	r6, r0
 800ffa4:	000f      	movs	r7, r1
 800ffa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ffa8:	106d      	asrs	r5, r5, #1
 800ffaa:	3308      	adds	r3, #8
 800ffac:	e7e2      	b.n	800ff74 <_dtoa_r+0x2d4>
 800ffae:	46c0      	nop			; (mov r8, r8)
 800ffb0:	7ff00000 	.word	0x7ff00000
 800ffb4:	0000270f 	.word	0x0000270f
 800ffb8:	08014575 	.word	0x08014575
 800ffbc:	08014578 	.word	0x08014578
 800ffc0:	080144e6 	.word	0x080144e6
 800ffc4:	080144e7 	.word	0x080144e7
 800ffc8:	3ff00000 	.word	0x3ff00000
 800ffcc:	fffffc01 	.word	0xfffffc01
 800ffd0:	3ff80000 	.word	0x3ff80000
 800ffd4:	636f4361 	.word	0x636f4361
 800ffd8:	3fd287a7 	.word	0x3fd287a7
 800ffdc:	8b60c8b3 	.word	0x8b60c8b3
 800ffe0:	3fc68a28 	.word	0x3fc68a28
 800ffe4:	509f79fb 	.word	0x509f79fb
 800ffe8:	3fd34413 	.word	0x3fd34413
 800ffec:	080143e0 	.word	0x080143e0
 800fff0:	00000432 	.word	0x00000432
 800fff4:	00000412 	.word	0x00000412
 800fff8:	fe100000 	.word	0xfe100000
 800fffc:	080142e9 	.word	0x080142e9
 8010000:	08014579 	.word	0x08014579
 8010004:	080143b8 	.word	0x080143b8
 8010008:	9b03      	ldr	r3, [sp, #12]
 801000a:	2402      	movs	r4, #2
 801000c:	2b00      	cmp	r3, #0
 801000e:	d016      	beq.n	801003e <_dtoa_r+0x39e>
 8010010:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010012:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010014:	220f      	movs	r2, #15
 8010016:	425d      	negs	r5, r3
 8010018:	402a      	ands	r2, r5
 801001a:	4bdd      	ldr	r3, [pc, #884]	; (8010390 <_dtoa_r+0x6f0>)
 801001c:	00d2      	lsls	r2, r2, #3
 801001e:	189b      	adds	r3, r3, r2
 8010020:	681a      	ldr	r2, [r3, #0]
 8010022:	685b      	ldr	r3, [r3, #4]
 8010024:	f7f1 fb22 	bl	800166c <__aeabi_dmul>
 8010028:	2701      	movs	r7, #1
 801002a:	2300      	movs	r3, #0
 801002c:	9008      	str	r0, [sp, #32]
 801002e:	9109      	str	r1, [sp, #36]	; 0x24
 8010030:	4ed8      	ldr	r6, [pc, #864]	; (8010394 <_dtoa_r+0x6f4>)
 8010032:	112d      	asrs	r5, r5, #4
 8010034:	2d00      	cmp	r5, #0
 8010036:	d000      	beq.n	801003a <_dtoa_r+0x39a>
 8010038:	e091      	b.n	801015e <_dtoa_r+0x4be>
 801003a:	2b00      	cmp	r3, #0
 801003c:	d1a3      	bne.n	800ff86 <_dtoa_r+0x2e6>
 801003e:	9e08      	ldr	r6, [sp, #32]
 8010040:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010042:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010044:	2b00      	cmp	r3, #0
 8010046:	d100      	bne.n	801004a <_dtoa_r+0x3aa>
 8010048:	e094      	b.n	8010174 <_dtoa_r+0x4d4>
 801004a:	2200      	movs	r2, #0
 801004c:	0030      	movs	r0, r6
 801004e:	0039      	movs	r1, r7
 8010050:	4bd1      	ldr	r3, [pc, #836]	; (8010398 <_dtoa_r+0x6f8>)
 8010052:	f7f0 f9ff 	bl	8000454 <__aeabi_dcmplt>
 8010056:	2800      	cmp	r0, #0
 8010058:	d100      	bne.n	801005c <_dtoa_r+0x3bc>
 801005a:	e08b      	b.n	8010174 <_dtoa_r+0x4d4>
 801005c:	9b07      	ldr	r3, [sp, #28]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d100      	bne.n	8010064 <_dtoa_r+0x3c4>
 8010062:	e087      	b.n	8010174 <_dtoa_r+0x4d4>
 8010064:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010066:	2b00      	cmp	r3, #0
 8010068:	dd45      	ble.n	80100f6 <_dtoa_r+0x456>
 801006a:	9b03      	ldr	r3, [sp, #12]
 801006c:	2200      	movs	r2, #0
 801006e:	3b01      	subs	r3, #1
 8010070:	930e      	str	r3, [sp, #56]	; 0x38
 8010072:	0030      	movs	r0, r6
 8010074:	4bc9      	ldr	r3, [pc, #804]	; (801039c <_dtoa_r+0x6fc>)
 8010076:	0039      	movs	r1, r7
 8010078:	f7f1 faf8 	bl	800166c <__aeabi_dmul>
 801007c:	9008      	str	r0, [sp, #32]
 801007e:	9109      	str	r1, [sp, #36]	; 0x24
 8010080:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010082:	3401      	adds	r4, #1
 8010084:	0020      	movs	r0, r4
 8010086:	9e08      	ldr	r6, [sp, #32]
 8010088:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801008a:	9312      	str	r3, [sp, #72]	; 0x48
 801008c:	f7f2 f986 	bl	800239c <__aeabi_i2d>
 8010090:	0032      	movs	r2, r6
 8010092:	003b      	movs	r3, r7
 8010094:	f7f1 faea 	bl	800166c <__aeabi_dmul>
 8010098:	2200      	movs	r2, #0
 801009a:	4bc1      	ldr	r3, [pc, #772]	; (80103a0 <_dtoa_r+0x700>)
 801009c:	f7f0 fb8c 	bl	80007b8 <__aeabi_dadd>
 80100a0:	4ac0      	ldr	r2, [pc, #768]	; (80103a4 <_dtoa_r+0x704>)
 80100a2:	9014      	str	r0, [sp, #80]	; 0x50
 80100a4:	9115      	str	r1, [sp, #84]	; 0x54
 80100a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80100a8:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80100aa:	4694      	mov	ip, r2
 80100ac:	9308      	str	r3, [sp, #32]
 80100ae:	9409      	str	r4, [sp, #36]	; 0x24
 80100b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80100b2:	4463      	add	r3, ip
 80100b4:	9318      	str	r3, [sp, #96]	; 0x60
 80100b6:	9309      	str	r3, [sp, #36]	; 0x24
 80100b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d15e      	bne.n	801017c <_dtoa_r+0x4dc>
 80100be:	2200      	movs	r2, #0
 80100c0:	4bb9      	ldr	r3, [pc, #740]	; (80103a8 <_dtoa_r+0x708>)
 80100c2:	0030      	movs	r0, r6
 80100c4:	0039      	movs	r1, r7
 80100c6:	f7f1 fd93 	bl	8001bf0 <__aeabi_dsub>
 80100ca:	9a08      	ldr	r2, [sp, #32]
 80100cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80100ce:	0004      	movs	r4, r0
 80100d0:	000d      	movs	r5, r1
 80100d2:	f7f0 f9d3 	bl	800047c <__aeabi_dcmpgt>
 80100d6:	2800      	cmp	r0, #0
 80100d8:	d000      	beq.n	80100dc <_dtoa_r+0x43c>
 80100da:	e2b3      	b.n	8010644 <_dtoa_r+0x9a4>
 80100dc:	48b3      	ldr	r0, [pc, #716]	; (80103ac <_dtoa_r+0x70c>)
 80100de:	9915      	ldr	r1, [sp, #84]	; 0x54
 80100e0:	4684      	mov	ip, r0
 80100e2:	4461      	add	r1, ip
 80100e4:	000b      	movs	r3, r1
 80100e6:	0020      	movs	r0, r4
 80100e8:	0029      	movs	r1, r5
 80100ea:	9a08      	ldr	r2, [sp, #32]
 80100ec:	f7f0 f9b2 	bl	8000454 <__aeabi_dcmplt>
 80100f0:	2800      	cmp	r0, #0
 80100f2:	d000      	beq.n	80100f6 <_dtoa_r+0x456>
 80100f4:	e2a3      	b.n	801063e <_dtoa_r+0x99e>
 80100f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80100f8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80100fa:	9308      	str	r3, [sp, #32]
 80100fc:	9409      	str	r4, [sp, #36]	; 0x24
 80100fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010100:	2b00      	cmp	r3, #0
 8010102:	da00      	bge.n	8010106 <_dtoa_r+0x466>
 8010104:	e179      	b.n	80103fa <_dtoa_r+0x75a>
 8010106:	9a03      	ldr	r2, [sp, #12]
 8010108:	2a0e      	cmp	r2, #14
 801010a:	dd00      	ble.n	801010e <_dtoa_r+0x46e>
 801010c:	e175      	b.n	80103fa <_dtoa_r+0x75a>
 801010e:	4ba0      	ldr	r3, [pc, #640]	; (8010390 <_dtoa_r+0x6f0>)
 8010110:	00d2      	lsls	r2, r2, #3
 8010112:	189b      	adds	r3, r3, r2
 8010114:	681e      	ldr	r6, [r3, #0]
 8010116:	685f      	ldr	r7, [r3, #4]
 8010118:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801011a:	2b00      	cmp	r3, #0
 801011c:	db00      	blt.n	8010120 <_dtoa_r+0x480>
 801011e:	e0e5      	b.n	80102ec <_dtoa_r+0x64c>
 8010120:	9b07      	ldr	r3, [sp, #28]
 8010122:	2b00      	cmp	r3, #0
 8010124:	dd00      	ble.n	8010128 <_dtoa_r+0x488>
 8010126:	e0e1      	b.n	80102ec <_dtoa_r+0x64c>
 8010128:	d000      	beq.n	801012c <_dtoa_r+0x48c>
 801012a:	e288      	b.n	801063e <_dtoa_r+0x99e>
 801012c:	2200      	movs	r2, #0
 801012e:	0030      	movs	r0, r6
 8010130:	0039      	movs	r1, r7
 8010132:	4b9d      	ldr	r3, [pc, #628]	; (80103a8 <_dtoa_r+0x708>)
 8010134:	f7f1 fa9a 	bl	800166c <__aeabi_dmul>
 8010138:	9a08      	ldr	r2, [sp, #32]
 801013a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801013c:	f7f0 f9a8 	bl	8000490 <__aeabi_dcmpge>
 8010140:	9e07      	ldr	r6, [sp, #28]
 8010142:	0037      	movs	r7, r6
 8010144:	2800      	cmp	r0, #0
 8010146:	d000      	beq.n	801014a <_dtoa_r+0x4aa>
 8010148:	e25f      	b.n	801060a <_dtoa_r+0x96a>
 801014a:	9b06      	ldr	r3, [sp, #24]
 801014c:	9a06      	ldr	r2, [sp, #24]
 801014e:	3301      	adds	r3, #1
 8010150:	9308      	str	r3, [sp, #32]
 8010152:	2331      	movs	r3, #49	; 0x31
 8010154:	7013      	strb	r3, [r2, #0]
 8010156:	9b03      	ldr	r3, [sp, #12]
 8010158:	3301      	adds	r3, #1
 801015a:	9303      	str	r3, [sp, #12]
 801015c:	e25a      	b.n	8010614 <_dtoa_r+0x974>
 801015e:	423d      	tst	r5, r7
 8010160:	d005      	beq.n	801016e <_dtoa_r+0x4ce>
 8010162:	6832      	ldr	r2, [r6, #0]
 8010164:	6873      	ldr	r3, [r6, #4]
 8010166:	f7f1 fa81 	bl	800166c <__aeabi_dmul>
 801016a:	003b      	movs	r3, r7
 801016c:	3401      	adds	r4, #1
 801016e:	106d      	asrs	r5, r5, #1
 8010170:	3608      	adds	r6, #8
 8010172:	e75f      	b.n	8010034 <_dtoa_r+0x394>
 8010174:	9b03      	ldr	r3, [sp, #12]
 8010176:	930e      	str	r3, [sp, #56]	; 0x38
 8010178:	9b07      	ldr	r3, [sp, #28]
 801017a:	e783      	b.n	8010084 <_dtoa_r+0x3e4>
 801017c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801017e:	4b84      	ldr	r3, [pc, #528]	; (8010390 <_dtoa_r+0x6f0>)
 8010180:	3a01      	subs	r2, #1
 8010182:	00d2      	lsls	r2, r2, #3
 8010184:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010186:	189b      	adds	r3, r3, r2
 8010188:	9c08      	ldr	r4, [sp, #32]
 801018a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801018c:	681a      	ldr	r2, [r3, #0]
 801018e:	685b      	ldr	r3, [r3, #4]
 8010190:	2900      	cmp	r1, #0
 8010192:	d051      	beq.n	8010238 <_dtoa_r+0x598>
 8010194:	2000      	movs	r0, #0
 8010196:	4986      	ldr	r1, [pc, #536]	; (80103b0 <_dtoa_r+0x710>)
 8010198:	f7f0 fe6e 	bl	8000e78 <__aeabi_ddiv>
 801019c:	0022      	movs	r2, r4
 801019e:	002b      	movs	r3, r5
 80101a0:	f7f1 fd26 	bl	8001bf0 <__aeabi_dsub>
 80101a4:	9a06      	ldr	r2, [sp, #24]
 80101a6:	0004      	movs	r4, r0
 80101a8:	4694      	mov	ip, r2
 80101aa:	000d      	movs	r5, r1
 80101ac:	9b06      	ldr	r3, [sp, #24]
 80101ae:	9314      	str	r3, [sp, #80]	; 0x50
 80101b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80101b2:	4463      	add	r3, ip
 80101b4:	9318      	str	r3, [sp, #96]	; 0x60
 80101b6:	0039      	movs	r1, r7
 80101b8:	0030      	movs	r0, r6
 80101ba:	f7f2 f8b9 	bl	8002330 <__aeabi_d2iz>
 80101be:	9012      	str	r0, [sp, #72]	; 0x48
 80101c0:	f7f2 f8ec 	bl	800239c <__aeabi_i2d>
 80101c4:	0002      	movs	r2, r0
 80101c6:	000b      	movs	r3, r1
 80101c8:	0030      	movs	r0, r6
 80101ca:	0039      	movs	r1, r7
 80101cc:	f7f1 fd10 	bl	8001bf0 <__aeabi_dsub>
 80101d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80101d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80101d4:	3301      	adds	r3, #1
 80101d6:	9308      	str	r3, [sp, #32]
 80101d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80101da:	0006      	movs	r6, r0
 80101dc:	3330      	adds	r3, #48	; 0x30
 80101de:	7013      	strb	r3, [r2, #0]
 80101e0:	0022      	movs	r2, r4
 80101e2:	002b      	movs	r3, r5
 80101e4:	000f      	movs	r7, r1
 80101e6:	f7f0 f935 	bl	8000454 <__aeabi_dcmplt>
 80101ea:	2800      	cmp	r0, #0
 80101ec:	d174      	bne.n	80102d8 <_dtoa_r+0x638>
 80101ee:	0032      	movs	r2, r6
 80101f0:	003b      	movs	r3, r7
 80101f2:	2000      	movs	r0, #0
 80101f4:	4968      	ldr	r1, [pc, #416]	; (8010398 <_dtoa_r+0x6f8>)
 80101f6:	f7f1 fcfb 	bl	8001bf0 <__aeabi_dsub>
 80101fa:	0022      	movs	r2, r4
 80101fc:	002b      	movs	r3, r5
 80101fe:	f7f0 f929 	bl	8000454 <__aeabi_dcmplt>
 8010202:	2800      	cmp	r0, #0
 8010204:	d000      	beq.n	8010208 <_dtoa_r+0x568>
 8010206:	e0d7      	b.n	80103b8 <_dtoa_r+0x718>
 8010208:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801020a:	9a08      	ldr	r2, [sp, #32]
 801020c:	4293      	cmp	r3, r2
 801020e:	d100      	bne.n	8010212 <_dtoa_r+0x572>
 8010210:	e771      	b.n	80100f6 <_dtoa_r+0x456>
 8010212:	2200      	movs	r2, #0
 8010214:	0020      	movs	r0, r4
 8010216:	0029      	movs	r1, r5
 8010218:	4b60      	ldr	r3, [pc, #384]	; (801039c <_dtoa_r+0x6fc>)
 801021a:	f7f1 fa27 	bl	800166c <__aeabi_dmul>
 801021e:	4b5f      	ldr	r3, [pc, #380]	; (801039c <_dtoa_r+0x6fc>)
 8010220:	0004      	movs	r4, r0
 8010222:	000d      	movs	r5, r1
 8010224:	0030      	movs	r0, r6
 8010226:	0039      	movs	r1, r7
 8010228:	2200      	movs	r2, #0
 801022a:	f7f1 fa1f 	bl	800166c <__aeabi_dmul>
 801022e:	9b08      	ldr	r3, [sp, #32]
 8010230:	0006      	movs	r6, r0
 8010232:	000f      	movs	r7, r1
 8010234:	9314      	str	r3, [sp, #80]	; 0x50
 8010236:	e7be      	b.n	80101b6 <_dtoa_r+0x516>
 8010238:	0020      	movs	r0, r4
 801023a:	0029      	movs	r1, r5
 801023c:	f7f1 fa16 	bl	800166c <__aeabi_dmul>
 8010240:	9a06      	ldr	r2, [sp, #24]
 8010242:	9b06      	ldr	r3, [sp, #24]
 8010244:	4694      	mov	ip, r2
 8010246:	9308      	str	r3, [sp, #32]
 8010248:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801024a:	9014      	str	r0, [sp, #80]	; 0x50
 801024c:	9115      	str	r1, [sp, #84]	; 0x54
 801024e:	4463      	add	r3, ip
 8010250:	9319      	str	r3, [sp, #100]	; 0x64
 8010252:	0030      	movs	r0, r6
 8010254:	0039      	movs	r1, r7
 8010256:	f7f2 f86b 	bl	8002330 <__aeabi_d2iz>
 801025a:	9018      	str	r0, [sp, #96]	; 0x60
 801025c:	f7f2 f89e 	bl	800239c <__aeabi_i2d>
 8010260:	0002      	movs	r2, r0
 8010262:	000b      	movs	r3, r1
 8010264:	0030      	movs	r0, r6
 8010266:	0039      	movs	r1, r7
 8010268:	f7f1 fcc2 	bl	8001bf0 <__aeabi_dsub>
 801026c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 801026e:	9b08      	ldr	r3, [sp, #32]
 8010270:	3630      	adds	r6, #48	; 0x30
 8010272:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010274:	701e      	strb	r6, [r3, #0]
 8010276:	3301      	adds	r3, #1
 8010278:	0004      	movs	r4, r0
 801027a:	000d      	movs	r5, r1
 801027c:	9308      	str	r3, [sp, #32]
 801027e:	4293      	cmp	r3, r2
 8010280:	d12d      	bne.n	80102de <_dtoa_r+0x63e>
 8010282:	9814      	ldr	r0, [sp, #80]	; 0x50
 8010284:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010286:	9a06      	ldr	r2, [sp, #24]
 8010288:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801028a:	4694      	mov	ip, r2
 801028c:	4463      	add	r3, ip
 801028e:	2200      	movs	r2, #0
 8010290:	9308      	str	r3, [sp, #32]
 8010292:	4b47      	ldr	r3, [pc, #284]	; (80103b0 <_dtoa_r+0x710>)
 8010294:	f7f0 fa90 	bl	80007b8 <__aeabi_dadd>
 8010298:	0002      	movs	r2, r0
 801029a:	000b      	movs	r3, r1
 801029c:	0020      	movs	r0, r4
 801029e:	0029      	movs	r1, r5
 80102a0:	f7f0 f8ec 	bl	800047c <__aeabi_dcmpgt>
 80102a4:	2800      	cmp	r0, #0
 80102a6:	d000      	beq.n	80102aa <_dtoa_r+0x60a>
 80102a8:	e086      	b.n	80103b8 <_dtoa_r+0x718>
 80102aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80102ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80102ae:	2000      	movs	r0, #0
 80102b0:	493f      	ldr	r1, [pc, #252]	; (80103b0 <_dtoa_r+0x710>)
 80102b2:	f7f1 fc9d 	bl	8001bf0 <__aeabi_dsub>
 80102b6:	0002      	movs	r2, r0
 80102b8:	000b      	movs	r3, r1
 80102ba:	0020      	movs	r0, r4
 80102bc:	0029      	movs	r1, r5
 80102be:	f7f0 f8c9 	bl	8000454 <__aeabi_dcmplt>
 80102c2:	2800      	cmp	r0, #0
 80102c4:	d100      	bne.n	80102c8 <_dtoa_r+0x628>
 80102c6:	e716      	b.n	80100f6 <_dtoa_r+0x456>
 80102c8:	9b08      	ldr	r3, [sp, #32]
 80102ca:	001a      	movs	r2, r3
 80102cc:	3a01      	subs	r2, #1
 80102ce:	9208      	str	r2, [sp, #32]
 80102d0:	7812      	ldrb	r2, [r2, #0]
 80102d2:	2a30      	cmp	r2, #48	; 0x30
 80102d4:	d0f8      	beq.n	80102c8 <_dtoa_r+0x628>
 80102d6:	9308      	str	r3, [sp, #32]
 80102d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80102da:	9303      	str	r3, [sp, #12]
 80102dc:	e046      	b.n	801036c <_dtoa_r+0x6cc>
 80102de:	2200      	movs	r2, #0
 80102e0:	4b2e      	ldr	r3, [pc, #184]	; (801039c <_dtoa_r+0x6fc>)
 80102e2:	f7f1 f9c3 	bl	800166c <__aeabi_dmul>
 80102e6:	0006      	movs	r6, r0
 80102e8:	000f      	movs	r7, r1
 80102ea:	e7b2      	b.n	8010252 <_dtoa_r+0x5b2>
 80102ec:	9b06      	ldr	r3, [sp, #24]
 80102ee:	9a06      	ldr	r2, [sp, #24]
 80102f0:	930a      	str	r3, [sp, #40]	; 0x28
 80102f2:	9b07      	ldr	r3, [sp, #28]
 80102f4:	9c08      	ldr	r4, [sp, #32]
 80102f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80102f8:	3b01      	subs	r3, #1
 80102fa:	189b      	adds	r3, r3, r2
 80102fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80102fe:	0032      	movs	r2, r6
 8010300:	003b      	movs	r3, r7
 8010302:	0020      	movs	r0, r4
 8010304:	0029      	movs	r1, r5
 8010306:	f7f0 fdb7 	bl	8000e78 <__aeabi_ddiv>
 801030a:	f7f2 f811 	bl	8002330 <__aeabi_d2iz>
 801030e:	9007      	str	r0, [sp, #28]
 8010310:	f7f2 f844 	bl	800239c <__aeabi_i2d>
 8010314:	0032      	movs	r2, r6
 8010316:	003b      	movs	r3, r7
 8010318:	f7f1 f9a8 	bl	800166c <__aeabi_dmul>
 801031c:	0002      	movs	r2, r0
 801031e:	000b      	movs	r3, r1
 8010320:	0020      	movs	r0, r4
 8010322:	0029      	movs	r1, r5
 8010324:	f7f1 fc64 	bl	8001bf0 <__aeabi_dsub>
 8010328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801032a:	001a      	movs	r2, r3
 801032c:	3201      	adds	r2, #1
 801032e:	920a      	str	r2, [sp, #40]	; 0x28
 8010330:	9208      	str	r2, [sp, #32]
 8010332:	9a07      	ldr	r2, [sp, #28]
 8010334:	3230      	adds	r2, #48	; 0x30
 8010336:	701a      	strb	r2, [r3, #0]
 8010338:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801033a:	429a      	cmp	r2, r3
 801033c:	d14f      	bne.n	80103de <_dtoa_r+0x73e>
 801033e:	0002      	movs	r2, r0
 8010340:	000b      	movs	r3, r1
 8010342:	f7f0 fa39 	bl	80007b8 <__aeabi_dadd>
 8010346:	0032      	movs	r2, r6
 8010348:	003b      	movs	r3, r7
 801034a:	0004      	movs	r4, r0
 801034c:	000d      	movs	r5, r1
 801034e:	f7f0 f895 	bl	800047c <__aeabi_dcmpgt>
 8010352:	2800      	cmp	r0, #0
 8010354:	d12e      	bne.n	80103b4 <_dtoa_r+0x714>
 8010356:	0032      	movs	r2, r6
 8010358:	003b      	movs	r3, r7
 801035a:	0020      	movs	r0, r4
 801035c:	0029      	movs	r1, r5
 801035e:	f7f0 f873 	bl	8000448 <__aeabi_dcmpeq>
 8010362:	2800      	cmp	r0, #0
 8010364:	d002      	beq.n	801036c <_dtoa_r+0x6cc>
 8010366:	9b07      	ldr	r3, [sp, #28]
 8010368:	07de      	lsls	r6, r3, #31
 801036a:	d423      	bmi.n	80103b4 <_dtoa_r+0x714>
 801036c:	9905      	ldr	r1, [sp, #20]
 801036e:	9804      	ldr	r0, [sp, #16]
 8010370:	f7fc f8fe 	bl	800c570 <_Bfree>
 8010374:	2300      	movs	r3, #0
 8010376:	9a08      	ldr	r2, [sp, #32]
 8010378:	7013      	strb	r3, [r2, #0]
 801037a:	9b03      	ldr	r3, [sp, #12]
 801037c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801037e:	3301      	adds	r3, #1
 8010380:	6013      	str	r3, [r2, #0]
 8010382:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010384:	2b00      	cmp	r3, #0
 8010386:	d100      	bne.n	801038a <_dtoa_r+0x6ea>
 8010388:	e4bd      	b.n	800fd06 <_dtoa_r+0x66>
 801038a:	9a08      	ldr	r2, [sp, #32]
 801038c:	601a      	str	r2, [r3, #0]
 801038e:	e4ba      	b.n	800fd06 <_dtoa_r+0x66>
 8010390:	080143e0 	.word	0x080143e0
 8010394:	080143b8 	.word	0x080143b8
 8010398:	3ff00000 	.word	0x3ff00000
 801039c:	40240000 	.word	0x40240000
 80103a0:	401c0000 	.word	0x401c0000
 80103a4:	fcc00000 	.word	0xfcc00000
 80103a8:	40140000 	.word	0x40140000
 80103ac:	7cc00000 	.word	0x7cc00000
 80103b0:	3fe00000 	.word	0x3fe00000
 80103b4:	9b03      	ldr	r3, [sp, #12]
 80103b6:	930e      	str	r3, [sp, #56]	; 0x38
 80103b8:	9b08      	ldr	r3, [sp, #32]
 80103ba:	9308      	str	r3, [sp, #32]
 80103bc:	3b01      	subs	r3, #1
 80103be:	781a      	ldrb	r2, [r3, #0]
 80103c0:	2a39      	cmp	r2, #57	; 0x39
 80103c2:	d108      	bne.n	80103d6 <_dtoa_r+0x736>
 80103c4:	9a06      	ldr	r2, [sp, #24]
 80103c6:	429a      	cmp	r2, r3
 80103c8:	d1f7      	bne.n	80103ba <_dtoa_r+0x71a>
 80103ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80103cc:	9906      	ldr	r1, [sp, #24]
 80103ce:	3201      	adds	r2, #1
 80103d0:	920e      	str	r2, [sp, #56]	; 0x38
 80103d2:	2230      	movs	r2, #48	; 0x30
 80103d4:	700a      	strb	r2, [r1, #0]
 80103d6:	781a      	ldrb	r2, [r3, #0]
 80103d8:	3201      	adds	r2, #1
 80103da:	701a      	strb	r2, [r3, #0]
 80103dc:	e77c      	b.n	80102d8 <_dtoa_r+0x638>
 80103de:	2200      	movs	r2, #0
 80103e0:	4ba9      	ldr	r3, [pc, #676]	; (8010688 <_dtoa_r+0x9e8>)
 80103e2:	f7f1 f943 	bl	800166c <__aeabi_dmul>
 80103e6:	2200      	movs	r2, #0
 80103e8:	2300      	movs	r3, #0
 80103ea:	0004      	movs	r4, r0
 80103ec:	000d      	movs	r5, r1
 80103ee:	f7f0 f82b 	bl	8000448 <__aeabi_dcmpeq>
 80103f2:	2800      	cmp	r0, #0
 80103f4:	d100      	bne.n	80103f8 <_dtoa_r+0x758>
 80103f6:	e782      	b.n	80102fe <_dtoa_r+0x65e>
 80103f8:	e7b8      	b.n	801036c <_dtoa_r+0x6cc>
 80103fa:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80103fc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80103fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010400:	2f00      	cmp	r7, #0
 8010402:	d012      	beq.n	801042a <_dtoa_r+0x78a>
 8010404:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010406:	2a01      	cmp	r2, #1
 8010408:	dc6e      	bgt.n	80104e8 <_dtoa_r+0x848>
 801040a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801040c:	2a00      	cmp	r2, #0
 801040e:	d065      	beq.n	80104dc <_dtoa_r+0x83c>
 8010410:	4a9e      	ldr	r2, [pc, #632]	; (801068c <_dtoa_r+0x9ec>)
 8010412:	189b      	adds	r3, r3, r2
 8010414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010416:	2101      	movs	r1, #1
 8010418:	18d2      	adds	r2, r2, r3
 801041a:	920a      	str	r2, [sp, #40]	; 0x28
 801041c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801041e:	9804      	ldr	r0, [sp, #16]
 8010420:	18d3      	adds	r3, r2, r3
 8010422:	930c      	str	r3, [sp, #48]	; 0x30
 8010424:	f7fc f986 	bl	800c734 <__i2b>
 8010428:	0007      	movs	r7, r0
 801042a:	2c00      	cmp	r4, #0
 801042c:	d00e      	beq.n	801044c <_dtoa_r+0x7ac>
 801042e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010430:	2b00      	cmp	r3, #0
 8010432:	dd0b      	ble.n	801044c <_dtoa_r+0x7ac>
 8010434:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010436:	0023      	movs	r3, r4
 8010438:	4294      	cmp	r4, r2
 801043a:	dd00      	ble.n	801043e <_dtoa_r+0x79e>
 801043c:	0013      	movs	r3, r2
 801043e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010440:	1ae4      	subs	r4, r4, r3
 8010442:	1ad2      	subs	r2, r2, r3
 8010444:	920a      	str	r2, [sp, #40]	; 0x28
 8010446:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010448:	1ad3      	subs	r3, r2, r3
 801044a:	930c      	str	r3, [sp, #48]	; 0x30
 801044c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801044e:	2b00      	cmp	r3, #0
 8010450:	d01e      	beq.n	8010490 <_dtoa_r+0x7f0>
 8010452:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010454:	2b00      	cmp	r3, #0
 8010456:	d05c      	beq.n	8010512 <_dtoa_r+0x872>
 8010458:	2d00      	cmp	r5, #0
 801045a:	dd10      	ble.n	801047e <_dtoa_r+0x7de>
 801045c:	0039      	movs	r1, r7
 801045e:	002a      	movs	r2, r5
 8010460:	9804      	ldr	r0, [sp, #16]
 8010462:	f7fc fa2f 	bl	800c8c4 <__pow5mult>
 8010466:	9a05      	ldr	r2, [sp, #20]
 8010468:	0001      	movs	r1, r0
 801046a:	0007      	movs	r7, r0
 801046c:	9804      	ldr	r0, [sp, #16]
 801046e:	f7fc f979 	bl	800c764 <__multiply>
 8010472:	0006      	movs	r6, r0
 8010474:	9905      	ldr	r1, [sp, #20]
 8010476:	9804      	ldr	r0, [sp, #16]
 8010478:	f7fc f87a 	bl	800c570 <_Bfree>
 801047c:	9605      	str	r6, [sp, #20]
 801047e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010480:	1b5a      	subs	r2, r3, r5
 8010482:	42ab      	cmp	r3, r5
 8010484:	d004      	beq.n	8010490 <_dtoa_r+0x7f0>
 8010486:	9905      	ldr	r1, [sp, #20]
 8010488:	9804      	ldr	r0, [sp, #16]
 801048a:	f7fc fa1b 	bl	800c8c4 <__pow5mult>
 801048e:	9005      	str	r0, [sp, #20]
 8010490:	2101      	movs	r1, #1
 8010492:	9804      	ldr	r0, [sp, #16]
 8010494:	f7fc f94e 	bl	800c734 <__i2b>
 8010498:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801049a:	0006      	movs	r6, r0
 801049c:	2b00      	cmp	r3, #0
 801049e:	dd3a      	ble.n	8010516 <_dtoa_r+0x876>
 80104a0:	001a      	movs	r2, r3
 80104a2:	0001      	movs	r1, r0
 80104a4:	9804      	ldr	r0, [sp, #16]
 80104a6:	f7fc fa0d 	bl	800c8c4 <__pow5mult>
 80104aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104ac:	0006      	movs	r6, r0
 80104ae:	2500      	movs	r5, #0
 80104b0:	2b01      	cmp	r3, #1
 80104b2:	dc38      	bgt.n	8010526 <_dtoa_r+0x886>
 80104b4:	2500      	movs	r5, #0
 80104b6:	9b08      	ldr	r3, [sp, #32]
 80104b8:	42ab      	cmp	r3, r5
 80104ba:	d130      	bne.n	801051e <_dtoa_r+0x87e>
 80104bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104be:	031b      	lsls	r3, r3, #12
 80104c0:	42ab      	cmp	r3, r5
 80104c2:	d12c      	bne.n	801051e <_dtoa_r+0x87e>
 80104c4:	4b72      	ldr	r3, [pc, #456]	; (8010690 <_dtoa_r+0x9f0>)
 80104c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104c8:	4213      	tst	r3, r2
 80104ca:	d028      	beq.n	801051e <_dtoa_r+0x87e>
 80104cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104ce:	3501      	adds	r5, #1
 80104d0:	3301      	adds	r3, #1
 80104d2:	930a      	str	r3, [sp, #40]	; 0x28
 80104d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80104d6:	3301      	adds	r3, #1
 80104d8:	930c      	str	r3, [sp, #48]	; 0x30
 80104da:	e020      	b.n	801051e <_dtoa_r+0x87e>
 80104dc:	2336      	movs	r3, #54	; 0x36
 80104de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80104e0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80104e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80104e4:	1a9b      	subs	r3, r3, r2
 80104e6:	e795      	b.n	8010414 <_dtoa_r+0x774>
 80104e8:	9b07      	ldr	r3, [sp, #28]
 80104ea:	1e5d      	subs	r5, r3, #1
 80104ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80104ee:	42ab      	cmp	r3, r5
 80104f0:	db07      	blt.n	8010502 <_dtoa_r+0x862>
 80104f2:	1b5d      	subs	r5, r3, r5
 80104f4:	9b07      	ldr	r3, [sp, #28]
 80104f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	da8b      	bge.n	8010414 <_dtoa_r+0x774>
 80104fc:	1ae4      	subs	r4, r4, r3
 80104fe:	2300      	movs	r3, #0
 8010500:	e788      	b.n	8010414 <_dtoa_r+0x774>
 8010502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010504:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010506:	1aeb      	subs	r3, r5, r3
 8010508:	18d3      	adds	r3, r2, r3
 801050a:	950d      	str	r5, [sp, #52]	; 0x34
 801050c:	9313      	str	r3, [sp, #76]	; 0x4c
 801050e:	2500      	movs	r5, #0
 8010510:	e7f0      	b.n	80104f4 <_dtoa_r+0x854>
 8010512:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010514:	e7b7      	b.n	8010486 <_dtoa_r+0x7e6>
 8010516:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010518:	2500      	movs	r5, #0
 801051a:	2b01      	cmp	r3, #1
 801051c:	ddca      	ble.n	80104b4 <_dtoa_r+0x814>
 801051e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010520:	2001      	movs	r0, #1
 8010522:	2b00      	cmp	r3, #0
 8010524:	d008      	beq.n	8010538 <_dtoa_r+0x898>
 8010526:	6933      	ldr	r3, [r6, #16]
 8010528:	3303      	adds	r3, #3
 801052a:	009b      	lsls	r3, r3, #2
 801052c:	18f3      	adds	r3, r6, r3
 801052e:	6858      	ldr	r0, [r3, #4]
 8010530:	f7fc f8b8 	bl	800c6a4 <__hi0bits>
 8010534:	2320      	movs	r3, #32
 8010536:	1a18      	subs	r0, r3, r0
 8010538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801053a:	1818      	adds	r0, r3, r0
 801053c:	0002      	movs	r2, r0
 801053e:	231f      	movs	r3, #31
 8010540:	401a      	ands	r2, r3
 8010542:	4218      	tst	r0, r3
 8010544:	d047      	beq.n	80105d6 <_dtoa_r+0x936>
 8010546:	3301      	adds	r3, #1
 8010548:	1a9b      	subs	r3, r3, r2
 801054a:	2b04      	cmp	r3, #4
 801054c:	dd3f      	ble.n	80105ce <_dtoa_r+0x92e>
 801054e:	231c      	movs	r3, #28
 8010550:	1a9b      	subs	r3, r3, r2
 8010552:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010554:	18e4      	adds	r4, r4, r3
 8010556:	18d2      	adds	r2, r2, r3
 8010558:	920a      	str	r2, [sp, #40]	; 0x28
 801055a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801055c:	18d3      	adds	r3, r2, r3
 801055e:	930c      	str	r3, [sp, #48]	; 0x30
 8010560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010562:	2b00      	cmp	r3, #0
 8010564:	dd05      	ble.n	8010572 <_dtoa_r+0x8d2>
 8010566:	001a      	movs	r2, r3
 8010568:	9905      	ldr	r1, [sp, #20]
 801056a:	9804      	ldr	r0, [sp, #16]
 801056c:	f7fc f9ec 	bl	800c948 <__lshift>
 8010570:	9005      	str	r0, [sp, #20]
 8010572:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010574:	2b00      	cmp	r3, #0
 8010576:	dd05      	ble.n	8010584 <_dtoa_r+0x8e4>
 8010578:	0031      	movs	r1, r6
 801057a:	001a      	movs	r2, r3
 801057c:	9804      	ldr	r0, [sp, #16]
 801057e:	f7fc f9e3 	bl	800c948 <__lshift>
 8010582:	0006      	movs	r6, r0
 8010584:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010586:	2b00      	cmp	r3, #0
 8010588:	d027      	beq.n	80105da <_dtoa_r+0x93a>
 801058a:	0031      	movs	r1, r6
 801058c:	9805      	ldr	r0, [sp, #20]
 801058e:	f7fc fa49 	bl	800ca24 <__mcmp>
 8010592:	2800      	cmp	r0, #0
 8010594:	da21      	bge.n	80105da <_dtoa_r+0x93a>
 8010596:	9b03      	ldr	r3, [sp, #12]
 8010598:	220a      	movs	r2, #10
 801059a:	3b01      	subs	r3, #1
 801059c:	9303      	str	r3, [sp, #12]
 801059e:	9905      	ldr	r1, [sp, #20]
 80105a0:	2300      	movs	r3, #0
 80105a2:	9804      	ldr	r0, [sp, #16]
 80105a4:	f7fb ffee 	bl	800c584 <__multadd>
 80105a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80105aa:	9005      	str	r0, [sp, #20]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d100      	bne.n	80105b2 <_dtoa_r+0x912>
 80105b0:	e15d      	b.n	801086e <_dtoa_r+0xbce>
 80105b2:	2300      	movs	r3, #0
 80105b4:	0039      	movs	r1, r7
 80105b6:	220a      	movs	r2, #10
 80105b8:	9804      	ldr	r0, [sp, #16]
 80105ba:	f7fb ffe3 	bl	800c584 <__multadd>
 80105be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105c0:	0007      	movs	r7, r0
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	dc49      	bgt.n	801065a <_dtoa_r+0x9ba>
 80105c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105c8:	2b02      	cmp	r3, #2
 80105ca:	dc0e      	bgt.n	80105ea <_dtoa_r+0x94a>
 80105cc:	e045      	b.n	801065a <_dtoa_r+0x9ba>
 80105ce:	2b04      	cmp	r3, #4
 80105d0:	d0c6      	beq.n	8010560 <_dtoa_r+0x8c0>
 80105d2:	331c      	adds	r3, #28
 80105d4:	e7bd      	b.n	8010552 <_dtoa_r+0x8b2>
 80105d6:	0013      	movs	r3, r2
 80105d8:	e7fb      	b.n	80105d2 <_dtoa_r+0x932>
 80105da:	9b07      	ldr	r3, [sp, #28]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	dc36      	bgt.n	801064e <_dtoa_r+0x9ae>
 80105e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105e2:	2b02      	cmp	r3, #2
 80105e4:	dd33      	ble.n	801064e <_dtoa_r+0x9ae>
 80105e6:	9b07      	ldr	r3, [sp, #28]
 80105e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80105ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d10c      	bne.n	801060a <_dtoa_r+0x96a>
 80105f0:	0031      	movs	r1, r6
 80105f2:	2205      	movs	r2, #5
 80105f4:	9804      	ldr	r0, [sp, #16]
 80105f6:	f7fb ffc5 	bl	800c584 <__multadd>
 80105fa:	0006      	movs	r6, r0
 80105fc:	0001      	movs	r1, r0
 80105fe:	9805      	ldr	r0, [sp, #20]
 8010600:	f7fc fa10 	bl	800ca24 <__mcmp>
 8010604:	2800      	cmp	r0, #0
 8010606:	dd00      	ble.n	801060a <_dtoa_r+0x96a>
 8010608:	e59f      	b.n	801014a <_dtoa_r+0x4aa>
 801060a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801060c:	43db      	mvns	r3, r3
 801060e:	9303      	str	r3, [sp, #12]
 8010610:	9b06      	ldr	r3, [sp, #24]
 8010612:	9308      	str	r3, [sp, #32]
 8010614:	2500      	movs	r5, #0
 8010616:	0031      	movs	r1, r6
 8010618:	9804      	ldr	r0, [sp, #16]
 801061a:	f7fb ffa9 	bl	800c570 <_Bfree>
 801061e:	2f00      	cmp	r7, #0
 8010620:	d100      	bne.n	8010624 <_dtoa_r+0x984>
 8010622:	e6a3      	b.n	801036c <_dtoa_r+0x6cc>
 8010624:	2d00      	cmp	r5, #0
 8010626:	d005      	beq.n	8010634 <_dtoa_r+0x994>
 8010628:	42bd      	cmp	r5, r7
 801062a:	d003      	beq.n	8010634 <_dtoa_r+0x994>
 801062c:	0029      	movs	r1, r5
 801062e:	9804      	ldr	r0, [sp, #16]
 8010630:	f7fb ff9e 	bl	800c570 <_Bfree>
 8010634:	0039      	movs	r1, r7
 8010636:	9804      	ldr	r0, [sp, #16]
 8010638:	f7fb ff9a 	bl	800c570 <_Bfree>
 801063c:	e696      	b.n	801036c <_dtoa_r+0x6cc>
 801063e:	2600      	movs	r6, #0
 8010640:	0037      	movs	r7, r6
 8010642:	e7e2      	b.n	801060a <_dtoa_r+0x96a>
 8010644:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010646:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8010648:	9303      	str	r3, [sp, #12]
 801064a:	0037      	movs	r7, r6
 801064c:	e57d      	b.n	801014a <_dtoa_r+0x4aa>
 801064e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010650:	2b00      	cmp	r3, #0
 8010652:	d100      	bne.n	8010656 <_dtoa_r+0x9b6>
 8010654:	e0c3      	b.n	80107de <_dtoa_r+0xb3e>
 8010656:	9b07      	ldr	r3, [sp, #28]
 8010658:	930b      	str	r3, [sp, #44]	; 0x2c
 801065a:	2c00      	cmp	r4, #0
 801065c:	dd05      	ble.n	801066a <_dtoa_r+0x9ca>
 801065e:	0039      	movs	r1, r7
 8010660:	0022      	movs	r2, r4
 8010662:	9804      	ldr	r0, [sp, #16]
 8010664:	f7fc f970 	bl	800c948 <__lshift>
 8010668:	0007      	movs	r7, r0
 801066a:	0038      	movs	r0, r7
 801066c:	2d00      	cmp	r5, #0
 801066e:	d024      	beq.n	80106ba <_dtoa_r+0xa1a>
 8010670:	6879      	ldr	r1, [r7, #4]
 8010672:	9804      	ldr	r0, [sp, #16]
 8010674:	f7fb ff54 	bl	800c520 <_Balloc>
 8010678:	1e04      	subs	r4, r0, #0
 801067a:	d111      	bne.n	80106a0 <_dtoa_r+0xa00>
 801067c:	0022      	movs	r2, r4
 801067e:	4b05      	ldr	r3, [pc, #20]	; (8010694 <_dtoa_r+0x9f4>)
 8010680:	4805      	ldr	r0, [pc, #20]	; (8010698 <_dtoa_r+0x9f8>)
 8010682:	4906      	ldr	r1, [pc, #24]	; (801069c <_dtoa_r+0x9fc>)
 8010684:	e43c      	b.n	800ff00 <_dtoa_r+0x260>
 8010686:	46c0      	nop			; (mov r8, r8)
 8010688:	40240000 	.word	0x40240000
 801068c:	00000433 	.word	0x00000433
 8010690:	7ff00000 	.word	0x7ff00000
 8010694:	080142e9 	.word	0x080142e9
 8010698:	08014579 	.word	0x08014579
 801069c:	000002ef 	.word	0x000002ef
 80106a0:	0039      	movs	r1, r7
 80106a2:	693a      	ldr	r2, [r7, #16]
 80106a4:	310c      	adds	r1, #12
 80106a6:	3202      	adds	r2, #2
 80106a8:	0092      	lsls	r2, r2, #2
 80106aa:	300c      	adds	r0, #12
 80106ac:	f7fb fa9d 	bl	800bbea <memcpy>
 80106b0:	2201      	movs	r2, #1
 80106b2:	0021      	movs	r1, r4
 80106b4:	9804      	ldr	r0, [sp, #16]
 80106b6:	f7fc f947 	bl	800c948 <__lshift>
 80106ba:	9b06      	ldr	r3, [sp, #24]
 80106bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80106be:	9307      	str	r3, [sp, #28]
 80106c0:	3b01      	subs	r3, #1
 80106c2:	189b      	adds	r3, r3, r2
 80106c4:	2201      	movs	r2, #1
 80106c6:	003d      	movs	r5, r7
 80106c8:	0007      	movs	r7, r0
 80106ca:	930e      	str	r3, [sp, #56]	; 0x38
 80106cc:	9b08      	ldr	r3, [sp, #32]
 80106ce:	4013      	ands	r3, r2
 80106d0:	930d      	str	r3, [sp, #52]	; 0x34
 80106d2:	0031      	movs	r1, r6
 80106d4:	9805      	ldr	r0, [sp, #20]
 80106d6:	f7ff fa53 	bl	800fb80 <quorem>
 80106da:	0029      	movs	r1, r5
 80106dc:	0004      	movs	r4, r0
 80106de:	900b      	str	r0, [sp, #44]	; 0x2c
 80106e0:	9805      	ldr	r0, [sp, #20]
 80106e2:	f7fc f99f 	bl	800ca24 <__mcmp>
 80106e6:	003a      	movs	r2, r7
 80106e8:	900c      	str	r0, [sp, #48]	; 0x30
 80106ea:	0031      	movs	r1, r6
 80106ec:	9804      	ldr	r0, [sp, #16]
 80106ee:	f7fc f9b5 	bl	800ca5c <__mdiff>
 80106f2:	2201      	movs	r2, #1
 80106f4:	68c3      	ldr	r3, [r0, #12]
 80106f6:	3430      	adds	r4, #48	; 0x30
 80106f8:	9008      	str	r0, [sp, #32]
 80106fa:	920a      	str	r2, [sp, #40]	; 0x28
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d104      	bne.n	801070a <_dtoa_r+0xa6a>
 8010700:	0001      	movs	r1, r0
 8010702:	9805      	ldr	r0, [sp, #20]
 8010704:	f7fc f98e 	bl	800ca24 <__mcmp>
 8010708:	900a      	str	r0, [sp, #40]	; 0x28
 801070a:	9908      	ldr	r1, [sp, #32]
 801070c:	9804      	ldr	r0, [sp, #16]
 801070e:	f7fb ff2f 	bl	800c570 <_Bfree>
 8010712:	9b07      	ldr	r3, [sp, #28]
 8010714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010716:	3301      	adds	r3, #1
 8010718:	9308      	str	r3, [sp, #32]
 801071a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801071c:	4313      	orrs	r3, r2
 801071e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010720:	4313      	orrs	r3, r2
 8010722:	d109      	bne.n	8010738 <_dtoa_r+0xa98>
 8010724:	2c39      	cmp	r4, #57	; 0x39
 8010726:	d022      	beq.n	801076e <_dtoa_r+0xace>
 8010728:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801072a:	2b00      	cmp	r3, #0
 801072c:	dd01      	ble.n	8010732 <_dtoa_r+0xa92>
 801072e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8010730:	3431      	adds	r4, #49	; 0x31
 8010732:	9b07      	ldr	r3, [sp, #28]
 8010734:	701c      	strb	r4, [r3, #0]
 8010736:	e76e      	b.n	8010616 <_dtoa_r+0x976>
 8010738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801073a:	2b00      	cmp	r3, #0
 801073c:	db04      	blt.n	8010748 <_dtoa_r+0xaa8>
 801073e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010740:	4313      	orrs	r3, r2
 8010742:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010744:	4313      	orrs	r3, r2
 8010746:	d11e      	bne.n	8010786 <_dtoa_r+0xae6>
 8010748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801074a:	2b00      	cmp	r3, #0
 801074c:	ddf1      	ble.n	8010732 <_dtoa_r+0xa92>
 801074e:	9905      	ldr	r1, [sp, #20]
 8010750:	2201      	movs	r2, #1
 8010752:	9804      	ldr	r0, [sp, #16]
 8010754:	f7fc f8f8 	bl	800c948 <__lshift>
 8010758:	0031      	movs	r1, r6
 801075a:	9005      	str	r0, [sp, #20]
 801075c:	f7fc f962 	bl	800ca24 <__mcmp>
 8010760:	2800      	cmp	r0, #0
 8010762:	dc02      	bgt.n	801076a <_dtoa_r+0xaca>
 8010764:	d1e5      	bne.n	8010732 <_dtoa_r+0xa92>
 8010766:	07e3      	lsls	r3, r4, #31
 8010768:	d5e3      	bpl.n	8010732 <_dtoa_r+0xa92>
 801076a:	2c39      	cmp	r4, #57	; 0x39
 801076c:	d1df      	bne.n	801072e <_dtoa_r+0xa8e>
 801076e:	2339      	movs	r3, #57	; 0x39
 8010770:	9a07      	ldr	r2, [sp, #28]
 8010772:	7013      	strb	r3, [r2, #0]
 8010774:	9b08      	ldr	r3, [sp, #32]
 8010776:	9308      	str	r3, [sp, #32]
 8010778:	3b01      	subs	r3, #1
 801077a:	781a      	ldrb	r2, [r3, #0]
 801077c:	2a39      	cmp	r2, #57	; 0x39
 801077e:	d063      	beq.n	8010848 <_dtoa_r+0xba8>
 8010780:	3201      	adds	r2, #1
 8010782:	701a      	strb	r2, [r3, #0]
 8010784:	e747      	b.n	8010616 <_dtoa_r+0x976>
 8010786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010788:	2b00      	cmp	r3, #0
 801078a:	dd03      	ble.n	8010794 <_dtoa_r+0xaf4>
 801078c:	2c39      	cmp	r4, #57	; 0x39
 801078e:	d0ee      	beq.n	801076e <_dtoa_r+0xace>
 8010790:	3401      	adds	r4, #1
 8010792:	e7ce      	b.n	8010732 <_dtoa_r+0xa92>
 8010794:	9b07      	ldr	r3, [sp, #28]
 8010796:	9a07      	ldr	r2, [sp, #28]
 8010798:	701c      	strb	r4, [r3, #0]
 801079a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801079c:	4293      	cmp	r3, r2
 801079e:	d03e      	beq.n	801081e <_dtoa_r+0xb7e>
 80107a0:	2300      	movs	r3, #0
 80107a2:	220a      	movs	r2, #10
 80107a4:	9905      	ldr	r1, [sp, #20]
 80107a6:	9804      	ldr	r0, [sp, #16]
 80107a8:	f7fb feec 	bl	800c584 <__multadd>
 80107ac:	2300      	movs	r3, #0
 80107ae:	9005      	str	r0, [sp, #20]
 80107b0:	220a      	movs	r2, #10
 80107b2:	0029      	movs	r1, r5
 80107b4:	9804      	ldr	r0, [sp, #16]
 80107b6:	42bd      	cmp	r5, r7
 80107b8:	d106      	bne.n	80107c8 <_dtoa_r+0xb28>
 80107ba:	f7fb fee3 	bl	800c584 <__multadd>
 80107be:	0005      	movs	r5, r0
 80107c0:	0007      	movs	r7, r0
 80107c2:	9b08      	ldr	r3, [sp, #32]
 80107c4:	9307      	str	r3, [sp, #28]
 80107c6:	e784      	b.n	80106d2 <_dtoa_r+0xa32>
 80107c8:	f7fb fedc 	bl	800c584 <__multadd>
 80107cc:	0039      	movs	r1, r7
 80107ce:	0005      	movs	r5, r0
 80107d0:	2300      	movs	r3, #0
 80107d2:	220a      	movs	r2, #10
 80107d4:	9804      	ldr	r0, [sp, #16]
 80107d6:	f7fb fed5 	bl	800c584 <__multadd>
 80107da:	0007      	movs	r7, r0
 80107dc:	e7f1      	b.n	80107c2 <_dtoa_r+0xb22>
 80107de:	9b07      	ldr	r3, [sp, #28]
 80107e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80107e2:	2500      	movs	r5, #0
 80107e4:	0031      	movs	r1, r6
 80107e6:	9805      	ldr	r0, [sp, #20]
 80107e8:	f7ff f9ca 	bl	800fb80 <quorem>
 80107ec:	9b06      	ldr	r3, [sp, #24]
 80107ee:	3030      	adds	r0, #48	; 0x30
 80107f0:	5558      	strb	r0, [r3, r5]
 80107f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107f4:	3501      	adds	r5, #1
 80107f6:	0004      	movs	r4, r0
 80107f8:	42ab      	cmp	r3, r5
 80107fa:	dd07      	ble.n	801080c <_dtoa_r+0xb6c>
 80107fc:	2300      	movs	r3, #0
 80107fe:	220a      	movs	r2, #10
 8010800:	9905      	ldr	r1, [sp, #20]
 8010802:	9804      	ldr	r0, [sp, #16]
 8010804:	f7fb febe 	bl	800c584 <__multadd>
 8010808:	9005      	str	r0, [sp, #20]
 801080a:	e7eb      	b.n	80107e4 <_dtoa_r+0xb44>
 801080c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801080e:	2301      	movs	r3, #1
 8010810:	2a00      	cmp	r2, #0
 8010812:	dd00      	ble.n	8010816 <_dtoa_r+0xb76>
 8010814:	0013      	movs	r3, r2
 8010816:	2500      	movs	r5, #0
 8010818:	9a06      	ldr	r2, [sp, #24]
 801081a:	18d3      	adds	r3, r2, r3
 801081c:	9308      	str	r3, [sp, #32]
 801081e:	9905      	ldr	r1, [sp, #20]
 8010820:	2201      	movs	r2, #1
 8010822:	9804      	ldr	r0, [sp, #16]
 8010824:	f7fc f890 	bl	800c948 <__lshift>
 8010828:	0031      	movs	r1, r6
 801082a:	9005      	str	r0, [sp, #20]
 801082c:	f7fc f8fa 	bl	800ca24 <__mcmp>
 8010830:	2800      	cmp	r0, #0
 8010832:	dc9f      	bgt.n	8010774 <_dtoa_r+0xad4>
 8010834:	d101      	bne.n	801083a <_dtoa_r+0xb9a>
 8010836:	07e4      	lsls	r4, r4, #31
 8010838:	d49c      	bmi.n	8010774 <_dtoa_r+0xad4>
 801083a:	9b08      	ldr	r3, [sp, #32]
 801083c:	9308      	str	r3, [sp, #32]
 801083e:	3b01      	subs	r3, #1
 8010840:	781a      	ldrb	r2, [r3, #0]
 8010842:	2a30      	cmp	r2, #48	; 0x30
 8010844:	d0fa      	beq.n	801083c <_dtoa_r+0xb9c>
 8010846:	e6e6      	b.n	8010616 <_dtoa_r+0x976>
 8010848:	9a06      	ldr	r2, [sp, #24]
 801084a:	429a      	cmp	r2, r3
 801084c:	d193      	bne.n	8010776 <_dtoa_r+0xad6>
 801084e:	9b03      	ldr	r3, [sp, #12]
 8010850:	3301      	adds	r3, #1
 8010852:	9303      	str	r3, [sp, #12]
 8010854:	2331      	movs	r3, #49	; 0x31
 8010856:	7013      	strb	r3, [r2, #0]
 8010858:	e6dd      	b.n	8010616 <_dtoa_r+0x976>
 801085a:	4b09      	ldr	r3, [pc, #36]	; (8010880 <_dtoa_r+0xbe0>)
 801085c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801085e:	9306      	str	r3, [sp, #24]
 8010860:	4b08      	ldr	r3, [pc, #32]	; (8010884 <_dtoa_r+0xbe4>)
 8010862:	2a00      	cmp	r2, #0
 8010864:	d001      	beq.n	801086a <_dtoa_r+0xbca>
 8010866:	f7ff fa4c 	bl	800fd02 <_dtoa_r+0x62>
 801086a:	f7ff fa4c 	bl	800fd06 <_dtoa_r+0x66>
 801086e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010870:	2b00      	cmp	r3, #0
 8010872:	dcb6      	bgt.n	80107e2 <_dtoa_r+0xb42>
 8010874:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010876:	2b02      	cmp	r3, #2
 8010878:	dd00      	ble.n	801087c <_dtoa_r+0xbdc>
 801087a:	e6b6      	b.n	80105ea <_dtoa_r+0x94a>
 801087c:	e7b1      	b.n	80107e2 <_dtoa_r+0xb42>
 801087e:	46c0      	nop			; (mov r8, r8)
 8010880:	0801456c 	.word	0x0801456c
 8010884:	08014574 	.word	0x08014574

08010888 <realloc>:
 8010888:	b510      	push	{r4, lr}
 801088a:	4b03      	ldr	r3, [pc, #12]	; (8010898 <realloc+0x10>)
 801088c:	000a      	movs	r2, r1
 801088e:	0001      	movs	r1, r0
 8010890:	6818      	ldr	r0, [r3, #0]
 8010892:	f000 f803 	bl	801089c <_realloc_r>
 8010896:	bd10      	pop	{r4, pc}
 8010898:	200006d0 	.word	0x200006d0

0801089c <_realloc_r>:
 801089c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801089e:	b087      	sub	sp, #28
 80108a0:	1e0c      	subs	r4, r1, #0
 80108a2:	9001      	str	r0, [sp, #4]
 80108a4:	9205      	str	r2, [sp, #20]
 80108a6:	d106      	bne.n	80108b6 <_realloc_r+0x1a>
 80108a8:	0011      	movs	r1, r2
 80108aa:	f7f9 fe39 	bl	800a520 <_malloc_r>
 80108ae:	0007      	movs	r7, r0
 80108b0:	0038      	movs	r0, r7
 80108b2:	b007      	add	sp, #28
 80108b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80108b6:	9801      	ldr	r0, [sp, #4]
 80108b8:	f7fa f846 	bl	800a948 <__malloc_lock>
 80108bc:	0023      	movs	r3, r4
 80108be:	3b08      	subs	r3, #8
 80108c0:	685f      	ldr	r7, [r3, #4]
 80108c2:	9304      	str	r3, [sp, #16]
 80108c4:	9b05      	ldr	r3, [sp, #20]
 80108c6:	330b      	adds	r3, #11
 80108c8:	2b16      	cmp	r3, #22
 80108ca:	d908      	bls.n	80108de <_realloc_r+0x42>
 80108cc:	2207      	movs	r2, #7
 80108ce:	4393      	bics	r3, r2
 80108d0:	9300      	str	r3, [sp, #0]
 80108d2:	d506      	bpl.n	80108e2 <_realloc_r+0x46>
 80108d4:	230c      	movs	r3, #12
 80108d6:	9a01      	ldr	r2, [sp, #4]
 80108d8:	2700      	movs	r7, #0
 80108da:	6013      	str	r3, [r2, #0]
 80108dc:	e7e8      	b.n	80108b0 <_realloc_r+0x14>
 80108de:	2310      	movs	r3, #16
 80108e0:	9300      	str	r3, [sp, #0]
 80108e2:	9b00      	ldr	r3, [sp, #0]
 80108e4:	9a05      	ldr	r2, [sp, #20]
 80108e6:	4293      	cmp	r3, r2
 80108e8:	d3f4      	bcc.n	80108d4 <_realloc_r+0x38>
 80108ea:	9b04      	ldr	r3, [sp, #16]
 80108ec:	003a      	movs	r2, r7
 80108ee:	9302      	str	r3, [sp, #8]
 80108f0:	2303      	movs	r3, #3
 80108f2:	439a      	bics	r2, r3
 80108f4:	9b00      	ldr	r3, [sp, #0]
 80108f6:	9203      	str	r2, [sp, #12]
 80108f8:	4293      	cmp	r3, r2
 80108fa:	dc00      	bgt.n	80108fe <_realloc_r+0x62>
 80108fc:	e169      	b.n	8010bd2 <_realloc_r+0x336>
 80108fe:	9b04      	ldr	r3, [sp, #16]
 8010900:	48b8      	ldr	r0, [pc, #736]	; (8010be4 <_realloc_r+0x348>)
 8010902:	189b      	adds	r3, r3, r2
 8010904:	6882      	ldr	r2, [r0, #8]
 8010906:	4694      	mov	ip, r2
 8010908:	685a      	ldr	r2, [r3, #4]
 801090a:	459c      	cmp	ip, r3
 801090c:	d006      	beq.n	801091c <_realloc_r+0x80>
 801090e:	2501      	movs	r5, #1
 8010910:	0011      	movs	r1, r2
 8010912:	43a9      	bics	r1, r5
 8010914:	1859      	adds	r1, r3, r1
 8010916:	6849      	ldr	r1, [r1, #4]
 8010918:	4229      	tst	r1, r5
 801091a:	d144      	bne.n	80109a6 <_realloc_r+0x10a>
 801091c:	2103      	movs	r1, #3
 801091e:	438a      	bics	r2, r1
 8010920:	9903      	ldr	r1, [sp, #12]
 8010922:	188e      	adds	r6, r1, r2
 8010924:	9900      	ldr	r1, [sp, #0]
 8010926:	459c      	cmp	ip, r3
 8010928:	d117      	bne.n	801095a <_realloc_r+0xbe>
 801092a:	3110      	adds	r1, #16
 801092c:	42b1      	cmp	r1, r6
 801092e:	dc3c      	bgt.n	80109aa <_realloc_r+0x10e>
 8010930:	9a00      	ldr	r2, [sp, #0]
 8010932:	2101      	movs	r1, #1
 8010934:	4694      	mov	ip, r2
 8010936:	1ab6      	subs	r6, r6, r2
 8010938:	0022      	movs	r2, r4
 801093a:	9b04      	ldr	r3, [sp, #16]
 801093c:	430e      	orrs	r6, r1
 801093e:	4463      	add	r3, ip
 8010940:	6083      	str	r3, [r0, #8]
 8010942:	3a08      	subs	r2, #8
 8010944:	605e      	str	r6, [r3, #4]
 8010946:	6853      	ldr	r3, [r2, #4]
 8010948:	9801      	ldr	r0, [sp, #4]
 801094a:	400b      	ands	r3, r1
 801094c:	4661      	mov	r1, ip
 801094e:	430b      	orrs	r3, r1
 8010950:	6053      	str	r3, [r2, #4]
 8010952:	f7fa f801 	bl	800a958 <__malloc_unlock>
 8010956:	0027      	movs	r7, r4
 8010958:	e7aa      	b.n	80108b0 <_realloc_r+0x14>
 801095a:	42b1      	cmp	r1, r6
 801095c:	dc25      	bgt.n	80109aa <_realloc_r+0x10e>
 801095e:	68da      	ldr	r2, [r3, #12]
 8010960:	689b      	ldr	r3, [r3, #8]
 8010962:	60da      	str	r2, [r3, #12]
 8010964:	6093      	str	r3, [r2, #8]
 8010966:	9b00      	ldr	r3, [sp, #0]
 8010968:	9a02      	ldr	r2, [sp, #8]
 801096a:	1af4      	subs	r4, r6, r3
 801096c:	9b02      	ldr	r3, [sp, #8]
 801096e:	1992      	adds	r2, r2, r6
 8010970:	6858      	ldr	r0, [r3, #4]
 8010972:	2301      	movs	r3, #1
 8010974:	4018      	ands	r0, r3
 8010976:	2c0f      	cmp	r4, #15
 8010978:	d800      	bhi.n	801097c <_realloc_r+0xe0>
 801097a:	e12c      	b.n	8010bd6 <_realloc_r+0x33a>
 801097c:	9d00      	ldr	r5, [sp, #0]
 801097e:	9902      	ldr	r1, [sp, #8]
 8010980:	4328      	orrs	r0, r5
 8010982:	1949      	adds	r1, r1, r5
 8010984:	9d02      	ldr	r5, [sp, #8]
 8010986:	431c      	orrs	r4, r3
 8010988:	6068      	str	r0, [r5, #4]
 801098a:	604c      	str	r4, [r1, #4]
 801098c:	6850      	ldr	r0, [r2, #4]
 801098e:	3108      	adds	r1, #8
 8010990:	4303      	orrs	r3, r0
 8010992:	6053      	str	r3, [r2, #4]
 8010994:	9801      	ldr	r0, [sp, #4]
 8010996:	f7fb f9a3 	bl	800bce0 <_free_r>
 801099a:	9801      	ldr	r0, [sp, #4]
 801099c:	f7f9 ffdc 	bl	800a958 <__malloc_unlock>
 80109a0:	9f02      	ldr	r7, [sp, #8]
 80109a2:	3708      	adds	r7, #8
 80109a4:	e784      	b.n	80108b0 <_realloc_r+0x14>
 80109a6:	2200      	movs	r2, #0
 80109a8:	0013      	movs	r3, r2
 80109aa:	07ff      	lsls	r7, r7, #31
 80109ac:	d500      	bpl.n	80109b0 <_realloc_r+0x114>
 80109ae:	e0c6      	b.n	8010b3e <_realloc_r+0x2a2>
 80109b0:	0021      	movs	r1, r4
 80109b2:	2003      	movs	r0, #3
 80109b4:	3908      	subs	r1, #8
 80109b6:	680d      	ldr	r5, [r1, #0]
 80109b8:	9904      	ldr	r1, [sp, #16]
 80109ba:	1b4d      	subs	r5, r1, r5
 80109bc:	6869      	ldr	r1, [r5, #4]
 80109be:	4381      	bics	r1, r0
 80109c0:	9803      	ldr	r0, [sp, #12]
 80109c2:	180f      	adds	r7, r1, r0
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d100      	bne.n	80109ca <_realloc_r+0x12e>
 80109c8:	e084      	b.n	8010ad4 <_realloc_r+0x238>
 80109ca:	19d6      	adds	r6, r2, r7
 80109cc:	459c      	cmp	ip, r3
 80109ce:	d148      	bne.n	8010a62 <_realloc_r+0x1c6>
 80109d0:	9b00      	ldr	r3, [sp, #0]
 80109d2:	3310      	adds	r3, #16
 80109d4:	42b3      	cmp	r3, r6
 80109d6:	dc7d      	bgt.n	8010ad4 <_realloc_r+0x238>
 80109d8:	68aa      	ldr	r2, [r5, #8]
 80109da:	68eb      	ldr	r3, [r5, #12]
 80109dc:	002f      	movs	r7, r5
 80109de:	60d3      	str	r3, [r2, #12]
 80109e0:	609a      	str	r2, [r3, #8]
 80109e2:	0002      	movs	r2, r0
 80109e4:	3a04      	subs	r2, #4
 80109e6:	3708      	adds	r7, #8
 80109e8:	2a24      	cmp	r2, #36	; 0x24
 80109ea:	d835      	bhi.n	8010a58 <_realloc_r+0x1bc>
 80109ec:	003b      	movs	r3, r7
 80109ee:	2a13      	cmp	r2, #19
 80109f0:	d908      	bls.n	8010a04 <_realloc_r+0x168>
 80109f2:	6823      	ldr	r3, [r4, #0]
 80109f4:	60ab      	str	r3, [r5, #8]
 80109f6:	6863      	ldr	r3, [r4, #4]
 80109f8:	60eb      	str	r3, [r5, #12]
 80109fa:	2a1b      	cmp	r2, #27
 80109fc:	d81a      	bhi.n	8010a34 <_realloc_r+0x198>
 80109fe:	002b      	movs	r3, r5
 8010a00:	3408      	adds	r4, #8
 8010a02:	3310      	adds	r3, #16
 8010a04:	6822      	ldr	r2, [r4, #0]
 8010a06:	601a      	str	r2, [r3, #0]
 8010a08:	6862      	ldr	r2, [r4, #4]
 8010a0a:	605a      	str	r2, [r3, #4]
 8010a0c:	68a2      	ldr	r2, [r4, #8]
 8010a0e:	609a      	str	r2, [r3, #8]
 8010a10:	9b00      	ldr	r3, [sp, #0]
 8010a12:	4a74      	ldr	r2, [pc, #464]	; (8010be4 <_realloc_r+0x348>)
 8010a14:	18eb      	adds	r3, r5, r3
 8010a16:	6093      	str	r3, [r2, #8]
 8010a18:	9a00      	ldr	r2, [sp, #0]
 8010a1a:	1ab6      	subs	r6, r6, r2
 8010a1c:	2201      	movs	r2, #1
 8010a1e:	4316      	orrs	r6, r2
 8010a20:	605e      	str	r6, [r3, #4]
 8010a22:	686b      	ldr	r3, [r5, #4]
 8010a24:	4013      	ands	r3, r2
 8010a26:	9a00      	ldr	r2, [sp, #0]
 8010a28:	4313      	orrs	r3, r2
 8010a2a:	606b      	str	r3, [r5, #4]
 8010a2c:	9801      	ldr	r0, [sp, #4]
 8010a2e:	f7f9 ff93 	bl	800a958 <__malloc_unlock>
 8010a32:	e73d      	b.n	80108b0 <_realloc_r+0x14>
 8010a34:	68a3      	ldr	r3, [r4, #8]
 8010a36:	612b      	str	r3, [r5, #16]
 8010a38:	68e3      	ldr	r3, [r4, #12]
 8010a3a:	616b      	str	r3, [r5, #20]
 8010a3c:	2a24      	cmp	r2, #36	; 0x24
 8010a3e:	d003      	beq.n	8010a48 <_realloc_r+0x1ac>
 8010a40:	002b      	movs	r3, r5
 8010a42:	3410      	adds	r4, #16
 8010a44:	3318      	adds	r3, #24
 8010a46:	e7dd      	b.n	8010a04 <_realloc_r+0x168>
 8010a48:	6923      	ldr	r3, [r4, #16]
 8010a4a:	61ab      	str	r3, [r5, #24]
 8010a4c:	002b      	movs	r3, r5
 8010a4e:	6962      	ldr	r2, [r4, #20]
 8010a50:	3320      	adds	r3, #32
 8010a52:	61ea      	str	r2, [r5, #28]
 8010a54:	3418      	adds	r4, #24
 8010a56:	e7d5      	b.n	8010a04 <_realloc_r+0x168>
 8010a58:	0021      	movs	r1, r4
 8010a5a:	0038      	movs	r0, r7
 8010a5c:	f001 fbb5 	bl	80121ca <memmove>
 8010a60:	e7d6      	b.n	8010a10 <_realloc_r+0x174>
 8010a62:	9a00      	ldr	r2, [sp, #0]
 8010a64:	42b2      	cmp	r2, r6
 8010a66:	dc35      	bgt.n	8010ad4 <_realloc_r+0x238>
 8010a68:	0028      	movs	r0, r5
 8010a6a:	68da      	ldr	r2, [r3, #12]
 8010a6c:	689b      	ldr	r3, [r3, #8]
 8010a6e:	3008      	adds	r0, #8
 8010a70:	60da      	str	r2, [r3, #12]
 8010a72:	6093      	str	r3, [r2, #8]
 8010a74:	68aa      	ldr	r2, [r5, #8]
 8010a76:	68eb      	ldr	r3, [r5, #12]
 8010a78:	60d3      	str	r3, [r2, #12]
 8010a7a:	609a      	str	r2, [r3, #8]
 8010a7c:	9a03      	ldr	r2, [sp, #12]
 8010a7e:	3a04      	subs	r2, #4
 8010a80:	2a24      	cmp	r2, #36	; 0x24
 8010a82:	d823      	bhi.n	8010acc <_realloc_r+0x230>
 8010a84:	2a13      	cmp	r2, #19
 8010a86:	d907      	bls.n	8010a98 <_realloc_r+0x1fc>
 8010a88:	6823      	ldr	r3, [r4, #0]
 8010a8a:	60ab      	str	r3, [r5, #8]
 8010a8c:	6863      	ldr	r3, [r4, #4]
 8010a8e:	60eb      	str	r3, [r5, #12]
 8010a90:	2a1b      	cmp	r2, #27
 8010a92:	d809      	bhi.n	8010aa8 <_realloc_r+0x20c>
 8010a94:	3408      	adds	r4, #8
 8010a96:	3008      	adds	r0, #8
 8010a98:	6823      	ldr	r3, [r4, #0]
 8010a9a:	6003      	str	r3, [r0, #0]
 8010a9c:	6863      	ldr	r3, [r4, #4]
 8010a9e:	6043      	str	r3, [r0, #4]
 8010aa0:	68a3      	ldr	r3, [r4, #8]
 8010aa2:	6083      	str	r3, [r0, #8]
 8010aa4:	9502      	str	r5, [sp, #8]
 8010aa6:	e75e      	b.n	8010966 <_realloc_r+0xca>
 8010aa8:	68a3      	ldr	r3, [r4, #8]
 8010aaa:	612b      	str	r3, [r5, #16]
 8010aac:	68e3      	ldr	r3, [r4, #12]
 8010aae:	616b      	str	r3, [r5, #20]
 8010ab0:	2a24      	cmp	r2, #36	; 0x24
 8010ab2:	d003      	beq.n	8010abc <_realloc_r+0x220>
 8010ab4:	0028      	movs	r0, r5
 8010ab6:	3410      	adds	r4, #16
 8010ab8:	3018      	adds	r0, #24
 8010aba:	e7ed      	b.n	8010a98 <_realloc_r+0x1fc>
 8010abc:	0028      	movs	r0, r5
 8010abe:	6923      	ldr	r3, [r4, #16]
 8010ac0:	3020      	adds	r0, #32
 8010ac2:	61ab      	str	r3, [r5, #24]
 8010ac4:	6963      	ldr	r3, [r4, #20]
 8010ac6:	3418      	adds	r4, #24
 8010ac8:	61eb      	str	r3, [r5, #28]
 8010aca:	e7e5      	b.n	8010a98 <_realloc_r+0x1fc>
 8010acc:	0021      	movs	r1, r4
 8010ace:	f001 fb7c 	bl	80121ca <memmove>
 8010ad2:	e7e7      	b.n	8010aa4 <_realloc_r+0x208>
 8010ad4:	9b00      	ldr	r3, [sp, #0]
 8010ad6:	42bb      	cmp	r3, r7
 8010ad8:	dc31      	bgt.n	8010b3e <_realloc_r+0x2a2>
 8010ada:	0028      	movs	r0, r5
 8010adc:	68aa      	ldr	r2, [r5, #8]
 8010ade:	68eb      	ldr	r3, [r5, #12]
 8010ae0:	3008      	adds	r0, #8
 8010ae2:	60d3      	str	r3, [r2, #12]
 8010ae4:	609a      	str	r2, [r3, #8]
 8010ae6:	9a03      	ldr	r2, [sp, #12]
 8010ae8:	3a04      	subs	r2, #4
 8010aea:	2a24      	cmp	r2, #36	; 0x24
 8010aec:	d823      	bhi.n	8010b36 <_realloc_r+0x29a>
 8010aee:	2a13      	cmp	r2, #19
 8010af0:	d907      	bls.n	8010b02 <_realloc_r+0x266>
 8010af2:	6823      	ldr	r3, [r4, #0]
 8010af4:	60ab      	str	r3, [r5, #8]
 8010af6:	6863      	ldr	r3, [r4, #4]
 8010af8:	60eb      	str	r3, [r5, #12]
 8010afa:	2a1b      	cmp	r2, #27
 8010afc:	d809      	bhi.n	8010b12 <_realloc_r+0x276>
 8010afe:	3408      	adds	r4, #8
 8010b00:	3008      	adds	r0, #8
 8010b02:	6823      	ldr	r3, [r4, #0]
 8010b04:	6003      	str	r3, [r0, #0]
 8010b06:	6863      	ldr	r3, [r4, #4]
 8010b08:	6043      	str	r3, [r0, #4]
 8010b0a:	68a3      	ldr	r3, [r4, #8]
 8010b0c:	6083      	str	r3, [r0, #8]
 8010b0e:	003e      	movs	r6, r7
 8010b10:	e7c8      	b.n	8010aa4 <_realloc_r+0x208>
 8010b12:	68a3      	ldr	r3, [r4, #8]
 8010b14:	612b      	str	r3, [r5, #16]
 8010b16:	68e3      	ldr	r3, [r4, #12]
 8010b18:	616b      	str	r3, [r5, #20]
 8010b1a:	2a24      	cmp	r2, #36	; 0x24
 8010b1c:	d003      	beq.n	8010b26 <_realloc_r+0x28a>
 8010b1e:	0028      	movs	r0, r5
 8010b20:	3410      	adds	r4, #16
 8010b22:	3018      	adds	r0, #24
 8010b24:	e7ed      	b.n	8010b02 <_realloc_r+0x266>
 8010b26:	0028      	movs	r0, r5
 8010b28:	6923      	ldr	r3, [r4, #16]
 8010b2a:	3020      	adds	r0, #32
 8010b2c:	61ab      	str	r3, [r5, #24]
 8010b2e:	6963      	ldr	r3, [r4, #20]
 8010b30:	3418      	adds	r4, #24
 8010b32:	61eb      	str	r3, [r5, #28]
 8010b34:	e7e5      	b.n	8010b02 <_realloc_r+0x266>
 8010b36:	0021      	movs	r1, r4
 8010b38:	f001 fb47 	bl	80121ca <memmove>
 8010b3c:	e7e7      	b.n	8010b0e <_realloc_r+0x272>
 8010b3e:	9905      	ldr	r1, [sp, #20]
 8010b40:	9801      	ldr	r0, [sp, #4]
 8010b42:	f7f9 fced 	bl	800a520 <_malloc_r>
 8010b46:	1e07      	subs	r7, r0, #0
 8010b48:	d100      	bne.n	8010b4c <_realloc_r+0x2b0>
 8010b4a:	e76f      	b.n	8010a2c <_realloc_r+0x190>
 8010b4c:	0023      	movs	r3, r4
 8010b4e:	2201      	movs	r2, #1
 8010b50:	3b08      	subs	r3, #8
 8010b52:	685b      	ldr	r3, [r3, #4]
 8010b54:	4393      	bics	r3, r2
 8010b56:	9a04      	ldr	r2, [sp, #16]
 8010b58:	18d3      	adds	r3, r2, r3
 8010b5a:	0002      	movs	r2, r0
 8010b5c:	3a08      	subs	r2, #8
 8010b5e:	4293      	cmp	r3, r2
 8010b60:	d105      	bne.n	8010b6e <_realloc_r+0x2d2>
 8010b62:	685e      	ldr	r6, [r3, #4]
 8010b64:	2303      	movs	r3, #3
 8010b66:	439e      	bics	r6, r3
 8010b68:	9b03      	ldr	r3, [sp, #12]
 8010b6a:	18f6      	adds	r6, r6, r3
 8010b6c:	e6fb      	b.n	8010966 <_realloc_r+0xca>
 8010b6e:	9a03      	ldr	r2, [sp, #12]
 8010b70:	3a04      	subs	r2, #4
 8010b72:	2a24      	cmp	r2, #36	; 0x24
 8010b74:	d829      	bhi.n	8010bca <_realloc_r+0x32e>
 8010b76:	0003      	movs	r3, r0
 8010b78:	0021      	movs	r1, r4
 8010b7a:	2a13      	cmp	r2, #19
 8010b7c:	d908      	bls.n	8010b90 <_realloc_r+0x2f4>
 8010b7e:	6823      	ldr	r3, [r4, #0]
 8010b80:	6003      	str	r3, [r0, #0]
 8010b82:	6863      	ldr	r3, [r4, #4]
 8010b84:	6043      	str	r3, [r0, #4]
 8010b86:	2a1b      	cmp	r2, #27
 8010b88:	d80d      	bhi.n	8010ba6 <_realloc_r+0x30a>
 8010b8a:	0003      	movs	r3, r0
 8010b8c:	3108      	adds	r1, #8
 8010b8e:	3308      	adds	r3, #8
 8010b90:	680a      	ldr	r2, [r1, #0]
 8010b92:	601a      	str	r2, [r3, #0]
 8010b94:	684a      	ldr	r2, [r1, #4]
 8010b96:	605a      	str	r2, [r3, #4]
 8010b98:	688a      	ldr	r2, [r1, #8]
 8010b9a:	609a      	str	r2, [r3, #8]
 8010b9c:	0021      	movs	r1, r4
 8010b9e:	9801      	ldr	r0, [sp, #4]
 8010ba0:	f7fb f89e 	bl	800bce0 <_free_r>
 8010ba4:	e742      	b.n	8010a2c <_realloc_r+0x190>
 8010ba6:	68a3      	ldr	r3, [r4, #8]
 8010ba8:	6083      	str	r3, [r0, #8]
 8010baa:	68e3      	ldr	r3, [r4, #12]
 8010bac:	60c3      	str	r3, [r0, #12]
 8010bae:	2a24      	cmp	r2, #36	; 0x24
 8010bb0:	d003      	beq.n	8010bba <_realloc_r+0x31e>
 8010bb2:	0003      	movs	r3, r0
 8010bb4:	3110      	adds	r1, #16
 8010bb6:	3310      	adds	r3, #16
 8010bb8:	e7ea      	b.n	8010b90 <_realloc_r+0x2f4>
 8010bba:	6923      	ldr	r3, [r4, #16]
 8010bbc:	3118      	adds	r1, #24
 8010bbe:	6103      	str	r3, [r0, #16]
 8010bc0:	0003      	movs	r3, r0
 8010bc2:	6962      	ldr	r2, [r4, #20]
 8010bc4:	3318      	adds	r3, #24
 8010bc6:	6142      	str	r2, [r0, #20]
 8010bc8:	e7e2      	b.n	8010b90 <_realloc_r+0x2f4>
 8010bca:	0021      	movs	r1, r4
 8010bcc:	f001 fafd 	bl	80121ca <memmove>
 8010bd0:	e7e4      	b.n	8010b9c <_realloc_r+0x300>
 8010bd2:	9e03      	ldr	r6, [sp, #12]
 8010bd4:	e6c7      	b.n	8010966 <_realloc_r+0xca>
 8010bd6:	9902      	ldr	r1, [sp, #8]
 8010bd8:	4306      	orrs	r6, r0
 8010bda:	604e      	str	r6, [r1, #4]
 8010bdc:	6851      	ldr	r1, [r2, #4]
 8010bde:	430b      	orrs	r3, r1
 8010be0:	6053      	str	r3, [r2, #4]
 8010be2:	e6da      	b.n	801099a <_realloc_r+0xfe>
 8010be4:	20000028 	.word	0x20000028

08010be8 <_strtoul_l.constprop.0>:
 8010be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bea:	b087      	sub	sp, #28
 8010bec:	9202      	str	r2, [sp, #8]
 8010bee:	4a3e      	ldr	r2, [pc, #248]	; (8010ce8 <_strtoul_l.constprop.0+0x100>)
 8010bf0:	001e      	movs	r6, r3
 8010bf2:	9101      	str	r1, [sp, #4]
 8010bf4:	000b      	movs	r3, r1
 8010bf6:	4694      	mov	ip, r2
 8010bf8:	2108      	movs	r1, #8
 8010bfa:	9005      	str	r0, [sp, #20]
 8010bfc:	001a      	movs	r2, r3
 8010bfe:	4660      	mov	r0, ip
 8010c00:	7814      	ldrb	r4, [r2, #0]
 8010c02:	3301      	adds	r3, #1
 8010c04:	5d00      	ldrb	r0, [r0, r4]
 8010c06:	001d      	movs	r5, r3
 8010c08:	0007      	movs	r7, r0
 8010c0a:	400f      	ands	r7, r1
 8010c0c:	4208      	tst	r0, r1
 8010c0e:	d1f5      	bne.n	8010bfc <_strtoul_l.constprop.0+0x14>
 8010c10:	2c2d      	cmp	r4, #45	; 0x2d
 8010c12:	d13d      	bne.n	8010c90 <_strtoul_l.constprop.0+0xa8>
 8010c14:	2701      	movs	r7, #1
 8010c16:	781c      	ldrb	r4, [r3, #0]
 8010c18:	1c95      	adds	r5, r2, #2
 8010c1a:	2e00      	cmp	r6, #0
 8010c1c:	d05f      	beq.n	8010cde <_strtoul_l.constprop.0+0xf6>
 8010c1e:	2e10      	cmp	r6, #16
 8010c20:	d109      	bne.n	8010c36 <_strtoul_l.constprop.0+0x4e>
 8010c22:	2c30      	cmp	r4, #48	; 0x30
 8010c24:	d107      	bne.n	8010c36 <_strtoul_l.constprop.0+0x4e>
 8010c26:	2220      	movs	r2, #32
 8010c28:	782b      	ldrb	r3, [r5, #0]
 8010c2a:	4393      	bics	r3, r2
 8010c2c:	2b58      	cmp	r3, #88	; 0x58
 8010c2e:	d151      	bne.n	8010cd4 <_strtoul_l.constprop.0+0xec>
 8010c30:	2610      	movs	r6, #16
 8010c32:	786c      	ldrb	r4, [r5, #1]
 8010c34:	3502      	adds	r5, #2
 8010c36:	2001      	movs	r0, #1
 8010c38:	0031      	movs	r1, r6
 8010c3a:	4240      	negs	r0, r0
 8010c3c:	f7ef fa7e 	bl	800013c <__udivsi3>
 8010c40:	9003      	str	r0, [sp, #12]
 8010c42:	2001      	movs	r0, #1
 8010c44:	0031      	movs	r1, r6
 8010c46:	4240      	negs	r0, r0
 8010c48:	f7ef fafe 	bl	8000248 <__aeabi_uidivmod>
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	2201      	movs	r2, #1
 8010c50:	9104      	str	r1, [sp, #16]
 8010c52:	2101      	movs	r1, #1
 8010c54:	0018      	movs	r0, r3
 8010c56:	4694      	mov	ip, r2
 8010c58:	4249      	negs	r1, r1
 8010c5a:	0022      	movs	r2, r4
 8010c5c:	3a30      	subs	r2, #48	; 0x30
 8010c5e:	2a09      	cmp	r2, #9
 8010c60:	d903      	bls.n	8010c6a <_strtoul_l.constprop.0+0x82>
 8010c62:	3a11      	subs	r2, #17
 8010c64:	2a19      	cmp	r2, #25
 8010c66:	d818      	bhi.n	8010c9a <_strtoul_l.constprop.0+0xb2>
 8010c68:	320a      	adds	r2, #10
 8010c6a:	4296      	cmp	r6, r2
 8010c6c:	dd19      	ble.n	8010ca2 <_strtoul_l.constprop.0+0xba>
 8010c6e:	1c5c      	adds	r4, r3, #1
 8010c70:	d00b      	beq.n	8010c8a <_strtoul_l.constprop.0+0xa2>
 8010c72:	9c03      	ldr	r4, [sp, #12]
 8010c74:	000b      	movs	r3, r1
 8010c76:	4284      	cmp	r4, r0
 8010c78:	d307      	bcc.n	8010c8a <_strtoul_l.constprop.0+0xa2>
 8010c7a:	d103      	bne.n	8010c84 <_strtoul_l.constprop.0+0x9c>
 8010c7c:	9c04      	ldr	r4, [sp, #16]
 8010c7e:	000b      	movs	r3, r1
 8010c80:	4294      	cmp	r4, r2
 8010c82:	db02      	blt.n	8010c8a <_strtoul_l.constprop.0+0xa2>
 8010c84:	4663      	mov	r3, ip
 8010c86:	4370      	muls	r0, r6
 8010c88:	1810      	adds	r0, r2, r0
 8010c8a:	782c      	ldrb	r4, [r5, #0]
 8010c8c:	3501      	adds	r5, #1
 8010c8e:	e7e4      	b.n	8010c5a <_strtoul_l.constprop.0+0x72>
 8010c90:	2c2b      	cmp	r4, #43	; 0x2b
 8010c92:	d1c2      	bne.n	8010c1a <_strtoul_l.constprop.0+0x32>
 8010c94:	781c      	ldrb	r4, [r3, #0]
 8010c96:	1c95      	adds	r5, r2, #2
 8010c98:	e7bf      	b.n	8010c1a <_strtoul_l.constprop.0+0x32>
 8010c9a:	0022      	movs	r2, r4
 8010c9c:	3a61      	subs	r2, #97	; 0x61
 8010c9e:	2a19      	cmp	r2, #25
 8010ca0:	d9e2      	bls.n	8010c68 <_strtoul_l.constprop.0+0x80>
 8010ca2:	1c5a      	adds	r2, r3, #1
 8010ca4:	d108      	bne.n	8010cb8 <_strtoul_l.constprop.0+0xd0>
 8010ca6:	2222      	movs	r2, #34	; 0x22
 8010ca8:	9905      	ldr	r1, [sp, #20]
 8010caa:	0018      	movs	r0, r3
 8010cac:	600a      	str	r2, [r1, #0]
 8010cae:	9a02      	ldr	r2, [sp, #8]
 8010cb0:	2a00      	cmp	r2, #0
 8010cb2:	d109      	bne.n	8010cc8 <_strtoul_l.constprop.0+0xe0>
 8010cb4:	b007      	add	sp, #28
 8010cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010cb8:	2f00      	cmp	r7, #0
 8010cba:	d000      	beq.n	8010cbe <_strtoul_l.constprop.0+0xd6>
 8010cbc:	4240      	negs	r0, r0
 8010cbe:	9a02      	ldr	r2, [sp, #8]
 8010cc0:	2a00      	cmp	r2, #0
 8010cc2:	d0f7      	beq.n	8010cb4 <_strtoul_l.constprop.0+0xcc>
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d001      	beq.n	8010ccc <_strtoul_l.constprop.0+0xe4>
 8010cc8:	1e6b      	subs	r3, r5, #1
 8010cca:	9301      	str	r3, [sp, #4]
 8010ccc:	9b02      	ldr	r3, [sp, #8]
 8010cce:	9a01      	ldr	r2, [sp, #4]
 8010cd0:	601a      	str	r2, [r3, #0]
 8010cd2:	e7ef      	b.n	8010cb4 <_strtoul_l.constprop.0+0xcc>
 8010cd4:	2430      	movs	r4, #48	; 0x30
 8010cd6:	2e00      	cmp	r6, #0
 8010cd8:	d1ad      	bne.n	8010c36 <_strtoul_l.constprop.0+0x4e>
 8010cda:	3608      	adds	r6, #8
 8010cdc:	e7ab      	b.n	8010c36 <_strtoul_l.constprop.0+0x4e>
 8010cde:	2c30      	cmp	r4, #48	; 0x30
 8010ce0:	d0a1      	beq.n	8010c26 <_strtoul_l.constprop.0+0x3e>
 8010ce2:	260a      	movs	r6, #10
 8010ce4:	e7a7      	b.n	8010c36 <_strtoul_l.constprop.0+0x4e>
 8010ce6:	46c0      	nop			; (mov r8, r8)
 8010ce8:	080141e1 	.word	0x080141e1

08010cec <_strtoul_r>:
 8010cec:	b510      	push	{r4, lr}
 8010cee:	f7ff ff7b 	bl	8010be8 <_strtoul_l.constprop.0>
 8010cf2:	bd10      	pop	{r4, pc}

08010cf4 <_strtoll_l.constprop.0>:
 8010cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cf6:	b08d      	sub	sp, #52	; 0x34
 8010cf8:	9203      	str	r2, [sp, #12]
 8010cfa:	4a53      	ldr	r2, [pc, #332]	; (8010e48 <_strtoll_l.constprop.0+0x154>)
 8010cfc:	001e      	movs	r6, r3
 8010cfe:	9102      	str	r1, [sp, #8]
 8010d00:	000b      	movs	r3, r1
 8010d02:	4694      	mov	ip, r2
 8010d04:	2108      	movs	r1, #8
 8010d06:	900a      	str	r0, [sp, #40]	; 0x28
 8010d08:	001a      	movs	r2, r3
 8010d0a:	4660      	mov	r0, ip
 8010d0c:	7814      	ldrb	r4, [r2, #0]
 8010d0e:	3301      	adds	r3, #1
 8010d10:	5d00      	ldrb	r0, [r0, r4]
 8010d12:	001d      	movs	r5, r3
 8010d14:	0007      	movs	r7, r0
 8010d16:	400f      	ands	r7, r1
 8010d18:	4208      	tst	r0, r1
 8010d1a:	d1f5      	bne.n	8010d08 <_strtoll_l.constprop.0+0x14>
 8010d1c:	2c2d      	cmp	r4, #45	; 0x2d
 8010d1e:	d153      	bne.n	8010dc8 <_strtoll_l.constprop.0+0xd4>
 8010d20:	781c      	ldrb	r4, [r3, #0]
 8010d22:	2301      	movs	r3, #1
 8010d24:	1c95      	adds	r5, r2, #2
 8010d26:	9301      	str	r3, [sp, #4]
 8010d28:	2e00      	cmp	r6, #0
 8010d2a:	d100      	bne.n	8010d2e <_strtoll_l.constprop.0+0x3a>
 8010d2c:	e086      	b.n	8010e3c <_strtoll_l.constprop.0+0x148>
 8010d2e:	2e10      	cmp	r6, #16
 8010d30:	d10a      	bne.n	8010d48 <_strtoll_l.constprop.0+0x54>
 8010d32:	2c30      	cmp	r4, #48	; 0x30
 8010d34:	d108      	bne.n	8010d48 <_strtoll_l.constprop.0+0x54>
 8010d36:	2220      	movs	r2, #32
 8010d38:	782b      	ldrb	r3, [r5, #0]
 8010d3a:	4393      	bics	r3, r2
 8010d3c:	2b58      	cmp	r3, #88	; 0x58
 8010d3e:	d000      	beq.n	8010d42 <_strtoll_l.constprop.0+0x4e>
 8010d40:	e076      	b.n	8010e30 <_strtoll_l.constprop.0+0x13c>
 8010d42:	2610      	movs	r6, #16
 8010d44:	786c      	ldrb	r4, [r5, #1]
 8010d46:	3502      	adds	r5, #2
 8010d48:	2001      	movs	r0, #1
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	493f      	ldr	r1, [pc, #252]	; (8010e4c <_strtoll_l.constprop.0+0x158>)
 8010d4e:	9a01      	ldr	r2, [sp, #4]
 8010d50:	4240      	negs	r0, r0
 8010d52:	1812      	adds	r2, r2, r0
 8010d54:	414b      	adcs	r3, r1
 8010d56:	9204      	str	r2, [sp, #16]
 8010d58:	9305      	str	r3, [sp, #20]
 8010d5a:	9804      	ldr	r0, [sp, #16]
 8010d5c:	9905      	ldr	r1, [sp, #20]
 8010d5e:	17f3      	asrs	r3, r6, #31
 8010d60:	0032      	movs	r2, r6
 8010d62:	930b      	str	r3, [sp, #44]	; 0x2c
 8010d64:	f7ef fb9e 	bl	80004a4 <__aeabi_uldivmod>
 8010d68:	2300      	movs	r3, #0
 8010d6a:	000f      	movs	r7, r1
 8010d6c:	9008      	str	r0, [sp, #32]
 8010d6e:	2100      	movs	r1, #0
 8010d70:	2000      	movs	r0, #0
 8010d72:	9209      	str	r2, [sp, #36]	; 0x24
 8010d74:	0022      	movs	r2, r4
 8010d76:	3a30      	subs	r2, #48	; 0x30
 8010d78:	2a09      	cmp	r2, #9
 8010d7a:	d82b      	bhi.n	8010dd4 <_strtoll_l.constprop.0+0xe0>
 8010d7c:	0014      	movs	r4, r2
 8010d7e:	42a6      	cmp	r6, r4
 8010d80:	dd37      	ble.n	8010df2 <_strtoll_l.constprop.0+0xfe>
 8010d82:	1c5a      	adds	r2, r3, #1
 8010d84:	d01d      	beq.n	8010dc2 <_strtoll_l.constprop.0+0xce>
 8010d86:	42b9      	cmp	r1, r7
 8010d88:	d830      	bhi.n	8010dec <_strtoll_l.constprop.0+0xf8>
 8010d8a:	d102      	bne.n	8010d92 <_strtoll_l.constprop.0+0x9e>
 8010d8c:	9b08      	ldr	r3, [sp, #32]
 8010d8e:	4298      	cmp	r0, r3
 8010d90:	d82c      	bhi.n	8010dec <_strtoll_l.constprop.0+0xf8>
 8010d92:	9b08      	ldr	r3, [sp, #32]
 8010d94:	4283      	cmp	r3, r0
 8010d96:	d106      	bne.n	8010da6 <_strtoll_l.constprop.0+0xb2>
 8010d98:	428f      	cmp	r7, r1
 8010d9a:	d104      	bne.n	8010da6 <_strtoll_l.constprop.0+0xb2>
 8010d9c:	2301      	movs	r3, #1
 8010d9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010da0:	425b      	negs	r3, r3
 8010da2:	42a2      	cmp	r2, r4
 8010da4:	db0d      	blt.n	8010dc2 <_strtoll_l.constprop.0+0xce>
 8010da6:	000b      	movs	r3, r1
 8010da8:	0002      	movs	r2, r0
 8010daa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010dac:	0030      	movs	r0, r6
 8010dae:	f7ef fb99 	bl	80004e4 <__aeabi_lmul>
 8010db2:	17e3      	asrs	r3, r4, #31
 8010db4:	9406      	str	r4, [sp, #24]
 8010db6:	9307      	str	r3, [sp, #28]
 8010db8:	9b06      	ldr	r3, [sp, #24]
 8010dba:	9c07      	ldr	r4, [sp, #28]
 8010dbc:	18c0      	adds	r0, r0, r3
 8010dbe:	4161      	adcs	r1, r4
 8010dc0:	2301      	movs	r3, #1
 8010dc2:	782c      	ldrb	r4, [r5, #0]
 8010dc4:	3501      	adds	r5, #1
 8010dc6:	e7d5      	b.n	8010d74 <_strtoll_l.constprop.0+0x80>
 8010dc8:	9701      	str	r7, [sp, #4]
 8010dca:	2c2b      	cmp	r4, #43	; 0x2b
 8010dcc:	d1ac      	bne.n	8010d28 <_strtoll_l.constprop.0+0x34>
 8010dce:	781c      	ldrb	r4, [r3, #0]
 8010dd0:	1c95      	adds	r5, r2, #2
 8010dd2:	e7a9      	b.n	8010d28 <_strtoll_l.constprop.0+0x34>
 8010dd4:	0022      	movs	r2, r4
 8010dd6:	3a41      	subs	r2, #65	; 0x41
 8010dd8:	2a19      	cmp	r2, #25
 8010dda:	d801      	bhi.n	8010de0 <_strtoll_l.constprop.0+0xec>
 8010ddc:	3c37      	subs	r4, #55	; 0x37
 8010dde:	e7ce      	b.n	8010d7e <_strtoll_l.constprop.0+0x8a>
 8010de0:	0022      	movs	r2, r4
 8010de2:	3a61      	subs	r2, #97	; 0x61
 8010de4:	2a19      	cmp	r2, #25
 8010de6:	d804      	bhi.n	8010df2 <_strtoll_l.constprop.0+0xfe>
 8010de8:	3c57      	subs	r4, #87	; 0x57
 8010dea:	e7c8      	b.n	8010d7e <_strtoll_l.constprop.0+0x8a>
 8010dec:	2301      	movs	r3, #1
 8010dee:	425b      	negs	r3, r3
 8010df0:	e7e7      	b.n	8010dc2 <_strtoll_l.constprop.0+0xce>
 8010df2:	1c5a      	adds	r2, r3, #1
 8010df4:	d109      	bne.n	8010e0a <_strtoll_l.constprop.0+0x116>
 8010df6:	9804      	ldr	r0, [sp, #16]
 8010df8:	9905      	ldr	r1, [sp, #20]
 8010dfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010dfc:	3323      	adds	r3, #35	; 0x23
 8010dfe:	6013      	str	r3, [r2, #0]
 8010e00:	9b03      	ldr	r3, [sp, #12]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d10e      	bne.n	8010e24 <_strtoll_l.constprop.0+0x130>
 8010e06:	b00d      	add	sp, #52	; 0x34
 8010e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e0a:	9a01      	ldr	r2, [sp, #4]
 8010e0c:	2a00      	cmp	r2, #0
 8010e0e:	d004      	beq.n	8010e1a <_strtoll_l.constprop.0+0x126>
 8010e10:	0006      	movs	r6, r0
 8010e12:	000f      	movs	r7, r1
 8010e14:	2100      	movs	r1, #0
 8010e16:	4270      	negs	r0, r6
 8010e18:	41b9      	sbcs	r1, r7
 8010e1a:	9a03      	ldr	r2, [sp, #12]
 8010e1c:	2a00      	cmp	r2, #0
 8010e1e:	d0f2      	beq.n	8010e06 <_strtoll_l.constprop.0+0x112>
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d001      	beq.n	8010e28 <_strtoll_l.constprop.0+0x134>
 8010e24:	1e6b      	subs	r3, r5, #1
 8010e26:	9302      	str	r3, [sp, #8]
 8010e28:	9b03      	ldr	r3, [sp, #12]
 8010e2a:	9a02      	ldr	r2, [sp, #8]
 8010e2c:	601a      	str	r2, [r3, #0]
 8010e2e:	e7ea      	b.n	8010e06 <_strtoll_l.constprop.0+0x112>
 8010e30:	2430      	movs	r4, #48	; 0x30
 8010e32:	2e00      	cmp	r6, #0
 8010e34:	d000      	beq.n	8010e38 <_strtoll_l.constprop.0+0x144>
 8010e36:	e787      	b.n	8010d48 <_strtoll_l.constprop.0+0x54>
 8010e38:	3608      	adds	r6, #8
 8010e3a:	e785      	b.n	8010d48 <_strtoll_l.constprop.0+0x54>
 8010e3c:	2c30      	cmp	r4, #48	; 0x30
 8010e3e:	d100      	bne.n	8010e42 <_strtoll_l.constprop.0+0x14e>
 8010e40:	e779      	b.n	8010d36 <_strtoll_l.constprop.0+0x42>
 8010e42:	260a      	movs	r6, #10
 8010e44:	e780      	b.n	8010d48 <_strtoll_l.constprop.0+0x54>
 8010e46:	46c0      	nop			; (mov r8, r8)
 8010e48:	080141e1 	.word	0x080141e1
 8010e4c:	7fffffff 	.word	0x7fffffff

08010e50 <_strtoll_r>:
 8010e50:	b510      	push	{r4, lr}
 8010e52:	f7ff ff4f 	bl	8010cf4 <_strtoll_l.constprop.0>
 8010e56:	bd10      	pop	{r4, pc}

08010e58 <_strtoull_l.constprop.0>:
 8010e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e5a:	b08b      	sub	sp, #44	; 0x2c
 8010e5c:	9202      	str	r2, [sp, #8]
 8010e5e:	4a54      	ldr	r2, [pc, #336]	; (8010fb0 <_strtoull_l.constprop.0+0x158>)
 8010e60:	001e      	movs	r6, r3
 8010e62:	9101      	str	r1, [sp, #4]
 8010e64:	000b      	movs	r3, r1
 8010e66:	4694      	mov	ip, r2
 8010e68:	2108      	movs	r1, #8
 8010e6a:	9009      	str	r0, [sp, #36]	; 0x24
 8010e6c:	001a      	movs	r2, r3
 8010e6e:	4660      	mov	r0, ip
 8010e70:	7814      	ldrb	r4, [r2, #0]
 8010e72:	3301      	adds	r3, #1
 8010e74:	5d00      	ldrb	r0, [r0, r4]
 8010e76:	001d      	movs	r5, r3
 8010e78:	0007      	movs	r7, r0
 8010e7a:	400f      	ands	r7, r1
 8010e7c:	4208      	tst	r0, r1
 8010e7e:	d1f5      	bne.n	8010e6c <_strtoull_l.constprop.0+0x14>
 8010e80:	2c2d      	cmp	r4, #45	; 0x2d
 8010e82:	d154      	bne.n	8010f2e <_strtoull_l.constprop.0+0xd6>
 8010e84:	781c      	ldrb	r4, [r3, #0]
 8010e86:	2301      	movs	r3, #1
 8010e88:	1c95      	adds	r5, r2, #2
 8010e8a:	9306      	str	r3, [sp, #24]
 8010e8c:	2e00      	cmp	r6, #0
 8010e8e:	d100      	bne.n	8010e92 <_strtoull_l.constprop.0+0x3a>
 8010e90:	e088      	b.n	8010fa4 <_strtoull_l.constprop.0+0x14c>
 8010e92:	2e10      	cmp	r6, #16
 8010e94:	d10a      	bne.n	8010eac <_strtoull_l.constprop.0+0x54>
 8010e96:	2c30      	cmp	r4, #48	; 0x30
 8010e98:	d108      	bne.n	8010eac <_strtoull_l.constprop.0+0x54>
 8010e9a:	2220      	movs	r2, #32
 8010e9c:	782b      	ldrb	r3, [r5, #0]
 8010e9e:	4393      	bics	r3, r2
 8010ea0:	2b58      	cmp	r3, #88	; 0x58
 8010ea2:	d000      	beq.n	8010ea6 <_strtoull_l.constprop.0+0x4e>
 8010ea4:	e078      	b.n	8010f98 <_strtoull_l.constprop.0+0x140>
 8010ea6:	2610      	movs	r6, #16
 8010ea8:	786c      	ldrb	r4, [r5, #1]
 8010eaa:	3502      	adds	r5, #2
 8010eac:	17f7      	asrs	r7, r6, #31
 8010eae:	0032      	movs	r2, r6
 8010eb0:	003b      	movs	r3, r7
 8010eb2:	2001      	movs	r0, #1
 8010eb4:	4240      	negs	r0, r0
 8010eb6:	17c1      	asrs	r1, r0, #31
 8010eb8:	f7ef faf4 	bl	80004a4 <__aeabi_uldivmod>
 8010ebc:	0032      	movs	r2, r6
 8010ebe:	9007      	str	r0, [sp, #28]
 8010ec0:	9103      	str	r1, [sp, #12]
 8010ec2:	003b      	movs	r3, r7
 8010ec4:	2001      	movs	r0, #1
 8010ec6:	4240      	negs	r0, r0
 8010ec8:	17c1      	asrs	r1, r0, #31
 8010eca:	f7ef faeb 	bl	80004a4 <__aeabi_uldivmod>
 8010ece:	2300      	movs	r3, #0
 8010ed0:	2000      	movs	r0, #0
 8010ed2:	2100      	movs	r1, #0
 8010ed4:	9208      	str	r2, [sp, #32]
 8010ed6:	0022      	movs	r2, r4
 8010ed8:	3a30      	subs	r2, #48	; 0x30
 8010eda:	2a09      	cmp	r2, #9
 8010edc:	d82d      	bhi.n	8010f3a <_strtoull_l.constprop.0+0xe2>
 8010ede:	0014      	movs	r4, r2
 8010ee0:	42a6      	cmp	r6, r4
 8010ee2:	dd39      	ble.n	8010f58 <_strtoull_l.constprop.0+0x100>
 8010ee4:	1c5a      	adds	r2, r3, #1
 8010ee6:	d01f      	beq.n	8010f28 <_strtoull_l.constprop.0+0xd0>
 8010ee8:	9b03      	ldr	r3, [sp, #12]
 8010eea:	4299      	cmp	r1, r3
 8010eec:	d831      	bhi.n	8010f52 <_strtoull_l.constprop.0+0xfa>
 8010eee:	d102      	bne.n	8010ef6 <_strtoull_l.constprop.0+0x9e>
 8010ef0:	9b07      	ldr	r3, [sp, #28]
 8010ef2:	4298      	cmp	r0, r3
 8010ef4:	d82d      	bhi.n	8010f52 <_strtoull_l.constprop.0+0xfa>
 8010ef6:	9b07      	ldr	r3, [sp, #28]
 8010ef8:	4283      	cmp	r3, r0
 8010efa:	d107      	bne.n	8010f0c <_strtoull_l.constprop.0+0xb4>
 8010efc:	9b03      	ldr	r3, [sp, #12]
 8010efe:	428b      	cmp	r3, r1
 8010f00:	d104      	bne.n	8010f0c <_strtoull_l.constprop.0+0xb4>
 8010f02:	2301      	movs	r3, #1
 8010f04:	9a08      	ldr	r2, [sp, #32]
 8010f06:	425b      	negs	r3, r3
 8010f08:	42a2      	cmp	r2, r4
 8010f0a:	db0d      	blt.n	8010f28 <_strtoull_l.constprop.0+0xd0>
 8010f0c:	000b      	movs	r3, r1
 8010f0e:	0002      	movs	r2, r0
 8010f10:	0039      	movs	r1, r7
 8010f12:	0030      	movs	r0, r6
 8010f14:	f7ef fae6 	bl	80004e4 <__aeabi_lmul>
 8010f18:	17e3      	asrs	r3, r4, #31
 8010f1a:	9404      	str	r4, [sp, #16]
 8010f1c:	9305      	str	r3, [sp, #20]
 8010f1e:	9b04      	ldr	r3, [sp, #16]
 8010f20:	9c05      	ldr	r4, [sp, #20]
 8010f22:	18c0      	adds	r0, r0, r3
 8010f24:	4161      	adcs	r1, r4
 8010f26:	2301      	movs	r3, #1
 8010f28:	782c      	ldrb	r4, [r5, #0]
 8010f2a:	3501      	adds	r5, #1
 8010f2c:	e7d3      	b.n	8010ed6 <_strtoull_l.constprop.0+0x7e>
 8010f2e:	9706      	str	r7, [sp, #24]
 8010f30:	2c2b      	cmp	r4, #43	; 0x2b
 8010f32:	d1ab      	bne.n	8010e8c <_strtoull_l.constprop.0+0x34>
 8010f34:	781c      	ldrb	r4, [r3, #0]
 8010f36:	1c95      	adds	r5, r2, #2
 8010f38:	e7a8      	b.n	8010e8c <_strtoull_l.constprop.0+0x34>
 8010f3a:	0022      	movs	r2, r4
 8010f3c:	3a41      	subs	r2, #65	; 0x41
 8010f3e:	2a19      	cmp	r2, #25
 8010f40:	d801      	bhi.n	8010f46 <_strtoull_l.constprop.0+0xee>
 8010f42:	3c37      	subs	r4, #55	; 0x37
 8010f44:	e7cc      	b.n	8010ee0 <_strtoull_l.constprop.0+0x88>
 8010f46:	0022      	movs	r2, r4
 8010f48:	3a61      	subs	r2, #97	; 0x61
 8010f4a:	2a19      	cmp	r2, #25
 8010f4c:	d804      	bhi.n	8010f58 <_strtoull_l.constprop.0+0x100>
 8010f4e:	3c57      	subs	r4, #87	; 0x57
 8010f50:	e7c6      	b.n	8010ee0 <_strtoull_l.constprop.0+0x88>
 8010f52:	2301      	movs	r3, #1
 8010f54:	425b      	negs	r3, r3
 8010f56:	e7e7      	b.n	8010f28 <_strtoull_l.constprop.0+0xd0>
 8010f58:	1c5a      	adds	r2, r3, #1
 8010f5a:	d10a      	bne.n	8010f72 <_strtoull_l.constprop.0+0x11a>
 8010f5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010f5e:	3323      	adds	r3, #35	; 0x23
 8010f60:	6013      	str	r3, [r2, #0]
 8010f62:	9b02      	ldr	r3, [sp, #8]
 8010f64:	2001      	movs	r0, #1
 8010f66:	4240      	negs	r0, r0
 8010f68:	17c1      	asrs	r1, r0, #31
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d10e      	bne.n	8010f8c <_strtoull_l.constprop.0+0x134>
 8010f6e:	b00b      	add	sp, #44	; 0x2c
 8010f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f72:	9a06      	ldr	r2, [sp, #24]
 8010f74:	2a00      	cmp	r2, #0
 8010f76:	d004      	beq.n	8010f82 <_strtoull_l.constprop.0+0x12a>
 8010f78:	0006      	movs	r6, r0
 8010f7a:	000f      	movs	r7, r1
 8010f7c:	2100      	movs	r1, #0
 8010f7e:	4270      	negs	r0, r6
 8010f80:	41b9      	sbcs	r1, r7
 8010f82:	9a02      	ldr	r2, [sp, #8]
 8010f84:	2a00      	cmp	r2, #0
 8010f86:	d0f2      	beq.n	8010f6e <_strtoull_l.constprop.0+0x116>
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d001      	beq.n	8010f90 <_strtoull_l.constprop.0+0x138>
 8010f8c:	1e6b      	subs	r3, r5, #1
 8010f8e:	9301      	str	r3, [sp, #4]
 8010f90:	9b02      	ldr	r3, [sp, #8]
 8010f92:	9a01      	ldr	r2, [sp, #4]
 8010f94:	601a      	str	r2, [r3, #0]
 8010f96:	e7ea      	b.n	8010f6e <_strtoull_l.constprop.0+0x116>
 8010f98:	2430      	movs	r4, #48	; 0x30
 8010f9a:	2e00      	cmp	r6, #0
 8010f9c:	d000      	beq.n	8010fa0 <_strtoull_l.constprop.0+0x148>
 8010f9e:	e785      	b.n	8010eac <_strtoull_l.constprop.0+0x54>
 8010fa0:	3608      	adds	r6, #8
 8010fa2:	e783      	b.n	8010eac <_strtoull_l.constprop.0+0x54>
 8010fa4:	2c30      	cmp	r4, #48	; 0x30
 8010fa6:	d100      	bne.n	8010faa <_strtoull_l.constprop.0+0x152>
 8010fa8:	e777      	b.n	8010e9a <_strtoull_l.constprop.0+0x42>
 8010faa:	260a      	movs	r6, #10
 8010fac:	e77e      	b.n	8010eac <_strtoull_l.constprop.0+0x54>
 8010fae:	46c0      	nop			; (mov r8, r8)
 8010fb0:	080141e1 	.word	0x080141e1

08010fb4 <_strtoull_r>:
 8010fb4:	b510      	push	{r4, lr}
 8010fb6:	f7ff ff4f 	bl	8010e58 <_strtoull_l.constprop.0>
 8010fba:	bd10      	pop	{r4, pc}

08010fbc <_mbrtowc_r>:
 8010fbc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010fbe:	0004      	movs	r4, r0
 8010fc0:	0010      	movs	r0, r2
 8010fc2:	4a0b      	ldr	r2, [pc, #44]	; (8010ff0 <_mbrtowc_r+0x34>)
 8010fc4:	9d06      	ldr	r5, [sp, #24]
 8010fc6:	32e4      	adds	r2, #228	; 0xe4
 8010fc8:	6816      	ldr	r6, [r2, #0]
 8010fca:	2800      	cmp	r0, #0
 8010fcc:	d10c      	bne.n	8010fe8 <_mbrtowc_r+0x2c>
 8010fce:	2301      	movs	r3, #1
 8010fd0:	0001      	movs	r1, r0
 8010fd2:	4a08      	ldr	r2, [pc, #32]	; (8010ff4 <_mbrtowc_r+0x38>)
 8010fd4:	9500      	str	r5, [sp, #0]
 8010fd6:	0020      	movs	r0, r4
 8010fd8:	47b0      	blx	r6
 8010fda:	1c43      	adds	r3, r0, #1
 8010fdc:	d103      	bne.n	8010fe6 <_mbrtowc_r+0x2a>
 8010fde:	2300      	movs	r3, #0
 8010fe0:	602b      	str	r3, [r5, #0]
 8010fe2:	338a      	adds	r3, #138	; 0x8a
 8010fe4:	6023      	str	r3, [r4, #0]
 8010fe6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8010fe8:	0002      	movs	r2, r0
 8010fea:	9500      	str	r5, [sp, #0]
 8010fec:	e7f3      	b.n	8010fd6 <_mbrtowc_r+0x1a>
 8010fee:	46c0      	nop			; (mov r8, r8)
 8010ff0:	20000444 	.word	0x20000444
 8010ff4:	0801456b 	.word	0x0801456b

08010ff8 <iswspace>:
 8010ff8:	b510      	push	{r4, lr}
 8010ffa:	2100      	movs	r1, #0
 8010ffc:	f000 f802 	bl	8011004 <iswspace_l>
 8011000:	bd10      	pop	{r4, pc}
	...

08011004 <iswspace_l>:
 8011004:	0003      	movs	r3, r0
 8011006:	2000      	movs	r0, #0
 8011008:	2bff      	cmp	r3, #255	; 0xff
 801100a:	d803      	bhi.n	8011014 <iswspace_l+0x10>
 801100c:	4a02      	ldr	r2, [pc, #8]	; (8011018 <iswspace_l+0x14>)
 801100e:	5cd0      	ldrb	r0, [r2, r3]
 8011010:	2308      	movs	r3, #8
 8011012:	4018      	ands	r0, r3
 8011014:	4770      	bx	lr
 8011016:	46c0      	nop			; (mov r8, r8)
 8011018:	080141e1 	.word	0x080141e1

0801101c <fiprintf>:
 801101c:	b40e      	push	{r1, r2, r3}
 801101e:	b517      	push	{r0, r1, r2, r4, lr}
 8011020:	4c05      	ldr	r4, [pc, #20]	; (8011038 <fiprintf+0x1c>)
 8011022:	ab05      	add	r3, sp, #20
 8011024:	cb04      	ldmia	r3!, {r2}
 8011026:	0001      	movs	r1, r0
 8011028:	6820      	ldr	r0, [r4, #0]
 801102a:	9301      	str	r3, [sp, #4]
 801102c:	f000 f954 	bl	80112d8 <_vfiprintf_r>
 8011030:	bc1e      	pop	{r1, r2, r3, r4}
 8011032:	bc08      	pop	{r3}
 8011034:	b003      	add	sp, #12
 8011036:	4718      	bx	r3
 8011038:	200006d0 	.word	0x200006d0

0801103c <__ssprint_r>:
 801103c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801103e:	6813      	ldr	r3, [r2, #0]
 8011040:	b087      	sub	sp, #28
 8011042:	0017      	movs	r7, r2
 8011044:	9303      	str	r3, [sp, #12]
 8011046:	6893      	ldr	r3, [r2, #8]
 8011048:	2200      	movs	r2, #0
 801104a:	000c      	movs	r4, r1
 801104c:	9005      	str	r0, [sp, #20]
 801104e:	9202      	str	r2, [sp, #8]
 8011050:	9201      	str	r2, [sp, #4]
 8011052:	4293      	cmp	r3, r2
 8011054:	d10d      	bne.n	8011072 <__ssprint_r+0x36>
 8011056:	2000      	movs	r0, #0
 8011058:	2300      	movs	r3, #0
 801105a:	607b      	str	r3, [r7, #4]
 801105c:	b007      	add	sp, #28
 801105e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011060:	9b03      	ldr	r3, [sp, #12]
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	9302      	str	r3, [sp, #8]
 8011066:	9b03      	ldr	r3, [sp, #12]
 8011068:	685b      	ldr	r3, [r3, #4]
 801106a:	9301      	str	r3, [sp, #4]
 801106c:	9b03      	ldr	r3, [sp, #12]
 801106e:	3308      	adds	r3, #8
 8011070:	9303      	str	r3, [sp, #12]
 8011072:	9a01      	ldr	r2, [sp, #4]
 8011074:	68a6      	ldr	r6, [r4, #8]
 8011076:	6823      	ldr	r3, [r4, #0]
 8011078:	2a00      	cmp	r2, #0
 801107a:	d0f1      	beq.n	8011060 <__ssprint_r+0x24>
 801107c:	42b2      	cmp	r2, r6
 801107e:	d32e      	bcc.n	80110de <__ssprint_r+0xa2>
 8011080:	2190      	movs	r1, #144	; 0x90
 8011082:	89a2      	ldrh	r2, [r4, #12]
 8011084:	00c9      	lsls	r1, r1, #3
 8011086:	420a      	tst	r2, r1
 8011088:	d029      	beq.n	80110de <__ssprint_r+0xa2>
 801108a:	2003      	movs	r0, #3
 801108c:	6921      	ldr	r1, [r4, #16]
 801108e:	1a5b      	subs	r3, r3, r1
 8011090:	9304      	str	r3, [sp, #16]
 8011092:	6963      	ldr	r3, [r4, #20]
 8011094:	4343      	muls	r3, r0
 8011096:	0fdd      	lsrs	r5, r3, #31
 8011098:	18ed      	adds	r5, r5, r3
 801109a:	9b04      	ldr	r3, [sp, #16]
 801109c:	9801      	ldr	r0, [sp, #4]
 801109e:	3301      	adds	r3, #1
 80110a0:	181b      	adds	r3, r3, r0
 80110a2:	106d      	asrs	r5, r5, #1
 80110a4:	42ab      	cmp	r3, r5
 80110a6:	d900      	bls.n	80110aa <__ssprint_r+0x6e>
 80110a8:	001d      	movs	r5, r3
 80110aa:	0552      	lsls	r2, r2, #21
 80110ac:	d532      	bpl.n	8011114 <__ssprint_r+0xd8>
 80110ae:	0029      	movs	r1, r5
 80110b0:	9805      	ldr	r0, [sp, #20]
 80110b2:	f7f9 fa35 	bl	800a520 <_malloc_r>
 80110b6:	1e06      	subs	r6, r0, #0
 80110b8:	d036      	beq.n	8011128 <__ssprint_r+0xec>
 80110ba:	9a04      	ldr	r2, [sp, #16]
 80110bc:	6921      	ldr	r1, [r4, #16]
 80110be:	f7fa fd94 	bl	800bbea <memcpy>
 80110c2:	89a2      	ldrh	r2, [r4, #12]
 80110c4:	4b1e      	ldr	r3, [pc, #120]	; (8011140 <__ssprint_r+0x104>)
 80110c6:	401a      	ands	r2, r3
 80110c8:	2380      	movs	r3, #128	; 0x80
 80110ca:	4313      	orrs	r3, r2
 80110cc:	81a3      	strh	r3, [r4, #12]
 80110ce:	9b04      	ldr	r3, [sp, #16]
 80110d0:	6126      	str	r6, [r4, #16]
 80110d2:	18f6      	adds	r6, r6, r3
 80110d4:	6026      	str	r6, [r4, #0]
 80110d6:	6165      	str	r5, [r4, #20]
 80110d8:	9e01      	ldr	r6, [sp, #4]
 80110da:	1aed      	subs	r5, r5, r3
 80110dc:	60a5      	str	r5, [r4, #8]
 80110de:	9b01      	ldr	r3, [sp, #4]
 80110e0:	429e      	cmp	r6, r3
 80110e2:	d900      	bls.n	80110e6 <__ssprint_r+0xaa>
 80110e4:	001e      	movs	r6, r3
 80110e6:	0032      	movs	r2, r6
 80110e8:	9902      	ldr	r1, [sp, #8]
 80110ea:	6820      	ldr	r0, [r4, #0]
 80110ec:	f001 f86d 	bl	80121ca <memmove>
 80110f0:	9a01      	ldr	r2, [sp, #4]
 80110f2:	68a3      	ldr	r3, [r4, #8]
 80110f4:	4694      	mov	ip, r2
 80110f6:	1b9b      	subs	r3, r3, r6
 80110f8:	60a3      	str	r3, [r4, #8]
 80110fa:	6823      	ldr	r3, [r4, #0]
 80110fc:	199b      	adds	r3, r3, r6
 80110fe:	6023      	str	r3, [r4, #0]
 8011100:	9b02      	ldr	r3, [sp, #8]
 8011102:	4463      	add	r3, ip
 8011104:	9302      	str	r3, [sp, #8]
 8011106:	68bb      	ldr	r3, [r7, #8]
 8011108:	1a9b      	subs	r3, r3, r2
 801110a:	60bb      	str	r3, [r7, #8]
 801110c:	d0a3      	beq.n	8011056 <__ssprint_r+0x1a>
 801110e:	2300      	movs	r3, #0
 8011110:	9301      	str	r3, [sp, #4]
 8011112:	e7ae      	b.n	8011072 <__ssprint_r+0x36>
 8011114:	002a      	movs	r2, r5
 8011116:	9805      	ldr	r0, [sp, #20]
 8011118:	f7ff fbc0 	bl	801089c <_realloc_r>
 801111c:	1e06      	subs	r6, r0, #0
 801111e:	d1d6      	bne.n	80110ce <__ssprint_r+0x92>
 8011120:	6921      	ldr	r1, [r4, #16]
 8011122:	9805      	ldr	r0, [sp, #20]
 8011124:	f7fa fddc 	bl	800bce0 <_free_r>
 8011128:	230c      	movs	r3, #12
 801112a:	9a05      	ldr	r2, [sp, #20]
 801112c:	2001      	movs	r0, #1
 801112e:	6013      	str	r3, [r2, #0]
 8011130:	89a2      	ldrh	r2, [r4, #12]
 8011132:	3334      	adds	r3, #52	; 0x34
 8011134:	4313      	orrs	r3, r2
 8011136:	81a3      	strh	r3, [r4, #12]
 8011138:	2300      	movs	r3, #0
 801113a:	4240      	negs	r0, r0
 801113c:	60bb      	str	r3, [r7, #8]
 801113e:	e78b      	b.n	8011058 <__ssprint_r+0x1c>
 8011140:	fffffb7f 	.word	0xfffffb7f

08011144 <_sungetc_r>:
 8011144:	b570      	push	{r4, r5, r6, lr}
 8011146:	0014      	movs	r4, r2
 8011148:	1c4b      	adds	r3, r1, #1
 801114a:	d103      	bne.n	8011154 <_sungetc_r+0x10>
 801114c:	2501      	movs	r5, #1
 801114e:	426d      	negs	r5, r5
 8011150:	0028      	movs	r0, r5
 8011152:	bd70      	pop	{r4, r5, r6, pc}
 8011154:	8993      	ldrh	r3, [r2, #12]
 8011156:	2220      	movs	r2, #32
 8011158:	4393      	bics	r3, r2
 801115a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801115c:	81a3      	strh	r3, [r4, #12]
 801115e:	b2ce      	uxtb	r6, r1
 8011160:	6863      	ldr	r3, [r4, #4]
 8011162:	b2cd      	uxtb	r5, r1
 8011164:	2a00      	cmp	r2, #0
 8011166:	d010      	beq.n	801118a <_sungetc_r+0x46>
 8011168:	6b62      	ldr	r2, [r4, #52]	; 0x34
 801116a:	429a      	cmp	r2, r3
 801116c:	dd07      	ble.n	801117e <_sungetc_r+0x3a>
 801116e:	6823      	ldr	r3, [r4, #0]
 8011170:	3b01      	subs	r3, #1
 8011172:	6023      	str	r3, [r4, #0]
 8011174:	701e      	strb	r6, [r3, #0]
 8011176:	6863      	ldr	r3, [r4, #4]
 8011178:	3301      	adds	r3, #1
 801117a:	6063      	str	r3, [r4, #4]
 801117c:	e7e8      	b.n	8011150 <_sungetc_r+0xc>
 801117e:	0021      	movs	r1, r4
 8011180:	f000 ff1a 	bl	8011fb8 <__submore>
 8011184:	2800      	cmp	r0, #0
 8011186:	d0f2      	beq.n	801116e <_sungetc_r+0x2a>
 8011188:	e7e0      	b.n	801114c <_sungetc_r+0x8>
 801118a:	6921      	ldr	r1, [r4, #16]
 801118c:	6822      	ldr	r2, [r4, #0]
 801118e:	2900      	cmp	r1, #0
 8011190:	d007      	beq.n	80111a2 <_sungetc_r+0x5e>
 8011192:	4291      	cmp	r1, r2
 8011194:	d205      	bcs.n	80111a2 <_sungetc_r+0x5e>
 8011196:	1e51      	subs	r1, r2, #1
 8011198:	7808      	ldrb	r0, [r1, #0]
 801119a:	42a8      	cmp	r0, r5
 801119c:	d101      	bne.n	80111a2 <_sungetc_r+0x5e>
 801119e:	6021      	str	r1, [r4, #0]
 80111a0:	e7ea      	b.n	8011178 <_sungetc_r+0x34>
 80111a2:	63e3      	str	r3, [r4, #60]	; 0x3c
 80111a4:	0023      	movs	r3, r4
 80111a6:	3340      	adds	r3, #64	; 0x40
 80111a8:	6323      	str	r3, [r4, #48]	; 0x30
 80111aa:	2303      	movs	r3, #3
 80111ac:	6363      	str	r3, [r4, #52]	; 0x34
 80111ae:	0023      	movs	r3, r4
 80111b0:	3342      	adds	r3, #66	; 0x42
 80111b2:	63a2      	str	r2, [r4, #56]	; 0x38
 80111b4:	701e      	strb	r6, [r3, #0]
 80111b6:	6023      	str	r3, [r4, #0]
 80111b8:	2301      	movs	r3, #1
 80111ba:	e7de      	b.n	801117a <_sungetc_r+0x36>

080111bc <__ssrefill_r>:
 80111bc:	b510      	push	{r4, lr}
 80111be:	000c      	movs	r4, r1
 80111c0:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80111c2:	2900      	cmp	r1, #0
 80111c4:	d00e      	beq.n	80111e4 <__ssrefill_r+0x28>
 80111c6:	0023      	movs	r3, r4
 80111c8:	3340      	adds	r3, #64	; 0x40
 80111ca:	4299      	cmp	r1, r3
 80111cc:	d001      	beq.n	80111d2 <__ssrefill_r+0x16>
 80111ce:	f7fa fd87 	bl	800bce0 <_free_r>
 80111d2:	2000      	movs	r0, #0
 80111d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80111d6:	6320      	str	r0, [r4, #48]	; 0x30
 80111d8:	6063      	str	r3, [r4, #4]
 80111da:	4283      	cmp	r3, r0
 80111dc:	d002      	beq.n	80111e4 <__ssrefill_r+0x28>
 80111de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80111e0:	6023      	str	r3, [r4, #0]
 80111e2:	bd10      	pop	{r4, pc}
 80111e4:	6923      	ldr	r3, [r4, #16]
 80111e6:	2001      	movs	r0, #1
 80111e8:	6023      	str	r3, [r4, #0]
 80111ea:	2300      	movs	r3, #0
 80111ec:	89a2      	ldrh	r2, [r4, #12]
 80111ee:	6063      	str	r3, [r4, #4]
 80111f0:	3320      	adds	r3, #32
 80111f2:	4313      	orrs	r3, r2
 80111f4:	81a3      	strh	r3, [r4, #12]
 80111f6:	4240      	negs	r0, r0
 80111f8:	e7f3      	b.n	80111e2 <__ssrefill_r+0x26>

080111fa <_sfread_r>:
 80111fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80111fc:	0014      	movs	r4, r2
 80111fe:	435c      	muls	r4, r3
 8011200:	b087      	sub	sp, #28
 8011202:	1e26      	subs	r6, r4, #0
 8011204:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011206:	9005      	str	r0, [sp, #20]
 8011208:	9101      	str	r1, [sp, #4]
 801120a:	9202      	str	r2, [sp, #8]
 801120c:	9303      	str	r3, [sp, #12]
 801120e:	d11e      	bne.n	801124e <_sfread_r+0x54>
 8011210:	0020      	movs	r0, r4
 8011212:	b007      	add	sp, #28
 8011214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011216:	003a      	movs	r2, r7
 8011218:	9801      	ldr	r0, [sp, #4]
 801121a:	f7fa fce6 	bl	800bbea <memcpy>
 801121e:	682b      	ldr	r3, [r5, #0]
 8011220:	0029      	movs	r1, r5
 8011222:	19db      	adds	r3, r3, r7
 8011224:	602b      	str	r3, [r5, #0]
 8011226:	2300      	movs	r3, #0
 8011228:	606b      	str	r3, [r5, #4]
 801122a:	9b01      	ldr	r3, [sp, #4]
 801122c:	9805      	ldr	r0, [sp, #20]
 801122e:	19db      	adds	r3, r3, r7
 8011230:	9301      	str	r3, [sp, #4]
 8011232:	1bf3      	subs	r3, r6, r7
 8011234:	9304      	str	r3, [sp, #16]
 8011236:	f7ff ffc1 	bl	80111bc <__ssrefill_r>
 801123a:	2800      	cmp	r0, #0
 801123c:	d006      	beq.n	801124c <_sfread_r+0x52>
 801123e:	193c      	adds	r4, r7, r4
 8011240:	1ba0      	subs	r0, r4, r6
 8011242:	9902      	ldr	r1, [sp, #8]
 8011244:	f7ee ff7a 	bl	800013c <__udivsi3>
 8011248:	0004      	movs	r4, r0
 801124a:	e7e1      	b.n	8011210 <_sfread_r+0x16>
 801124c:	9e04      	ldr	r6, [sp, #16]
 801124e:	686f      	ldr	r7, [r5, #4]
 8011250:	6829      	ldr	r1, [r5, #0]
 8011252:	42b7      	cmp	r7, r6
 8011254:	d3df      	bcc.n	8011216 <_sfread_r+0x1c>
 8011256:	0032      	movs	r2, r6
 8011258:	9801      	ldr	r0, [sp, #4]
 801125a:	f7fa fcc6 	bl	800bbea <memcpy>
 801125e:	686b      	ldr	r3, [r5, #4]
 8011260:	9c03      	ldr	r4, [sp, #12]
 8011262:	1b9b      	subs	r3, r3, r6
 8011264:	606b      	str	r3, [r5, #4]
 8011266:	682b      	ldr	r3, [r5, #0]
 8011268:	199b      	adds	r3, r3, r6
 801126a:	602b      	str	r3, [r5, #0]
 801126c:	e7d0      	b.n	8011210 <_sfread_r+0x16>

0801126e <__sprint_r>:
 801126e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011270:	6893      	ldr	r3, [r2, #8]
 8011272:	b085      	sub	sp, #20
 8011274:	9001      	str	r0, [sp, #4]
 8011276:	000d      	movs	r5, r1
 8011278:	0014      	movs	r4, r2
 801127a:	1e18      	subs	r0, r3, #0
 801127c:	d018      	beq.n	80112b0 <__sprint_r+0x42>
 801127e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011280:	049b      	lsls	r3, r3, #18
 8011282:	d524      	bpl.n	80112ce <__sprint_r+0x60>
 8011284:	6817      	ldr	r7, [r2, #0]
 8011286:	2600      	movs	r6, #0
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	9302      	str	r3, [sp, #8]
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	9300      	str	r3, [sp, #0]
 8011290:	089b      	lsrs	r3, r3, #2
 8011292:	9303      	str	r3, [sp, #12]
 8011294:	9b03      	ldr	r3, [sp, #12]
 8011296:	42b3      	cmp	r3, r6
 8011298:	dc0e      	bgt.n	80112b8 <__sprint_r+0x4a>
 801129a:	2203      	movs	r2, #3
 801129c:	9b00      	ldr	r3, [sp, #0]
 801129e:	68a0      	ldr	r0, [r4, #8]
 80112a0:	4393      	bics	r3, r2
 80112a2:	1ac0      	subs	r0, r0, r3
 80112a4:	60a0      	str	r0, [r4, #8]
 80112a6:	3708      	adds	r7, #8
 80112a8:	2800      	cmp	r0, #0
 80112aa:	d1ec      	bne.n	8011286 <__sprint_r+0x18>
 80112ac:	2300      	movs	r3, #0
 80112ae:	60a3      	str	r3, [r4, #8]
 80112b0:	2300      	movs	r3, #0
 80112b2:	6063      	str	r3, [r4, #4]
 80112b4:	b005      	add	sp, #20
 80112b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80112b8:	9902      	ldr	r1, [sp, #8]
 80112ba:	00b3      	lsls	r3, r6, #2
 80112bc:	58c9      	ldr	r1, [r1, r3]
 80112be:	002a      	movs	r2, r5
 80112c0:	9801      	ldr	r0, [sp, #4]
 80112c2:	f000 ff59 	bl	8012178 <_fputwc_r>
 80112c6:	1c43      	adds	r3, r0, #1
 80112c8:	d0f0      	beq.n	80112ac <__sprint_r+0x3e>
 80112ca:	3601      	adds	r6, #1
 80112cc:	e7e2      	b.n	8011294 <__sprint_r+0x26>
 80112ce:	9801      	ldr	r0, [sp, #4]
 80112d0:	f000 fd14 	bl	8011cfc <__sfvwrite_r>
 80112d4:	e7ea      	b.n	80112ac <__sprint_r+0x3e>
	...

080112d8 <_vfiprintf_r>:
 80112d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112da:	b0c1      	sub	sp, #260	; 0x104
 80112dc:	001c      	movs	r4, r3
 80112de:	001f      	movs	r7, r3
 80112e0:	9006      	str	r0, [sp, #24]
 80112e2:	9103      	str	r1, [sp, #12]
 80112e4:	9207      	str	r2, [sp, #28]
 80112e6:	2800      	cmp	r0, #0
 80112e8:	d004      	beq.n	80112f4 <_vfiprintf_r+0x1c>
 80112ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d101      	bne.n	80112f4 <_vfiprintf_r+0x1c>
 80112f0:	f7fa fa98 	bl	800b824 <__sinit>
 80112f4:	9b03      	ldr	r3, [sp, #12]
 80112f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80112f8:	07db      	lsls	r3, r3, #31
 80112fa:	d407      	bmi.n	801130c <_vfiprintf_r+0x34>
 80112fc:	9b03      	ldr	r3, [sp, #12]
 80112fe:	899b      	ldrh	r3, [r3, #12]
 8011300:	059b      	lsls	r3, r3, #22
 8011302:	d403      	bmi.n	801130c <_vfiprintf_r+0x34>
 8011304:	9b03      	ldr	r3, [sp, #12]
 8011306:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011308:	f7fa fc62 	bl	800bbd0 <__retarget_lock_acquire_recursive>
 801130c:	9b03      	ldr	r3, [sp, #12]
 801130e:	220c      	movs	r2, #12
 8011310:	5e9a      	ldrsh	r2, [r3, r2]
 8011312:	2380      	movs	r3, #128	; 0x80
 8011314:	019b      	lsls	r3, r3, #6
 8011316:	421a      	tst	r2, r3
 8011318:	d107      	bne.n	801132a <_vfiprintf_r+0x52>
 801131a:	4313      	orrs	r3, r2
 801131c:	9a03      	ldr	r2, [sp, #12]
 801131e:	8193      	strh	r3, [r2, #12]
 8011320:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011322:	4aa3      	ldr	r2, [pc, #652]	; (80115b0 <_vfiprintf_r+0x2d8>)
 8011324:	4013      	ands	r3, r2
 8011326:	9a03      	ldr	r2, [sp, #12]
 8011328:	6653      	str	r3, [r2, #100]	; 0x64
 801132a:	9b03      	ldr	r3, [sp, #12]
 801132c:	899b      	ldrh	r3, [r3, #12]
 801132e:	071b      	lsls	r3, r3, #28
 8011330:	d503      	bpl.n	801133a <_vfiprintf_r+0x62>
 8011332:	9b03      	ldr	r3, [sp, #12]
 8011334:	691b      	ldr	r3, [r3, #16]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d118      	bne.n	801136c <_vfiprintf_r+0x94>
 801133a:	9903      	ldr	r1, [sp, #12]
 801133c:	9806      	ldr	r0, [sp, #24]
 801133e:	f000 fe79 	bl	8012034 <__swsetup_r>
 8011342:	2800      	cmp	r0, #0
 8011344:	d012      	beq.n	801136c <_vfiprintf_r+0x94>
 8011346:	9b03      	ldr	r3, [sp, #12]
 8011348:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801134a:	07db      	lsls	r3, r3, #31
 801134c:	d505      	bpl.n	801135a <_vfiprintf_r+0x82>
 801134e:	2301      	movs	r3, #1
 8011350:	425b      	negs	r3, r3
 8011352:	9308      	str	r3, [sp, #32]
 8011354:	9808      	ldr	r0, [sp, #32]
 8011356:	b041      	add	sp, #260	; 0x104
 8011358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801135a:	9b03      	ldr	r3, [sp, #12]
 801135c:	899b      	ldrh	r3, [r3, #12]
 801135e:	059b      	lsls	r3, r3, #22
 8011360:	d4f5      	bmi.n	801134e <_vfiprintf_r+0x76>
 8011362:	9b03      	ldr	r3, [sp, #12]
 8011364:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011366:	f7fa fc34 	bl	800bbd2 <__retarget_lock_release_recursive>
 801136a:	e7f0      	b.n	801134e <_vfiprintf_r+0x76>
 801136c:	221a      	movs	r2, #26
 801136e:	9b03      	ldr	r3, [sp, #12]
 8011370:	899b      	ldrh	r3, [r3, #12]
 8011372:	401a      	ands	r2, r3
 8011374:	2a0a      	cmp	r2, #10
 8011376:	d116      	bne.n	80113a6 <_vfiprintf_r+0xce>
 8011378:	9a03      	ldr	r2, [sp, #12]
 801137a:	210e      	movs	r1, #14
 801137c:	5e52      	ldrsh	r2, [r2, r1]
 801137e:	2a00      	cmp	r2, #0
 8011380:	db11      	blt.n	80113a6 <_vfiprintf_r+0xce>
 8011382:	9a03      	ldr	r2, [sp, #12]
 8011384:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8011386:	07d2      	lsls	r2, r2, #31
 8011388:	d405      	bmi.n	8011396 <_vfiprintf_r+0xbe>
 801138a:	059b      	lsls	r3, r3, #22
 801138c:	d403      	bmi.n	8011396 <_vfiprintf_r+0xbe>
 801138e:	9b03      	ldr	r3, [sp, #12]
 8011390:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011392:	f7fa fc1e 	bl	800bbd2 <__retarget_lock_release_recursive>
 8011396:	0023      	movs	r3, r4
 8011398:	9a07      	ldr	r2, [sp, #28]
 801139a:	9903      	ldr	r1, [sp, #12]
 801139c:	9806      	ldr	r0, [sp, #24]
 801139e:	f000 fc69 	bl	8011c74 <__sbprintf>
 80113a2:	9008      	str	r0, [sp, #32]
 80113a4:	e7d6      	b.n	8011354 <_vfiprintf_r+0x7c>
 80113a6:	2300      	movs	r3, #0
 80113a8:	ad17      	add	r5, sp, #92	; 0x5c
 80113aa:	9514      	str	r5, [sp, #80]	; 0x50
 80113ac:	9316      	str	r3, [sp, #88]	; 0x58
 80113ae:	9315      	str	r3, [sp, #84]	; 0x54
 80113b0:	930c      	str	r3, [sp, #48]	; 0x30
 80113b2:	930d      	str	r3, [sp, #52]	; 0x34
 80113b4:	930e      	str	r3, [sp, #56]	; 0x38
 80113b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80113b8:	9308      	str	r3, [sp, #32]
 80113ba:	9c07      	ldr	r4, [sp, #28]
 80113bc:	7823      	ldrb	r3, [r4, #0]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d002      	beq.n	80113c8 <_vfiprintf_r+0xf0>
 80113c2:	2b25      	cmp	r3, #37	; 0x25
 80113c4:	d000      	beq.n	80113c8 <_vfiprintf_r+0xf0>
 80113c6:	e08d      	b.n	80114e4 <_vfiprintf_r+0x20c>
 80113c8:	9b07      	ldr	r3, [sp, #28]
 80113ca:	1ae6      	subs	r6, r4, r3
 80113cc:	429c      	cmp	r4, r3
 80113ce:	d016      	beq.n	80113fe <_vfiprintf_r+0x126>
 80113d0:	602b      	str	r3, [r5, #0]
 80113d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80113d4:	606e      	str	r6, [r5, #4]
 80113d6:	199b      	adds	r3, r3, r6
 80113d8:	9316      	str	r3, [sp, #88]	; 0x58
 80113da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80113dc:	3508      	adds	r5, #8
 80113de:	3301      	adds	r3, #1
 80113e0:	9315      	str	r3, [sp, #84]	; 0x54
 80113e2:	2b07      	cmp	r3, #7
 80113e4:	dd08      	ble.n	80113f8 <_vfiprintf_r+0x120>
 80113e6:	9903      	ldr	r1, [sp, #12]
 80113e8:	9806      	ldr	r0, [sp, #24]
 80113ea:	aa14      	add	r2, sp, #80	; 0x50
 80113ec:	f7ff ff3f 	bl	801126e <__sprint_r>
 80113f0:	2800      	cmp	r0, #0
 80113f2:	d000      	beq.n	80113f6 <_vfiprintf_r+0x11e>
 80113f4:	e3d9      	b.n	8011baa <_vfiprintf_r+0x8d2>
 80113f6:	ad17      	add	r5, sp, #92	; 0x5c
 80113f8:	9b08      	ldr	r3, [sp, #32]
 80113fa:	199b      	adds	r3, r3, r6
 80113fc:	9308      	str	r3, [sp, #32]
 80113fe:	7823      	ldrb	r3, [r4, #0]
 8011400:	2b00      	cmp	r3, #0
 8011402:	d101      	bne.n	8011408 <_vfiprintf_r+0x130>
 8011404:	f000 fbf6 	bl	8011bf4 <_vfiprintf_r+0x91c>
 8011408:	2200      	movs	r2, #0
 801140a:	a912      	add	r1, sp, #72	; 0x48
 801140c:	70ca      	strb	r2, [r1, #3]
 801140e:	2101      	movs	r1, #1
 8011410:	1c63      	adds	r3, r4, #1
 8011412:	0014      	movs	r4, r2
 8011414:	4249      	negs	r1, r1
 8011416:	9105      	str	r1, [sp, #20]
 8011418:	9209      	str	r2, [sp, #36]	; 0x24
 801141a:	1c5a      	adds	r2, r3, #1
 801141c:	781b      	ldrb	r3, [r3, #0]
 801141e:	9207      	str	r2, [sp, #28]
 8011420:	0018      	movs	r0, r3
 8011422:	3820      	subs	r0, #32
 8011424:	285a      	cmp	r0, #90	; 0x5a
 8011426:	d900      	bls.n	801142a <_vfiprintf_r+0x152>
 8011428:	e362      	b.n	8011af0 <_vfiprintf_r+0x818>
 801142a:	f7ee fe7d 	bl	8000128 <__gnu_thumb1_case_uhi>
 801142e:	0078      	.short	0x0078
 8011430:	03610361 	.word	0x03610361
 8011434:	03610081 	.word	0x03610081
 8011438:	03610361 	.word	0x03610361
 801143c:	0361005d 	.word	0x0361005d
 8011440:	00830361 	.word	0x00830361
 8011444:	0361008b 	.word	0x0361008b
 8011448:	008f0089 	.word	0x008f0089
 801144c:	00ad0361 	.word	0x00ad0361
 8011450:	00af00af 	.word	0x00af00af
 8011454:	00af00af 	.word	0x00af00af
 8011458:	00af00af 	.word	0x00af00af
 801145c:	00af00af 	.word	0x00af00af
 8011460:	036100af 	.word	0x036100af
 8011464:	03610361 	.word	0x03610361
 8011468:	03610361 	.word	0x03610361
 801146c:	03610361 	.word	0x03610361
 8011470:	03610361 	.word	0x03610361
 8011474:	00e600da 	.word	0x00e600da
 8011478:	03610361 	.word	0x03610361
 801147c:	03610361 	.word	0x03610361
 8011480:	03610361 	.word	0x03610361
 8011484:	03610361 	.word	0x03610361
 8011488:	03610361 	.word	0x03610361
 801148c:	03610143 	.word	0x03610143
 8011490:	03610361 	.word	0x03610361
 8011494:	03610182 	.word	0x03610182
 8011498:	0361027c 	.word	0x0361027c
 801149c:	02ae0361 	.word	0x02ae0361
 80114a0:	03610361 	.word	0x03610361
 80114a4:	03610361 	.word	0x03610361
 80114a8:	03610361 	.word	0x03610361
 80114ac:	03610361 	.word	0x03610361
 80114b0:	03610361 	.word	0x03610361
 80114b4:	00e800da 	.word	0x00e800da
 80114b8:	03610361 	.word	0x03610361
 80114bc:	00c30361 	.word	0x00c30361
 80114c0:	00d600e8 	.word	0x00d600e8
 80114c4:	00cf0361 	.word	0x00cf0361
 80114c8:	01260361 	.word	0x01260361
 80114cc:	01740145 	.word	0x01740145
 80114d0:	036100d6 	.word	0x036100d6
 80114d4:	007f0182 	.word	0x007f0182
 80114d8:	0361027e 	.word	0x0361027e
 80114dc:	02cd0361 	.word	0x02cd0361
 80114e0:	007f0361 	.word	0x007f0361
 80114e4:	3401      	adds	r4, #1
 80114e6:	e769      	b.n	80113bc <_vfiprintf_r+0xe4>
 80114e8:	9806      	ldr	r0, [sp, #24]
 80114ea:	f7fe fa47 	bl	800f97c <_localeconv_r>
 80114ee:	6843      	ldr	r3, [r0, #4]
 80114f0:	0018      	movs	r0, r3
 80114f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80114f4:	f7ee fe06 	bl	8000104 <strlen>
 80114f8:	900e      	str	r0, [sp, #56]	; 0x38
 80114fa:	9806      	ldr	r0, [sp, #24]
 80114fc:	f7fe fa3e 	bl	800f97c <_localeconv_r>
 8011500:	6883      	ldr	r3, [r0, #8]
 8011502:	930d      	str	r3, [sp, #52]	; 0x34
 8011504:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011506:	2b00      	cmp	r3, #0
 8011508:	d010      	beq.n	801152c <_vfiprintf_r+0x254>
 801150a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801150c:	2b00      	cmp	r3, #0
 801150e:	d00d      	beq.n	801152c <_vfiprintf_r+0x254>
 8011510:	781b      	ldrb	r3, [r3, #0]
 8011512:	2b00      	cmp	r3, #0
 8011514:	d00a      	beq.n	801152c <_vfiprintf_r+0x254>
 8011516:	2380      	movs	r3, #128	; 0x80
 8011518:	00db      	lsls	r3, r3, #3
 801151a:	431c      	orrs	r4, r3
 801151c:	e006      	b.n	801152c <_vfiprintf_r+0x254>
 801151e:	ab12      	add	r3, sp, #72	; 0x48
 8011520:	78da      	ldrb	r2, [r3, #3]
 8011522:	3303      	adds	r3, #3
 8011524:	2a00      	cmp	r2, #0
 8011526:	d101      	bne.n	801152c <_vfiprintf_r+0x254>
 8011528:	3220      	adds	r2, #32
 801152a:	701a      	strb	r2, [r3, #0]
 801152c:	9b07      	ldr	r3, [sp, #28]
 801152e:	e774      	b.n	801141a <_vfiprintf_r+0x142>
 8011530:	2301      	movs	r3, #1
 8011532:	e7f2      	b.n	801151a <_vfiprintf_r+0x242>
 8011534:	cf08      	ldmia	r7!, {r3}
 8011536:	9309      	str	r3, [sp, #36]	; 0x24
 8011538:	2b00      	cmp	r3, #0
 801153a:	daf7      	bge.n	801152c <_vfiprintf_r+0x254>
 801153c:	425b      	negs	r3, r3
 801153e:	9309      	str	r3, [sp, #36]	; 0x24
 8011540:	2304      	movs	r3, #4
 8011542:	e7ea      	b.n	801151a <_vfiprintf_r+0x242>
 8011544:	222b      	movs	r2, #43	; 0x2b
 8011546:	ab12      	add	r3, sp, #72	; 0x48
 8011548:	70da      	strb	r2, [r3, #3]
 801154a:	e7ef      	b.n	801152c <_vfiprintf_r+0x254>
 801154c:	9b07      	ldr	r3, [sp, #28]
 801154e:	1c5a      	adds	r2, r3, #1
 8011550:	781b      	ldrb	r3, [r3, #0]
 8011552:	2b2a      	cmp	r3, #42	; 0x2a
 8011554:	d00f      	beq.n	8011576 <_vfiprintf_r+0x29e>
 8011556:	2100      	movs	r1, #0
 8011558:	9105      	str	r1, [sp, #20]
 801155a:	0019      	movs	r1, r3
 801155c:	3930      	subs	r1, #48	; 0x30
 801155e:	9207      	str	r2, [sp, #28]
 8011560:	2909      	cmp	r1, #9
 8011562:	d900      	bls.n	8011566 <_vfiprintf_r+0x28e>
 8011564:	e75c      	b.n	8011420 <_vfiprintf_r+0x148>
 8011566:	200a      	movs	r0, #10
 8011568:	9b05      	ldr	r3, [sp, #20]
 801156a:	4343      	muls	r3, r0
 801156c:	185b      	adds	r3, r3, r1
 801156e:	9305      	str	r3, [sp, #20]
 8011570:	7813      	ldrb	r3, [r2, #0]
 8011572:	3201      	adds	r2, #1
 8011574:	e7f1      	b.n	801155a <_vfiprintf_r+0x282>
 8011576:	cf08      	ldmia	r7!, {r3}
 8011578:	9305      	str	r3, [sp, #20]
 801157a:	2b00      	cmp	r3, #0
 801157c:	da02      	bge.n	8011584 <_vfiprintf_r+0x2ac>
 801157e:	2301      	movs	r3, #1
 8011580:	425b      	negs	r3, r3
 8011582:	9305      	str	r3, [sp, #20]
 8011584:	9207      	str	r2, [sp, #28]
 8011586:	e7d1      	b.n	801152c <_vfiprintf_r+0x254>
 8011588:	2380      	movs	r3, #128	; 0x80
 801158a:	e7c6      	b.n	801151a <_vfiprintf_r+0x242>
 801158c:	2100      	movs	r1, #0
 801158e:	9a07      	ldr	r2, [sp, #28]
 8011590:	9109      	str	r1, [sp, #36]	; 0x24
 8011592:	200a      	movs	r0, #10
 8011594:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011596:	3b30      	subs	r3, #48	; 0x30
 8011598:	4341      	muls	r1, r0
 801159a:	185b      	adds	r3, r3, r1
 801159c:	9309      	str	r3, [sp, #36]	; 0x24
 801159e:	0013      	movs	r3, r2
 80115a0:	781b      	ldrb	r3, [r3, #0]
 80115a2:	3201      	adds	r2, #1
 80115a4:	0019      	movs	r1, r3
 80115a6:	3930      	subs	r1, #48	; 0x30
 80115a8:	9207      	str	r2, [sp, #28]
 80115aa:	2909      	cmp	r1, #9
 80115ac:	d9f1      	bls.n	8011592 <_vfiprintf_r+0x2ba>
 80115ae:	e737      	b.n	8011420 <_vfiprintf_r+0x148>
 80115b0:	ffffdfff 	.word	0xffffdfff
 80115b4:	9b07      	ldr	r3, [sp, #28]
 80115b6:	781b      	ldrb	r3, [r3, #0]
 80115b8:	2b68      	cmp	r3, #104	; 0x68
 80115ba:	d105      	bne.n	80115c8 <_vfiprintf_r+0x2f0>
 80115bc:	9b07      	ldr	r3, [sp, #28]
 80115be:	3301      	adds	r3, #1
 80115c0:	9307      	str	r3, [sp, #28]
 80115c2:	2380      	movs	r3, #128	; 0x80
 80115c4:	009b      	lsls	r3, r3, #2
 80115c6:	e7a8      	b.n	801151a <_vfiprintf_r+0x242>
 80115c8:	2340      	movs	r3, #64	; 0x40
 80115ca:	e7a6      	b.n	801151a <_vfiprintf_r+0x242>
 80115cc:	9b07      	ldr	r3, [sp, #28]
 80115ce:	781b      	ldrb	r3, [r3, #0]
 80115d0:	2b6c      	cmp	r3, #108	; 0x6c
 80115d2:	d104      	bne.n	80115de <_vfiprintf_r+0x306>
 80115d4:	9b07      	ldr	r3, [sp, #28]
 80115d6:	3301      	adds	r3, #1
 80115d8:	9307      	str	r3, [sp, #28]
 80115da:	2320      	movs	r3, #32
 80115dc:	e79d      	b.n	801151a <_vfiprintf_r+0x242>
 80115de:	2310      	movs	r3, #16
 80115e0:	e79b      	b.n	801151a <_vfiprintf_r+0x242>
 80115e2:	003a      	movs	r2, r7
 80115e4:	ca08      	ldmia	r2!, {r3}
 80115e6:	ae27      	add	r6, sp, #156	; 0x9c
 80115e8:	7033      	strb	r3, [r6, #0]
 80115ea:	2300      	movs	r3, #0
 80115ec:	9204      	str	r2, [sp, #16]
 80115ee:	aa12      	add	r2, sp, #72	; 0x48
 80115f0:	70d3      	strb	r3, [r2, #3]
 80115f2:	2201      	movs	r2, #1
 80115f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80115f6:	9205      	str	r2, [sp, #20]
 80115f8:	e0b0      	b.n	801175c <_vfiprintf_r+0x484>
 80115fa:	2310      	movs	r3, #16
 80115fc:	431c      	orrs	r4, r3
 80115fe:	06a3      	lsls	r3, r4, #26
 8011600:	d52a      	bpl.n	8011658 <_vfiprintf_r+0x380>
 8011602:	2307      	movs	r3, #7
 8011604:	3707      	adds	r7, #7
 8011606:	439f      	bics	r7, r3
 8011608:	0039      	movs	r1, r7
 801160a:	c90c      	ldmia	r1!, {r2, r3}
 801160c:	9200      	str	r2, [sp, #0]
 801160e:	9301      	str	r3, [sp, #4]
 8011610:	9104      	str	r1, [sp, #16]
 8011612:	9a01      	ldr	r2, [sp, #4]
 8011614:	2301      	movs	r3, #1
 8011616:	2a00      	cmp	r2, #0
 8011618:	da09      	bge.n	801162e <_vfiprintf_r+0x356>
 801161a:	9e00      	ldr	r6, [sp, #0]
 801161c:	9f01      	ldr	r7, [sp, #4]
 801161e:	2200      	movs	r2, #0
 8011620:	4271      	negs	r1, r6
 8011622:	41ba      	sbcs	r2, r7
 8011624:	9100      	str	r1, [sp, #0]
 8011626:	9201      	str	r2, [sp, #4]
 8011628:	212d      	movs	r1, #45	; 0x2d
 801162a:	aa12      	add	r2, sp, #72	; 0x48
 801162c:	70d1      	strb	r1, [r2, #3]
 801162e:	9901      	ldr	r1, [sp, #4]
 8011630:	9a00      	ldr	r2, [sp, #0]
 8011632:	430a      	orrs	r2, r1
 8011634:	9905      	ldr	r1, [sp, #20]
 8011636:	3101      	adds	r1, #1
 8011638:	d100      	bne.n	801163c <_vfiprintf_r+0x364>
 801163a:	e2e9      	b.n	8011c10 <_vfiprintf_r+0x938>
 801163c:	2180      	movs	r1, #128	; 0x80
 801163e:	0027      	movs	r7, r4
 8011640:	438f      	bics	r7, r1
 8011642:	2a00      	cmp	r2, #0
 8011644:	d000      	beq.n	8011648 <_vfiprintf_r+0x370>
 8011646:	e2e7      	b.n	8011c18 <_vfiprintf_r+0x940>
 8011648:	9a05      	ldr	r2, [sp, #20]
 801164a:	2a00      	cmp	r2, #0
 801164c:	d100      	bne.n	8011650 <_vfiprintf_r+0x378>
 801164e:	e243      	b.n	8011ad8 <_vfiprintf_r+0x800>
 8011650:	2b01      	cmp	r3, #1
 8011652:	d000      	beq.n	8011656 <_vfiprintf_r+0x37e>
 8011654:	e2e3      	b.n	8011c1e <_vfiprintf_r+0x946>
 8011656:	e1e7      	b.n	8011a28 <_vfiprintf_r+0x750>
 8011658:	003a      	movs	r2, r7
 801165a:	ca08      	ldmia	r2!, {r3}
 801165c:	9204      	str	r2, [sp, #16]
 801165e:	06e2      	lsls	r2, r4, #27
 8011660:	d503      	bpl.n	801166a <_vfiprintf_r+0x392>
 8011662:	9300      	str	r3, [sp, #0]
 8011664:	17db      	asrs	r3, r3, #31
 8011666:	9301      	str	r3, [sp, #4]
 8011668:	e7d3      	b.n	8011612 <_vfiprintf_r+0x33a>
 801166a:	0662      	lsls	r2, r4, #25
 801166c:	d501      	bpl.n	8011672 <_vfiprintf_r+0x39a>
 801166e:	b21b      	sxth	r3, r3
 8011670:	e7f7      	b.n	8011662 <_vfiprintf_r+0x38a>
 8011672:	05a2      	lsls	r2, r4, #22
 8011674:	d5f5      	bpl.n	8011662 <_vfiprintf_r+0x38a>
 8011676:	b25b      	sxtb	r3, r3
 8011678:	e7f3      	b.n	8011662 <_vfiprintf_r+0x38a>
 801167a:	1d3b      	adds	r3, r7, #4
 801167c:	9304      	str	r3, [sp, #16]
 801167e:	06a3      	lsls	r3, r4, #26
 8011680:	d506      	bpl.n	8011690 <_vfiprintf_r+0x3b8>
 8011682:	683b      	ldr	r3, [r7, #0]
 8011684:	9a08      	ldr	r2, [sp, #32]
 8011686:	601a      	str	r2, [r3, #0]
 8011688:	17d2      	asrs	r2, r2, #31
 801168a:	605a      	str	r2, [r3, #4]
 801168c:	9f04      	ldr	r7, [sp, #16]
 801168e:	e694      	b.n	80113ba <_vfiprintf_r+0xe2>
 8011690:	06e3      	lsls	r3, r4, #27
 8011692:	d503      	bpl.n	801169c <_vfiprintf_r+0x3c4>
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	9a08      	ldr	r2, [sp, #32]
 8011698:	601a      	str	r2, [r3, #0]
 801169a:	e7f7      	b.n	801168c <_vfiprintf_r+0x3b4>
 801169c:	0663      	lsls	r3, r4, #25
 801169e:	d503      	bpl.n	80116a8 <_vfiprintf_r+0x3d0>
 80116a0:	683b      	ldr	r3, [r7, #0]
 80116a2:	9a08      	ldr	r2, [sp, #32]
 80116a4:	801a      	strh	r2, [r3, #0]
 80116a6:	e7f1      	b.n	801168c <_vfiprintf_r+0x3b4>
 80116a8:	05a4      	lsls	r4, r4, #22
 80116aa:	d5f3      	bpl.n	8011694 <_vfiprintf_r+0x3bc>
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	9a08      	ldr	r2, [sp, #32]
 80116b0:	701a      	strb	r2, [r3, #0]
 80116b2:	e7eb      	b.n	801168c <_vfiprintf_r+0x3b4>
 80116b4:	2310      	movs	r3, #16
 80116b6:	431c      	orrs	r4, r3
 80116b8:	2320      	movs	r3, #32
 80116ba:	0020      	movs	r0, r4
 80116bc:	4018      	ands	r0, r3
 80116be:	421c      	tst	r4, r3
 80116c0:	d00d      	beq.n	80116de <_vfiprintf_r+0x406>
 80116c2:	3b19      	subs	r3, #25
 80116c4:	3707      	adds	r7, #7
 80116c6:	439f      	bics	r7, r3
 80116c8:	0039      	movs	r1, r7
 80116ca:	c90c      	ldmia	r1!, {r2, r3}
 80116cc:	9200      	str	r2, [sp, #0]
 80116ce:	9301      	str	r3, [sp, #4]
 80116d0:	9104      	str	r1, [sp, #16]
 80116d2:	4bcc      	ldr	r3, [pc, #816]	; (8011a04 <_vfiprintf_r+0x72c>)
 80116d4:	401c      	ands	r4, r3
 80116d6:	2300      	movs	r3, #0
 80116d8:	2100      	movs	r1, #0
 80116da:	aa12      	add	r2, sp, #72	; 0x48
 80116dc:	e7a6      	b.n	801162c <_vfiprintf_r+0x354>
 80116de:	003a      	movs	r2, r7
 80116e0:	ca08      	ldmia	r2!, {r3}
 80116e2:	0021      	movs	r1, r4
 80116e4:	9204      	str	r2, [sp, #16]
 80116e6:	2210      	movs	r2, #16
 80116e8:	4011      	ands	r1, r2
 80116ea:	4214      	tst	r4, r2
 80116ec:	d002      	beq.n	80116f4 <_vfiprintf_r+0x41c>
 80116ee:	9300      	str	r3, [sp, #0]
 80116f0:	9001      	str	r0, [sp, #4]
 80116f2:	e7ee      	b.n	80116d2 <_vfiprintf_r+0x3fa>
 80116f4:	2240      	movs	r2, #64	; 0x40
 80116f6:	0020      	movs	r0, r4
 80116f8:	4010      	ands	r0, r2
 80116fa:	4214      	tst	r4, r2
 80116fc:	d003      	beq.n	8011706 <_vfiprintf_r+0x42e>
 80116fe:	b29b      	uxth	r3, r3
 8011700:	9300      	str	r3, [sp, #0]
 8011702:	9101      	str	r1, [sp, #4]
 8011704:	e7e5      	b.n	80116d2 <_vfiprintf_r+0x3fa>
 8011706:	2280      	movs	r2, #128	; 0x80
 8011708:	0021      	movs	r1, r4
 801170a:	0092      	lsls	r2, r2, #2
 801170c:	4011      	ands	r1, r2
 801170e:	4214      	tst	r4, r2
 8011710:	d0f6      	beq.n	8011700 <_vfiprintf_r+0x428>
 8011712:	b2db      	uxtb	r3, r3
 8011714:	e7eb      	b.n	80116ee <_vfiprintf_r+0x416>
 8011716:	003b      	movs	r3, r7
 8011718:	cb04      	ldmia	r3!, {r2}
 801171a:	49bb      	ldr	r1, [pc, #748]	; (8011a08 <_vfiprintf_r+0x730>)
 801171c:	9304      	str	r3, [sp, #16]
 801171e:	2300      	movs	r3, #0
 8011720:	9200      	str	r2, [sp, #0]
 8011722:	aa13      	add	r2, sp, #76	; 0x4c
 8011724:	8011      	strh	r1, [r2, #0]
 8011726:	4ab9      	ldr	r2, [pc, #740]	; (8011a0c <_vfiprintf_r+0x734>)
 8011728:	9301      	str	r3, [sp, #4]
 801172a:	3302      	adds	r3, #2
 801172c:	431c      	orrs	r4, r3
 801172e:	920c      	str	r2, [sp, #48]	; 0x30
 8011730:	e7d2      	b.n	80116d8 <_vfiprintf_r+0x400>
 8011732:	003b      	movs	r3, r7
 8011734:	2700      	movs	r7, #0
 8011736:	cb40      	ldmia	r3!, {r6}
 8011738:	9304      	str	r3, [sp, #16]
 801173a:	ab12      	add	r3, sp, #72	; 0x48
 801173c:	70df      	strb	r7, [r3, #3]
 801173e:	9b05      	ldr	r3, [sp, #20]
 8011740:	3301      	adds	r3, #1
 8011742:	d100      	bne.n	8011746 <_vfiprintf_r+0x46e>
 8011744:	e0ea      	b.n	801191c <_vfiprintf_r+0x644>
 8011746:	0039      	movs	r1, r7
 8011748:	0030      	movs	r0, r6
 801174a:	9a05      	ldr	r2, [sp, #20]
 801174c:	f7fe f92e 	bl	800f9ac <memchr>
 8011750:	900b      	str	r0, [sp, #44]	; 0x2c
 8011752:	42b8      	cmp	r0, r7
 8011754:	d002      	beq.n	801175c <_vfiprintf_r+0x484>
 8011756:	1b83      	subs	r3, r0, r6
 8011758:	9305      	str	r3, [sp, #20]
 801175a:	970b      	str	r7, [sp, #44]	; 0x2c
 801175c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801175e:	9a05      	ldr	r2, [sp, #20]
 8011760:	930a      	str	r3, [sp, #40]	; 0x28
 8011762:	4293      	cmp	r3, r2
 8011764:	da00      	bge.n	8011768 <_vfiprintf_r+0x490>
 8011766:	920a      	str	r2, [sp, #40]	; 0x28
 8011768:	ab12      	add	r3, sp, #72	; 0x48
 801176a:	3303      	adds	r3, #3
 801176c:	781b      	ldrb	r3, [r3, #0]
 801176e:	1e5a      	subs	r2, r3, #1
 8011770:	4193      	sbcs	r3, r2
 8011772:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011774:	18d3      	adds	r3, r2, r3
 8011776:	930a      	str	r3, [sp, #40]	; 0x28
 8011778:	0022      	movs	r2, r4
 801177a:	2302      	movs	r3, #2
 801177c:	401a      	ands	r2, r3
 801177e:	9210      	str	r2, [sp, #64]	; 0x40
 8011780:	421c      	tst	r4, r3
 8011782:	d002      	beq.n	801178a <_vfiprintf_r+0x4b2>
 8011784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011786:	3302      	adds	r3, #2
 8011788:	930a      	str	r3, [sp, #40]	; 0x28
 801178a:	2384      	movs	r3, #132	; 0x84
 801178c:	0022      	movs	r2, r4
 801178e:	401a      	ands	r2, r3
 8011790:	9211      	str	r2, [sp, #68]	; 0x44
 8011792:	421c      	tst	r4, r3
 8011794:	d11e      	bne.n	80117d4 <_vfiprintf_r+0x4fc>
 8011796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801179a:	1a9f      	subs	r7, r3, r2
 801179c:	2f00      	cmp	r7, #0
 801179e:	dd19      	ble.n	80117d4 <_vfiprintf_r+0x4fc>
 80117a0:	0029      	movs	r1, r5
 80117a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117a4:	489a      	ldr	r0, [pc, #616]	; (8011a10 <_vfiprintf_r+0x738>)
 80117a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80117a8:	3301      	adds	r3, #1
 80117aa:	3108      	adds	r1, #8
 80117ac:	6028      	str	r0, [r5, #0]
 80117ae:	2f10      	cmp	r7, #16
 80117b0:	dd00      	ble.n	80117b4 <_vfiprintf_r+0x4dc>
 80117b2:	e1a7      	b.n	8011b04 <_vfiprintf_r+0x82c>
 80117b4:	606f      	str	r7, [r5, #4]
 80117b6:	18bf      	adds	r7, r7, r2
 80117b8:	000d      	movs	r5, r1
 80117ba:	9716      	str	r7, [sp, #88]	; 0x58
 80117bc:	9315      	str	r3, [sp, #84]	; 0x54
 80117be:	2b07      	cmp	r3, #7
 80117c0:	dd08      	ble.n	80117d4 <_vfiprintf_r+0x4fc>
 80117c2:	9903      	ldr	r1, [sp, #12]
 80117c4:	9806      	ldr	r0, [sp, #24]
 80117c6:	aa14      	add	r2, sp, #80	; 0x50
 80117c8:	f7ff fd51 	bl	801126e <__sprint_r>
 80117cc:	2800      	cmp	r0, #0
 80117ce:	d000      	beq.n	80117d2 <_vfiprintf_r+0x4fa>
 80117d0:	e1eb      	b.n	8011baa <_vfiprintf_r+0x8d2>
 80117d2:	ad17      	add	r5, sp, #92	; 0x5c
 80117d4:	a912      	add	r1, sp, #72	; 0x48
 80117d6:	78c8      	ldrb	r0, [r1, #3]
 80117d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80117da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117dc:	3103      	adds	r1, #3
 80117de:	2800      	cmp	r0, #0
 80117e0:	d012      	beq.n	8011808 <_vfiprintf_r+0x530>
 80117e2:	6029      	str	r1, [r5, #0]
 80117e4:	2101      	movs	r1, #1
 80117e6:	3301      	adds	r3, #1
 80117e8:	1852      	adds	r2, r2, r1
 80117ea:	6069      	str	r1, [r5, #4]
 80117ec:	9216      	str	r2, [sp, #88]	; 0x58
 80117ee:	9315      	str	r3, [sp, #84]	; 0x54
 80117f0:	3508      	adds	r5, #8
 80117f2:	2b07      	cmp	r3, #7
 80117f4:	dd08      	ble.n	8011808 <_vfiprintf_r+0x530>
 80117f6:	9903      	ldr	r1, [sp, #12]
 80117f8:	9806      	ldr	r0, [sp, #24]
 80117fa:	aa14      	add	r2, sp, #80	; 0x50
 80117fc:	f7ff fd37 	bl	801126e <__sprint_r>
 8011800:	2800      	cmp	r0, #0
 8011802:	d000      	beq.n	8011806 <_vfiprintf_r+0x52e>
 8011804:	e1d1      	b.n	8011baa <_vfiprintf_r+0x8d2>
 8011806:	ad17      	add	r5, sp, #92	; 0x5c
 8011808:	9910      	ldr	r1, [sp, #64]	; 0x40
 801180a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801180c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801180e:	2900      	cmp	r1, #0
 8011810:	d013      	beq.n	801183a <_vfiprintf_r+0x562>
 8011812:	a913      	add	r1, sp, #76	; 0x4c
 8011814:	6029      	str	r1, [r5, #0]
 8011816:	2102      	movs	r1, #2
 8011818:	3301      	adds	r3, #1
 801181a:	1852      	adds	r2, r2, r1
 801181c:	6069      	str	r1, [r5, #4]
 801181e:	9216      	str	r2, [sp, #88]	; 0x58
 8011820:	9315      	str	r3, [sp, #84]	; 0x54
 8011822:	3508      	adds	r5, #8
 8011824:	2b07      	cmp	r3, #7
 8011826:	dd08      	ble.n	801183a <_vfiprintf_r+0x562>
 8011828:	9903      	ldr	r1, [sp, #12]
 801182a:	9806      	ldr	r0, [sp, #24]
 801182c:	aa14      	add	r2, sp, #80	; 0x50
 801182e:	f7ff fd1e 	bl	801126e <__sprint_r>
 8011832:	2800      	cmp	r0, #0
 8011834:	d000      	beq.n	8011838 <_vfiprintf_r+0x560>
 8011836:	e1b8      	b.n	8011baa <_vfiprintf_r+0x8d2>
 8011838:	ad17      	add	r5, sp, #92	; 0x5c
 801183a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801183c:	2b80      	cmp	r3, #128	; 0x80
 801183e:	d11e      	bne.n	801187e <_vfiprintf_r+0x5a6>
 8011840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011842:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011844:	1a9f      	subs	r7, r3, r2
 8011846:	2f00      	cmp	r7, #0
 8011848:	dd19      	ble.n	801187e <_vfiprintf_r+0x5a6>
 801184a:	0029      	movs	r1, r5
 801184c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801184e:	4871      	ldr	r0, [pc, #452]	; (8011a14 <_vfiprintf_r+0x73c>)
 8011850:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011852:	3301      	adds	r3, #1
 8011854:	3108      	adds	r1, #8
 8011856:	6028      	str	r0, [r5, #0]
 8011858:	2f10      	cmp	r7, #16
 801185a:	dd00      	ble.n	801185e <_vfiprintf_r+0x586>
 801185c:	e164      	b.n	8011b28 <_vfiprintf_r+0x850>
 801185e:	606f      	str	r7, [r5, #4]
 8011860:	18bf      	adds	r7, r7, r2
 8011862:	000d      	movs	r5, r1
 8011864:	9716      	str	r7, [sp, #88]	; 0x58
 8011866:	9315      	str	r3, [sp, #84]	; 0x54
 8011868:	2b07      	cmp	r3, #7
 801186a:	dd08      	ble.n	801187e <_vfiprintf_r+0x5a6>
 801186c:	9903      	ldr	r1, [sp, #12]
 801186e:	9806      	ldr	r0, [sp, #24]
 8011870:	aa14      	add	r2, sp, #80	; 0x50
 8011872:	f7ff fcfc 	bl	801126e <__sprint_r>
 8011876:	2800      	cmp	r0, #0
 8011878:	d000      	beq.n	801187c <_vfiprintf_r+0x5a4>
 801187a:	e196      	b.n	8011baa <_vfiprintf_r+0x8d2>
 801187c:	ad17      	add	r5, sp, #92	; 0x5c
 801187e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011880:	9a05      	ldr	r2, [sp, #20]
 8011882:	1a9f      	subs	r7, r3, r2
 8011884:	2f00      	cmp	r7, #0
 8011886:	dd19      	ble.n	80118bc <_vfiprintf_r+0x5e4>
 8011888:	0029      	movs	r1, r5
 801188a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801188c:	4861      	ldr	r0, [pc, #388]	; (8011a14 <_vfiprintf_r+0x73c>)
 801188e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011890:	3301      	adds	r3, #1
 8011892:	3108      	adds	r1, #8
 8011894:	6028      	str	r0, [r5, #0]
 8011896:	2f10      	cmp	r7, #16
 8011898:	dd00      	ble.n	801189c <_vfiprintf_r+0x5c4>
 801189a:	e157      	b.n	8011b4c <_vfiprintf_r+0x874>
 801189c:	606f      	str	r7, [r5, #4]
 801189e:	18bf      	adds	r7, r7, r2
 80118a0:	000d      	movs	r5, r1
 80118a2:	9716      	str	r7, [sp, #88]	; 0x58
 80118a4:	9315      	str	r3, [sp, #84]	; 0x54
 80118a6:	2b07      	cmp	r3, #7
 80118a8:	dd08      	ble.n	80118bc <_vfiprintf_r+0x5e4>
 80118aa:	9903      	ldr	r1, [sp, #12]
 80118ac:	9806      	ldr	r0, [sp, #24]
 80118ae:	aa14      	add	r2, sp, #80	; 0x50
 80118b0:	f7ff fcdd 	bl	801126e <__sprint_r>
 80118b4:	2800      	cmp	r0, #0
 80118b6:	d000      	beq.n	80118ba <_vfiprintf_r+0x5e2>
 80118b8:	e177      	b.n	8011baa <_vfiprintf_r+0x8d2>
 80118ba:	ad17      	add	r5, sp, #92	; 0x5c
 80118bc:	9b05      	ldr	r3, [sp, #20]
 80118be:	9a05      	ldr	r2, [sp, #20]
 80118c0:	606b      	str	r3, [r5, #4]
 80118c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80118c4:	602e      	str	r6, [r5, #0]
 80118c6:	189b      	adds	r3, r3, r2
 80118c8:	9316      	str	r3, [sp, #88]	; 0x58
 80118ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80118cc:	3508      	adds	r5, #8
 80118ce:	3301      	adds	r3, #1
 80118d0:	9315      	str	r3, [sp, #84]	; 0x54
 80118d2:	2b07      	cmp	r3, #7
 80118d4:	dd08      	ble.n	80118e8 <_vfiprintf_r+0x610>
 80118d6:	9903      	ldr	r1, [sp, #12]
 80118d8:	9806      	ldr	r0, [sp, #24]
 80118da:	aa14      	add	r2, sp, #80	; 0x50
 80118dc:	f7ff fcc7 	bl	801126e <__sprint_r>
 80118e0:	2800      	cmp	r0, #0
 80118e2:	d000      	beq.n	80118e6 <_vfiprintf_r+0x60e>
 80118e4:	e161      	b.n	8011baa <_vfiprintf_r+0x8d2>
 80118e6:	ad17      	add	r5, sp, #92	; 0x5c
 80118e8:	0764      	lsls	r4, r4, #29
 80118ea:	d500      	bpl.n	80118ee <_vfiprintf_r+0x616>
 80118ec:	e140      	b.n	8011b70 <_vfiprintf_r+0x898>
 80118ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80118f2:	4293      	cmp	r3, r2
 80118f4:	da00      	bge.n	80118f8 <_vfiprintf_r+0x620>
 80118f6:	0013      	movs	r3, r2
 80118f8:	9a08      	ldr	r2, [sp, #32]
 80118fa:	18d3      	adds	r3, r2, r3
 80118fc:	9308      	str	r3, [sp, #32]
 80118fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011900:	2b00      	cmp	r3, #0
 8011902:	d007      	beq.n	8011914 <_vfiprintf_r+0x63c>
 8011904:	9903      	ldr	r1, [sp, #12]
 8011906:	9806      	ldr	r0, [sp, #24]
 8011908:	aa14      	add	r2, sp, #80	; 0x50
 801190a:	f7ff fcb0 	bl	801126e <__sprint_r>
 801190e:	2800      	cmp	r0, #0
 8011910:	d000      	beq.n	8011914 <_vfiprintf_r+0x63c>
 8011912:	e14a      	b.n	8011baa <_vfiprintf_r+0x8d2>
 8011914:	2300      	movs	r3, #0
 8011916:	ad17      	add	r5, sp, #92	; 0x5c
 8011918:	9315      	str	r3, [sp, #84]	; 0x54
 801191a:	e6b7      	b.n	801168c <_vfiprintf_r+0x3b4>
 801191c:	0030      	movs	r0, r6
 801191e:	f7ee fbf1 	bl	8000104 <strlen>
 8011922:	9005      	str	r0, [sp, #20]
 8011924:	e719      	b.n	801175a <_vfiprintf_r+0x482>
 8011926:	2310      	movs	r3, #16
 8011928:	431c      	orrs	r4, r3
 801192a:	2320      	movs	r3, #32
 801192c:	0020      	movs	r0, r4
 801192e:	4018      	ands	r0, r3
 8011930:	421c      	tst	r4, r3
 8011932:	d009      	beq.n	8011948 <_vfiprintf_r+0x670>
 8011934:	3b19      	subs	r3, #25
 8011936:	3707      	adds	r7, #7
 8011938:	439f      	bics	r7, r3
 801193a:	0039      	movs	r1, r7
 801193c:	c90c      	ldmia	r1!, {r2, r3}
 801193e:	9200      	str	r2, [sp, #0]
 8011940:	9301      	str	r3, [sp, #4]
 8011942:	9104      	str	r1, [sp, #16]
 8011944:	2301      	movs	r3, #1
 8011946:	e6c7      	b.n	80116d8 <_vfiprintf_r+0x400>
 8011948:	003b      	movs	r3, r7
 801194a:	cb04      	ldmia	r3!, {r2}
 801194c:	0021      	movs	r1, r4
 801194e:	9304      	str	r3, [sp, #16]
 8011950:	2310      	movs	r3, #16
 8011952:	4019      	ands	r1, r3
 8011954:	421c      	tst	r4, r3
 8011956:	d003      	beq.n	8011960 <_vfiprintf_r+0x688>
 8011958:	9200      	str	r2, [sp, #0]
 801195a:	9001      	str	r0, [sp, #4]
 801195c:	3b0f      	subs	r3, #15
 801195e:	e6bb      	b.n	80116d8 <_vfiprintf_r+0x400>
 8011960:	2340      	movs	r3, #64	; 0x40
 8011962:	0020      	movs	r0, r4
 8011964:	4018      	ands	r0, r3
 8011966:	421c      	tst	r4, r3
 8011968:	d003      	beq.n	8011972 <_vfiprintf_r+0x69a>
 801196a:	b293      	uxth	r3, r2
 801196c:	9300      	str	r3, [sp, #0]
 801196e:	9101      	str	r1, [sp, #4]
 8011970:	e7e8      	b.n	8011944 <_vfiprintf_r+0x66c>
 8011972:	2380      	movs	r3, #128	; 0x80
 8011974:	0021      	movs	r1, r4
 8011976:	009b      	lsls	r3, r3, #2
 8011978:	4019      	ands	r1, r3
 801197a:	421c      	tst	r4, r3
 801197c:	d003      	beq.n	8011986 <_vfiprintf_r+0x6ae>
 801197e:	b2d3      	uxtb	r3, r2
 8011980:	9300      	str	r3, [sp, #0]
 8011982:	9001      	str	r0, [sp, #4]
 8011984:	e7de      	b.n	8011944 <_vfiprintf_r+0x66c>
 8011986:	9200      	str	r2, [sp, #0]
 8011988:	e7f1      	b.n	801196e <_vfiprintf_r+0x696>
 801198a:	4a23      	ldr	r2, [pc, #140]	; (8011a18 <_vfiprintf_r+0x740>)
 801198c:	0020      	movs	r0, r4
 801198e:	920c      	str	r2, [sp, #48]	; 0x30
 8011990:	2220      	movs	r2, #32
 8011992:	4010      	ands	r0, r2
 8011994:	4214      	tst	r4, r2
 8011996:	d019      	beq.n	80119cc <_vfiprintf_r+0x6f4>
 8011998:	3a19      	subs	r2, #25
 801199a:	3707      	adds	r7, #7
 801199c:	4397      	bics	r7, r2
 801199e:	0038      	movs	r0, r7
 80119a0:	c806      	ldmia	r0!, {r1, r2}
 80119a2:	9100      	str	r1, [sp, #0]
 80119a4:	9201      	str	r2, [sp, #4]
 80119a6:	9004      	str	r0, [sp, #16]
 80119a8:	07e2      	lsls	r2, r4, #31
 80119aa:	d509      	bpl.n	80119c0 <_vfiprintf_r+0x6e8>
 80119ac:	9a00      	ldr	r2, [sp, #0]
 80119ae:	9901      	ldr	r1, [sp, #4]
 80119b0:	430a      	orrs	r2, r1
 80119b2:	d005      	beq.n	80119c0 <_vfiprintf_r+0x6e8>
 80119b4:	aa13      	add	r2, sp, #76	; 0x4c
 80119b6:	2130      	movs	r1, #48	; 0x30
 80119b8:	7053      	strb	r3, [r2, #1]
 80119ba:	2302      	movs	r3, #2
 80119bc:	7011      	strb	r1, [r2, #0]
 80119be:	431c      	orrs	r4, r3
 80119c0:	4b10      	ldr	r3, [pc, #64]	; (8011a04 <_vfiprintf_r+0x72c>)
 80119c2:	401c      	ands	r4, r3
 80119c4:	2302      	movs	r3, #2
 80119c6:	e687      	b.n	80116d8 <_vfiprintf_r+0x400>
 80119c8:	4a10      	ldr	r2, [pc, #64]	; (8011a0c <_vfiprintf_r+0x734>)
 80119ca:	e7df      	b.n	801198c <_vfiprintf_r+0x6b4>
 80119cc:	0039      	movs	r1, r7
 80119ce:	c904      	ldmia	r1!, {r2}
 80119d0:	0026      	movs	r6, r4
 80119d2:	9104      	str	r1, [sp, #16]
 80119d4:	2110      	movs	r1, #16
 80119d6:	400e      	ands	r6, r1
 80119d8:	420c      	tst	r4, r1
 80119da:	d002      	beq.n	80119e2 <_vfiprintf_r+0x70a>
 80119dc:	9200      	str	r2, [sp, #0]
 80119de:	9001      	str	r0, [sp, #4]
 80119e0:	e7e2      	b.n	80119a8 <_vfiprintf_r+0x6d0>
 80119e2:	2140      	movs	r1, #64	; 0x40
 80119e4:	0020      	movs	r0, r4
 80119e6:	4008      	ands	r0, r1
 80119e8:	420c      	tst	r4, r1
 80119ea:	d003      	beq.n	80119f4 <_vfiprintf_r+0x71c>
 80119ec:	b292      	uxth	r2, r2
 80119ee:	9200      	str	r2, [sp, #0]
 80119f0:	9601      	str	r6, [sp, #4]
 80119f2:	e7d9      	b.n	80119a8 <_vfiprintf_r+0x6d0>
 80119f4:	2180      	movs	r1, #128	; 0x80
 80119f6:	0026      	movs	r6, r4
 80119f8:	0089      	lsls	r1, r1, #2
 80119fa:	400e      	ands	r6, r1
 80119fc:	420c      	tst	r4, r1
 80119fe:	d0f6      	beq.n	80119ee <_vfiprintf_r+0x716>
 8011a00:	b2d2      	uxtb	r2, r2
 8011a02:	e7eb      	b.n	80119dc <_vfiprintf_r+0x704>
 8011a04:	fffffbff 	.word	0xfffffbff
 8011a08:	00007830 	.word	0x00007830
 8011a0c:	080144c4 	.word	0x080144c4
 8011a10:	080145d1 	.word	0x080145d1
 8011a14:	080145e1 	.word	0x080145e1
 8011a18:	080144d5 	.word	0x080144d5
 8011a1c:	9b01      	ldr	r3, [sp, #4]
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d109      	bne.n	8011a36 <_vfiprintf_r+0x75e>
 8011a22:	9b00      	ldr	r3, [sp, #0]
 8011a24:	2b09      	cmp	r3, #9
 8011a26:	d806      	bhi.n	8011a36 <_vfiprintf_r+0x75e>
 8011a28:	26b7      	movs	r6, #183	; 0xb7
 8011a2a:	ab12      	add	r3, sp, #72	; 0x48
 8011a2c:	18f6      	adds	r6, r6, r3
 8011a2e:	9b00      	ldr	r3, [sp, #0]
 8011a30:	3330      	adds	r3, #48	; 0x30
 8011a32:	7033      	strb	r3, [r6, #0]
 8011a34:	e115      	b.n	8011c62 <_vfiprintf_r+0x98a>
 8011a36:	2380      	movs	r3, #128	; 0x80
 8011a38:	2400      	movs	r4, #0
 8011a3a:	00db      	lsls	r3, r3, #3
 8011a3c:	403b      	ands	r3, r7
 8011a3e:	ae40      	add	r6, sp, #256	; 0x100
 8011a40:	930a      	str	r3, [sp, #40]	; 0x28
 8011a42:	220a      	movs	r2, #10
 8011a44:	9800      	ldr	r0, [sp, #0]
 8011a46:	9901      	ldr	r1, [sp, #4]
 8011a48:	2300      	movs	r3, #0
 8011a4a:	f7ee fd2b 	bl	80004a4 <__aeabi_uldivmod>
 8011a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a50:	3e01      	subs	r6, #1
 8011a52:	3230      	adds	r2, #48	; 0x30
 8011a54:	900b      	str	r0, [sp, #44]	; 0x2c
 8011a56:	9110      	str	r1, [sp, #64]	; 0x40
 8011a58:	7032      	strb	r2, [r6, #0]
 8011a5a:	3401      	adds	r4, #1
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d01a      	beq.n	8011a96 <_vfiprintf_r+0x7be>
 8011a60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a62:	781b      	ldrb	r3, [r3, #0]
 8011a64:	42a3      	cmp	r3, r4
 8011a66:	d116      	bne.n	8011a96 <_vfiprintf_r+0x7be>
 8011a68:	2cff      	cmp	r4, #255	; 0xff
 8011a6a:	d014      	beq.n	8011a96 <_vfiprintf_r+0x7be>
 8011a6c:	9b01      	ldr	r3, [sp, #4]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d102      	bne.n	8011a78 <_vfiprintf_r+0x7a0>
 8011a72:	9b00      	ldr	r3, [sp, #0]
 8011a74:	2b09      	cmp	r3, #9
 8011a76:	d90e      	bls.n	8011a96 <_vfiprintf_r+0x7be>
 8011a78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a7a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011a7c:	1af6      	subs	r6, r6, r3
 8011a7e:	001a      	movs	r2, r3
 8011a80:	0030      	movs	r0, r6
 8011a82:	f7f9 ffe6 	bl	800ba52 <strncpy>
 8011a86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a88:	2400      	movs	r4, #0
 8011a8a:	785b      	ldrb	r3, [r3, #1]
 8011a8c:	1e5a      	subs	r2, r3, #1
 8011a8e:	4193      	sbcs	r3, r2
 8011a90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011a92:	18d3      	adds	r3, r2, r3
 8011a94:	930d      	str	r3, [sp, #52]	; 0x34
 8011a96:	9b01      	ldr	r3, [sp, #4]
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d103      	bne.n	8011aa4 <_vfiprintf_r+0x7cc>
 8011a9c:	9b00      	ldr	r3, [sp, #0]
 8011a9e:	2b09      	cmp	r3, #9
 8011aa0:	d800      	bhi.n	8011aa4 <_vfiprintf_r+0x7cc>
 8011aa2:	e0de      	b.n	8011c62 <_vfiprintf_r+0x98a>
 8011aa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011aa6:	9300      	str	r3, [sp, #0]
 8011aa8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011aaa:	9301      	str	r3, [sp, #4]
 8011aac:	e7c9      	b.n	8011a42 <_vfiprintf_r+0x76a>
 8011aae:	200f      	movs	r0, #15
 8011ab0:	9b00      	ldr	r3, [sp, #0]
 8011ab2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011ab4:	4003      	ands	r3, r0
 8011ab6:	5cd3      	ldrb	r3, [r2, r3]
 8011ab8:	3e01      	subs	r6, #1
 8011aba:	7033      	strb	r3, [r6, #0]
 8011abc:	9b01      	ldr	r3, [sp, #4]
 8011abe:	0719      	lsls	r1, r3, #28
 8011ac0:	9b00      	ldr	r3, [sp, #0]
 8011ac2:	091a      	lsrs	r2, r3, #4
 8011ac4:	9b01      	ldr	r3, [sp, #4]
 8011ac6:	4311      	orrs	r1, r2
 8011ac8:	091b      	lsrs	r3, r3, #4
 8011aca:	9301      	str	r3, [sp, #4]
 8011acc:	000b      	movs	r3, r1
 8011ace:	9a01      	ldr	r2, [sp, #4]
 8011ad0:	9100      	str	r1, [sp, #0]
 8011ad2:	4313      	orrs	r3, r2
 8011ad4:	d1ec      	bne.n	8011ab0 <_vfiprintf_r+0x7d8>
 8011ad6:	e0c4      	b.n	8011c62 <_vfiprintf_r+0x98a>
 8011ad8:	ae40      	add	r6, sp, #256	; 0x100
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d000      	beq.n	8011ae0 <_vfiprintf_r+0x808>
 8011ade:	e0c0      	b.n	8011c62 <_vfiprintf_r+0x98a>
 8011ae0:	07e4      	lsls	r4, r4, #31
 8011ae2:	d400      	bmi.n	8011ae6 <_vfiprintf_r+0x80e>
 8011ae4:	e0bd      	b.n	8011c62 <_vfiprintf_r+0x98a>
 8011ae6:	26b7      	movs	r6, #183	; 0xb7
 8011ae8:	ab12      	add	r3, sp, #72	; 0x48
 8011aea:	18f6      	adds	r6, r6, r3
 8011aec:	2330      	movs	r3, #48	; 0x30
 8011aee:	e7a0      	b.n	8011a32 <_vfiprintf_r+0x75a>
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d100      	bne.n	8011af6 <_vfiprintf_r+0x81e>
 8011af4:	e07e      	b.n	8011bf4 <_vfiprintf_r+0x91c>
 8011af6:	ae27      	add	r6, sp, #156	; 0x9c
 8011af8:	7033      	strb	r3, [r6, #0]
 8011afa:	2300      	movs	r3, #0
 8011afc:	aa12      	add	r2, sp, #72	; 0x48
 8011afe:	70d3      	strb	r3, [r2, #3]
 8011b00:	9704      	str	r7, [sp, #16]
 8011b02:	e576      	b.n	80115f2 <_vfiprintf_r+0x31a>
 8011b04:	2010      	movs	r0, #16
 8011b06:	1812      	adds	r2, r2, r0
 8011b08:	6068      	str	r0, [r5, #4]
 8011b0a:	9216      	str	r2, [sp, #88]	; 0x58
 8011b0c:	9315      	str	r3, [sp, #84]	; 0x54
 8011b0e:	2b07      	cmp	r3, #7
 8011b10:	dd07      	ble.n	8011b22 <_vfiprintf_r+0x84a>
 8011b12:	9903      	ldr	r1, [sp, #12]
 8011b14:	9806      	ldr	r0, [sp, #24]
 8011b16:	aa14      	add	r2, sp, #80	; 0x50
 8011b18:	f7ff fba9 	bl	801126e <__sprint_r>
 8011b1c:	2800      	cmp	r0, #0
 8011b1e:	d144      	bne.n	8011baa <_vfiprintf_r+0x8d2>
 8011b20:	a917      	add	r1, sp, #92	; 0x5c
 8011b22:	000d      	movs	r5, r1
 8011b24:	3f10      	subs	r7, #16
 8011b26:	e63b      	b.n	80117a0 <_vfiprintf_r+0x4c8>
 8011b28:	2010      	movs	r0, #16
 8011b2a:	1812      	adds	r2, r2, r0
 8011b2c:	6068      	str	r0, [r5, #4]
 8011b2e:	9216      	str	r2, [sp, #88]	; 0x58
 8011b30:	9315      	str	r3, [sp, #84]	; 0x54
 8011b32:	2b07      	cmp	r3, #7
 8011b34:	dd07      	ble.n	8011b46 <_vfiprintf_r+0x86e>
 8011b36:	9903      	ldr	r1, [sp, #12]
 8011b38:	9806      	ldr	r0, [sp, #24]
 8011b3a:	aa14      	add	r2, sp, #80	; 0x50
 8011b3c:	f7ff fb97 	bl	801126e <__sprint_r>
 8011b40:	2800      	cmp	r0, #0
 8011b42:	d132      	bne.n	8011baa <_vfiprintf_r+0x8d2>
 8011b44:	a917      	add	r1, sp, #92	; 0x5c
 8011b46:	000d      	movs	r5, r1
 8011b48:	3f10      	subs	r7, #16
 8011b4a:	e67e      	b.n	801184a <_vfiprintf_r+0x572>
 8011b4c:	2010      	movs	r0, #16
 8011b4e:	1812      	adds	r2, r2, r0
 8011b50:	6068      	str	r0, [r5, #4]
 8011b52:	9216      	str	r2, [sp, #88]	; 0x58
 8011b54:	9315      	str	r3, [sp, #84]	; 0x54
 8011b56:	2b07      	cmp	r3, #7
 8011b58:	dd07      	ble.n	8011b6a <_vfiprintf_r+0x892>
 8011b5a:	9903      	ldr	r1, [sp, #12]
 8011b5c:	9806      	ldr	r0, [sp, #24]
 8011b5e:	aa14      	add	r2, sp, #80	; 0x50
 8011b60:	f7ff fb85 	bl	801126e <__sprint_r>
 8011b64:	2800      	cmp	r0, #0
 8011b66:	d120      	bne.n	8011baa <_vfiprintf_r+0x8d2>
 8011b68:	a917      	add	r1, sp, #92	; 0x5c
 8011b6a:	000d      	movs	r5, r1
 8011b6c:	3f10      	subs	r7, #16
 8011b6e:	e68b      	b.n	8011888 <_vfiprintf_r+0x5b0>
 8011b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b74:	2610      	movs	r6, #16
 8011b76:	1a9c      	subs	r4, r3, r2
 8011b78:	2c00      	cmp	r4, #0
 8011b7a:	dc00      	bgt.n	8011b7e <_vfiprintf_r+0x8a6>
 8011b7c:	e6b7      	b.n	80118ee <_vfiprintf_r+0x616>
 8011b7e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8011b80:	4a3b      	ldr	r2, [pc, #236]	; (8011c70 <_vfiprintf_r+0x998>)
 8011b82:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011b84:	3101      	adds	r1, #1
 8011b86:	602a      	str	r2, [r5, #0]
 8011b88:	2c10      	cmp	r4, #16
 8011b8a:	dc22      	bgt.n	8011bd2 <_vfiprintf_r+0x8fa>
 8011b8c:	606c      	str	r4, [r5, #4]
 8011b8e:	18e4      	adds	r4, r4, r3
 8011b90:	9416      	str	r4, [sp, #88]	; 0x58
 8011b92:	9115      	str	r1, [sp, #84]	; 0x54
 8011b94:	2907      	cmp	r1, #7
 8011b96:	dc00      	bgt.n	8011b9a <_vfiprintf_r+0x8c2>
 8011b98:	e6a9      	b.n	80118ee <_vfiprintf_r+0x616>
 8011b9a:	9903      	ldr	r1, [sp, #12]
 8011b9c:	9806      	ldr	r0, [sp, #24]
 8011b9e:	aa14      	add	r2, sp, #80	; 0x50
 8011ba0:	f7ff fb65 	bl	801126e <__sprint_r>
 8011ba4:	2800      	cmp	r0, #0
 8011ba6:	d100      	bne.n	8011baa <_vfiprintf_r+0x8d2>
 8011ba8:	e6a1      	b.n	80118ee <_vfiprintf_r+0x616>
 8011baa:	9b03      	ldr	r3, [sp, #12]
 8011bac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011bae:	07db      	lsls	r3, r3, #31
 8011bb0:	d407      	bmi.n	8011bc2 <_vfiprintf_r+0x8ea>
 8011bb2:	9b03      	ldr	r3, [sp, #12]
 8011bb4:	899b      	ldrh	r3, [r3, #12]
 8011bb6:	059b      	lsls	r3, r3, #22
 8011bb8:	d403      	bmi.n	8011bc2 <_vfiprintf_r+0x8ea>
 8011bba:	9b03      	ldr	r3, [sp, #12]
 8011bbc:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011bbe:	f7fa f808 	bl	800bbd2 <__retarget_lock_release_recursive>
 8011bc2:	9b03      	ldr	r3, [sp, #12]
 8011bc4:	899b      	ldrh	r3, [r3, #12]
 8011bc6:	065b      	lsls	r3, r3, #25
 8011bc8:	d401      	bmi.n	8011bce <_vfiprintf_r+0x8f6>
 8011bca:	f7ff fbc3 	bl	8011354 <_vfiprintf_r+0x7c>
 8011bce:	f7ff fbbe 	bl	801134e <_vfiprintf_r+0x76>
 8011bd2:	3310      	adds	r3, #16
 8011bd4:	606e      	str	r6, [r5, #4]
 8011bd6:	9316      	str	r3, [sp, #88]	; 0x58
 8011bd8:	9115      	str	r1, [sp, #84]	; 0x54
 8011bda:	3508      	adds	r5, #8
 8011bdc:	2907      	cmp	r1, #7
 8011bde:	dd07      	ble.n	8011bf0 <_vfiprintf_r+0x918>
 8011be0:	9903      	ldr	r1, [sp, #12]
 8011be2:	9806      	ldr	r0, [sp, #24]
 8011be4:	aa14      	add	r2, sp, #80	; 0x50
 8011be6:	f7ff fb42 	bl	801126e <__sprint_r>
 8011bea:	2800      	cmp	r0, #0
 8011bec:	d1dd      	bne.n	8011baa <_vfiprintf_r+0x8d2>
 8011bee:	ad17      	add	r5, sp, #92	; 0x5c
 8011bf0:	3c10      	subs	r4, #16
 8011bf2:	e7c4      	b.n	8011b7e <_vfiprintf_r+0x8a6>
 8011bf4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d102      	bne.n	8011c00 <_vfiprintf_r+0x928>
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	9315      	str	r3, [sp, #84]	; 0x54
 8011bfe:	e7d4      	b.n	8011baa <_vfiprintf_r+0x8d2>
 8011c00:	9903      	ldr	r1, [sp, #12]
 8011c02:	9806      	ldr	r0, [sp, #24]
 8011c04:	aa14      	add	r2, sp, #80	; 0x50
 8011c06:	f7ff fb32 	bl	801126e <__sprint_r>
 8011c0a:	2800      	cmp	r0, #0
 8011c0c:	d0f5      	beq.n	8011bfa <_vfiprintf_r+0x922>
 8011c0e:	e7cc      	b.n	8011baa <_vfiprintf_r+0x8d2>
 8011c10:	0027      	movs	r7, r4
 8011c12:	2a00      	cmp	r2, #0
 8011c14:	d100      	bne.n	8011c18 <_vfiprintf_r+0x940>
 8011c16:	e51b      	b.n	8011650 <_vfiprintf_r+0x378>
 8011c18:	2b01      	cmp	r3, #1
 8011c1a:	d100      	bne.n	8011c1e <_vfiprintf_r+0x946>
 8011c1c:	e6fe      	b.n	8011a1c <_vfiprintf_r+0x744>
 8011c1e:	ae40      	add	r6, sp, #256	; 0x100
 8011c20:	2b02      	cmp	r3, #2
 8011c22:	d100      	bne.n	8011c26 <_vfiprintf_r+0x94e>
 8011c24:	e743      	b.n	8011aae <_vfiprintf_r+0x7d6>
 8011c26:	2307      	movs	r3, #7
 8011c28:	469c      	mov	ip, r3
 8011c2a:	4663      	mov	r3, ip
 8011c2c:	9900      	ldr	r1, [sp, #0]
 8011c2e:	0032      	movs	r2, r6
 8011c30:	400b      	ands	r3, r1
 8011c32:	9901      	ldr	r1, [sp, #4]
 8011c34:	3e01      	subs	r6, #1
 8011c36:	074c      	lsls	r4, r1, #29
 8011c38:	9900      	ldr	r1, [sp, #0]
 8011c3a:	3330      	adds	r3, #48	; 0x30
 8011c3c:	08c8      	lsrs	r0, r1, #3
 8011c3e:	9901      	ldr	r1, [sp, #4]
 8011c40:	4304      	orrs	r4, r0
 8011c42:	08c9      	lsrs	r1, r1, #3
 8011c44:	9101      	str	r1, [sp, #4]
 8011c46:	0021      	movs	r1, r4
 8011c48:	9801      	ldr	r0, [sp, #4]
 8011c4a:	7033      	strb	r3, [r6, #0]
 8011c4c:	9400      	str	r4, [sp, #0]
 8011c4e:	4301      	orrs	r1, r0
 8011c50:	d1eb      	bne.n	8011c2a <_vfiprintf_r+0x952>
 8011c52:	07f9      	lsls	r1, r7, #31
 8011c54:	d505      	bpl.n	8011c62 <_vfiprintf_r+0x98a>
 8011c56:	2b30      	cmp	r3, #48	; 0x30
 8011c58:	d003      	beq.n	8011c62 <_vfiprintf_r+0x98a>
 8011c5a:	2330      	movs	r3, #48	; 0x30
 8011c5c:	3e01      	subs	r6, #1
 8011c5e:	7033      	strb	r3, [r6, #0]
 8011c60:	1e96      	subs	r6, r2, #2
 8011c62:	9b05      	ldr	r3, [sp, #20]
 8011c64:	003c      	movs	r4, r7
 8011c66:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c68:	ab40      	add	r3, sp, #256	; 0x100
 8011c6a:	1b9b      	subs	r3, r3, r6
 8011c6c:	9305      	str	r3, [sp, #20]
 8011c6e:	e575      	b.n	801175c <_vfiprintf_r+0x484>
 8011c70:	080145d1 	.word	0x080145d1

08011c74 <__sbprintf>:
 8011c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c76:	0015      	movs	r5, r2
 8011c78:	2202      	movs	r2, #2
 8011c7a:	4c1e      	ldr	r4, [pc, #120]	; (8011cf4 <__sbprintf+0x80>)
 8011c7c:	001f      	movs	r7, r3
 8011c7e:	898b      	ldrh	r3, [r1, #12]
 8011c80:	44a5      	add	sp, r4
 8011c82:	4393      	bics	r3, r2
 8011c84:	466a      	mov	r2, sp
 8011c86:	8193      	strh	r3, [r2, #12]
 8011c88:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011c8a:	0006      	movs	r6, r0
 8011c8c:	9319      	str	r3, [sp, #100]	; 0x64
 8011c8e:	89cb      	ldrh	r3, [r1, #14]
 8011c90:	a816      	add	r0, sp, #88	; 0x58
 8011c92:	81d3      	strh	r3, [r2, #14]
 8011c94:	69cb      	ldr	r3, [r1, #28]
 8011c96:	000c      	movs	r4, r1
 8011c98:	9307      	str	r3, [sp, #28]
 8011c9a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8011c9c:	9309      	str	r3, [sp, #36]	; 0x24
 8011c9e:	ab1a      	add	r3, sp, #104	; 0x68
 8011ca0:	9300      	str	r3, [sp, #0]
 8011ca2:	9304      	str	r3, [sp, #16]
 8011ca4:	2380      	movs	r3, #128	; 0x80
 8011ca6:	00db      	lsls	r3, r3, #3
 8011ca8:	9302      	str	r3, [sp, #8]
 8011caa:	9305      	str	r3, [sp, #20]
 8011cac:	2300      	movs	r3, #0
 8011cae:	9306      	str	r3, [sp, #24]
 8011cb0:	f7f9 ff8c 	bl	800bbcc <__retarget_lock_init_recursive>
 8011cb4:	002a      	movs	r2, r5
 8011cb6:	003b      	movs	r3, r7
 8011cb8:	4669      	mov	r1, sp
 8011cba:	0030      	movs	r0, r6
 8011cbc:	f7ff fb0c 	bl	80112d8 <_vfiprintf_r>
 8011cc0:	1e05      	subs	r5, r0, #0
 8011cc2:	db07      	blt.n	8011cd4 <__sbprintf+0x60>
 8011cc4:	4669      	mov	r1, sp
 8011cc6:	0030      	movs	r0, r6
 8011cc8:	f7fd fdf6 	bl	800f8b8 <_fflush_r>
 8011ccc:	2800      	cmp	r0, #0
 8011cce:	d001      	beq.n	8011cd4 <__sbprintf+0x60>
 8011cd0:	2501      	movs	r5, #1
 8011cd2:	426d      	negs	r5, r5
 8011cd4:	466b      	mov	r3, sp
 8011cd6:	899a      	ldrh	r2, [r3, #12]
 8011cd8:	2340      	movs	r3, #64	; 0x40
 8011cda:	421a      	tst	r2, r3
 8011cdc:	d002      	beq.n	8011ce4 <__sbprintf+0x70>
 8011cde:	89a2      	ldrh	r2, [r4, #12]
 8011ce0:	4313      	orrs	r3, r2
 8011ce2:	81a3      	strh	r3, [r4, #12]
 8011ce4:	9816      	ldr	r0, [sp, #88]	; 0x58
 8011ce6:	f7f9 ff72 	bl	800bbce <__retarget_lock_close_recursive>
 8011cea:	0028      	movs	r0, r5
 8011cec:	4b02      	ldr	r3, [pc, #8]	; (8011cf8 <__sbprintf+0x84>)
 8011cee:	449d      	add	sp, r3
 8011cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cf2:	46c0      	nop			; (mov r8, r8)
 8011cf4:	fffffb94 	.word	0xfffffb94
 8011cf8:	0000046c 	.word	0x0000046c

08011cfc <__sfvwrite_r>:
 8011cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011cfe:	6893      	ldr	r3, [r2, #8]
 8011d00:	b087      	sub	sp, #28
 8011d02:	000c      	movs	r4, r1
 8011d04:	9002      	str	r0, [sp, #8]
 8011d06:	9204      	str	r2, [sp, #16]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d102      	bne.n	8011d12 <__sfvwrite_r+0x16>
 8011d0c:	2000      	movs	r0, #0
 8011d0e:	b007      	add	sp, #28
 8011d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d12:	898b      	ldrh	r3, [r1, #12]
 8011d14:	071b      	lsls	r3, r3, #28
 8011d16:	d557      	bpl.n	8011dc8 <__sfvwrite_r+0xcc>
 8011d18:	690b      	ldr	r3, [r1, #16]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d054      	beq.n	8011dc8 <__sfvwrite_r+0xcc>
 8011d1e:	9b04      	ldr	r3, [sp, #16]
 8011d20:	2202      	movs	r2, #2
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	9301      	str	r3, [sp, #4]
 8011d26:	89a3      	ldrh	r3, [r4, #12]
 8011d28:	001f      	movs	r7, r3
 8011d2a:	4017      	ands	r7, r2
 8011d2c:	4213      	tst	r3, r2
 8011d2e:	d171      	bne.n	8011e14 <__sfvwrite_r+0x118>
 8011d30:	2201      	movs	r2, #1
 8011d32:	2101      	movs	r1, #1
 8011d34:	401a      	ands	r2, r3
 8011d36:	420b      	tst	r3, r1
 8011d38:	d100      	bne.n	8011d3c <__sfvwrite_r+0x40>
 8011d3a:	e0a5      	b.n	8011e88 <__sfvwrite_r+0x18c>
 8011d3c:	0038      	movs	r0, r7
 8011d3e:	003e      	movs	r6, r7
 8011d40:	9703      	str	r7, [sp, #12]
 8011d42:	9b03      	ldr	r3, [sp, #12]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d100      	bne.n	8011d4a <__sfvwrite_r+0x4e>
 8011d48:	e10b      	b.n	8011f62 <__sfvwrite_r+0x266>
 8011d4a:	2800      	cmp	r0, #0
 8011d4c:	d10a      	bne.n	8011d64 <__sfvwrite_r+0x68>
 8011d4e:	001a      	movs	r2, r3
 8011d50:	210a      	movs	r1, #10
 8011d52:	0030      	movs	r0, r6
 8011d54:	f7fd fe2a 	bl	800f9ac <memchr>
 8011d58:	9b03      	ldr	r3, [sp, #12]
 8011d5a:	1c5f      	adds	r7, r3, #1
 8011d5c:	2800      	cmp	r0, #0
 8011d5e:	d001      	beq.n	8011d64 <__sfvwrite_r+0x68>
 8011d60:	3001      	adds	r0, #1
 8011d62:	1b87      	subs	r7, r0, r6
 8011d64:	9b03      	ldr	r3, [sp, #12]
 8011d66:	9705      	str	r7, [sp, #20]
 8011d68:	429f      	cmp	r7, r3
 8011d6a:	d900      	bls.n	8011d6e <__sfvwrite_r+0x72>
 8011d6c:	9305      	str	r3, [sp, #20]
 8011d6e:	6820      	ldr	r0, [r4, #0]
 8011d70:	6922      	ldr	r2, [r4, #16]
 8011d72:	68a5      	ldr	r5, [r4, #8]
 8011d74:	6963      	ldr	r3, [r4, #20]
 8011d76:	4290      	cmp	r0, r2
 8011d78:	d800      	bhi.n	8011d7c <__sfvwrite_r+0x80>
 8011d7a:	e0fb      	b.n	8011f74 <__sfvwrite_r+0x278>
 8011d7c:	9a05      	ldr	r2, [sp, #20]
 8011d7e:	18ed      	adds	r5, r5, r3
 8011d80:	42aa      	cmp	r2, r5
 8011d82:	dc00      	bgt.n	8011d86 <__sfvwrite_r+0x8a>
 8011d84:	e0f6      	b.n	8011f74 <__sfvwrite_r+0x278>
 8011d86:	0031      	movs	r1, r6
 8011d88:	002a      	movs	r2, r5
 8011d8a:	f000 fa1e 	bl	80121ca <memmove>
 8011d8e:	6823      	ldr	r3, [r4, #0]
 8011d90:	0021      	movs	r1, r4
 8011d92:	195b      	adds	r3, r3, r5
 8011d94:	9802      	ldr	r0, [sp, #8]
 8011d96:	6023      	str	r3, [r4, #0]
 8011d98:	f7fd fd8e 	bl	800f8b8 <_fflush_r>
 8011d9c:	2800      	cmp	r0, #0
 8011d9e:	d16e      	bne.n	8011e7e <__sfvwrite_r+0x182>
 8011da0:	2001      	movs	r0, #1
 8011da2:	1b7f      	subs	r7, r7, r5
 8011da4:	d105      	bne.n	8011db2 <__sfvwrite_r+0xb6>
 8011da6:	0021      	movs	r1, r4
 8011da8:	9802      	ldr	r0, [sp, #8]
 8011daa:	f7fd fd85 	bl	800f8b8 <_fflush_r>
 8011dae:	2800      	cmp	r0, #0
 8011db0:	d165      	bne.n	8011e7e <__sfvwrite_r+0x182>
 8011db2:	9b03      	ldr	r3, [sp, #12]
 8011db4:	9a04      	ldr	r2, [sp, #16]
 8011db6:	1b5b      	subs	r3, r3, r5
 8011db8:	9303      	str	r3, [sp, #12]
 8011dba:	9b04      	ldr	r3, [sp, #16]
 8011dbc:	1976      	adds	r6, r6, r5
 8011dbe:	689b      	ldr	r3, [r3, #8]
 8011dc0:	1b5b      	subs	r3, r3, r5
 8011dc2:	6093      	str	r3, [r2, #8]
 8011dc4:	d1bd      	bne.n	8011d42 <__sfvwrite_r+0x46>
 8011dc6:	e7a1      	b.n	8011d0c <__sfvwrite_r+0x10>
 8011dc8:	0021      	movs	r1, r4
 8011dca:	9802      	ldr	r0, [sp, #8]
 8011dcc:	f000 f932 	bl	8012034 <__swsetup_r>
 8011dd0:	2800      	cmp	r0, #0
 8011dd2:	d0a4      	beq.n	8011d1e <__sfvwrite_r+0x22>
 8011dd4:	2001      	movs	r0, #1
 8011dd6:	4240      	negs	r0, r0
 8011dd8:	e799      	b.n	8011d0e <__sfvwrite_r+0x12>
 8011dda:	9b01      	ldr	r3, [sp, #4]
 8011ddc:	681e      	ldr	r6, [r3, #0]
 8011dde:	685d      	ldr	r5, [r3, #4]
 8011de0:	3308      	adds	r3, #8
 8011de2:	9301      	str	r3, [sp, #4]
 8011de4:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8011de6:	69e1      	ldr	r1, [r4, #28]
 8011de8:	2d00      	cmp	r5, #0
 8011dea:	d0f6      	beq.n	8011dda <__sfvwrite_r+0xde>
 8011dec:	4a6e      	ldr	r2, [pc, #440]	; (8011fa8 <__sfvwrite_r+0x2ac>)
 8011dee:	002b      	movs	r3, r5
 8011df0:	4295      	cmp	r5, r2
 8011df2:	d900      	bls.n	8011df6 <__sfvwrite_r+0xfa>
 8011df4:	0013      	movs	r3, r2
 8011df6:	0032      	movs	r2, r6
 8011df8:	9802      	ldr	r0, [sp, #8]
 8011dfa:	47b8      	blx	r7
 8011dfc:	2800      	cmp	r0, #0
 8011dfe:	dd3e      	ble.n	8011e7e <__sfvwrite_r+0x182>
 8011e00:	9b04      	ldr	r3, [sp, #16]
 8011e02:	9a04      	ldr	r2, [sp, #16]
 8011e04:	689b      	ldr	r3, [r3, #8]
 8011e06:	1836      	adds	r6, r6, r0
 8011e08:	1a1b      	subs	r3, r3, r0
 8011e0a:	1a2d      	subs	r5, r5, r0
 8011e0c:	6093      	str	r3, [r2, #8]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d1e8      	bne.n	8011de4 <__sfvwrite_r+0xe8>
 8011e12:	e77b      	b.n	8011d0c <__sfvwrite_r+0x10>
 8011e14:	2600      	movs	r6, #0
 8011e16:	0035      	movs	r5, r6
 8011e18:	e7e4      	b.n	8011de4 <__sfvwrite_r+0xe8>
 8011e1a:	9b01      	ldr	r3, [sp, #4]
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	9303      	str	r3, [sp, #12]
 8011e20:	9b01      	ldr	r3, [sp, #4]
 8011e22:	685d      	ldr	r5, [r3, #4]
 8011e24:	3308      	adds	r3, #8
 8011e26:	9301      	str	r3, [sp, #4]
 8011e28:	220c      	movs	r2, #12
 8011e2a:	5ea3      	ldrsh	r3, [r4, r2]
 8011e2c:	6820      	ldr	r0, [r4, #0]
 8011e2e:	68a6      	ldr	r6, [r4, #8]
 8011e30:	2d00      	cmp	r5, #0
 8011e32:	d0f2      	beq.n	8011e1a <__sfvwrite_r+0x11e>
 8011e34:	2180      	movs	r1, #128	; 0x80
 8011e36:	0089      	lsls	r1, r1, #2
 8011e38:	b29a      	uxth	r2, r3
 8011e3a:	420b      	tst	r3, r1
 8011e3c:	d062      	beq.n	8011f04 <__sfvwrite_r+0x208>
 8011e3e:	42ae      	cmp	r6, r5
 8011e40:	d837      	bhi.n	8011eb2 <__sfvwrite_r+0x1b6>
 8011e42:	2390      	movs	r3, #144	; 0x90
 8011e44:	00db      	lsls	r3, r3, #3
 8011e46:	421a      	tst	r2, r3
 8011e48:	d033      	beq.n	8011eb2 <__sfvwrite_r+0x1b6>
 8011e4a:	6921      	ldr	r1, [r4, #16]
 8011e4c:	1a43      	subs	r3, r0, r1
 8011e4e:	2003      	movs	r0, #3
 8011e50:	9305      	str	r3, [sp, #20]
 8011e52:	6963      	ldr	r3, [r4, #20]
 8011e54:	4343      	muls	r3, r0
 8011e56:	0fdf      	lsrs	r7, r3, #31
 8011e58:	18ff      	adds	r7, r7, r3
 8011e5a:	9b05      	ldr	r3, [sp, #20]
 8011e5c:	107f      	asrs	r7, r7, #1
 8011e5e:	3301      	adds	r3, #1
 8011e60:	195b      	adds	r3, r3, r5
 8011e62:	42bb      	cmp	r3, r7
 8011e64:	d900      	bls.n	8011e68 <__sfvwrite_r+0x16c>
 8011e66:	001f      	movs	r7, r3
 8011e68:	0552      	lsls	r2, r2, #21
 8011e6a:	d53c      	bpl.n	8011ee6 <__sfvwrite_r+0x1ea>
 8011e6c:	0039      	movs	r1, r7
 8011e6e:	9802      	ldr	r0, [sp, #8]
 8011e70:	f7f8 fb56 	bl	800a520 <_malloc_r>
 8011e74:	1e06      	subs	r6, r0, #0
 8011e76:	d10a      	bne.n	8011e8e <__sfvwrite_r+0x192>
 8011e78:	230c      	movs	r3, #12
 8011e7a:	9a02      	ldr	r2, [sp, #8]
 8011e7c:	6013      	str	r3, [r2, #0]
 8011e7e:	2340      	movs	r3, #64	; 0x40
 8011e80:	89a2      	ldrh	r2, [r4, #12]
 8011e82:	4313      	orrs	r3, r2
 8011e84:	81a3      	strh	r3, [r4, #12]
 8011e86:	e7a5      	b.n	8011dd4 <__sfvwrite_r+0xd8>
 8011e88:	0015      	movs	r5, r2
 8011e8a:	9203      	str	r2, [sp, #12]
 8011e8c:	e7cc      	b.n	8011e28 <__sfvwrite_r+0x12c>
 8011e8e:	9a05      	ldr	r2, [sp, #20]
 8011e90:	6921      	ldr	r1, [r4, #16]
 8011e92:	f7f9 feaa 	bl	800bbea <memcpy>
 8011e96:	89a2      	ldrh	r2, [r4, #12]
 8011e98:	4b44      	ldr	r3, [pc, #272]	; (8011fac <__sfvwrite_r+0x2b0>)
 8011e9a:	401a      	ands	r2, r3
 8011e9c:	2380      	movs	r3, #128	; 0x80
 8011e9e:	4313      	orrs	r3, r2
 8011ea0:	81a3      	strh	r3, [r4, #12]
 8011ea2:	9b05      	ldr	r3, [sp, #20]
 8011ea4:	6126      	str	r6, [r4, #16]
 8011ea6:	18f6      	adds	r6, r6, r3
 8011ea8:	6026      	str	r6, [r4, #0]
 8011eaa:	002e      	movs	r6, r5
 8011eac:	6167      	str	r7, [r4, #20]
 8011eae:	1aff      	subs	r7, r7, r3
 8011eb0:	60a7      	str	r7, [r4, #8]
 8011eb2:	002f      	movs	r7, r5
 8011eb4:	42ae      	cmp	r6, r5
 8011eb6:	d900      	bls.n	8011eba <__sfvwrite_r+0x1be>
 8011eb8:	002e      	movs	r6, r5
 8011eba:	0032      	movs	r2, r6
 8011ebc:	9903      	ldr	r1, [sp, #12]
 8011ebe:	6820      	ldr	r0, [r4, #0]
 8011ec0:	f000 f983 	bl	80121ca <memmove>
 8011ec4:	68a3      	ldr	r3, [r4, #8]
 8011ec6:	1b9b      	subs	r3, r3, r6
 8011ec8:	60a3      	str	r3, [r4, #8]
 8011eca:	6823      	ldr	r3, [r4, #0]
 8011ecc:	199b      	adds	r3, r3, r6
 8011ece:	6023      	str	r3, [r4, #0]
 8011ed0:	9b03      	ldr	r3, [sp, #12]
 8011ed2:	9a04      	ldr	r2, [sp, #16]
 8011ed4:	19db      	adds	r3, r3, r7
 8011ed6:	9303      	str	r3, [sp, #12]
 8011ed8:	9b04      	ldr	r3, [sp, #16]
 8011eda:	1bed      	subs	r5, r5, r7
 8011edc:	689b      	ldr	r3, [r3, #8]
 8011ede:	1bdb      	subs	r3, r3, r7
 8011ee0:	6093      	str	r3, [r2, #8]
 8011ee2:	d1a1      	bne.n	8011e28 <__sfvwrite_r+0x12c>
 8011ee4:	e712      	b.n	8011d0c <__sfvwrite_r+0x10>
 8011ee6:	003a      	movs	r2, r7
 8011ee8:	9802      	ldr	r0, [sp, #8]
 8011eea:	f7fe fcd7 	bl	801089c <_realloc_r>
 8011eee:	1e06      	subs	r6, r0, #0
 8011ef0:	d1d7      	bne.n	8011ea2 <__sfvwrite_r+0x1a6>
 8011ef2:	6921      	ldr	r1, [r4, #16]
 8011ef4:	9802      	ldr	r0, [sp, #8]
 8011ef6:	f7f9 fef3 	bl	800bce0 <_free_r>
 8011efa:	2280      	movs	r2, #128	; 0x80
 8011efc:	89a3      	ldrh	r3, [r4, #12]
 8011efe:	4393      	bics	r3, r2
 8011f00:	81a3      	strh	r3, [r4, #12]
 8011f02:	e7b9      	b.n	8011e78 <__sfvwrite_r+0x17c>
 8011f04:	6923      	ldr	r3, [r4, #16]
 8011f06:	4283      	cmp	r3, r0
 8011f08:	d302      	bcc.n	8011f10 <__sfvwrite_r+0x214>
 8011f0a:	6967      	ldr	r7, [r4, #20]
 8011f0c:	42af      	cmp	r7, r5
 8011f0e:	d916      	bls.n	8011f3e <__sfvwrite_r+0x242>
 8011f10:	42ae      	cmp	r6, r5
 8011f12:	d900      	bls.n	8011f16 <__sfvwrite_r+0x21a>
 8011f14:	002e      	movs	r6, r5
 8011f16:	0032      	movs	r2, r6
 8011f18:	9903      	ldr	r1, [sp, #12]
 8011f1a:	f000 f956 	bl	80121ca <memmove>
 8011f1e:	68a3      	ldr	r3, [r4, #8]
 8011f20:	6822      	ldr	r2, [r4, #0]
 8011f22:	1b9b      	subs	r3, r3, r6
 8011f24:	1992      	adds	r2, r2, r6
 8011f26:	0037      	movs	r7, r6
 8011f28:	60a3      	str	r3, [r4, #8]
 8011f2a:	6022      	str	r2, [r4, #0]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d1cf      	bne.n	8011ed0 <__sfvwrite_r+0x1d4>
 8011f30:	0021      	movs	r1, r4
 8011f32:	9802      	ldr	r0, [sp, #8]
 8011f34:	f7fd fcc0 	bl	800f8b8 <_fflush_r>
 8011f38:	2800      	cmp	r0, #0
 8011f3a:	d0c9      	beq.n	8011ed0 <__sfvwrite_r+0x1d4>
 8011f3c:	e79f      	b.n	8011e7e <__sfvwrite_r+0x182>
 8011f3e:	4b1c      	ldr	r3, [pc, #112]	; (8011fb0 <__sfvwrite_r+0x2b4>)
 8011f40:	0028      	movs	r0, r5
 8011f42:	429d      	cmp	r5, r3
 8011f44:	d900      	bls.n	8011f48 <__sfvwrite_r+0x24c>
 8011f46:	481b      	ldr	r0, [pc, #108]	; (8011fb4 <__sfvwrite_r+0x2b8>)
 8011f48:	0039      	movs	r1, r7
 8011f4a:	f7ee f981 	bl	8000250 <__divsi3>
 8011f4e:	003b      	movs	r3, r7
 8011f50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011f52:	4343      	muls	r3, r0
 8011f54:	9a03      	ldr	r2, [sp, #12]
 8011f56:	69e1      	ldr	r1, [r4, #28]
 8011f58:	9802      	ldr	r0, [sp, #8]
 8011f5a:	47b0      	blx	r6
 8011f5c:	1e07      	subs	r7, r0, #0
 8011f5e:	dcb7      	bgt.n	8011ed0 <__sfvwrite_r+0x1d4>
 8011f60:	e78d      	b.n	8011e7e <__sfvwrite_r+0x182>
 8011f62:	9b01      	ldr	r3, [sp, #4]
 8011f64:	2000      	movs	r0, #0
 8011f66:	681e      	ldr	r6, [r3, #0]
 8011f68:	685b      	ldr	r3, [r3, #4]
 8011f6a:	9303      	str	r3, [sp, #12]
 8011f6c:	9b01      	ldr	r3, [sp, #4]
 8011f6e:	3308      	adds	r3, #8
 8011f70:	9301      	str	r3, [sp, #4]
 8011f72:	e6e6      	b.n	8011d42 <__sfvwrite_r+0x46>
 8011f74:	9a05      	ldr	r2, [sp, #20]
 8011f76:	4293      	cmp	r3, r2
 8011f78:	dc08      	bgt.n	8011f8c <__sfvwrite_r+0x290>
 8011f7a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011f7c:	0032      	movs	r2, r6
 8011f7e:	69e1      	ldr	r1, [r4, #28]
 8011f80:	9802      	ldr	r0, [sp, #8]
 8011f82:	47a8      	blx	r5
 8011f84:	1e05      	subs	r5, r0, #0
 8011f86:	dd00      	ble.n	8011f8a <__sfvwrite_r+0x28e>
 8011f88:	e70a      	b.n	8011da0 <__sfvwrite_r+0xa4>
 8011f8a:	e778      	b.n	8011e7e <__sfvwrite_r+0x182>
 8011f8c:	9a05      	ldr	r2, [sp, #20]
 8011f8e:	0031      	movs	r1, r6
 8011f90:	f000 f91b 	bl	80121ca <memmove>
 8011f94:	9a05      	ldr	r2, [sp, #20]
 8011f96:	68a3      	ldr	r3, [r4, #8]
 8011f98:	0015      	movs	r5, r2
 8011f9a:	1a9b      	subs	r3, r3, r2
 8011f9c:	60a3      	str	r3, [r4, #8]
 8011f9e:	6823      	ldr	r3, [r4, #0]
 8011fa0:	189b      	adds	r3, r3, r2
 8011fa2:	6023      	str	r3, [r4, #0]
 8011fa4:	e6fc      	b.n	8011da0 <__sfvwrite_r+0xa4>
 8011fa6:	46c0      	nop			; (mov r8, r8)
 8011fa8:	7ffffc00 	.word	0x7ffffc00
 8011fac:	fffffb7f 	.word	0xfffffb7f
 8011fb0:	7ffffffe 	.word	0x7ffffffe
 8011fb4:	7fffffff 	.word	0x7fffffff

08011fb8 <__submore>:
 8011fb8:	000b      	movs	r3, r1
 8011fba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011fbc:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8011fbe:	3340      	adds	r3, #64	; 0x40
 8011fc0:	000c      	movs	r4, r1
 8011fc2:	429d      	cmp	r5, r3
 8011fc4:	d11c      	bne.n	8012000 <__submore+0x48>
 8011fc6:	2680      	movs	r6, #128	; 0x80
 8011fc8:	00f6      	lsls	r6, r6, #3
 8011fca:	0031      	movs	r1, r6
 8011fcc:	f7f8 faa8 	bl	800a520 <_malloc_r>
 8011fd0:	2800      	cmp	r0, #0
 8011fd2:	d102      	bne.n	8011fda <__submore+0x22>
 8011fd4:	2001      	movs	r0, #1
 8011fd6:	4240      	negs	r0, r0
 8011fd8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011fda:	0023      	movs	r3, r4
 8011fdc:	6320      	str	r0, [r4, #48]	; 0x30
 8011fde:	6366      	str	r6, [r4, #52]	; 0x34
 8011fe0:	3342      	adds	r3, #66	; 0x42
 8011fe2:	781a      	ldrb	r2, [r3, #0]
 8011fe4:	4b10      	ldr	r3, [pc, #64]	; (8012028 <__submore+0x70>)
 8011fe6:	54c2      	strb	r2, [r0, r3]
 8011fe8:	0023      	movs	r3, r4
 8011fea:	3341      	adds	r3, #65	; 0x41
 8011fec:	781a      	ldrb	r2, [r3, #0]
 8011fee:	4b0f      	ldr	r3, [pc, #60]	; (801202c <__submore+0x74>)
 8011ff0:	54c2      	strb	r2, [r0, r3]
 8011ff2:	782a      	ldrb	r2, [r5, #0]
 8011ff4:	4b0e      	ldr	r3, [pc, #56]	; (8012030 <__submore+0x78>)
 8011ff6:	54c2      	strb	r2, [r0, r3]
 8011ff8:	18c0      	adds	r0, r0, r3
 8011ffa:	6020      	str	r0, [r4, #0]
 8011ffc:	2000      	movs	r0, #0
 8011ffe:	e7eb      	b.n	8011fd8 <__submore+0x20>
 8012000:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8012002:	0029      	movs	r1, r5
 8012004:	0073      	lsls	r3, r6, #1
 8012006:	001a      	movs	r2, r3
 8012008:	9301      	str	r3, [sp, #4]
 801200a:	f7fe fc47 	bl	801089c <_realloc_r>
 801200e:	1e05      	subs	r5, r0, #0
 8012010:	d0e0      	beq.n	8011fd4 <__submore+0x1c>
 8012012:	1987      	adds	r7, r0, r6
 8012014:	0001      	movs	r1, r0
 8012016:	0032      	movs	r2, r6
 8012018:	0038      	movs	r0, r7
 801201a:	f7f9 fde6 	bl	800bbea <memcpy>
 801201e:	9b01      	ldr	r3, [sp, #4]
 8012020:	6027      	str	r7, [r4, #0]
 8012022:	6325      	str	r5, [r4, #48]	; 0x30
 8012024:	6363      	str	r3, [r4, #52]	; 0x34
 8012026:	e7e9      	b.n	8011ffc <__submore+0x44>
 8012028:	000003ff 	.word	0x000003ff
 801202c:	000003fe 	.word	0x000003fe
 8012030:	000003fd 	.word	0x000003fd

08012034 <__swsetup_r>:
 8012034:	4b30      	ldr	r3, [pc, #192]	; (80120f8 <__swsetup_r+0xc4>)
 8012036:	b570      	push	{r4, r5, r6, lr}
 8012038:	0005      	movs	r5, r0
 801203a:	6818      	ldr	r0, [r3, #0]
 801203c:	000c      	movs	r4, r1
 801203e:	2800      	cmp	r0, #0
 8012040:	d004      	beq.n	801204c <__swsetup_r+0x18>
 8012042:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012044:	2b00      	cmp	r3, #0
 8012046:	d101      	bne.n	801204c <__swsetup_r+0x18>
 8012048:	f7f9 fbec 	bl	800b824 <__sinit>
 801204c:	230c      	movs	r3, #12
 801204e:	5ee2      	ldrsh	r2, [r4, r3]
 8012050:	b293      	uxth	r3, r2
 8012052:	0711      	lsls	r1, r2, #28
 8012054:	d423      	bmi.n	801209e <__swsetup_r+0x6a>
 8012056:	06d9      	lsls	r1, r3, #27
 8012058:	d407      	bmi.n	801206a <__swsetup_r+0x36>
 801205a:	2309      	movs	r3, #9
 801205c:	2001      	movs	r0, #1
 801205e:	602b      	str	r3, [r5, #0]
 8012060:	3337      	adds	r3, #55	; 0x37
 8012062:	4313      	orrs	r3, r2
 8012064:	81a3      	strh	r3, [r4, #12]
 8012066:	4240      	negs	r0, r0
 8012068:	bd70      	pop	{r4, r5, r6, pc}
 801206a:	075b      	lsls	r3, r3, #29
 801206c:	d513      	bpl.n	8012096 <__swsetup_r+0x62>
 801206e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012070:	2900      	cmp	r1, #0
 8012072:	d008      	beq.n	8012086 <__swsetup_r+0x52>
 8012074:	0023      	movs	r3, r4
 8012076:	3340      	adds	r3, #64	; 0x40
 8012078:	4299      	cmp	r1, r3
 801207a:	d002      	beq.n	8012082 <__swsetup_r+0x4e>
 801207c:	0028      	movs	r0, r5
 801207e:	f7f9 fe2f 	bl	800bce0 <_free_r>
 8012082:	2300      	movs	r3, #0
 8012084:	6323      	str	r3, [r4, #48]	; 0x30
 8012086:	2224      	movs	r2, #36	; 0x24
 8012088:	89a3      	ldrh	r3, [r4, #12]
 801208a:	4393      	bics	r3, r2
 801208c:	81a3      	strh	r3, [r4, #12]
 801208e:	2300      	movs	r3, #0
 8012090:	6063      	str	r3, [r4, #4]
 8012092:	6923      	ldr	r3, [r4, #16]
 8012094:	6023      	str	r3, [r4, #0]
 8012096:	2308      	movs	r3, #8
 8012098:	89a2      	ldrh	r2, [r4, #12]
 801209a:	4313      	orrs	r3, r2
 801209c:	81a3      	strh	r3, [r4, #12]
 801209e:	6923      	ldr	r3, [r4, #16]
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d10b      	bne.n	80120bc <__swsetup_r+0x88>
 80120a4:	21a0      	movs	r1, #160	; 0xa0
 80120a6:	2280      	movs	r2, #128	; 0x80
 80120a8:	89a3      	ldrh	r3, [r4, #12]
 80120aa:	0089      	lsls	r1, r1, #2
 80120ac:	0092      	lsls	r2, r2, #2
 80120ae:	400b      	ands	r3, r1
 80120b0:	4293      	cmp	r3, r2
 80120b2:	d003      	beq.n	80120bc <__swsetup_r+0x88>
 80120b4:	0021      	movs	r1, r4
 80120b6:	0028      	movs	r0, r5
 80120b8:	f000 f8e8 	bl	801228c <__smakebuf_r>
 80120bc:	220c      	movs	r2, #12
 80120be:	5ea3      	ldrsh	r3, [r4, r2]
 80120c0:	2001      	movs	r0, #1
 80120c2:	001a      	movs	r2, r3
 80120c4:	b299      	uxth	r1, r3
 80120c6:	4002      	ands	r2, r0
 80120c8:	4203      	tst	r3, r0
 80120ca:	d00f      	beq.n	80120ec <__swsetup_r+0xb8>
 80120cc:	2200      	movs	r2, #0
 80120ce:	60a2      	str	r2, [r4, #8]
 80120d0:	6962      	ldr	r2, [r4, #20]
 80120d2:	4252      	negs	r2, r2
 80120d4:	61a2      	str	r2, [r4, #24]
 80120d6:	2000      	movs	r0, #0
 80120d8:	6922      	ldr	r2, [r4, #16]
 80120da:	4282      	cmp	r2, r0
 80120dc:	d1c4      	bne.n	8012068 <__swsetup_r+0x34>
 80120de:	0609      	lsls	r1, r1, #24
 80120e0:	d5c2      	bpl.n	8012068 <__swsetup_r+0x34>
 80120e2:	2240      	movs	r2, #64	; 0x40
 80120e4:	4313      	orrs	r3, r2
 80120e6:	81a3      	strh	r3, [r4, #12]
 80120e8:	3801      	subs	r0, #1
 80120ea:	e7bd      	b.n	8012068 <__swsetup_r+0x34>
 80120ec:	0788      	lsls	r0, r1, #30
 80120ee:	d400      	bmi.n	80120f2 <__swsetup_r+0xbe>
 80120f0:	6962      	ldr	r2, [r4, #20]
 80120f2:	60a2      	str	r2, [r4, #8]
 80120f4:	e7ef      	b.n	80120d6 <__swsetup_r+0xa2>
 80120f6:	46c0      	nop			; (mov r8, r8)
 80120f8:	200006d0 	.word	0x200006d0

080120fc <__fputwc>:
 80120fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80120fe:	b085      	sub	sp, #20
 8012100:	000e      	movs	r6, r1
 8012102:	0015      	movs	r5, r2
 8012104:	9001      	str	r0, [sp, #4]
 8012106:	f7f9 fccf 	bl	800baa8 <__locale_mb_cur_max>
 801210a:	0004      	movs	r4, r0
 801210c:	2801      	cmp	r0, #1
 801210e:	d119      	bne.n	8012144 <__fputwc+0x48>
 8012110:	1e73      	subs	r3, r6, #1
 8012112:	2bfe      	cmp	r3, #254	; 0xfe
 8012114:	d816      	bhi.n	8012144 <__fputwc+0x48>
 8012116:	ab02      	add	r3, sp, #8
 8012118:	711e      	strb	r6, [r3, #4]
 801211a:	2700      	movs	r7, #0
 801211c:	42a7      	cmp	r7, r4
 801211e:	d020      	beq.n	8012162 <__fputwc+0x66>
 8012120:	ab03      	add	r3, sp, #12
 8012122:	5dd9      	ldrb	r1, [r3, r7]
 8012124:	68ab      	ldr	r3, [r5, #8]
 8012126:	3b01      	subs	r3, #1
 8012128:	60ab      	str	r3, [r5, #8]
 801212a:	2b00      	cmp	r3, #0
 801212c:	da04      	bge.n	8012138 <__fputwc+0x3c>
 801212e:	69aa      	ldr	r2, [r5, #24]
 8012130:	4293      	cmp	r3, r2
 8012132:	db19      	blt.n	8012168 <__fputwc+0x6c>
 8012134:	290a      	cmp	r1, #10
 8012136:	d017      	beq.n	8012168 <__fputwc+0x6c>
 8012138:	682b      	ldr	r3, [r5, #0]
 801213a:	1c5a      	adds	r2, r3, #1
 801213c:	602a      	str	r2, [r5, #0]
 801213e:	7019      	strb	r1, [r3, #0]
 8012140:	3701      	adds	r7, #1
 8012142:	e7eb      	b.n	801211c <__fputwc+0x20>
 8012144:	002b      	movs	r3, r5
 8012146:	0032      	movs	r2, r6
 8012148:	9801      	ldr	r0, [sp, #4]
 801214a:	335c      	adds	r3, #92	; 0x5c
 801214c:	a903      	add	r1, sp, #12
 801214e:	f000 f857 	bl	8012200 <_wcrtomb_r>
 8012152:	0004      	movs	r4, r0
 8012154:	1c43      	adds	r3, r0, #1
 8012156:	d1e0      	bne.n	801211a <__fputwc+0x1e>
 8012158:	2340      	movs	r3, #64	; 0x40
 801215a:	0006      	movs	r6, r0
 801215c:	89aa      	ldrh	r2, [r5, #12]
 801215e:	4313      	orrs	r3, r2
 8012160:	81ab      	strh	r3, [r5, #12]
 8012162:	0030      	movs	r0, r6
 8012164:	b005      	add	sp, #20
 8012166:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012168:	002a      	movs	r2, r5
 801216a:	9801      	ldr	r0, [sp, #4]
 801216c:	f000 f8cc 	bl	8012308 <__swbuf_r>
 8012170:	1c43      	adds	r3, r0, #1
 8012172:	d1e5      	bne.n	8012140 <__fputwc+0x44>
 8012174:	0006      	movs	r6, r0
 8012176:	e7f4      	b.n	8012162 <__fputwc+0x66>

08012178 <_fputwc_r>:
 8012178:	6e53      	ldr	r3, [r2, #100]	; 0x64
 801217a:	b570      	push	{r4, r5, r6, lr}
 801217c:	0005      	movs	r5, r0
 801217e:	000e      	movs	r6, r1
 8012180:	0014      	movs	r4, r2
 8012182:	07db      	lsls	r3, r3, #31
 8012184:	d405      	bmi.n	8012192 <_fputwc_r+0x1a>
 8012186:	8993      	ldrh	r3, [r2, #12]
 8012188:	059b      	lsls	r3, r3, #22
 801218a:	d402      	bmi.n	8012192 <_fputwc_r+0x1a>
 801218c:	6d90      	ldr	r0, [r2, #88]	; 0x58
 801218e:	f7f9 fd1f 	bl	800bbd0 <__retarget_lock_acquire_recursive>
 8012192:	230c      	movs	r3, #12
 8012194:	5ee2      	ldrsh	r2, [r4, r3]
 8012196:	2380      	movs	r3, #128	; 0x80
 8012198:	019b      	lsls	r3, r3, #6
 801219a:	421a      	tst	r2, r3
 801219c:	d104      	bne.n	80121a8 <_fputwc_r+0x30>
 801219e:	431a      	orrs	r2, r3
 80121a0:	81a2      	strh	r2, [r4, #12]
 80121a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80121a4:	4313      	orrs	r3, r2
 80121a6:	6663      	str	r3, [r4, #100]	; 0x64
 80121a8:	0028      	movs	r0, r5
 80121aa:	0022      	movs	r2, r4
 80121ac:	0031      	movs	r1, r6
 80121ae:	f7ff ffa5 	bl	80120fc <__fputwc>
 80121b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80121b4:	0005      	movs	r5, r0
 80121b6:	07db      	lsls	r3, r3, #31
 80121b8:	d405      	bmi.n	80121c6 <_fputwc_r+0x4e>
 80121ba:	89a3      	ldrh	r3, [r4, #12]
 80121bc:	059b      	lsls	r3, r3, #22
 80121be:	d402      	bmi.n	80121c6 <_fputwc_r+0x4e>
 80121c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80121c2:	f7f9 fd06 	bl	800bbd2 <__retarget_lock_release_recursive>
 80121c6:	0028      	movs	r0, r5
 80121c8:	bd70      	pop	{r4, r5, r6, pc}

080121ca <memmove>:
 80121ca:	b510      	push	{r4, lr}
 80121cc:	4288      	cmp	r0, r1
 80121ce:	d902      	bls.n	80121d6 <memmove+0xc>
 80121d0:	188b      	adds	r3, r1, r2
 80121d2:	4298      	cmp	r0, r3
 80121d4:	d303      	bcc.n	80121de <memmove+0x14>
 80121d6:	2300      	movs	r3, #0
 80121d8:	e007      	b.n	80121ea <memmove+0x20>
 80121da:	5c8b      	ldrb	r3, [r1, r2]
 80121dc:	5483      	strb	r3, [r0, r2]
 80121de:	3a01      	subs	r2, #1
 80121e0:	d2fb      	bcs.n	80121da <memmove+0x10>
 80121e2:	bd10      	pop	{r4, pc}
 80121e4:	5ccc      	ldrb	r4, [r1, r3]
 80121e6:	54c4      	strb	r4, [r0, r3]
 80121e8:	3301      	adds	r3, #1
 80121ea:	429a      	cmp	r2, r3
 80121ec:	d1fa      	bne.n	80121e4 <memmove+0x1a>
 80121ee:	e7f8      	b.n	80121e2 <memmove+0x18>

080121f0 <abort>:
 80121f0:	2006      	movs	r0, #6
 80121f2:	b510      	push	{r4, lr}
 80121f4:	f000 f906 	bl	8012404 <raise>
 80121f8:	2001      	movs	r0, #1
 80121fa:	f7f1 fc9f 	bl	8003b3c <_exit>
	...

08012200 <_wcrtomb_r>:
 8012200:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8012202:	001d      	movs	r5, r3
 8012204:	4b09      	ldr	r3, [pc, #36]	; (801222c <_wcrtomb_r+0x2c>)
 8012206:	0004      	movs	r4, r0
 8012208:	33e0      	adds	r3, #224	; 0xe0
 801220a:	681e      	ldr	r6, [r3, #0]
 801220c:	002b      	movs	r3, r5
 801220e:	2900      	cmp	r1, #0
 8012210:	d101      	bne.n	8012216 <_wcrtomb_r+0x16>
 8012212:	000a      	movs	r2, r1
 8012214:	a901      	add	r1, sp, #4
 8012216:	0020      	movs	r0, r4
 8012218:	47b0      	blx	r6
 801221a:	1c43      	adds	r3, r0, #1
 801221c:	d103      	bne.n	8012226 <_wcrtomb_r+0x26>
 801221e:	2300      	movs	r3, #0
 8012220:	602b      	str	r3, [r5, #0]
 8012222:	338a      	adds	r3, #138	; 0x8a
 8012224:	6023      	str	r3, [r4, #0]
 8012226:	b004      	add	sp, #16
 8012228:	bd70      	pop	{r4, r5, r6, pc}
 801222a:	46c0      	nop			; (mov r8, r8)
 801222c:	20000444 	.word	0x20000444

08012230 <__swhatbuf_r>:
 8012230:	b570      	push	{r4, r5, r6, lr}
 8012232:	000e      	movs	r6, r1
 8012234:	001d      	movs	r5, r3
 8012236:	230e      	movs	r3, #14
 8012238:	5ec9      	ldrsh	r1, [r1, r3]
 801223a:	0014      	movs	r4, r2
 801223c:	b096      	sub	sp, #88	; 0x58
 801223e:	2900      	cmp	r1, #0
 8012240:	da09      	bge.n	8012256 <__swhatbuf_r+0x26>
 8012242:	89b2      	ldrh	r2, [r6, #12]
 8012244:	2380      	movs	r3, #128	; 0x80
 8012246:	0011      	movs	r1, r2
 8012248:	4019      	ands	r1, r3
 801224a:	421a      	tst	r2, r3
 801224c:	d018      	beq.n	8012280 <__swhatbuf_r+0x50>
 801224e:	2100      	movs	r1, #0
 8012250:	3b40      	subs	r3, #64	; 0x40
 8012252:	0008      	movs	r0, r1
 8012254:	e010      	b.n	8012278 <__swhatbuf_r+0x48>
 8012256:	466a      	mov	r2, sp
 8012258:	f000 f8de 	bl	8012418 <_fstat_r>
 801225c:	2800      	cmp	r0, #0
 801225e:	dbf0      	blt.n	8012242 <__swhatbuf_r+0x12>
 8012260:	23f0      	movs	r3, #240	; 0xf0
 8012262:	9901      	ldr	r1, [sp, #4]
 8012264:	021b      	lsls	r3, r3, #8
 8012266:	4019      	ands	r1, r3
 8012268:	4b07      	ldr	r3, [pc, #28]	; (8012288 <__swhatbuf_r+0x58>)
 801226a:	2080      	movs	r0, #128	; 0x80
 801226c:	18c9      	adds	r1, r1, r3
 801226e:	424b      	negs	r3, r1
 8012270:	4159      	adcs	r1, r3
 8012272:	2380      	movs	r3, #128	; 0x80
 8012274:	0100      	lsls	r0, r0, #4
 8012276:	00db      	lsls	r3, r3, #3
 8012278:	6029      	str	r1, [r5, #0]
 801227a:	6023      	str	r3, [r4, #0]
 801227c:	b016      	add	sp, #88	; 0x58
 801227e:	bd70      	pop	{r4, r5, r6, pc}
 8012280:	2380      	movs	r3, #128	; 0x80
 8012282:	00db      	lsls	r3, r3, #3
 8012284:	e7e5      	b.n	8012252 <__swhatbuf_r+0x22>
 8012286:	46c0      	nop			; (mov r8, r8)
 8012288:	ffffe000 	.word	0xffffe000

0801228c <__smakebuf_r>:
 801228c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801228e:	2602      	movs	r6, #2
 8012290:	898b      	ldrh	r3, [r1, #12]
 8012292:	0005      	movs	r5, r0
 8012294:	000c      	movs	r4, r1
 8012296:	4233      	tst	r3, r6
 8012298:	d006      	beq.n	80122a8 <__smakebuf_r+0x1c>
 801229a:	0023      	movs	r3, r4
 801229c:	3343      	adds	r3, #67	; 0x43
 801229e:	6023      	str	r3, [r4, #0]
 80122a0:	6123      	str	r3, [r4, #16]
 80122a2:	2301      	movs	r3, #1
 80122a4:	6163      	str	r3, [r4, #20]
 80122a6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80122a8:	466a      	mov	r2, sp
 80122aa:	ab01      	add	r3, sp, #4
 80122ac:	f7ff ffc0 	bl	8012230 <__swhatbuf_r>
 80122b0:	9900      	ldr	r1, [sp, #0]
 80122b2:	0007      	movs	r7, r0
 80122b4:	0028      	movs	r0, r5
 80122b6:	f7f8 f933 	bl	800a520 <_malloc_r>
 80122ba:	2800      	cmp	r0, #0
 80122bc:	d108      	bne.n	80122d0 <__smakebuf_r+0x44>
 80122be:	220c      	movs	r2, #12
 80122c0:	5ea3      	ldrsh	r3, [r4, r2]
 80122c2:	059a      	lsls	r2, r3, #22
 80122c4:	d4ef      	bmi.n	80122a6 <__smakebuf_r+0x1a>
 80122c6:	2203      	movs	r2, #3
 80122c8:	4393      	bics	r3, r2
 80122ca:	431e      	orrs	r6, r3
 80122cc:	81a6      	strh	r6, [r4, #12]
 80122ce:	e7e4      	b.n	801229a <__smakebuf_r+0xe>
 80122d0:	2380      	movs	r3, #128	; 0x80
 80122d2:	89a2      	ldrh	r2, [r4, #12]
 80122d4:	6020      	str	r0, [r4, #0]
 80122d6:	4313      	orrs	r3, r2
 80122d8:	81a3      	strh	r3, [r4, #12]
 80122da:	9b00      	ldr	r3, [sp, #0]
 80122dc:	6120      	str	r0, [r4, #16]
 80122de:	6163      	str	r3, [r4, #20]
 80122e0:	9b01      	ldr	r3, [sp, #4]
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d00c      	beq.n	8012300 <__smakebuf_r+0x74>
 80122e6:	0028      	movs	r0, r5
 80122e8:	230e      	movs	r3, #14
 80122ea:	5ee1      	ldrsh	r1, [r4, r3]
 80122ec:	f000 f8a6 	bl	801243c <_isatty_r>
 80122f0:	2800      	cmp	r0, #0
 80122f2:	d005      	beq.n	8012300 <__smakebuf_r+0x74>
 80122f4:	2303      	movs	r3, #3
 80122f6:	89a2      	ldrh	r2, [r4, #12]
 80122f8:	439a      	bics	r2, r3
 80122fa:	3b02      	subs	r3, #2
 80122fc:	4313      	orrs	r3, r2
 80122fe:	81a3      	strh	r3, [r4, #12]
 8012300:	89a3      	ldrh	r3, [r4, #12]
 8012302:	433b      	orrs	r3, r7
 8012304:	81a3      	strh	r3, [r4, #12]
 8012306:	e7ce      	b.n	80122a6 <__smakebuf_r+0x1a>

08012308 <__swbuf_r>:
 8012308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801230a:	0006      	movs	r6, r0
 801230c:	000d      	movs	r5, r1
 801230e:	0014      	movs	r4, r2
 8012310:	2800      	cmp	r0, #0
 8012312:	d004      	beq.n	801231e <__swbuf_r+0x16>
 8012314:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012316:	2b00      	cmp	r3, #0
 8012318:	d101      	bne.n	801231e <__swbuf_r+0x16>
 801231a:	f7f9 fa83 	bl	800b824 <__sinit>
 801231e:	69a3      	ldr	r3, [r4, #24]
 8012320:	60a3      	str	r3, [r4, #8]
 8012322:	89a3      	ldrh	r3, [r4, #12]
 8012324:	071b      	lsls	r3, r3, #28
 8012326:	d52e      	bpl.n	8012386 <__swbuf_r+0x7e>
 8012328:	6923      	ldr	r3, [r4, #16]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d02b      	beq.n	8012386 <__swbuf_r+0x7e>
 801232e:	230c      	movs	r3, #12
 8012330:	5ee2      	ldrsh	r2, [r4, r3]
 8012332:	2380      	movs	r3, #128	; 0x80
 8012334:	019b      	lsls	r3, r3, #6
 8012336:	b2ef      	uxtb	r7, r5
 8012338:	b2ed      	uxtb	r5, r5
 801233a:	421a      	tst	r2, r3
 801233c:	d02c      	beq.n	8012398 <__swbuf_r+0x90>
 801233e:	6923      	ldr	r3, [r4, #16]
 8012340:	6820      	ldr	r0, [r4, #0]
 8012342:	1ac0      	subs	r0, r0, r3
 8012344:	6963      	ldr	r3, [r4, #20]
 8012346:	4283      	cmp	r3, r0
 8012348:	dc05      	bgt.n	8012356 <__swbuf_r+0x4e>
 801234a:	0021      	movs	r1, r4
 801234c:	0030      	movs	r0, r6
 801234e:	f7fd fab3 	bl	800f8b8 <_fflush_r>
 8012352:	2800      	cmp	r0, #0
 8012354:	d11d      	bne.n	8012392 <__swbuf_r+0x8a>
 8012356:	68a3      	ldr	r3, [r4, #8]
 8012358:	3001      	adds	r0, #1
 801235a:	3b01      	subs	r3, #1
 801235c:	60a3      	str	r3, [r4, #8]
 801235e:	6823      	ldr	r3, [r4, #0]
 8012360:	1c5a      	adds	r2, r3, #1
 8012362:	6022      	str	r2, [r4, #0]
 8012364:	701f      	strb	r7, [r3, #0]
 8012366:	6963      	ldr	r3, [r4, #20]
 8012368:	4283      	cmp	r3, r0
 801236a:	d004      	beq.n	8012376 <__swbuf_r+0x6e>
 801236c:	89a3      	ldrh	r3, [r4, #12]
 801236e:	07db      	lsls	r3, r3, #31
 8012370:	d507      	bpl.n	8012382 <__swbuf_r+0x7a>
 8012372:	2d0a      	cmp	r5, #10
 8012374:	d105      	bne.n	8012382 <__swbuf_r+0x7a>
 8012376:	0021      	movs	r1, r4
 8012378:	0030      	movs	r0, r6
 801237a:	f7fd fa9d 	bl	800f8b8 <_fflush_r>
 801237e:	2800      	cmp	r0, #0
 8012380:	d107      	bne.n	8012392 <__swbuf_r+0x8a>
 8012382:	0028      	movs	r0, r5
 8012384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012386:	0021      	movs	r1, r4
 8012388:	0030      	movs	r0, r6
 801238a:	f7ff fe53 	bl	8012034 <__swsetup_r>
 801238e:	2800      	cmp	r0, #0
 8012390:	d0cd      	beq.n	801232e <__swbuf_r+0x26>
 8012392:	2501      	movs	r5, #1
 8012394:	426d      	negs	r5, r5
 8012396:	e7f4      	b.n	8012382 <__swbuf_r+0x7a>
 8012398:	4313      	orrs	r3, r2
 801239a:	81a3      	strh	r3, [r4, #12]
 801239c:	4a02      	ldr	r2, [pc, #8]	; (80123a8 <__swbuf_r+0xa0>)
 801239e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80123a0:	4013      	ands	r3, r2
 80123a2:	6663      	str	r3, [r4, #100]	; 0x64
 80123a4:	e7cb      	b.n	801233e <__swbuf_r+0x36>
 80123a6:	46c0      	nop			; (mov r8, r8)
 80123a8:	ffffdfff 	.word	0xffffdfff

080123ac <_raise_r>:
 80123ac:	b570      	push	{r4, r5, r6, lr}
 80123ae:	0004      	movs	r4, r0
 80123b0:	000d      	movs	r5, r1
 80123b2:	291f      	cmp	r1, #31
 80123b4:	d904      	bls.n	80123c0 <_raise_r+0x14>
 80123b6:	2316      	movs	r3, #22
 80123b8:	6003      	str	r3, [r0, #0]
 80123ba:	2001      	movs	r0, #1
 80123bc:	4240      	negs	r0, r0
 80123be:	bd70      	pop	{r4, r5, r6, pc}
 80123c0:	0003      	movs	r3, r0
 80123c2:	33fc      	adds	r3, #252	; 0xfc
 80123c4:	69db      	ldr	r3, [r3, #28]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d004      	beq.n	80123d4 <_raise_r+0x28>
 80123ca:	008a      	lsls	r2, r1, #2
 80123cc:	189b      	adds	r3, r3, r2
 80123ce:	681a      	ldr	r2, [r3, #0]
 80123d0:	2a00      	cmp	r2, #0
 80123d2:	d108      	bne.n	80123e6 <_raise_r+0x3a>
 80123d4:	0020      	movs	r0, r4
 80123d6:	f000 f855 	bl	8012484 <_getpid_r>
 80123da:	002a      	movs	r2, r5
 80123dc:	0001      	movs	r1, r0
 80123de:	0020      	movs	r0, r4
 80123e0:	f000 f83e 	bl	8012460 <_kill_r>
 80123e4:	e7eb      	b.n	80123be <_raise_r+0x12>
 80123e6:	2000      	movs	r0, #0
 80123e8:	2a01      	cmp	r2, #1
 80123ea:	d0e8      	beq.n	80123be <_raise_r+0x12>
 80123ec:	1c51      	adds	r1, r2, #1
 80123ee:	d103      	bne.n	80123f8 <_raise_r+0x4c>
 80123f0:	2316      	movs	r3, #22
 80123f2:	3001      	adds	r0, #1
 80123f4:	6023      	str	r3, [r4, #0]
 80123f6:	e7e2      	b.n	80123be <_raise_r+0x12>
 80123f8:	2400      	movs	r4, #0
 80123fa:	0028      	movs	r0, r5
 80123fc:	601c      	str	r4, [r3, #0]
 80123fe:	4790      	blx	r2
 8012400:	0020      	movs	r0, r4
 8012402:	e7dc      	b.n	80123be <_raise_r+0x12>

08012404 <raise>:
 8012404:	b510      	push	{r4, lr}
 8012406:	4b03      	ldr	r3, [pc, #12]	; (8012414 <raise+0x10>)
 8012408:	0001      	movs	r1, r0
 801240a:	6818      	ldr	r0, [r3, #0]
 801240c:	f7ff ffce 	bl	80123ac <_raise_r>
 8012410:	bd10      	pop	{r4, pc}
 8012412:	46c0      	nop			; (mov r8, r8)
 8012414:	200006d0 	.word	0x200006d0

08012418 <_fstat_r>:
 8012418:	2300      	movs	r3, #0
 801241a:	b570      	push	{r4, r5, r6, lr}
 801241c:	4d06      	ldr	r5, [pc, #24]	; (8012438 <_fstat_r+0x20>)
 801241e:	0004      	movs	r4, r0
 8012420:	0008      	movs	r0, r1
 8012422:	0011      	movs	r1, r2
 8012424:	602b      	str	r3, [r5, #0]
 8012426:	f7f1 fbd8 	bl	8003bda <_fstat>
 801242a:	1c43      	adds	r3, r0, #1
 801242c:	d103      	bne.n	8012436 <_fstat_r+0x1e>
 801242e:	682b      	ldr	r3, [r5, #0]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d000      	beq.n	8012436 <_fstat_r+0x1e>
 8012434:	6023      	str	r3, [r4, #0]
 8012436:	bd70      	pop	{r4, r5, r6, pc}
 8012438:	20000d74 	.word	0x20000d74

0801243c <_isatty_r>:
 801243c:	2300      	movs	r3, #0
 801243e:	b570      	push	{r4, r5, r6, lr}
 8012440:	4d06      	ldr	r5, [pc, #24]	; (801245c <_isatty_r+0x20>)
 8012442:	0004      	movs	r4, r0
 8012444:	0008      	movs	r0, r1
 8012446:	602b      	str	r3, [r5, #0]
 8012448:	f7f1 fbd5 	bl	8003bf6 <_isatty>
 801244c:	1c43      	adds	r3, r0, #1
 801244e:	d103      	bne.n	8012458 <_isatty_r+0x1c>
 8012450:	682b      	ldr	r3, [r5, #0]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d000      	beq.n	8012458 <_isatty_r+0x1c>
 8012456:	6023      	str	r3, [r4, #0]
 8012458:	bd70      	pop	{r4, r5, r6, pc}
 801245a:	46c0      	nop			; (mov r8, r8)
 801245c:	20000d74 	.word	0x20000d74

08012460 <_kill_r>:
 8012460:	2300      	movs	r3, #0
 8012462:	b570      	push	{r4, r5, r6, lr}
 8012464:	4d06      	ldr	r5, [pc, #24]	; (8012480 <_kill_r+0x20>)
 8012466:	0004      	movs	r4, r0
 8012468:	0008      	movs	r0, r1
 801246a:	0011      	movs	r1, r2
 801246c:	602b      	str	r3, [r5, #0]
 801246e:	f7f1 fb55 	bl	8003b1c <_kill>
 8012472:	1c43      	adds	r3, r0, #1
 8012474:	d103      	bne.n	801247e <_kill_r+0x1e>
 8012476:	682b      	ldr	r3, [r5, #0]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d000      	beq.n	801247e <_kill_r+0x1e>
 801247c:	6023      	str	r3, [r4, #0]
 801247e:	bd70      	pop	{r4, r5, r6, pc}
 8012480:	20000d74 	.word	0x20000d74

08012484 <_getpid_r>:
 8012484:	b510      	push	{r4, lr}
 8012486:	f7f1 fb43 	bl	8003b10 <_getpid>
 801248a:	bd10      	pop	{r4, pc}

0801248c <round>:
 801248c:	b570      	push	{r4, r5, r6, lr}
 801248e:	004a      	lsls	r2, r1, #1
 8012490:	000d      	movs	r5, r1
 8012492:	4920      	ldr	r1, [pc, #128]	; (8012514 <round+0x88>)
 8012494:	0d52      	lsrs	r2, r2, #21
 8012496:	1851      	adds	r1, r2, r1
 8012498:	0006      	movs	r6, r0
 801249a:	2913      	cmp	r1, #19
 801249c:	dc18      	bgt.n	80124d0 <round+0x44>
 801249e:	2900      	cmp	r1, #0
 80124a0:	da09      	bge.n	80124b6 <round+0x2a>
 80124a2:	0feb      	lsrs	r3, r5, #31
 80124a4:	2200      	movs	r2, #0
 80124a6:	07db      	lsls	r3, r3, #31
 80124a8:	3101      	adds	r1, #1
 80124aa:	d101      	bne.n	80124b0 <round+0x24>
 80124ac:	491a      	ldr	r1, [pc, #104]	; (8012518 <round+0x8c>)
 80124ae:	430b      	orrs	r3, r1
 80124b0:	0019      	movs	r1, r3
 80124b2:	0010      	movs	r0, r2
 80124b4:	e017      	b.n	80124e6 <round+0x5a>
 80124b6:	4c19      	ldr	r4, [pc, #100]	; (801251c <round+0x90>)
 80124b8:	410c      	asrs	r4, r1
 80124ba:	0022      	movs	r2, r4
 80124bc:	402a      	ands	r2, r5
 80124be:	4302      	orrs	r2, r0
 80124c0:	d013      	beq.n	80124ea <round+0x5e>
 80124c2:	2280      	movs	r2, #128	; 0x80
 80124c4:	0312      	lsls	r2, r2, #12
 80124c6:	410a      	asrs	r2, r1
 80124c8:	1953      	adds	r3, r2, r5
 80124ca:	43a3      	bics	r3, r4
 80124cc:	2200      	movs	r2, #0
 80124ce:	e7ef      	b.n	80124b0 <round+0x24>
 80124d0:	2933      	cmp	r1, #51	; 0x33
 80124d2:	dd0d      	ble.n	80124f0 <round+0x64>
 80124d4:	2380      	movs	r3, #128	; 0x80
 80124d6:	00db      	lsls	r3, r3, #3
 80124d8:	4299      	cmp	r1, r3
 80124da:	d106      	bne.n	80124ea <round+0x5e>
 80124dc:	0002      	movs	r2, r0
 80124de:	002b      	movs	r3, r5
 80124e0:	0029      	movs	r1, r5
 80124e2:	f7ee f969 	bl	80007b8 <__aeabi_dadd>
 80124e6:	0006      	movs	r6, r0
 80124e8:	000d      	movs	r5, r1
 80124ea:	0030      	movs	r0, r6
 80124ec:	0029      	movs	r1, r5
 80124ee:	bd70      	pop	{r4, r5, r6, pc}
 80124f0:	4c0b      	ldr	r4, [pc, #44]	; (8012520 <round+0x94>)
 80124f2:	1912      	adds	r2, r2, r4
 80124f4:	2401      	movs	r4, #1
 80124f6:	4264      	negs	r4, r4
 80124f8:	40d4      	lsrs	r4, r2
 80124fa:	4220      	tst	r0, r4
 80124fc:	d0f5      	beq.n	80124ea <round+0x5e>
 80124fe:	2233      	movs	r2, #51	; 0x33
 8012500:	1a51      	subs	r1, r2, r1
 8012502:	3a32      	subs	r2, #50	; 0x32
 8012504:	408a      	lsls	r2, r1
 8012506:	1812      	adds	r2, r2, r0
 8012508:	4282      	cmp	r2, r0
 801250a:	4180      	sbcs	r0, r0
 801250c:	4240      	negs	r0, r0
 801250e:	182b      	adds	r3, r5, r0
 8012510:	43a2      	bics	r2, r4
 8012512:	e7cd      	b.n	80124b0 <round+0x24>
 8012514:	fffffc01 	.word	0xfffffc01
 8012518:	3ff00000 	.word	0x3ff00000
 801251c:	000fffff 	.word	0x000fffff
 8012520:	fffffbed 	.word	0xfffffbed

08012524 <_init>:
 8012524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012526:	46c0      	nop			; (mov r8, r8)
 8012528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801252a:	bc08      	pop	{r3}
 801252c:	469e      	mov	lr, r3
 801252e:	4770      	bx	lr

08012530 <_fini>:
 8012530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012532:	46c0      	nop			; (mov r8, r8)
 8012534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012536:	bc08      	pop	{r3}
 8012538:	469e      	mov	lr, r3
 801253a:	4770      	bx	lr
