library ieee;
 
use ieee.std_logic_1164.all;
 
 
 
 
entity Racket is
 
    port(
 
        clk, rst, en, l, r : in std_logic;
 
        q : out std_logic_vector(7 downto 0)
 
    );
 
end entity;
 
 
 
 
architecture a_Racket of Racket is
 
    signal data : std_logic_vector(7 downto 0) := "00111000";
 
begin
 
    process(clk, rst)
 
    begin
 
        if rst='1' then
 
            data <= "00111000";
 
        elsif (clk'event and clk='1') and en='1' then
 
            if l='1' and r='0' and data(7)='0' then
 
                data <= data(6 downto 0) & '0';
 
            elsif l='0' and r='1' and data(0)='0' then
 
                data <= '0' & data(7 downto 1);
 
            else
 
                data <= data;
 
            end if;
 
        else
 
            data <= data;
 
        end if;
 
    end process;
 
    q <= data;
 
end architecture;