<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv6T2">
  <name>ARM1156T2F-S</name>
  <internal_name>ARM1156T2F-S</internal_name>
  <series>A</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7.xml"/>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="ID" xml:base="Registers/CP15/ARM1156T2F-S_ID.xml">
      <gui_name language="en">ID</gui_name>
      <description language="en">Identification</description>
      <register access="RO" name="ID" size="4">
        <gui_name language="en">Main ID</gui_name>
        <alias_name>CP15_ID</alias_name>
        <device_name type="rvi">CP15_ID</device_name>
        <device_name type="cadi">CP15_ID</device_name>
        <description language="en">Returns the device ID code that contains information about the processor</description>
        <bitField conditional="false" name="Implementer">
          <gui_name language="en">Implementer</gui_name>
          <description language="en">Indicates the implementer of the processor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Variant_number">
          <gui_name language="en">Variant number</gui_name>
          <description language="en">Indicates the variant number of the processor</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Indicates the architecture of the processor</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Primary_part_number">
          <gui_name language="en">Primary part number</gui_name>
          <description language="en">Indicates the primary part number of the processor</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Indicates the revision of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">Processor Feature Register 0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">CP15_ID_PFR0</device_name>
        <description language="en">Provides information about the execution state support and programmer model for the processor</description>
        <bitField conditional="false" name="State3" enumerationId="CP15_ID_PFR0_STATE3">
          <gui_name language="en">State3</gui_name>
          <description language="en">Indicates support for Thumb Execution Environment</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="State2" enumerationId="CP15_ID_PFR0_STATE2">
          <gui_name language="en">State2</gui_name>
          <description language="en">Indicates support for Java extension interface</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="State1" enumerationId="CP15_ID_PFR0_STATE1">
          <gui_name language="en">State1</gui_name>
          <description language="en">Indicates type of Thumb encoding that the processor supports</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="State0" enumerationId="CP15_ID_PFR0_STATE0">
          <gui_name language="en">State0</gui_name>
          <description language="en">Indicates support for the ARM instruction set</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">Processor Feature Register 1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">CP15_ID_PFR1</device_name>
        <description language="en">Provides information about the execution state support and programmer model for the processor</description>
        <bitField conditional="false" name="Security_extension" enumerationId="CP15_ID_PFR1_SEC_EXTENSION">
          <gui_name language="en">Security extension</gui_name>
          <description language="en">Indicates support for Security Extensions Architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="Programmer_model" enumerationId="CP15_ID_PFR1_PMODEL">
          <gui_name language="en">Programmer model</gui_name>
          <description language="en">Indicates support for standard ARMv4 programmer model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">Debug Feature Register 0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">CP15_ID_DFR0</device_name>
        <description language="en">Provides information about the debug system for the processor</description>
        <bitField conditional="false" name="CDM_MM" enumerationId="CP15_ID_DFR0_CDM_MM">
          <gui_name language="en">CDM-MM</gui_name>
          <description language="en">Indicates the type of embedded processor debug model that the processor supports</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SDM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">SDM</gui_name>
          <description language="en">Indicates the type of secure debug model that the processor supports</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="CDM_C" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">CDM-C</gui_name>
          <description language="en">Indicates the type of applications processor debug model that the processor supports</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4">
        <gui_name language="en">Auxiliary Feature Register 0</gui_name>
        <alias_name>CP15_ID_AFR0</alias_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">CP15_ID_AFR0</device_name>
        <description language="en">Provides additional information about the features of the processor</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">Memory Model Feature Register 0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">CP15_ID_MMFR0</device_name>
        <description language="en">Indicates what memory and system architectures the processor supports</description>
        <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">FCSE</gui_name>
          <description language="en">Indicates support for Fast Context Switch Extension</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="AUXCON" enumerationId="CP15_ID_MMFR0_AUXCON">
          <gui_name language="en">AUXCON</gui_name>
          <description language="en">Indicates support for the auxiliary registers</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TCM" enumerationId="CP15_ID_MMFR0_TCM">
          <gui_name language="en">TCM</gui_name>
          <description language="en">Indicates support for TCM and associated DMA</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="OUT_SHARE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">OUT_SHARE</gui_name>
          <description language="en">Indicates support for cache coherency with DMA agent, shared memory</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="CACHE_CO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">CACHE_CO</gui_name>
          <description language="en">Indicates support for cache coherency support with CPU agent, shared memory</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="PMSA" enumerationId="CP15_ID_MMFR0_PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">Indicates support for Physical Memory System Architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="VMSA" enumerationId="CP15_ID_MMFR0_VMSA">
          <gui_name language="en">VMSA</gui_name>
          <description language="en">Indicates support for Virtual Memory System Architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">Memory Model Feature Register 1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">CP15_ID_MMFR1</device_name>
        <description language="en">Indicates what level one memory operations the processor supports</description>
        <bitField conditional="false" name="BRANCH_PRED" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">BRANCH_PRED</gui_name>
          <description language="en">Indicates support for branch target buffer</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="L1_TEST_CLEAN" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_TEST_CLEAN</gui_name>
          <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CMO_U</gui_name>
          <description language="en">Indicates support for L1 cache, entire cache maintenance operations, unified architecture</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMO_H" enumerationId="CP15_ID_MMFR1_L1_CMO_H">
          <gui_name language="en">L1_CMO_H</gui_name>
          <description language="en">Indicates support for L1 cache, entire cache maintenance operations, Harvard architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_SW_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CLMO_SW_U</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, unified architecture</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_SW_H" enumerationId="CP15_ID_MMFR1_L1_CLMO_SW_H">
          <gui_name language="en">L1_CLMO_SW_H</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, Harvard architecture</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_MVA_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CLMO_MVA_U</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by VA, unified architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_MVA_H" enumerationId="CP15_ID_MMFR1_L1_CLMO_MVA_H">
          <gui_name language="en">L1_CLMO_MVA_H</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by VA, Harvard architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">Memory Model Feature Register 2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">CP15_ID_MMFR2</device_name>
        <description language="en">Indicates what memory barrier and cache range operations the processor supports</description>
        <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Indicates support for Wait-For-Interrupt stalling</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR2_MB">
          <gui_name language="en">MB</gui_name>
          <description language="en">Indicates support for memory barrier operations</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TLB_MO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">TLB_MO_U</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, unified architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="TLB_MO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">TLB_MO_H</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, Harvard architecture</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMRO_H" enumerationId="CP15_ID_MMFR2_L1_CMRO_H">
          <gui_name language="en">L1_CMRO_H</gui_name>
          <description language="en">Indicates support for cache maintenance range operations, Harvard architecture</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_BPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_BPCO</gui_name>
          <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_FPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_FPCO</gui_name>
          <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">Memory Model Feature Register 3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">CP15_ID_MMFR3</device_name>
        <description language="en">Indicates what level-2 cache memory operations the processor supports</description>
        <bitField conditional="false" name="L2CMO_VA" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L2CMO_VA</gui_name>
          <description language="en">Indicates support for level two cache line maintenance operations with VA, unified architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L2CMO_PA" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L2CMO_PA</gui_name>
          <description language="en">Indicates support for level two cache line maintenance operations with PA, unified architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">CP15_ID_ISAR0</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="DIVIDE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">DIVIDE</gui_name>
          <description language="en">Indicates support for divide instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="DEBUG" enumerationId="CP15_ID_ISAR0_DEBUG">
          <gui_name language="en">DEBUG</gui_name>
          <description language="en">Indicates support for debug instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="COPROCESSOR" enumerationId="CP15_ID_ISAR0_COPROCESSOR">
          <gui_name language="en">COPROCESSOR</gui_name>
          <description language="en">Indicates support for coprocessor instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="CMP_BRANCH" enumerationId="CP15_ID_ISAR0_CMP_BRANCH">
          <gui_name language="en">CMP_BRANCH</gui_name>
          <description language="en">Indicates support for combined compare and branch instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="BITFIELD" enumerationId="CP15_ID_ISAR0_BITFIELD">
          <gui_name language="en">BITFIELD</gui_name>
          <description language="en">Indicates support for bitfield instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="BIT_COUNT" enumerationId="CP15_ID_ISAR0_BIT_COUNT">
          <gui_name language="en">BIT_COUNT</gui_name>
          <description language="en">Indicates support for bit counting instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ATOMIC" enumerationId="CP15_ID_ISAR0_ATOMIC">
          <gui_name language="en">ATOMIC</gui_name>
          <description language="en">Indicates support for atomic load and store instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">CP15_ID_ISAR1</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="JAZELLE" enumerationId="CP15_ID_ISAR1_JAZELLE">
          <gui_name language="en">JAZELLE</gui_name>
          <description language="en">Indicates support for Jazelle instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="INTERWORKING" enumerationId="CP15_ID_ISAR1_INTERWORKING">
          <gui_name language="en">INTERWORKING</gui_name>
          <description language="en">Indicates support for interworking instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="IMMEDIATE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">IMMEDIATE</gui_name>
          <description language="en">Indicates support for immediate instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="IF_THEN" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">IF_THEN</gui_name>
          <description language="en">Indicates support for if then instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="EXTEND" enumerationId="CP15_ID_ISAR1_EXTEND">
          <gui_name language="en">EXTEND</gui_name>
          <description language="en">Indicates support for sign or zero extend instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="EXCEPTION2" enumerationId="CP15_ID_ISAR1_EXCEPTION2">
          <gui_name language="en">EXCEPTION2</gui_name>
          <description language="en">Indicates support for exception 2 instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="EXCEPTION1" enumerationId="CP15_ID_ISAR1_EXCEPTION1">
          <gui_name language="en">EXCEPTION1</gui_name>
          <description language="en">Indicates support for exception 1 instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ENDIAN" enumerationId="CP15_ID_ISAR1_ENDIAN">
          <gui_name language="en">ENDIAN</gui_name>
          <description language="en">Indicates support for endianness control instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">CP15_ID_ISAR2</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="REVERSAL" enumerationId="CP15_ID_ISAR2_REVERSAL">
          <gui_name language="en">REVERSAL</gui_name>
          <description language="en">Indicates support for reversal instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="PSR" enumerationId="CP15_ID_ISAR2_PSR">
          <gui_name language="en">PSR</gui_name>
          <description language="en">Indicates support for PSR instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="U_MULTIPLY" enumerationId="CP15_ID_ISAR2_U_MULTIPLY">
          <gui_name language="en">U_MULTIPLY</gui_name>
          <description language="en">Indicates support for advanced unsigned multiply instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="S_MULTIPLY" enumerationId="CP15_ID_ISAR2_S_MULTIPLY">
          <gui_name language="en">S_MULTIPLY</gui_name>
          <description language="en">Indicates support for advanced signed multiply instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="MULTIPLY" enumerationId="CP15_ID_ISAR2_MULTIPLY">
          <gui_name language="en">MULTIPLY</gui_name>
          <description language="en">Indicates support for multiply instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="INTERRUPT" enumerationId="CP15_ID_ISAR2_INTERRUPT">
          <gui_name language="en">INTERRUPT</gui_name>
          <description language="en">Indicates support for multi-access interruptible instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="MEM_HINT" enumerationId="CP15_ID_ISAR2_MEM_HINT">
          <gui_name language="en">MEM_HINT</gui_name>
          <description language="en">Indicates support for memory hint instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="LOAD_STORE" enumerationId="CP15_ID_ISAR2_LOAD_STORE">
          <gui_name language="en">LOAD_STORE</gui_name>
          <description language="en">Indicates support for additional load and store instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">CP15_ID_ISAR3</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="THUMBEE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">THUMBEE</gui_name>
          <description language="en">Indicates support for Thumb-2 Execution Environment extensions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="TRUE_NOP" enumerationId="CP15_ID_ISAR3_TRUE_NOP">
          <gui_name language="en">TRUE_NOP</gui_name>
          <description language="en">Indicates support for true NOP instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="THUMB_COPY" enumerationId="CP15_ID_ISAR3_THUMB_COPY">
          <gui_name language="en">THUMB_COPY</gui_name>
          <description language="en">Indicates support for Thumb copy instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TAB_BRANCH" enumerationId="CP15_ID_ISAR3_TAB_BRANCH">
          <gui_name language="en">TAB_BRANCH</gui_name>
          <description language="en">Indicates support for table branch instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SYNCH" enumerationId="CP15_ID_ISAR3_SYNCH">
          <gui_name language="en">SYNCH</gui_name>
          <description language="en">Indicates support for synchronization primitive instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="SVC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">SVC</gui_name>
          <description language="en">Indicates support for SVC (formerly SWI) instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD" enumerationId="CP15_ID_ISAR3_SIMD">
          <gui_name language="en">SIMD</gui_name>
          <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="SATURATE" enumerationId="CP15_ID_ISAR3_SATURATE">
          <gui_name language="en">SATURATE</gui_name>
          <description language="en">Indicates support for saturate instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">CP15_ID_ISAR4</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="SMC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">SMC</gui_name>
          <description language="en">Indicates support for Secure Monitor Call (SMC) (formerly SMI) instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="WRITE_BACK" enumerationId="CP15_ID_ISAR4_WRITE_BACK">
          <gui_name language="en">WRITE_BACK</gui_name>
          <description language="en">Indicates support for write-back instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="WITH_SHIFT" enumerationId="CP15_ID_ISAR4_WITH_SHIFT">
          <gui_name language="en">WITH_SHIFT</gui_name>
          <description language="en">Indicates support for with-shift instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="UNPRIV" enumerationId="CP15_ID_ISAR4_UNPRIV">
          <gui_name language="en">UNPRIV</gui_name>
          <description language="en">Indicates support for Unprivileged instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR5" size="4">
        <gui_name language="en">Instruction Set Attributes Register 5</gui_name>
        <alias_name>CP15_ID_ISAR5</alias_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">CP15_ID_ISAR5</device_name>
        <description language="en">Provide additional information about the properties of the processor</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="System" xml:base="Registers/CP15/ARM1156T2F-S_System.xml">
      <gui_name language="en">System</gui_name>
      <description language="en">System control and configuration</description>
      <register access="RW" name="CONTROL" size="4">
        <gui_name language="en">Control</gui_name>
        <alias_name>CP15_CONTROL</alias_name>
        <device_name type="rvi">CP15_CONTROL</device_name>
        <device_name type="cadi">CP15_CONTROL</device_name>
        <description language="en">Provides control and configuration information for:
- memory alignment, endianness, protection, and fault behavior
- MPU and cache enables and cache replacement strategy
- interrupts and the behavior of interrupt latency
- the location for exception vectors
- program flow prediction</description>
        <bitField conditional="false" name="TE" enumerationId="CP15_CONTROL_TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="NMI" enumerationId="CP15_CONTROL_NMI" access="RO">
          <gui_name language="en">NMI</gui_name>
          <description language="en">Determines the state of the non-maskable bit that is set by a configuration pin FIQISNMI</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEARED_SET">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the state of the CPSR E bit on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="VE" enumerationId="CP15_CONTROL_VE">
          <gui_name language="en">VE</gui_name>
          <description language="en">Configures vectored interrupt</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="U" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">U</gui_name>
          <description language="en">Enables unaligned data access operations for mixed little-endian and big-endian operation:</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="FI" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">FI</gui_name>
          <description language="en">Configures low latency features for fast interrupts</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="L4" enumerationId="CP15_CONTROL_L4">
          <gui_name language="en">L4</gui_name>
          <description language="en">Determines if the T bit is set for PC load instructions</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="RR" enumerationId="CP15_CONTROL_RR">
          <gui_name language="en">RR</gui_name>
          <description language="en">Determines the replacement strategy for the cache</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="V" enumerationId="CP15_CONTROL_V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="I" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">I</gui_name>
          <description language="en">Enables L1 instruction cache</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="Z" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="B" enumerationId="CP15_CONTROL_B">
          <gui_name language="en">B</gui_name>
          <description language="en">Determines operation as little-endian or big-endian memory system and the names of the low four-byte addresses within a 32-bit word</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">Enables L1 data cache</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="A" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="M" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MPU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="AUXILIARY_CONTROL" size="4">
        <gui_name language="en">Auxiliary Control</gui_name>
        <alias_name>CP15_AUXILIARY_CONTROL</alias_name>
        <device_name type="rvi">CP15_AUXILIARY_CONTROL</device_name>
        <device_name type="cadi">CP15_AUXILIARY_CONTROL</device_name>
        <description language="en">The Auxiliary Control Register controls:
- program flow
- fast interrupt control
- cache cleaning</description>
        <bitField conditional="false" name="NS" enumerationId="CP15_AUXILIARY_CONTROL_NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Override Shared attribute in Normal, Non-cacheable data regions when the MPU is disabled or not present</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="BC" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">BC</gui_name>
          <description language="en">Enables or disables the dynamic branch pattern cache, if program flow prediction is enabled by Z bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="BL" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">BL</gui_name>
          <description language="en">Enables or disables the dynamic branch predictor loop cache, if program flow prediction is enabled by Z bit</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="IR" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">IR</gui_name>
          <description language="en">Enables or disables instruction cache reload on a parity error if PE is set</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RV" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">RV</gui_name>
          <description language="en">Enables or disables block transfer cache operations</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="RA" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">RA</gui_name>
          <description language="en">Enables or disables clean entire data cache</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="FE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">FE</gui_name>
          <description language="en">Enables or disables branch folding within the prefetch unit, if program flow prediction is enabled by Z bit</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="PE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">PE</gui_name>
          <description language="en">Enables or disables the generation and checking of parity information for the Instruction and Data caches, and the Instruction and Data TCMs</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="DB" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">DB</gui_name>
          <description language="en">Enables or disables the use of the Dynamic Predictor, if program flow prediction is enabled by Z bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="RS" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">RS</gui_name>
          <description language="en">Enables or disables the use of the return stack if program flow prediction is enabled by Z bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="COPROCESSOR_ACCESS_CONTROL" size="4">
        <gui_name language="en">Coprocessor Access Control</gui_name>
        <alias_name>CP15_COPROCESSOR_ACCESS_CONTROL</alias_name>
        <device_name type="rvi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
        <device_name type="cadi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
        <description language="en">Sets access rights for coprocessors CP0-CP13</description>
        <bitField conditional="false" name="CP13" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP13</gui_name>
          <description language="en">Access permissions for coprocessor 13</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="CP12" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP12</gui_name>
          <description language="en">Access permissions for coprocessor 12</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="CP11" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Access permissions for coprocessor 11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="CP10" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Access permissions for coprocessor 10</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="CP9" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP9</gui_name>
          <description language="en">Access permissions for coprocessor 9</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="CP8" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP8</gui_name>
          <description language="en">Access permissions for coprocessor 8</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="CP7" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP7</gui_name>
          <description language="en">Access permissions for coprocessor 7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="CP6" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP6</gui_name>
          <description language="en">Access permissions for coprocessor 6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="CP5" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP5</gui_name>
          <description language="en">Access permissions for coprocessor 5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="CP4" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP4</gui_name>
          <description language="en">Access permissions for coprocessor 4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="CP3" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP3</gui_name>
          <description language="en">Access permissions for coprocessor 3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="CP2" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP2</gui_name>
          <description language="en">Access permissions for coprocessor 2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="CP1" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP1</gui_name>
          <description language="en">Access permissions for coprocessor 1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="CP0" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP0</gui_name>
          <description language="en">Access permissions for coprocessor 0</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CID" size="4">
        <gui_name language="en">Process ID</gui_name>
        <alias_name>CP15_CID</alias_name>
        <device_name type="rvi">CP15_CID</device_name>
        <device_name type="cadi">CP15_CID</device_name>
        <description language="en">Holds a process IDentification (ID) value for the process running currently</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="MPU" xml:base="Registers/CP15/ARM1156T2F-S_MPU.xml">
      <gui_name language="en">MPU</gui_name>
      <description language="en">Memory Protection Unit</description>
      <register access="RO" name="MPU_TYPE" size="4">
        <gui_name language="en">MPU Type</gui_name>
        <alias_name>CP15_MPU_TYPE</alias_name>
        <device_name type="rvi">CP15_MPU_TYPE</device_name>
        <device_name type="cadi">CP15_MPU_TYPE</device_name>
        <description language="en">Holds the value for the number of instruction and data memory regions implemented in the processor</description>
        <bitField conditional="false" name="Instruction_region">
          <gui_name language="en">Instruction region</gui_name>
          <description language="en">Specifies the number of instruction memory regions</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="Data_region">
          <gui_name language="en">Data region</gui_name>
          <description language="en">Specifies the number of data memory regions</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="GENERIC_UNIFIED_HARVARD">
          <gui_name language="en">S</gui_name>
          <description language="en">Specifies the type of MPU regions in the processor</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">CP15_DFSR</device_name>
        <description language="en">Holds the source of the last data fault</description>
        <bitField conditional="false" name="RW" enumerationId="CP15_DFSR_RW">
          <gui_name language="en">RW</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="STATUS" enumerationId="CP15_DFSR_STATUS">
          <gui_name language="en">STATUS</gui_name>
          <description language="en">Indicates the type of fault generated</description>
          <definition>[12][10][3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="IFSR" size="4">
        <gui_name language="en">Instruction Fault Status</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">CP15_IFSR</device_name>
        <description language="en">Holds the source of the last instruction fault</description>
        <bitField conditional="false" name="STATUS" enumerationId="CP15_IFSR_STATUS">
          <gui_name language="en">STATUS</gui_name>
          <description language="en">Indicates the type of fault generated</description>
          <definition>[12][10][3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFAR" size="4">
        <gui_name language="en">Fault Address</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">CP15_DFAR</device_name>
        <description language="en">Holds the address of the fault when a precise abort occurs</description>
      </register>
      <register access="RW" name="WFAR" size="4">
        <gui_name language="en">Watchpoint Fault Address</gui_name>
        <alias_name>CP15_WFAR</alias_name>
        <device_name type="rvi">CP15_WFAR</device_name>
        <device_name type="cadi">CP15_WFAR</device_name>
        <description language="en">Hold the address of the instruction that causes the watch-point</description>
      </register>
      <register access="RW" name="IFAR" size="4">
        <gui_name language="en">Instruction Fault Address</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">CP15_IFAR</device_name>
        <description language="en">Holds the address of instruction that causes a prefetch abort</description>
      </register>
      <register access="RW" name="MPU_REGION_BASE" size="4">
        <gui_name language="en">Region Base Address</gui_name>
        <alias_name>CP15_MPU_REGION_BASE</alias_name>
        <device_name type="rvi">CP15_MPU_REGION_BASE</device_name>
        <device_name type="cadi">CP15_MPU_REGION_BASE</device_name>
        <description language="en">Describes the base address of a region</description>
        <bitField conditional="false" name="Base_address">
          <gui_name language="en">Base address</gui_name>
          <description language="en">Physical base address</description>
          <definition>[31:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_REGION_CONFIG" size="4">
        <gui_name language="en">Region Size and Enable</gui_name>
        <alias_name>CP15_MPU_REGION_CONFIG</alias_name>
        <device_name type="rvi">CP15_MPU_REGION_CONFIG</device_name>
        <device_name type="cadi">CP15_MPU_REGION_CONFIG</device_name>
        <description language="en">Enables and holds the size of a region that is defined by the Memory Region Number Register</description>
        <bitField conditional="false" name="Region_size" enumerationId="CP15_MPU_REGION_CONFIG_SIZE">
          <gui_name language="en">Region size</gui_name>
          <description language="en">Defines the region size</description>
          <definition>[5:1]</definition>
        </bitField>
        <bitField conditional="false" name="Enable" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enables or disables a memory region</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_REGION_ACCESS" size="4">
        <gui_name language="en">Region Access Control</gui_name>
        <alias_name>CP15_MPU_REGION_ACCESS</alias_name>
        <device_name type="rvi">CP15_MPU_REGION_ACCESS</device_name>
        <device_name type="cadi">CP15_MPU_REGION_ACCESS</device_name>
        <description language="en">Holds the region attributes and access permissions for a given memory region</description>
        <bitField conditional="false" name="XN" enumerationId="CP15_MPU_RAC_XN">
          <gui_name language="en">XN</gui_name>
          <description language="en">Determines if a region of memory is executable</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="AP" enumerationId="CP15_MPU_RAC_AP">
          <gui_name language="en">AP</gui_name>
          <description language="en">Defines the data access permissions</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">Defines the type extension attribute</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="CP15_MPU_RAC_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Determines if the memory region is Shared or Non-Shared</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="CP15_MPU_RAC_C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if memory region type is Cacheable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="B" enumerationId="CP15_MPU_RAC_B">
          <gui_name language="en">B</gui_name>
          <description language="en">Determines if memory region type is Bufferable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_REGION_NUMBER" size="4">
        <gui_name language="en">Memory Region Number</gui_name>
        <alias_name>CP15_MPU_REGION_NUMBER</alias_name>
        <device_name type="rvi">CP15_MPU_REGION_NUMBER</device_name>
        <device_name type="cadi">CP15_MPU_REGION_NUMBER</device_name>
        <description language="en">This register determines which of the multiple MPU region registers is accessed</description>
        <bitField conditional="false" name="Region">
          <gui_name language="en">Region</gui_name>
          <description language="en">Defines the group of registers to be accessed</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="TCM" xml:base="Registers/CP15/ARM1156T2F-S_TCM.xml">
      <gui_name language="en">TCM</gui_name>
      <description language="en">Tightly Coupled Memory control</description>
      <register access="RO" name="TCM_STATUS" size="4">
        <gui_name language="en">TCM Status</gui_name>
        <alias_name>CP15_TCM_STATUS</alias_name>
        <device_name type="rvi">CP15_TCM_STATUS</device_name>
        <device_name type="cadi">CP15_TCM_STATUS</device_name>
        <description language="en">Specifies the number of instruction and data TCMs in the system</description>
        <bitField conditional="false" name="DTCM">
          <gui_name language="en">DTCM</gui_name>
          <description language="en">Specifies the number of data TCM banks implemented</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" name="ITCM">
          <gui_name language="en">ITCM</gui_name>
          <description language="en">Specifies the number of instruction TCM banks implemented</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DTCM_REGION" size="4">
        <gui_name language="en">Data TCM Region</gui_name>
        <alias_name>CP15_DTCM_REGION</alias_name>
        <device_name type="rvi">CP15_DTCM_REGION</device_name>
        <device_name type="cadi">CP15_DTCM_REGION</device_name>
        <description language="en">Holds the base address, size and enable bit of the data TCM</description>
        <bitField conditional="false" name="Base_address">
          <gui_name language="en">Base address</gui_name>
          <description language="en">Defines the physical base address of the data TCM</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_XTCM_REGION_SIZE">
          <gui_name language="en">Size</gui_name>
          <description language="en">Defines the size of the data TCM on reads</description>
          <definition>[6:2]</definition>
        </bitField>
        <bitField conditional="false" name="Enable">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enables or disables the data TCM</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ITCM_REGION" size="4">
        <gui_name language="en">Instruction TCM Region</gui_name>
        <alias_name>CP15_ITCM_REGION</alias_name>
        <device_name type="rvi">CP15_ITCM_REGION</device_name>
        <device_name type="cadi">CP15_ITCM_REGION</device_name>
        <description language="en">Holds the base address, size and enable bit of the instruction TCM</description>
        <bitField conditional="false" name="Base_address">
          <gui_name language="en">Base address</gui_name>
          <description language="en">Defines the physical base address of the instruction TCM</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_XTCM_REGION_SIZE">
          <gui_name language="en">Size</gui_name>
          <description language="en">Defines the size of the instruction TCM on reads</description>
          <definition>[6:2]</definition>
        </bitField>
        <bitField conditional="false" name="Enable">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enables or disables the instruction TCM</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Cache" xml:base="Registers/CP15/ARM1156T2F-S_Cache.xml">
      <gui_name language="en">Cache</gui_name>
      <description language="en">Cache control and debug</description>
      <register access="RO" name="CACHE_TYPE" size="4">
        <gui_name language="en">Cache type</gui_name>
        <alias_name>CP15_CACHE_TYPE</alias_name>
        <device_name type="rvi">CP15_CACHE_TYPE</device_name>
        <device_name type="cadi">CP15_CACHE_TYPE</device_name>
        <description language="en">Cache type</description>
        <bitField conditional="false" name="CType">
          <gui_name language="en">CTYPE</gui_name>
          <description language="en">Cache type</description>
          <definition>[28:25]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="GENERIC_UNIFIED_HARVARD">
          <gui_name language="en">S</gui_name>
          <description language="en">Specifies whether the cache is a unified cache or separate instruction and data caches</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="DSize" enumerationId="CP15_CACHE_TYPE_XSIZE">
          <gui_name language="en">DSize</gui_name>
          <description language="en">Data cache size</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="DAssoc" enumerationId="CP15_CACHE_TYPE_XASSOC">
          <gui_name language="en">DAssoc</gui_name>
          <description language="en">Data cache associativity</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="DM" enumerationId="CP15_CACHE_TYPE_XM">
          <gui_name language="en">DM</gui_name>
          <description language="en">Indicates the presence of the data cache</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="Dlen" enumerationId="CP15_CACHE_TYPE_XLEN">
          <gui_name language="en">Dlen</gui_name>
          <description language="en">D-cache line length</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="ISize" enumerationId="CP15_CACHE_TYPE_XSIZE">
          <gui_name language="en">ISize</gui_name>
          <description language="en">Instruction cache size</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="IAssoc" enumerationId="CP15_CACHE_TYPE_XASSOC">
          <gui_name language="en">DAssoc</gui_name>
          <description language="en">Data cache associativity</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="IM" enumerationId="CP15_CACHE_TYPE_XM">
          <gui_name language="en">IM</gui_name>
          <description language="en">Indicates the presence of the instruction cache</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="ILen" enumerationId="CP15_CACHE_TYPE_XLEN">
          <gui_name language="en">ILen</gui_name>
          <description language="en">I-cache line length</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_I_MVA" size="4">
        <gui_name language="en">Invalidate Instruction Cache Line (using address)</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_I_MVA</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_I_MVA</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_I_MVA</device_name>
        <description language="en">Invalidate Instruction Cache Line (using address)</description>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_I_SI" size="4">
        <gui_name language="en">Invalidate Instruction Cache Line (using Set/Way)</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_I_SI</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_I_SI</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_I_SI</device_name>
        <description language="en">Invalidate Instruction Cache Line (using Set/Way)</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Selects the way to operate on</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Selects the cache line to operate on</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_D_MVA" size="4">
        <gui_name language="en">Invalidate Data Cache Line (using address)</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_D_MVA</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_D_MVA</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_D_MVA</device_name>
        <description language="en">Invalidate Data Cache Line (using address)</description>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_D_SI" size="4">
        <gui_name language="en">Invalidate Data Cache Line (using Set/Way)</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_D_SI</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_D_SI</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_D_SI</device_name>
        <description language="en">Invalidate Data Cache Line (using Set/Way)</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Selects the way to operate on</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Selects the cache line to operate on</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="CACHE_CLEAN_D_MVA" size="4">
        <gui_name language="en">Clean Data Cache Line (using address)</gui_name>
        <alias_name>CP15_CACHE_CLEAN_D_MVA</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_D_MVA</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_D_MVA</device_name>
        <description language="en">Clean Data Cache Line (using address)</description>
      </register>
      <register access="WO" name="CACHE_CLEAN_D_SI" size="4">
        <gui_name language="en">Clean Data Cache Line (using Set/Way)</gui_name>
        <alias_name>CP15_CACHE_CLEAN_D_SI</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_D_SI</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_D_SI</device_name>
        <description language="en">Clean Data Cache Line (using Set/Way)</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Selects the way to operate on</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Selects the cache line to operate on</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="CACHE_PREFETCH_I_MVA" size="4">
        <gui_name language="en">Prefetch Instruction Cache Line</gui_name>
        <alias_name>CP15_CACHE_PREFETCH_I_MVA</alias_name>
        <device_name type="rvi">CP15_CACHE_PREFETCH_I_MVA</device_name>
        <device_name type="cadi">CP15_CACHE_PREFETCH_I_MVA</device_name>
        <description language="en">Prefetch Instruction Cache Line</description>
      </register>
      <register access="WO" name="CACHE_CLEAN_INVALIDATE_D_MVA" size="4">
        <gui_name language="en">Clean and Invalidate Data Cache Line (using address)</gui_name>
        <alias_name>CP15_CACHE_CLEAN_INVALIDATE_D_MVA</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_INVALIDATE_D_MVA</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_INVALIDATE_D_MVA</device_name>
        <description language="en">Clean and Invalidate Data Cache Line (using address)</description>
      </register>
      <register access="WO" name="CACHE_CLEAN_INVALIDATE_D_SI" size="4">
        <gui_name language="en">Clean and Invalidate Data Cache Line (using Set/Way)</gui_name>
        <alias_name>CP15_CACHE_CLEAN_INVALIDATE_D_SI</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_INVALIDATE_D_SI</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_INVALIDATE_D_SI</device_name>
        <description language="en">Clean and Invalidate Data Cache Line (using Set/Way)</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Selects the way to operate on</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Selects the cache line to operate on</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_I" size="4">
        <gui_name language="en">Invalidate Entire Instruction Cache</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_I</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_I</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_I</device_name>
        <description language="en">Invalidate Entire Instruction Cache</description>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_D" size="4">
        <gui_name language="en">Invalidate Entire Data Cache</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_D</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_D</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_D</device_name>
        <description language="en">Invalidate Entire Data Cache</description>
      </register>
      <register access="WO" name="CACHE_INVALIDATE" size="4">
        <gui_name language="en">Invalidate Both Caches</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE</device_name>
        <description language="en">Invalidate Both Caches</description>
      </register>
      <register access="WO" name="CACHE_CLEAN_D" size="4">
        <gui_name language="en">Clean Entire Data Cache</gui_name>
        <alias_name>CP15_CACHE_CLEAN_D</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_D</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_D</device_name>
        <description language="en">Clean Entire Data Cache</description>
      </register>
      <register access="WO" name="CACHE_CLEAN_INVALIDATE_D" size="4">
        <gui_name language="en">Clean and Invalidate Entire Data Cache</gui_name>
        <alias_name>CP15_CACHE_CLEAN_INVALIDATE_D</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_INVALIDATE_D</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_INVALIDATE_D</device_name>
        <description language="en">Clean and Invalidate Entire Data Cache</description>
      </register>
      <register access="WO" name="CACHE_FLUSH_PREFETCHBUFFER" size="4">
        <gui_name language="en">Flush Prefetch Buffer</gui_name>
        <alias_name>CP15_CACHE_FLUSH_PREFETCHBUFFER</alias_name>
        <device_name type="rvi">CP15_CACHE_FLUSH_PREFETCHBUFFER</device_name>
        <device_name type="cadi">CP15_CACHE_FLUSH_PREFETCHBUFFER</device_name>
        <description language="en">Flush Prefetch Buffer</description>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_I_RANGE" size="8">
        <gui_name language="en">Invalidate Instruction Cache Range</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_I_RANGE</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_I_RANGE</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_I_RANGE</device_name>
        <description language="en">Invalidate Instruction Cache Range</description>
      </register>
      <register access="WO" name="CACHE_INVALIDATE_D_RANGE" size="8">
        <gui_name language="en">Invalidate Data Cache Range</gui_name>
        <alias_name>CP15_CACHE_INVALIDATE_D_RANGE</alias_name>
        <device_name type="rvi">CP15_CACHE_INVALIDATE_D_RANGE</device_name>
        <device_name type="cadi">CP15_CACHE_INVALIDATE_D_RANGE</device_name>
        <description language="en">Invalidate Data Cache Range</description>
      </register>
      <register access="WO" name="CACHE_CLEAN_D_RANGE" size="8">
        <gui_name language="en">Clean Data Cache Range</gui_name>
        <alias_name>CP15_CACHE_CLEAN_D_RANGE</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_D_RANGE</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_D_RANGE</device_name>
        <description language="en">Clean Data Cache Range</description>
      </register>
      <register access="WO" name="CACHE_CLEAN_INVALIDATE_D_RANGE" size="8">
        <gui_name language="en">Clean and Invalidate Data Cache Range</gui_name>
        <alias_name>CP15_CACHE_CLEAN_INVALIDATE_D_RANGE</alias_name>
        <device_name type="rvi">CP15_CACHE_CLEAN_INVALIDATE_D_RANGE</device_name>
        <device_name type="cadi">CP15_CACHE_CLEAN_INVALIDATE_D_RANGE</device_name>
        <description language="en">Clean and Invalidate Data Cache Range</description>
      </register>
      <register access="WO" name="CACHE_DRAIN_MB" size="4">
        <gui_name language="en">Data Memory Barrier operation</gui_name>
        <alias_name>CP15_CACHE_DRAIN_MB</alias_name>
        <device_name type="rvi">CP15_CACHE_DRAIN_MB</device_name>
        <device_name type="cadi">CP15_CACHE_DRAIN_MB</device_name>
        <description language="en">Ensures that all outstanding explicit memory transactions complete before any following explicit memory transactions begin</description>
      </register>
      <register access="WO" name="CACHE_DRAIN_WB" size="4">
        <gui_name language="en">Drain Write Buffer operation</gui_name>
        <alias_name>CP15_CACHE_DRAIN_WB</alias_name>
        <device_name type="rvi">CP15_CACHE_DRAIN_WB</device_name>
        <device_name type="cadi">CP15_CACHE_DRAIN_WB</device_name>
        <description language="en">Ensures that all explicit memory transactions that occur in program order before this instruction are completed</description>
      </register>
      <register access="WO" name="CACHE_WAIT_FOR_INTERRUPT" size="4">
        <gui_name language="en">Wait For Interrupt operation</gui_name>
        <alias_name>CP15_CACHE_WAIT_FOR_INTERRUPT</alias_name>
        <device_name type="rvi">CP15_CACHE_WAIT_FOR_INTERRUPT</device_name>
        <device_name type="cadi">CP15_CACHE_WAIT_FOR_INTERRUPT</device_name>
        <description language="en">Puts the processor in to a low power state</description>
      </register>
      <register access="RO" name="CACHE_CACHEDIRTYSTATUS" size="4">
        <gui_name language="en">Cache Dirty Status</gui_name>
        <alias_name>CP15_CACHE_CACHEDIRTYSTATUS</alias_name>
        <device_name type="rvi">CP15_CACHE_CACHEDIRTYSTATUS</device_name>
        <device_name type="cadi">CP15_CACHE_CACHEDIRTYSTATUS</device_name>
        <description language="en">Indicates when the cache is dirty</description>
        <bitField conditional="false" name="C" enumerationId="CP15_CACHE_CACHEDIRTYSTATUS_C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates if the cache is dirty</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DCACHE_LOCKS" size="4">
        <gui_name language="en">Data Cache Lockdown</gui_name>
        <alias_name>CP15_DCACHE_LOCKS</alias_name>
        <device_name type="rvi">CP15_DCACHE_LOCKS</device_name>
        <device_name type="cadi">CP15_DCACHE_LOCKS</device_name>
        <description language="en">Provides a means to lockdown the data cache and therefore provide some control over pollution that applications might cause</description>
        <bitField conditional="false" name="Way_3_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 3 Lock</gui_name>
          <description language="en">Allows cache way 3 to be locked, preventing any allocation</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="Way_2_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 2 Lock</gui_name>
          <description language="en">Allows cache way 2 to be locked, preventing any allocation</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="Way_1_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 1 Lock</gui_name>
          <description language="en">Allows cache way 1 to be locked, preventing any allocation</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="Way_0_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 0 Lock</gui_name>
          <description language="en">Allows cache way 0 to be locked, preventing any allocation</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ICACHE_LOCKS" size="4">
        <gui_name language="en">Instruction Cache Lockdown</gui_name>
        <alias_name>CP15_ICACHE_LOCKS</alias_name>
        <device_name type="rvi">CP15_ICACHE_LOCKS</device_name>
        <device_name type="cadi">CP15_ICACHE_LOCKS</device_name>
        <description language="en">Provides a means to lockdown the instruction cache and therefore provide some control over pollution that applications might cause</description>
        <bitField conditional="false" name="Way_3_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 3 Lock</gui_name>
          <description language="en">Allows cache way 3 to be locked, preventing any allocation</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="Way_2_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 2 Lock</gui_name>
          <description language="en">Allows cache way 2 to be locked, preventing any allocation</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="Way_1_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 1 Lock</gui_name>
          <description language="en">Allows cache way 1 to be locked, preventing any allocation</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="Way_0_Lock" enumerationId="GENERIC_UNLOCKED_LOCKED">
          <gui_name language="en">Way 0 Lock</gui_name>
          <description language="en">Allows cache way 0 to be locked, preventing any allocation</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DATA_CACHE_DEBUG" size="4">
        <gui_name language="en">Data Cache Debug</gui_name>
        <description language="en">Holds data:
- that is returned on a data Tag RAM read operation
- for a data Tag RAM write operation
- that is returned on a data cache Data RAM Parity read operation
- that is returned on a data Tag RAM Parity read operation
- for a data Valid and Dirty RAM write operation</description>
        <bitField conditional="false" name="TAG_Address">
          <gui_name language="en">TAG Address</gui_name>
          <description language="en">Holds the Tag address for the cache way</description>
          <definition>[31:5]</definition>
        </bitField>
        <bitField conditional="false" name="Dirty">
          <gui_name language="en">Dirty</gui_name>
          <description language="en">Holds the value of the Dirty bits from the data Tag RAM on reads or writes</description>
          <definition>[2:1]</definition>
        </bitField>
        <bitField conditional="false" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Holds the value of the Valid bit from the data Tag RAM on reads or writes</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="Cache_Parity">
          <gui_name language="en">Cache Parity</gui_name>
          <description language="en">Holds the value of the parity bits from data cache data RAM</description>
          <definition>[3:0]</definition>
        </bitField>
        <bitField conditional="false" name="Tag_Parity">
          <gui_name language="en">Tag Parity</gui_name>
          <description language="en">Holds the value of parity bits the data Tag RAM</description>
          <definition>[18:16]</definition>
        </bitField>
      </register>
      <register access="RO" name="INSTR_CACHE_DEBUG" size="4">
        <gui_name language="en">Instruction Cache Debug</gui_name>
        <description language="en">Holds data:
- that is returned on an Instruction cache Tag RAM read operation
- for an Instruction cache Tag RAM write operation
- that is returned on an Instruction cache Tag RAM Parity read operation
- that is returned on an Instruction Cache Data RAM read operation
- for an instruction write operation to the Cache Data RAM
- that is returned on an Instruction Cache Data RAM Parity read operation</description>
        <bitField conditional="false" name="Instruction">
          <gui_name language="en">Instruction</gui_name>
          <description language="en">Contains the instruction for an instruction cache data RAM read or write</description>
          <definition>[31:0]</definition>
        </bitField>
        <bitField conditional="false" name="TAG_Address">
          <gui_name language="en">TAG Address</gui_name>
          <description language="en">Contains the address of the instruction</description>
          <definition>[31:5]</definition>
        </bitField>
        <bitField conditional="false" name="Dirty">
          <gui_name language="en">Dirty</gui_name>
          <description language="en">Holds the value of the Dirty bits from the instruction cache Tag RAM on reads or writes</description>
          <definition>[2:1]</definition>
        </bitField>
        <bitField conditional="false" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Holds the value of the Valid bit from the instruction cache Tag RAM on reads or writes</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="Cache_Parity">
          <gui_name language="en">Cache Parity</gui_name>
          <description language="en">Holds the value of the parity bits from instruction cache data RAM</description>
          <definition>[3:0]</definition>
        </bitField>
        <bitField conditional="false" name="Tag_Parity">
          <gui_name language="en">Tag Parity</gui_name>
          <description language="en">Holds the value of Parity bits from the instruction cache Tag RAM</description>
          <definition>[18:16]</definition>
        </bitField>
      </register>
      <register access="WO" name="DATA_CACHE_TAG_READ_OP" size="4">
        <gui_name language="en">Data cache Tag RAM read operation</gui_name>
        <description language="en">Reads the data cache Tag RAM contents into the Data Cache Debug Register</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="DATA_CACHE_TAG_WRITE_OP" size="4">
        <gui_name language="en">Data cache Tag RAM write operation</gui_name>
        <description language="en">Writes the Data Cache Debug Register into the Data Tag RAM</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="DATA_TAG_PARITY_READ_OP" size="4">
        <gui_name language="en">Data Tag RAM parity read operation</gui_name>
        <description language="en">Reads the Data cache Tag RAM parity bits into the Cache Debug Register</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="INSTR_TAG_PARITY_READ_OP" size="4">
        <gui_name language="en">Instruction Tag RAM parity read operation</gui_name>
        <description language="en">Reads the Instruction cache Tag RAM parity bits into the Cache Debug Register</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="INSTR_CACHE_TAG_READ_OP" size="4">
        <gui_name language="en">Instruction cache Tag RAM read operation</gui_name>
        <description language="en">Reads the Instruction cache Tag and Valid RAMs contents into the Instruction Cache Debug Register</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="INSTR_CACHE_TAG_WRITE_OP" size="4">
        <gui_name language="en">Write Instruction Cache Debug Register</gui_name>
        <description language="en">Writes into the Data Cache Debug Register into the Instruction Cache Tag and Valid RAMs</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="INSTR_CACHE_DATA_READ_OP" size="4">
        <gui_name language="en">Instruction Cache Data RAM read operation</gui_name>
        <description language="en">Reads the Instruction Cache Data Tag RAM contents into the Instruction Cache Debug Register</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="Word">
          <gui_name language="en">Word</gui_name>
          <description language="en">Holds the Word position within a cache line</description>
          <definition>[4:2]</definition>
        </bitField>
      </register>
      <register access="WO" name="INSTR_CACHE_DATA_WRITE_OP" size="4">
        <gui_name language="en">Write Instruction Cache Debug Register</gui_name>
        <description language="en">Writes the Instruction Cache Debug Register into the Instruction Cache Data Tag RAM</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="Word">
          <gui_name language="en">Word</gui_name>
          <description language="en">Holds the Word position within a cache line</description>
          <definition>[4:2]</definition>
        </bitField>
      </register>
      <register access="WO" name="DATA_CACHE_PARITY_READ_OP" size="4">
        <gui_name language="en">Data Cache Data RAM parity read operation</gui_name>
        <description language="en">Reads the data cache RAM parity bits into the Data Cache Debug Register</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="WO" name="INSTR_CACHE_PARITY_READ_OP" size="4">
        <gui_name language="en">Instruction Cache Data RAM parity read operation</gui_name>
        <description language="en">Reads the instruction cache RAM parity bits into the Instruction Cache Debug Register</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_7" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 7</gui_name>
        <description language="en">Masks the Valid bits held in Bank 7 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_6" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 6</gui_name>
        <description language="en">Masks the Valid bits held in Bank 6 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_5" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 5</gui_name>
        <description language="en">Masks the Valid bits held in Bank 5 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_4" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 4</gui_name>
        <description language="en">Masks the Valid bits held in Bank 4 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_3" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 3</gui_name>
        <description language="en">Masks the Valid bits held in Bank 3 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_2" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 2</gui_name>
        <description language="en">Masks the Valid bits held in Bank 2 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_1" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 1</gui_name>
        <description language="en">Masks the Valid bits held in Bank 1 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="INSTR_CACHE_MASTER_VALID_0" size="4">
        <gui_name language="en">Instruction Cache Master Valid Bank 0</gui_name>
        <description language="en">Masks the Valid bits held in Bank 0 of the Instruction Valid RAM for the instruction cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_7" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 7</gui_name>
        <description language="en">Masks the Valid bits held in Bank 7 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_6" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 6</gui_name>
        <description language="en">Masks the Valid bits held in Bank 6 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_5" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 5</gui_name>
        <description language="en">Masks the Valid bits held in Bank 5 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_4" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 4</gui_name>
        <description language="en">Masks the Valid bits held in Bank 4 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_3" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 3</gui_name>
        <description language="en">Masks the Valid bits held in Bank 3 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_2" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 2</gui_name>
        <description language="en">Masks the Valid bits held in Bank 2 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_1" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 1</gui_name>
        <description language="en">Masks the Valid bits held in Bank 1 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="DATA_CACHE_MASTER_VALID_0" size="4">
        <gui_name language="en">Data Cache Master Valid Bank 0</gui_name>
        <description language="en">Masks the Valid bits held in Bank 0 of the Data Valid RAM for the data cache</description>
      </register>
      <register access="RW" name="CACHE_DEBUG_CONTROL" size="4">
        <gui_name language="en">Cache Debug Control</gui_name>
        <description language="en">Allows a debugger to control access to the cache</description>
        <bitField conditional="false" name="WT" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">WT</gui_name>
          <description language="en">Enables write-through behavior for regions marked as write-back</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IL" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">IL</gui_name>
          <description language="en">Enables or disables Instruction cache linefill</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="DL" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DL</gui_name>
          <description language="en">Enables or disables data cache linefill</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="DATA_CACHE_VALID_WRITE_OP" size="4">
        <gui_name language="en">Data Cache Valid RAM and Dirty RAM bit write operation</gui_name>
        <description language="en">Writes from the Data Cache Debug Register into the Data Cache Valid RAM and Dirty RAM bit</description>
        <bitField conditional="false" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Holds the Way value</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Holds the Set value</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Performance" xml:base="Registers/CP15/ARM1156T2F-S_Performance.xml">
      <gui_name language="en">Performance</gui_name>
      <description language="en">Tightly Coupled Memory control</description>
      <register access="RW" name="PMNC" size="4">
        <gui_name language="en">Performance Monitor Control</gui_name>
        <alias_name>CP15_PMNC</alias_name>
        <device_name type="rvi">CP15_PMNC</device_name>
        <device_name type="cadi">CP15_PMNC</device_name>
        <description language="en">Controls the operation of:
- the Cycle Counter Register
- the Count Register 0
- the Count Register 1</description>
        <bitField conditional="false" name="FCC" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">FCC</gui_name>
          <description language="en">Enable and disable clock counter FIQ interrupt reporting</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="FC1" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">-FC1</gui_name>
          <description language="en">Enable and disable performance counter 1 FIQ interrupt reporting</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="FC0" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">FC0</gui_name>
          <description language="en">Enable and disable performance counter 0 FIQ interrupt reporting</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="EvtCount0" enumerationId="CP15_PMNC_EVTCOUNTX">
          <gui_name language="en">Event Count 0</gui_name>
          <description language="en">Identifies the source of events for Count Register 0</description>
          <definition>[27:20]</definition>
        </bitField>
        <bitField conditional="false" name="EvtCount1" enumerationId="CP15_PMNC_EVTCOUNTX">
          <gui_name language="en">Event Count 1</gui_name>
          <description language="en">Identifies the source of events for Count Register 1</description>
          <definition>[19:12]</definition>
        </bitField>
        <bitField conditional="false" name="X" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">X</gui_name>
          <description language="en">Enable Export of the events to the event bus to an external monitoring block</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="OCC" enumerationId="CP15_PMNC_OCX">
          <gui_name language="en">OCC</gui_name>
          <description language="en">Cycle Counter Register overflow flag</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="OC1" enumerationId="CP15_PMNC_OCX">
          <gui_name language="en">OC1</gui_name>
          <description language="en">Count Register 1 overflow flag</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="OC0" enumerationId="CP15_PMNC_OCX">
          <gui_name language="en">OC0</gui_name>
          <description language="en">Count Register 0 overflow flag</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="ICC" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ICC</gui_name>
          <description language="en">Enables or disables Cycle Counter interrupt reporting</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="IC1" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">IC1</gui_name>
          <description language="en">Enables or disables Cycle Counter 1 interrupt reporting</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="IC0" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">IC0</gui_name>
          <description language="en">Enables or disables Cycle Counter 0 interrupt reporting</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="CP15_PMNC_D">
          <gui_name language="en">D</gui_name>
          <description language="en">Cycle count divider</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle Counter Register Reset</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Count Register 1 and Count Register 0 Reset</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="E" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable all counters</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CCNT" size="4">
        <gui_name language="en">Cycle Counter</gui_name>
        <alias_name>CP15_CCNT</alias_name>
        <device_name type="rvi">CP15_CCNT</device_name>
        <device_name type="cadi">CP15_CCNT</device_name>
        <description language="en">Counts the core clock cycles</description>
      </register>
      <register access="RW" name="PMN0" size="4">
        <gui_name language="en">Count Register 0</gui_name>
        <alias_name>CP15_PMN0</alias_name>
        <device_name type="rvi">CP15_PMN0</device_name>
        <device_name type="cadi">CP15_PMN0</device_name>
        <description language="en">Counts instances of an event that the Performance Monitor Control Register selects</description>
      </register>
      <register access="RW" name="PMN1" size="4">
        <gui_name language="en">Count Register 1</gui_name>
        <alias_name>CP15_PMN1</alias_name>
        <device_name type="rvi">CP15_PMN1</device_name>
        <device_name type="cadi">CP15_PMN1</device_name>
        <description language="en">Counts instances of an event that the Performance Monitor Control Register selects</description>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_CLEARED_SET" values="Cleared=0,Set=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_ENABLED_DISABLED" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_UNIFIED_HARVARD" values="Unified=0,Harvard=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_UNLOCKED_LOCKED" values="Unlocked=0,Locked=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NOT_SUPPORTED_SUPPORTED" values="Not_supported=0,Supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_XSIZE" values="_1KB=1,_2KB=2,_4KB=3,_8KB=4,_16KB=5,_32KB=6,_64KB=7" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_XASSOC" values="_1_Way=0,_2_Way=1,_4_Way=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_XM" values="Cache_present=0,Cache_absent=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_XLEN" values="_8_words=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE0" values="None=0,ARM=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE1" values="None=0,Thumb=1,Thumb_2_full=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE2" values="None=0,Jazelle=1,Jazelle_clearing_JOSCR_CV=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE3" values="None=0,Thumb_2_Execution_Environment=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_PMODEL" values="ARMv4_Model_Not_supported=0,ARMv4_Model_Supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_SEC_EXTENSION" values="Not_supported=0,Security_Architecture_v1=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_CDM_MM" values="Not_supported=0,ARMv7_based_model_mm=4" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_AUXCON" values="Not_supported=0,Auxiliary_Control=1,AFSRs_and_Auxiliary=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_PMSA" values="Not_supported=0,Implementation_Defined=1,PMSAv6=2,PMSAv7=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_TCM" values="Not_supported=0,Implementation_Defined=1,ARMv6_TCM_only=2,ARMv6_TCM_and_DMA=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_VMSA" values="Not_supported=0,Implementation_Defined=1,VMSAv6=2,VMSAv7=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR2_MB" values="Not_supported=0,DWB_DSB=1,Data_write_barrier_prefetch_flush_data_memory_barrier=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_BPMO" values="Not_supported=0,Inv_branch_predictor_array=1,Inv_branch_predictor_array_Inv_branch_predictor_MVA=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_HCMO_MVA" values="Not_supported=0,Inv_data_Clean_data_Clean_inv_data_Inv_inst_Inv_all_inst=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_HCMO_SW" values="Not_supported=0,Inv_Clean_Inv_Clean_SW=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CMO_H" values="Not_supported=0,Invalidate_caches_clean_data_cache_clean_invalidate_data_cache=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CLMO_SW_H" values="Not_supported=0,Clean_invalidate_data_line_invalidate_instruction_line=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CLMO_MVA_H" values="Not_supported=0,Clean_invalidate_data_line_invalidate_instruction_line=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR2_L1_CMRO_H" values="Not_supported=0,Invalidate_caches_clean_invalidate_data_cache=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_DEBUG" values="Not_supported=0,BKPT_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_COPROCESSOR" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml">
      <tcf:enumItem name="Not_supported" number="0"/>
      <tcf:enumItem name="CDP_LDC_MCR_MRC_STC" number="1"/>
      <tcf:enumItem name="CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2" number="2"/>
      <tcf:enumItem name="CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC" number="3"/>
      <tcf:enumItem name="CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC_MCRR2_MRRC2" number="4"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_CMP_BRANCH" values="Not_supported=0,CBNZ_CZB_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_BITFIELD" values="Not_supported=0,BFC_BFI_SBFX_UBFX=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_BIT_COUNT" values="Not_supported=0,CLZ_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_ATOMIC" values="Not_supported=0,SWP_SWPB_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_DIVIDE" values="Not_supported=0,SDIV_UDIV_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_ENDIAN" values="Not_supported=0,SETEND_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXCEPTION1" values="Not_supported=0,LDM_STM_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXCEPTION2" values="Not_supported=0,SRS_RFE_CPS_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXTEND" values="Not_supported=0,SXTx_UXTx_supported=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_INTERWORKING" values="Not_supported=0,BX_supported=1,BX_BLX_supported=2,BX_BLX_BXB_supported=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_JAZELLE" values="Not_supported=0,Supported_BXJ_J_bit=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_INTERRUPT" values="Not_supported=0,LDM_STM_restartable=1,LDM_STM_continuable=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_LOAD_STORE" values="Normal_load_store=0,LDRD_STRD_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_MEM_HINT" values="Not_supported=0,PLD_supported=1,PLD_supported=2,PLD_PLI_supported=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_MULTIPLY" values="Not_supported=0,MUL_MLA=1,MUL_MLA_MLS=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_PSR" values="Not_supported=0,MRS_MSR_exception_ret=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_REVERSAL" values="Not_supported=0,REV_REV16_REVSH=1,REV_REV16_REVSH_RBIT=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_S_MULTIPLY" values="Not_supported=0,SMULL_SMLAL=1,SMLx_SMMx_SMPx_SMUx=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_U_MULTIPLY" values="Not_supported=0,UMULL_UMLAL=1,UMULL_UMLAL_UMAAL=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SATURATE" values="Not_supported=0,QADD_QDADD_QDSUB_QSUB=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SIMD" values="Not_supported=0,SSAT_USAT_supported=1,Supported=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SYNCH" values="Not_supported=0,LDREX_STREX=1,LDREXx_STREXx_CLREX=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_TAB_BRANCH" values="Not_supported=0,TBB_TBH_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_THUMBEE" values="Not_supported=0,ENTERX_LEAVEX_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_THUMB_COPY" values="No_low_reg_moves=0,Low_reg_moves_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_TRUE_NOP" values="Not_supported=0,NOP16_NOP32_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_BARRIER" values="Not_supported=0,DMB_DSB_ISB_supported=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_EXCLUSIVE" values="ISAR3_synch_prims_only=0" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_UNPRIV" values="Not_supported=0,LDRBT_LDRT_STRBT_STRT=1,LDRT_LDRxT_STRT_STRxT=2" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_WITH_SHIFT" values="MOV_shifts_only=0,Limited_shifts=1,Constant_shifts=3,All_shifts_rc_shifts=4" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_WRITE_BACK" values="Partial_support=0,Full_support=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_IE" values="Little_endianness=0,Big_endianness=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_NMI" values="FIQs_can_be_disabled=0,FIQs_always_enabled=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_RR" values="Random_replacement=0,Round_robin_replacement=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_FI" values="All_performance_features_enabled=0,Low_int_latency_config_enabled=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_L4" values="Loads_to_PC_set_the_T_bit=0,Loads_to_PC_do_not_set_the_T_bit=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_TE" values="ARM_exceptions=0,Thumb_exceptions=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_V" values="Normal_vectors=0,High_vectors=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_VE" values="IRQ_offset_is_0x18=0,VIC_controlled_IRQ_offset=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_B" values="Little_endian_memory_system=0,Big_endian_word_invariant_memory_system=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_NS" values="Shared_normal_noncacheable=0,Not_shared_normal_noncacheable=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_COPROCESSOR_ACCESS_CONTROL" values="Access_denied=0,Privileged_access_only=1,Reserved=2,Full_access=3" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DFSR_RW" values="Read_access_abort=0,Write_access_abort=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DFSR_STATUS" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml">
      <tcf:enumItem name="Alignment" number="0x01"/>
      <tcf:enumItem name="Background" number="0x00"/>
      <tcf:enumItem name="Permission" number="0x0D"/>
      <tcf:enumItem name="Precise_External_Decoder_Abort" number="0x08"/>
      <tcf:enumItem name="Precise_External_Slave_Abort" number="0x28"/>
      <tcf:enumItem name="Imprecise_External_Decoder_Abort" number="0x16"/>
      <tcf:enumItem name="Imprecise_External_Slave_Abort" number="0x36"/>
      <tcf:enumItem name="Precise_Parity_Error_Exception" number="0x19"/>
      <tcf:enumItem name="Imprecise_Parity_Error_Exception" number="0x18"/>
      <tcf:enumItem name="Debug_Event" number="0x02"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_IFSR_STATUS" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml">
      <tcf:enumItem name="Background" number="0x00"/>
      <tcf:enumItem name="Permission" number="0x0D"/>
      <tcf:enumItem name="Precise_External_Decoder_Abort" number="0x08"/>
      <tcf:enumItem name="Precise_External_Slave_Abort" number="0x28"/>
      <tcf:enumItem name="Imprecise_External_Decoder_Abort" number="0x16"/>
      <tcf:enumItem name="Imprecise_External_Slave_Abort" number="0x36"/>
      <tcf:enumItem name="Precise_Parity_Error_Exception" number="0x19"/>
      <tcf:enumItem name="Imprecise_Parity_Error_Exception" number="0x18"/>
      <tcf:enumItem name="Debug_Event" number="0x02"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_REGION_CONFIG_SIZE" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml">
      <tcf:enumItem name="Unpredictable" number="0x00"/>
      <tcf:enumItem name="Unpredictable" number="0x01"/>
      <tcf:enumItem name="Unpredictable" number="0x02"/>
      <tcf:enumItem name="Unpredictable" number="0x03"/>
      <tcf:enumItem name="_32_bytes" number="0x04"/>
      <tcf:enumItem name="_64_bytes" number="0x05"/>
      <tcf:enumItem name="_128_bytes" number="0x06"/>
      <tcf:enumItem name="_256_bytes" number="0x07"/>
      <tcf:enumItem name="_512_bytes" number="0x08"/>
      <tcf:enumItem name="_1KB" number="0x09"/>
      <tcf:enumItem name="_2KB" number="0x0a"/>
      <tcf:enumItem name="_4KB" number="0x0b"/>
      <tcf:enumItem name="_8KB" number="0x0c"/>
      <tcf:enumItem name="_16KB" number="0x0d"/>
      <tcf:enumItem name="_32KB" number="0x0e"/>
      <tcf:enumItem name="_64KB" number="0x0f"/>
      <tcf:enumItem name="_128KB" number="0x10"/>
      <tcf:enumItem name="_256KB" number="0x11"/>
      <tcf:enumItem name="_512KB" number="0x12"/>
      <tcf:enumItem name="_1MB" number="0x13"/>
      <tcf:enumItem name="_2MB" number="0x14"/>
      <tcf:enumItem name="_4MB" number="0x15"/>
      <tcf:enumItem name="_8MB" number="0x16"/>
      <tcf:enumItem name="_16MB" number="0x17"/>
      <tcf:enumItem name="_32MB" number="0x18"/>
      <tcf:enumItem name="_64MB" number="0x19"/>
      <tcf:enumItem name="_128MB" number="0x1a"/>
      <tcf:enumItem name="_256MB" number="0x1b"/>
      <tcf:enumItem name="_512MB" number="0x1c"/>
      <tcf:enumItem name="_1GB" number="0x1d"/>
      <tcf:enumItem name="_2GB" number="0x1e"/>
      <tcf:enumItem name="_4GB" number="0x1f"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_AP" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml">
      <tcf:enumItem name="No_access" number="0"/>
      <tcf:enumItem name="Privileged_access_only" number="1"/>
      <tcf:enumItem name="User_mode_write_causes_fault" number="2"/>
      <tcf:enumItem name="Full_access" number="3"/>
      <tcf:enumItem name="Reserved" number="4"/>
      <tcf:enumItem name="Privileged_read_only" number="5"/>
      <tcf:enumItem name="Privileged_User_read_only" number="6"/>
      <tcf:enumItem name="Reserved" number="7"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_S" values="Non_shared=0,Shared=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_XN" values="Instruction_fetches_enabled=0,Instruction_fetches_disabled=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_C" values="Non_cacheable=0,Cacheable=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_B" values="Non_bufferable=0,Bufferable=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_CACHEDIRTYSTATUS_C" values="Cache_is_clean=0,Cache_may_be_dirty=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_XTCM_REGION_SIZE" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml">
      <tcf:enumItem name="_0KB" number="0x00"/>
      <tcf:enumItem name="_4KB" number="0x03"/>
      <tcf:enumItem name="_8KB" number="0x04"/>
      <tcf:enumItem name="_16KB" number="0x05"/>
      <tcf:enumItem name="_32KB" number="0x06"/>
      <tcf:enumItem name="_64KB" number="0x07"/>
      <tcf:enumItem name="_128KB" number="0x08"/>
      <tcf:enumItem name="_256KB" number="0x09"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PMNC_EVTCOUNTX" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml">
      <tcf:enumItem name="Instruction_cache_miss_requires_fetch_from_external_memory" number="0x0"/>
      <tcf:enumItem name="Stall_because_instruction_buffer_cannot_deliver_instruction" number="0x1"/>
      <tcf:enumItem name="Stall_because_of_data_dependency" number="0x2"/>
      <tcf:enumItem name="Branch_instruction_executed_branch_may_have_changed_program_flow" number="0x5"/>
      <tcf:enumItem name="Branch_mispredicted" number="0x6"/>
      <tcf:enumItem name="Instruction_executed" number="0x7"/>
      <tcf:enumItem name="Data_cache_access" number="0x9"/>
      <tcf:enumItem name="Data_cache_access" number="0xA"/>
      <tcf:enumItem name="Data_cache_miss" number="0xB"/>
      <tcf:enumItem name="Data_cache_write_back" number="0xC"/>
      <tcf:enumItem name="Software_changed_the_PC" number="0xD"/>
      <tcf:enumItem name="Explicit_external_data_or_peripheral_access" number="0x10"/>
      <tcf:enumItem name="Stall_because_of_full_Load_Store_Unit_request_queue" number="0x11"/>
      <tcf:enumItem name="The_number_of_times_the_Write_Buffer_was_drained" number="0x12"/>
      <tcf:enumItem name="The_number_of_cycles_FIQ_interrupts_are_disabled" number="0x13"/>
      <tcf:enumItem name="The_number_of_cycles_IRQ_interrupts_are_disabled" number="0x14"/>
      <tcf:enumItem name="ETM_external_event_monitor_enabled" number="0x20"/>
      <tcf:enumItem name="ETM_external_event_monitor_enabled" number="0x21"/>
      <tcf:enumItem name="ETMEXTOUT0_and_ETMEXTOUT1_increment_count" number="0x22"/>
      <tcf:enumItem name="Instruction_cache_Tag_or_Valid_RAM_parity_error" number="0x30"/>
      <tcf:enumItem name="Instruction_cache_RAM_parity_error" number="0x31"/>
      <tcf:enumItem name="Data_cache_Tag_or_Valid_RAM_parity_error" number="0x32"/>
      <tcf:enumItem name="Data_cache_RAM_parity_error" number="0x33"/>
      <tcf:enumItem name="ITCM_error" number="0x34"/>
      <tcf:enumItem name="DTCM_Error" number="0x35"/>
      <tcf:enumItem name="Procedure_return_address_from_return_stack" number="0x36"/>
      <tcf:enumItem name="Procedure_return_address_from_return_stack_incorrectly_predicted" number="0x37"/>
      <tcf:enumItem name="Data_cache_Dirty_RAM_parity_error" number="0x38"/>
      <tcf:enumItem name="An_increment_each_cycle" number="0xFF"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PMNC_OCX" values="No_overflow=0,Overflow_has_occurred=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PMNC_D" values="Count_every_clock_cycle=0,Count_every_64th_clock_cycle=1" xml:base="Registers/CP15/ARM1156T2F-S_Enums.xml"/>

  </cr:register_list>
  <cr:register_list name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="VFP11_Single_Precision" xml:base="Registers/VFP/VFP11.xml">
      <gui_name language="en">VFP11 Single Precision</gui_name>
      <description language="en">VFP11 Single Precision Registers</description>
      <register access="RW" name="S0" size="4">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register access="RW" name="S1" size="4">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register access="RW" name="S2" size="4">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register access="RW" name="S3" size="4">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register access="RW" name="S4" size="4">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register access="RW" name="S5" size="4">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register access="RW" name="S6" size="4">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register access="RW" name="S7" size="4">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register access="RW" name="S8" size="4">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register access="RW" name="S9" size="4">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register access="RW" name="S10" size="4">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register access="RW" name="S11" size="4">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register access="RW" name="S12" size="4">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register access="RW" name="S13" size="4">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register access="RW" name="S14" size="4">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register access="RW" name="S15" size="4">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register access="RW" name="S16" size="4">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register access="RW" name="S17" size="4">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register access="RW" name="S18" size="4">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register access="RW" name="S19" size="4">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register access="RW" name="S20" size="4">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register access="RW" name="S21" size="4">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register access="RW" name="S22" size="4">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register access="RW" name="S23" size="4">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register access="RW" name="S24" size="4">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register access="RW" name="S25" size="4">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register access="RW" name="S26" size="4">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register access="RW" name="S27" size="4">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register access="RW" name="S28" size="4">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register access="RW" name="S29" size="4">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register access="RW" name="S30" size="4">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register access="RW" name="S31" size="4">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="VFP11_Double_Precision" xml:base="Registers/VFP/VFP11.xml">
      <gui_name language="en">VFP11 Double Precision</gui_name>
      <description language="en">VFP11 Double Precision registers</description>
      <register access="RW" name="D0" size="8">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
      </register>
      <register access="RW" name="D1" size="8">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
      </register>
      <register access="RW" name="D2" size="8">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
      </register>
      <register access="RW" name="D3" size="8">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
      </register>
      <register access="RW" name="D4" size="8">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
      </register>
      <register access="RW" name="D5" size="8">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
      </register>
      <register access="RW" name="D6" size="8">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
      </register>
      <register access="RW" name="D7" size="8">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
      </register>
      <register access="RW" name="D8" size="8">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
      </register>
      <register access="RW" name="D9" size="8">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
      </register>
      <register access="RW" name="D10" size="8">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
      </register>
      <register access="RW" name="D11" size="8">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
      </register>
      <register access="RW" name="D12" size="8">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
      </register>
      <register access="RW" name="D13" size="8">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
      </register>
      <register access="RW" name="D14" size="8">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
      </register>
      <register access="RW" name="D15" size="8">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="VFP11_Control" xml:base="Registers/VFP/VFP11.xml">
      <gui_name language="en">VFP11 Control</gui_name>
      <description language="en">VFP11 Control and Status Registers</description>
      <register access="RO" name="FPSID" size="4">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_MX_FORMAT" high_bit="22" low_bit="21" name="Format">
          <gui_name language="en">Format</gui_name>
          <description language="en">FSTMX or FLDMX format</description>
          <definition>[22:21]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PREC_SUP" high_bit="20" low_bit="20" name="SNG">
          <gui_name language="en">SNG</gui_name>
          <description language="en">Precisions supported</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_VFP_ARCH" high_bit="19" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PART_NUM" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_VARIANT" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FPSCR" size="4">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FPEXC" size="4">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="EX">
          <gui_name language="en">EX</gui_name>
          <description language="en">Exception Flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">VFP_EN</gui_name>
          <description language="en">VFP enable bit.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="FP2V">
          <gui_name language="en">FP2V</gui_name>
          <description language="en">FPINST2 instruction valid flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_VECTR_ITER" high_bit="10" low_bit="8" name="VECITR">
          <gui_name language="en">VECITR</gui_name>
          <description language="en">VECITR contains the number of remaining short vector iterations after a potential exception was detected in one of the iterations</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="7" name="INV">
          <gui_name language="en">INV</gui_name>
          <description language="en">Input exception flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Potential underflow flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Potential overflow flag.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Potential invalid operation flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FPINST" size="4">
        <gui_name language="en">FPINST</gui_name>
        <description language="en">Floating-Point Instruction Register</description>
      </register>
      <register access="RW" name="FPINST2" size="4">
        <gui_name language="en">FPINST2</gui_name>
        <description language="en">Floating-Point Instruction Register 2</description>
      </register>
      <register access="RO" name="MVFR0" size="4">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="VFP_HW_support_level">
          <gui_name language="en">VFP_HW_support_level</gui_name>
          <description language="en">Indicates the VFP hardware support level when user traps are disabled.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="User_traps_support">
          <gui_name language="en">User_traps_support</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MVFR1" size="4">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Media_ext_Single_precision_FP_instr_suport">
          <gui_name language="en">Media_ext_Single_precision_FP_instr_suport</gui_name>
          <description language="en">Indicates support for media extension, single precision floating point instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Media_ext_integer_instr_support">
          <gui_name language="en">Media_ext_integer_instr_support</gui_name>
          <description language="en">Indicates support for media extension, integer instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_ext_Load_store_support">
          <gui_name language="en">Media_ext_load_store_instr_support</gui_name>
          <description language="en">Indicates support for media extension, load/store instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_MX_FORMAT" values="Format_1=0" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PREC_SUP" values="Single_Double_Support=0" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VFP_ARCH" values="VFPv2=1" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VECTR_ITER" values="_1_iteration=0,_2_iterations=1,_3_iterations=2,_4_iterations=3,_5_iterations=4,_6_iterations=5,_7_iterations=6,_8_iterations=7" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFP11.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFP11.xml"/>

  </cr:register_list>
</core_definition>
