# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -global-isel %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -global-isel %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s

# REQUIRES: global-isel

--- |
  define void @fmul_ss() { ret void }
  define void @fmul_sv() { ret void }
  define void @fmul_vs() { ret void }
  define void @fmul_vv() { ret void }
...

---
name: fmul_ss
legalized: true

# CHECK-LABEL: name: fmul_ss
# CHECK: registers:
# CHECK: - { id: 0, class: sgpr
# CHECK: - { id: 1, class: sgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: - { id: [[SRC1:[0-9]+]], class: vgpr
# CHECK: [[SGPR0:%[0-9]+]](s32) = COPY %sgpr0
# CHECK: [[SGPR1:%[0-9]+]](s32) = COPY %sgpr1
# CHECK: %[[SRC1]](s32) = COPY [[SGPR1]]
# CHECK: %2(s32) = G_FMUL %0, %[[SRC1]]

body: |
  bb.0:
    liveins: %sgpr0, %sgpr1
    %0:_(s32) = COPY %sgpr0
    %1:_(s32) = COPY %sgpr1
    %2:_(s32) = G_FMUL %0, %1
...

---
name: fmul_sv
legalized: true

# CHECK-LABEL: name: fmul_sv
# CHECK: registers:
# CHECK: - { id: 0, class: sgpr
# CHECK: - { id: 1, class: vgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: [[SGPR0:%[0-9]+]](s32) = COPY %sgpr0
# CHECK: [[VGPR0:%[0-9]+]](s32) = COPY %vgpr0
# CHECK: %2(s32) = G_FMUL [[SGPR0]], [[VGPR0]]

body: |
  bb.0:
    liveins: %sgpr0, %vgpr0
    %0:_(s32) = COPY %sgpr0
    %1:_(s32) = COPY %vgpr0
    %2:_(s32) = G_FMUL %0, %1
...

---
name: fmul_vs
legalized: true

# CHECK-LABEL: name: fmul_vs
# CHECK: registers:
# CHECK: - { id: 0, class: vgpr
# CHECK: - { id: 1, class: sgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: - { id: [[SRC1:[0-9]+]], class: vgpr
# CHECK: [[VGPR0:%[0-9]+]](s32) = COPY %vgpr0
# CHECK: [[SGPR0:%[0-9]+]](s32) = COPY %sgpr0
# CHECK: %[[SRC1]](s32) = COPY [[SGPR0]]
# CHECK: %2(s32) = G_FMUL %0, %[[SRC1]]

body: |
  bb.0:
    liveins: %sgpr0, %vgpr0
    %0:_(s32) = COPY %vgpr0
    %1:_(s32) = COPY %sgpr0
    %2:_(s32) = G_FMUL %0, %1
...

---
name: fmul_vv
legalized: true

# CHECK-LABEL: name: fmul_vv
# CHECK: registers:
# CHECK: - { id: 0, class: vgpr
# CHECK: - { id: 1, class: vgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: [[VGPR0:%[0-9]+]](s32) = COPY %vgpr0
# CHECK: [[VGPR1:%[0-9]+]](s32) = COPY %vgpr1
# CHECK: %2(s32) = G_FMUL [[VGPR0]], [[VGPR1]]

body: |
  bb.0:
    liveins: %vgpr0, %vgpr1
    %0:_(s32) = COPY %vgpr0
    %1:_(s32) = COPY %vgpr1
    %2:_(s32) = G_FMUL %0, %1
...
