$date
	Tue Apr 11 00:20:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module part1_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 2 " FunSel [1:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % enable $end
$scope module part1_inst $end
$var wire 2 & FunSel [1:0] $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % enable $end
$var wire 8 ( zero [7:0] $end
$var reg 8 ) data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
b10 '
b0 &
0%
b10 $
0#
b0 "
bx !
$end
#5
1#
#10
0#
1%
#15
b0 !
b0 )
1#
#20
0#
b1 "
b1 &
#25
b10 !
b10 )
1#
#30
0#
b10 "
b10 &
#35
b1 !
b1 )
1#
#40
0#
b110 $
b110 '
b11 "
b11 &
#45
b10 !
b10 )
1#
#50
0#
0%
b1 "
b1 &
#55
1#
#60
0#
1%
b10 $
b10 '
b0 "
b0 &
#65
b0 !
b0 )
1#
#70
0#
