// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// PERIPH_BUS
// 0x000 : Control signals
//         bit 0  - ap_start (Read/Write/COH)
//         bit 1  - ap_done (Read/COR)
//         bit 2  - ap_idle (Read)
//         bit 3  - ap_ready (Read)
//         bit 7  - auto_restart (Read/Write)
//         others - reserved
// 0x004 : Global Interrupt Enable Register
//         bit 0  - Global Interrupt Enable (Read/Write)
//         others - reserved
// 0x008 : IP Interrupt Enable Register (Read/Write)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x00c : IP Interrupt Status Register (Read/TOW)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x080 ~
// 0x0ff : Memory 'a' (32 * 8b)
//         Word n : bit [ 7: 0] - a[4n]
//                  bit [15: 8] - a[4n+1]
//                  bit [23:16] - a[4n+2]
//                  bit [31:24] - a[4n+3]
// 0x100 ~
// 0x17f : Memory 'b' (32 * 8b)
//         Word n : bit [ 7: 0] - b[4n]
//                  bit [15: 8] - b[4n+1]
//                  bit [23:16] - b[4n+2]
//                  bit [31:24] - b[4n+3]
// 0x200 ~
// 0x2ff : Memory 'c' (64 * 8b)
//         Word n : bit [ 7: 0] - c[4n]
//                  bit [15: 8] - c[4n+1]
//                  bit [23:16] - c[4n+2]
//                  bit [31:24] - c[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL 0x000
#define XBIGINT_MATH_PERIPH_BUS_ADDR_GIE     0x004
#define XBIGINT_MATH_PERIPH_BUS_ADDR_IER     0x008
#define XBIGINT_MATH_PERIPH_BUS_ADDR_ISR     0x00c
#define XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE  0x080
#define XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH  0x0ff
#define XBIGINT_MATH_PERIPH_BUS_WIDTH_A      8
#define XBIGINT_MATH_PERIPH_BUS_DEPTH_A      32
#define XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE  0x100
#define XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH  0x17f
#define XBIGINT_MATH_PERIPH_BUS_WIDTH_B      8
#define XBIGINT_MATH_PERIPH_BUS_DEPTH_B      32
#define XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE  0x200
#define XBIGINT_MATH_PERIPH_BUS_ADDR_C_HIGH  0x2ff
#define XBIGINT_MATH_PERIPH_BUS_WIDTH_C      8
#define XBIGINT_MATH_PERIPH_BUS_DEPTH_C      64

