<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p593" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_593{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_593{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_593{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_593{left:70px;bottom:381px;letter-spacing:0.13px;}
#t5_593{left:152px;bottom:381px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_593{left:70px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t7_593{left:132px;bottom:364px;}
#t8_593{left:147px;bottom:357px;letter-spacing:-0.31px;}
#t9_593{left:181px;bottom:364px;}
#ta_593{left:196px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tb_593{left:70px;bottom:340px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tc_593{left:70px;bottom:323px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#td_593{left:70px;bottom:299px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_593{left:70px;bottom:282px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_593{left:70px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_593{left:174px;bottom:1025px;letter-spacing:-0.17px;}
#th_593{left:228px;bottom:1025px;letter-spacing:-0.12px;}
#ti_593{left:367px;bottom:1025px;letter-spacing:-0.12px;}
#tj_593{left:367px;bottom:1004px;letter-spacing:-0.11px;}
#tk_593{left:367px;bottom:984px;letter-spacing:-0.11px;}
#tl_593{left:174px;bottom:961px;letter-spacing:-0.14px;}
#tm_593{left:228px;bottom:961px;letter-spacing:-0.12px;}
#tn_593{left:367px;bottom:961px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#to_593{left:545px;bottom:961px;}
#tp_593{left:549px;bottom:961px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#tq_593{left:367px;bottom:944px;letter-spacing:-0.11px;}
#tr_593{left:367px;bottom:927px;letter-spacing:-0.12px;}
#ts_593{left:367px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tt_593{left:367px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tu_593{left:367px;bottom:871px;letter-spacing:-0.12px;}
#tv_593{left:367px;bottom:848px;letter-spacing:-0.11px;}
#tw_593{left:367px;bottom:831px;letter-spacing:-0.11px;}
#tx_593{left:367px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#ty_593{left:367px;bottom:797px;letter-spacing:-0.11px;}
#tz_593{left:174px;bottom:774px;letter-spacing:-0.14px;}
#t10_593{left:228px;bottom:774px;letter-spacing:-0.14px;}
#t11_593{left:367px;bottom:774px;letter-spacing:-0.14px;}
#t12_593{left:174px;bottom:752px;letter-spacing:-0.17px;}
#t13_593{left:228px;bottom:752px;letter-spacing:-0.12px;}
#t14_593{left:367px;bottom:752px;letter-spacing:-0.11px;}
#t15_593{left:546px;bottom:752px;letter-spacing:-0.06px;}
#t16_593{left:556px;bottom:752px;letter-spacing:-0.11px;}
#t17_593{left:367px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_593{left:367px;bottom:718px;letter-spacing:-0.12px;}
#t19_593{left:174px;bottom:695px;letter-spacing:-0.13px;}
#t1a_593{left:228px;bottom:695px;letter-spacing:-0.13px;}
#t1b_593{left:367px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_593{left:546px;bottom:695px;}
#t1d_593{left:549px;bottom:695px;letter-spacing:-0.12px;}
#t1e_593{left:367px;bottom:678px;letter-spacing:-0.11px;}
#t1f_593{left:367px;bottom:661px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_593{left:174px;bottom:638px;letter-spacing:-0.18px;}
#t1h_593{left:228px;bottom:638px;letter-spacing:-0.13px;}
#t1i_593{left:367px;bottom:638px;letter-spacing:-0.14px;}
#t1j_593{left:174px;bottom:616px;letter-spacing:-0.18px;}
#t1k_593{left:228px;bottom:616px;letter-spacing:-0.13px;}
#t1l_593{left:367px;bottom:616px;letter-spacing:-0.14px;}
#t1m_593{left:174px;bottom:593px;letter-spacing:-0.18px;}
#t1n_593{left:228px;bottom:593px;letter-spacing:-0.13px;}
#t1o_593{left:367px;bottom:593px;letter-spacing:-0.14px;}
#t1p_593{left:174px;bottom:570px;letter-spacing:-0.14px;}
#t1q_593{left:228px;bottom:570px;letter-spacing:-0.14px;}
#t1r_593{left:367px;bottom:570px;letter-spacing:-0.14px;}
#t1s_593{left:174px;bottom:547px;letter-spacing:-0.14px;}
#t1t_593{left:228px;bottom:547px;letter-spacing:-0.14px;}
#t1u_593{left:367px;bottom:547px;letter-spacing:-0.12px;}
#t1v_593{left:75px;bottom:524px;letter-spacing:-0.1px;word-spacing:-1.84px;}
#t1w_593{left:75px;bottom:507px;letter-spacing:-0.09px;}
#t1x_593{left:75px;bottom:490px;letter-spacing:-0.09px;}
#t1y_593{left:132px;bottom:497px;}
#t1z_593{left:174px;bottom:524px;letter-spacing:-0.14px;}
#t20_593{left:71px;bottom:461px;letter-spacing:-0.14px;}
#t21_593{left:70px;bottom:442px;letter-spacing:-0.11px;}
#t22_593{left:209px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t23_593{left:295px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t24_593{left:297px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t25_593{left:75px;bottom:1048px;letter-spacing:-0.14px;}
#t26_593{left:174px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t27_593{left:228px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t28_593{left:367px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.05px;}

.s1_593{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_593{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_593{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_593{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_593{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_593{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_593{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
.s8_593{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_593{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_593{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_593{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts593" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg593Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg593" style="-webkit-user-select: none;"><object width="935" height="1210" data="593/593.svg" type="image/svg+xml" id="pdf593" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_593" class="t s1_593">Vol. 3B </span><span id="t2_593" class="t s1_593">17-5 </span>
<span id="t3_593" class="t s2_593">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_593" class="t s3_593">17.2.1 </span><span id="t5_593" class="t s3_593">Model-Specific Machine Check Error Codes for Intel® Xeon® Processor 7400 Series </span>
<span id="t6_593" class="t s4_593">The Intel </span>
<span id="t7_593" class="t s5_593">® </span>
<span id="t8_593" class="t s4_593">Xeon </span>
<span id="t9_593" class="t s5_593">® </span>
<span id="ta_593" class="t s4_593">processor 7400 series has machine check register banks that generally follow the description of </span>
<span id="tb_593" class="t s4_593">Chapter 16 and Section 17.2. Additional error codes specific to the Intel Xeon processor 7400 series are described </span>
<span id="tc_593" class="t s4_593">in this section. </span>
<span id="td_593" class="t s4_593">MC4_STATUS[63:0] is the main error logging for the processor’s L3 and front side bus errors for the Intel Xeon </span>
<span id="te_593" class="t s4_593">processor 7400 series. It supports the L3 Errors, Bus and Interconnect Errors Compound Error Codes in the MCA </span>
<span id="tf_593" class="t s4_593">Error Code Field. </span>
<span id="tg_593" class="t s6_593">37 </span><span id="th_593" class="t s6_593">FSB Address Parity </span><span id="ti_593" class="t s6_593">Address parity error detected: </span>
<span id="tj_593" class="t s6_593">1: Address parity error detected. </span>
<span id="tk_593" class="t s6_593">0: No address parity error. </span>
<span id="tl_593" class="t s6_593">38 </span><span id="tm_593" class="t s6_593">Timeout BINIT </span><span id="tn_593" class="t s6_593">This bit is asserted in IA32_MC</span><span id="to_593" class="t s7_593">i</span><span id="tp_593" class="t s6_593">_STATUS if this component has experienced a ROB </span>
<span id="tq_593" class="t s6_593">time-out, which indicates that no micro-instruction has been retired for a </span>
<span id="tr_593" class="t s6_593">predetermined period of time. </span>
<span id="ts_593" class="t s6_593">A ROB time-out occurs when the 23-bit ROB time-out counter carries a 1 out of its </span>
<span id="tt_593" class="t s6_593">high order bit. The timer is cleared when a micro-instruction retires, an exception is </span>
<span id="tu_593" class="t s6_593">detected by the core processor, RESET is asserted, or when a ROB BINIT occurs. </span>
<span id="tv_593" class="t s6_593">The ROB time-out counter is prescaled by the 8-bit PIC timer which is a divide by </span>
<span id="tw_593" class="t s6_593">128 of the bus clock the bus clock is 1:2, 1:3, 1:4 of the core clock). When a carry </span>
<span id="tx_593" class="t s6_593">out of the 8-bit PIC timer occurs, the ROB counter counts up by one. While this bit is </span>
<span id="ty_593" class="t s6_593">asserted, it cannot be overwritten by another error. </span>
<span id="tz_593" class="t s6_593">41:39 </span><span id="t10_593" class="t s6_593">Reserved </span><span id="t11_593" class="t s6_593">Reserved </span>
<span id="t12_593" class="t s6_593">42 </span><span id="t13_593" class="t s6_593">Hard Error </span><span id="t14_593" class="t s6_593">This bit is asserted in IA32_MC</span><span id="t15_593" class="t s7_593">i_</span><span id="t16_593" class="t s6_593">STATUS if this component has initiated a bus </span>
<span id="t17_593" class="t s6_593">transactions which has received a hard error response. While this bit is asserted, it </span>
<span id="t18_593" class="t s6_593">cannot be overwritten. </span>
<span id="t19_593" class="t s6_593">43 </span><span id="t1a_593" class="t s6_593">IERR </span><span id="t1b_593" class="t s6_593">This bit is asserted in IA32_MC</span><span id="t1c_593" class="t s7_593">i</span><span id="t1d_593" class="t s6_593">_STATUS if this component has experienced a </span>
<span id="t1e_593" class="t s6_593">failure that causes the IERR pin to be asserted. While this bit is asserted, it cannot </span>
<span id="t1f_593" class="t s6_593">be overwritten. </span>
<span id="t1g_593" class="t s6_593">44 </span><span id="t1h_593" class="t s6_593">Reserved </span><span id="t1i_593" class="t s6_593">Reserved </span>
<span id="t1j_593" class="t s6_593">45 </span><span id="t1k_593" class="t s6_593">Reserved </span><span id="t1l_593" class="t s6_593">Reserved </span>
<span id="t1m_593" class="t s6_593">46 </span><span id="t1n_593" class="t s6_593">Reserved </span><span id="t1o_593" class="t s6_593">Reserved </span>
<span id="t1p_593" class="t s6_593">54:47 </span><span id="t1q_593" class="t s6_593">Reserved </span><span id="t1r_593" class="t s6_593">Reserved </span>
<span id="t1s_593" class="t s6_593">56:55 </span><span id="t1t_593" class="t s6_593">Reserved </span><span id="t1u_593" class="t s6_593">Reserved. </span>
<span id="t1v_593" class="t s6_593">Status Register </span>
<span id="t1w_593" class="t s6_593">Validity </span>
<span id="t1x_593" class="t s6_593">Indicators </span>
<span id="t1y_593" class="t s8_593">1 </span>
<span id="t1z_593" class="t s6_593">63:57 </span>
<span id="t20_593" class="t s9_593">NOTES: </span>
<span id="t21_593" class="t s6_593">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t22_593" class="t sa_593">Table 17-4. </span><span id="t23_593" class="t sa_593">Incremental Bus Error Codes of Machine Check for Processors </span>
<span id="t24_593" class="t sa_593">Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t25_593" class="t sb_593">Type </span><span id="t26_593" class="t sb_593">Bit No. </span><span id="t27_593" class="t sb_593">Bit Function </span><span id="t28_593" class="t sb_593">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
